Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Apr 16 17:14:01 2025
| Host         : aubervilliers running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -file reports_cva6_fpga_impl/cva6_fpga.utilization.rpt
| Design       : cva6_zybo_z7_20
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                   Instance                                  |                                                Module                                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| cva6_zybo_z7_20                                                             |                                                                                                (top) |      27849 |      26961 |     862 |   26 | 16184 |     74 |      0 |          4 |
|   (cva6_zybo_z7_20)                                                         |                                                                                                (top) |        492 |         16 |     476 |    0 |     1 |      0 |      0 |          0 |
|   i_ariane                                                                  |                                                                                               ariane |      15632 |      15322 |     310 |    0 |  5956 |     24 |      0 |          4 |
|     i_cva6                                                                  |                                                                                                 cva6 |      15632 |      15322 |     310 |    0 |  5956 |     24 |      0 |          4 |
|       csr_regfile_i                                                         |                                                                                          csr_regfile |       1980 |       1980 |       0 |    0 |  1013 |      0 |      0 |          0 |
|       ex_stage_i                                                            |                                                                                             ex_stage |       4684 |       4684 |       0 |    0 |  1932 |      4 |      0 |          4 |
|         (ex_stage_i)                                                        |                                                                                             ex_stage |         33 |         33 |       0 |    0 |    34 |      0 |      0 |          0 |
|         csr_buffer_i                                                        |                                                                                           csr_buffer |        859 |        859 |       0 |    0 |    19 |      0 |      0 |          0 |
|         i_mult                                                              |                                                                                                 mult |        394 |        394 |       0 |    0 |   251 |      0 |      0 |          4 |
|           i_div                                                             |                                                                                               serdiv |        210 |        210 |       0 |    0 |   112 |      0 |      0 |          0 |
|           i_multiplier                                                      |                                                                                           multiplier |        184 |        184 |       0 |    0 |   139 |      0 |      0 |          4 |
|         lsu_i                                                               |                                                                                      load_store_unit |       3398 |       3398 |       0 |    0 |  1628 |      4 |      0 |          0 |
|           gen_mmu_sv32.i_cva6_mmu                                           |                                                                                        cva6_mmu_sv32 |       1987 |       1987 |       0 |    0 |   629 |      4 |      0 |          0 |
|             (gen_mmu_sv32.i_cva6_mmu)                                       |                                                                                        cva6_mmu_sv32 |        587 |        587 |       0 |    0 |    96 |      0 |      0 |          0 |
|             i_dtlb                                                          |                                                                                        cva6_tlb_sv32 |         84 |         84 |       0 |    0 |    99 |      0 |      0 |          0 |
|             i_itlb                                                          |                                                                                    cva6_tlb_sv32_360 |        274 |        274 |       0 |    0 |    95 |      0 |      0 |          0 |
|             i_ptw                                                           |                                                                                        cva6_ptw_sv32 |        786 |        786 |       0 |    0 |   105 |      0 |      0 |          0 |
|             i_shared_tlb                                                    |                                                                                 cva6_shared_tlb_sv32 |        269 |        269 |       0 |    0 |   234 |      4 |      0 |          0 |
|               (i_shared_tlb)                                                |                                                                                 cva6_shared_tlb_sv32 |         42 |         42 |       0 |    0 |   226 |      0 |      0 |          0 |
|               gen_sram[0].pte_sram                                          |                                                                                 sram__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 gen_cut[0].i_tc_sram_wrapper                                |                                                                  tc_sram_wrapper__parameterized0_368 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   i_ram                                                     |                                                                  SyncSpRamBeNx64__parameterized0_369 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_sram[0].tag_sram                                          |                                                                                 sram__parameterized2 |        110 |        110 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 gen_cut[0].i_tc_sram_wrapper                                |                                                                  tc_sram_wrapper__parameterized0_366 |        110 |        110 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   i_ram                                                     |                                                                  SyncSpRamBeNx64__parameterized0_367 |        110 |        110 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_sram[1].pte_sram                                          |                                                                             sram__parameterized3_361 |         52 |         52 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 gen_cut[0].i_tc_sram_wrapper                                |                                                                  tc_sram_wrapper__parameterized0_364 |         52 |         52 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   i_ram                                                     |                                                                  SyncSpRamBeNx64__parameterized0_365 |         52 |         52 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_sram[1].tag_sram                                          |                                                                             sram__parameterized2_362 |         13 |         13 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 gen_cut[0].i_tc_sram_wrapper                                |                                                                      tc_sram_wrapper__parameterized0 |         13 |         13 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   i_ram                                                     |                                                                      SyncSpRamBeNx64__parameterized0 |         13 |         13 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_lfsr                                                        |                                                                                             lfsr_363 |         52 |         52 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_load_unit                                                       |                                                                                            load_unit |        116 |        116 |       0 |    0 |    70 |      0 |      0 |          0 |
|           i_pipe_reg_load                                                   |                                                                                            shift_reg |        280 |        280 |       0 |    0 |    72 |      0 |      0 |          0 |
|           i_store_unit                                                      |                                                                                           store_unit |        695 |        695 |       0 |    0 |   689 |      0 |      0 |          0 |
|             (i_store_unit)                                                  |                                                                                           store_unit |        133 |        133 |       0 |    0 |    46 |      0 |      0 |          0 |
|             i_amo_buffer                                                    |                                                                                           amo_buffer |         79 |         79 |       0 |    0 |    74 |      0 |      0 |          0 |
|               i_amo_fifo                                                    |                                                                             fifo_v3__parameterized12 |         79 |         79 |       0 |    0 |    74 |      0 |      0 |          0 |
|                 (i_amo_fifo)                                                |                                                                             fifo_v3__parameterized12 |         44 |         44 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 gen_fpga_queue.fifo_ram                                     |                                                                          AsyncDpRam__parameterized12 |         35 |         35 |       0 |    0 |    72 |      0 |      0 |          0 |
|             store_buffer_i                                                  |                                                                                         store_buffer |        484 |        484 |       0 |    0 |   569 |      0 |      0 |          0 |
|           lsu_bypass_i                                                      |                                                                                           lsu_bypass |        326 |        326 |       0 |    0 |   168 |      0 |      0 |          0 |
|       gen_cache_wt.i_cache_subsystem                                        |                                                                                   wt_cache_subsystem |       2999 |       2909 |      90 |    0 |  1154 |     20 |      0 |          0 |
|         (gen_cache_wt.i_cache_subsystem)                                    |                                                                                   wt_cache_subsystem |        236 |        148 |      88 |    0 |     0 |      0 |      0 |          0 |
|         i_adapter                                                           |                                                                                       wt_axi_adapter |        478 |        478 |       0 |    0 |   573 |      0 |      0 |          0 |
|           (i_adapter)                                                       |                                                                                       wt_axi_adapter |        295 |        295 |       0 |    0 |   532 |      0 |      0 |          0 |
|           i_axi_shim                                                        |                                                                                             axi_shim |         79 |         79 |       0 |    0 |     5 |      0 |      0 |          0 |
|           i_b_fifo                                                          |                                                                              fifo_v3__parameterized9 |         28 |         28 |       0 |    0 |     7 |      0 |      0 |          0 |
|           i_dcache_data_fifo                                                |                                                                              fifo_v3__parameterized8 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_icache_data_fifo                                                |                                                                              fifo_v3__parameterized7 |         36 |         36 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_rd_dcache_id                                                    |                                                                          fifo_v3__parameterized6_357 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |          0 |
|           i_rd_icache_id                                                    |                                                                          fifo_v3__parameterized6_358 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|           i_rr_arb_tree                                                     |                                                                          rr_arb_tree__parameterized7 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_wr_dcache_id                                                    |                                                                          fifo_v3__parameterized6_359 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |          0 |
|         i_cva6_icache                                                       |                                                                                          cva6_icache |        382 |        382 |       0 |    0 |    85 |     10 |      0 |          0 |
|           (i_cva6_icache)                                                   |                                                                                          cva6_icache |         52 |         52 |       0 |    0 |    77 |      0 |      0 |          0 |
|           gen_sram[0].data_sram                                             |                                                                                 sram__parameterized0 |         67 |         67 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_349 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_356 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[1].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_350 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_355 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[2].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_351 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_354 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[3].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_352 |         35 |         35 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_353 |         35 |         35 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[0].tag_sram                                              |                                                                                             sram_333 |         75 |         75 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_347 |         75 |         75 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_348 |         75 |         75 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[1].data_sram                                             |                                                                             sram__parameterized0_334 |        161 |        161 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_339 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_346 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[1].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_340 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_345 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[2].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_341 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_344 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[3].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_342 |        129 |        129 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_343 |        129 |        129 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[1].tag_sram                                              |                                                                                             sram_335 |         19 |         19 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_337 |         19 |         19 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_338 |         19 |         19 |       0 |    0 |     0 |      1 |      0 |          0 |
|           i_lfsr                                                            |                                                                                             lfsr_336 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_wt_dcache                                                         |                                                                                            wt_dcache |       1907 |       1905 |       2 |    0 |   496 |     10 |      0 |          0 |
|           (i_wt_dcache)                                                     |                                                                                            wt_dcache |         29 |         27 |       2 |    0 |     0 |      0 |      0 |          0 |
|           gen_rd_ports[0].i_wt_dcache_ctrl                                  |                                                                                       wt_dcache_ctrl |         95 |         95 |       0 |    0 |    48 |      0 |      0 |          0 |
|           gen_rd_ports[1].i_wt_dcache_ctrl                                  |                                                                                   wt_dcache_ctrl_305 |         82 |         82 |       0 |    0 |    49 |      0 |      0 |          0 |
|           gen_rd_ports[2].i_wt_dcache_ctrl                                  |                                                                                   wt_dcache_ctrl_306 |         16 |         16 |       0 |    0 |    26 |      0 |      0 |          0 |
|           i_wt_dcache_mem                                                   |                                                                                        wt_dcache_mem |        205 |        205 |       0 |    0 |    15 |     10 |      0 |          0 |
|             (i_wt_dcache_mem)                                               |                                                                                        wt_dcache_mem |         28 |         28 |       0 |    0 |    13 |      0 |      0 |          0 |
|             gen_data_banks[0].i_data_sram                                   |                                                                                 sram__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_331 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_332 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_data_banks[1].i_data_sram                                   |                                                                             sram__parameterized1_307 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_329 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_330 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_data_banks[2].i_data_sram                                   |                                                                             sram__parameterized1_308 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_327 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_328 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_data_banks[3].i_data_sram                                   |                                                                             sram__parameterized1_309 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_325 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_326 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_data_banks[4].i_data_sram                                   |                                                                             sram__parameterized1_310 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_323 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_324 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_data_banks[5].i_data_sram                                   |                                                                             sram__parameterized1_311 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_321 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_322 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_data_banks[6].i_data_sram                                   |                                                                             sram__parameterized1_312 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_319 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_320 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_data_banks[7].i_data_sram                                   |                                                                             sram__parameterized1_313 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_317 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_318 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[0].i_tag_sram                                     |                                                                                                 sram |          9 |          9 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_315 |          9 |          9 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_316 |          9 |          9 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[1].i_tag_sram                                     |                                                                                             sram_314 |          8 |          8 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                      tc_sram_wrapper |          8 |          8 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                      SyncSpRamBeNx64 |          8 |          8 |       0 |    0 |     0 |      1 |      0 |          0 |
|             i_rr_arb_tree                                                   |                                                                          rr_arb_tree__parameterized6 |         32 |         32 |       0 |    0 |     2 |      0 |      0 |          0 |
|           i_wt_dcache_missunit                                              |                                                                                   wt_dcache_missunit |        367 |        367 |       0 |    0 |   121 |      0 |      0 |          0 |
|             (i_wt_dcache_missunit)                                          |                                                                                   wt_dcache_missunit |        178 |        178 |       0 |    0 |    65 |      0 |      0 |          0 |
|             i_exp_backoff                                                   |                                                                                          exp_backoff |        102 |        102 |       0 |    0 |    48 |      0 |      0 |          0 |
|             i_lfsr_inv                                                      |                                                                                                 lfsr |         89 |         89 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_wt_dcache_wbuffer                                               |                                                                                    wt_dcache_wbuffer |       1121 |       1121 |       0 |    0 |   237 |      0 |      0 |          0 |
|             (i_wt_dcache_wbuffer)                                           |                                                                                    wt_dcache_wbuffer |        824 |        824 |       0 |    0 |   218 |      0 |      0 |          0 |
|             i_clean_rr                                                      |                                                                          rr_arb_tree__parameterized5 |         34 |         34 |       0 |    0 |     1 |      0 |      0 |          0 |
|             i_dirty_rr                                                      |                                                                          rr_arb_tree__parameterized4 |        173 |        173 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_rtrn_id_fifo                                                  |                                                                              fifo_v3__parameterized6 |         75 |         75 |       0 |    0 |     7 |      0 |      0 |          0 |
|             i_tx_id_rr                                                      |                                                                          rr_arb_tree__parameterized3 |         21 |         21 |       0 |    0 |     7 |      0 |      0 |          0 |
|       gen_perf_counter.perf_counters_i                                      |                                                                                        perf_counters |        569 |        569 |       0 |    0 |   414 |      0 |      0 |          0 |
|       i_frontend                                                            |                                                                                             frontend |       1550 |       1374 |     176 |    0 |   379 |      0 |      0 |          0 |
|         (i_frontend)                                                        |                                                                                             frontend |          1 |          1 |       0 |    0 |   136 |      0 |      0 |          0 |
|         bht_gen.i_bht                                                       |                                                                                                  bht |         19 |          9 |      10 |    0 |     4 |      0 |      0 |          0 |
|           (bht_gen.i_bht)                                                   |                                                                                                  bht |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|           gen_fpga_bht.gen_bht_ram[0].i_bht_ram                             |                                                                                    AsyncThreePortRam |         11 |          6 |       5 |    0 |     0 |      0 |      0 |          0 |
|           gen_fpga_bht.gen_bht_ram[1].i_bht_ram                             |                                                                                AsyncThreePortRam_304 |         11 |          6 |       5 |    0 |     0 |      0 |      0 |          0 |
|         btb_gen.i_btb                                                       |                                                                                                  btb |         82 |         34 |      48 |    0 |    66 |      0 |      0 |          0 |
|           gen_fpga_btb.gen_btb_ram[0].i_btb_ram                             |                                                                                            SyncDpRam |         24 |          0 |      24 |    0 |    33 |      0 |      0 |          0 |
|           gen_fpga_btb.gen_btb_ram[1].i_btb_ram                             |                                                                                        SyncDpRam_303 |         58 |         34 |      24 |    0 |    33 |      0 |      0 |          0 |
|         i_instr_queue                                                       |                                                                                          instr_queue |        724 |        606 |     118 |    0 |    57 |      0 |      0 |          0 |
|           (i_instr_queue)                                                   |                                                                                          instr_queue |          4 |          4 |       0 |    0 |    36 |      0 |      0 |          0 |
|           gen_instr_fifo[0].i_fifo_instr_data                               |                                                                             fifo_v3__parameterized10 |        132 |         84 |      48 |    0 |     7 |      0 |      0 |          0 |
|             (gen_instr_fifo[0].i_fifo_instr_data)                           |                                                                             fifo_v3__parameterized10 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|             gen_fpga_queue.fifo_ram                                         |                                                                      AsyncDpRam__parameterized10_302 |        125 |         77 |      48 |    0 |     0 |      0 |      0 |          0 |
|           gen_instr_fifo[1].i_fifo_instr_data                               |                                                                         fifo_v3__parameterized10_301 |        554 |        506 |      48 |    0 |     7 |      0 |      0 |          0 |
|             (gen_instr_fifo[1].i_fifo_instr_data)                           |                                                                         fifo_v3__parameterized10_301 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |          0 |
|             gen_fpga_queue.fifo_ram                                         |                                                                          AsyncDpRam__parameterized10 |        545 |        497 |      48 |    0 |     0 |      0 |      0 |          0 |
|           i_fifo_address                                                    |                                                                             fifo_v3__parameterized11 |         36 |         14 |      22 |    0 |     7 |      0 |      0 |          0 |
|             (i_fifo_address)                                                |                                                                             fifo_v3__parameterized11 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|             gen_fpga_queue.fifo_ram                                         |                                                                          AsyncDpRam__parameterized11 |         29 |          7 |      22 |    0 |     0 |      0 |      0 |          0 |
|         i_instr_realign                                                     |                                                                                        instr_realign |        695 |        695 |       0 |    0 |    50 |      0 |      0 |          0 |
|         ras_gen.i_ras                                                       |                                                                                                  ras |         34 |         34 |       0 |    0 |    66 |      0 |      0 |          0 |
|       id_stage_i                                                            |                                                                                             id_stage |        131 |        131 |       0 |    0 |   170 |      0 |      0 |          0 |
|       issue_stage_i                                                         |                                                                                          issue_stage |       4142 |       4098 |      44 |    0 |   894 |      0 |      0 |          0 |
|         i_issue_read_operands                                               |                                                                                  issue_read_operands |       2177 |       2133 |      44 |    0 |   188 |      0 |      0 |          0 |
|           (i_issue_read_operands)                                           |                                                                                  issue_read_operands |       2133 |       2133 |       0 |    0 |   188 |      0 |      0 |          0 |
|           gen_fpga_regfile.i_ariane_regfile_fpga                            |                                                                                  ariane_regfile_fpga |         44 |          0 |      44 |    0 |     0 |      0 |      0 |          0 |
|         i_scoreboard                                                        |                                                                                           scoreboard |       1966 |       1966 |       0 |    0 |   706 |      0 |      0 |          0 |
|   i_ariane_peripherals                                                      |                                                                                   ariane_peripherals |       3286 |       3286 |       0 |    0 |  3091 |      0 |      0 |          0 |
|     (i_ariane_peripherals)                                                  |                                                                                   ariane_peripherals |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|     gen_timer.i_axi2apb_64_32_timer                                         |                                                                                        axi2apb_64_32 |        384 |        384 |       0 |    0 |   117 |      0 |      0 |          0 |
|       (gen_timer.i_axi2apb_64_32_timer)                                     |                                                                                        axi2apb_64_32 |         16 |         16 |       0 |    0 |    97 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                     |                                                                                    axi_ar_buffer_276 |         33 |         33 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_297 |         33 |         33 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_298 |         33 |         33 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized1_299 |         33 |         33 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized13_300 |         33 |         33 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                     |                                                                                    axi_aw_buffer_277 |        213 |        213 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_293 |        213 |        213 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_294 |        213 |        213 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized1_295 |        213 |        213 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized13_296 |        213 |        213 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                      |                                                                                     axi_b_buffer_278 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized2_289 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized2_290 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized4_291 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized16_292 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                      |                                                                                     axi_r_buffer_279 |         93 |         93 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized1_285 |         93 |         93 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized1_286 |         93 |         93 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized3_287 |         93 |         93 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized15_288 |         93 |         93 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                      |                                                                                     axi_w_buffer_280 |         24 |         24 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized0_281 |         24 |         24 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized0_282 |         24 |         24 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized2_283 |         24 |         24 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized14_284 |         24 |         24 |       0 |    0 |     4 |      0 |      0 |          0 |
|     gen_timer.i_timer                                                       |                                                                                            apb_timer |        304 |        304 |       0 |    0 |   256 |      0 |      0 |          0 |
|       TIMER_GEN[0].timer_i                                                  |                                                                                                timer |        145 |        145 |       0 |    0 |   128 |      0 |      0 |          0 |
|       TIMER_GEN[1].timer_i                                                  |                                                                                            timer_275 |        159 |        159 |       0 |    0 |   128 |      0 |      0 |          0 |
|     gen_uart.i_apb_uart                                                     |                                                                                             apb_uart |       1507 |       1507 |       0 |    0 |  1480 |      0 |      0 |          0 |
|       (gen_uart.i_apb_uart)                                                 |                                                                                             apb_uart |         27 |         27 |       0 |    0 |   104 |      0 |      0 |          0 |
|       UART_BG16                                                             |                                                                                         uart_baudgen |         16 |         16 |       0 |    0 |    17 |      0 |      0 |          0 |
|       UART_BG2                                                              |                                                                                       slib_clock_div |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|       UART_BIDET                                                            |                                                                                     slib_edge_detect |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_CTS                                                           |                                                                                 slib_edge_detect_264 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_DCD                                                           |                                                                                 slib_edge_detect_265 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_DSR                                                           |                                                                                 slib_edge_detect_266 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_RI                                                            |                                                                                 slib_edge_detect_267 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_FEDET                                                            |                                                                                 slib_edge_detect_268 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_IF_CTS                                                           |                                                                                    slib_input_filter |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_DCD                                                           |                                                                                slib_input_filter_269 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_DSR                                                           |                                                                                slib_input_filter_270 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_RI                                                            |                                                                                slib_input_filter_271 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IIC                                                              |                                                                                       uart_interrupt |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|       UART_IIC_THRE_ED                                                      |                                                                                 slib_edge_detect_272 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_IS_SIN                                                           |                                                                                      slib_input_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|       UART_PEDET                                                            |                                                                                 slib_edge_detect_273 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_RCLK                                                             |                                                                                 slib_edge_detect_274 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_RX                                                               |                                                                                        uart_receiver |         61 |         61 |       0 |    0 |    35 |      0 |      0 |          0 |
|         (UART_RX)                                                           |                                                                                        uart_receiver |         11 |         11 |       0 |    0 |    21 |      0 |      0 |          0 |
|         RX_BRC                                                              |                                                                                         slib_counter |         28 |         28 |       0 |    0 |     5 |      0 |      0 |          0 |
|         RX_IFSB                                                             |                                                                    slib_input_filter__parameterized2 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|         RX_MVF                                                              |                                                                                       slib_mv_filter |         14 |         14 |       0 |    0 |     5 |      0 |      0 |          0 |
|       UART_RXFF                                                             |                                                                            slib_fifo__parameterized1 |        703 |        703 |       0 |    0 |   736 |      0 |      0 |          0 |
|       UART_TX                                                               |                                                                                     uart_transmitter |         20 |         20 |       0 |    0 |    16 |      0 |      0 |          0 |
|       UART_TXFF                                                             |                                                                                            slib_fifo |        652 |        652 |       0 |    0 |   541 |      0 |      0 |          0 |
|     i_axi2apb_64_32_plic                                                    |                                                                                    axi2apb_64_32_232 |        625 |        625 |       0 |    0 |   309 |      0 |      0 |          0 |
|       (i_axi2apb_64_32_plic)                                                |                                                                                    axi2apb_64_32_232 |         77 |         77 |       0 |    0 |   289 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                     |                                                                                    axi_ar_buffer_239 |         78 |         78 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_260 |         78 |         78 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_261 |         78 |         78 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized1_262 |         78 |         78 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized13_263 |         78 |         78 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                     |                                                                                    axi_aw_buffer_240 |        256 |        256 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_256 |        256 |        256 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_257 |        256 |        256 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized1_258 |        256 |        256 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized13_259 |        256 |        256 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                      |                                                                                     axi_b_buffer_241 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized2_252 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized2_253 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized4_254 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized16_255 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                      |                                                                                     axi_r_buffer_242 |        153 |        153 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized1_248 |        153 |        153 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized1_249 |        153 |        153 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized3_250 |        153 |        153 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized15_251 |        153 |        153 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                      |                                                                                     axi_w_buffer_243 |         53 |         53 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized0_244 |         53 |         53 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized0_245 |         53 |         53 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized2_246 |         53 |         53 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized14_247 |         53 |         53 |       0 |    0 |     4 |      0 |      0 |          0 |
|     i_axi2apb_64_32_uart                                                    |                                                                                    axi2apb_64_32_233 |        194 |        194 |       0 |    0 |    69 |      0 |      0 |          0 |
|       (i_axi2apb_64_32_uart)                                                |                                                                                    axi2apb_64_32_233 |         15 |         15 |       0 |    0 |    49 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                     |                                                                                        axi_ar_buffer |         40 |         40 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_235 |         40 |         40 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_236 |         40 |         40 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized1_237 |         40 |         40 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized13_238 |         40 |         40 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                     |                                                                                        axi_aw_buffer |         58 |         58 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                     axi_single_slice |         58 |         58 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                                 fifo |         58 |         58 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                              fifo_v2__parameterized1 |         58 |         58 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                             fifo_v3__parameterized13 |         58 |         58 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                      |                                                                                         axi_b_buffer |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                     axi_single_slice__parameterized2 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                 fifo__parameterized2 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                              fifo_v2__parameterized4 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                             fifo_v3__parameterized16 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                      |                                                                                         axi_r_buffer |         51 |         51 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                     axi_single_slice__parameterized1 |         51 |         51 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                 fifo__parameterized1 |         51 |         51 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                              fifo_v2__parameterized3 |         51 |         51 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                             fifo_v3__parameterized15 |         51 |         51 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                      |                                                                                         axi_w_buffer |         23 |         23 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                     axi_single_slice__parameterized0 |         23 |         23 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                 fifo__parameterized0 |         23 |         23 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                              fifo_v2__parameterized2 |         23 |         23 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                             fifo_v3__parameterized14 |         23 |         23 |       0 |    0 |     4 |      0 |      0 |          0 |
|     i_plic                                                                  |                                                                                             plic_top |        272 |        272 |       0 |    0 |   860 |      0 |      0 |          0 |
|       (i_plic)                                                              |                                                                                             plic_top |        147 |        147 |       0 |    0 |   792 |      0 |      0 |          0 |
|       gen_target[0].i_target                                                |                                                                                       rv_plic_target |         13 |         13 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_target[1].i_target                                                |                                                                                   rv_plic_target_234 |         17 |         17 |       0 |    0 |     4 |      0 |      0 |          0 |
|       i_rv_plic_gateway                                                     |                                                                                      rv_plic_gateway |         97 |         97 |       0 |    0 |    60 |      0 |      0 |          0 |
|   i_axi2rom                                                                 |                                                                              axi2mem__parameterized0 |         69 |         69 |       0 |    0 |    75 |      0 |      0 |          0 |
|   i_axi_dwidth_converter_dm_master                                          |                                                                  xlnx_axi_dwidth_converter_dm_master |        285 |        260 |       0 |   25 |   362 |      0 |      0 |          0 |
|     inst                                                                    |                                 xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_31_top |        285 |        260 |       0 |   25 |   362 |      0 |      0 |          0 |
|       gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |                         xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_31_axi_upsizer |        285 |        260 |       0 |   25 |   362 |      0 |      0 |          0 |
|         USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst              |                    xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_31_axi_register_slice |         36 |         36 |       0 |    0 |   132 |      0 |      0 |          0 |
|           r.r_pipe                                                          |   xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_31_axic_register_slice__parameterized2 |         36 |         36 |       0 |    0 |   132 |      0 |      0 |          0 |
|         USE_READ.gen_non_fifo_r_upsizer.read_data_inst                      |                           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_31_r_upsizer |         56 |         56 |       0 |    0 |    18 |      0 |      0 |          0 |
|         USE_READ.read_addr_inst                                             |           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_31_a_upsizer__parameterized0 |         50 |         35 |       0 |   15 |    32 |      0 |      0 |          0 |
|           (USE_READ.read_addr_inst)                                         |           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_31_a_upsizer__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           GEN_CMD_QUEUE.cmd_queue                                           |         xlnx_axi_dwidth_converter_dm_master_generic_baseblocks_v2_1_2_command_fifo__parameterized0_1 |         41 |         26 |       0 |   15 |    23 |      0 |      0 |          0 |
|           gen_id_queue.id_queue                                             |                         xlnx_axi_dwidth_converter_dm_master_generic_baseblocks_v2_1_2_command_fifo_2 |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|         USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                    |                           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_31_w_upsizer |         13 |         13 |       0 |    0 |    79 |      0 |      0 |          0 |
|         USE_WRITE.write_addr_inst                                           |                           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_31_a_upsizer |        119 |        109 |       0 |   10 |    27 |      0 |      0 |          0 |
|           (USE_WRITE.write_addr_inst)                                       |                           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_31_a_upsizer |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           GEN_CMD_QUEUE.cmd_queue                                           |           xlnx_axi_dwidth_converter_dm_master_generic_baseblocks_v2_1_2_command_fifo__parameterized0 |        108 |         98 |       0 |   10 |    18 |      0 |      0 |          0 |
|           gen_id_queue.id_queue                                             |                           xlnx_axi_dwidth_converter_dm_master_generic_baseblocks_v2_1_2_command_fifo |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|         si_register_slice_inst                                              |    xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_31_axi_register_slice__parameterized0 |         14 |         14 |       0 |    0 |    74 |      0 |      0 |          0 |
|           ar.ar_pipe                                                        |   xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_31_axic_register_slice__parameterized3 |          8 |          8 |       0 |    0 |    36 |      0 |      0 |          0 |
|           aw.aw_pipe                                                        | xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_31_axic_register_slice__parameterized3_0 |          6 |          6 |       0 |    0 |    38 |      0 |      0 |          0 |
|   i_axi_dwidth_converter_dm_slave                                           |                                                                   xlnx_axi_dwidth_converter_dm_slave |        534 |        494 |      40 |    0 |   575 |      0 |      0 |          0 |
|     inst                                                                    |                                  xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_31_top |        534 |        494 |      40 |    0 |   575 |      0 |      0 |          0 |
|       gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                 |                        xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_31_axi_downsizer |        534 |        494 |      40 |    0 |   575 |      0 |      0 |          0 |
|         USE_READ.read_addr_inst                                             |          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_31_a_downsizer__parameterized0 |        196 |        178 |      18 |    0 |   209 |      0 |      0 |          0 |
|           (USE_READ.read_addr_inst)                                         |          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_31_a_downsizer__parameterized0 |        105 |        105 |       0 |    0 |   121 |      0 |      0 |          0 |
|           cmd_queue                                                         |                   xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_30_axic_fifo__parameterized0 |         94 |         76 |      18 |    0 |    88 |      0 |      0 |          0 |
|             inst                                                            |                    xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_30_fifo_gen__parameterized0 |         94 |         76 |      18 |    0 |    88 |      0 |      0 |          0 |
|               (inst)                                                        |                    xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_30_fifo_gen__parameterized0 |         50 |         50 |       0 |    0 |     0 |      0 |      0 |          0 |
|               fifo_gen_inst                                                 |                           xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_10__parameterized0 |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                 inst_fifo_gen                                               |                     xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_10_synth__parameterized0 |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                   gconvfifo.rf                                              |                                xlnx_axi_dwidth_converter_dm_slave_fifo_generator_top__parameterized0 |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                     grf.rf                                                  |                            xlnx_axi_dwidth_converter_dm_slave_fifo_generator_ramfifo__parameterized0 |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.rd                              |                                                        xlnx_axi_dwidth_converter_dm_slave_rd_logic_7 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         gr1.gr1_int.rfwft                                   |                                                        xlnx_axi_dwidth_converter_dm_slave_rd_fwft_13 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         grss.rsts                                           |                                             xlnx_axi_dwidth_converter_dm_slave_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rpntr                                               |                                                    xlnx_axi_dwidth_converter_dm_slave_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.wr                              |                                                        xlnx_axi_dwidth_converter_dm_slave_wr_logic_8 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gwss.wsts                                           |                                             xlnx_axi_dwidth_converter_dm_slave_wr_status_flags_ss_11 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         wpntr                                               |                                                    xlnx_axi_dwidth_converter_dm_slave_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.mem                                 |                                          xlnx_axi_dwidth_converter_dm_slave_memory__parameterized0_9 |         18 |          0 |      18 |    0 |    52 |      0 |      0 |          0 |
|                         (gntv_or_sync_fifo.mem)                             |                                          xlnx_axi_dwidth_converter_dm_slave_memory__parameterized0_9 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |          0 |
|                         gdm.dm_gen.dm                                       |                                           xlnx_axi_dwidth_converter_dm_slave_dmem__parameterized0_10 |         18 |          0 |      18 |    0 |    26 |      0 |      0 |          0 |
|                       rstblk                                                |                                                 xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (rstblk)                                            |                                                 xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                                 xlnx_axi_dwidth_converter_dm_slave_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         USE_READ.read_data_inst                                             |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_31_r_downsizer |         48 |         48 |       0 |    0 |    76 |      0 |      0 |          0 |
|         USE_WRITE.USE_SPLIT.write_resp_inst                                 |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_31_b_downsizer |         15 |         15 |       0 |    0 |    11 |      0 |      0 |          0 |
|         USE_WRITE.write_addr_inst                                           |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_31_a_downsizer |        240 |        218 |      22 |    0 |   267 |      0 |      0 |          0 |
|           (USE_WRITE.write_addr_inst)                                       |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_31_a_downsizer |        121 |        121 |       0 |    0 |   135 |      0 |      0 |          0 |
|           USE_B_CHANNEL.cmd_b_queue                                         |                                   xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_30_axic_fifo |         40 |         36 |       4 |    0 |    46 |      0 |      0 |          0 |
|             inst                                                            |                                    xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_30_fifo_gen |         40 |         36 |       4 |    0 |    46 |      0 |      0 |          0 |
|               (inst)                                                        |                                    xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_30_fifo_gen |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          0 |
|               fifo_gen_inst                                                 |                                           xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_10 |         31 |         27 |       4 |    0 |    46 |      0 |      0 |          0 |
|                 inst_fifo_gen                                               |                                     xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_10_synth |         31 |         27 |       4 |    0 |    46 |      0 |      0 |          0 |
|                   gconvfifo.rf                                              |                                                xlnx_axi_dwidth_converter_dm_slave_fifo_generator_top |         31 |         27 |       4 |    0 |    46 |      0 |      0 |          0 |
|                     grf.rf                                                  |                                            xlnx_axi_dwidth_converter_dm_slave_fifo_generator_ramfifo |         31 |         27 |       4 |    0 |    46 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.rd                              |                                                        xlnx_axi_dwidth_converter_dm_slave_rd_logic_0 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         gr1.gr1_int.rfwft                                   |                                                         xlnx_axi_dwidth_converter_dm_slave_rd_fwft_4 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         grss.rsts                                           |                                              xlnx_axi_dwidth_converter_dm_slave_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rpntr                                               |                                                     xlnx_axi_dwidth_converter_dm_slave_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.wr                              |                                                        xlnx_axi_dwidth_converter_dm_slave_wr_logic_1 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gwss.wsts                                           |                                              xlnx_axi_dwidth_converter_dm_slave_wr_status_flags_ss_2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         wpntr                                               |                                                     xlnx_axi_dwidth_converter_dm_slave_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.mem                                 |                                                            xlnx_axi_dwidth_converter_dm_slave_memory |          4 |          0 |       4 |    0 |    10 |      0 |      0 |          0 |
|                         (gntv_or_sync_fifo.mem)                             |                                                            xlnx_axi_dwidth_converter_dm_slave_memory |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         gdm.dm_gen.dm                                       |                                                              xlnx_axi_dwidth_converter_dm_slave_dmem |          4 |          0 |       4 |    0 |     5 |      0 |      0 |          0 |
|                       rstblk                                                |                                      xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo__xdcDup__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (rstblk)                                            |                                      xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo__xdcDup__1 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                              xlnx_axi_dwidth_converter_dm_slave_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           cmd_queue                                                         |        xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_30_axic_fifo__parameterized0__xdcDup__1 |         84 |         66 |      18 |    0 |    86 |      0 |      0 |          0 |
|             inst                                                            |         xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_30_fifo_gen__parameterized0__xdcDup__1 |         84 |         66 |      18 |    0 |    86 |      0 |      0 |          0 |
|               (inst)                                                        |         xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_30_fifo_gen__parameterized0__xdcDup__1 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          0 |
|               fifo_gen_inst                                                 |                xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_10__parameterized0__xdcDup__1 |         44 |         26 |      18 |    0 |    86 |      0 |      0 |          0 |
|                 inst_fifo_gen                                               |          xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_10_synth__parameterized0__xdcDup__1 |         44 |         26 |      18 |    0 |    86 |      0 |      0 |          0 |
|                   gconvfifo.rf                                              |                     xlnx_axi_dwidth_converter_dm_slave_fifo_generator_top__parameterized0__xdcDup__1 |         44 |         26 |      18 |    0 |    86 |      0 |      0 |          0 |
|                     grf.rf                                                  |                 xlnx_axi_dwidth_converter_dm_slave_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         44 |         26 |      18 |    0 |    86 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.rd                              |                                                          xlnx_axi_dwidth_converter_dm_slave_rd_logic |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         gr1.gr1_int.rfwft                                   |                                                           xlnx_axi_dwidth_converter_dm_slave_rd_fwft |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         grss.rsts                                           |                                                xlnx_axi_dwidth_converter_dm_slave_rd_status_flags_ss |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rpntr                                               |                                                       xlnx_axi_dwidth_converter_dm_slave_rd_bin_cntr |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.wr                              |                                                          xlnx_axi_dwidth_converter_dm_slave_wr_logic |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gwss.wsts                                           |                                                xlnx_axi_dwidth_converter_dm_slave_wr_status_flags_ss |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         wpntr                                               |                                                       xlnx_axi_dwidth_converter_dm_slave_wr_bin_cntr |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.mem                                 |                                            xlnx_axi_dwidth_converter_dm_slave_memory__parameterized0 |         18 |          0 |      18 |    0 |    50 |      0 |      0 |          0 |
|                         (gntv_or_sync_fifo.mem)                             |                                            xlnx_axi_dwidth_converter_dm_slave_memory__parameterized0 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |          0 |
|                         gdm.dm_gen.dm                                       |                                              xlnx_axi_dwidth_converter_dm_slave_dmem__parameterized0 |         18 |          0 |      18 |    0 |    25 |      0 |      0 |          0 |
|                       rstblk                                                |                                      xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (rstblk)                                            |                                      xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                              xlnx_axi_dwidth_converter_dm_slave_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         USE_WRITE.write_data_inst                                           |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_31_w_downsizer |         36 |         36 |       0 |    0 |    12 |      0 |      0 |          0 |
|   i_axi_riscv_atomics                                                       |                                                                               axi_riscv_atomics_wrap |       1170 |       1170 |       0 |    0 |   600 |      0 |      0 |          0 |
|     i_atomics                                                               |                                                                                    axi_riscv_atomics |       1170 |       1170 |       0 |    0 |   600 |      0 |      0 |          0 |
|       i_amos                                                                |                                                                                       axi_riscv_amos |        949 |        949 |       0 |    0 |   281 |      0 |      0 |          0 |
|       i_lrsc                                                                |                                                                                       axi_riscv_lrsc |        223 |        223 |       0 |    0 |   319 |      0 |      0 |          0 |
|         (i_lrsc)                                                            |                                                                                       axi_riscv_lrsc |         18 |         18 |       0 |    0 |    47 |      0 |      0 |          0 |
|         i_art                                                               |                                                                                          axi_res_tbl |        205 |        205 |       0 |    0 |   272 |      0 |      0 |          0 |
|   i_axi_xbar                                                                |                                                                                        axi_xbar_intf |       4035 |       4003 |      32 |    0 |  4168 |      0 |      0 |          0 |
|     i_xbar                                                                  |                                                                                             axi_xbar |       4035 |       4003 |      32 |    0 |  4168 |      0 |      0 |          0 |
|       (i_xbar)                                                              |                                                                                             axi_xbar |         44 |         12 |      32 |    0 |     0 |      0 |      0 |          0 |
|       gen_mst_port_mux[0].i_axi_mux                                         |                                                                                              axi_mux |        337 |        337 |       0 |    0 |   498 |      0 |      0 |          0 |
|         (gen_mst_port_mux[0].i_axi_mux)                                     |                                                                                              axi_mux |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_218 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_219 |         30 |         30 |       0 |    0 |    88 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_231 |         30 |         30 |       0 |    0 |    88 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_220 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_221 |         88 |         88 |       0 |    0 |    96 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_230 |         88 |         88 |       0 |    0 |    96 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_222 |         30 |         30 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_229 |         30 |         30 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_223 |        139 |        139 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_228 |        139 |        139 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_224 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_224 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_227 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_225 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_226 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_mst_port_mux[1].i_axi_mux                                         |                                                                                            axi_mux_0 |         86 |         86 |       0 |    0 |    36 |      0 |      0 |          0 |
|         (gen_mst_port_mux[1].i_axi_mux)                                     |                                                                                            axi_mux_0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_204 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_205 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_217 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_206 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_207 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_216 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_208 |         67 |         67 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_215 |         67 |         67 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_209 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_214 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_210 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_210 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_213 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_211 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_212 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|       gen_mst_port_mux[2].i_axi_mux                                         |                                                                                            axi_mux_1 |         95 |         95 |       0 |    0 |    82 |      0 |      0 |          0 |
|         (gen_mst_port_mux[2].i_axi_mux)                                     |                                                                                            axi_mux_1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_190 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_191 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_203 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_192 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_193 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_202 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_194 |         25 |         25 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_201 |         25 |         25 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_195 |         52 |         52 |       0 |    0 |    52 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_200 |         52 |         52 |       0 |    0 |    52 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_196 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_196 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_199 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_197 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_198 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_mst_port_mux[3].i_axi_mux                                         |                                                                                            axi_mux_2 |         52 |         52 |       0 |    0 |    82 |      0 |      0 |          0 |
|         (gen_mst_port_mux[3].i_axi_mux)                                     |                                                                                            axi_mux_2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_176 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_177 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_189 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_178 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_179 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_188 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_180 |         18 |         18 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_187 |         18 |         18 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_181 |         14 |         14 |       0 |    0 |    52 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_186 |         14 |         14 |       0 |    0 |    52 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_182 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_182 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_185 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_183 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_184 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_mst_port_mux[4].i_axi_mux                                         |                                                                                            axi_mux_3 |        296 |        296 |       0 |    0 |   368 |      0 |      0 |          0 |
|         (gen_mst_port_mux[4].i_axi_mux)                                     |                                                                                            axi_mux_3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_162 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_163 |         17 |         17 |       0 |    0 |    26 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_175 |         17 |         17 |       0 |    0 |    26 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_164 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_165 |         13 |         13 |       0 |    0 |    24 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_174 |         13 |         13 |       0 |    0 |    24 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_166 |         32 |         32 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_173 |         32 |         32 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_167 |        148 |        148 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_172 |        148 |        148 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_168 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_168 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_171 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_169 |         75 |         75 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_170 |         75 |         75 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_mst_port_mux[5].i_axi_mux                                         |                                                                                            axi_mux_4 |        120 |        120 |       0 |    0 |   208 |      0 |      0 |          0 |
|         (gen_mst_port_mux[5].i_axi_mux)                                     |                                                                                            axi_mux_4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_148 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_149 |         19 |         19 |       0 |    0 |    26 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_161 |         19 |         19 |       0 |    0 |    26 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_150 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_151 |         13 |         13 |       0 |    0 |    24 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_160 |         13 |         13 |       0 |    0 |    24 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_152 |         21 |         21 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_159 |         21 |         21 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_153 |         17 |         17 |       0 |    0 |    54 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_158 |         17 |         17 |       0 |    0 |    54 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_154 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_154 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_157 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_155 |         39 |         39 |       0 |    0 |    76 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_156 |         39 |         39 |       0 |    0 |    76 |      0 |      0 |          0 |
|       gen_mst_port_mux[6].i_axi_mux                                         |                                                                                            axi_mux_5 |        351 |        351 |       0 |    0 |   484 |      0 |      0 |          0 |
|         (gen_mst_port_mux[6].i_axi_mux)                                     |                                                                                            axi_mux_5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_134 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_135 |         46 |         46 |       0 |    0 |    84 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_147 |         46 |         46 |       0 |    0 |    84 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_136 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_137 |         43 |         43 |       0 |    0 |    82 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_146 |         43 |         43 |       0 |    0 |    82 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_138 |         30 |         30 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_145 |         30 |         30 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_139 |        148 |        148 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_144 |        148 |        148 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_140 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_140 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_143 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_141 |         75 |         75 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_142 |         75 |         75 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_mst_port_mux[7].i_axi_mux                                         |                                                                                            axi_mux_6 |        201 |        201 |       0 |    0 |   388 |      0 |      0 |          0 |
|         (gen_mst_port_mux[7].i_axi_mux)                                     |                                                                                            axi_mux_6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_120 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_121 |         17 |         17 |       0 |    0 |    40 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_133 |         17 |         17 |       0 |    0 |    40 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_122 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_123 |         35 |         35 |       0 |    0 |    40 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_132 |         35 |         35 |       0 |    0 |    40 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_124 |         27 |         27 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_131 |         27 |         27 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_125 |         41 |         41 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_130 |         41 |         41 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_126 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_126 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_129 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_127 |         72 |         72 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_128 |         72 |         72 |       0 |    0 |   138 |      0 |      0 |          0 |
|       gen_mst_port_mux[8].i_axi_mux                                         |                                                                                            axi_mux_7 |        305 |        305 |       0 |    0 |   234 |      0 |      0 |          0 |
|         (gen_mst_port_mux[8].i_axi_mux)                                     |                                                                                            axi_mux_7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_106 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_107 |         22 |         22 |       0 |    0 |    34 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_119 |         22 |         22 |       0 |    0 |    34 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_108 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_109 |         27 |         27 |       0 |    0 |    30 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_118 |         27 |         27 |       0 |    0 |    30 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_110 |         42 |         42 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_117 |         42 |         42 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_111 |        195 |        195 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_116 |        195 |        195 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_112 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_112 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_115 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_113 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_114 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_mst_port_mux[9].i_axi_mux                                         |                                                                                            axi_mux_8 |        162 |        162 |       0 |    0 |   474 |      0 |      0 |          0 |
|         (gen_mst_port_mux[9].i_axi_mux)                                     |                                                                                            axi_mux_8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                          rr_arb_tree__parameterized2 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                       spill_register__parameterized6 |         27 |         27 |       0 |    0 |    82 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized6 |         27 |         27 |       0 |    0 |    82 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                          rr_arb_tree__parameterized1 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                       spill_register__parameterized4 |         25 |         25 |       0 |    0 |    80 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized4 |         25 |         25 |       0 |    0 |    80 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                       spill_register__parameterized5 |         21 |         21 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized5 |         21 |         21 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                       spill_register__parameterized7 |         39 |         39 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized7 |         39 |         39 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                              fifo_v3__parameterized4 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                              fifo_v3__parameterized4 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                           AsyncDpRam__parameterized4 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_104 |         39 |         39 |       0 |    0 |   146 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_105 |         39 |         39 |       0 |    0 |   146 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_ar_decode                                 |                                                                                          addr_decode |         48 |         48 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_aw_decode                                 |                                                                                        addr_decode_9 |         47 |         47 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_demux                                     |                                                                                            axi_demux |        692 |        692 |       0 |    0 |   637 |      0 |      0 |          0 |
|         (gen_slv_port_demux[0].i_axi_demux)                                 |                                                                                            axi_demux |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                         |                                                                             axi_demux_id_counters_56 |         30 |         30 |       0 |    0 |    48 |      0 |      0 |          0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                     |                                                                             axi_demux_id_counters_56 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                   |                                                                                     delta_counter_88 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                  |                                                                                     delta_counter_89 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                  |                                                                                     delta_counter_90 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                  |                                                                                     delta_counter_91 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                  |                                                                                     delta_counter_92 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                  |                                                                                     delta_counter_93 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                  |                                                                                     delta_counter_94 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                   |                                                                                     delta_counter_95 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                   |                                                                                     delta_counter_96 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                   |                                                                                     delta_counter_97 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                   |                                                                                     delta_counter_98 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                   |                                                                                     delta_counter_99 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                   |                                                                                    delta_counter_100 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                   |                                                                                    delta_counter_101 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                   |                                                                                    delta_counter_102 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                   |                                                                                    delta_counter_103 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                         |                                                                             axi_demux_id_counters_57 |         32 |         32 |       0 |    0 |    48 |      0 |      0 |          0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                     |                                                                             axi_demux_id_counters_57 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                   |                                                                                     delta_counter_72 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                  |                                                                                     delta_counter_73 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                  |                                                                                     delta_counter_74 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                  |                                                                                     delta_counter_75 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                  |                                                                                     delta_counter_76 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                  |                                                                                     delta_counter_77 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                  |                                                                                     delta_counter_78 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                   |                                                                                     delta_counter_79 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                   |                                                                                     delta_counter_80 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                   |                                                                                     delta_counter_81 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                   |                                                                                     delta_counter_82 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                   |                                                                                     delta_counter_83 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                   |                                                                                     delta_counter_84 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                   |                                                                                     delta_counter_85 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                   |                                                                                     delta_counter_86 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                   |                                                                                     delta_counter_87 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_ar_spill_reg                                            |                                                                    spill_register__parameterized2_58 |         92 |         92 |       0 |    0 |    94 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                          spill_register_flushable__parameterized2_71 |         92 |         92 |       0 |    0 |    94 |      0 |      0 |          0 |
|         gen_demux.i_aw_spill_reg                                            |                                                                                    spill_register_59 |        294 |        294 |       0 |    0 |   105 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                                          spill_register_flushable_70 |        294 |        294 |       0 |    0 |   105 |      0 |      0 |          0 |
|         gen_demux.i_b_mux                                                   |                                                                                       rr_arb_tree_60 |         31 |         31 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_b_spill_reg                                             |                                                                    spill_register__parameterized1_61 |         19 |         19 |       0 |    0 |    14 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                          spill_register_flushable__parameterized1_69 |         19 |         19 |       0 |    0 |    14 |      0 |      0 |          0 |
|         gen_demux.i_r_mux                                                   |                                                                       rr_arb_tree__parameterized0_62 |         79 |         79 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_r_spill_reg                                             |                                                                    spill_register__parameterized3_63 |         44 |         44 |       0 |    0 |   140 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                          spill_register_flushable__parameterized3_68 |         44 |         44 |       0 |    0 |   140 |      0 |      0 |          0 |
|         gen_demux.i_w_fifo                                                  |                                                                                           fifo_v3_64 |         29 |         29 |       0 |    0 |     6 |      0 |      0 |          0 |
|           (gen_demux.i_w_fifo)                                              |                                                                                           fifo_v3_64 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                                        AsyncDpRam_67 |         29 |         29 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_demux.i_w_spill_reg                                             |                                                                    spill_register__parameterized0_65 |         43 |         43 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                          spill_register_flushable__parameterized0_66 |         43 |         43 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_err_slv                                   |                                                                                          axi_err_slv |        104 |        104 |       0 |    0 |    62 |      0 |      0 |          0 |
|         (gen_slv_port_demux[0].i_axi_err_slv)                               |                                                                                          axi_err_slv |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_atop_filter                                                       |                                                                                   axi_atop_filter_46 |         60 |         60 |       0 |    0 |    35 |      0 |      0 |          0 |
|           (i_atop_filter)                                                   |                                                                                   axi_atop_filter_46 |         31 |         31 |       0 |    0 |    25 |      0 |      0 |          0 |
|           r_resp_cmd                                                        |                                                                                   stream_register_52 |         29 |         29 |       0 |    0 |    10 |      0 |      0 |          0 |
|             i_fifo                                                          |                                                                                           fifo_v2_53 |         29 |         29 |       0 |    0 |    10 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                           fifo_v3__parameterized0_54 |         29 |         29 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 (i_fifo_v3)                                                 |                                                                           fifo_v3__parameterized0_54 |         18 |         18 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 gen_fpga_queue.fifo_ram                                     |                                                                        AsyncDpRam__parameterized0_55 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_b_fifo                                                            |                                                                           fifo_v3__parameterized2_47 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_r_counter                                                         |                                                                                           counter_48 |         17 |         17 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_counter                                                         |                                                                     delta_counter__parameterized0_51 |         17 |         17 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_r_fifo                                                            |                                                                           fifo_v3__parameterized3_49 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |          0 |
|         i_w_fifo                                                            |                                                                           fifo_v3__parameterized1_50 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_ar_decode                                 |                                                                                       addr_decode_10 |         55 |         55 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_aw_decode                                 |                                                                                       addr_decode_11 |         55 |         55 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_demux                                     |                                                                                         axi_demux_12 |        915 |        915 |       0 |    0 |   553 |      0 |      0 |          0 |
|         (gen_slv_port_demux[1].i_axi_demux)                                 |                                                                                         axi_demux_12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                         |                                                                                axi_demux_id_counters |         32 |         32 |       0 |    0 |    36 |      0 |      0 |          0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                     |                                                                                axi_demux_id_counters |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                   |                                                                                     delta_counter_30 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                  |                                                                                     delta_counter_31 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                  |                                                                                     delta_counter_32 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                  |                                                                                     delta_counter_33 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                  |                                                                                     delta_counter_34 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                  |                                                                                     delta_counter_35 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                  |                                                                                     delta_counter_36 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                   |                                                                                     delta_counter_37 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                   |                                                                                     delta_counter_38 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                   |                                                                                     delta_counter_39 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                   |                                                                                     delta_counter_40 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                   |                                                                                     delta_counter_41 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                   |                                                                                     delta_counter_42 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                   |                                                                                     delta_counter_43 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                   |                                                                                     delta_counter_44 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                   |                                                                                     delta_counter_45 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                         |                                                                             axi_demux_id_counters_14 |         19 |         19 |       0 |    0 |    36 |      0 |      0 |          0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                     |                                                                             axi_demux_id_counters_14 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                   |                                                                                        delta_counter |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                  |                                                                                     delta_counter_15 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                  |                                                                                     delta_counter_16 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                  |                                                                                     delta_counter_17 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                  |                                                                                     delta_counter_18 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                  |                                                                                     delta_counter_19 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                  |                                                                                     delta_counter_20 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                   |                                                                                     delta_counter_21 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                   |                                                                                     delta_counter_22 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                   |                                                                                     delta_counter_23 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                   |                                                                                     delta_counter_24 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                   |                                                                                     delta_counter_25 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                   |                                                                                     delta_counter_26 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                   |                                                                                     delta_counter_27 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                   |                                                                                     delta_counter_28 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                   |                                                                                     delta_counter_29 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_ar_spill_reg                                            |                                                                       spill_register__parameterized2 |        213 |        213 |       0 |    0 |    81 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized2 |        213 |        213 |       0 |    0 |    81 |      0 |      0 |          0 |
|         gen_demux.i_aw_spill_reg                                            |                                                                                       spill_register |         66 |         66 |       0 |    0 |    78 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                                             spill_register_flushable |         66 |         66 |       0 |    0 |    78 |      0 |      0 |          0 |
|         gen_demux.i_b_mux                                                   |                                                                                          rr_arb_tree |         30 |         30 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_b_spill_reg                                             |                                                                       spill_register__parameterized1 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized1 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_r_mux                                                   |                                                                          rr_arb_tree__parameterized0 |         79 |         79 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_r_spill_reg                                             |                                                                       spill_register__parameterized3 |         39 |         39 |       0 |    0 |   132 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized3 |         39 |         39 |       0 |    0 |   132 |      0 |      0 |          0 |
|         gen_demux.i_w_fifo                                                  |                                                                                              fifo_v3 |         18 |         18 |       0 |    0 |     6 |      0 |      0 |          0 |
|           (gen_demux.i_w_fifo)                                              |                                                                                              fifo_v3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                                           AsyncDpRam |         17 |         17 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_demux.i_w_spill_reg                                             |                                                                       spill_register__parameterized0 |        413 |        413 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized0 |        413 |        413 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_err_slv                                   |                                                                                       axi_err_slv_13 |        106 |        106 |       0 |    0 |    62 |      0 |      0 |          0 |
|         (gen_slv_port_demux[1].i_axi_err_slv)                               |                                                                                       axi_err_slv_13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_atop_filter                                                       |                                                                                      axi_atop_filter |         62 |         62 |       0 |    0 |    35 |      0 |      0 |          0 |
|           (i_atop_filter)                                                   |                                                                                      axi_atop_filter |         33 |         33 |       0 |    0 |    25 |      0 |      0 |          0 |
|           r_resp_cmd                                                        |                                                                                      stream_register |         29 |         29 |       0 |    0 |    10 |      0 |      0 |          0 |
|             i_fifo                                                          |                                                                                              fifo_v2 |         29 |         29 |       0 |    0 |    10 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                              fifo_v3__parameterized0 |         29 |         29 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 (i_fifo_v3)                                                 |                                                                              fifo_v3__parameterized0 |         18 |         18 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 gen_fpga_queue.fifo_ram                                     |                                                                           AsyncDpRam__parameterized0 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_b_fifo                                                            |                                                                              fifo_v3__parameterized2 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_r_counter                                                         |                                                                                              counter |         17 |         17 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_counter                                                         |                                                                        delta_counter__parameterized0 |         17 |         17 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_r_fifo                                                            |                                                                              fifo_v3__parameterized3 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |          0 |
|         i_w_fifo                                                            |                                                                              fifo_v3__parameterized1 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |          0 |
|   i_bootrom                                                                 |                                                                                           bootrom_32 |         65 |         65 |       0 |    0 |     9 |      2 |      0 |          0 |
|   i_clint                                                                   |                                                                                                clint |        177 |        177 |       0 |    0 |   157 |      0 |      0 |          0 |
|     (i_clint)                                                               |                                                                                                clint |         32 |         32 |       0 |    0 |   129 |      0 |      0 |          0 |
|     axi_lite_interface_i                                                    |                                                                                   axi_lite_interface |         81 |         81 |       0 |    0 |    25 |      0 |      0 |          0 |
|     i_sync_edge                                                             |                                                                                     clint_sync_wedge |         64 |         64 |       0 |    0 |     3 |      0 |      0 |          0 |
|       (i_sync_edge)                                                         |                                                                                     clint_sync_wedge |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       i_sync                                                                |                                                                                           clint_sync |         64 |         64 |       0 |    0 |     2 |      0 |      0 |          0 |
|   i_dm_axi2mem                                                              |                                                                                              axi2mem |        461 |        461 |       0 |    0 |    67 |      0 |      0 |          0 |
|   i_dm_axi_master                                                           |                                                                                          axi_adapter |        110 |        110 |       0 |    0 |    46 |      0 |      0 |          0 |
|   i_dm_top                                                                  |                                                                                               dm_top |        724 |        724 |       0 |    0 |   623 |      0 |      0 |          0 |
|     i_dm_csrs                                                               |                                                                                              dm_csrs |        586 |        586 |       0 |    0 |   541 |      0 |      0 |          0 |
|       (i_dm_csrs)                                                           |                                                                                              dm_csrs |        499 |        499 |       0 |    0 |   537 |      0 |      0 |          0 |
|       i_fifo                                                                |                                                                              fifo_v2__parameterized0 |         87 |         87 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_fifo_v3                                                           |                                                                              fifo_v3__parameterized5 |         87 |         87 |       0 |    0 |     4 |      0 |      0 |          0 |
|     i_dm_mem                                                                |                                                                                               dm_mem |         98 |         98 |       0 |    0 |    77 |      0 |      0 |          0 |
|       (i_dm_mem)                                                            |                                                                                               dm_mem |         36 |         36 |       0 |    0 |    72 |      0 |      0 |          0 |
|       gen_rom_snd_scratch.i_debug_rom                                       |                                                                                            debug_rom |         63 |         63 |       0 |    0 |     5 |      0 |      0 |          0 |
|     i_dm_sba                                                                |                                                                                               dm_sba |         41 |         41 |       0 |    0 |     5 |      0 |      0 |          0 |
|   i_dmi_jtag                                                                |                                                                                             dmi_jtag |        601 |        601 |       0 |    0 |   343 |      0 |      0 |          0 |
|     (i_dmi_jtag)                                                            |                                                                                             dmi_jtag |          1 |          1 |       0 |    0 |    87 |      0 |      0 |          0 |
|     i_dmi_cdc                                                               |                                                                                              dmi_cdc |        468 |        468 |       0 |    0 |   164 |      0 |      0 |          0 |
|       i_cdc_req                                                             |                                                                                           cdc_2phase |        393 |        393 |       0 |    0 |    89 |      0 |      0 |          0 |
|         i_dst                                                               |                                                                                       cdc_2phase_dst |        390 |        390 |       0 |    0 |    45 |      0 |      0 |          0 |
|         i_src                                                               |                                                                                       cdc_2phase_src |          3 |          3 |       0 |    0 |    44 |      0 |      0 |          0 |
|       i_cdc_resp                                                            |                                                                           cdc_2phase__parameterized0 |         75 |         75 |       0 |    0 |    75 |      0 |      0 |          0 |
|         i_dst                                                               |                                                                       cdc_2phase_dst__parameterized0 |         71 |         71 |       0 |    0 |    38 |      0 |      0 |          0 |
|         i_src                                                               |                                                                       cdc_2phase_src__parameterized0 |          4 |          4 |       0 |    0 |    37 |      0 |      0 |          0 |
|     i_dmi_jtag_tap                                                          |                                                                                         dmi_jtag_tap |        132 |        132 |       0 |    0 |    92 |      0 |      0 |          0 |
|   i_rstgen_main                                                             |                                                                                               rstgen |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|     i_rstgen_bypass                                                         |                                                                                        rstgen_bypass |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|   i_xlnx_blk_mem_gen                                                        |                                                                                     xlnx_blk_mem_gen |        295 |        290 |       4 |    1 |   107 |     48 |      0 |          0 |
|     U0                                                                      |                                                                  xlnx_blk_mem_gen_blk_mem_gen_v8_4_8 |        295 |        290 |       4 |    1 |   107 |     48 |      0 |          0 |
|       inst_blk_mem_gen                                                      |                                                            xlnx_blk_mem_gen_blk_mem_gen_v8_4_8_synth |        295 |        290 |       4 |    1 |   107 |     48 |      0 |          0 |
|         gnbram.gaxibmg.axi_blk_mem_gen                                      |                                                                     xlnx_blk_mem_gen_blk_mem_gen_top |        133 |        132 |       0 |    1 |    11 |     48 |      0 |          0 |
|           valid.cstr                                                        |                                                            xlnx_blk_mem_gen_blk_mem_gen_generic_cstr |        133 |        132 |       0 |    1 |    11 |     48 |      0 |          0 |
|             has_mux_b.B                                                     |                                                                     xlnx_blk_mem_gen_blk_mem_gen_mux |        128 |        128 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ramloop[0].ram.r                                                |                                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_93 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[10].ram.r                                               |                                                            xlnx_blk_mem_gen_blk_mem_gen_prim_width_0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_92 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[11].ram.r                                               |                                                            xlnx_blk_mem_gen_blk_mem_gen_prim_width_1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_91 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[12].ram.r                                               |                                                            xlnx_blk_mem_gen_blk_mem_gen_prim_width_2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_90 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[13].ram.r                                               |                                                            xlnx_blk_mem_gen_blk_mem_gen_prim_width_3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_89 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[14].ram.r                                               |                                                            xlnx_blk_mem_gen_blk_mem_gen_prim_width_4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_88 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[15].ram.r                                               |                                                            xlnx_blk_mem_gen_blk_mem_gen_prim_width_5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_87 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[16].ram.r                                               |                                                            xlnx_blk_mem_gen_blk_mem_gen_prim_width_6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_86 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[17].ram.r                                               |                                                            xlnx_blk_mem_gen_blk_mem_gen_prim_width_7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_85 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[18].ram.r                                               |                                                            xlnx_blk_mem_gen_blk_mem_gen_prim_width_8 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_84 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[19].ram.r                                               |                                                            xlnx_blk_mem_gen_blk_mem_gen_prim_width_9 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_83 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[1].ram.r                                                |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_10 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_82 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[20].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_11 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_81 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[21].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_12 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_80 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[22].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_13 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_79 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[23].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_14 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_78 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[24].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_15 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_77 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[25].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_16 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_76 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[26].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_17 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_75 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[27].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_18 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_74 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[28].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_19 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_73 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[29].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_20 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_72 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[2].ram.r                                                |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_21 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_71 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[30].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_22 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_70 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[31].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_23 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_69 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[32].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_24 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_68 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[33].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_25 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_67 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[34].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_26 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_66 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[35].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_27 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_65 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[36].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_28 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_64 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[37].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_29 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_63 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[38].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_30 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_62 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[39].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_31 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_61 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[3].ram.r                                                |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_32 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_60 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[40].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_33 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_59 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[41].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_34 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_58 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[42].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_35 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_57 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[43].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_36 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_56 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[44].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_37 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_55 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[45].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_38 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_54 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[46].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_39 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_53 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[47].ram.r                                               |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_40 |          5 |          4 |       0 |    1 |     8 |      1 |      0 |          0 |
|               (ramloop[47].ram.r)                                           |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_40 |          3 |          2 |       0 |    1 |     8 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_52 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[4].ram.r                                                |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_41 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_51 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[5].ram.r                                                |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_42 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_50 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[6].ram.r                                                |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_43 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_49 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[7].ram.r                                                |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_44 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_48 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[8].ram.r                                                |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_45 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                         xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_47 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[9].ram.r                                                |                                                           xlnx_blk_mem_gen_blk_mem_gen_prim_width_46 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               prim_noinit.ram                                               |                                                            xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|         gnbram.gaxibmg.axi_rd_sm                                            |                                                            xlnx_blk_mem_gen_blk_mem_axi_read_wrapper |         88 |         88 |       0 |    0 |    45 |      0 |      0 |          0 |
|           (gnbram.gaxibmg.axi_rd_sm)                                        |                                                            xlnx_blk_mem_gen_blk_mem_axi_read_wrapper |          8 |          8 |       0 |    0 |    39 |      0 |      0 |          0 |
|           axi_read_fsm                                                      |                                                                xlnx_blk_mem_gen_blk_mem_axi_read_fsm |         82 |         82 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gnbram.gaxibmg.axi_wr_fsm                                           |                                                           xlnx_blk_mem_gen_blk_mem_axi_write_wrapper |         74 |         70 |       4 |    0 |    51 |      0 |      0 |          0 |
|           (gnbram.gaxibmg.axi_wr_fsm)                                       |                                                           xlnx_blk_mem_gen_blk_mem_axi_write_wrapper |         20 |         16 |       4 |    0 |    47 |      0 |      0 |          0 |
|           axi_wr_fsm                                                        |                                                               xlnx_blk_mem_gen_blk_mem_axi_write_fsm |         55 |         55 |       0 |    0 |     4 |      0 |      0 |          0 |
|   i_xlnx_clk_gen                                                            |                                                                                         xlnx_clk_gen |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                    |                                                                                 xlnx_clk_gen_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


