$date
	Sun Oct 23 03:03:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#382102
b1011 &
b1011 %
1$
b1011 !
1"
#382103
0"
#382106
b100010 &
b100010 %
#382110
b10001 &
b10001 %
#382114
b110100 &
b110100 %
#382118
b11010 &
b11010 %
#382122
b1101 &
b1101 %
#382126
b101000 &
b101000 %
#382130
b10100 &
b10100 %
#382134
b1010 &
b1010 %
#382138
b101 &
b101 %
#382142
b10000 &
b10000 %
#382146
b1000 &
b1000 %
#382150
b100 &
b100 %
#382154
b10 &
b10 %
#382158
b1 &
1#
b1 %
#382162
b0 &
b0 %
0#
0$
#1419476
b1100 !
1"
#1419478
b1100 &
b1100 %
1$
#1419479
0"
#1419482
b110 &
b110 %
#1419486
b11 &
b11 %
#1419490
b1010 &
b1010 %
#1419494
b101 &
b101 %
#1419498
b10000 &
b10000 %
#1419502
b1000 &
b1000 %
#1419506
b100 &
b100 %
#1419510
b10 &
b10 %
#1419514
b1 &
b1 %
1#
#1419518
b0 &
0#
b0 %
0$
#2370741
b10 !
1"
#2370742
b10 &
b10 %
1$
#2370743
0"
#2370746
b1 &
b1 %
1#
#2370750
b0 &
0#
b0 %
0$
#4500012
