###############################################################################
#Board Variants and Versions are defined below:
#BOARD_VARIANT_NXPREF    0x01
#BOARD_NXPREF_VERSIONS(0x01, 0x02)

#BOARD_VARIANT_CUSTREF1  0x2A
#BOARD_CUSTREF1_VERSIONS(0x01,0x02,0x03)

UWB_BOARD_VARIANT_CONFIG=0x2A
UWB_BOARD_VARIANT_VERSION=0x03

###############################################################################
#Extended ConfigID
#DELAY_CALIBRATION_VALUE    E400
#AOA_CALIBRATION_CTRL       E401
#DPD_WAKEUP_SRC             E402
#WTX_COUNT_CONFIG           E403
#DPD_ENTRY_TIMEOUT          E404
#GPIO_USAGE_CONFIG          E408
  ##Note: Configure the GPIO for multiple purposes depending on usecase ID
  ##      config(E4, 08, 03, 00, 00, 00)
  ##      Length and number of parameter accordingly in the header part.
#DDFS_TONE_CONFIG_ENABLE    E426
#DDFS_TONE_CONFIG           E427
#TX_PULSE_CONFIGURATION     E428
#CLK_CONFIG_CTRL            E430
  ##Note: Config for clock source selection and refer UCI specification
  ##      for more information.
# Refer the NXP UCI specification for below configs
#ANTENNA_RX_IDX_DEFINE     E460  /* Mandatory Param */
#ANTENNA_TX_IDX_DEFINE     E461
#ANTENNA_RX_PAIR_DEFINE    E462
#ANTENNAS_CONFIGURATION_RX E465
UWB_CORE_EXT_DEVICE_DEFAULT_CONFIG={07,
    E4, 03, 01, B4,
    E4, 04, 02, C8, 00,
    E4, 26, 01, 01,
    E4, 27, 48,
    05, 01, 90, 01, 00, 00, 90, 01, 00, 00, 05, 00, 00, 00, 7F, 00, 64, 00, 
    09, 02, 90, 01, 00, 00, 90, 01, 00, 00, 06, 00, 00, 00, 6A, 00, 24, 00, 
    05, 02, 90, 01, 00, 00, 90, 01, 00, 00, 07, 00, 00, 00, 6A, 00, 34, 00, 
    09, 01, 90, 01, 00, 00, 90, 01, 00, 00, 05, 00, 00, 00, 57, 00, 0A, 00,
    E4, 60, 19, 04, 01, 02, 01, 00, 00, 00, 02, 02, 01, 00, 01, 00, 03, 01, 02, 00, 00, 00, 04, 01, 02, 00, 02, 00,
    E4, 61, 0B, 02, 01, 01, 00, 01, 00, 02, 01, 00, 00, 00,
    E4, 62, 19, 04, 01, 03, 02, 00, 00, 00, 02, 04, 02, 00, 00, 00, 03, 03, 01, 00, 00, 00, 04, 04, 01, 00, 00, 00
}


# Set system time uncertainty value in microsec for CCC ranging
UWB_INITIATION_TIME_DELTA=200000

#LIST OF UWB CAPABILITY INFO NOT RECEIVED FROM UWBS
# mapping device caps according to Fira 2.0
# TODO: Remove once FW support available
UWB_VENDOR_CAPABILITY={A7, 04, 01, 00, 00, 00,
  A8, 04, 05, 00, 00, 00,
  AB, 02, 64, 00,
  E3, 01, 01,
  E4, 04, 64, 00, 00, 00,
  E5, 04, 03, 00, 00, 00,
  E6, 01, 01,
  E7, 01, 01,
  E8, 04, B0, 04, 00, 00,
  E9, 04, 05, 00, 00, 00,
  EA, 02, 09, 00
}

# This config enable/disable the dpd entry prevention ntf config during init
# 00 for disable
# 01 for enable
UWB_DPD_ENTRY_PREVENTION_NTF_CONFIG=0x01

##Note: Below configs are applicable in User_Mode FW only
#WIFI_COEX_FEATURE  0xF0
##Note: WIFI_COEX_FEATURE is disabled by default.
  ##  Based on requirement add the below configs:
  ##  Enable CH5 - (F0, 06, 01, 01, 05, 3C, 1E, 1E)
  ##  Enable CH9 - (F0, 06, 01, 01, 09, 3C, 1E, 1E)
  ##  Enable both CH5 and CH9 - (F0, 0A, 01, 02, 05, 3C, 1E, 1E, 09, 3C, 1E, 1E)
  ##
  ##  Update the length and number of parameter accordingly in
  ##  the header part.
#WIFI_COEX_FEATURE_ALL_CH      E467
##Note: WIFI_COEX_FEATURE_ALL_CH is disabled by default, if required  to enable
  ##      the  feature on CH9 add the config (E4, 67, 06, 01, 01, 09, 10, 20, 06)
  ##      and update the length and number of parameter accordingly in
  ##      the header part.WIFI COEX feature supports only in user binary.
UWB_USER_FW_BOOT_MODE_CONFIG={20, 04, 00, 0D, 02,
    F0, 06, 01, 01, 05, 1E, 32, 0F,
    E4, 02, 01, 00
}

###############################################################################
# Helios PROD Mode FW version
# Make sure you push the Production FW while using this Macro
NXP_UWB_PROD_FW_FILENAME="libsr100t_prod_fw.bin"

# Helios Dev Mode FW version
# Make sure you push the Dev Mode FW while using this Macro
NXP_UWB_DEV_FW_FILENAME="libsr100t_dev_fw.bin"
###############################################################################

###############################################################################
#enable or disable fw download logging
UWB_FW_DOWNLOAD_LOG=0x00
###############################################################################

###############################################################################
#enable or disable delete ursk for ccc session
DELETE_URSK_FOR_CCC_SESSION=0x00
###############################################################################

###############################################################################
#enable or disable sts index overriding for ccc session
OVERRIDE_STS_INDEX_FOR_CCC_SESSION=0x01
###############################################################################

###############################################################################
# set Crystal calibration settings
# byte[0] No Of registers
# byte[2-1] 38.4 MHz XTAL CAP1
# byte[4-3] 38.4 MHz XTAL CAP2
# byte[6-5] 38.4 MHz XTAL GM

NXP_UWB_XTAL_38MHZ_CONFIG={2F, 21, 00, 0A, 05, 01, 07, 03, 13, 00, 13, 00, 30, 00}

###############################################################################
# This config enable/disable the Vendor extended notifications
# 00 for disable
# 01 for enable
NXP_UWB_EXTENDED_NTF_CONFIG={20, 04, 00, 05, 01, E4, 33, 01, 01}

###############################################################################
# Core Device configurations
# Below sections needs to be updated with the correct values for needed core device configurations

NXP_CORE_CONF_BLK_1={2F, 21, 00, 10, 05, 02, 0D, 04, 01, D8, 3A, 02, F4, 3A, 03, F4, 3A, 04, FC, 3A}

NXP_CORE_CONF_BLK_2={2F, 21, 00, 10, 09, 02, 0D, 04, 01, C8, 3A, 02, EC, 3A, 03, F4, 3A, 04, EC, 3A}

NXP_CORE_CONF_BLK_3={2F, 21, 00, 0A, 05, 03, 07, 02, 01, 00, 50, 02, 00, 42}

NXP_CORE_CONF_BLK_4={2F, 21, 00, 0A, 09, 03, 07, 02, 01, 80, DA, 02, 00, A9}

NXP_CORE_CONF_BLK_5={2F, 21, 00, 0A, 05, 05, 07, 02, 01, 00, B6, 02, 00, B6}

NXP_CORE_CONF_BLK_6={2F, 21, 00, 0A, 09, 05, 07, 02, 01, 00, A6, 02, 00, A4}

#NXP_CORE_CONF_BLK_7={}

#NXP_CORE_CONF_BLK_8={}

#NXP_CORE_CONF_BLK_9={}

#NXP_CORE_CONF_BLK_10={}

###############################################################################
#set log levels for each modules.
#ANDROID_LOG_ERROR 0x01
#ANDROID_LOG_WARN 0x02
#ANDROID_LOG_INFO 0x03
#ANDROID_LOG_DEBUG 0x04
###############################################################################

NXP_LOG_JNI_LOGLEVEL=0x01
NXP_LOG_UCI_CORE_LOGLEVEL=0x01
NXP_LOG_UCIHAL_LOGLEVEL=0x01
NXP_LOG_FWDNLD_LOGLEVEL=0x01
NXP_LOG_TML_LOGLEVEL=0x01
NXP_LOG_UCIX_LOGLEVEL=0x04
NXP_LOG_UCIR_LOGLEVEL=0x04
NXP_LOG_EXTNS_LOGLEVEL=0x01

###############################################################################
# This config provides path of country code config file
# Multiple path can be added to this.
# Highest version country code conf file will be considered.
COUNTRY_CODE_CAP_FILE_LOCATION={"vendor/etc/", "data/vendor/uwb/scpm/"}
###############################################################################

###############################################################################
# This config provides option to configure binding and locking during uwb init
# sequence with Mainline FW
# by default this option is disabled, enable if required
# binding and locking during uwb init [not allowed = 0x00, allowed = 0x01]
###############################################################################
UWB_BINDING_LOCKING_ALLOWED=0x01
###############################################################################
#enable or disable uwb uci debug logging to file
#0x00 - Disables writing log to file
#0x01 - Enable log
UWB_UCIX_UCIR_ERROR_LOG=0x01
###############################################################################
#Size of uwb uci debug log file
#Max value is 1MB
#Less than 100kb restricted data printed in file
#Define values in bytes 50kb - 50000
UWB_DEBUG_LOG_FILE_SIZE=1000000