{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622409098376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622409098377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 15:11:38 2021 " "Processing started: Sun May 30 15:11:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622409098377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622409098377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PyFlexibleDemultiplexer -c PyFlexibleDemultiplexer " "Command: quartus_map --read_settings_files=on --write_settings_files=off PyFlexibleDemultiplexer -c PyFlexibleDemultiplexer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622409098378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622409099153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622409099153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pck_myhdl_011.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pck_myhdl_011.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pck_myhdl_011 " "Found design unit 1: pck_myhdl_011" {  } { { "pck_myhdl_011.vhd" "" { Text "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/pck_myhdl_011.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622409145831 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pck_myhdl_011-body " "Found design unit 2: pck_myhdl_011-body" {  } { { "pck_myhdl_011.vhd" "" { Text "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/pck_myhdl_011.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622409145831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622409145831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flexibledemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flexibledemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flexibleDemux-MyHDL " "Found design unit 1: flexibleDemux-MyHDL" {  } { { "flexibleDemux.vhd" "" { Text "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/flexibleDemux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622409145837 ""} { "Info" "ISGN_ENTITY_NAME" "1 flexibleDemux " "Found entity 1: flexibleDemux" {  } { { "flexibleDemux.vhd" "" { Text "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/flexibleDemux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622409145837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622409145837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pyflexibledemultiplexer.bdf 1 1 " "Using design file pyflexibledemultiplexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PyFlexibleDemultiplexer " "Found entity 1: PyFlexibleDemultiplexer" {  } { { "pyflexibledemultiplexer.bdf" "" { Schematic "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/pyflexibledemultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622409145952 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622409145952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PyFlexibleDemultiplexer " "Elaborating entity \"PyFlexibleDemultiplexer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622409145953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flexibleDemux flexibleDemux:inst " "Elaborating entity \"flexibleDemux\" for hierarchy \"flexibleDemux:inst\"" {  } { { "pyflexibledemultiplexer.bdf" "inst" { Schematic "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/pyflexibledemultiplexer.bdf" { { 88 192 408 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622409145965 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "intPinSel flexibleDemux.vhd(40) " "Verilog HDL or VHDL warning at flexibleDemux.vhd(40): object \"intPinSel\" assigned a value but never read" {  } { { "flexibleDemux.vhd" "" { Text "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/flexibleDemux.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622409145966 "|PyFlexibleDemultiplexer|flexibleDemux:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pinOutBufferVal flexibleDemux.vhd(41) " "Verilog HDL or VHDL warning at flexibleDemux.vhd(41): object \"pinOutBufferVal\" assigned a value but never read" {  } { { "flexibleDemux.vhd" "" { Text "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/flexibleDemux.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622409145966 "|PyFlexibleDemultiplexer|flexibleDemux:inst"}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "flexibleDemux:inst pins_out\[0\] Output Input " "Port direction mismatch for entity \"flexibleDemux:inst\" at port \"pins_out\[0\]\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "pyflexibledemultiplexer.bdf" "flexibleDemux:inst" { Schematic "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/pyflexibledemultiplexer.bdf" { { 88 192 408 168 "inst" "" } } } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1622409145979 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "flexibleDemux:inst pins_out\[1\] Output Input " "Port direction mismatch for entity \"flexibleDemux:inst\" at port \"pins_out\[1\]\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "pyflexibledemultiplexer.bdf" "flexibleDemux:inst" { Schematic "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/pyflexibledemultiplexer.bdf" { { 88 192 408 168 "inst" "" } } } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1622409145979 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "flexibleDemux:inst pins_out\[2\] Output Input " "Port direction mismatch for entity \"flexibleDemux:inst\" at port \"pins_out\[2\]\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "pyflexibledemultiplexer.bdf" "flexibleDemux:inst" { Schematic "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/pyflexibledemultiplexer.bdf" { { 88 192 408 168 "inst" "" } } } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1622409145979 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "flexibleDemux:inst pins_out\[3\] Output Input " "Port direction mismatch for entity \"flexibleDemux:inst\" at port \"pins_out\[3\]\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "pyflexibledemultiplexer.bdf" "flexibleDemux:inst" { Schematic "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/pyflexibledemultiplexer.bdf" { { 88 192 408 168 "inst" "" } } } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1622409145979 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "flexibleDemux:inst pins_out\[4\] Output Input " "Port direction mismatch for entity \"flexibleDemux:inst\" at port \"pins_out\[4\]\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "pyflexibledemultiplexer.bdf" "flexibleDemux:inst" { Schematic "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/pyflexibledemultiplexer.bdf" { { 88 192 408 168 "inst" "" } } } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1622409145980 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "flexibleDemux:inst pins_out\[5\] Output Input " "Port direction mismatch for entity \"flexibleDemux:inst\" at port \"pins_out\[5\]\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "pyflexibledemultiplexer.bdf" "flexibleDemux:inst" { Schematic "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/pyflexibledemultiplexer.bdf" { { 88 192 408 168 "inst" "" } } } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1622409145980 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "flexibleDemux:inst pins_out\[6\] Output Input " "Port direction mismatch for entity \"flexibleDemux:inst\" at port \"pins_out\[6\]\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "pyflexibledemultiplexer.bdf" "flexibleDemux:inst" { Schematic "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/pyflexibledemultiplexer.bdf" { { 88 192 408 168 "inst" "" } } } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1622409145984 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "flexibleDemux:inst pins_out\[7\] Output Input " "Port direction mismatch for entity \"flexibleDemux:inst\" at port \"pins_out\[7\]\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "pyflexibledemultiplexer.bdf" "flexibleDemux:inst" { Schematic "D:/Projects/altera quartus/PyHDLFlexibleDemultiplexer/pyflexibledemultiplexer.bdf" { { 88 192 408 168 "inst" "" } } } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1622409145984 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622409146234 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 30 15:12:26 2021 " "Processing ended: Sun May 30 15:12:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622409146234 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622409146234 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622409146234 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622409146234 ""}
