// Seed: 1152907483
module module_0 ();
  supply1 id_1;
  assign id_1 = 1;
  tri1 id_2;
  assign id_2 = id_2 && id_1;
  wire id_3;
  logic [7:0] id_4;
  assign id_4[1] = id_3;
endmodule
module module_1 (
    output wor  id_0,
    input  tri  id_1,
    output tri1 id_2
);
  always @(1, id_1) begin
    if (id_1) begin
      $display(id_1 << id_1, 1);
      #1;
    end
  end
  assign id_2 = id_1;
  assign id_0 = !1;
  module_0();
endmodule
