INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:20:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.119ns  (required time - arrival time)
  Source:                 buffer27/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer5/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.689ns (16.945%)  route 3.377ns (83.055%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.508     0.508    buffer27/control/clk
                         FDRE                                         r  buffer27/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer27/control/outputValid_reg/Q
                         net (fo=45, unplaced)        0.581     1.315    buffer27/control/outputValid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.119     1.434 r  buffer27/control/fullReg_i_2__3/O
                         net (fo=6, unplaced)         0.276     1.710    control_merge0/tehb/control/fullReg_reg_8
                         LUT2 (Prop_lut2_I1_O)        0.043     1.753 f  control_merge0/tehb/control/start_ready_INST_0_i_6/O
                         net (fo=6, unplaced)         0.276     2.029    buffer10/fifo/transmitValue_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     2.072 f  buffer10/fifo/transmitValue_i_3__13/O
                         net (fo=11, unplaced)        0.290     2.362    control_merge2/tehb/control/Memory_reg[0][0]_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.405 f  control_merge2/tehb/control/i___5_i_5/O
                         net (fo=24, unplaced)        0.308     2.713    control_merge2/tehb/control/transmitValue_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     2.756 f  control_merge2/tehb/control/i__i_18/O
                         net (fo=2, unplaced)         0.388     3.144    control_merge2/tehb/control/transmitValue_reg_7
                         LUT6 (Prop_lut6_I0_O)        0.043     3.187 r  control_merge2/tehb/control/i__i_11/O
                         net (fo=2, unplaced)         0.255     3.442    fork4/control/generateBlocks[2].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I5_O)        0.043     3.485 f  fork4/control/generateBlocks[2].regblock/transmitValue_i_3__9/O
                         net (fo=2, unplaced)         0.388     3.873    fork4/control/generateBlocks[4].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I3_O)        0.043     3.916 r  fork4/control/generateBlocks[4].regblock/fullReg_i_4__0/O
                         net (fo=16, unplaced)        0.298     4.214    buffer5/fifo/cmpi0_result_ready
                         LUT6 (Prop_lut6_I5_O)        0.043     4.257 r  buffer5/fifo/Memory[0][31]_i_1/O
                         net (fo=32, unplaced)        0.317     4.574    buffer5/fifo/WriteEn3_out
                         FDRE                                         r  buffer5/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1138, unset)         0.483     4.683    buffer5/fifo/clk
                         FDRE                                         r  buffer5/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.455    buffer5/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                 -0.119    




