// Seed: 700329616
`timescale 1ps / 1 ps
module module_0 (
    output reg id_0,
    input logic id_1,
    output id_2
);
  always @(id_1 or 1) begin
    if (1) id_0 <= 1;
  end
  type_6 id_3 (
      .id_0(1'd0),
      .id_1(1),
      .id_2(id_0)
  );
endmodule
