<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v</a>
defines: 
time_elapsed: 0.780s
ram usage: 34632 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpliqbe0eu/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:9</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:9</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:9</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpliqbe0eu/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpliqbe0eu/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpliqbe0eu/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v</a>, line:9, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:13
       |vpiFullName:work@test
       |vpiStmt:
       \_sys_func_call: ($display), line:14
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:14
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
       |vpiStmt:
       \_sys_func_call: ($display), line:15
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:15
           |vpiConstType:6
           |vpiDecompile:&#34;Hello world!&#34;
           |vpiSize:14
           |STRING:&#34;Hello world!&#34;
       |vpiStmt:
       \_sys_func_call: ($display), line:16
         |vpiName:$display
         |vpiArgument:
         \_operation: , line:16
           |vpiOpType:24
           |vpiOperand:
           \_constant: , line:16
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiOperand:
           \_constant: , line:16
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
       |vpiStmt:
       \_sys_func_call: ($display), line:17
         |vpiName:$display
         |vpiArgument:
         \_operation: , line:17
           |vpiOpType:24
           |vpiOperand:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiOperand:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
       |vpiStmt:
       \_assignment: , line:19
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:19
           |vpiName:a
           |vpiFullName:work@test.a
         |vpiRhs:
         \_constant: , line:19
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_sys_func_call: ($display), line:24
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:24
           |vpiConstType:6
           |vpiDecompile:&#34;No feature&#34;
           |vpiSize:12
           |STRING:&#34;No feature&#34;
   |vpiNet:
   \_logic_net: (a), line:11
     |vpiName:a
     |vpiFullName:work@test.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:11
     |vpiName:b
     |vpiFullName:work@test.b
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v</a>, line:9
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (a), line:11, parent:work@test
     |vpiName:a
     |vpiFullName:work@test.a
     |vpiNetType:48
     |vpiRange:
     \_range: , line:11
       |vpiLeftRange:
       \_constant: , line:11
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:11
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (b), line:11, parent:work@test
     |vpiName:b
     |vpiFullName:work@test.b
     |vpiNetType:48
     |vpiRange:
     \_range: , line:11
       |vpiLeftRange:
       \_constant: , line:11
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:11
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \$display of type 56
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object: \$display of type 56
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object:  of type 3
Object: \a of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \a of type 36
Object: \b of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ffad30] str=&#39;\work_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ffaf70] str=&#39;\a&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff5d60]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff62a0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff6490] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff60d0] str=&#39;\b&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff65f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff6910] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff6ad0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ff6c90]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:13</a>.0-13.0&gt; [0x1ff6db0]
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:14</a>.0-14.0&gt; [0x1ff6f30] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:14</a>.0-14.0&gt; [0x1ff73f0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:15</a>.0-15.0&gt; [0x1ff7220] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:15</a>.0-15.0&gt; [0x1ff7820] str=&#39;&#34;Hello world!&#34;&#39; bits=&#39;0010001001001000011001010110110001101100011011110010000001110111011011110111001001101100011001000010000100100010&#39;(112) range=[111:0] int=1818501410
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:16</a>.0-16.0&gt; [0x1ff7a20] str=&#39;$display&#39;
            AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:16</a>.0-16.0&gt; [0x1ff7b40]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:16</a>.0-16.0&gt; [0x1ff8070] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:16</a>.0-16.0&gt; [0x1ff8260] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:17</a>.0-17.0&gt; [0x1ff7ea0] str=&#39;$display&#39;
            AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:17</a>.0-17.0&gt; [0x1ff8420]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:17</a>.0-17.0&gt; [0x1ff8720] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:17</a>.0-17.0&gt; [0x1ff88c0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:19</a>.0-19.0&gt; [0x1ff85a0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:19</a>.0-19.0&gt; [0x1ff8a80] str=&#39;\a&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:19</a>.0-19.0&gt; [0x1ff8dc0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:24</a>.0-24.0&gt; [0x1ff8ca0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:24</a>.0-24.0&gt; [0x1ff90c0] str=&#39;&#34;No feature&#34;&#39; bits=&#39;001000100100111001101111001000000110011001100101011000010111010001110101011100100110010100100010&#39;(96) range=[95:0] int=1970431266
--- END OF AST DUMP ---

&#34;Hello world!&#34;


&#34;No feature&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ffad30] str=&#39;\work_test&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ffaf70] str=&#39;\a&#39; reg basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff5d60] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff62a0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff6490] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff60d0] str=&#39;\b&#39; reg basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff65f0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff6910] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&gt; [0x1ff6ad0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ff6c90] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:13</a>.0-13.0&gt; [0x1ff6db0] basic_prep
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:14</a>.0-14.0&gt; [0x1ff6f30] basic_prep
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:15</a>.0-15.0&gt; [0x1ff7220] basic_prep
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:16</a>.0-16.0&gt; [0x1ff7a20] basic_prep
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:17</a>.0-17.0&gt; [0x1ff7ea0] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:19</a>.0-19.0&gt; [0x1ff85a0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:19</a>.0-19.0&gt; [0x1ff8a80 -&gt; 0x1ffaf70] str=&#39;\a&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:19</a>.0-19.0&gt; [0x1ff8dc0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:24</a>.0-24.0&gt; [0x1ff8ca0] basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_test

2.2. Analyzing design hierarchy..
Top module:  \work_test
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_test.\a&#39; from process `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_test..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_test ===

   Number of wires:                  3
   Number of wire bits:             24
   Number of public wires:           2
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_test..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_test&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;$0\\a[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_test&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_test();
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire [7:0] _0_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&#34; *)
  wire [7:0] a;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:11</a>.0-11.0&#34; *)
  wire [7:0] b;
  assign _0_ = 8&#39;h01;
  assign a = 8&#39;h01;
endmodule

End of script. Logfile hash: ec3fe620a6, CPU: user 0.01s system 0.00s, MEM: 12.95 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>