<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p406" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_406{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_406{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_406{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_406{left:80px;bottom:998px;letter-spacing:-0.17px;}
#t5_406{left:132px;bottom:998px;letter-spacing:-0.15px;}
#t6_406{left:180px;bottom:998px;letter-spacing:-0.15px;}
#t7_406{left:400px;bottom:998px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t8_406{left:400px;bottom:981px;letter-spacing:-0.11px;}
#t9_406{left:475px;bottom:998px;letter-spacing:-0.12px;}
#ta_406{left:567px;bottom:998px;letter-spacing:-0.12px;}
#tb_406{left:567px;bottom:976px;letter-spacing:-0.12px;}
#tc_406{left:567px;bottom:959px;letter-spacing:-0.11px;}
#td_406{left:567px;bottom:943px;letter-spacing:-0.12px;}
#te_406{left:567px;bottom:926px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#tf_406{left:567px;bottom:904px;letter-spacing:-0.11px;}
#tg_406{left:567px;bottom:888px;letter-spacing:-0.11px;}
#th_406{left:567px;bottom:871px;letter-spacing:-0.11px;}
#ti_406{left:80px;bottom:846px;letter-spacing:-0.16px;}
#tj_406{left:132px;bottom:846px;letter-spacing:-0.15px;}
#tk_406{left:180px;bottom:846px;letter-spacing:-0.14px;}
#tl_406{left:476px;bottom:846px;letter-spacing:-0.12px;}
#tm_406{left:567px;bottom:846px;letter-spacing:-0.12px;}
#tn_406{left:749px;bottom:846px;}
#to_406{left:753px;bottom:846px;letter-spacing:-0.13px;}
#tp_406{left:567px;bottom:825px;letter-spacing:-0.12px;}
#tq_406{left:567px;bottom:808px;letter-spacing:-0.11px;}
#tr_406{left:567px;bottom:791px;letter-spacing:-0.11px;}
#ts_406{left:567px;bottom:774px;letter-spacing:-0.12px;}
#tt_406{left:567px;bottom:753px;letter-spacing:-0.11px;}
#tu_406{left:567px;bottom:736px;letter-spacing:-0.11px;}
#tv_406{left:567px;bottom:719px;letter-spacing:-0.11px;}
#tw_406{left:80px;bottom:695px;letter-spacing:-0.17px;}
#tx_406{left:132px;bottom:695px;letter-spacing:-0.15px;}
#ty_406{left:180px;bottom:695px;letter-spacing:-0.15px;}
#tz_406{left:400px;bottom:695px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t10_406{left:400px;bottom:678px;letter-spacing:-0.11px;}
#t11_406{left:475px;bottom:695px;letter-spacing:-0.13px;}
#t12_406{left:567px;bottom:695px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t13_406{left:749px;bottom:694px;}
#t14_406{left:753px;bottom:695px;letter-spacing:-0.13px;}
#t15_406{left:80px;bottom:654px;letter-spacing:-0.17px;}
#t16_406{left:132px;bottom:654px;letter-spacing:-0.15px;}
#t17_406{left:180px;bottom:654px;letter-spacing:-0.15px;}
#t18_406{left:400px;bottom:654px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t19_406{left:400px;bottom:637px;letter-spacing:-0.11px;}
#t1a_406{left:475px;bottom:654px;letter-spacing:-0.12px;}
#t1b_406{left:567px;bottom:654px;letter-spacing:-0.12px;}
#t1c_406{left:567px;bottom:637px;letter-spacing:-0.14px;}
#t1d_406{left:79px;bottom:613px;letter-spacing:-0.16px;}
#t1e_406{left:133px;bottom:613px;letter-spacing:-0.16px;}
#t1f_406{left:180px;bottom:613px;letter-spacing:-0.14px;}
#t1g_406{left:567px;bottom:613px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1h_406{left:567px;bottom:591px;letter-spacing:-0.12px;}
#t1i_406{left:567px;bottom:574px;letter-spacing:-0.11px;}
#t1j_406{left:567px;bottom:558px;letter-spacing:-0.12px;}
#t1k_406{left:567px;bottom:541px;letter-spacing:-0.1px;word-spacing:-0.88px;}
#t1l_406{left:567px;bottom:524px;letter-spacing:-0.11px;}
#t1m_406{left:567px;bottom:507px;letter-spacing:-0.11px;}
#t1n_406{left:79px;bottom:483px;letter-spacing:-0.16px;}
#t1o_406{left:132px;bottom:483px;letter-spacing:-0.15px;}
#t1p_406{left:180px;bottom:483px;letter-spacing:-0.13px;}
#t1q_406{left:567px;bottom:483px;letter-spacing:-0.12px;}
#t1r_406{left:749px;bottom:482px;}
#t1s_406{left:753px;bottom:483px;letter-spacing:-0.13px;}
#t1t_406{left:567px;bottom:461px;letter-spacing:-0.12px;}
#t1u_406{left:567px;bottom:444px;letter-spacing:-0.11px;}
#t1v_406{left:567px;bottom:428px;letter-spacing:-0.11px;}
#t1w_406{left:567px;bottom:411px;letter-spacing:-0.12px;}
#t1x_406{left:567px;bottom:389px;letter-spacing:-0.11px;}
#t1y_406{left:567px;bottom:373px;letter-spacing:-0.11px;}
#t1z_406{left:567px;bottom:356px;letter-spacing:-0.11px;}
#t20_406{left:80px;bottom:331px;letter-spacing:-0.17px;}
#t21_406{left:132px;bottom:331px;letter-spacing:-0.17px;}
#t22_406{left:180px;bottom:331px;letter-spacing:-0.14px;}
#t23_406{left:400px;bottom:331px;letter-spacing:-0.07px;word-spacing:-0.01px;}
#t24_406{left:400px;bottom:315px;letter-spacing:-0.11px;}
#t25_406{left:475px;bottom:331px;letter-spacing:-0.13px;}
#t26_406{left:567px;bottom:331px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t27_406{left:749px;bottom:331px;}
#t28_406{left:753px;bottom:331px;letter-spacing:-0.13px;}
#t29_406{left:79px;bottom:290px;letter-spacing:-0.16px;}
#t2a_406{left:132px;bottom:290px;letter-spacing:-0.16px;}
#t2b_406{left:180px;bottom:290px;letter-spacing:-0.15px;}
#t2c_406{left:400px;bottom:290px;letter-spacing:-0.09px;}
#t2d_406{left:400px;bottom:273px;letter-spacing:-0.11px;}
#t2e_406{left:475px;bottom:290px;letter-spacing:-0.12px;}
#t2f_406{left:567px;bottom:290px;letter-spacing:-0.12px;}
#t2g_406{left:567px;bottom:273px;letter-spacing:-0.14px;}
#t2h_406{left:80px;bottom:249px;letter-spacing:-0.16px;}
#t2i_406{left:132px;bottom:249px;letter-spacing:-0.16px;}
#t2j_406{left:180px;bottom:249px;letter-spacing:-0.15px;}
#t2k_406{left:400px;bottom:249px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t2l_406{left:400px;bottom:232px;letter-spacing:-0.11px;}
#t2m_406{left:475px;bottom:249px;letter-spacing:-0.12px;}
#t2n_406{left:567px;bottom:249px;letter-spacing:-0.12px;}
#t2o_406{left:567px;bottom:228px;letter-spacing:-0.12px;}
#t2p_406{left:567px;bottom:211px;letter-spacing:-0.11px;}
#t2q_406{left:567px;bottom:194px;letter-spacing:-0.12px;}
#t2r_406{left:567px;bottom:177px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t2s_406{left:567px;bottom:156px;letter-spacing:-0.11px;}
#t2t_406{left:567px;bottom:139px;letter-spacing:-0.11px;}
#t2u_406{left:567px;bottom:122px;letter-spacing:-0.11px;}
#t2v_406{left:208px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2w_406{left:294px;bottom:1086px;letter-spacing:0.12px;}
#t2x_406{left:657px;bottom:1086px;letter-spacing:0.11px;}
#t2y_406{left:95px;bottom:1063px;letter-spacing:-0.12px;}
#t2z_406{left:96px;bottom:1046px;letter-spacing:-0.15px;}
#t30_406{left:238px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t31_406{left:235px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t32_406{left:413px;bottom:1063px;letter-spacing:-0.12px;}
#t33_406{left:414px;bottom:1046px;letter-spacing:-0.12px;}
#t34_406{left:413px;bottom:1030px;letter-spacing:-0.11px;}
#t35_406{left:491px;bottom:1063px;letter-spacing:-0.13px;}
#t36_406{left:490px;bottom:1046px;letter-spacing:-0.15px;}
#t37_406{left:534px;bottom:1053px;}
#t38_406{left:660px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t39_406{left:85px;bottom:1022px;letter-spacing:-0.14px;}
#t3a_406{left:137px;bottom:1022px;letter-spacing:-0.14px;}

.s1_406{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_406{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_406{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_406{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_406{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_406{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s7_406{font-size:11px;font-family:Verdana_156;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts406" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg406Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg406" style="-webkit-user-select: none;"><object width="935" height="1210" data="406/406.svg" type="image/svg+xml" id="pdf406" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_406" class="t s1_406">2-390 </span><span id="t2_406" class="t s1_406">Vol. 4 </span>
<span id="t3_406" class="t s2_406">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_406" class="t s3_406">406H </span><span id="t5_406" class="t s3_406">1030 </span><span id="t6_406" class="t s3_406">IA32_MC1_ADDR </span><span id="t7_406" class="t s3_406">0, 1, 2, 3, </span>
<span id="t8_406" class="t s3_406">4, 6 </span>
<span id="t9_406" class="t s3_406">Shared </span><span id="ta_406" class="t s3_406">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tb_406" class="t s3_406">The IA32_MC1_ADDR register is either not </span>
<span id="tc_406" class="t s3_406">implemented or contains no address if the </span>
<span id="td_406" class="t s3_406">ADDRV flag in the IA32_MC1_STATUS register </span>
<span id="te_406" class="t s3_406">is clear. </span>
<span id="tf_406" class="t s3_406">When not implemented in the processor, all </span>
<span id="tg_406" class="t s3_406">reads and writes to this MSR will cause a </span>
<span id="th_406" class="t s3_406">general-protection exception. </span>
<span id="ti_406" class="t s3_406">407H </span><span id="tj_406" class="t s3_406">1031 </span><span id="tk_406" class="t s3_406">IA32_MC1_MISC </span><span id="tl_406" class="t s3_406">Shared </span><span id="tm_406" class="t s3_406">See Section 16.3.2.4, “IA32_MC</span><span id="tn_406" class="t s4_406">i</span><span id="to_406" class="t s3_406">_MISC MSRs.” </span>
<span id="tp_406" class="t s3_406">The IA32_MC1_MISC MSR is either not </span>
<span id="tq_406" class="t s3_406">implemented or does not contain additional </span>
<span id="tr_406" class="t s3_406">information if the MISCV flag in the </span>
<span id="ts_406" class="t s3_406">IA32_MC1_STATUS register is clear. </span>
<span id="tt_406" class="t s3_406">When not implemented in the processor, all </span>
<span id="tu_406" class="t s3_406">reads and writes to this MSR will cause a </span>
<span id="tv_406" class="t s3_406">general-protection exception. </span>
<span id="tw_406" class="t s3_406">408H </span><span id="tx_406" class="t s3_406">1032 </span><span id="ty_406" class="t s3_406">IA32_MC2_CTL </span><span id="tz_406" class="t s3_406">0, 1, 2, 3, </span>
<span id="t10_406" class="t s3_406">4, 6 </span>
<span id="t11_406" class="t s3_406">Shared </span><span id="t12_406" class="t s3_406">See Section 16.3.2.1, “IA32_MC</span><span id="t13_406" class="t s4_406">i</span><span id="t14_406" class="t s3_406">_CTL MSRs.” </span>
<span id="t15_406" class="t s3_406">409H </span><span id="t16_406" class="t s3_406">1033 </span><span id="t17_406" class="t s3_406">IA32_MC2_STATUS </span><span id="t18_406" class="t s3_406">0, 1, 2, 3, </span>
<span id="t19_406" class="t s3_406">4, 6 </span>
<span id="t1a_406" class="t s3_406">Shared </span><span id="t1b_406" class="t s3_406">See Section 16.3.2.2, “IA32_MCi_STATUS </span>
<span id="t1c_406" class="t s3_406">MSRS.” </span>
<span id="t1d_406" class="t s3_406">40AH </span><span id="t1e_406" class="t s3_406">1034 </span><span id="t1f_406" class="t s3_406">IA32_MC2_ADDR </span><span id="t1g_406" class="t s3_406">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1h_406" class="t s3_406">The IA32_MC2_ADDR register is either not </span>
<span id="t1i_406" class="t s3_406">implemented or contains no address if the </span>
<span id="t1j_406" class="t s3_406">ADDRV flag in the IA32_MC2_STATUS register </span>
<span id="t1k_406" class="t s3_406">is clear. When not implemented in the processor, </span>
<span id="t1l_406" class="t s3_406">all reads and writes to this MSR will cause a </span>
<span id="t1m_406" class="t s3_406">general-protection exception. </span>
<span id="t1n_406" class="t s3_406">40BH </span><span id="t1o_406" class="t s3_406">1035 </span><span id="t1p_406" class="t s3_406">IA32_MC2_MISC </span><span id="t1q_406" class="t s3_406">See Section 16.3.2.4, “IA32_MC</span><span id="t1r_406" class="t s4_406">i</span><span id="t1s_406" class="t s3_406">_MISC MSRs.” </span>
<span id="t1t_406" class="t s3_406">The IA32_MC2_MISC MSR is either not </span>
<span id="t1u_406" class="t s3_406">implemented or does not contain additional </span>
<span id="t1v_406" class="t s3_406">information if the MISCV flag in the </span>
<span id="t1w_406" class="t s3_406">IA32_MC2_STATUS register is clear. </span>
<span id="t1x_406" class="t s3_406">When not implemented in the processor, all </span>
<span id="t1y_406" class="t s3_406">reads and writes to this MSR will cause a </span>
<span id="t1z_406" class="t s3_406">general-protection exception. </span>
<span id="t20_406" class="t s3_406">40CH </span><span id="t21_406" class="t s3_406">1036 </span><span id="t22_406" class="t s3_406">IA32_MC3_CTL </span><span id="t23_406" class="t s3_406">0, 1, 2, 3, </span>
<span id="t24_406" class="t s3_406">4, 6 </span>
<span id="t25_406" class="t s3_406">Shared </span><span id="t26_406" class="t s3_406">See Section 16.3.2.1, “IA32_MC</span><span id="t27_406" class="t s4_406">i</span><span id="t28_406" class="t s3_406">_CTL MSRs.” </span>
<span id="t29_406" class="t s3_406">40DH </span><span id="t2a_406" class="t s3_406">1037 </span><span id="t2b_406" class="t s3_406">IA32_MC3_STATUS </span><span id="t2c_406" class="t s3_406">0, 1, 2, 3, </span>
<span id="t2d_406" class="t s3_406">4, 6 </span>
<span id="t2e_406" class="t s3_406">Shared </span><span id="t2f_406" class="t s3_406">See Section 16.3.2.2, “IA32_MCi_STATUS </span>
<span id="t2g_406" class="t s3_406">MSRS.” </span>
<span id="t2h_406" class="t s3_406">40EH </span><span id="t2i_406" class="t s3_406">1038 </span><span id="t2j_406" class="t s3_406">IA32_MC3_ADDR </span><span id="t2k_406" class="t s3_406">0, 1, 2, 3, </span>
<span id="t2l_406" class="t s3_406">4, 6 </span>
<span id="t2m_406" class="t s3_406">Shared </span><span id="t2n_406" class="t s3_406">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2o_406" class="t s3_406">The IA32_MC3_ADDR register is either not </span>
<span id="t2p_406" class="t s3_406">implemented or contains no address if the </span>
<span id="t2q_406" class="t s3_406">ADDRV flag in the IA32_MC3_STATUS register </span>
<span id="t2r_406" class="t s3_406">is clear. </span>
<span id="t2s_406" class="t s3_406">When not implemented in the processor, all </span>
<span id="t2t_406" class="t s3_406">reads and writes to this MSR will cause a </span>
<span id="t2u_406" class="t s3_406">general-protection exception. </span>
<span id="t2v_406" class="t s5_406">Table 2-55. </span><span id="t2w_406" class="t s5_406">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t2x_406" class="t s5_406">(Contd.) </span>
<span id="t2y_406" class="t s6_406">Register </span>
<span id="t2z_406" class="t s6_406">Address </span>
<span id="t30_406" class="t s6_406">Register Name </span>
<span id="t31_406" class="t s6_406">Fields and Flags </span>
<span id="t32_406" class="t s6_406">Model </span>
<span id="t33_406" class="t s6_406">Avail- </span>
<span id="t34_406" class="t s6_406">ability </span>
<span id="t35_406" class="t s6_406">Shared/ </span>
<span id="t36_406" class="t s6_406">Unique </span>
<span id="t37_406" class="t s7_406">1 </span>
<span id="t38_406" class="t s6_406">Bit Description </span>
<span id="t39_406" class="t s6_406">Hex </span><span id="t3a_406" class="t s6_406">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
