[{"commit":{"message":"Merge master"},"files":[],"sha":"8080a0fac0aefc5fd1369b2b20c87ec7a7ed3411"},{"commit":{"message":"Backport 26c03c1860c6da450b5cd6a46576c78bea682f96"},"files":[{"filename":"src\/hotspot\/os_cpu\/linux_arm\/safefetch_linux_arm.S"}],"sha":"404b6992cd6593496ab32ff24ffe3b6958eb7381"},{"commit":{"message":"Missed riscv assembler"},"files":[],"sha":"dd0d3f795c561d227fafff21e5ec2e15c304a1a1"},{"commit":{"message":"RiscV part"},"files":[],"sha":"4fffd3869065751d653f5ebfde146ca4508ee1c2"},{"commit":{"message":"Fix builds without precompiled headers"},"files":[],"sha":"9cca05e78979f2519728d281e287a7e3af5dd19a"},{"commit":{"message":"Backport bdf8a2a2050393e91800786f8d5a5d6805f936eb"},"files":[{"filename":"src\/hotspot\/os_cpu\/linux_arm\/safefetch_linux_arm.S"}],"sha":"698cd564edfd08039127fbec0361bfb9278090a1"}]