
ECU_Formula.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001699c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b00  08016c40  08016c40  00017c40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017740  08017740  00018740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08017748  08017748  00018748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801774c  0801774c  0001874c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000218  24000000  08017750  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00006574  24000218  08017968  00019218  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400678c  08017968  0001978c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00019218  2**0
                  CONTENTS, READONLY
 10 .debug_info   00026d75  00000000  00000000  00019246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000044f8  00000000  00000000  0003ffbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001f70  00000000  00000000  000444b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000018f1  00000000  00000000  00046428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c49e  00000000  00000000  00047d19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00028464  00000000  00000000  000841b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017f91c  00000000  00000000  000ac61b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0022bf37  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009c50  00000000  00000000  0022bf7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000044  00000000  00000000  00235bcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000218 	.word	0x24000218
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08016c24 	.word	0x08016c24

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400021c 	.word	0x2400021c
 80002dc:	08016c24 	.word	0x08016c24

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <AD7998_RawToVoltage>:
 * @brief Converte valor bruto (0-4095) para tensão
 * @param raw_value Valor bruto do ADC
 * @param vref Tensão de referência
 * @return Tensão em volts
 */
static inline float AD7998_RawToVoltage(uint16_t raw_value, float vref) {
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	ed87 0a00 	vstr	s0, [r7]
 80006c8:	80fb      	strh	r3, [r7, #6]
    return (raw_value * vref) / AD7998_MAX_VALUE;
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	ee07 3a90 	vmov	s15, r3
 80006d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006d4:	edd7 7a00 	vldr	s15, [r7]
 80006d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006dc:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80006f8 <AD7998_RawToVoltage+0x3c>
 80006e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80006e4:	eef0 7a66 	vmov.f32	s15, s13
}
 80006e8:	eeb0 0a67 	vmov.f32	s0, s15
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	457ff000 	.word	0x457ff000

080006fc <AD7998_ReadChannel>:
    return HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
                                   &reg_addr, 1, I2C_TIMEOUT_MS);
}

static HAL_StatusTypeDef AD7998_ReadChannel(AD7998_Device_t *dev, uint8_t channel,
                                            uint16_t *raw_value, float *voltage) {
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	@ 0x24
 8000700:	af02      	add	r7, sp, #8
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	607a      	str	r2, [r7, #4]
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	460b      	mov	r3, r1
 800070a:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;
    uint8_t cmd_byte;
    uint8_t rx_data[2];

    if (channel > 7) return HAL_ERROR;
 800070c:	7afb      	ldrb	r3, [r7, #11]
 800070e:	2b07      	cmp	r3, #7
 8000710:	d901      	bls.n	8000716 <AD7998_ReadChannel+0x1a>
 8000712:	2301      	movs	r3, #1
 8000714:	e075      	b.n	8000802 <AD7998_ReadChannel+0x106>

    // Modo 2: Command bits para selecionar canal único
    // Bits C4-C1 = 1000 (CH1), 1001 (CH2), ..., 1111 (CH8)
    cmd_byte = 0x80 | ((channel + 1) << 4);  // 1000 + canal
 8000716:	7afb      	ldrb	r3, [r7, #11]
 8000718:	3301      	adds	r3, #1
 800071a:	b25b      	sxtb	r3, r3
 800071c:	011b      	lsls	r3, r3, #4
 800071e:	b25b      	sxtb	r3, r3
 8000720:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000724:	b25b      	sxtb	r3, r3
 8000726:	b2db      	uxtb	r3, r3
 8000728:	74fb      	strb	r3, [r7, #19]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	6858      	ldr	r0, [r3, #4]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	b299      	uxth	r1, r3
 8000736:	f107 0213 	add.w	r2, r7, #19
 800073a:	2364      	movs	r3, #100	@ 0x64
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2301      	movs	r3, #1
 8000740:	f009 fdf0 	bl	800a324 <HAL_I2C_Master_Transmit>
 8000744:	4603      	mov	r3, r0
 8000746:	75fb      	strb	r3, [r7, #23]
                                     &cmd_byte, 1, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000748:	7dfb      	ldrb	r3, [r7, #23]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <AD7998_ReadChannel+0x56>
 800074e:	7dfb      	ldrb	r3, [r7, #23]
 8000750:	e057      	b.n	8000802 <AD7998_ReadChannel+0x106>

    HAL_Delay(1);
 8000752:	2001      	movs	r0, #1
 8000754:	f005 fa76 	bl	8005c44 <HAL_Delay>

    status = HAL_I2C_Master_Receive(dev->hi2c, dev->i2c_address << 1,
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	6858      	ldr	r0, [r3, #4]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	005b      	lsls	r3, r3, #1
 8000762:	b299      	uxth	r1, r3
 8000764:	f107 0210 	add.w	r2, r7, #16
 8000768:	2364      	movs	r3, #100	@ 0x64
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2302      	movs	r3, #2
 800076e:	f009 fef1 	bl	800a554 <HAL_I2C_Master_Receive>
 8000772:	4603      	mov	r3, r0
 8000774:	75fb      	strb	r3, [r7, #23]
                                    rx_data, 2, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000776:	7dfb      	ldrb	r3, [r7, #23]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <AD7998_ReadChannel+0x84>
 800077c:	7dfb      	ldrb	r3, [r7, #23]
 800077e:	e040      	b.n	8000802 <AD7998_ReadChannel+0x106>
    uint16_t raw = ((rx_data[0] & 0x0F) << 8) | rx_data[1];
 8000780:	7c3b      	ldrb	r3, [r7, #16]
 8000782:	b21b      	sxth	r3, r3
 8000784:	021b      	lsls	r3, r3, #8
 8000786:	b21b      	sxth	r3, r3
 8000788:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800078c:	b21a      	sxth	r2, r3
 800078e:	7c7b      	ldrb	r3, [r7, #17]
 8000790:	b21b      	sxth	r3, r3
 8000792:	4313      	orrs	r3, r2
 8000794:	b21b      	sxth	r3, r3
 8000796:	82bb      	strh	r3, [r7, #20]

    if (raw_value) *raw_value = raw;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d002      	beq.n	80007a4 <AD7998_ReadChannel+0xa8>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	8aba      	ldrh	r2, [r7, #20]
 80007a2:	801a      	strh	r2, [r3, #0]
    if (voltage) *voltage = AD7998_RawToVoltage(raw, dev->vref);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d00d      	beq.n	80007c6 <AD7998_ReadChannel+0xca>
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007b0:	8abb      	ldrh	r3, [r7, #20]
 80007b2:	eeb0 0a67 	vmov.f32	s0, s15
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff80 	bl	80006bc <AD7998_RawToVoltage>
 80007bc:	eef0 7a40 	vmov.f32	s15, s0
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	edc3 7a00 	vstr	s15, [r3]

    dev->raw_values[channel] = raw;
 80007c6:	7afa      	ldrb	r2, [r7, #11]
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	3204      	adds	r2, #4
 80007cc:	8ab9      	ldrh	r1, [r7, #20]
 80007ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    dev->voltages[channel] = AD7998_RawToVoltage(raw, dev->vref);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007d8:	7afc      	ldrb	r4, [r7, #11]
 80007da:	8abb      	ldrh	r3, [r7, #20]
 80007dc:	eeb0 0a67 	vmov.f32	s0, s15
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff6b 	bl	80006bc <AD7998_RawToVoltage>
 80007e6:	eef0 7a40 	vmov.f32	s15, s0
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	1da3      	adds	r3, r4, #6
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	4413      	add	r3, r2
 80007f2:	edc3 7a00 	vstr	s15, [r3]
    dev->last_read_time = HAL_GetTick();
 80007f6:	f005 fa19 	bl	8005c2c <HAL_GetTick>
 80007fa:	4602      	mov	r2, r0
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	641a      	str	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	371c      	adds	r7, #28
 8000806:	46bd      	mov	sp, r7
 8000808:	bd90      	pop	{r4, r7, pc}

0800080a <AD7998_ConfigureAllChannels>:

static HAL_StatusTypeDef AD7998_ConfigureAllChannels(AD7998_Device_t *dev) {
 800080a:	b580      	push	{r7, lr}
 800080c:	b086      	sub	sp, #24
 800080e:	af02      	add	r7, sp, #8
 8000810:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t config_data[3];

    // Configuration Register (0x02)
    config_data[0] = AD7998_REG_CONFIGURATION;
 8000812:	2302      	movs	r3, #2
 8000814:	733b      	strb	r3, [r7, #12]

    // MSB: CH8-CH1 todos habilitados = 0xFF
    config_data[1] = 0xFF;
 8000816:	23ff      	movs	r3, #255	@ 0xff
 8000818:	737b      	strb	r3, [r7, #13]

    // LSB: [FLTR=1][ALERT_EN=0][BUSY/ALERT=0][POLARITY=0] = 0x08
    config_data[2] = 0x08;
 800081a:	2308      	movs	r3, #8
 800081c:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	6858      	ldr	r0, [r3, #4]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	b299      	uxth	r1, r3
 800082a:	f107 020c 	add.w	r2, r7, #12
 800082e:	2364      	movs	r3, #100	@ 0x64
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	2303      	movs	r3, #3
 8000834:	f009 fd76 	bl	800a324 <HAL_I2C_Master_Transmit>
 8000838:	4603      	mov	r3, r0
 800083a:	73fb      	strb	r3, [r7, #15]
                                     config_data, 3, I2C_TIMEOUT_MS);
    return status;
 800083c:	7bfb      	ldrb	r3, [r7, #15]
}
 800083e:	4618      	mov	r0, r3
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <AD7998_Init>:

HAL_StatusTypeDef AD7998_Init(I2C_HandleTypeDef *hi2c2, float vref) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	ed87 0a00 	vstr	s0, [r7]
    HAL_StatusTypeDef status;

    // Configurar ADC (0x23)
    adc_u16.i2c_address = AD7998_U16_ADDR;
 8000854:	4b39      	ldr	r3, [pc, #228]	@ (800093c <AD7998_Init+0xf4>)
 8000856:	2223      	movs	r2, #35	@ 0x23
 8000858:	701a      	strb	r2, [r3, #0]
    adc_u16.hi2c = hi2c2;
 800085a:	4a38      	ldr	r2, [pc, #224]	@ (800093c <AD7998_Init+0xf4>)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6053      	str	r3, [r2, #4]
    adc_u16.vref = vref;
 8000860:	4a36      	ldr	r2, [pc, #216]	@ (800093c <AD7998_Init+0xf4>)
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u16.raw_values, 0, sizeof(adc_u16.raw_values));
 8000866:	2210      	movs	r2, #16
 8000868:	2100      	movs	r1, #0
 800086a:	4835      	ldr	r0, [pc, #212]	@ (8000940 <AD7998_Init+0xf8>)
 800086c:	f013 fe42 	bl	80144f4 <memset>
    memset(adc_u16.voltages, 0, sizeof(adc_u16.voltages));
 8000870:	2220      	movs	r2, #32
 8000872:	2100      	movs	r1, #0
 8000874:	4833      	ldr	r0, [pc, #204]	@ (8000944 <AD7998_Init+0xfc>)
 8000876:	f013 fe3d 	bl	80144f4 <memset>

    // Testar comunicação U16
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U16_ADDR << 1, 3, I2C_TIMEOUT_MS);
 800087a:	2364      	movs	r3, #100	@ 0x64
 800087c:	2203      	movs	r2, #3
 800087e:	2146      	movs	r1, #70	@ 0x46
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f009 ff5d 	bl	800a740 <HAL_I2C_IsDeviceReady>
 8000886:	4603      	mov	r3, r0
 8000888:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d004      	beq.n	800089a <AD7998_Init+0x52>
        printf("ERROR: AD7998 U16 (0x23) not responding!\r\n");
 8000890:	482d      	ldr	r0, [pc, #180]	@ (8000948 <AD7998_Init+0x100>)
 8000892:	f013 fcc9 	bl	8014228 <puts>
        return HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	e04b      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U16
    status = AD7998_ConfigureAllChannels(&adc_u16);
 800089a:	4828      	ldr	r0, [pc, #160]	@ (800093c <AD7998_Init+0xf4>)
 800089c:	f7ff ffb5 	bl	800080a <AD7998_ConfigureAllChannels>
 80008a0:	4603      	mov	r3, r0
 80008a2:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d004      	beq.n	80008b4 <AD7998_Init+0x6c>
        printf("ERROR: Failed to configure AD7998 U16\r\n");
 80008aa:	4828      	ldr	r0, [pc, #160]	@ (800094c <AD7998_Init+0x104>)
 80008ac:	f013 fcbc 	bl	8014228 <puts>
        return HAL_ERROR;
 80008b0:	2301      	movs	r3, #1
 80008b2:	e03e      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u16.is_initialized = true;
 80008b4:	4b21      	ldr	r3, [pc, #132]	@ (800093c <AD7998_Init+0xf4>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U16 (0x23) initialized successfully\r\n");
 80008bc:	4824      	ldr	r0, [pc, #144]	@ (8000950 <AD7998_Init+0x108>)
 80008be:	f013 fcb3 	bl	8014228 <puts>

    // Configurar ADC U17 (0x24)
    adc_u17.i2c_address = AD7998_U17_ADDR;
 80008c2:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <AD7998_Init+0x10c>)
 80008c4:	2224      	movs	r2, #36	@ 0x24
 80008c6:	701a      	strb	r2, [r3, #0]
    adc_u17.hi2c = hi2c2;
 80008c8:	4a22      	ldr	r2, [pc, #136]	@ (8000954 <AD7998_Init+0x10c>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6053      	str	r3, [r2, #4]
    adc_u17.vref = vref;
 80008ce:	4a21      	ldr	r2, [pc, #132]	@ (8000954 <AD7998_Init+0x10c>)
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u17.raw_values, 0, sizeof(adc_u17.raw_values));
 80008d4:	2210      	movs	r2, #16
 80008d6:	2100      	movs	r1, #0
 80008d8:	481f      	ldr	r0, [pc, #124]	@ (8000958 <AD7998_Init+0x110>)
 80008da:	f013 fe0b 	bl	80144f4 <memset>
    memset(adc_u17.voltages, 0, sizeof(adc_u17.voltages));
 80008de:	2220      	movs	r2, #32
 80008e0:	2100      	movs	r1, #0
 80008e2:	481e      	ldr	r0, [pc, #120]	@ (800095c <AD7998_Init+0x114>)
 80008e4:	f013 fe06 	bl	80144f4 <memset>

    // Testar comunicação U17
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U17_ADDR << 1, 3, I2C_TIMEOUT_MS);
 80008e8:	2364      	movs	r3, #100	@ 0x64
 80008ea:	2203      	movs	r2, #3
 80008ec:	2148      	movs	r1, #72	@ 0x48
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f009 ff26 	bl	800a740 <HAL_I2C_IsDeviceReady>
 80008f4:	4603      	mov	r3, r0
 80008f6:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d004      	beq.n	8000908 <AD7998_Init+0xc0>
        printf("ERROR: AD7998 U17 (0x24) not responding!\r\n");
 80008fe:	4818      	ldr	r0, [pc, #96]	@ (8000960 <AD7998_Init+0x118>)
 8000900:	f013 fc92 	bl	8014228 <puts>
        return HAL_ERROR;
 8000904:	2301      	movs	r3, #1
 8000906:	e014      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U17
    status = AD7998_ConfigureAllChannels(&adc_u17);
 8000908:	4812      	ldr	r0, [pc, #72]	@ (8000954 <AD7998_Init+0x10c>)
 800090a:	f7ff ff7e 	bl	800080a <AD7998_ConfigureAllChannels>
 800090e:	4603      	mov	r3, r0
 8000910:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d004      	beq.n	8000922 <AD7998_Init+0xda>
        printf("ERROR: Failed to configure AD7998 U17\r\n");
 8000918:	4812      	ldr	r0, [pc, #72]	@ (8000964 <AD7998_Init+0x11c>)
 800091a:	f013 fc85 	bl	8014228 <puts>
        return HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	e007      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u17.is_initialized = true;
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <AD7998_Init+0x10c>)
 8000924:	2201      	movs	r2, #1
 8000926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U17 (0x24) initialized successfully\r\n");
 800092a:	480f      	ldr	r0, [pc, #60]	@ (8000968 <AD7998_Init+0x120>)
 800092c:	f013 fc7c 	bl	8014228 <puts>

    return HAL_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	24000234 	.word	0x24000234
 8000940:	2400023c 	.word	0x2400023c
 8000944:	2400024c 	.word	0x2400024c
 8000948:	08016c40 	.word	0x08016c40
 800094c:	08016c6c 	.word	0x08016c6c
 8000950:	08016c94 	.word	0x08016c94
 8000954:	24000278 	.word	0x24000278
 8000958:	24000280 	.word	0x24000280
 800095c:	24000290 	.word	0x24000290
 8000960:	08016cc0 	.word	0x08016cc0
 8000964:	08016cec 	.word	0x08016cec
 8000968:	08016d14 	.word	0x08016d14

0800096c <AD7998_U16_ReadAllChannels>:
    if (sensor >= SENSOR_U17_COUNT) return HAL_ERROR;

    return AD7998_ReadChannel(&adc_u17, sensor, raw_value, voltage);
}

HAL_StatusTypeDef AD7998_U16_ReadAllChannels(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u16.is_initialized) return HAL_ERROR;
 8000972:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000978:	f083 0301 	eor.w	r3, r3, #1
 800097c:	b2db      	uxtb	r3, r3
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <AD7998_U16_ReadAllChannels+0x1a>
 8000982:	2301      	movs	r3, #1
 8000984:	e019      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 8000986:	2300      	movs	r3, #0
 8000988:	71fb      	strb	r3, [r7, #7]
 800098a:	e012      	b.n	80009b2 <AD7998_U16_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u16, ch, NULL, NULL);
 800098c:	79f9      	ldrb	r1, [r7, #7]
 800098e:	2300      	movs	r3, #0
 8000990:	2200      	movs	r2, #0
 8000992:	480c      	ldr	r0, [pc, #48]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000994:	f7ff feb2 	bl	80006fc <AD7998_ReadChannel>
 8000998:	4603      	mov	r3, r0
 800099a:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 800099c:	79bb      	ldrb	r3, [r7, #6]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <AD7998_U16_ReadAllChannels+0x3a>
 80009a2:	79bb      	ldrb	r3, [r7, #6]
 80009a4:	e009      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>
        HAL_Delay(1);
 80009a6:	2001      	movs	r0, #1
 80009a8:	f005 f94c 	bl	8005c44 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	3301      	adds	r3, #1
 80009b0:	71fb      	strb	r3, [r7, #7]
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	2b07      	cmp	r3, #7
 80009b6:	d9e9      	bls.n	800098c <AD7998_U16_ReadAllChannels+0x20>
    }

    return HAL_OK;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	24000234 	.word	0x24000234

080009c8 <AD7998_U17_ReadAllChannels>:

HAL_StatusTypeDef AD7998_U17_ReadAllChannels(void) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u17.is_initialized) return HAL_ERROR;
 80009ce:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009d4:	f083 0301 	eor.w	r3, r3, #1
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <AD7998_U17_ReadAllChannels+0x1a>
 80009de:	2301      	movs	r3, #1
 80009e0:	e019      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 80009e2:	2300      	movs	r3, #0
 80009e4:	71fb      	strb	r3, [r7, #7]
 80009e6:	e012      	b.n	8000a0e <AD7998_U17_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u17, ch, NULL, NULL);
 80009e8:	79f9      	ldrb	r1, [r7, #7]
 80009ea:	2300      	movs	r3, #0
 80009ec:	2200      	movs	r2, #0
 80009ee:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009f0:	f7ff fe84 	bl	80006fc <AD7998_ReadChannel>
 80009f4:	4603      	mov	r3, r0
 80009f6:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 80009f8:	79bb      	ldrb	r3, [r7, #6]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <AD7998_U17_ReadAllChannels+0x3a>
 80009fe:	79bb      	ldrb	r3, [r7, #6]
 8000a00:	e009      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>
        HAL_Delay(1);
 8000a02:	2001      	movs	r0, #1
 8000a04:	f005 f91e 	bl	8005c44 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	71fb      	strb	r3, [r7, #7]
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	2b07      	cmp	r3, #7
 8000a12:	d9e9      	bls.n	80009e8 <AD7998_U17_ReadAllChannels+0x20>
    }

    return HAL_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	24000278 	.word	0x24000278

08000a24 <BATTERY_Init>:
extern ADC_HandleTypeDef hadc1;
Battery_t battery = { .voltage = 0.0f, .raw_adc = 0, .linear_cte =
0.0f, .lvL = { .voltage = 0.0f, .raw_adc = 0 }, .lvH = {
		.voltage = 12.0f, .raw_adc = 0 } };

void BATTERY_Init(void) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED)
 8000a28:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4805      	ldr	r0, [pc, #20]	@ (8000a44 <BATTERY_Init+0x20>)
 8000a30:	f006 fd3c 	bl	80074ac <HAL_ADCEx_Calibration_Start>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <BATTERY_Init+0x1a>
			!= HAL_OK) {
		Error_Handler();
 8000a3a:	f004 fb3b 	bl	80050b4 <Error_Handler>
	}
}
 8000a3e:	bf00      	nop
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	24006220 	.word	0x24006220

08000a48 <BATTERY_ReadRaw>:

uint16_t BATTERY_ReadRaw(void) {
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b088      	sub	sp, #32
 8000a4c:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000a4e:	463b      	mov	r3, r7
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]
 8000a5a:	611a      	str	r2, [r3, #16]
 8000a5c:	615a      	str	r2, [r3, #20]
 8000a5e:	619a      	str	r2, [r3, #24]
	uint16_t adc_value = 0;
 8000a60:	2300      	movs	r3, #0
 8000a62:	83fb      	strh	r3, [r7, #30]

	sConfig.Channel = ADC_CHANNEL_10;
 8000a64:	4b16      	ldr	r3, [pc, #88]	@ (8000ac0 <BATTERY_ReadRaw+0x78>)
 8000a66:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a68:	2306      	movs	r3, #6
 8000a6a:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8000a6c:	2307      	movs	r3, #7
 8000a6e:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a70:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000a74:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a76:	2304      	movs	r3, #4
 8000a78:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	617b      	str	r3, [r7, #20]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000a7e:	463b      	mov	r3, r7
 8000a80:	4619      	mov	r1, r3
 8000a82:	4810      	ldr	r0, [pc, #64]	@ (8000ac4 <BATTERY_ReadRaw+0x7c>)
 8000a84:	f005 ff16 	bl	80068b4 <HAL_ADC_ConfigChannel>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <BATTERY_ReadRaw+0x4a>
		Error_Handler();
 8000a8e:	f004 fb11 	bl	80050b4 <Error_Handler>
	}

	HAL_ADC_Start(&hadc1);
 8000a92:	480c      	ldr	r0, [pc, #48]	@ (8000ac4 <BATTERY_ReadRaw+0x7c>)
 8000a94:	f005 fd0e 	bl	80064b4 <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000a98:	2164      	movs	r1, #100	@ 0x64
 8000a9a:	480a      	ldr	r0, [pc, #40]	@ (8000ac4 <BATTERY_ReadRaw+0x7c>)
 8000a9c:	f005 fe08 	bl	80066b0 <HAL_ADC_PollForConversion>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d104      	bne.n	8000ab0 <BATTERY_ReadRaw+0x68>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8000aa6:	4807      	ldr	r0, [pc, #28]	@ (8000ac4 <BATTERY_ReadRaw+0x7c>)
 8000aa8:	f005 fef6 	bl	8006898 <HAL_ADC_GetValue>
 8000aac:	4603      	mov	r3, r0
 8000aae:	83fb      	strh	r3, [r7, #30]
	}

	HAL_ADC_Stop(&hadc1);
 8000ab0:	4804      	ldr	r0, [pc, #16]	@ (8000ac4 <BATTERY_ReadRaw+0x7c>)
 8000ab2:	f005 fdc9 	bl	8006648 <HAL_ADC_Stop>

	return adc_value;
 8000ab6:	8bfb      	ldrh	r3, [r7, #30]
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3720      	adds	r7, #32
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	2a000400 	.word	0x2a000400
 8000ac4:	24006220 	.word	0x24006220

08000ac8 <BATTERY_ReadVoltage>:

float BATTERY_ReadVoltage(void) {
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
	uint32_t sum = 0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60fb      	str	r3, [r7, #12]

	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60bb      	str	r3, [r7, #8]
 8000ad6:	e00c      	b.n	8000af2 <BATTERY_ReadVoltage+0x2a>
		sum += BATTERY_ReadRaw();
 8000ad8:	f7ff ffb6 	bl	8000a48 <BATTERY_ReadRaw>
 8000adc:	4603      	mov	r3, r0
 8000ade:	461a      	mov	r2, r3
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	4413      	add	r3, r2
 8000ae4:	60fb      	str	r3, [r7, #12]
		HAL_Delay(2);
 8000ae6:	2002      	movs	r0, #2
 8000ae8:	f005 f8ac 	bl	8005c44 <HAL_Delay>
	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	3301      	adds	r3, #1
 8000af0:	60bb      	str	r3, [r7, #8]
 8000af2:	68bb      	ldr	r3, [r7, #8]
 8000af4:	2b13      	cmp	r3, #19
 8000af6:	ddef      	ble.n	8000ad8 <BATTERY_ReadVoltage+0x10>
	}

	uint16_t adc_avg = sum / BATTERY_SAMPLES;
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	4a2c      	ldr	r2, [pc, #176]	@ (8000bac <BATTERY_ReadVoltage+0xe4>)
 8000afc:	fba2 2303 	umull	r2, r3, r2, r3
 8000b00:	091b      	lsrs	r3, r3, #4
 8000b02:	807b      	strh	r3, [r7, #2]
	battery.raw_adc = adc_avg;
 8000b04:	4a2a      	ldr	r2, [pc, #168]	@ (8000bb0 <BATTERY_ReadVoltage+0xe8>)
 8000b06:	887b      	ldrh	r3, [r7, #2]
 8000b08:	8093      	strh	r3, [r2, #4]

	if (battery.linear_cte <= 0.0f) {
 8000b0a:	4b29      	ldr	r3, [pc, #164]	@ (8000bb0 <BATTERY_ReadVoltage+0xe8>)
 8000b0c:	edd3 7a02 	vldr	s15, [r3, #8]
 8000b10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b18:	d810      	bhi.n	8000b3c <BATTERY_ReadVoltage+0x74>
	    battery.linear_cte = 18.81f / 4095.0f;
 8000b1a:	4b25      	ldr	r3, [pc, #148]	@ (8000bb0 <BATTERY_ReadVoltage+0xe8>)
 8000b1c:	4a25      	ldr	r2, [pc, #148]	@ (8000bb4 <BATTERY_ReadVoltage+0xec>)
 8000b1e:	609a      	str	r2, [r3, #8]

	    battery.lvH.voltage = 18.81f;
 8000b20:	4b23      	ldr	r3, [pc, #140]	@ (8000bb0 <BATTERY_ReadVoltage+0xe8>)
 8000b22:	4a25      	ldr	r2, [pc, #148]	@ (8000bb8 <BATTERY_ReadVoltage+0xf0>)
 8000b24:	615a      	str	r2, [r3, #20]
	    battery.lvH.raw_adc = 4095;
 8000b26:	4b22      	ldr	r3, [pc, #136]	@ (8000bb0 <BATTERY_ReadVoltage+0xe8>)
 8000b28:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000b2c:	831a      	strh	r2, [r3, #24]

	    battery.lvL.voltage = 0.0f;
 8000b2e:	4b20      	ldr	r3, [pc, #128]	@ (8000bb0 <BATTERY_ReadVoltage+0xe8>)
 8000b30:	f04f 0200 	mov.w	r2, #0
 8000b34:	60da      	str	r2, [r3, #12]
	    battery.lvL.raw_adc = 0;
 8000b36:	4b1e      	ldr	r3, [pc, #120]	@ (8000bb0 <BATTERY_ReadVoltage+0xe8>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	821a      	strh	r2, [r3, #16]
	}

	float battery_voltage = battery.lvL.voltage
 8000b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb0 <BATTERY_ReadVoltage+0xe8>)
 8000b3e:	ed93 7a03 	vldr	s14, [r3, #12]
			+ (battery.linear_cte * (float) (adc_avg - battery.lvL.raw_adc));
 8000b42:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb0 <BATTERY_ReadVoltage+0xe8>)
 8000b44:	edd3 6a02 	vldr	s13, [r3, #8]
 8000b48:	887b      	ldrh	r3, [r7, #2]
 8000b4a:	4a19      	ldr	r2, [pc, #100]	@ (8000bb0 <BATTERY_ReadVoltage+0xe8>)
 8000b4c:	8a12      	ldrh	r2, [r2, #16]
 8000b4e:	1a9b      	subs	r3, r3, r2
 8000b50:	ee07 3a90 	vmov	s15, r3
 8000b54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b58:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float battery_voltage = battery.lvL.voltage
 8000b5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b60:	edc7 7a01 	vstr	s15, [r7, #4]

	if (battery_voltage < MIN_BATTERY_VOLTAGE) {
 8000b64:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b70:	d503      	bpl.n	8000b7a <BATTERY_ReadVoltage+0xb2>
		battery_voltage = MIN_BATTERY_VOLTAGE;
 8000b72:	f04f 0300 	mov.w	r3, #0
 8000b76:	607b      	str	r3, [r7, #4]
 8000b78:	e00a      	b.n	8000b90 <BATTERY_ReadVoltage+0xc8>
	} else if (battery_voltage > MAX_BATTERY_VOLTAGE) {
 8000b7a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b7e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8000bbc <BATTERY_ReadVoltage+0xf4>
 8000b82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b8a:	dd01      	ble.n	8000b90 <BATTERY_ReadVoltage+0xc8>
		battery_voltage = MAX_BATTERY_VOLTAGE;
 8000b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc0 <BATTERY_ReadVoltage+0xf8>)
 8000b8e:	607b      	str	r3, [r7, #4]
	}

	battery.voltage = battery_voltage;
 8000b90:	4a07      	ldr	r2, [pc, #28]	@ (8000bb0 <BATTERY_ReadVoltage+0xe8>)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6013      	str	r3, [r2, #0]

	battery.voltage = battery_voltage;
 8000b96:	4a06      	ldr	r2, [pc, #24]	@ (8000bb0 <BATTERY_ReadVoltage+0xe8>)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6013      	str	r3, [r2, #0]

	return battery_voltage;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	ee07 3a90 	vmov	s15, r3
}
 8000ba2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ba6:	3710      	adds	r7, #16
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	cccccccd 	.word	0xcccccccd
 8000bb0:	24000000 	.word	0x24000000
 8000bb4:	3b968449 	.word	0x3b968449
 8000bb8:	41967ae1 	.word	0x41967ae1
 8000bbc:	4192cccd 	.word	0x4192cccd
 8000bc0:	4192cccd 	.word	0x4192cccd

08000bc4 <BATTERY_Calibrate>:
	battery.voltage = battery_voltage;

	battery.voltage = battery_voltage;
}

void BATTERY_Calibrate(void) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
	uint16_t sum = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	80fb      	strh	r3, [r7, #6]

	for (int i = 0; i < 20; i++) {
 8000bce:	2300      	movs	r3, #0
 8000bd0:	603b      	str	r3, [r7, #0]
 8000bd2:	e00c      	b.n	8000bee <BATTERY_Calibrate+0x2a>
		sum += BATTERY_ReadRaw();
 8000bd4:	f7ff ff38 	bl	8000a48 <BATTERY_ReadRaw>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	461a      	mov	r2, r3
 8000bdc:	88fb      	ldrh	r3, [r7, #6]
 8000bde:	4413      	add	r3, r2
 8000be0:	80fb      	strh	r3, [r7, #6]
		HAL_Delay(1);
 8000be2:	2001      	movs	r0, #1
 8000be4:	f005 f82e 	bl	8005c44 <HAL_Delay>
	for (int i = 0; i < 20; i++) {
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	3301      	adds	r3, #1
 8000bec:	603b      	str	r3, [r7, #0]
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	2b13      	cmp	r3, #19
 8000bf2:	ddef      	ble.n	8000bd4 <BATTERY_Calibrate+0x10>
	}

	battery.lvL.voltage = 0.0f;
 8000bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8000c24 <BATTERY_Calibrate+0x60>)
 8000bf6:	f04f 0200 	mov.w	r2, #0
 8000bfa:	60da      	str	r2, [r3, #12]
	battery.lvL.raw_adc = (uint16_t) (sum / 20.0f);
 8000bfc:	88fb      	ldrh	r3, [r7, #6]
 8000bfe:	ee07 3a90 	vmov	s15, r3
 8000c02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c06:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8000c0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c12:	ee17 3a90 	vmov	r3, s15
 8000c16:	b29a      	uxth	r2, r3
 8000c18:	4b02      	ldr	r3, [pc, #8]	@ (8000c24 <BATTERY_Calibrate+0x60>)
 8000c1a:	821a      	strh	r2, [r3, #16]
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	24000000 	.word	0x24000000

08000c28 <BATTERY_Calibrate_LV>:

void BATTERY_Calibrate_LV(float value) {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b088      	sub	sp, #32
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	ed87 0a01 	vstr	s0, [r7, #4]
	battery.lvH.voltage = value;
 8000c32:	4a3a      	ldr	r2, [pc, #232]	@ (8000d1c <BATTERY_Calibrate_LV+0xf4>)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6153      	str	r3, [r2, #20]

	uint32_t sum = 0;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	61fb      	str	r3, [r7, #28]

	for (int i = 0; i < 20; i++) {
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	61bb      	str	r3, [r7, #24]
 8000c40:	e00d      	b.n	8000c5e <BATTERY_Calibrate_LV+0x36>
		uint16_t raw = BATTERY_ReadRaw();
 8000c42:	f7ff ff01 	bl	8000a48 <BATTERY_ReadRaw>
 8000c46:	4603      	mov	r3, r0
 8000c48:	817b      	strh	r3, [r7, #10]
		sum += raw;
 8000c4a:	897b      	ldrh	r3, [r7, #10]
 8000c4c:	69fa      	ldr	r2, [r7, #28]
 8000c4e:	4413      	add	r3, r2
 8000c50:	61fb      	str	r3, [r7, #28]
		HAL_Delay(1);
 8000c52:	2001      	movs	r0, #1
 8000c54:	f004 fff6 	bl	8005c44 <HAL_Delay>
	for (int i = 0; i < 20; i++) {
 8000c58:	69bb      	ldr	r3, [r7, #24]
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	61bb      	str	r3, [r7, #24]
 8000c5e:	69bb      	ldr	r3, [r7, #24]
 8000c60:	2b13      	cmp	r3, #19
 8000c62:	ddee      	ble.n	8000c42 <BATTERY_Calibrate_LV+0x1a>
	}

	uint16_t adc_raw = (uint16_t) (sum / 20.0f);
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	ee07 3a90 	vmov	s15, r3
 8000c6a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c6e:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8000c72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c7a:	ee17 3a90 	vmov	r3, s15
 8000c7e:	82fb      	strh	r3, [r7, #22]
	battery.lvH.raw_adc = adc_raw;
 8000c80:	4a26      	ldr	r2, [pc, #152]	@ (8000d1c <BATTERY_Calibrate_LV+0xf4>)
 8000c82:	8afb      	ldrh	r3, [r7, #22]
 8000c84:	8313      	strh	r3, [r2, #24]

	float delta_voltage = battery.lvH.voltage - battery.lvL.voltage;
 8000c86:	4b25      	ldr	r3, [pc, #148]	@ (8000d1c <BATTERY_Calibrate_LV+0xf4>)
 8000c88:	ed93 7a05 	vldr	s14, [r3, #20]
 8000c8c:	4b23      	ldr	r3, [pc, #140]	@ (8000d1c <BATTERY_Calibrate_LV+0xf4>)
 8000c8e:	edd3 7a03 	vldr	s15, [r3, #12]
 8000c92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c96:	edc7 7a04 	vstr	s15, [r7, #16]
	float delta_adc = (float) (battery.lvH.raw_adc - battery.lvL.raw_adc);
 8000c9a:	4b20      	ldr	r3, [pc, #128]	@ (8000d1c <BATTERY_Calibrate_LV+0xf4>)
 8000c9c:	8b1b      	ldrh	r3, [r3, #24]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	4b1e      	ldr	r3, [pc, #120]	@ (8000d1c <BATTERY_Calibrate_LV+0xf4>)
 8000ca2:	8a1b      	ldrh	r3, [r3, #16]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	ee07 3a90 	vmov	s15, r3
 8000caa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cae:	edc7 7a03 	vstr	s15, [r7, #12]

	printf("[BATTERY] Delta voltage: %.4f\r\n", delta_voltage);
 8000cb2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000cb6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000cba:	ec53 2b17 	vmov	r2, r3, d7
 8000cbe:	4818      	ldr	r0, [pc, #96]	@ (8000d20 <BATTERY_Calibrate_LV+0xf8>)
 8000cc0:	f013 fa4a 	bl	8014158 <iprintf>
	printf("[BATTERY] Delta ADC: %.4f\r\n", delta_adc);
 8000cc4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000cc8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ccc:	ec53 2b17 	vmov	r2, r3, d7
 8000cd0:	4814      	ldr	r0, [pc, #80]	@ (8000d24 <BATTERY_Calibrate_LV+0xfc>)
 8000cd2:	f013 fa41 	bl	8014158 <iprintf>

	if (delta_adc > 0) {
 8000cd6:	edd7 7a03 	vldr	s15, [r7, #12]
 8000cda:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ce2:	dd13      	ble.n	8000d0c <BATTERY_Calibrate_LV+0xe4>
		battery.linear_cte = delta_voltage / delta_adc;
 8000ce4:	edd7 6a04 	vldr	s13, [r7, #16]
 8000ce8:	ed97 7a03 	vldr	s14, [r7, #12]
 8000cec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8000d1c <BATTERY_Calibrate_LV+0xf4>)
 8000cf2:	edc3 7a02 	vstr	s15, [r3, #8]
		printf("[BATTERY] linear_cte calculado: %.6f\r\n", battery.linear_cte);
 8000cf6:	4b09      	ldr	r3, [pc, #36]	@ (8000d1c <BATTERY_Calibrate_LV+0xf4>)
 8000cf8:	edd3 7a02 	vldr	s15, [r3, #8]
 8000cfc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d00:	ec53 2b17 	vmov	r2, r3, d7
 8000d04:	4808      	ldr	r0, [pc, #32]	@ (8000d28 <BATTERY_Calibrate_LV+0x100>)
 8000d06:	f013 fa27 	bl	8014158 <iprintf>
	} else {
		printf("[BATTERY] ERRO: Delta ADC <= 0!\r\n");
	}

}
 8000d0a:	e002      	b.n	8000d12 <BATTERY_Calibrate_LV+0xea>
		printf("[BATTERY] ERRO: Delta ADC <= 0!\r\n");
 8000d0c:	4807      	ldr	r0, [pc, #28]	@ (8000d2c <BATTERY_Calibrate_LV+0x104>)
 8000d0e:	f013 fa8b 	bl	8014228 <puts>
}
 8000d12:	bf00      	nop
 8000d14:	3720      	adds	r7, #32
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	24000000 	.word	0x24000000
 8000d20:	08016e58 	.word	0x08016e58
 8000d24:	08016e78 	.word	0x08016e78
 8000d28:	08016e94 	.word	0x08016e94
 8000d2c:	08016ebc 	.word	0x08016ebc

08000d30 <VR_Init>:

/**
 * @brief Inicializa os sensores VR (CKP e CMP)
 */
HAL_StatusTypeDef VR_Init(uint32_t ckp_pulses_per_rev, uint32_t ckp_tooths,
		uint32_t cmp_pulses_per_rev, uint32_t cmp_tooths, uint32_t timeout_ms) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	60f8      	str	r0, [r7, #12]
 8000d38:	60b9      	str	r1, [r7, #8]
 8000d3a:	607a      	str	r2, [r7, #4]
 8000d3c:	603b      	str	r3, [r7, #0]
	// Inicializa sensor CKP (Crankshaft)
	memset(&ckp_sensor, 0, sizeof(VR_Sensor_t));
 8000d3e:	2244      	movs	r2, #68	@ 0x44
 8000d40:	2100      	movs	r1, #0
 8000d42:	4819      	ldr	r0, [pc, #100]	@ (8000da8 <VR_Init+0x78>)
 8000d44:	f013 fbd6 	bl	80144f4 <memset>
	ckp_sensor.gpio_port = CKP_GPIO_Port;
 8000d48:	4b17      	ldr	r3, [pc, #92]	@ (8000da8 <VR_Init+0x78>)
 8000d4a:	4a18      	ldr	r2, [pc, #96]	@ (8000dac <VR_Init+0x7c>)
 8000d4c:	601a      	str	r2, [r3, #0]
	ckp_sensor.gpio_pin = CKP_Pin;
 8000d4e:	4b16      	ldr	r3, [pc, #88]	@ (8000da8 <VR_Init+0x78>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	809a      	strh	r2, [r3, #4]
	ckp_sensor.type = SENSOR_CKP;
 8000d54:	4b14      	ldr	r3, [pc, #80]	@ (8000da8 <VR_Init+0x78>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	719a      	strb	r2, [r3, #6]
	ckp_sensor.tooths = ckp_tooths;
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	b29a      	uxth	r2, r3
 8000d5e:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <VR_Init+0x78>)
 8000d60:	871a      	strh	r2, [r3, #56]	@ 0x38
	ckp_sensor.pulse_count_per_rev = ckp_pulses_per_rev;
 8000d62:	4a11      	ldr	r2, [pc, #68]	@ (8000da8 <VR_Init+0x78>)
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	60d3      	str	r3, [r2, #12]
	ckp_sensor.timeout_ms = timeout_ms;
 8000d68:	4a0f      	ldr	r2, [pc, #60]	@ (8000da8 <VR_Init+0x78>)
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	63d3      	str	r3, [r2, #60]	@ 0x3c

	// Inicializa sensor CMP (Camshaft)
	memset(&cmp_sensor, 0, sizeof(VR_Sensor_t));
 8000d6e:	2244      	movs	r2, #68	@ 0x44
 8000d70:	2100      	movs	r1, #0
 8000d72:	480f      	ldr	r0, [pc, #60]	@ (8000db0 <VR_Init+0x80>)
 8000d74:	f013 fbbe 	bl	80144f4 <memset>
	cmp_sensor.gpio_port = CMP_GPIO_Port;
 8000d78:	4b0d      	ldr	r3, [pc, #52]	@ (8000db0 <VR_Init+0x80>)
 8000d7a:	4a0c      	ldr	r2, [pc, #48]	@ (8000dac <VR_Init+0x7c>)
 8000d7c:	601a      	str	r2, [r3, #0]
	cmp_sensor.gpio_pin = CMP_Pin;
 8000d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000db0 <VR_Init+0x80>)
 8000d80:	2202      	movs	r2, #2
 8000d82:	809a      	strh	r2, [r3, #4]
	cmp_sensor.type = SENSOR_CMP;
 8000d84:	4b0a      	ldr	r3, [pc, #40]	@ (8000db0 <VR_Init+0x80>)
 8000d86:	2201      	movs	r2, #1
 8000d88:	719a      	strb	r2, [r3, #6]
	cmp_sensor.tooths = cmp_tooths;
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	b29a      	uxth	r2, r3
 8000d8e:	4b08      	ldr	r3, [pc, #32]	@ (8000db0 <VR_Init+0x80>)
 8000d90:	871a      	strh	r2, [r3, #56]	@ 0x38
	cmp_sensor.pulse_count_per_rev = cmp_pulses_per_rev;
 8000d92:	4a07      	ldr	r2, [pc, #28]	@ (8000db0 <VR_Init+0x80>)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	60d3      	str	r3, [r2, #12]
	cmp_sensor.timeout_ms = timeout_ms;
 8000d98:	4a05      	ldr	r2, [pc, #20]	@ (8000db0 <VR_Init+0x80>)
 8000d9a:	69bb      	ldr	r3, [r7, #24]
 8000d9c:	63d3      	str	r3, [r2, #60]	@ 0x3c

	return HAL_OK;
 8000d9e:	2300      	movs	r3, #0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3710      	adds	r7, #16
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	240002bc 	.word	0x240002bc
 8000dac:	58020000 	.word	0x58020000
 8000db0:	24000300 	.word	0x24000300

08000db4 <VR_CalculateDeltaT>:

/**
 * @brief Calcula delta T
 */
static uint32_t VR_CalculateDeltaT(uint32_t current, uint32_t previous) {
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	6039      	str	r1, [r7, #0]
	if (current >= previous) {
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d303      	bcc.n	8000dce <VR_CalculateDeltaT+0x1a>
		return current - previous;
 8000dc6:	687a      	ldr	r2, [r7, #4]
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	1ad3      	subs	r3, r2, r3
 8000dcc:	e002      	b.n	8000dd4 <VR_CalculateDeltaT+0x20>
	} else {
		// Overflow do timer
		return (0xFFFFFFFF - previous) + current + 1;
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	1ad3      	subs	r3, r2, r3
	}
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <VR_InputCaptureCallback>:

float alpha;

void VR_InputCaptureCallback(VR_Sensor_Type_t type) {
 8000de0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000de2:	b0a7      	sub	sp, #156	@ 0x9c
 8000de4:	af0e      	add	r7, sp, #56	@ 0x38
 8000de6:	4603      	mov	r3, r0
 8000de8:	71fb      	strb	r3, [r7, #7]
	uint32_t current_time = 0;
 8000dea:	2300      	movs	r3, #0
 8000dec:	65fb      	str	r3, [r7, #92]	@ 0x5c
	VR_Sensor_t temp;

	uint8_t is_largest_tooth = 0;
 8000dee:	2300      	movs	r3, #0
 8000df0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

	if (type == SENSOR_CKP) {
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d10d      	bne.n	8000e16 <VR_InputCaptureCallback+0x36>
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CKP_CHANNEL);
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	4873      	ldr	r0, [pc, #460]	@ (8000fcc <VR_InputCaptureCallback+0x1ec>)
 8000dfe:	f00e fe5b 	bl	800fab8 <HAL_TIM_ReadCapturedValue>
 8000e02:	65f8      	str	r0, [r7, #92]	@ 0x5c
		temp = ckp_sensor;
 8000e04:	4a72      	ldr	r2, [pc, #456]	@ (8000fd0 <VR_InputCaptureCallback+0x1f0>)
 8000e06:	f107 0308 	add.w	r3, r7, #8
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	2244      	movs	r2, #68	@ 0x44
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f013 fc35 	bl	801467e <memcpy>
 8000e14:	e00c      	b.n	8000e30 <VR_InputCaptureCallback+0x50>
	} else {
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CMP_CHANNEL);
 8000e16:	2104      	movs	r1, #4
 8000e18:	486c      	ldr	r0, [pc, #432]	@ (8000fcc <VR_InputCaptureCallback+0x1ec>)
 8000e1a:	f00e fe4d 	bl	800fab8 <HAL_TIM_ReadCapturedValue>
 8000e1e:	65f8      	str	r0, [r7, #92]	@ 0x5c
		temp = cmp_sensor;
 8000e20:	4a6c      	ldr	r2, [pc, #432]	@ (8000fd4 <VR_InputCaptureCallback+0x1f4>)
 8000e22:	f107 0308 	add.w	r3, r7, #8
 8000e26:	4611      	mov	r1, r2
 8000e28:	2244      	movs	r2, #68	@ 0x44
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f013 fc27 	bl	801467e <memcpy>
	}

	if (temp.rpm < 1000)
 8000e30:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000e34:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8000fd8 <VR_InputCaptureCallback+0x1f8>
 8000e38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e40:	d503      	bpl.n	8000e4a <VR_InputCaptureCallback+0x6a>
	    alpha = 0.08f;
 8000e42:	4b66      	ldr	r3, [pc, #408]	@ (8000fdc <VR_InputCaptureCallback+0x1fc>)
 8000e44:	4a66      	ldr	r2, [pc, #408]	@ (8000fe0 <VR_InputCaptureCallback+0x200>)
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	e01d      	b.n	8000e86 <VR_InputCaptureCallback+0xa6>
	else if (temp.rpm < 3000)
 8000e4a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000e4e:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8000fe4 <VR_InputCaptureCallback+0x204>
 8000e52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e5a:	d503      	bpl.n	8000e64 <VR_InputCaptureCallback+0x84>
	    alpha = 0.12f;
 8000e5c:	4b5f      	ldr	r3, [pc, #380]	@ (8000fdc <VR_InputCaptureCallback+0x1fc>)
 8000e5e:	4a62      	ldr	r2, [pc, #392]	@ (8000fe8 <VR_InputCaptureCallback+0x208>)
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	e010      	b.n	8000e86 <VR_InputCaptureCallback+0xa6>
	else if (temp.rpm < 10000)
 8000e64:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000e68:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8000fec <VR_InputCaptureCallback+0x20c>
 8000e6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e74:	d503      	bpl.n	8000e7e <VR_InputCaptureCallback+0x9e>
	    alpha = 0.2f;
 8000e76:	4b59      	ldr	r3, [pc, #356]	@ (8000fdc <VR_InputCaptureCallback+0x1fc>)
 8000e78:	4a5d      	ldr	r2, [pc, #372]	@ (8000ff0 <VR_InputCaptureCallback+0x210>)
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	e003      	b.n	8000e86 <VR_InputCaptureCallback+0xa6>
	else alpha = 0.25f;
 8000e7e:	4b57      	ldr	r3, [pc, #348]	@ (8000fdc <VR_InputCaptureCallback+0x1fc>)
 8000e80:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 8000e84:	601a      	str	r2, [r3, #0]

	temp.current_edge_time = current_time;
 8000e86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000e88:	627b      	str	r3, [r7, #36]	@ 0x24
	temp.last_period = temp.period;
 8000e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e8c:	633b      	str	r3, [r7, #48]	@ 0x30

	uint32_t delta = VR_CalculateDeltaT(current_time, temp.last_edge_time);
 8000e8e:	6a3b      	ldr	r3, [r7, #32]
 8000e90:	4619      	mov	r1, r3
 8000e92:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8000e94:	f7ff ff8e 	bl	8000db4 <VR_CalculateDeltaT>
 8000e98:	6578      	str	r0, [r7, #84]	@ 0x54
	temp.filtered_delta_us = temp.filtered_delta_us + alpha * ((float)delta - temp.filtered_delta_us); //EMA (Exponential Moving Average) PRECISA DIVIDIR ENTRE CMP E CKP
 8000e9a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8000e9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ea0:	ee07 3a90 	vmov	s15, r3
 8000ea4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000ea8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000eac:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000eb0:	4b4a      	ldr	r3, [pc, #296]	@ (8000fdc <VR_InputCaptureCallback+0x1fc>)
 8000eb2:	edd3 7a00 	vldr	s15, [r3]
 8000eb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000eba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ebe:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

	if (delta < 60) {  // < 1/15000s = > 15kHz 14000/60 * tooths Hz
 8000ec2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ec4:	2b3b      	cmp	r3, #59	@ 0x3b
 8000ec6:	d97c      	bls.n	8000fc2 <VR_InputCaptureCallback+0x1e2>
		return;
	}

	float ratio = (float) delta / (float) temp.period;
 8000ec8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000eca:	ee07 3a90 	vmov	s15, r3
 8000ece:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ed4:	ee07 3a90 	vmov	s15, r3
 8000ed8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000edc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ee0:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

	uint32_t expected_count = temp.is_first_rev ? (temp.tooths * 2) : temp.tooths;
 8000ee4:	7f3b      	ldrb	r3, [r7, #28]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d003      	beq.n	8000ef2 <VR_InputCaptureCallback+0x112>
 8000eea:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	e001      	b.n	8000ef6 <VR_InputCaptureCallback+0x116>
 8000ef2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if ((ratio >= LARGEST_RATIO || temp.pulse_count >= expected_count) && temp.pulse_count > 1) {
 8000ef8:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8000efc:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8000ff4 <VR_InputCaptureCallback+0x214>
 8000f00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f08:	da03      	bge.n	8000f12 <VR_InputCaptureCallback+0x132>
 8000f0a:	693b      	ldr	r3, [r7, #16]
 8000f0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d81b      	bhi.n	8000f4a <VR_InputCaptureCallback+0x16a>
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d918      	bls.n	8000f4a <VR_InputCaptureCallback+0x16a>
		if (temp.isSync) {
 8000f18:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d006      	beq.n	8000f2e <VR_InputCaptureCallback+0x14e>
			temp.revolution_count += 1;
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	3301      	adds	r3, #1
 8000f24:	61bb      	str	r3, [r7, #24]

			is_largest_tooth = 1;
 8000f26:	2301      	movs	r3, #1
 8000f28:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8000f2c:	e002      	b.n	8000f34 <VR_InputCaptureCallback+0x154>
		} else
			temp.isSync = true;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

		if (temp.is_first_rev == 0) {
 8000f34:	7f3b      	ldrb	r3, [r7, #28]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d104      	bne.n	8000f44 <VR_InputCaptureCallback+0x164>
			temp.pulse_count = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	613b      	str	r3, [r7, #16]
			temp.is_first_rev = 1;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	773b      	strb	r3, [r7, #28]
		if (temp.is_first_rev == 0) {
 8000f42:	e012      	b.n	8000f6a <VR_InputCaptureCallback+0x18a>
		} else
			temp.is_first_rev = 0;
 8000f44:	2300      	movs	r3, #0
 8000f46:	773b      	strb	r3, [r7, #28]
		if (temp.is_first_rev == 0) {
 8000f48:	e00f      	b.n	8000f6a <VR_InputCaptureCallback+0x18a>
	} else{
		temp.frequency_hz = 1e6f/temp.filtered_delta_us;
 8000f4a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8000f4e:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8000ff4 <VR_InputCaptureCallback+0x214>
 8000f52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f56:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		temp.rpm = 60.0f * temp.frequency_hz;
 8000f5a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000f5e:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8000ff8 <VR_InputCaptureCallback+0x218>
 8000f62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f66:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	}

	temp.last_edge_time = current_time;
 8000f6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000f6c:	623b      	str	r3, [r7, #32]
	temp.period = delta;  //us
 8000f6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f70:	62fb      	str	r3, [r7, #44]	@ 0x2c

	temp.pulse_count+=1;
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	3301      	adds	r3, #1
 8000f76:	613b      	str	r3, [r7, #16]

	if (type == SENSOR_CKP) {
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d118      	bne.n	8000fb0 <VR_InputCaptureCallback+0x1d0>
		ckp_sensor = temp;
 8000f7e:	4b14      	ldr	r3, [pc, #80]	@ (8000fd0 <VR_InputCaptureCallback+0x1f0>)
 8000f80:	4618      	mov	r0, r3
 8000f82:	f107 0308 	add.w	r3, r7, #8
 8000f86:	2244      	movs	r2, #68	@ 0x44
 8000f88:	4619      	mov	r1, r3
 8000f8a:	f013 fb78 	bl	801467e <memcpy>
		ENGINE_CKP_Callback(ckp_sensor);
 8000f8e:	4e10      	ldr	r6, [pc, #64]	@ (8000fd0 <VR_InputCaptureCallback+0x1f0>)
 8000f90:	466d      	mov	r5, sp
 8000f92:	f106 0410 	add.w	r4, r6, #16
 8000f96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fa0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fa2:	6823      	ldr	r3, [r4, #0]
 8000fa4:	602b      	str	r3, [r5, #0]
 8000fa6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000faa:	f002 fa09 	bl	80033c0 <ENGINE_CKP_Callback>
 8000fae:	e009      	b.n	8000fc4 <VR_InputCaptureCallback+0x1e4>
	} else {
		cmp_sensor = temp;
 8000fb0:	4b08      	ldr	r3, [pc, #32]	@ (8000fd4 <VR_InputCaptureCallback+0x1f4>)
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f107 0308 	add.w	r3, r7, #8
 8000fb8:	2244      	movs	r2, #68	@ 0x44
 8000fba:	4619      	mov	r1, r3
 8000fbc:	f013 fb5f 	bl	801467e <memcpy>
 8000fc0:	e000      	b.n	8000fc4 <VR_InputCaptureCallback+0x1e4>
		return;
 8000fc2:	bf00      	nop
		//ENGINE_CMP_Callback(cmp_sensor);
	}
}
 8000fc4:	3764      	adds	r7, #100	@ 0x64
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	240063c4 	.word	0x240063c4
 8000fd0:	240002bc 	.word	0x240002bc
 8000fd4:	24000300 	.word	0x24000300
 8000fd8:	447a0000 	.word	0x447a0000
 8000fdc:	24000344 	.word	0x24000344
 8000fe0:	3da3d70a 	.word	0x3da3d70a
 8000fe4:	453b8000 	.word	0x453b8000
 8000fe8:	3df5c28f 	.word	0x3df5c28f
 8000fec:	461c4000 	.word	0x461c4000
 8000ff0:	3e4ccccd 	.word	0x3e4ccccd
 8000ff4:	49742400 	.word	0x49742400
 8000ff8:	42700000 	.word	0x42700000

08000ffc <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
 8001004:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 800100a:	2300      	movs	r3, #0
 800100c:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d101      	bne.n	8001018 <cJSON_strdup+0x1c>
    {
        return NULL;
 8001014:	2300      	movs	r3, #0
 8001016:	e015      	b.n	8001044 <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f7ff f9b1 	bl	8000380 <strlen>
 800101e:	4603      	mov	r3, r0
 8001020:	3301      	adds	r3, #1
 8001022:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	68f8      	ldr	r0, [r7, #12]
 800102a:	4798      	blx	r3
 800102c:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d101      	bne.n	8001038 <cJSON_strdup+0x3c>
    {
        return NULL;
 8001034:	2300      	movs	r3, #0
 8001036:	e005      	b.n	8001044 <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 8001038:	68fa      	ldr	r2, [r7, #12]
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	68b8      	ldr	r0, [r7, #8]
 800103e:	f013 fb1e 	bl	801467e <memcpy>

    return copy;
 8001042:	68bb      	ldr	r3, [r7, #8]
}
 8001044:	4618      	mov	r0, r3
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2028      	movs	r0, #40	@ 0x28
 800105a:	4798      	blx	r3
 800105c:	60f8      	str	r0, [r7, #12]
    if (node)
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d004      	beq.n	800106e <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8001064:	2228      	movs	r2, #40	@ 0x28
 8001066:	2100      	movs	r1, #0
 8001068:	68f8      	ldr	r0, [r7, #12]
 800106a:	f013 fa43 	bl	80144f4 <memset>
    }

    return node;
 800106e:	68fb      	ldr	r3, [r7, #12]
}
 8001070:	4618      	mov	r0, r3
 8001072:	3710      	adds	r7, #16
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8001080:	2300      	movs	r3, #0
 8001082:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8001084:	e03d      	b.n	8001102 <cJSON_Delete+0x8a>
    {
        next = item->next;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001094:	2b00      	cmp	r3, #0
 8001096:	d108      	bne.n	80010aa <cJSON_Delete+0x32>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d004      	beq.n	80010aa <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ffe7 	bl	8001078 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d10c      	bne.n	80010d0 <cJSON_Delete+0x58>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	691b      	ldr	r3, [r3, #16]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d008      	beq.n	80010d0 <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 80010be:	4b15      	ldr	r3, [pc, #84]	@ (8001114 <cJSON_Delete+0x9c>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	6912      	ldr	r2, [r2, #16]
 80010c6:	4610      	mov	r0, r2
 80010c8:	4798      	blx	r3
            item->valuestring = NULL;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2200      	movs	r2, #0
 80010ce:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d10c      	bne.n	80010f6 <cJSON_Delete+0x7e>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6a1b      	ldr	r3, [r3, #32]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d008      	beq.n	80010f6 <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 80010e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001114 <cJSON_Delete+0x9c>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	687a      	ldr	r2, [r7, #4]
 80010ea:	6a12      	ldr	r2, [r2, #32]
 80010ec:	4610      	mov	r0, r2
 80010ee:	4798      	blx	r3
            item->string = NULL;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2200      	movs	r2, #0
 80010f4:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 80010f6:	4b07      	ldr	r3, [pc, #28]	@ (8001114 <cJSON_Delete+0x9c>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	4798      	blx	r3
        item = next;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d1be      	bne.n	8001086 <cJSON_Delete+0xe>
    }
}
 8001108:	bf00      	nop
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	2400001c 	.word	0x2400001c

08001118 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 800111c:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 800111e:	4618      	mov	r0, r3
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr

08001128 <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d003      	beq.n	8001148 <ensure+0x20>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d101      	bne.n	800114c <ensure+0x24>
    {
        return NULL;
 8001148:	2300      	movs	r3, #0
 800114a:	e083      	b.n	8001254 <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d007      	beq.n	8001164 <ensure+0x3c>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	689a      	ldr	r2, [r3, #8]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	429a      	cmp	r2, r3
 800115e:	d301      	bcc.n	8001164 <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8001160:	2300      	movs	r3, #0
 8001162:	e077      	b.n	8001254 <ensure+0x12c>
    }

    if (needed > INT_MAX)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	2b00      	cmp	r3, #0
 8001168:	da01      	bge.n	800116e <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 800116a:	2300      	movs	r3, #0
 800116c:	e072      	b.n	8001254 <ensure+0x12c>
    }

    needed += p->offset + 1;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	689a      	ldr	r2, [r3, #8]
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	4413      	add	r3, r2
 8001176:	3301      	adds	r3, #1
 8001178:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	683a      	ldr	r2, [r7, #0]
 8001180:	429a      	cmp	r2, r3
 8001182:	d805      	bhi.n	8001190 <ensure+0x68>
    {
        return p->buffer + p->offset;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	4413      	add	r3, r2
 800118e:	e061      	b.n	8001254 <ensure+0x12c>
    }

    if (p->noalloc) {
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	691b      	ldr	r3, [r3, #16]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <ensure+0x74>
        return NULL;
 8001198:	2300      	movs	r3, #0
 800119a:	e05b      	b.n	8001254 <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011a2:	d308      	bcc.n	80011b6 <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	db03      	blt.n	80011b2 <ensure+0x8a>
        {
            newsize = INT_MAX;
 80011aa:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	e004      	b.n	80011bc <ensure+0x94>
        }
        else
        {
            return NULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	e04e      	b.n	8001254 <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6a1b      	ldr	r3, [r3, #32]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d018      	beq.n	80011f6 <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a1b      	ldr	r3, [r3, #32]
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	6812      	ldr	r2, [r2, #0]
 80011cc:	68b9      	ldr	r1, [r7, #8]
 80011ce:	4610      	mov	r0, r2
 80011d0:	4798      	blx	r3
 80011d2:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d132      	bne.n	8001240 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	69db      	ldr	r3, [r3, #28]
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	6812      	ldr	r2, [r2, #0]
 80011e2:	4610      	mov	r0, r2
 80011e4:	4798      	blx	r3
            p->length = 0;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2200      	movs	r2, #0
 80011ea:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]

            return NULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	e02e      	b.n	8001254 <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	699b      	ldr	r3, [r3, #24]
 80011fa:	68b8      	ldr	r0, [r7, #8]
 80011fc:	4798      	blx	r3
 80011fe:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d10d      	bne.n	8001222 <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	69db      	ldr	r3, [r3, #28]
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	6812      	ldr	r2, [r2, #0]
 800120e:	4610      	mov	r0, r2
 8001210:	4798      	blx	r3
            p->length = 0;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2200      	movs	r2, #0
 8001216:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]

            return NULL;
 800121e:	2300      	movs	r3, #0
 8001220:	e018      	b.n	8001254 <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6819      	ldr	r1, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	3301      	adds	r3, #1
 800122c:	461a      	mov	r2, r3
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f013 fa25 	bl	801467e <memcpy>
        p->hooks.deallocate(p->buffer);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	69db      	ldr	r3, [r3, #28]
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	6812      	ldr	r2, [r2, #0]
 800123c:	4610      	mov	r0, r2
 800123e:	4798      	blx	r3
    }
    p->length = newsize;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	68ba      	ldr	r2, [r7, #8]
 8001244:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	68fa      	ldr	r2, [r7, #12]
 800124a:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	68fa      	ldr	r2, [r7, #12]
 8001252:	4413      	add	r3, r2
}
 8001254:	4618      	mov	r0, r3
 8001256:	3710      	adds	r7, #16
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 800125c:	b590      	push	{r4, r7, lr}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8001264:	2300      	movs	r3, #0
 8001266:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d013      	beq.n	8001296 <update_offset+0x3a>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d00f      	beq.n	8001296 <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	4413      	add	r3, r2
 8001280:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689c      	ldr	r4, [r3, #8]
 8001286:	68f8      	ldr	r0, [r7, #12]
 8001288:	f7ff f87a 	bl	8000380 <strlen>
 800128c:	4603      	mov	r3, r0
 800128e:	18e2      	adds	r2, r4, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	e000      	b.n	8001298 <update_offset+0x3c>
        return;
 8001296:	bf00      	nop
}
 8001298:	3714      	adds	r7, #20
 800129a:	46bd      	mov	sp, r7
 800129c:	bd90      	pop	{r4, r7, pc}
	...

080012a0 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b087      	sub	sp, #28
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	ed87 0b02 	vstr	d0, [r7, #8]
 80012aa:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 80012ae:	ed97 7b02 	vldr	d7, [r7, #8]
 80012b2:	eeb0 6bc7 	vabs.f64	d6, d7
 80012b6:	ed97 7b00 	vldr	d7, [r7]
 80012ba:	eeb0 7bc7 	vabs.f64	d7, d7
 80012be:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80012c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c6:	dd04      	ble.n	80012d2 <compare_double+0x32>
 80012c8:	ed97 7b02 	vldr	d7, [r7, #8]
 80012cc:	eeb0 7bc7 	vabs.f64	d7, d7
 80012d0:	e003      	b.n	80012da <compare_double+0x3a>
 80012d2:	ed97 7b00 	vldr	d7, [r7]
 80012d6:	eeb0 7bc7 	vabs.f64	d7, d7
 80012da:	ed87 7b04 	vstr	d7, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 80012de:	ed97 6b02 	vldr	d6, [r7, #8]
 80012e2:	ed97 7b00 	vldr	d7, [r7]
 80012e6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80012ea:	eeb0 6bc7 	vabs.f64	d6, d7
 80012ee:	ed97 7b04 	vldr	d7, [r7, #16]
 80012f2:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8001318 <compare_double+0x78>
 80012f6:	ee27 7b05 	vmul.f64	d7, d7, d5
 80012fa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80012fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001302:	bf94      	ite	ls
 8001304:	2301      	movls	r3, #1
 8001306:	2300      	movhi	r3, #0
 8001308:	b2db      	uxtb	r3, r3
}
 800130a:	4618      	mov	r0, r3
 800130c:	371c      	adds	r7, #28
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	00000000 	.word	0x00000000
 800131c:	3cb00000 	.word	0x3cb00000

08001320 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b092      	sub	sp, #72	@ 0x48
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800132a:	2300      	movs	r3, #0
 800132c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001334:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 800133c:	2300      	movs	r3, #0
 800133e:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8001340:	f107 0314 	add.w	r3, r7, #20
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]
 800134e:	611a      	str	r2, [r3, #16]
 8001350:	615a      	str	r2, [r3, #20]
 8001352:	831a      	strh	r2, [r3, #24]
    unsigned char decimal_point = get_decimal_point();
 8001354:	f7ff fee0 	bl	8001118 <get_decimal_point>
 8001358:	4603      	mov	r3, r0
 800135a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 800135e:	f04f 0200 	mov.w	r2, #0
 8001362:	f04f 0300 	mov.w	r3, #0
 8001366:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d101      	bne.n	8001374 <print_number+0x54>
    {
        return false;
 8001370:	2300      	movs	r3, #0
 8001372:	e0a2      	b.n	80014ba <print_number+0x19a>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 8001374:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8001378:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800137c:	eeb4 6b47 	vcmp.f64	d6, d7
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001384:	d612      	bvs.n	80013ac <print_number+0x8c>
 8001386:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800138a:	eeb0 7bc7 	vabs.f64	d7, d7
 800138e:	ed9f 6b4e 	vldr	d6, [pc, #312]	@ 80014c8 <print_number+0x1a8>
 8001392:	eeb4 7b46 	vcmp.f64	d7, d6
 8001396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139a:	bfd4      	ite	le
 800139c:	2301      	movle	r3, #1
 800139e:	2300      	movgt	r3, #0
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	f083 0301 	eor.w	r3, r3, #1
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d007      	beq.n	80013bc <print_number+0x9c>
    {
        length = sprintf((char*)number_buffer, "null");
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	4947      	ldr	r1, [pc, #284]	@ (80014d0 <print_number+0x1b0>)
 80013b2:	4618      	mov	r0, r3
 80013b4:	f012 ff76 	bl	80142a4 <siprintf>
 80013b8:	6478      	str	r0, [r7, #68]	@ 0x44
 80013ba:	e03c      	b.n	8001436 <print_number+0x116>
    }
	else if(d == (double)item->valueint)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	695b      	ldr	r3, [r3, #20]
 80013c0:	ee07 3a90 	vmov	s15, r3
 80013c4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80013c8:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 80013cc:	eeb4 6b47 	vcmp.f64	d6, d7
 80013d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d4:	d109      	bne.n	80013ea <print_number+0xca>
	{
		length = sprintf((char*)number_buffer, "%d", item->valueint);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	695a      	ldr	r2, [r3, #20]
 80013da:	f107 0314 	add.w	r3, r7, #20
 80013de:	493d      	ldr	r1, [pc, #244]	@ (80014d4 <print_number+0x1b4>)
 80013e0:	4618      	mov	r0, r3
 80013e2:	f012 ff5f 	bl	80142a4 <siprintf>
 80013e6:	6478      	str	r0, [r7, #68]	@ 0x44
 80013e8:	e025      	b.n	8001436 <print_number+0x116>
	}
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 80013ea:	f107 0014 	add.w	r0, r7, #20
 80013ee:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80013f2:	4939      	ldr	r1, [pc, #228]	@ (80014d8 <print_number+0x1b8>)
 80013f4:	f012 ff56 	bl	80142a4 <siprintf>
 80013f8:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 80013fa:	f107 0208 	add.w	r2, r7, #8
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	4936      	ldr	r1, [pc, #216]	@ (80014dc <print_number+0x1bc>)
 8001404:	4618      	mov	r0, r3
 8001406:	f012 ff6f 	bl	80142e8 <siscanf>
 800140a:	4603      	mov	r3, r0
 800140c:	2b01      	cmp	r3, #1
 800140e:	d10a      	bne.n	8001426 <print_number+0x106>
 8001410:	ed97 7b02 	vldr	d7, [r7, #8]
 8001414:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8001418:	eeb0 0b47 	vmov.f64	d0, d7
 800141c:	f7ff ff40 	bl	80012a0 <compare_double>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d107      	bne.n	8001436 <print_number+0x116>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 8001426:	f107 0014 	add.w	r0, r7, #20
 800142a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800142e:	492c      	ldr	r1, [pc, #176]	@ (80014e0 <print_number+0x1c0>)
 8001430:	f012 ff38 	bl	80142a4 <siprintf>
 8001434:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 8001436:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001438:	2b00      	cmp	r3, #0
 800143a:	db02      	blt.n	8001442 <print_number+0x122>
 800143c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800143e:	2b19      	cmp	r3, #25
 8001440:	dd01      	ble.n	8001446 <print_number+0x126>
    {
        return false;
 8001442:	2300      	movs	r3, #0
 8001444:	e039      	b.n	80014ba <print_number+0x19a>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8001446:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001448:	3301      	adds	r3, #1
 800144a:	4619      	mov	r1, r3
 800144c:	6838      	ldr	r0, [r7, #0]
 800144e:	f7ff fe6b 	bl	8001128 <ensure>
 8001452:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 8001454:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <print_number+0x13e>
    {
        return false;
 800145a:	2300      	movs	r3, #0
 800145c:	e02d      	b.n	80014ba <print_number+0x19a>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 800145e:	2300      	movs	r3, #0
 8001460:	643b      	str	r3, [r7, #64]	@ 0x40
 8001462:	e01a      	b.n	800149a <print_number+0x17a>
    {
        if (number_buffer[i] == decimal_point)
 8001464:	f107 0214 	add.w	r2, r7, #20
 8001468:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800146a:	4413      	add	r3, r2
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001472:	429a      	cmp	r2, r3
 8001474:	d105      	bne.n	8001482 <print_number+0x162>
        {
            output_pointer[i] = '.';
 8001476:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001478:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800147a:	4413      	add	r3, r2
 800147c:	222e      	movs	r2, #46	@ 0x2e
 800147e:	701a      	strb	r2, [r3, #0]
            continue;
 8001480:	e008      	b.n	8001494 <print_number+0x174>
        }

        output_pointer[i] = number_buffer[i];
 8001482:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001484:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001486:	4413      	add	r3, r2
 8001488:	f107 0114 	add.w	r1, r7, #20
 800148c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800148e:	440a      	add	r2, r1
 8001490:	7812      	ldrb	r2, [r2, #0]
 8001492:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 8001494:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001496:	3301      	adds	r3, #1
 8001498:	643b      	str	r3, [r7, #64]	@ 0x40
 800149a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800149c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800149e:	429a      	cmp	r2, r3
 80014a0:	d3e0      	bcc.n	8001464 <print_number+0x144>
    }
    output_pointer[i] = '\0';
 80014a2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80014a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014a6:	4413      	add	r3, r2
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	689a      	ldr	r2, [r3, #8]
 80014b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014b2:	441a      	add	r2, r3
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	609a      	str	r2, [r3, #8]

    return true;
 80014b8:	2301      	movs	r3, #1
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3748      	adds	r7, #72	@ 0x48
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	f3af 8000 	nop.w
 80014c8:	ffffffff 	.word	0xffffffff
 80014cc:	7fefffff 	.word	0x7fefffff
 80014d0:	08016eec 	.word	0x08016eec
 80014d4:	08016ef4 	.word	0x08016ef4
 80014d8:	08016ef8 	.word	0x08016ef8
 80014dc:	08016f00 	.word	0x08016f00
 80014e0:	08016f04 	.word	0x08016f04

080014e4 <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b088      	sub	sp, #32
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 80014fe:	2300      	movs	r3, #0
 8001500:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d101      	bne.n	800150c <print_string_ptr+0x28>
    {
        return false;
 8001508:	2300      	movs	r3, #0
 800150a:	e110      	b.n	800172e <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d111      	bne.n	8001536 <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 8001512:	2103      	movs	r1, #3
 8001514:	6838      	ldr	r0, [r7, #0]
 8001516:	f7ff fe07 	bl	8001128 <ensure>
 800151a:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <print_string_ptr+0x42>
        {
            return false;
 8001522:	2300      	movs	r3, #0
 8001524:	e103      	b.n	800172e <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	4a83      	ldr	r2, [pc, #524]	@ (8001738 <print_string_ptr+0x254>)
 800152a:	8811      	ldrh	r1, [r2, #0]
 800152c:	7892      	ldrb	r2, [r2, #2]
 800152e:	8019      	strh	r1, [r3, #0]
 8001530:	709a      	strb	r2, [r3, #2]

        return true;
 8001532:	2301      	movs	r3, #1
 8001534:	e0fb      	b.n	800172e <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	61fb      	str	r3, [r7, #28]
 800153a:	e024      	b.n	8001586 <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	2b22      	cmp	r3, #34	@ 0x22
 8001542:	dc0f      	bgt.n	8001564 <print_string_ptr+0x80>
 8001544:	2b08      	cmp	r3, #8
 8001546:	db13      	blt.n	8001570 <print_string_ptr+0x8c>
 8001548:	3b08      	subs	r3, #8
 800154a:	4a7c      	ldr	r2, [pc, #496]	@ (800173c <print_string_ptr+0x258>)
 800154c:	fa22 f303 	lsr.w	r3, r2, r3
 8001550:	f003 0301 	and.w	r3, r3, #1
 8001554:	2b00      	cmp	r3, #0
 8001556:	bf14      	ite	ne
 8001558:	2301      	movne	r3, #1
 800155a:	2300      	moveq	r3, #0
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b00      	cmp	r3, #0
 8001560:	d102      	bne.n	8001568 <print_string_ptr+0x84>
 8001562:	e005      	b.n	8001570 <print_string_ptr+0x8c>
 8001564:	2b5c      	cmp	r3, #92	@ 0x5c
 8001566:	d103      	bne.n	8001570 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	3301      	adds	r3, #1
 800156c:	617b      	str	r3, [r7, #20]
                break;
 800156e:	e007      	b.n	8001580 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b1f      	cmp	r3, #31
 8001576:	d802      	bhi.n	800157e <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	3305      	adds	r3, #5
 800157c:	617b      	str	r3, [r7, #20]
                }
                break;
 800157e:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	3301      	adds	r3, #1
 8001584:	61fb      	str	r3, [r7, #28]
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1d6      	bne.n	800153c <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 800158e:	69fa      	ldr	r2, [r7, #28]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	461a      	mov	r2, r3
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	4413      	add	r3, r2
 800159a:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	3303      	adds	r3, #3
 80015a0:	4619      	mov	r1, r3
 80015a2:	6838      	ldr	r0, [r7, #0]
 80015a4:	f7ff fdc0 	bl	8001128 <ensure>
 80015a8:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d101      	bne.n	80015b4 <print_string_ptr+0xd0>
    {
        return false;
 80015b0:	2300      	movs	r3, #0
 80015b2:	e0bc      	b.n	800172e <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d117      	bne.n	80015ea <print_string_ptr+0x106>
    {
        output[0] = '\"';
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	2222      	movs	r2, #34	@ 0x22
 80015be:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	3301      	adds	r3, #1
 80015c4:	68fa      	ldr	r2, [r7, #12]
 80015c6:	6879      	ldr	r1, [r7, #4]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f013 f858 	bl	801467e <memcpy>
        output[output_length + 1] = '\"';
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	3301      	adds	r3, #1
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	4413      	add	r3, r2
 80015d6:	2222      	movs	r2, #34	@ 0x22
 80015d8:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	3302      	adds	r3, #2
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	4413      	add	r3, r2
 80015e2:	2200      	movs	r2, #0
 80015e4:	701a      	strb	r2, [r3, #0]

        return true;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e0a1      	b.n	800172e <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	2222      	movs	r2, #34	@ 0x22
 80015ee:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	3301      	adds	r3, #1
 80015f4:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	61fb      	str	r3, [r7, #28]
 80015fa:	e086      	b.n	800170a <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b1f      	cmp	r3, #31
 8001602:	d90c      	bls.n	800161e <print_string_ptr+0x13a>
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b22      	cmp	r3, #34	@ 0x22
 800160a:	d008      	beq.n	800161e <print_string_ptr+0x13a>
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	2b5c      	cmp	r3, #92	@ 0x5c
 8001612:	d004      	beq.n	800161e <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	781a      	ldrb	r2, [r3, #0]
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	701a      	strb	r2, [r3, #0]
 800161c:	e06f      	b.n	80016fe <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	1c5a      	adds	r2, r3, #1
 8001622:	61ba      	str	r2, [r7, #24]
 8001624:	225c      	movs	r2, #92	@ 0x5c
 8001626:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b22      	cmp	r3, #34	@ 0x22
 800162e:	dc3d      	bgt.n	80016ac <print_string_ptr+0x1c8>
 8001630:	2b08      	cmp	r3, #8
 8001632:	db59      	blt.n	80016e8 <print_string_ptr+0x204>
 8001634:	3b08      	subs	r3, #8
 8001636:	2b1a      	cmp	r3, #26
 8001638:	d856      	bhi.n	80016e8 <print_string_ptr+0x204>
 800163a:	a201      	add	r2, pc, #4	@ (adr r2, 8001640 <print_string_ptr+0x15c>)
 800163c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001640:	080016c1 	.word	0x080016c1
 8001644:	080016e1 	.word	0x080016e1
 8001648:	080016d1 	.word	0x080016d1
 800164c:	080016e9 	.word	0x080016e9
 8001650:	080016c9 	.word	0x080016c9
 8001654:	080016d9 	.word	0x080016d9
 8001658:	080016e9 	.word	0x080016e9
 800165c:	080016e9 	.word	0x080016e9
 8001660:	080016e9 	.word	0x080016e9
 8001664:	080016e9 	.word	0x080016e9
 8001668:	080016e9 	.word	0x080016e9
 800166c:	080016e9 	.word	0x080016e9
 8001670:	080016e9 	.word	0x080016e9
 8001674:	080016e9 	.word	0x080016e9
 8001678:	080016e9 	.word	0x080016e9
 800167c:	080016e9 	.word	0x080016e9
 8001680:	080016e9 	.word	0x080016e9
 8001684:	080016e9 	.word	0x080016e9
 8001688:	080016e9 	.word	0x080016e9
 800168c:	080016e9 	.word	0x080016e9
 8001690:	080016e9 	.word	0x080016e9
 8001694:	080016e9 	.word	0x080016e9
 8001698:	080016e9 	.word	0x080016e9
 800169c:	080016e9 	.word	0x080016e9
 80016a0:	080016e9 	.word	0x080016e9
 80016a4:	080016e9 	.word	0x080016e9
 80016a8:	080016b9 	.word	0x080016b9
 80016ac:	2b5c      	cmp	r3, #92	@ 0x5c
 80016ae:	d11b      	bne.n	80016e8 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	225c      	movs	r2, #92	@ 0x5c
 80016b4:	701a      	strb	r2, [r3, #0]
                    break;
 80016b6:	e022      	b.n	80016fe <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	2222      	movs	r2, #34	@ 0x22
 80016bc:	701a      	strb	r2, [r3, #0]
                    break;
 80016be:	e01e      	b.n	80016fe <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	2262      	movs	r2, #98	@ 0x62
 80016c4:	701a      	strb	r2, [r3, #0]
                    break;
 80016c6:	e01a      	b.n	80016fe <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	2266      	movs	r2, #102	@ 0x66
 80016cc:	701a      	strb	r2, [r3, #0]
                    break;
 80016ce:	e016      	b.n	80016fe <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	226e      	movs	r2, #110	@ 0x6e
 80016d4:	701a      	strb	r2, [r3, #0]
                    break;
 80016d6:	e012      	b.n	80016fe <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	2272      	movs	r2, #114	@ 0x72
 80016dc:	701a      	strb	r2, [r3, #0]
                    break;
 80016de:	e00e      	b.n	80016fe <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	2274      	movs	r2, #116	@ 0x74
 80016e4:	701a      	strb	r2, [r3, #0]
                    break;
 80016e6:	e00a      	b.n	80016fe <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	461a      	mov	r2, r3
 80016ee:	4914      	ldr	r1, [pc, #80]	@ (8001740 <print_string_ptr+0x25c>)
 80016f0:	69b8      	ldr	r0, [r7, #24]
 80016f2:	f012 fdd7 	bl	80142a4 <siprintf>
                    output_pointer += 4;
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	3304      	adds	r3, #4
 80016fa:	61bb      	str	r3, [r7, #24]
                    break;
 80016fc:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	3301      	adds	r3, #1
 8001702:	61fb      	str	r3, [r7, #28]
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	3301      	adds	r3, #1
 8001708:	61bb      	str	r3, [r7, #24]
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	f47f af74 	bne.w	80015fc <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	3301      	adds	r3, #1
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	4413      	add	r3, r2
 800171c:	2222      	movs	r2, #34	@ 0x22
 800171e:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	3302      	adds	r3, #2
 8001724:	693a      	ldr	r2, [r7, #16]
 8001726:	4413      	add	r3, r2
 8001728:	2200      	movs	r2, #0
 800172a:	701a      	strb	r2, [r3, #0]

    return true;
 800172c:	2301      	movs	r3, #1
}
 800172e:	4618      	mov	r0, r3
 8001730:	3720      	adds	r7, #32
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	08016f0c 	.word	0x08016f0c
 800173c:	04000037 	.word	0x04000037
 8001740:	08016f10 	.word	0x08016f10

08001744 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	6839      	ldr	r1, [r7, #0]
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fec5 	bl	80014e4 <print_string_ptr>
 800175a:	4603      	mov	r3, r0
}
 800175c:	4618      	mov	r0, r3
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08e      	sub	sp, #56	@ 0x38
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 8001770:	2300      	movs	r3, #0
 8001772:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 8001774:	f107 0310 	add.w	r3, r7, #16
 8001778:	2224      	movs	r2, #36	@ 0x24
 800177a:	2100      	movs	r1, #0
 800177c:	4618      	mov	r0, r3
 800177e:	f012 feb9 	bl	80144f4 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a3b      	ldr	r2, [pc, #236]	@ (8001874 <print+0x110>)
 8001788:	6812      	ldr	r2, [r2, #0]
 800178a:	4610      	mov	r0, r2
 800178c:	4798      	blx	r3
 800178e:	4603      	mov	r3, r0
 8001790:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 8001792:	4b38      	ldr	r3, [pc, #224]	@ (8001874 <print+0x110>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80017a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d042      	beq.n	8001834 <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 80017ae:	f107 0310 	add.w	r3, r7, #16
 80017b2:	4619      	mov	r1, r3
 80017b4:	68f8      	ldr	r0, [r7, #12]
 80017b6:	f000 f86f 	bl	8001898 <print_value>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d03b      	beq.n	8001838 <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 80017c0:	f107 0310 	add.w	r3, r7, #16
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff fd49 	bl	800125c <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d00d      	beq.n	80017ee <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	6938      	ldr	r0, [r7, #16]
 80017d8:	69ba      	ldr	r2, [r7, #24]
 80017da:	3201      	adds	r2, #1
 80017dc:	4611      	mov	r1, r2
 80017de:	4798      	blx	r3
 80017e0:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 80017e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d029      	beq.n	800183c <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	613b      	str	r3, [r7, #16]
 80017ec:	e020      	b.n	8001830 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	3201      	adds	r2, #1
 80017f6:	4610      	mov	r0, r2
 80017f8:	4798      	blx	r3
 80017fa:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 80017fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d01e      	beq.n	8001840 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 8001802:	6939      	ldr	r1, [r7, #16]
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	1c5a      	adds	r2, r3, #1
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	4293      	cmp	r3, r2
 800180c:	bf28      	it	cs
 800180e:	4613      	movcs	r3, r2
 8001810:	461a      	mov	r2, r3
 8001812:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001814:	f012 ff33 	bl	801467e <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800181c:	4413      	add	r3, r2
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	4610      	mov	r0, r2
 800182a:	4798      	blx	r3
        buffer->buffer = NULL;
 800182c:	2300      	movs	r3, #0
 800182e:	613b      	str	r3, [r7, #16]
    }

    return printed;
 8001830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001832:	e01a      	b.n	800186a <print+0x106>
        goto fail;
 8001834:	bf00      	nop
 8001836:	e004      	b.n	8001842 <print+0xde>
        goto fail;
 8001838:	bf00      	nop
 800183a:	e002      	b.n	8001842 <print+0xde>
            goto fail;
 800183c:	bf00      	nop
 800183e:	e000      	b.n	8001842 <print+0xde>
            goto fail;
 8001840:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d006      	beq.n	8001856 <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	693a      	ldr	r2, [r7, #16]
 800184e:	4610      	mov	r0, r2
 8001850:	4798      	blx	r3
        buffer->buffer = NULL;
 8001852:	2300      	movs	r3, #0
 8001854:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 8001856:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001858:	2b00      	cmp	r3, #0
 800185a:	d005      	beq.n	8001868 <print+0x104>
    {
        hooks->deallocate(printed);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001862:	4798      	blx	r3
        printed = NULL;
 8001864:	2300      	movs	r3, #0
 8001866:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3738      	adds	r7, #56	@ 0x38
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	08017300 	.word	0x08017300

08001878 <cJSON_PrintUnformatted>:
{
    return (char*)print(item, true, &global_hooks);
}

CJSON_PUBLIC(char *) cJSON_PrintUnformatted(const cJSON *item)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false, &global_hooks);
 8001880:	4a04      	ldr	r2, [pc, #16]	@ (8001894 <cJSON_PrintUnformatted+0x1c>)
 8001882:	2100      	movs	r1, #0
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f7ff ff6d 	bl	8001764 <print>
 800188a:	4603      	mov	r3, r0
}
 800188c:	4618      	mov	r0, r3
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	2400001c 	.word	0x2400001c

08001898 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d002      	beq.n	80018b2 <print_value+0x1a>
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d101      	bne.n	80018b6 <print_value+0x1e>
    {
        return false;
 80018b2:	2300      	movs	r3, #0
 80018b4:	e0c9      	b.n	8001a4a <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	2b80      	cmp	r3, #128	@ 0x80
 80018be:	f000 808e 	beq.w	80019de <print_value+0x146>
 80018c2:	2b80      	cmp	r3, #128	@ 0x80
 80018c4:	f300 80c0 	bgt.w	8001a48 <print_value+0x1b0>
 80018c8:	2b20      	cmp	r3, #32
 80018ca:	dc49      	bgt.n	8001960 <print_value+0xc8>
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	f340 80bb 	ble.w	8001a48 <print_value+0x1b0>
 80018d2:	3b01      	subs	r3, #1
 80018d4:	2b1f      	cmp	r3, #31
 80018d6:	f200 80b7 	bhi.w	8001a48 <print_value+0x1b0>
 80018da:	a201      	add	r2, pc, #4	@ (adr r2, 80018e0 <print_value+0x48>)
 80018dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e0:	0800198b 	.word	0x0800198b
 80018e4:	080019af 	.word	0x080019af
 80018e8:	08001a49 	.word	0x08001a49
 80018ec:	08001967 	.word	0x08001967
 80018f0:	08001a49 	.word	0x08001a49
 80018f4:	08001a49 	.word	0x08001a49
 80018f8:	08001a49 	.word	0x08001a49
 80018fc:	080019d3 	.word	0x080019d3
 8001900:	08001a49 	.word	0x08001a49
 8001904:	08001a49 	.word	0x08001a49
 8001908:	08001a49 	.word	0x08001a49
 800190c:	08001a49 	.word	0x08001a49
 8001910:	08001a49 	.word	0x08001a49
 8001914:	08001a49 	.word	0x08001a49
 8001918:	08001a49 	.word	0x08001a49
 800191c:	08001a25 	.word	0x08001a25
 8001920:	08001a49 	.word	0x08001a49
 8001924:	08001a49 	.word	0x08001a49
 8001928:	08001a49 	.word	0x08001a49
 800192c:	08001a49 	.word	0x08001a49
 8001930:	08001a49 	.word	0x08001a49
 8001934:	08001a49 	.word	0x08001a49
 8001938:	08001a49 	.word	0x08001a49
 800193c:	08001a49 	.word	0x08001a49
 8001940:	08001a49 	.word	0x08001a49
 8001944:	08001a49 	.word	0x08001a49
 8001948:	08001a49 	.word	0x08001a49
 800194c:	08001a49 	.word	0x08001a49
 8001950:	08001a49 	.word	0x08001a49
 8001954:	08001a49 	.word	0x08001a49
 8001958:	08001a49 	.word	0x08001a49
 800195c:	08001a31 	.word	0x08001a31
 8001960:	2b40      	cmp	r3, #64	@ 0x40
 8001962:	d06b      	beq.n	8001a3c <print_value+0x1a4>
 8001964:	e070      	b.n	8001a48 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 8001966:	2105      	movs	r1, #5
 8001968:	6838      	ldr	r0, [r7, #0]
 800196a:	f7ff fbdd 	bl	8001128 <ensure>
 800196e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d101      	bne.n	800197a <print_value+0xe2>
            {
                return false;
 8001976:	2300      	movs	r3, #0
 8001978:	e067      	b.n	8001a4a <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	4a35      	ldr	r2, [pc, #212]	@ (8001a54 <print_value+0x1bc>)
 800197e:	6810      	ldr	r0, [r2, #0]
 8001980:	6018      	str	r0, [r3, #0]
 8001982:	7912      	ldrb	r2, [r2, #4]
 8001984:	711a      	strb	r2, [r3, #4]
            return true;
 8001986:	2301      	movs	r3, #1
 8001988:	e05f      	b.n	8001a4a <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 800198a:	2106      	movs	r1, #6
 800198c:	6838      	ldr	r0, [r7, #0]
 800198e:	f7ff fbcb 	bl	8001128 <ensure>
 8001992:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <print_value+0x106>
            {
                return false;
 800199a:	2300      	movs	r3, #0
 800199c:	e055      	b.n	8001a4a <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	4a2d      	ldr	r2, [pc, #180]	@ (8001a58 <print_value+0x1c0>)
 80019a2:	6810      	ldr	r0, [r2, #0]
 80019a4:	6018      	str	r0, [r3, #0]
 80019a6:	8892      	ldrh	r2, [r2, #4]
 80019a8:	809a      	strh	r2, [r3, #4]
            return true;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e04d      	b.n	8001a4a <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 80019ae:	2105      	movs	r1, #5
 80019b0:	6838      	ldr	r0, [r7, #0]
 80019b2:	f7ff fbb9 	bl	8001128 <ensure>
 80019b6:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d101      	bne.n	80019c2 <print_value+0x12a>
            {
                return false;
 80019be:	2300      	movs	r3, #0
 80019c0:	e043      	b.n	8001a4a <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	4a25      	ldr	r2, [pc, #148]	@ (8001a5c <print_value+0x1c4>)
 80019c6:	6810      	ldr	r0, [r2, #0]
 80019c8:	6018      	str	r0, [r3, #0]
 80019ca:	7912      	ldrb	r2, [r2, #4]
 80019cc:	711a      	strb	r2, [r3, #4]
            return true;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e03b      	b.n	8001a4a <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 80019d2:	6839      	ldr	r1, [r7, #0]
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f7ff fca3 	bl	8001320 <print_number>
 80019da:	4603      	mov	r3, r0
 80019dc:	e035      	b.n	8001a4a <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	691b      	ldr	r3, [r3, #16]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d101      	bne.n	80019ee <print_value+0x156>
            {
                return false;
 80019ea:	2300      	movs	r3, #0
 80019ec:	e02d      	b.n	8001a4a <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fcc4 	bl	8000380 <strlen>
 80019f8:	4603      	mov	r3, r0
 80019fa:	3301      	adds	r3, #1
 80019fc:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 80019fe:	68b9      	ldr	r1, [r7, #8]
 8001a00:	6838      	ldr	r0, [r7, #0]
 8001a02:	f7ff fb91 	bl	8001128 <ensure>
 8001a06:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d101      	bne.n	8001a12 <print_value+0x17a>
            {
                return false;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	e01b      	b.n	8001a4a <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	691b      	ldr	r3, [r3, #16]
 8001a16:	68ba      	ldr	r2, [r7, #8]
 8001a18:	4619      	mov	r1, r3
 8001a1a:	68f8      	ldr	r0, [r7, #12]
 8001a1c:	f012 fe2f 	bl	801467e <memcpy>
            return true;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e012      	b.n	8001a4a <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 8001a24:	6839      	ldr	r1, [r7, #0]
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f7ff fe8c 	bl	8001744 <print_string>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	e00c      	b.n	8001a4a <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 8001a30:	6839      	ldr	r1, [r7, #0]
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f000 f814 	bl	8001a60 <print_array>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	e006      	b.n	8001a4a <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 8001a3c:	6839      	ldr	r1, [r7, #0]
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 f894 	bl	8001b6c <print_object>
 8001a44:	4603      	mov	r3, r0
 8001a46:	e000      	b.n	8001a4a <print_value+0x1b2>

        default:
            return false;
 8001a48:	2300      	movs	r3, #0
    }
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	08016eec 	.word	0x08016eec
 8001a58:	08016f1c 	.word	0x08016f1c
 8001a5c:	08016f24 	.word	0x08016f24

08001a60 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <print_array+0x22>
    {
        return false;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	e070      	b.n	8001b64 <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 8001a82:	2101      	movs	r1, #1
 8001a84:	6838      	ldr	r0, [r7, #0]
 8001a86:	f7ff fb4f 	bl	8001128 <ensure>
 8001a8a:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d101      	bne.n	8001a96 <print_array+0x36>
    {
        return false;
 8001a92:	2300      	movs	r3, #0
 8001a94:	e066      	b.n	8001b64 <print_array+0x104>
    }

    *output_pointer = '[';
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	225b      	movs	r2, #91	@ 0x5b
 8001a9a:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	1c5a      	adds	r2, r3, #1
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	1c5a      	adds	r2, r3, #1
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8001ab0:	e03d      	b.n	8001b2e <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 8001ab2:	6839      	ldr	r1, [r7, #0]
 8001ab4:	6938      	ldr	r0, [r7, #16]
 8001ab6:	f7ff feef 	bl	8001898 <print_value>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d101      	bne.n	8001ac4 <print_array+0x64>
        {
            return false;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	e04f      	b.n	8001b64 <print_array+0x104>
        }
        update_offset(output_buffer);
 8001ac4:	6838      	ldr	r0, [r7, #0]
 8001ac6:	f7ff fbc9 	bl	800125c <update_offset>
        if (current_element->next)
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d02a      	beq.n	8001b28 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <print_array+0x7e>
 8001ada:	2302      	movs	r3, #2
 8001adc:	e000      	b.n	8001ae0 <print_array+0x80>
 8001ade:	2301      	movs	r3, #1
 8001ae0:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	6838      	ldr	r0, [r7, #0]
 8001aea:	f7ff fb1d 	bl	8001128 <ensure>
 8001aee:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d101      	bne.n	8001afa <print_array+0x9a>
            {
                return false;
 8001af6:	2300      	movs	r3, #0
 8001af8:	e034      	b.n	8001b64 <print_array+0x104>
            }
            *output_pointer++ = ',';
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	1c5a      	adds	r2, r3, #1
 8001afe:	617a      	str	r2, [r7, #20]
 8001b00:	222c      	movs	r2, #44	@ 0x2c
 8001b02:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	695b      	ldr	r3, [r3, #20]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d004      	beq.n	8001b16 <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	1c5a      	adds	r2, r3, #1
 8001b10:	617a      	str	r2, [r7, #20]
 8001b12:	2220      	movs	r2, #32
 8001b14:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	689a      	ldr	r2, [r3, #8]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	441a      	add	r2, r3
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d1be      	bne.n	8001ab2 <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 8001b34:	2102      	movs	r1, #2
 8001b36:	6838      	ldr	r0, [r7, #0]
 8001b38:	f7ff faf6 	bl	8001128 <ensure>
 8001b3c:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d101      	bne.n	8001b48 <print_array+0xe8>
    {
        return false;
 8001b44:	2300      	movs	r3, #0
 8001b46:	e00d      	b.n	8001b64 <print_array+0x104>
    }
    *output_pointer++ = ']';
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	1c5a      	adds	r2, r3, #1
 8001b4c:	617a      	str	r2, [r7, #20]
 8001b4e:	225d      	movs	r2, #93	@ 0x5d
 8001b50:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	2200      	movs	r2, #0
 8001b56:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	1e5a      	subs	r2, r3, #1
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	60da      	str	r2, [r3, #12]

    return true;
 8001b62:	2301      	movs	r3, #1
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3718      	adds	r7, #24
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b088      	sub	sp, #32
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <print_object+0x22>
    {
        return false;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	e108      	b.n	8001da0 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <print_object+0x2e>
 8001b96:	2302      	movs	r3, #2
 8001b98:	e000      	b.n	8001b9c <print_object+0x30>
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	6838      	ldr	r0, [r7, #0]
 8001ba6:	f7ff fabf 	bl	8001128 <ensure>
 8001baa:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d101      	bne.n	8001bb6 <print_object+0x4a>
    {
        return false;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	e0f4      	b.n	8001da0 <print_object+0x234>
    }

    *output_pointer++ = '{';
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	1c5a      	adds	r2, r3, #1
 8001bba:	61fa      	str	r2, [r7, #28]
 8001bbc:	227b      	movs	r2, #123	@ 0x7b
 8001bbe:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	1c5a      	adds	r2, r3, #1
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	695b      	ldr	r3, [r3, #20]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d004      	beq.n	8001bdc <print_object+0x70>
    {
        *output_pointer++ = '\n';
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	1c5a      	adds	r2, r3, #1
 8001bd6:	61fa      	str	r2, [r7, #28]
 8001bd8:	220a      	movs	r2, #10
 8001bda:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	689a      	ldr	r2, [r3, #8]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	441a      	add	r2, r3
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	609a      	str	r2, [r3, #8]

    while (current_item)
 8001be8:	e0a0      	b.n	8001d2c <print_object+0x1c0>
    {
        if (output_buffer->format)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	695b      	ldr	r3, [r3, #20]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d022      	beq.n	8001c38 <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	6838      	ldr	r0, [r7, #0]
 8001bfa:	f7ff fa95 	bl	8001128 <ensure>
 8001bfe:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d101      	bne.n	8001c0a <print_object+0x9e>
            {
                return false;
 8001c06:	2300      	movs	r3, #0
 8001c08:	e0ca      	b.n	8001da0 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	617b      	str	r3, [r7, #20]
 8001c0e:	e007      	b.n	8001c20 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	1c5a      	adds	r2, r3, #1
 8001c14:	61fa      	str	r2, [r7, #28]
 8001c16:	2209      	movs	r2, #9
 8001c18:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	697a      	ldr	r2, [r7, #20]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d3f2      	bcc.n	8001c10 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	689a      	ldr	r2, [r3, #8]
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	441a      	add	r2, r3
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	6a1b      	ldr	r3, [r3, #32]
 8001c3c:	6839      	ldr	r1, [r7, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff fc50 	bl	80014e4 <print_string_ptr>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <print_object+0xe2>
        {
            return false;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	e0a8      	b.n	8001da0 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001c4e:	6838      	ldr	r0, [r7, #0]
 8001c50:	f7ff fb04 	bl	800125c <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	695b      	ldr	r3, [r3, #20]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <print_object+0xf4>
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	e000      	b.n	8001c62 <print_object+0xf6>
 8001c60:	2301      	movs	r3, #1
 8001c62:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8001c64:	68f9      	ldr	r1, [r7, #12]
 8001c66:	6838      	ldr	r0, [r7, #0]
 8001c68:	f7ff fa5e 	bl	8001128 <ensure>
 8001c6c:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d101      	bne.n	8001c78 <print_object+0x10c>
        {
            return false;
 8001c74:	2300      	movs	r3, #0
 8001c76:	e093      	b.n	8001da0 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	1c5a      	adds	r2, r3, #1
 8001c7c:	61fa      	str	r2, [r7, #28]
 8001c7e:	223a      	movs	r2, #58	@ 0x3a
 8001c80:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	695b      	ldr	r3, [r3, #20]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d004      	beq.n	8001c94 <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	1c5a      	adds	r2, r3, #1
 8001c8e:	61fa      	str	r2, [r7, #28]
 8001c90:	2209      	movs	r2, #9
 8001c92:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	689a      	ldr	r2, [r3, #8]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	441a      	add	r2, r3
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8001ca0:	6839      	ldr	r1, [r7, #0]
 8001ca2:	69b8      	ldr	r0, [r7, #24]
 8001ca4:	f7ff fdf8 	bl	8001898 <print_value>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d101      	bne.n	8001cb2 <print_object+0x146>
        {
            return false;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	e076      	b.n	8001da0 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001cb2:	6838      	ldr	r0, [r7, #0]
 8001cb4:	f7ff fad2 	bl	800125c <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	695b      	ldr	r3, [r3, #20]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <print_object+0x158>
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	e000      	b.n	8001cc6 <print_object+0x15a>
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <print_object+0x166>
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e000      	b.n	8001cd4 <print_object+0x168>
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	4413      	add	r3, r2
 8001cd6:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	4619      	mov	r1, r3
 8001cde:	6838      	ldr	r0, [r7, #0]
 8001ce0:	f7ff fa22 	bl	8001128 <ensure>
 8001ce4:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d101      	bne.n	8001cf0 <print_object+0x184>
        {
            return false;
 8001cec:	2300      	movs	r3, #0
 8001cee:	e057      	b.n	8001da0 <print_object+0x234>
        }
        if (current_item->next)
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d004      	beq.n	8001d02 <print_object+0x196>
        {
            *output_pointer++ = ',';
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	1c5a      	adds	r2, r3, #1
 8001cfc:	61fa      	str	r2, [r7, #28]
 8001cfe:	222c      	movs	r2, #44	@ 0x2c
 8001d00:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	695b      	ldr	r3, [r3, #20]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d004      	beq.n	8001d14 <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	1c5a      	adds	r2, r3, #1
 8001d0e:	61fa      	str	r2, [r7, #28]
 8001d10:	220a      	movs	r2, #10
 8001d12:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	2200      	movs	r2, #0
 8001d18:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	689a      	ldr	r2, [r3, #8]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	441a      	add	r2, r3
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f47f af5b 	bne.w	8001bea <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	695b      	ldr	r3, [r3, #20]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d003      	beq.n	8001d44 <print_object+0x1d8>
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	3301      	adds	r3, #1
 8001d42:	e000      	b.n	8001d46 <print_object+0x1da>
 8001d44:	2302      	movs	r3, #2
 8001d46:	4619      	mov	r1, r3
 8001d48:	6838      	ldr	r0, [r7, #0]
 8001d4a:	f7ff f9ed 	bl	8001128 <ensure>
 8001d4e:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d101      	bne.n	8001d5a <print_object+0x1ee>
    {
        return false;
 8001d56:	2300      	movs	r3, #0
 8001d58:	e022      	b.n	8001da0 <print_object+0x234>
    }
    if (output_buffer->format)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	695b      	ldr	r3, [r3, #20]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d010      	beq.n	8001d84 <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001d62:	2300      	movs	r3, #0
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	e007      	b.n	8001d78 <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	1c5a      	adds	r2, r3, #1
 8001d6c:	61fa      	str	r2, [r7, #28]
 8001d6e:	2209      	movs	r2, #9
 8001d70:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	3301      	adds	r3, #1
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	3b01      	subs	r3, #1
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d3f1      	bcc.n	8001d68 <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	1c5a      	adds	r2, r3, #1
 8001d88:	61fa      	str	r2, [r7, #28]
 8001d8a:	227d      	movs	r2, #125	@ 0x7d
 8001d8c:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	2200      	movs	r2, #0
 8001d92:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	1e5a      	subs	r2, r3, #1
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	60da      	str	r2, [r3, #12]

    return true;
 8001d9e:	2301      	movs	r3, #1
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3720      	adds	r7, #32
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	683a      	ldr	r2, [r7, #0]
 8001db6:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	605a      	str	r2, [r3, #4]
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr

08001dca <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b084      	sub	sp, #16
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
 8001dd2:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d006      	beq.n	8001dec <add_item_to_array+0x22>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d003      	beq.n	8001dec <add_item_to_array+0x22>
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d101      	bne.n	8001df0 <add_item_to_array+0x26>
    {
        return false;
 8001dec:	2300      	movs	r3, #0
 8001dee:	e01e      	b.n	8001e2e <add_item_to_array+0x64>
    }

    child = array->child;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d109      	bne.n	8001e10 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	683a      	ldr	r2, [r7, #0]
 8001e06:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	e00d      	b.n	8001e2c <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d009      	beq.n	8001e2c <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	6839      	ldr	r1, [r7, #0]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff ffc2 	bl	8001da8 <suffix_object>
            array->child->prev = item;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	683a      	ldr	r2, [r7, #0]
 8001e2a:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8001e2c:	2301      	movs	r3, #1
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8001e36:	b480      	push	{r7}
 8001e38:	b083      	sub	sp, #12
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8001e3e:	687b      	ldr	r3, [r7, #4]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
 8001e58:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d009      	beq.n	8001e7c <add_item_to_object+0x30>
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d006      	beq.n	8001e7c <add_item_to_object+0x30>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d003      	beq.n	8001e7c <add_item_to_object+0x30>
 8001e74:	68fa      	ldr	r2, [r7, #12]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d101      	bne.n	8001e80 <add_item_to_object+0x34>
    {
        return false;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	e036      	b.n	8001eee <add_item_to_object+0xa2>
    }

    if (constant_key)
 8001e80:	6a3b      	ldr	r3, [r7, #32]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d009      	beq.n	8001e9a <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8001e86:	68b8      	ldr	r0, [r7, #8]
 8001e88:	f7ff ffd5 	bl	8001e36 <cast_away_const>
 8001e8c:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	e00e      	b.n	8001eb8 <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8001e9a:	6839      	ldr	r1, [r7, #0]
 8001e9c:	68b8      	ldr	r0, [r7, #8]
 8001e9e:	f7ff f8ad 	bl	8000ffc <cJSON_strdup>
 8001ea2:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d101      	bne.n	8001eae <add_item_to_object+0x62>
        {
            return false;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	e01f      	b.n	8001eee <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001eb6:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d109      	bne.n	8001ed8 <add_item_to_object+0x8c>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a1b      	ldr	r3, [r3, #32]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d005      	beq.n	8001ed8 <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	6a12      	ldr	r2, [r2, #32]
 8001ed4:	4610      	mov	r0, r2
 8001ed6:	4798      	blx	r3
    }

    item->string = new_key;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	697a      	ldr	r2, [r7, #20]
 8001edc:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8001ee4:	6879      	ldr	r1, [r7, #4]
 8001ee6:	68f8      	ldr	r0, [r7, #12]
 8001ee8:	f7ff ff6f 	bl	8001dca <add_item_to_array>
 8001eec:	4603      	mov	r3, r0
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3718      	adds	r7, #24
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
	...

08001ef8 <cJSON_AddItemToObject>:

CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToObject(cJSON *object, const char *string, cJSON *item)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b086      	sub	sp, #24
 8001efc:	af02      	add	r7, sp, #8
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
    return add_item_to_object(object, string, item, &global_hooks, false);
 8001f04:	2300      	movs	r3, #0
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	4b05      	ldr	r3, [pc, #20]	@ (8001f20 <cJSON_AddItemToObject+0x28>)
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	68b9      	ldr	r1, [r7, #8]
 8001f0e:	68f8      	ldr	r0, [r7, #12]
 8001f10:	f7ff ff9c 	bl	8001e4c <add_item_to_object>
 8001f14:	4603      	mov	r3, r0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	2400001c 	.word	0x2400001c

08001f24 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b088      	sub	sp, #32
 8001f28:	af02      	add	r7, sp, #8
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8001f32:	ed97 0b00 	vldr	d0, [r7]
 8001f36:	f000 f85f 	bl	8001ff8 <cJSON_CreateNumber>
 8001f3a:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	4b09      	ldr	r3, [pc, #36]	@ (8001f68 <cJSON_AddNumberToObject+0x44>)
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	68b9      	ldr	r1, [r7, #8]
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	f7ff ff80 	bl	8001e4c <add_item_to_object>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	e003      	b.n	8001f5e <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8001f56:	6978      	ldr	r0, [r7, #20]
 8001f58:	f7ff f88e 	bl	8001078 <cJSON_Delete>
    return NULL;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3718      	adds	r7, #24
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	2400001c 	.word	0x2400001c

08001f6c <cJSON_AddStringToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddStringToObject(cJSON * const object, const char * const name, const char * const string)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b088      	sub	sp, #32
 8001f70:	af02      	add	r7, sp, #8
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	60b9      	str	r1, [r7, #8]
 8001f76:	607a      	str	r2, [r7, #4]
    cJSON *string_item = cJSON_CreateString(string);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f000 f887 	bl	800208c <cJSON_CreateString>
 8001f7e:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, string_item, &global_hooks, false))
 8001f80:	2300      	movs	r3, #0
 8001f82:	9300      	str	r3, [sp, #0]
 8001f84:	4b09      	ldr	r3, [pc, #36]	@ (8001fac <cJSON_AddStringToObject+0x40>)
 8001f86:	697a      	ldr	r2, [r7, #20]
 8001f88:	68b9      	ldr	r1, [r7, #8]
 8001f8a:	68f8      	ldr	r0, [r7, #12]
 8001f8c:	f7ff ff5e 	bl	8001e4c <add_item_to_object>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <cJSON_AddStringToObject+0x2e>
    {
        return string_item;
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	e003      	b.n	8001fa2 <cJSON_AddStringToObject+0x36>
    }

    cJSON_Delete(string_item);
 8001f9a:	6978      	ldr	r0, [r7, #20]
 8001f9c:	f7ff f86c 	bl	8001078 <cJSON_Delete>
    return NULL;
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3718      	adds	r7, #24
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	2400001c 	.word	0x2400001c

08001fb0 <cJSON_AddRawToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddRawToObject(cJSON * const object, const char * const name, const char * const raw)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b088      	sub	sp, #32
 8001fb4:	af02      	add	r7, sp, #8
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]
    cJSON *raw_item = cJSON_CreateRaw(raw);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f000 f88b 	bl	80020d8 <cJSON_CreateRaw>
 8001fc2:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, raw_item, &global_hooks, false))
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	4b09      	ldr	r3, [pc, #36]	@ (8001ff0 <cJSON_AddRawToObject+0x40>)
 8001fca:	697a      	ldr	r2, [r7, #20]
 8001fcc:	68b9      	ldr	r1, [r7, #8]
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f7ff ff3c 	bl	8001e4c <add_item_to_object>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <cJSON_AddRawToObject+0x2e>
    {
        return raw_item;
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	e003      	b.n	8001fe6 <cJSON_AddRawToObject+0x36>
    }

    cJSON_Delete(raw_item);
 8001fde:	6978      	ldr	r0, [r7, #20]
 8001fe0:	f7ff f84a 	bl	8001078 <cJSON_Delete>
    return NULL;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3718      	adds	r7, #24
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	2400001c 	.word	0x2400001c
 8001ff4:	00000000 	.word	0x00000000

08001ff8 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8002002:	4821      	ldr	r0, [pc, #132]	@ (8002088 <cJSON_CreateNumber+0x90>)
 8002004:	f7ff f822 	bl	800104c <cJSON_New_Item>
 8002008:	60f8      	str	r0, [r7, #12]
    if(item)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d02b      	beq.n	8002068 <cJSON_CreateNumber+0x70>
    {
        item->type = cJSON_Number;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2208      	movs	r2, #8
 8002014:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8002016:	68f9      	ldr	r1, [r7, #12]
 8002018:	e9d7 2300 	ldrd	r2, r3, [r7]
 800201c:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8002020:	ed97 7b00 	vldr	d7, [r7]
 8002024:	ed9f 6b14 	vldr	d6, [pc, #80]	@ 8002078 <cJSON_CreateNumber+0x80>
 8002028:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800202c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002030:	db04      	blt.n	800203c <cJSON_CreateNumber+0x44>
        {
            item->valueint = INT_MAX;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002038:	615a      	str	r2, [r3, #20]
 800203a:	e015      	b.n	8002068 <cJSON_CreateNumber+0x70>
        }
        else if (num <= (double)INT_MIN)
 800203c:	ed97 7b00 	vldr	d7, [r7]
 8002040:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8002080 <cJSON_CreateNumber+0x88>
 8002044:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800204c:	d804      	bhi.n	8002058 <cJSON_CreateNumber+0x60>
        {
            item->valueint = INT_MIN;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002054:	615a      	str	r2, [r3, #20]
 8002056:	e007      	b.n	8002068 <cJSON_CreateNumber+0x70>
        }
        else
        {
            item->valueint = (int)num;
 8002058:	ed97 7b00 	vldr	d7, [r7]
 800205c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8002060:	ee17 2a90 	vmov	r2, s15
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8002068:	68fb      	ldr	r3, [r7, #12]
}
 800206a:	4618      	mov	r0, r3
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	f3af 8000 	nop.w
 8002078:	ffc00000 	.word	0xffc00000
 800207c:	41dfffff 	.word	0x41dfffff
 8002080:	00000000 	.word	0x00000000
 8002084:	c1e00000 	.word	0xc1e00000
 8002088:	2400001c 	.word	0x2400001c

0800208c <cJSON_CreateString>:

CJSON_PUBLIC(cJSON *) cJSON_CreateString(const char *string)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8002094:	480f      	ldr	r0, [pc, #60]	@ (80020d4 <cJSON_CreateString+0x48>)
 8002096:	f7fe ffd9 	bl	800104c <cJSON_New_Item>
 800209a:	60f8      	str	r0, [r7, #12]
    if(item)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d012      	beq.n	80020c8 <cJSON_CreateString+0x3c>
    {
        item->type = cJSON_String;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2210      	movs	r2, #16
 80020a6:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)string, &global_hooks);
 80020a8:	490a      	ldr	r1, [pc, #40]	@ (80020d4 <cJSON_CreateString+0x48>)
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7fe ffa6 	bl	8000ffc <cJSON_strdup>
 80020b0:	4602      	mov	r2, r0
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d104      	bne.n	80020c8 <cJSON_CreateString+0x3c>
        {
            cJSON_Delete(item);
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f7fe ffda 	bl	8001078 <cJSON_Delete>
            return NULL;
 80020c4:	2300      	movs	r3, #0
 80020c6:	e000      	b.n	80020ca <cJSON_CreateString+0x3e>
        }
    }

    return item;
 80020c8:	68fb      	ldr	r3, [r7, #12]
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	2400001c 	.word	0x2400001c

080020d8 <cJSON_CreateRaw>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateRaw(const char *raw)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 80020e0:	480f      	ldr	r0, [pc, #60]	@ (8002120 <cJSON_CreateRaw+0x48>)
 80020e2:	f7fe ffb3 	bl	800104c <cJSON_New_Item>
 80020e6:	60f8      	str	r0, [r7, #12]
    if(item)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d012      	beq.n	8002114 <cJSON_CreateRaw+0x3c>
    {
        item->type = cJSON_Raw;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2280      	movs	r2, #128	@ 0x80
 80020f2:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)raw, &global_hooks);
 80020f4:	490a      	ldr	r1, [pc, #40]	@ (8002120 <cJSON_CreateRaw+0x48>)
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7fe ff80 	bl	8000ffc <cJSON_strdup>
 80020fc:	4602      	mov	r2, r0
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d104      	bne.n	8002114 <cJSON_CreateRaw+0x3c>
        {
            cJSON_Delete(item);
 800210a:	68f8      	ldr	r0, [r7, #12]
 800210c:	f7fe ffb4 	bl	8001078 <cJSON_Delete>
            return NULL;
 8002110:	2300      	movs	r3, #0
 8002112:	e000      	b.n	8002116 <cJSON_CreateRaw+0x3e>
        }
    }

    return item;
 8002114:	68fb      	ldr	r3, [r7, #12]
}
 8002116:	4618      	mov	r0, r3
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	2400001c 	.word	0x2400001c

08002124 <cJSON_CreateObject>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 800212a:	4807      	ldr	r0, [pc, #28]	@ (8002148 <cJSON_CreateObject+0x24>)
 800212c:	f7fe ff8e 	bl	800104c <cJSON_New_Item>
 8002130:	6078      	str	r0, [r7, #4]
    if (item)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d002      	beq.n	800213e <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2240      	movs	r2, #64	@ 0x40
 800213c:	60da      	str	r2, [r3, #12]
    }

    return item;
 800213e:	687b      	ldr	r3, [r7, #4]
}
 8002140:	4618      	mov	r0, r3
 8002142:	3708      	adds	r7, #8
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	2400001c 	.word	0x2400001c

0800214c <cJSON_free>:
{
    return global_hooks.allocate(size);
}

CJSON_PUBLIC(void) cJSON_free(void *object)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
    global_hooks.deallocate(object);
 8002154:	4b04      	ldr	r3, [pc, #16]	@ (8002168 <cJSON_free+0x1c>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	4798      	blx	r3
    object = NULL;
 800215c:	2300      	movs	r3, #0
 800215e:	607b      	str	r3, [r7, #4]
}
 8002160:	bf00      	nop
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	2400001c 	.word	0x2400001c

0800216c <SERIAL_Init>:
volatile uint8_t is_connected = 0;

Command_Queue_t command_queue = { 0 };
Command_Context_t current_command = { 0 };

void SERIAL_Init(UART_HandleTypeDef *huart) {
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
	huart_instance = huart;
 8002174:	4a1f      	ldr	r2, [pc, #124]	@ (80021f4 <SERIAL_Init+0x88>)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6013      	str	r3, [r2, #0]

	memset(&command_queue, 0, sizeof(Command_Queue_t));
 800217a:	f644 3294 	movw	r2, #19348	@ 0x4b94
 800217e:	2100      	movs	r1, #0
 8002180:	481d      	ldr	r0, [pc, #116]	@ (80021f8 <SERIAL_Init+0x8c>)
 8002182:	f012 f9b7 	bl	80144f4 <memset>
	command_queue.head = 0;
 8002186:	4b1c      	ldr	r3, [pc, #112]	@ (80021f8 <SERIAL_Init+0x8c>)
 8002188:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800218c:	2200      	movs	r2, #0
 800218e:	f883 2b90 	strb.w	r2, [r3, #2960]	@ 0xb90
	command_queue.tail = 0;
 8002192:	4b19      	ldr	r3, [pc, #100]	@ (80021f8 <SERIAL_Init+0x8c>)
 8002194:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2b91 	strb.w	r2, [r3, #2961]	@ 0xb91
	command_queue.count = 0;
 800219e:	4b16      	ldr	r3, [pc, #88]	@ (80021f8 <SERIAL_Init+0x8c>)
 80021a0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2b92 	strb.w	r2, [r3, #2962]	@ 0xb92

	memset(&current_command, 0, sizeof(Command_Context_t));
 80021aa:	f240 6254 	movw	r2, #1620	@ 0x654
 80021ae:	2100      	movs	r1, #0
 80021b0:	4812      	ldr	r0, [pc, #72]	@ (80021fc <SERIAL_Init+0x90>)
 80021b2:	f012 f99f 	bl	80144f4 <memset>
	current_command.active = 0;
 80021b6:	4b11      	ldr	r3, [pc, #68]	@ (80021fc <SERIAL_Init+0x90>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2651 	strb.w	r2, [r3, #1617]	@ 0x651

	memset(PROTOCOL_RX_Buffer, 0, sizeof(PROTOCOL_RX_Buffer));
 80021be:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
 80021c2:	2100      	movs	r1, #0
 80021c4:	480e      	ldr	r0, [pc, #56]	@ (8002200 <SERIAL_Init+0x94>)
 80021c6:	f012 f995 	bl	80144f4 <memset>
	PROTOCOL_Stream_Index = 0;
 80021ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002204 <SERIAL_Init+0x98>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]

	if (huart_instance != NULL) {
 80021d0:	4b08      	ldr	r3, [pc, #32]	@ (80021f4 <SERIAL_Init+0x88>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d006      	beq.n	80021e6 <SERIAL_Init+0x7a>
		HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 80021d8:	4b06      	ldr	r3, [pc, #24]	@ (80021f4 <SERIAL_Init+0x88>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2201      	movs	r2, #1
 80021de:	490a      	ldr	r1, [pc, #40]	@ (8002208 <SERIAL_Init+0x9c>)
 80021e0:	4618      	mov	r0, r3
 80021e2:	f00e fccb 	bl	8010b7c <HAL_UART_Receive_IT>
	}

	protocol_status = FREE;
 80021e6:	4b09      	ldr	r3, [pc, #36]	@ (800220c <SERIAL_Init+0xa0>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	701a      	strb	r2, [r3, #0]
}
 80021ec:	bf00      	nop
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	24000f54 	.word	0x24000f54
 80021f8:	24000f5c 	.word	0x24000f5c
 80021fc:	24005af0 	.word	0x24005af0
 8002200:	24000348 	.word	0x24000348
 8002204:	24000f4c 	.word	0x24000f4c
 8002208:	24000f48 	.word	0x24000f48
 800220c:	24000f52 	.word	0x24000f52

08002210 <SERIAL_QueueCommand>:

uint8_t SERIAL_QueueCommand(const char *command, const char *answer,
		uint32_t timeout, CommandCallback_t callback) {
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
 800221c:	603b      	str	r3, [r7, #0]
	if (command_queue.count >= CMD_QUEUE_SIZE) {
 800221e:	4b3c      	ldr	r3, [pc, #240]	@ (8002310 <SERIAL_QueueCommand+0x100>)
 8002220:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002224:	f893 3b92 	ldrb.w	r3, [r3, #2962]	@ 0xb92
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b0b      	cmp	r3, #11
 800222c:	d901      	bls.n	8002232 <SERIAL_QueueCommand+0x22>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Command queue full!\r\n");
#endif
		return 0;
 800222e:	2300      	movs	r3, #0
 8002230:	e06a      	b.n	8002308 <SERIAL_QueueCommand+0xf8>
	}

	if (command == NULL || strlen(command) >= MAX_CMD_LENGTH) {
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d006      	beq.n	8002246 <SERIAL_QueueCommand+0x36>
 8002238:	68f8      	ldr	r0, [r7, #12]
 800223a:	f7fe f8a1 	bl	8000380 <strlen>
 800223e:	4603      	mov	r3, r0
 8002240:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002244:	d301      	bcc.n	800224a <SERIAL_QueueCommand+0x3a>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Invalid command!\r\n");
#endif
		return 0;
 8002246:	2300      	movs	r3, #0
 8002248:	e05e      	b.n	8002308 <SERIAL_QueueCommand+0xf8>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800224a:	b672      	cpsid	i
}
 800224c:	bf00      	nop
	}

	__disable_irq();

	Command_Item_t *item = &command_queue.buffer[command_queue.head];
 800224e:	4b30      	ldr	r3, [pc, #192]	@ (8002310 <SERIAL_QueueCommand+0x100>)
 8002250:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002254:	f893 3b90 	ldrb.w	r3, [r3, #2960]	@ 0xb90
 8002258:	b2db      	uxtb	r3, r3
 800225a:	461a      	mov	r2, r3
 800225c:	f240 634c 	movw	r3, #1612	@ 0x64c
 8002260:	fb02 f303 	mul.w	r3, r2, r3
 8002264:	4a2a      	ldr	r2, [pc, #168]	@ (8002310 <SERIAL_QueueCommand+0x100>)
 8002266:	4413      	add	r3, r2
 8002268:	617b      	str	r3, [r7, #20]

	snprintf(item->cmd, MAX_CMD_LENGTH, "%s\r", command);
 800226a:	6978      	ldr	r0, [r7, #20]
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	4a29      	ldr	r2, [pc, #164]	@ (8002314 <SERIAL_QueueCommand+0x104>)
 8002270:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002274:	f011 ffe0 	bl	8014238 <sniprintf>

	if (answer != NULL) {
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00c      	beq.n	8002298 <SERIAL_QueueCommand+0x88>
		strncpy(item->expected_answer, answer, MAX_ANSWER_LENGTH - 1);
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8002284:	223f      	movs	r2, #63	@ 0x3f
 8002286:	68b9      	ldr	r1, [r7, #8]
 8002288:	4618      	mov	r0, r3
 800228a:	f012 f948 	bl	801451e <strncpy>
		item->expected_answer[MAX_ANSWER_LENGTH - 1] = '\0';
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	2200      	movs	r2, #0
 8002292:	f883 263f 	strb.w	r2, [r3, #1599]	@ 0x63f
 8002296:	e003      	b.n	80022a0 <SERIAL_QueueCommand+0x90>
	} else {
		item->expected_answer[0] = '\0';
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 2600 	strb.w	r2, [r3, #1536]	@ 0x600
	}

	item->timeout = timeout;
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	f8c3 2640 	str.w	r2, [r3, #1600]	@ 0x640
	item->callback = callback;
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	683a      	ldr	r2, [r7, #0]
 80022ac:	f8c3 2644 	str.w	r2, [r3, #1604]	@ 0x644
	item->active = 1;
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 2648 	strb.w	r2, [r3, #1608]	@ 0x648

	command_queue.head = (command_queue.head + 1) % CMD_QUEUE_SIZE;
 80022b8:	4b15      	ldr	r3, [pc, #84]	@ (8002310 <SERIAL_QueueCommand+0x100>)
 80022ba:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80022be:	f893 3b90 	ldrb.w	r3, [r3, #2960]	@ 0xb90
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	1c5a      	adds	r2, r3, #1
 80022c6:	4b14      	ldr	r3, [pc, #80]	@ (8002318 <SERIAL_QueueCommand+0x108>)
 80022c8:	fb83 1302 	smull	r1, r3, r3, r2
 80022cc:	1059      	asrs	r1, r3, #1
 80022ce:	17d3      	asrs	r3, r2, #31
 80022d0:	1ac9      	subs	r1, r1, r3
 80022d2:	460b      	mov	r3, r1
 80022d4:	005b      	lsls	r3, r3, #1
 80022d6:	440b      	add	r3, r1
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	1ad1      	subs	r1, r2, r3
 80022dc:	b2ca      	uxtb	r2, r1
 80022de:	4b0c      	ldr	r3, [pc, #48]	@ (8002310 <SERIAL_QueueCommand+0x100>)
 80022e0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80022e4:	f883 2b90 	strb.w	r2, [r3, #2960]	@ 0xb90
	command_queue.count++;
 80022e8:	4b09      	ldr	r3, [pc, #36]	@ (8002310 <SERIAL_QueueCommand+0x100>)
 80022ea:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80022ee:	f893 3b92 	ldrb.w	r3, [r3, #2962]	@ 0xb92
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	3301      	adds	r3, #1
 80022f6:	b2da      	uxtb	r2, r3
 80022f8:	4b05      	ldr	r3, [pc, #20]	@ (8002310 <SERIAL_QueueCommand+0x100>)
 80022fa:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80022fe:	f883 2b92 	strb.w	r2, [r3, #2962]	@ 0xb92
  __ASM volatile ("cpsie i" : : : "memory");
 8002302:	b662      	cpsie	i
}
 8002304:	bf00      	nop

	__enable_irq();

	return 1;
 8002306:	2301      	movs	r3, #1
}
 8002308:	4618      	mov	r0, r3
 800230a:	3718      	adds	r7, #24
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	24000f5c 	.word	0x24000f5c
 8002314:	08016f2c 	.word	0x08016f2c
 8002318:	2aaaaaab 	.word	0x2aaaaaab

0800231c <SERIAL_IsQueueFull>:

uint8_t SERIAL_IsQueueFull(void) {
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
	return (command_queue.count >= CMD_QUEUE_SIZE);
 8002320:	4b07      	ldr	r3, [pc, #28]	@ (8002340 <SERIAL_IsQueueFull+0x24>)
 8002322:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002326:	f893 3b92 	ldrb.w	r3, [r3, #2962]	@ 0xb92
 800232a:	b2db      	uxtb	r3, r3
 800232c:	2b0b      	cmp	r3, #11
 800232e:	bf8c      	ite	hi
 8002330:	2301      	movhi	r3, #1
 8002332:	2300      	movls	r3, #0
 8002334:	b2db      	uxtb	r3, r3
}
 8002336:	4618      	mov	r0, r3
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	24000f5c 	.word	0x24000f5c

08002344 <SERIAL_GetNextCommand>:
	command_queue.count = 0;
	memset(&command_queue.buffer, 0, sizeof(command_queue.buffer));
	__enable_irq();
}

static uint8_t SERIAL_GetNextCommand(Command_Context_t *cmd_out) {
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
	if (command_queue.count == 0) {
 800234c:	4b3f      	ldr	r3, [pc, #252]	@ (800244c <SERIAL_GetNextCommand+0x108>)
 800234e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002352:	f893 3b92 	ldrb.w	r3, [r3, #2962]	@ 0xb92
 8002356:	b2db      	uxtb	r3, r3
 8002358:	2b00      	cmp	r3, #0
 800235a:	d101      	bne.n	8002360 <SERIAL_GetNextCommand+0x1c>
		return 0;
 800235c:	2300      	movs	r3, #0
 800235e:	e070      	b.n	8002442 <SERIAL_GetNextCommand+0xfe>
  __ASM volatile ("cpsid i" : : : "memory");
 8002360:	b672      	cpsid	i
}
 8002362:	bf00      	nop
	}

	__disable_irq();

	Command_Item_t *item = &command_queue.buffer[command_queue.tail];
 8002364:	4b39      	ldr	r3, [pc, #228]	@ (800244c <SERIAL_GetNextCommand+0x108>)
 8002366:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800236a:	f893 3b91 	ldrb.w	r3, [r3, #2961]	@ 0xb91
 800236e:	b2db      	uxtb	r3, r3
 8002370:	461a      	mov	r2, r3
 8002372:	f240 634c 	movw	r3, #1612	@ 0x64c
 8002376:	fb02 f303 	mul.w	r3, r2, r3
 800237a:	4a34      	ldr	r2, [pc, #208]	@ (800244c <SERIAL_GetNextCommand+0x108>)
 800237c:	4413      	add	r3, r2
 800237e:	60fb      	str	r3, [r7, #12]

	strncpy(cmd_out->cmd, item->cmd, MAX_CMD_LENGTH - 1);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68f9      	ldr	r1, [r7, #12]
 8002384:	f240 52ff 	movw	r2, #1535	@ 0x5ff
 8002388:	4618      	mov	r0, r3
 800238a:	f012 f8c8 	bl	801451e <strncpy>
	cmd_out->cmd[MAX_CMD_LENGTH - 1] = '\0';
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	f883 25ff 	strb.w	r2, [r3, #1535]	@ 0x5ff

	strncpy(cmd_out->expected_answer, item->expected_answer,
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f503 60c0 	add.w	r0, r3, #1536	@ 0x600
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 80023a2:	223f      	movs	r2, #63	@ 0x3f
 80023a4:	4619      	mov	r1, r3
 80023a6:	f012 f8ba 	bl	801451e <strncpy>
	MAX_ANSWER_LENGTH - 1);
	cmd_out->expected_answer[MAX_ANSWER_LENGTH - 1] = '\0';
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 263f 	strb.w	r2, [r3, #1599]	@ 0x63f

	cmd_out->timeout = item->timeout;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	f8d3 2640 	ldr.w	r2, [r3, #1600]	@ 0x640
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f8c3 2640 	str.w	r2, [r3, #1600]	@ 0x640
	cmd_out->callback = item->callback;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	f8d3 2644 	ldr.w	r2, [r3, #1604]	@ 0x644
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f8c3 264c 	str.w	r2, [r3, #1612]	@ 0x64c
	cmd_out->start_tick = HAL_GetTick();
 80023ca:	f003 fc2f 	bl	8005c2c <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f8c3 2644 	str.w	r2, [r3, #1604]	@ 0x644
	cmd_out->send_attempt_tick = HAL_GetTick();
 80023d6:	f003 fc29 	bl	8005c2c <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f8c3 2648 	str.w	r2, [r3, #1608]	@ 0x648
	cmd_out->result = CMD_RESULT_PENDING;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2650 	strb.w	r2, [r3, #1616]	@ 0x650
	cmd_out->active = 1;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 2651 	strb.w	r2, [r3, #1617]	@ 0x651

	command_queue.tail = (command_queue.tail + 1) % CMD_QUEUE_SIZE;
 80023f2:	4b16      	ldr	r3, [pc, #88]	@ (800244c <SERIAL_GetNextCommand+0x108>)
 80023f4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80023f8:	f893 3b91 	ldrb.w	r3, [r3, #2961]	@ 0xb91
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	1c5a      	adds	r2, r3, #1
 8002400:	4b13      	ldr	r3, [pc, #76]	@ (8002450 <SERIAL_GetNextCommand+0x10c>)
 8002402:	fb83 1302 	smull	r1, r3, r3, r2
 8002406:	1059      	asrs	r1, r3, #1
 8002408:	17d3      	asrs	r3, r2, #31
 800240a:	1ac9      	subs	r1, r1, r3
 800240c:	460b      	mov	r3, r1
 800240e:	005b      	lsls	r3, r3, #1
 8002410:	440b      	add	r3, r1
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	1ad1      	subs	r1, r2, r3
 8002416:	b2ca      	uxtb	r2, r1
 8002418:	4b0c      	ldr	r3, [pc, #48]	@ (800244c <SERIAL_GetNextCommand+0x108>)
 800241a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800241e:	f883 2b91 	strb.w	r2, [r3, #2961]	@ 0xb91
	command_queue.count--;
 8002422:	4b0a      	ldr	r3, [pc, #40]	@ (800244c <SERIAL_GetNextCommand+0x108>)
 8002424:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002428:	f893 3b92 	ldrb.w	r3, [r3, #2962]	@ 0xb92
 800242c:	b2db      	uxtb	r3, r3
 800242e:	3b01      	subs	r3, #1
 8002430:	b2da      	uxtb	r2, r3
 8002432:	4b06      	ldr	r3, [pc, #24]	@ (800244c <SERIAL_GetNextCommand+0x108>)
 8002434:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002438:	f883 2b92 	strb.w	r2, [r3, #2962]	@ 0xb92
  __ASM volatile ("cpsie i" : : : "memory");
 800243c:	b662      	cpsie	i
}
 800243e:	bf00      	nop

	__enable_irq();

	return 1;
 8002440:	2301      	movs	r3, #1
}
 8002442:	4618      	mov	r0, r3
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	24000f5c 	.word	0x24000f5c
 8002450:	2aaaaaab 	.word	0x2aaaaaab

08002454 <SERIAL_ProcessQueue>:

void SERIAL_ProcessQueue(void) {
 8002454:	b590      	push	{r4, r7, lr}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
	if (current_command.active) {
 800245a:	4b1f      	ldr	r3, [pc, #124]	@ (80024d8 <SERIAL_ProcessQueue+0x84>)
 800245c:	f893 3651 	ldrb.w	r3, [r3, #1617]	@ 0x651
 8002460:	2b00      	cmp	r3, #0
 8002462:	d133      	bne.n	80024cc <SERIAL_ProcessQueue+0x78>
		return;
	}

	if (protocol_status != FREE) {
 8002464:	4b1d      	ldr	r3, [pc, #116]	@ (80024dc <SERIAL_ProcessQueue+0x88>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d131      	bne.n	80024d0 <SERIAL_ProcessQueue+0x7c>
		return;
	}
	if (SERIAL_GetNextCommand(&current_command)) {
 800246c:	481a      	ldr	r0, [pc, #104]	@ (80024d8 <SERIAL_ProcessQueue+0x84>)
 800246e:	f7ff ff69 	bl	8002344 <SERIAL_GetNextCommand>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d02c      	beq.n	80024d2 <SERIAL_ProcessQueue+0x7e>
		SERIAL_ResetBuffers();
 8002478:	f000 f9fc 	bl	8002874 <SERIAL_ResetBuffers>

		HAL_StatusTypeDef status = HAL_UART_Transmit_IT(huart_instance,
 800247c:	4b18      	ldr	r3, [pc, #96]	@ (80024e0 <SERIAL_ProcessQueue+0x8c>)
 800247e:	681c      	ldr	r4, [r3, #0]
				(uint8_t*) current_command.cmd, strlen(current_command.cmd));
 8002480:	4815      	ldr	r0, [pc, #84]	@ (80024d8 <SERIAL_ProcessQueue+0x84>)
 8002482:	f7fd ff7d 	bl	8000380 <strlen>
 8002486:	4603      	mov	r3, r0
		HAL_StatusTypeDef status = HAL_UART_Transmit_IT(huart_instance,
 8002488:	b29b      	uxth	r3, r3
 800248a:	461a      	mov	r2, r3
 800248c:	4912      	ldr	r1, [pc, #72]	@ (80024d8 <SERIAL_ProcessQueue+0x84>)
 800248e:	4620      	mov	r0, r4
 8002490:	f00e fae0 	bl	8010a54 <HAL_UART_Transmit_IT>
 8002494:	4603      	mov	r3, r0
 8002496:	71fb      	strb	r3, [r7, #7]

		if (status == HAL_OK) {
 8002498:	79fb      	ldrb	r3, [r7, #7]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d103      	bne.n	80024a6 <SERIAL_ProcessQueue+0x52>
			protocol_status = WAITING;
 800249e:	4b0f      	ldr	r3, [pc, #60]	@ (80024dc <SERIAL_ProcessQueue+0x88>)
 80024a0:	2201      	movs	r2, #1
 80024a2:	701a      	strb	r2, [r3, #0]
 80024a4:	e015      	b.n	80024d2 <SERIAL_ProcessQueue+0x7e>
		} else {
#ifdef DEBUG_SERIAL_PROTOCOL
            printf("[SERIAL PROTOCOL] Error sending command!\r\n");
#endif

			if (current_command.callback) {
 80024a6:	4b0c      	ldr	r3, [pc, #48]	@ (80024d8 <SERIAL_ProcessQueue+0x84>)
 80024a8:	f8d3 364c 	ldr.w	r3, [r3, #1612]	@ 0x64c
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d005      	beq.n	80024bc <SERIAL_ProcessQueue+0x68>
				current_command.callback(CMD_RESULT_ERROR, NULL);
 80024b0:	4b09      	ldr	r3, [pc, #36]	@ (80024d8 <SERIAL_ProcessQueue+0x84>)
 80024b2:	f8d3 364c 	ldr.w	r3, [r3, #1612]	@ 0x64c
 80024b6:	2100      	movs	r1, #0
 80024b8:	2003      	movs	r0, #3
 80024ba:	4798      	blx	r3
			}

			current_command.active = 0;
 80024bc:	4b06      	ldr	r3, [pc, #24]	@ (80024d8 <SERIAL_ProcessQueue+0x84>)
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 2651 	strb.w	r2, [r3, #1617]	@ 0x651
			protocol_status = FREE;
 80024c4:	4b05      	ldr	r3, [pc, #20]	@ (80024dc <SERIAL_ProcessQueue+0x88>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	701a      	strb	r2, [r3, #0]
 80024ca:	e002      	b.n	80024d2 <SERIAL_ProcessQueue+0x7e>
		return;
 80024cc:	bf00      	nop
 80024ce:	e000      	b.n	80024d2 <SERIAL_ProcessQueue+0x7e>
		return;
 80024d0:	bf00      	nop
		}
	}
}
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd90      	pop	{r4, r7, pc}
 80024d8:	24005af0 	.word	0x24005af0
 80024dc:	24000f52 	.word	0x24000f52
 80024e0:	24000f54 	.word	0x24000f54

080024e4 <SERIAL_SendCommand>:

void SERIAL_SendCommand(char command[], char answer[], uint32_t timeout,
		CommandCallback_t callback) {
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	607a      	str	r2, [r7, #4]
 80024f0:	603b      	str	r3, [r7, #0]
	if (huart_instance == NULL) {
 80024f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002524 <SERIAL_SendCommand+0x40>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d010      	beq.n	800251c <SERIAL_SendCommand+0x38>
        printf("[SERIAL PROTOCOL] ERROR: UART not initialized!\r\n");
#endif
		return;
	}

	if (!SERIAL_QueueCommand(command, answer, timeout, callback)) {
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	68b9      	ldr	r1, [r7, #8]
 8002500:	68f8      	ldr	r0, [r7, #12]
 8002502:	f7ff fe85 	bl	8002210 <SERIAL_QueueCommand>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d108      	bne.n	800251e <SERIAL_SendCommand+0x3a>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Unable to add command to queue!\r\n");
#endif
		if (callback) {
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d005      	beq.n	800251e <SERIAL_SendCommand+0x3a>
			callback(CMD_RESULT_ERROR, NULL);
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	2100      	movs	r1, #0
 8002516:	2003      	movs	r0, #3
 8002518:	4798      	blx	r3
 800251a:	e000      	b.n	800251e <SERIAL_SendCommand+0x3a>
		return;
 800251c:	bf00      	nop
		}
	}
}
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	24000f54 	.word	0x24000f54

08002528 <SERIAL_SendJSON>:

void SERIAL_SendJSON(char *json_string, char answer[], uint32_t timeout,
		CommandCallback_t callback) {
 8002528:	b580      	push	{r7, lr}
 800252a:	b088      	sub	sp, #32
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]
 8002534:	603b      	str	r3, [r7, #0]
	if (json_string == NULL) {
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d107      	bne.n	800254c <SERIAL_SendJSON+0x24>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERRO: JSON string é NULL!\r\n");
#endif

		if (callback) {
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d05b      	beq.n	80025fa <SERIAL_SendJSON+0xd2>
			callback(CMD_RESULT_ERROR, NULL);
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	2100      	movs	r1, #0
 8002546:	2003      	movs	r0, #3
 8002548:	4798      	blx	r3
		}
		return;
 800254a:	e056      	b.n	80025fa <SERIAL_SendJSON+0xd2>
	}

	if (huart_instance == NULL) {
 800254c:	4b30      	ldr	r3, [pc, #192]	@ (8002610 <SERIAL_SendJSON+0xe8>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d10a      	bne.n	800256a <SERIAL_SendJSON+0x42>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: UART not initialized!\r\n");
#endif
		free(json_string);
 8002554:	68f8      	ldr	r0, [r7, #12]
 8002556:	f011 f81d 	bl	8013594 <free>

		if (callback) {
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d04e      	beq.n	80025fe <SERIAL_SendJSON+0xd6>
			callback(CMD_RESULT_ERROR, NULL);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	2100      	movs	r1, #0
 8002564:	2003      	movs	r0, #3
 8002566:	4798      	blx	r3
		}
		return;
 8002568:	e049      	b.n	80025fe <SERIAL_SendJSON+0xd6>
	}

	size_t json_len = strlen(json_string);
 800256a:	68f8      	ldr	r0, [r7, #12]
 800256c:	f7fd ff08 	bl	8000380 <strlen>
 8002570:	61f8      	str	r0, [r7, #28]
	size_t total_len = json_len + 2;
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	3302      	adds	r3, #2
 8002576:	61bb      	str	r3, [r7, #24]

	if (total_len > MAX_CMD_LENGTH) {
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800257e:	d90a      	bls.n	8002596 <SERIAL_SendJSON+0x6e>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("ERROR: JSON too large!\r\n");
#endif
		free(json_string);
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f011 f807 	bl	8013594 <free>

		if (callback) {
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d03a      	beq.n	8002602 <SERIAL_SendJSON+0xda>
			callback(CMD_RESULT_ERROR, NULL);
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	2100      	movs	r1, #0
 8002590:	2003      	movs	r0, #3
 8002592:	4798      	blx	r3
		}
		return;
 8002594:	e035      	b.n	8002602 <SERIAL_SendJSON+0xda>
	}

	char *json_with_cr = (char*) malloc(total_len);
 8002596:	69b8      	ldr	r0, [r7, #24]
 8002598:	f010 fff4 	bl	8013584 <malloc>
 800259c:	4603      	mov	r3, r0
 800259e:	617b      	str	r3, [r7, #20]
	if (json_with_cr == NULL) {
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d10a      	bne.n	80025bc <SERIAL_SendJSON+0x94>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Failed to allocate memory for JSON!\r\n");
#endif
		free(json_string);
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f010 fff4 	bl	8013594 <free>

		if (callback) {
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d029      	beq.n	8002606 <SERIAL_SendJSON+0xde>
			callback(CMD_RESULT_ERROR, NULL);
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	2100      	movs	r1, #0
 80025b6:	2003      	movs	r0, #3
 80025b8:	4798      	blx	r3
		}
		return;
 80025ba:	e024      	b.n	8002606 <SERIAL_SendJSON+0xde>
	}

	snprintf(json_with_cr, total_len, "%s\r", json_string);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	4a15      	ldr	r2, [pc, #84]	@ (8002614 <SERIAL_SendJSON+0xec>)
 80025c0:	69b9      	ldr	r1, [r7, #24]
 80025c2:	6978      	ldr	r0, [r7, #20]
 80025c4:	f011 fe38 	bl	8014238 <sniprintf>
	free(json_string);
 80025c8:	68f8      	ldr	r0, [r7, #12]
 80025ca:	f010 ffe3 	bl	8013594 <free>
	uint8_t result = SERIAL_QueueCommand(json_with_cr, answer, timeout,
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	68b9      	ldr	r1, [r7, #8]
 80025d4:	6978      	ldr	r0, [r7, #20]
 80025d6:	f7ff fe1b 	bl	8002210 <SERIAL_QueueCommand>
 80025da:	4603      	mov	r3, r0
 80025dc:	74fb      	strb	r3, [r7, #19]
			callback);

	free(json_with_cr);
 80025de:	6978      	ldr	r0, [r7, #20]
 80025e0:	f010 ffd8 	bl	8013594 <free>

	if (!result) {
 80025e4:	7cfb      	ldrb	r3, [r7, #19]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d10e      	bne.n	8002608 <SERIAL_SendJSON+0xe0>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Unable to add JSON to the queue!\r\n");
#endif
		if (callback) {
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d00b      	beq.n	8002608 <SERIAL_SendJSON+0xe0>
			callback(CMD_RESULT_ERROR, NULL);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	2100      	movs	r1, #0
 80025f4:	2003      	movs	r0, #3
 80025f6:	4798      	blx	r3
 80025f8:	e006      	b.n	8002608 <SERIAL_SendJSON+0xe0>
		return;
 80025fa:	bf00      	nop
 80025fc:	e004      	b.n	8002608 <SERIAL_SendJSON+0xe0>
		return;
 80025fe:	bf00      	nop
 8002600:	e002      	b.n	8002608 <SERIAL_SendJSON+0xe0>
		return;
 8002602:	bf00      	nop
 8002604:	e000      	b.n	8002608 <SERIAL_SendJSON+0xe0>
		return;
 8002606:	bf00      	nop
		}
	}
}
 8002608:	3720      	adds	r7, #32
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	24000f54 	.word	0x24000f54
 8002614:	08016f2c 	.word	0x08016f2c

08002618 <SERIAL_DirectTransmit>:

void SERIAL_DirectTransmit(char *cmd) {
 8002618:	b590      	push	{r4, r7, lr}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
	if (huart_instance == NULL || cmd == NULL) {
 8002620:	4b0d      	ldr	r3, [pc, #52]	@ (8002658 <SERIAL_DirectTransmit+0x40>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d013      	beq.n	8002650 <SERIAL_DirectTransmit+0x38>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d010      	beq.n	8002650 <SERIAL_DirectTransmit+0x38>
		return;
	}

	printf(">> TX direto: %s", cmd);
 800262e:	6879      	ldr	r1, [r7, #4]
 8002630:	480a      	ldr	r0, [pc, #40]	@ (800265c <SERIAL_DirectTransmit+0x44>)
 8002632:	f011 fd91 	bl	8014158 <iprintf>

	HAL_UART_Transmit(huart_instance, (uint8_t*) cmd, strlen(cmd), 100);
 8002636:	4b08      	ldr	r3, [pc, #32]	@ (8002658 <SERIAL_DirectTransmit+0x40>)
 8002638:	681c      	ldr	r4, [r3, #0]
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7fd fea0 	bl	8000380 <strlen>
 8002640:	4603      	mov	r3, r0
 8002642:	b29a      	uxth	r2, r3
 8002644:	2364      	movs	r3, #100	@ 0x64
 8002646:	6879      	ldr	r1, [r7, #4]
 8002648:	4620      	mov	r0, r4
 800264a:	f00e f975 	bl	8010938 <HAL_UART_Transmit>
 800264e:	e000      	b.n	8002652 <SERIAL_DirectTransmit+0x3a>
		return;
 8002650:	bf00      	nop
}
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	bd90      	pop	{r4, r7, pc}
 8002658:	24000f54 	.word	0x24000f54
 800265c:	08016f30 	.word	0x08016f30

08002660 <SERIAL_CheckRXCommand>:

void SERIAL_CheckRXCommand(void) {
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
	static char *last_response_received = NULL;
	static Command_State_t command_state = CMD_STATUS_WAITING;
	static uint32_t last_attempt_tick = 0;

	if (command_state == CMD_STATUS_WAITING) {
 8002666:	4b70      	ldr	r3, [pc, #448]	@ (8002828 <SERIAL_CheckRXCommand+0x1c8>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d111      	bne.n	8002692 <SERIAL_CheckRXCommand+0x32>
		if (strstr((char*) PROTOCOL_RX_Buffer, "\r")) {
 800266e:	210d      	movs	r1, #13
 8002670:	486e      	ldr	r0, [pc, #440]	@ (800282c <SERIAL_CheckRXCommand+0x1cc>)
 8002672:	f011 ff47 	bl	8014504 <strchr>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	f000 80d0 	beq.w	800281e <SERIAL_CheckRXCommand+0x1be>
			last_response_received = (char*) PROTOCOL_RX_Buffer;
 800267e:	4b6c      	ldr	r3, [pc, #432]	@ (8002830 <SERIAL_CheckRXCommand+0x1d0>)
 8002680:	4a6a      	ldr	r2, [pc, #424]	@ (800282c <SERIAL_CheckRXCommand+0x1cc>)
 8002682:	601a      	str	r2, [r3, #0]
#ifdef DEBUG_SERIAL_PROTOCOL
            printf("[SERIAL PROTOCOL] Received: %s \r\n", last_response_received);
#endif
			last_attempt_tick = 0;
 8002684:	4b6b      	ldr	r3, [pc, #428]	@ (8002834 <SERIAL_CheckRXCommand+0x1d4>)
 8002686:	2200      	movs	r2, #0
 8002688:	601a      	str	r2, [r3, #0]
			command_state = CMD_STATUS_PROCESSING;
 800268a:	4b67      	ldr	r3, [pc, #412]	@ (8002828 <SERIAL_CheckRXCommand+0x1c8>)
 800268c:	2201      	movs	r2, #1
 800268e:	701a      	strb	r2, [r3, #0]
			SERIAL_ResetBuffers();
		}

		command_state = CMD_STATUS_WAITING;
	}
}
 8002690:	e0c5      	b.n	800281e <SERIAL_CheckRXCommand+0x1be>
	} else if (command_state == CMD_STATUS_PROCESSING) {
 8002692:	4b65      	ldr	r3, [pc, #404]	@ (8002828 <SERIAL_CheckRXCommand+0x1c8>)
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	2b01      	cmp	r3, #1
 8002698:	f040 80c1 	bne.w	800281e <SERIAL_CheckRXCommand+0x1be>
		if (current_command.active && protocol_status == WAITING) {
 800269c:	4b66      	ldr	r3, [pc, #408]	@ (8002838 <SERIAL_CheckRXCommand+0x1d8>)
 800269e:	f893 3651 	ldrb.w	r3, [r3, #1617]	@ 0x651
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d026      	beq.n	80026f4 <SERIAL_CheckRXCommand+0x94>
 80026a6:	4b65      	ldr	r3, [pc, #404]	@ (800283c <SERIAL_CheckRXCommand+0x1dc>)
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d122      	bne.n	80026f4 <SERIAL_CheckRXCommand+0x94>
			if (strstr(last_response_received,
 80026ae:	4b60      	ldr	r3, [pc, #384]	@ (8002830 <SERIAL_CheckRXCommand+0x1d0>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4963      	ldr	r1, [pc, #396]	@ (8002840 <SERIAL_CheckRXCommand+0x1e0>)
 80026b4:	4618      	mov	r0, r3
 80026b6:	f011 ff45 	bl	8014544 <strstr>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d019      	beq.n	80026f4 <SERIAL_CheckRXCommand+0x94>
				if (current_command.callback) {
 80026c0:	4b5d      	ldr	r3, [pc, #372]	@ (8002838 <SERIAL_CheckRXCommand+0x1d8>)
 80026c2:	f8d3 364c 	ldr.w	r3, [r3, #1612]	@ 0x64c
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d007      	beq.n	80026da <SERIAL_CheckRXCommand+0x7a>
					current_command.callback(CMD_RESULT_SUCCESS,
 80026ca:	4b5b      	ldr	r3, [pc, #364]	@ (8002838 <SERIAL_CheckRXCommand+0x1d8>)
 80026cc:	f8d3 364c 	ldr.w	r3, [r3, #1612]	@ 0x64c
 80026d0:	4a57      	ldr	r2, [pc, #348]	@ (8002830 <SERIAL_CheckRXCommand+0x1d0>)
 80026d2:	6812      	ldr	r2, [r2, #0]
 80026d4:	4611      	mov	r1, r2
 80026d6:	2001      	movs	r0, #1
 80026d8:	4798      	blx	r3
				current_command.result = CMD_RESULT_SUCCESS;
 80026da:	4b57      	ldr	r3, [pc, #348]	@ (8002838 <SERIAL_CheckRXCommand+0x1d8>)
 80026dc:	2201      	movs	r2, #1
 80026de:	f883 2650 	strb.w	r2, [r3, #1616]	@ 0x650
				current_command.active = 0;
 80026e2:	4b55      	ldr	r3, [pc, #340]	@ (8002838 <SERIAL_CheckRXCommand+0x1d8>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 2651 	strb.w	r2, [r3, #1617]	@ 0x651
				SERIAL_ResetBuffers();
 80026ea:	f000 f8c3 	bl	8002874 <SERIAL_ResetBuffers>
				protocol_status = FREE;
 80026ee:	4b53      	ldr	r3, [pc, #332]	@ (800283c <SERIAL_CheckRXCommand+0x1dc>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	701a      	strb	r2, [r3, #0]
		if (!current_command.active && protocol_status == FREE) {
 80026f4:	4b50      	ldr	r3, [pc, #320]	@ (8002838 <SERIAL_CheckRXCommand+0x1d8>)
 80026f6:	f893 3651 	ldrb.w	r3, [r3, #1617]	@ 0x651
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f040 808c 	bne.w	8002818 <SERIAL_CheckRXCommand+0x1b8>
 8002700:	4b4e      	ldr	r3, [pc, #312]	@ (800283c <SERIAL_CheckRXCommand+0x1dc>)
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	2b00      	cmp	r3, #0
 8002706:	f040 8087 	bne.w	8002818 <SERIAL_CheckRXCommand+0x1b8>
			if (strstr(last_response_received, "AT")
 800270a:	4b49      	ldr	r3, [pc, #292]	@ (8002830 <SERIAL_CheckRXCommand+0x1d0>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	494d      	ldr	r1, [pc, #308]	@ (8002844 <SERIAL_CheckRXCommand+0x1e4>)
 8002710:	4618      	mov	r0, r3
 8002712:	f011 ff17 	bl	8014544 <strstr>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d00f      	beq.n	800273c <SERIAL_CheckRXCommand+0xdc>
					&& !strstr(last_response_received, "AT+")) {
 800271c:	4b44      	ldr	r3, [pc, #272]	@ (8002830 <SERIAL_CheckRXCommand+0x1d0>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4949      	ldr	r1, [pc, #292]	@ (8002848 <SERIAL_CheckRXCommand+0x1e8>)
 8002722:	4618      	mov	r0, r3
 8002724:	f011 ff0e 	bl	8014544 <strstr>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d106      	bne.n	800273c <SERIAL_CheckRXCommand+0xdc>
				SERIAL_DirectTransmit("OK\r");
 800272e:	4847      	ldr	r0, [pc, #284]	@ (800284c <SERIAL_CheckRXCommand+0x1ec>)
 8002730:	f7ff ff72 	bl	8002618 <SERIAL_DirectTransmit>
				is_connected = 1;
 8002734:	4b46      	ldr	r3, [pc, #280]	@ (8002850 <SERIAL_CheckRXCommand+0x1f0>)
 8002736:	2201      	movs	r2, #1
 8002738:	701a      	strb	r2, [r3, #0]
 800273a:	e06b      	b.n	8002814 <SERIAL_CheckRXCommand+0x1b4>
			} else if (strstr(last_response_received, "AT+WHO")) {
 800273c:	4b3c      	ldr	r3, [pc, #240]	@ (8002830 <SERIAL_CheckRXCommand+0x1d0>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4944      	ldr	r1, [pc, #272]	@ (8002854 <SERIAL_CheckRXCommand+0x1f4>)
 8002742:	4618      	mov	r0, r3
 8002744:	f011 fefe 	bl	8014544 <strstr>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d006      	beq.n	800275c <SERIAL_CheckRXCommand+0xfc>
				SERIAL_DirectTransmit("ID:ROUTE_ECU_V1\r");
 800274e:	4842      	ldr	r0, [pc, #264]	@ (8002858 <SERIAL_CheckRXCommand+0x1f8>)
 8002750:	f7ff ff62 	bl	8002618 <SERIAL_DirectTransmit>
				is_connected = 1;
 8002754:	4b3e      	ldr	r3, [pc, #248]	@ (8002850 <SERIAL_CheckRXCommand+0x1f0>)
 8002756:	2201      	movs	r2, #1
 8002758:	701a      	strb	r2, [r3, #0]
 800275a:	e05b      	b.n	8002814 <SERIAL_CheckRXCommand+0x1b4>
			} else if (strstr(last_response_received, "AT+BATCAL0")) {
 800275c:	4b34      	ldr	r3, [pc, #208]	@ (8002830 <SERIAL_CheckRXCommand+0x1d0>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	493e      	ldr	r1, [pc, #248]	@ (800285c <SERIAL_CheckRXCommand+0x1fc>)
 8002762:	4618      	mov	r0, r3
 8002764:	f011 feee 	bl	8014544 <strstr>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d008      	beq.n	8002780 <SERIAL_CheckRXCommand+0x120>
				SERIAL_DirectTransmit("OK\r");
 800276e:	4837      	ldr	r0, [pc, #220]	@ (800284c <SERIAL_CheckRXCommand+0x1ec>)
 8002770:	f7ff ff52 	bl	8002618 <SERIAL_DirectTransmit>
				is_connected = 1;
 8002774:	4b36      	ldr	r3, [pc, #216]	@ (8002850 <SERIAL_CheckRXCommand+0x1f0>)
 8002776:	2201      	movs	r2, #1
 8002778:	701a      	strb	r2, [r3, #0]
				BATTERY_Calibrate();
 800277a:	f7fe fa23 	bl	8000bc4 <BATTERY_Calibrate>
 800277e:	e049      	b.n	8002814 <SERIAL_CheckRXCommand+0x1b4>
			} else if (strstr(last_response_received, "AT+INJTEST")) {
 8002780:	4b2b      	ldr	r3, [pc, #172]	@ (8002830 <SERIAL_CheckRXCommand+0x1d0>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4936      	ldr	r1, [pc, #216]	@ (8002860 <SERIAL_CheckRXCommand+0x200>)
 8002786:	4618      	mov	r0, r3
 8002788:	f011 fedc 	bl	8014544 <strstr>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d008      	beq.n	80027a4 <SERIAL_CheckRXCommand+0x144>
				SERIAL_DirectTransmit("OK\r");
 8002792:	482e      	ldr	r0, [pc, #184]	@ (800284c <SERIAL_CheckRXCommand+0x1ec>)
 8002794:	f7ff ff40 	bl	8002618 <SERIAL_DirectTransmit>
				is_connected = 1;
 8002798:	4b2d      	ldr	r3, [pc, #180]	@ (8002850 <SERIAL_CheckRXCommand+0x1f0>)
 800279a:	2201      	movs	r2, #1
 800279c:	701a      	strb	r2, [r3, #0]
				ENGINE_INJECTOR_SCHEDULE_TEST_TOGGLE();
 800279e:	f001 fd89 	bl	80042b4 <ENGINE_INJECTOR_SCHEDULE_TEST_TOGGLE>
 80027a2:	e037      	b.n	8002814 <SERIAL_CheckRXCommand+0x1b4>
			} else if (strstr(last_response_received, "AT+IGNTEST")) {
 80027a4:	4b22      	ldr	r3, [pc, #136]	@ (8002830 <SERIAL_CheckRXCommand+0x1d0>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	492e      	ldr	r1, [pc, #184]	@ (8002864 <SERIAL_CheckRXCommand+0x204>)
 80027aa:	4618      	mov	r0, r3
 80027ac:	f011 feca 	bl	8014544 <strstr>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d008      	beq.n	80027c8 <SERIAL_CheckRXCommand+0x168>
				SERIAL_DirectTransmit("OK\r");
 80027b6:	4825      	ldr	r0, [pc, #148]	@ (800284c <SERIAL_CheckRXCommand+0x1ec>)
 80027b8:	f7ff ff2e 	bl	8002618 <SERIAL_DirectTransmit>
				is_connected = 1;
 80027bc:	4b24      	ldr	r3, [pc, #144]	@ (8002850 <SERIAL_CheckRXCommand+0x1f0>)
 80027be:	2201      	movs	r2, #1
 80027c0:	701a      	strb	r2, [r3, #0]
				ENGINE_IGNITION_SCHEDULE_TEST_TOGGLE();
 80027c2:	f001 fd8d 	bl	80042e0 <ENGINE_IGNITION_SCHEDULE_TEST_TOGGLE>
 80027c6:	e025      	b.n	8002814 <SERIAL_CheckRXCommand+0x1b4>
			}else if (strstr(last_response_received, "AT+BATCALV=")) {
 80027c8:	4b19      	ldr	r3, [pc, #100]	@ (8002830 <SERIAL_CheckRXCommand+0x1d0>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4926      	ldr	r1, [pc, #152]	@ (8002868 <SERIAL_CheckRXCommand+0x208>)
 80027ce:	4618      	mov	r0, r3
 80027d0:	f011 feb8 	bl	8014544 <strstr>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d01c      	beq.n	8002814 <SERIAL_CheckRXCommand+0x1b4>
			    float calibration_value = 0.0f;
 80027da:	f04f 0300 	mov.w	r3, #0
 80027de:	607b      	str	r3, [r7, #4]
			    if (sscanf(last_response_received, "AT+BATCALV=%f", &calibration_value) == 1) {
 80027e0:	4b13      	ldr	r3, [pc, #76]	@ (8002830 <SERIAL_CheckRXCommand+0x1d0>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	1d3a      	adds	r2, r7, #4
 80027e6:	4921      	ldr	r1, [pc, #132]	@ (800286c <SERIAL_CheckRXCommand+0x20c>)
 80027e8:	4618      	mov	r0, r3
 80027ea:	f011 fd7d 	bl	80142e8 <siscanf>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d10c      	bne.n	800280e <SERIAL_CheckRXCommand+0x1ae>
			        SERIAL_DirectTransmit("OK\r");
 80027f4:	4815      	ldr	r0, [pc, #84]	@ (800284c <SERIAL_CheckRXCommand+0x1ec>)
 80027f6:	f7ff ff0f 	bl	8002618 <SERIAL_DirectTransmit>
			        is_connected = 1;
 80027fa:	4b15      	ldr	r3, [pc, #84]	@ (8002850 <SERIAL_CheckRXCommand+0x1f0>)
 80027fc:	2201      	movs	r2, #1
 80027fe:	701a      	strb	r2, [r3, #0]
			        BATTERY_Calibrate_LV(calibration_value);
 8002800:	edd7 7a01 	vldr	s15, [r7, #4]
 8002804:	eeb0 0a67 	vmov.f32	s0, s15
 8002808:	f7fe fa0e 	bl	8000c28 <BATTERY_Calibrate_LV>
 800280c:	e002      	b.n	8002814 <SERIAL_CheckRXCommand+0x1b4>
			        SERIAL_DirectTransmit("ERROR\r");
 800280e:	4818      	ldr	r0, [pc, #96]	@ (8002870 <SERIAL_CheckRXCommand+0x210>)
 8002810:	f7ff ff02 	bl	8002618 <SERIAL_DirectTransmit>
			SERIAL_ResetBuffers();
 8002814:	f000 f82e 	bl	8002874 <SERIAL_ResetBuffers>
		command_state = CMD_STATUS_WAITING;
 8002818:	4b03      	ldr	r3, [pc, #12]	@ (8002828 <SERIAL_CheckRXCommand+0x1c8>)
 800281a:	2200      	movs	r2, #0
 800281c:	701a      	strb	r2, [r3, #0]
}
 800281e:	bf00      	nop
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	24006144 	.word	0x24006144
 800282c:	24000348 	.word	0x24000348
 8002830:	24006148 	.word	0x24006148
 8002834:	2400614c 	.word	0x2400614c
 8002838:	24005af0 	.word	0x24005af0
 800283c:	24000f52 	.word	0x24000f52
 8002840:	240060f0 	.word	0x240060f0
 8002844:	08016f44 	.word	0x08016f44
 8002848:	08016f48 	.word	0x08016f48
 800284c:	08016f4c 	.word	0x08016f4c
 8002850:	24000f58 	.word	0x24000f58
 8002854:	08016f50 	.word	0x08016f50
 8002858:	08016f58 	.word	0x08016f58
 800285c:	08016f6c 	.word	0x08016f6c
 8002860:	08016f78 	.word	0x08016f78
 8002864:	08016f84 	.word	0x08016f84
 8002868:	08016f90 	.word	0x08016f90
 800286c:	08016f9c 	.word	0x08016f9c
 8002870:	08016fac 	.word	0x08016fac

08002874 <SERIAL_ResetBuffers>:

void SERIAL_ResetBuffers(void) {
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Stream_Data = 0;
 8002878:	4b0c      	ldr	r3, [pc, #48]	@ (80028ac <SERIAL_ResetBuffers+0x38>)
 800287a:	2200      	movs	r2, #0
 800287c:	701a      	strb	r2, [r3, #0]
	PROTOCOL_Stream_Index = 0;
 800287e:	4b0c      	ldr	r3, [pc, #48]	@ (80028b0 <SERIAL_ResetBuffers+0x3c>)
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]

	memset(PROTOCOL_RX_Buffer, 0, sizeof(PROTOCOL_RX_Buffer));
 8002884:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
 8002888:	2100      	movs	r1, #0
 800288a:	480a      	ldr	r0, [pc, #40]	@ (80028b4 <SERIAL_ResetBuffers+0x40>)
 800288c:	f011 fe32 	bl	80144f4 <memset>

	if (huart_instance != NULL) {
 8002890:	4b09      	ldr	r3, [pc, #36]	@ (80028b8 <SERIAL_ResetBuffers+0x44>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d006      	beq.n	80028a6 <SERIAL_ResetBuffers+0x32>
		HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8002898:	4b07      	ldr	r3, [pc, #28]	@ (80028b8 <SERIAL_ResetBuffers+0x44>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2201      	movs	r2, #1
 800289e:	4903      	ldr	r1, [pc, #12]	@ (80028ac <SERIAL_ResetBuffers+0x38>)
 80028a0:	4618      	mov	r0, r3
 80028a2:	f00e f96b 	bl	8010b7c <HAL_UART_Receive_IT>
	}
}
 80028a6:	bf00      	nop
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	24000f48 	.word	0x24000f48
 80028b0:	24000f4c 	.word	0x24000f4c
 80028b4:	24000348 	.word	0x24000348
 80028b8:	24000f54 	.word	0x24000f54

080028bc <PROTOCOL_RX_Callback>:

void PROTOCOL_RX_Callback(void) {
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
	if (PROTOCOL_Stream_Index < PROTOCOL_RX_BUFFER_SIZE - 1) {
 80028c0:	4b10      	ldr	r3, [pc, #64]	@ (8002904 <PROTOCOL_RX_Callback+0x48>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f640 32fe 	movw	r2, #3070	@ 0xbfe
 80028c8:	4293      	cmp	r3, r2
 80028ca:	dc0f      	bgt.n	80028ec <PROTOCOL_RX_Callback+0x30>
		PROTOCOL_RX_Buffer[PROTOCOL_Stream_Index++] = PROTOCOL_RX_Stream_Data;
 80028cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002904 <PROTOCOL_RX_Callback+0x48>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	1c5a      	adds	r2, r3, #1
 80028d2:	490c      	ldr	r1, [pc, #48]	@ (8002904 <PROTOCOL_RX_Callback+0x48>)
 80028d4:	600a      	str	r2, [r1, #0]
 80028d6:	4a0c      	ldr	r2, [pc, #48]	@ (8002908 <PROTOCOL_RX_Callback+0x4c>)
 80028d8:	7811      	ldrb	r1, [r2, #0]
 80028da:	4a0c      	ldr	r2, [pc, #48]	@ (800290c <PROTOCOL_RX_Callback+0x50>)
 80028dc:	54d1      	strb	r1, [r2, r3]
		last_rx_tick = HAL_GetTick();
 80028de:	f003 f9a5 	bl	8005c2c <HAL_GetTick>
 80028e2:	4603      	mov	r3, r0
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002910 <PROTOCOL_RX_Callback+0x54>)
 80028e8:	801a      	strh	r2, [r3, #0]
 80028ea:	e001      	b.n	80028f0 <PROTOCOL_RX_Callback+0x34>
	} else {
		// Buffer cheio
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] WARNING: RX buffer overflow!\r\n");
#endif
		SERIAL_ResetBuffers();
 80028ec:	f7ff ffc2 	bl	8002874 <SERIAL_ResetBuffers>
	}

	HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 80028f0:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <PROTOCOL_RX_Callback+0x58>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2201      	movs	r2, #1
 80028f6:	4904      	ldr	r1, [pc, #16]	@ (8002908 <PROTOCOL_RX_Callback+0x4c>)
 80028f8:	4618      	mov	r0, r3
 80028fa:	f00e f93f 	bl	8010b7c <HAL_UART_Receive_IT>
}
 80028fe:	bf00      	nop
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	24000f4c 	.word	0x24000f4c
 8002908:	24000f48 	.word	0x24000f48
 800290c:	24000348 	.word	0x24000348
 8002910:	24000f50 	.word	0x24000f50
 8002914:	24000f54 	.word	0x24000f54

08002918 <PROTOCOL_TX_Callback>:

void PROTOCOL_TX_Callback(void) {
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
	// Transmissão completa
	if (current_command.active) {
 800291c:	4b08      	ldr	r3, [pc, #32]	@ (8002940 <PROTOCOL_TX_Callback+0x28>)
 800291e:	f893 3651 	ldrb.w	r3, [r3, #1617]	@ 0x651
 8002922:	2b00      	cmp	r3, #0
 8002924:	d003      	beq.n	800292e <PROTOCOL_TX_Callback+0x16>
		protocol_status = WAITING;
 8002926:	4b07      	ldr	r3, [pc, #28]	@ (8002944 <PROTOCOL_TX_Callback+0x2c>)
 8002928:	2201      	movs	r2, #1
 800292a:	701a      	strb	r2, [r3, #0]
	} else {
		protocol_status = FREE;
	}
}
 800292c:	e002      	b.n	8002934 <PROTOCOL_TX_Callback+0x1c>
		protocol_status = FREE;
 800292e:	4b05      	ldr	r3, [pc, #20]	@ (8002944 <PROTOCOL_TX_Callback+0x2c>)
 8002930:	2200      	movs	r2, #0
 8002932:	701a      	strb	r2, [r3, #0]
}
 8002934:	bf00      	nop
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	24005af0 	.word	0x24005af0
 8002944:	24000f52 	.word	0x24000f52

08002948 <SERIAL_CheckConnection>:

void SERIAL_CheckConnection(Command_Result_t result, char *answer) {
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	4603      	mov	r3, r0
 8002950:	6039      	str	r1, [r7, #0]
 8002952:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS) {
 8002954:	79fb      	ldrb	r3, [r7, #7]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d103      	bne.n	8002962 <SERIAL_CheckConnection+0x1a>
		is_connected = 1;
 800295a:	4b06      	ldr	r3, [pc, #24]	@ (8002974 <SERIAL_CheckConnection+0x2c>)
 800295c:	2201      	movs	r2, #1
 800295e:	701a      	strb	r2, [r3, #0]
	} else {
		is_connected = 0;
	}
}
 8002960:	e002      	b.n	8002968 <SERIAL_CheckConnection+0x20>
		is_connected = 0;
 8002962:	4b04      	ldr	r3, [pc, #16]	@ (8002974 <SERIAL_CheckConnection+0x2c>)
 8002964:	2200      	movs	r2, #0
 8002966:	701a      	strb	r2, [r3, #0]
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	24000f58 	.word	0x24000f58

08002978 <wrap>:
uint32_t MAX_SCHEDULE_TIME_US = 5000;    // 5ms — clamp para evitar overflow em baixas RPM

static int firing_cylinder = 0;
static int injection_cylinder = 0;

static inline float wrap(float angle, float max) {
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002982:	edc7 0a00 	vstr	s1, [r7]
    while (angle >= max) angle -= max;
 8002986:	e007      	b.n	8002998 <wrap+0x20>
 8002988:	ed97 7a01 	vldr	s14, [r7, #4]
 800298c:	edd7 7a00 	vldr	s15, [r7]
 8002990:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002994:	edc7 7a01 	vstr	s15, [r7, #4]
 8002998:	ed97 7a01 	vldr	s14, [r7, #4]
 800299c:	edd7 7a00 	vldr	s15, [r7]
 80029a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a8:	daee      	bge.n	8002988 <wrap+0x10>
    while (angle < 0.0f) angle += max;
 80029aa:	e007      	b.n	80029bc <wrap+0x44>
 80029ac:	ed97 7a01 	vldr	s14, [r7, #4]
 80029b0:	edd7 7a00 	vldr	s15, [r7]
 80029b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029b8:	edc7 7a01 	vstr	s15, [r7, #4]
 80029bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80029c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029c8:	d4f0      	bmi.n	80029ac <wrap+0x34>
    return angle;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	ee07 3a90 	vmov	s15, r3
}
 80029d0:	eeb0 0a67 	vmov.f32	s0, s15
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <clampf>:

static inline float clampf(float val, float min, float max) {
 80029de:	b480      	push	{r7}
 80029e0:	b085      	sub	sp, #20
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	ed87 0a03 	vstr	s0, [r7, #12]
 80029e8:	edc7 0a02 	vstr	s1, [r7, #8]
 80029ec:	ed87 1a01 	vstr	s2, [r7, #4]
    if (val < min) {
 80029f0:	ed97 7a03 	vldr	s14, [r7, #12]
 80029f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80029f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a00:	d501      	bpl.n	8002a06 <clampf+0x28>
        return min;
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	e00b      	b.n	8002a1e <clampf+0x40>
    } else if (val > max) {
 8002a06:	ed97 7a03 	vldr	s14, [r7, #12]
 8002a0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a16:	dd01      	ble.n	8002a1c <clampf+0x3e>
        return max;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	e000      	b.n	8002a1e <clampf+0x40>
    }
    return val;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
}
 8002a1e:	ee07 3a90 	vmov	s15, r3
 8002a22:	eeb0 0a67 	vmov.f32	s0, s15
 8002a26:	3714      	adds	r7, #20
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <ENGINE_CaptureTimers>:

static void ENGINE_CaptureTimers(void) {
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
	timer_snapshot.tim5 = __HAL_TIM_GET_COUNTER(&htim5);
 8002a34:	4b09      	ldr	r3, [pc, #36]	@ (8002a5c <ENGINE_CaptureTimers+0x2c>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3a:	4a09      	ldr	r2, [pc, #36]	@ (8002a60 <ENGINE_CaptureTimers+0x30>)
 8002a3c:	6013      	str	r3, [r2, #0]
	timer_snapshot.tim4 = __HAL_TIM_GET_COUNTER(&htim4);
 8002a3e:	4b09      	ldr	r3, [pc, #36]	@ (8002a64 <ENGINE_CaptureTimers+0x34>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a44:	4a06      	ldr	r2, [pc, #24]	@ (8002a60 <ENGINE_CaptureTimers+0x30>)
 8002a46:	6053      	str	r3, [r2, #4]
	timer_snapshot.tim1 = __HAL_TIM_GET_COUNTER(&htim1);
 8002a48:	4b07      	ldr	r3, [pc, #28]	@ (8002a68 <ENGINE_CaptureTimers+0x38>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a4e:	4a04      	ldr	r2, [pc, #16]	@ (8002a60 <ENGINE_CaptureTimers+0x30>)
 8002a50:	6093      	str	r3, [r2, #8]
}
 8002a52:	bf00      	nop
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr
 8002a5c:	240063c4 	.word	0x240063c4
 8002a60:	24006208 	.word	0x24006208
 8002a64:	24006378 	.word	0x24006378
 8002a68:	2400632c 	.word	0x2400632c

08002a6c <ENGINE_GetPhaseName>:

char* ENGINE_GetPhaseName(PistonPhase_e phase) {
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4603      	mov	r3, r0
 8002a74:	71fb      	strb	r3, [r7, #7]
	switch (phase) {
 8002a76:	79fb      	ldrb	r3, [r7, #7]
 8002a78:	2b03      	cmp	r3, #3
 8002a7a:	d813      	bhi.n	8002aa4 <ENGINE_GetPhaseName+0x38>
 8002a7c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a84 <ENGINE_GetPhaseName+0x18>)
 8002a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a82:	bf00      	nop
 8002a84:	08002a95 	.word	0x08002a95
 8002a88:	08002a99 	.word	0x08002a99
 8002a8c:	08002a9d 	.word	0x08002a9d
 8002a90:	08002aa1 	.word	0x08002aa1
	case STROKE_POWER:
		return "POWER";       // Expansão
 8002a94:	4b07      	ldr	r3, [pc, #28]	@ (8002ab4 <ENGINE_GetPhaseName+0x48>)
 8002a96:	e006      	b.n	8002aa6 <ENGINE_GetPhaseName+0x3a>
	case STROKE_EXHAUST:
		return "EXHAUST";     // Escape
 8002a98:	4b07      	ldr	r3, [pc, #28]	@ (8002ab8 <ENGINE_GetPhaseName+0x4c>)
 8002a9a:	e004      	b.n	8002aa6 <ENGINE_GetPhaseName+0x3a>
	case STROKE_INTAKE:
		return "INTAKE";      // Admissão
 8002a9c:	4b07      	ldr	r3, [pc, #28]	@ (8002abc <ENGINE_GetPhaseName+0x50>)
 8002a9e:	e002      	b.n	8002aa6 <ENGINE_GetPhaseName+0x3a>
	case STROKE_COMPRESSION:
		return "COMPRESSION"; // Compressão
 8002aa0:	4b07      	ldr	r3, [pc, #28]	@ (8002ac0 <ENGINE_GetPhaseName+0x54>)
 8002aa2:	e000      	b.n	8002aa6 <ENGINE_GetPhaseName+0x3a>
	default:
		return "UNKNOWN";
 8002aa4:	4b07      	ldr	r3, [pc, #28]	@ (8002ac4 <ENGINE_GetPhaseName+0x58>)
	}
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	08016fb4 	.word	0x08016fb4
 8002ab8:	08016fbc 	.word	0x08016fbc
 8002abc:	08016fc4 	.word	0x08016fc4
 8002ac0:	08016fcc 	.word	0x08016fcc
 8002ac4:	08016fd8 	.word	0x08016fd8

08002ac8 <ENGINE_CalculateDeltaT>:

static uint32_t ENGINE_CalculateDeltaT(uint32_t current, uint32_t previous) {
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
	if (current >= previous) {
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d303      	bcc.n	8002ae2 <ENGINE_CalculateDeltaT+0x1a>
		return current - previous;
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	e002      	b.n	8002ae8 <ENGINE_CalculateDeltaT+0x20>
	} else {
		// Overflow do timer
		return (0xFFFFFFFF - previous) + current + 1;
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	1ad3      	subs	r3, r2, r3
	}
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <ENGINE_Tim5TickAfter>:

static inline uint32_t ENGINE_Tim5TickAfter(uint32_t now_tim5, uint32_t delay_us) {
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
	return (now_tim5 + delay_us) & 0xFFFFFFFF;  // TIM5 = 32 bits
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	4413      	add	r3, r2
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <ENGINE_Tim4TickAfter>:

static inline uint32_t ENGINE_Tim4TickAfter(uint32_t now_tim4, uint32_t delay_us) {
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
    return (now_tim4 + delay_us) & 0xFFFF;  // TIM4 = 16 bits
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	4413      	add	r3, r2
 8002b20:	b29b      	uxth	r3, r3
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr

08002b2e <ENGINE_Tim1TickAfter>:

static inline uint32_t ENGINE_Tim1TickAfter(uint32_t now_tim1, uint32_t delay_us) {
 8002b2e:	b480      	push	{r7}
 8002b30:	b083      	sub	sp, #12
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
 8002b36:	6039      	str	r1, [r7, #0]
    return (now_tim1 + delay_us) & 0xFFFF;  // TIM1 = 16 bits
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	b29b      	uxth	r3, r3
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <ENGINE_DeltaAngle>:

static float ENGINE_DeltaAngle(float from, float to) {
 8002b4c:	b480      	push	{r7}
 8002b4e:	b085      	sub	sp, #20
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	ed87 0a01 	vstr	s0, [r7, #4]
 8002b56:	edc7 0a00 	vstr	s1, [r7]
    float delta = to - from;
 8002b5a:	ed97 7a00 	vldr	s14, [r7]
 8002b5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b66:	edc7 7a03 	vstr	s15, [r7, #12]
    if (delta < 0.0f)
 8002b6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b76:	d507      	bpl.n	8002b88 <ENGINE_DeltaAngle+0x3c>
        delta += ANGLE_CYCLE;
 8002b78:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b7c:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002b9c <ENGINE_DeltaAngle+0x50>
 8002b80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b84:	edc7 7a03 	vstr	s15, [r7, #12]
    return delta;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	ee07 3a90 	vmov	s15, r3
}
 8002b8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002b92:	3714      	adds	r7, #20
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr
 8002b9c:	44340000 	.word	0x44340000

08002ba0 <ENGINE_CalculateAngularVelocity>:

static float ENGINE_CalculateAngularVelocity(VR_Sensor_t sensor) {
 8002ba0:	b084      	sub	sp, #16
 8002ba2:	b480      	push	{r7}
 8002ba4:	b083      	sub	sp, #12
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	f107 0c10 	add.w	ip, r7, #16
 8002bac:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	if (!sensor.isSync)
 8002bb0:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8002bb4:	f083 0301 	eor.w	r3, r3, #1
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d002      	beq.n	8002bc4 <ENGINE_CalculateAngularVelocity+0x24>
		return 0.0f;
 8002bbe:	f04f 0300 	mov.w	r3, #0
 8002bc2:	e02c      	b.n	8002c1e <ENGINE_CalculateAngularVelocity+0x7e>

	if (sensor.frequency_hz <= 0.0f || sensor.period == 0 || sensor.tooths == 0)
 8002bc4:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002bc8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd0:	d906      	bls.n	8002be0 <ENGINE_CalculateAngularVelocity+0x40>
 8002bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d003      	beq.n	8002be0 <ENGINE_CalculateAngularVelocity+0x40>
 8002bd8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d102      	bne.n	8002be6 <ENGINE_CalculateAngularVelocity+0x46>
		return 0.0f;
 8002be0:	f04f 0300 	mov.w	r3, #0
 8002be4:	e01b      	b.n	8002c1e <ENGINE_CalculateAngularVelocity+0x7e>

	float delta_theta = 360.0f / (float) sensor.tooths;
 8002be6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002bea:	ee07 3a90 	vmov	s15, r3
 8002bee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bf2:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8002c34 <ENGINE_CalculateAngularVelocity+0x94>
 8002bf6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bfa:	edc7 7a01 	vstr	s15, [r7, #4]
	float omega_now = delta_theta / ((float) sensor.period * 1e-6f);
 8002bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c00:	ee07 3a90 	vmov	s15, r3
 8002c04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c08:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002c38 <ENGINE_CalculateAngularVelocity+0x98>
 8002c0c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c10:	edd7 6a01 	vldr	s13, [r7, #4]
 8002c14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c18:	edc7 7a00 	vstr	s15, [r7]

	return omega_now; //Graus/seg
 8002c1c:	683b      	ldr	r3, [r7, #0]
}
 8002c1e:	ee07 3a90 	vmov	s15, r3
 8002c22:	eeb0 0a67 	vmov.f32	s0, s15
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	b004      	add	sp, #16
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	43b40000 	.word	0x43b40000
 8002c38:	358637bd 	.word	0x358637bd

08002c3c <ENGINE_CalculateAngularAcceleration>:

static float ENGINE_CalculateAngularAcceleration(VR_Sensor_t sensor) {
 8002c3c:	b084      	sub	sp, #16
 8002c3e:	b480      	push	{r7}
 8002c40:	b087      	sub	sp, #28
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	f107 0c20 	add.w	ip, r7, #32
 8002c48:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if (!sensor.isSync)
 8002c4c:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8002c50:	f083 0301 	eor.w	r3, r3, #1
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d002      	beq.n	8002c60 <ENGINE_CalculateAngularAcceleration+0x24>
		return 0.0f;
 8002c5a:	f04f 0300 	mov.w	r3, #0
 8002c5e:	e057      	b.n	8002d10 <ENGINE_CalculateAngularAcceleration+0xd4>

	if (sensor.frequency_hz <= 0.0f || sensor.period == 0 || sensor.last_period == 0)
 8002c60:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002c64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c6c:	d905      	bls.n	8002c7a <ENGINE_CalculateAngularAcceleration+0x3e>
 8002c6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d002      	beq.n	8002c7a <ENGINE_CalculateAngularAcceleration+0x3e>
 8002c74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d102      	bne.n	8002c80 <ENGINE_CalculateAngularAcceleration+0x44>
		return 0.0f;
 8002c7a:	f04f 0300 	mov.w	r3, #0
 8002c7e:	e047      	b.n	8002d10 <ENGINE_CalculateAngularAcceleration+0xd4>

	float delta_theta = 360.0f / sensor.tooths;
 8002c80:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002c84:	ee07 3a90 	vmov	s15, r3
 8002c88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c8c:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8002d24 <ENGINE_CalculateAngularAcceleration+0xe8>
 8002c90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c94:	edc7 7a05 	vstr	s15, [r7, #20]

	float omega_now = delta_theta / (sensor.period * 1e-6f);
 8002c98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c9a:	ee07 3a90 	vmov	s15, r3
 8002c9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ca2:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8002d28 <ENGINE_CalculateAngularAcceleration+0xec>
 8002ca6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002caa:	edd7 6a05 	vldr	s13, [r7, #20]
 8002cae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cb2:	edc7 7a04 	vstr	s15, [r7, #16]
	float omega_prev = delta_theta / (sensor.last_period * 1e-6f);
 8002cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cb8:	ee07 3a90 	vmov	s15, r3
 8002cbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cc0:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8002d28 <ENGINE_CalculateAngularAcceleration+0xec>
 8002cc4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cc8:	edd7 6a05 	vldr	s13, [r7, #20]
 8002ccc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cd0:	edc7 7a03 	vstr	s15, [r7, #12]

	float delta_t_avg = 0.5f * ((sensor.period + sensor.last_period) * 1e-6f);
 8002cd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002cd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cd8:	4413      	add	r3, r2
 8002cda:	ee07 3a90 	vmov	s15, r3
 8002cde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ce2:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002d28 <ENGINE_CalculateAngularAcceleration+0xec>
 8002ce6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cea:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002cee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cf2:	edc7 7a02 	vstr	s15, [r7, #8]

	float angular_acc = (omega_now - omega_prev) / delta_t_avg;
 8002cf6:	ed97 7a04 	vldr	s14, [r7, #16]
 8002cfa:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cfe:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002d02:	ed97 7a02 	vldr	s14, [r7, #8]
 8002d06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d0a:	edc7 7a01 	vstr	s15, [r7, #4]

	return angular_acc; //Graus/seg^2
 8002d0e:	687b      	ldr	r3, [r7, #4]
}
 8002d10:	ee07 3a90 	vmov	s15, r3
 8002d14:	eeb0 0a67 	vmov.f32	s0, s15
 8002d18:	371c      	adds	r7, #28
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	b004      	add	sp, #16
 8002d22:	4770      	bx	lr
 8002d24:	43b40000 	.word	0x43b40000
 8002d28:	358637bd 	.word	0x358637bd

08002d2c <ENGINE_CalculateAngle>:
	float fixed_angle = degrees_per_tooth * (float) sensor.pulse_count;

	return wrap(fixed_angle, ANGLE_CYCLE);
}

static float ENGINE_CalculateAngle(VR_Sensor_t sensor) {
 8002d2c:	b084      	sub	sp, #16
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b086      	sub	sp, #24
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	f107 0c20 	add.w	ip, r7, #32
 8002d38:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if (!sensor.isSync)
 8002d3c:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8002d40:	f083 0301 	eor.w	r3, r3, #1
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d002      	beq.n	8002d50 <ENGINE_CalculateAngle+0x24>
		return 0.0f;
 8002d4a:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8002e08 <ENGINE_CalculateAngle+0xdc>
 8002d4e:	e053      	b.n	8002df8 <ENGINE_CalculateAngle+0xcc>

	if (sensor.frequency_hz <= 0.0f || sensor.period == 0 || sensor.tooths == 0)
 8002d50:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002d54:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d5c:	d906      	bls.n	8002d6c <ENGINE_CalculateAngle+0x40>
 8002d5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d003      	beq.n	8002d6c <ENGINE_CalculateAngle+0x40>
 8002d64:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d102      	bne.n	8002d72 <ENGINE_CalculateAngle+0x46>
		return 0.0f;
 8002d6c:	eddf 7a26 	vldr	s15, [pc, #152]	@ 8002e08 <ENGINE_CalculateAngle+0xdc>
 8002d70:	e042      	b.n	8002df8 <ENGINE_CalculateAngle+0xcc>

	float degrees_per_tooth = 360.0f / sensor.tooths;
 8002d72:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002d76:	ee07 3a90 	vmov	s15, r3
 8002d7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d7e:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8002e0c <ENGINE_CalculateAngle+0xe0>
 8002d82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d86:	edc7 7a05 	vstr	s15, [r7, #20]

	float base_angle = degrees_per_tooth * sensor.pulse_count;
 8002d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d8c:	ee07 3a90 	vmov	s15, r3
 8002d90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d94:	ed97 7a05 	vldr	s14, [r7, #20]
 8002d98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d9c:	edc7 7a04 	vstr	s15, [r7, #16]
	float dt = (float) ENGINE_CalculateDeltaT(timer_snapshot.tim5, sensor.current_edge_time); // us
 8002da0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e10 <ENGINE_CalculateAngle+0xe4>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002da6:	4611      	mov	r1, r2
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff fe8d 	bl	8002ac8 <ENGINE_CalculateDeltaT>
 8002dae:	ee07 0a90 	vmov	s15, r0
 8002db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002db6:	edc7 7a03 	vstr	s15, [r7, #12]

	float frac = dt / (float) sensor.period;
 8002dba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dbc:	ee07 3a90 	vmov	s15, r3
 8002dc0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002dc4:	edd7 6a03 	vldr	s13, [r7, #12]
 8002dc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dcc:	edc7 7a02 	vstr	s15, [r7, #8]

	float angle = base_angle + frac * degrees_per_tooth;
 8002dd0:	ed97 7a02 	vldr	s14, [r7, #8]
 8002dd4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002dd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ddc:	ed97 7a04 	vldr	s14, [r7, #16]
 8002de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002de4:	edc7 7a01 	vstr	s15, [r7, #4]

	return wrap(angle, ANGLE_CYCLE);
 8002de8:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 8002e14 <ENGINE_CalculateAngle+0xe8>
 8002dec:	ed97 0a01 	vldr	s0, [r7, #4]
 8002df0:	f7ff fdc2 	bl	8002978 <wrap>
 8002df4:	eef0 7a40 	vmov.f32	s15, s0
}
 8002df8:	eeb0 0a67 	vmov.f32	s0, s15
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002e04:	b004      	add	sp, #16
 8002e06:	4770      	bx	lr
 8002e08:	00000000 	.word	0x00000000
 8002e0c:	43b40000 	.word	0x43b40000
 8002e10:	24006208 	.word	0x24006208
 8002e14:	44340000 	.word	0x44340000

08002e18 <ENGINE_GetNextPhaseAngle>:

float ENGINE_GetNextPhaseAngle(void){
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
	float best = 0.0f;
 8002e1e:	f04f 0300 	mov.w	r3, #0
 8002e22:	60fb      	str	r3, [r7, #12]
	float lowerDelta = ANGLE_CYCLE;
 8002e24:	4b1a      	ldr	r3, [pc, #104]	@ (8002e90 <ENGINE_GetNextPhaseAngle+0x78>)
 8002e26:	60bb      	str	r3, [r7, #8]

	for(int i = 0;i < 4; i++){
 8002e28:	2300      	movs	r3, #0
 8002e2a:	607b      	str	r3, [r7, #4]
 8002e2c:	e024      	b.n	8002e78 <ENGINE_GetNextPhaseAngle+0x60>
		float nextDelta = ENGINE_DeltaAngle(engine.crankshaft_angle, FIRING_OFFSET[i]);
 8002e2e:	4b19      	ldr	r3, [pc, #100]	@ (8002e94 <ENGINE_GetNextPhaseAngle+0x7c>)
 8002e30:	edd3 7a05 	vldr	s15, [r3, #20]
 8002e34:	4a18      	ldr	r2, [pc, #96]	@ (8002e98 <ENGINE_GetNextPhaseAngle+0x80>)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	4413      	add	r3, r2
 8002e3c:	ed93 7a00 	vldr	s14, [r3]
 8002e40:	eef0 0a47 	vmov.f32	s1, s14
 8002e44:	eeb0 0a67 	vmov.f32	s0, s15
 8002e48:	f7ff fe80 	bl	8002b4c <ENGINE_DeltaAngle>
 8002e4c:	ed87 0a00 	vstr	s0, [r7]

		if(nextDelta < lowerDelta){
 8002e50:	ed97 7a00 	vldr	s14, [r7]
 8002e54:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e60:	d507      	bpl.n	8002e72 <ENGINE_GetNextPhaseAngle+0x5a>
			lowerDelta = nextDelta;
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	60bb      	str	r3, [r7, #8]
			best = FIRING_OFFSET[i];
 8002e66:	4a0c      	ldr	r2, [pc, #48]	@ (8002e98 <ENGINE_GetNextPhaseAngle+0x80>)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	4413      	add	r3, r2
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	60fb      	str	r3, [r7, #12]
	for(int i = 0;i < 4; i++){
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3301      	adds	r3, #1
 8002e76:	607b      	str	r3, [r7, #4]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b03      	cmp	r3, #3
 8002e7c:	ddd7      	ble.n	8002e2e <ENGINE_GetNextPhaseAngle+0x16>
		}
	}

	return best;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	ee07 3a90 	vmov	s15, r3
}
 8002e84:	eeb0 0a67 	vmov.f32	s0, s15
 8002e88:	3710      	adds	r7, #16
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	44340000 	.word	0x44340000
 8002e94:	2400619c 	.word	0x2400619c
 8002e98:	08017364 	.word	0x08017364

08002e9c <ENGINE_UpdateCylinderPhases>:

void ENGINE_UpdateCylinderPhases(float global_angle) {
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	ed87 0a01 	vstr	s0, [r7, #4]
	for (int i = 0; i < 4; i++) {
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	e077      	b.n	8002f9c <ENGINE_UpdateCylinderPhases+0x100>
		float local_angle = global_angle - FIRING_OFFSET[i];
 8002eac:	4a3f      	ldr	r2, [pc, #252]	@ (8002fac <ENGINE_UpdateCylinderPhases+0x110>)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	4413      	add	r3, r2
 8002eb4:	edd3 7a00 	vldr	s15, [r3]
 8002eb8:	ed97 7a01 	vldr	s14, [r7, #4]
 8002ebc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ec0:	edc7 7a02 	vstr	s15, [r7, #8]

		local_angle = wrap(local_angle, ANGLE_CYCLE);
 8002ec4:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8002fb0 <ENGINE_UpdateCylinderPhases+0x114>
 8002ec8:	ed97 0a02 	vldr	s0, [r7, #8]
 8002ecc:	f7ff fd54 	bl	8002978 <wrap>
 8002ed0:	ed87 0a02 	vstr	s0, [r7, #8]

		if (local_angle >= 0.0f && local_angle < 180.0f) {
 8002ed4:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ed8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee0:	db0f      	blt.n	8002f02 <ENGINE_UpdateCylinderPhases+0x66>
 8002ee2:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ee6:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8002fb4 <ENGINE_UpdateCylinderPhases+0x118>
 8002eea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ef2:	d506      	bpl.n	8002f02 <ENGINE_UpdateCylinderPhases+0x66>
			engine.cyl_status[i].current_phase = STROKE_POWER; // Descendo (Explosão)
 8002ef4:	4a30      	ldr	r2, [pc, #192]	@ (8002fb8 <ENGINE_UpdateCylinderPhases+0x11c>)
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	4413      	add	r3, r2
 8002efa:	3310      	adds	r3, #16
 8002efc:	2200      	movs	r2, #0
 8002efe:	701a      	strb	r2, [r3, #0]
 8002f00:	e049      	b.n	8002f96 <ENGINE_UpdateCylinderPhases+0xfa>
		} else if (local_angle >= 180.0f && local_angle < 360.0f) {
 8002f02:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f06:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002fb4 <ENGINE_UpdateCylinderPhases+0x118>
 8002f0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f12:	db0f      	blt.n	8002f34 <ENGINE_UpdateCylinderPhases+0x98>
 8002f14:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f18:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002fbc <ENGINE_UpdateCylinderPhases+0x120>
 8002f1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f24:	d506      	bpl.n	8002f34 <ENGINE_UpdateCylinderPhases+0x98>
			engine.cyl_status[i].current_phase = STROKE_EXHAUST; // Subindo (Escape)
 8002f26:	4a24      	ldr	r2, [pc, #144]	@ (8002fb8 <ENGINE_UpdateCylinderPhases+0x11c>)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	3310      	adds	r3, #16
 8002f2e:	2201      	movs	r2, #1
 8002f30:	701a      	strb	r2, [r3, #0]
 8002f32:	e030      	b.n	8002f96 <ENGINE_UpdateCylinderPhases+0xfa>
		} else if (local_angle >= 360.0f && local_angle < 540.0f) {
 8002f34:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f38:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002fbc <ENGINE_UpdateCylinderPhases+0x120>
 8002f3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f44:	db0f      	blt.n	8002f66 <ENGINE_UpdateCylinderPhases+0xca>
 8002f46:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f4a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002fc0 <ENGINE_UpdateCylinderPhases+0x124>
 8002f4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f56:	d506      	bpl.n	8002f66 <ENGINE_UpdateCylinderPhases+0xca>
			engine.cyl_status[i].current_phase = STROKE_INTAKE; // Descendo (Admissão)
 8002f58:	4a17      	ldr	r2, [pc, #92]	@ (8002fb8 <ENGINE_UpdateCylinderPhases+0x11c>)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	3310      	adds	r3, #16
 8002f60:	2202      	movs	r2, #2
 8002f62:	701a      	strb	r2, [r3, #0]
 8002f64:	e017      	b.n	8002f96 <ENGINE_UpdateCylinderPhases+0xfa>
		} else if (local_angle >= 540.0f && local_angle < 720.0f) {
 8002f66:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f6a:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002fc0 <ENGINE_UpdateCylinderPhases+0x124>
 8002f6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f76:	db0e      	blt.n	8002f96 <ENGINE_UpdateCylinderPhases+0xfa>
 8002f78:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f7c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002fb0 <ENGINE_UpdateCylinderPhases+0x114>
 8002f80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f88:	d505      	bpl.n	8002f96 <ENGINE_UpdateCylinderPhases+0xfa>
			engine.cyl_status[i].current_phase = STROKE_COMPRESSION; // Subindo (Compressão)
 8002f8a:	4a0b      	ldr	r2, [pc, #44]	@ (8002fb8 <ENGINE_UpdateCylinderPhases+0x11c>)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	4413      	add	r3, r2
 8002f90:	3310      	adds	r3, #16
 8002f92:	2203      	movs	r2, #3
 8002f94:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	60fb      	str	r3, [r7, #12]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2b03      	cmp	r3, #3
 8002fa0:	dd84      	ble.n	8002eac <ENGINE_UpdateCylinderPhases+0x10>
		}
	}
}
 8002fa2:	bf00      	nop
 8002fa4:	bf00      	nop
 8002fa6:	3710      	adds	r7, #16
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	08017364 	.word	0x08017364
 8002fb0:	44340000 	.word	0x44340000
 8002fb4:	43340000 	.word	0x43340000
 8002fb8:	2400619c 	.word	0x2400619c
 8002fbc:	43b40000 	.word	0x43b40000
 8002fc0:	44070000 	.word	0x44070000

08002fc4 <ENGINE_PhaseOCCallback>:

void ENGINE_PhaseOCCallback(void){
 8002fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fc6:	b08f      	sub	sp, #60	@ 0x3c
 8002fc8:	af0e      	add	r7, sp, #56	@ 0x38
	ENGINE_CaptureTimers();
 8002fca:	f7ff fd31 	bl	8002a30 <ENGINE_CaptureTimers>

	engine.crankshaft_angle = ENGINE_CalculateAngle(ckp_sensor);
 8002fce:	4e25      	ldr	r6, [pc, #148]	@ (8003064 <ENGINE_PhaseOCCallback+0xa0>)
 8002fd0:	466d      	mov	r5, sp
 8002fd2:	f106 0410 	add.w	r4, r6, #16
 8002fd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fdc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fde:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fe0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fe2:	6823      	ldr	r3, [r4, #0]
 8002fe4:	602b      	str	r3, [r5, #0]
 8002fe6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002fea:	f7ff fe9f 	bl	8002d2c <ENGINE_CalculateAngle>
 8002fee:	eef0 7a40 	vmov.f32	s15, s0
 8002ff2:	4b1d      	ldr	r3, [pc, #116]	@ (8003068 <ENGINE_PhaseOCCallback+0xa4>)
 8002ff4:	edc3 7a05 	vstr	s15, [r3, #20]
	engine.crankshaft_angular_velocity = ENGINE_CalculateAngularVelocity(ckp_sensor);
 8002ff8:	4e1a      	ldr	r6, [pc, #104]	@ (8003064 <ENGINE_PhaseOCCallback+0xa0>)
 8002ffa:	466d      	mov	r5, sp
 8002ffc:	f106 0410 	add.w	r4, r6, #16
 8003000:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003002:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003004:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003006:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003008:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800300a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800300c:	6823      	ldr	r3, [r4, #0]
 800300e:	602b      	str	r3, [r5, #0]
 8003010:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003014:	f7ff fdc4 	bl	8002ba0 <ENGINE_CalculateAngularVelocity>
 8003018:	eef0 7a40 	vmov.f32	s15, s0
 800301c:	4b12      	ldr	r3, [pc, #72]	@ (8003068 <ENGINE_PhaseOCCallback+0xa4>)
 800301e:	edc3 7a00 	vstr	s15, [r3]
	engine.crankshaft_angular_acc = ENGINE_CalculateAngularAcceleration(ckp_sensor);
 8003022:	4e10      	ldr	r6, [pc, #64]	@ (8003064 <ENGINE_PhaseOCCallback+0xa0>)
 8003024:	466d      	mov	r5, sp
 8003026:	f106 0410 	add.w	r4, r6, #16
 800302a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800302c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800302e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003030:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003032:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003034:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003036:	6823      	ldr	r3, [r4, #0]
 8003038:	602b      	str	r3, [r5, #0]
 800303a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800303e:	f7ff fdfd 	bl	8002c3c <ENGINE_CalculateAngularAcceleration>
 8003042:	eef0 7a40 	vmov.f32	s15, s0
 8003046:	4b08      	ldr	r3, [pc, #32]	@ (8003068 <ENGINE_PhaseOCCallback+0xa4>)
 8003048:	edc3 7a02 	vstr	s15, [r3, #8]

	ENGINE_UpdateCylinderPhases(engine.crankshaft_angle);
 800304c:	4b06      	ldr	r3, [pc, #24]	@ (8003068 <ENGINE_PhaseOCCallback+0xa4>)
 800304e:	edd3 7a05 	vldr	s15, [r3, #20]
 8003052:	eeb0 0a67 	vmov.f32	s0, s15
 8003056:	f7ff ff21 	bl	8002e9c <ENGINE_UpdateCylinderPhases>
}
 800305a:	bf00      	nop
 800305c:	3704      	adds	r7, #4
 800305e:	46bd      	mov	sp, r7
 8003060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003062:	bf00      	nop
 8003064:	240002bc 	.word	0x240002bc
 8003068:	2400619c 	.word	0x2400619c
 800306c:	00000000 	.word	0x00000000

08003070 <ENGINE_ScheduleControl>:

void ENGINE_ScheduleControl(VR_Sensor_t ckp_sensor){
 8003070:	b084      	sub	sp, #16
 8003072:	b5b0      	push	{r4, r5, r7, lr}
 8003074:	b09c      	sub	sp, #112	@ 0x70
 8003076:	af0e      	add	r7, sp, #56	@ 0x38
 8003078:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 800307c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	ENGINE_CaptureTimers();
 8003080:	f7ff fcd6 	bl	8002a30 <ENGINE_CaptureTimers>

	engine.crankshaft_angle = ENGINE_CalculateAngle(ckp_sensor);
 8003084:	466d      	mov	r5, sp
 8003086:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800308a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800308c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800308e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003090:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003092:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003094:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003096:	6823      	ldr	r3, [r4, #0]
 8003098:	602b      	str	r3, [r5, #0]
 800309a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800309e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030a0:	f7ff fe44 	bl	8002d2c <ENGINE_CalculateAngle>
 80030a4:	eef0 7a40 	vmov.f32	s15, s0
 80030a8:	4bbb      	ldr	r3, [pc, #748]	@ (8003398 <ENGINE_ScheduleControl+0x328>)
 80030aa:	edc3 7a05 	vstr	s15, [r3, #20]
	engine.crankshaft_angular_velocity = ENGINE_CalculateAngularVelocity(ckp_sensor);
 80030ae:	466d      	mov	r5, sp
 80030b0:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 80030b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030c0:	6823      	ldr	r3, [r4, #0]
 80030c2:	602b      	str	r3, [r5, #0]
 80030c4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80030c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030ca:	f7ff fd69 	bl	8002ba0 <ENGINE_CalculateAngularVelocity>
 80030ce:	eef0 7a40 	vmov.f32	s15, s0
 80030d2:	4bb1      	ldr	r3, [pc, #708]	@ (8003398 <ENGINE_ScheduleControl+0x328>)
 80030d4:	edc3 7a00 	vstr	s15, [r3]
	engine.crankshaft_angular_acc = ENGINE_CalculateAngularAcceleration(ckp_sensor);
 80030d8:	466d      	mov	r5, sp
 80030da:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 80030de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030ea:	6823      	ldr	r3, [r4, #0]
 80030ec:	602b      	str	r3, [r5, #0]
 80030ee:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80030f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030f4:	f7ff fda2 	bl	8002c3c <ENGINE_CalculateAngularAcceleration>
 80030f8:	eef0 7a40 	vmov.f32	s15, s0
 80030fc:	4ba6      	ldr	r3, [pc, #664]	@ (8003398 <ENGINE_ScheduleControl+0x328>)
 80030fe:	edc3 7a02 	vstr	s15, [r3, #8]

	float next_phase_angle = ENGINE_GetNextPhaseAngle();
 8003102:	f7ff fe89 	bl	8002e18 <ENGINE_GetNextPhaseAngle>
 8003106:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
	engine.camshaft_angle = next_phase_angle;
 800310a:	4aa3      	ldr	r2, [pc, #652]	@ (8003398 <ENGINE_ScheduleControl+0x328>)
 800310c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800310e:	6193      	str	r3, [r2, #24]

	float delta_to_phase_angle = ENGINE_DeltaAngle(engine.crankshaft_angle, next_phase_angle);
 8003110:	4ba1      	ldr	r3, [pc, #644]	@ (8003398 <ENGINE_ScheduleControl+0x328>)
 8003112:	edd3 7a05 	vldr	s15, [r3, #20]
 8003116:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 800311a:	eeb0 0a67 	vmov.f32	s0, s15
 800311e:	f7ff fd15 	bl	8002b4c <ENGINE_DeltaAngle>
 8003122:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28

	float time_to_next_phase_s = delta_to_phase_angle / engine.crankshaft_angular_velocity;
 8003126:	4b9c      	ldr	r3, [pc, #624]	@ (8003398 <ENGINE_ScheduleControl+0x328>)
 8003128:	ed93 7a00 	vldr	s14, [r3]
 800312c:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8003130:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003134:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	uint32_t time_to_next_phase_us = (uint32_t)(time_to_next_phase_s * 1e6);
 8003138:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800313c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003140:	ed9f 6b91 	vldr	d6, [pc, #580]	@ 8003388 <ENGINE_ScheduleControl+0x318>
 8003144:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003148:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800314c:	ee17 3a90 	vmov	r3, s15
 8003150:	623b      	str	r3, [r7, #32]

	if (time_to_next_phase_us < MIN_GUARD_TIME_US)
 8003152:	4b92      	ldr	r3, [pc, #584]	@ (800339c <ENGINE_ScheduleControl+0x32c>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	6a3a      	ldr	r2, [r7, #32]
 8003158:	429a      	cmp	r2, r3
 800315a:	f0c0 810e 	bcc.w	800337a <ENGINE_ScheduleControl+0x30a>
		return;

	time_to_next_phase_us = clampf(time_to_next_phase_us, MIN_GUARD_TIME_US, MAX_SCHEDULE_TIME_US);
 800315e:	6a3b      	ldr	r3, [r7, #32]
 8003160:	ee07 3a90 	vmov	s15, r3
 8003164:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003168:	4b8c      	ldr	r3, [pc, #560]	@ (800339c <ENGINE_ScheduleControl+0x32c>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	ee07 3a10 	vmov	s14, r3
 8003170:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003174:	4b8a      	ldr	r3, [pc, #552]	@ (80033a0 <ENGINE_ScheduleControl+0x330>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	ee06 3a90 	vmov	s13, r3
 800317c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003180:	eeb0 1a66 	vmov.f32	s2, s13
 8003184:	eef0 0a47 	vmov.f32	s1, s14
 8003188:	eeb0 0a67 	vmov.f32	s0, s15
 800318c:	f7ff fc27 	bl	80029de <clampf>
 8003190:	eef0 7a40 	vmov.f32	s15, s0
 8003194:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003198:	ee17 3a90 	vmov	r3, s15
 800319c:	623b      	str	r3, [r7, #32]
	uint32_t match = ENGINE_Tim5TickAfter(timer_snapshot.tim5, time_to_next_phase_us);
 800319e:	4b81      	ldr	r3, [pc, #516]	@ (80033a4 <ENGINE_ScheduleControl+0x334>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	6a39      	ldr	r1, [r7, #32]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7ff fca5 	bl	8002af4 <ENGINE_Tim5TickAfter>
 80031aa:	61f8      	str	r0, [r7, #28]

	for(int i = 0; i<4;i++){
 80031ac:	2300      	movs	r3, #0
 80031ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80031b0:	e013      	b.n	80031da <ENGINE_ScheduleControl+0x16a>
		if(FIRING_OFFSET[i] == next_phase_angle){
 80031b2:	4a7d      	ldr	r2, [pc, #500]	@ (80033a8 <ENGINE_ScheduleControl+0x338>)
 80031b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	4413      	add	r3, r2
 80031ba:	edd3 7a00 	vldr	s15, [r3]
 80031be:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80031c2:	eeb4 7a67 	vcmp.f32	s14, s15
 80031c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ca:	d103      	bne.n	80031d4 <ENGINE_ScheduleControl+0x164>
			firing_cylinder = i;
 80031cc:	4a77      	ldr	r2, [pc, #476]	@ (80033ac <ENGINE_ScheduleControl+0x33c>)
 80031ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031d0:	6013      	str	r3, [r2, #0]
			break;
 80031d2:	e005      	b.n	80031e0 <ENGINE_ScheduleControl+0x170>
	for(int i = 0; i<4;i++){
 80031d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031d6:	3301      	adds	r3, #1
 80031d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80031da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031dc:	2b03      	cmp	r3, #3
 80031de:	dde8      	ble.n	80031b2 <ENGINE_ScheduleControl+0x142>
		}
	}

	for(int i = 0; i<4;i++){
 80031e0:	2300      	movs	r3, #0
 80031e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80031e4:	e01f      	b.n	8003226 <ENGINE_ScheduleControl+0x1b6>
		if(wrap(FIRING_OFFSET[i] + 360.0f, ANGLE_CYCLE) == next_phase_angle){
 80031e6:	4a70      	ldr	r2, [pc, #448]	@ (80033a8 <ENGINE_ScheduleControl+0x338>)
 80031e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	4413      	add	r3, r2
 80031ee:	edd3 7a00 	vldr	s15, [r3]
 80031f2:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 80033b0 <ENGINE_ScheduleControl+0x340>
 80031f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80031fa:	eddf 0a6e 	vldr	s1, [pc, #440]	@ 80033b4 <ENGINE_ScheduleControl+0x344>
 80031fe:	eeb0 0a67 	vmov.f32	s0, s15
 8003202:	f7ff fbb9 	bl	8002978 <wrap>
 8003206:	eeb0 7a40 	vmov.f32	s14, s0
 800320a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800320e:	eef4 7a47 	vcmp.f32	s15, s14
 8003212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003216:	d103      	bne.n	8003220 <ENGINE_ScheduleControl+0x1b0>
			injection_cylinder = i;
 8003218:	4a67      	ldr	r2, [pc, #412]	@ (80033b8 <ENGINE_ScheduleControl+0x348>)
 800321a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800321c:	6013      	str	r3, [r2, #0]
			break;
 800321e:	e005      	b.n	800322c <ENGINE_ScheduleControl+0x1bc>
	for(int i = 0; i<4;i++){
 8003220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003222:	3301      	adds	r3, #1
 8003224:	633b      	str	r3, [r7, #48]	@ 0x30
 8003226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003228:	2b03      	cmp	r3, #3
 800322a:	dddc      	ble.n	80031e6 <ENGINE_ScheduleControl+0x176>
		}
	}

	uint32_t dwell_us = 2000;
 800322c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003230:	61bb      	str	r3, [r7, #24]
	float dwell_angle = engine.crankshaft_angular_velocity * ((float)dwell_us * 1e-6);
 8003232:	4b59      	ldr	r3, [pc, #356]	@ (8003398 <ENGINE_ScheduleControl+0x328>)
 8003234:	edd3 7a00 	vldr	s15, [r3]
 8003238:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	ee07 3a90 	vmov	s15, r3
 8003242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003246:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800324a:	ed9f 5b51 	vldr	d5, [pc, #324]	@ 8003390 <ENGINE_ScheduleControl+0x320>
 800324e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8003252:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003256:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800325a:	edc7 7a05 	vstr	s15, [r7, #20]

	float delta_to_dwell_angle = ENGINE_DeltaAngle(dwell_angle, next_phase_angle);
 800325e:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 8003262:	ed97 0a05 	vldr	s0, [r7, #20]
 8003266:	f7ff fc71 	bl	8002b4c <ENGINE_DeltaAngle>
 800326a:	ed87 0a04 	vstr	s0, [r7, #16]

	float time_to_dwell_s = delta_to_dwell_angle / engine.crankshaft_angular_velocity;
 800326e:	4b4a      	ldr	r3, [pc, #296]	@ (8003398 <ENGINE_ScheduleControl+0x328>)
 8003270:	ed93 7a00 	vldr	s14, [r3]
 8003274:	edd7 6a04 	vldr	s13, [r7, #16]
 8003278:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800327c:	edc7 7a03 	vstr	s15, [r7, #12]
	uint32_t time_to_dwell_us = (uint32_t)(time_to_dwell_s * 1e6);
 8003280:	edd7 7a03 	vldr	s15, [r7, #12]
 8003284:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003288:	ed9f 6b3f 	vldr	d6, [pc, #252]	@ 8003388 <ENGINE_ScheduleControl+0x318>
 800328c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003290:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003294:	ee17 3a90 	vmov	r3, s15
 8003298:	60bb      	str	r3, [r7, #8]

	float tooths_to_dwell = (float)dwell_us / ckp_sensor.period;
 800329a:	69bb      	ldr	r3, [r7, #24]
 800329c:	ee07 3a90 	vmov	s15, r3
 80032a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032a6:	ee07 3a90 	vmov	s15, r3
 80032aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80032ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032b2:	edc7 7a01 	vstr	s15, [r7, #4]
	tooths_to_dwell = clampf(tooths_to_dwell, 1.0f, (float)ckp_sensor.tooths);
 80032b6:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 80032ba:	ee07 3a90 	vmov	s15, r3
 80032be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032c2:	eeb0 1a67 	vmov.f32	s2, s15
 80032c6:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80032ca:	ed97 0a01 	vldr	s0, [r7, #4]
 80032ce:	f7ff fb86 	bl	80029de <clampf>
 80032d2:	ed87 0a01 	vstr	s0, [r7, #4]
	if(delta_to_phase_angle < (360.0f/(float)ckp_sensor.tooths * tooths_to_dwell + 1.0f)){
 80032d6:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 80032da:	ee07 3a90 	vmov	s15, r3
 80032de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032e2:	eddf 6a33 	vldr	s13, [pc, #204]	@ 80033b0 <ENGINE_ScheduleControl+0x340>
 80032e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80032ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80032f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032fa:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80032fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003306:	d507      	bpl.n	8003318 <ENGINE_ScheduleControl+0x2a8>
		ENGINE_Schedule_Dwell(firing_cylinder, time_to_dwell_us, dwell_us);
 8003308:	4b28      	ldr	r3, [pc, #160]	@ (80033ac <ENGINE_ScheduleControl+0x33c>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	b2db      	uxtb	r3, r3
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	68b9      	ldr	r1, [r7, #8]
 8003312:	4618      	mov	r0, r3
 8003314:	f000 fa5a 	bl	80037cc <ENGINE_Schedule_Dwell>
	}

	if(delta_to_phase_angle < (360.0f/(float)ckp_sensor.tooths + 1.0f)){
 8003318:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 800331c:	ee07 3a90 	vmov	s15, r3
 8003320:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003324:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80033b0 <ENGINE_ScheduleControl+0x340>
 8003328:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800332c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003330:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003334:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003338:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800333c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003340:	d509      	bpl.n	8003356 <ENGINE_ScheduleControl+0x2e6>
		ENGINE_Schedule_Injection(injection_cylinder, time_to_next_phase_us, 20000);
 8003342:	4b1d      	ldr	r3, [pc, #116]	@ (80033b8 <ENGINE_ScheduleControl+0x348>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	b2db      	uxtb	r3, r3
 8003348:	6a3a      	ldr	r2, [r7, #32]
 800334a:	b291      	uxth	r1, r2
 800334c:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8003350:	4618      	mov	r0, r3
 8003352:	f000 f877 	bl	8003444 <ENGINE_Schedule_Injection>
	}

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, match);
 8003356:	4b19      	ldr	r3, [pc, #100]	@ (80033bc <ENGINE_ScheduleControl+0x34c>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	69fa      	ldr	r2, [r7, #28]
 800335c:	641a      	str	r2, [r3, #64]	@ 0x40
	__HAL_TIM_CLEAR_FLAG(&htim5, TIM_FLAG_CC4);
 800335e:	4b17      	ldr	r3, [pc, #92]	@ (80033bc <ENGINE_ScheduleControl+0x34c>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f06f 0210 	mvn.w	r2, #16
 8003366:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim5, TIM_IT_CC4);
 8003368:	4b14      	ldr	r3, [pc, #80]	@ (80033bc <ENGINE_ScheduleControl+0x34c>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68da      	ldr	r2, [r3, #12]
 800336e:	4b13      	ldr	r3, [pc, #76]	@ (80033bc <ENGINE_ScheduleControl+0x34c>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f042 0210 	orr.w	r2, r2, #16
 8003376:	60da      	str	r2, [r3, #12]
 8003378:	e000      	b.n	800337c <ENGINE_ScheduleControl+0x30c>
		return;
 800337a:	bf00      	nop
}
 800337c:	3738      	adds	r7, #56	@ 0x38
 800337e:	46bd      	mov	sp, r7
 8003380:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8003384:	b004      	add	sp, #16
 8003386:	4770      	bx	lr
 8003388:	00000000 	.word	0x00000000
 800338c:	412e8480 	.word	0x412e8480
 8003390:	a0b5ed8d 	.word	0xa0b5ed8d
 8003394:	3eb0c6f7 	.word	0x3eb0c6f7
 8003398:	2400619c 	.word	0x2400619c
 800339c:	24000028 	.word	0x24000028
 80033a0:	2400002c 	.word	0x2400002c
 80033a4:	24006208 	.word	0x24006208
 80033a8:	08017364 	.word	0x08017364
 80033ac:	24006214 	.word	0x24006214
 80033b0:	43b40000 	.word	0x43b40000
 80033b4:	44340000 	.word	0x44340000
 80033b8:	24006218 	.word	0x24006218
 80033bc:	240063c4 	.word	0x240063c4

080033c0 <ENGINE_CKP_Callback>:

static uint8_t first_is_sync = 0;
void ENGINE_CKP_Callback(VR_Sensor_t ckp_sensor) {
 80033c0:	b084      	sub	sp, #16
 80033c2:	b5b0      	push	{r4, r5, r7, lr}
 80033c4:	b08e      	sub	sp, #56	@ 0x38
 80033c6:	af0e      	add	r7, sp, #56	@ 0x38
 80033c8:	f107 0410 	add.w	r4, r7, #16
 80033cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (!ckp_sensor.isSync)
 80033d0:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80033d4:	f083 0301 	eor.w	r3, r3, #1
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d127      	bne.n	800342e <ENGINE_CKP_Callback+0x6e>
		return;

	if (ckp_sensor.frequency_hz <= 0.0f || ckp_sensor.period == 0 || ckp_sensor.tooths == 0)
 80033de:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80033e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ea:	d922      	bls.n	8003432 <ENGINE_CKP_Callback+0x72>
 80033ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d01f      	beq.n	8003432 <ENGINE_CKP_Callback+0x72>
 80033f2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d01b      	beq.n	8003432 <ENGINE_CKP_Callback+0x72>
		return;

    if(!first_is_sync)
 80033fa:	4b11      	ldr	r3, [pc, #68]	@ (8003440 <ENGINE_CKP_Callback+0x80>)
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d101      	bne.n	8003406 <ENGINE_CKP_Callback+0x46>
    	ENGINE_PhaseOCCallback();
 8003402:	f7ff fddf 	bl	8002fc4 <ENGINE_PhaseOCCallback>

    first_is_sync = 1;
 8003406:	4b0e      	ldr	r3, [pc, #56]	@ (8003440 <ENGINE_CKP_Callback+0x80>)
 8003408:	2201      	movs	r2, #1
 800340a:	701a      	strb	r2, [r3, #0]
    ENGINE_ScheduleControl(ckp_sensor);
 800340c:	466d      	mov	r5, sp
 800340e:	f107 0420 	add.w	r4, r7, #32
 8003412:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003414:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003416:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003418:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800341a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800341c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800341e:	6823      	ldr	r3, [r4, #0]
 8003420:	602b      	str	r3, [r5, #0]
 8003422:	f107 0310 	add.w	r3, r7, #16
 8003426:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003428:	f7ff fe22 	bl	8003070 <ENGINE_ScheduleControl>
 800342c:	e002      	b.n	8003434 <ENGINE_CKP_Callback+0x74>
		return;
 800342e:	bf00      	nop
 8003430:	e000      	b.n	8003434 <ENGINE_CKP_Callback+0x74>
		return;
 8003432:	bf00      	nop
}
 8003434:	46bd      	mov	sp, r7
 8003436:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800343a:	b004      	add	sp, #16
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	2400621c 	.word	0x2400621c

08003444 <ENGINE_Schedule_Injection>:

void ENGINE_Schedule_Injection(uint8_t cyl_id, uint16_t delta_to_start, uint16_t pulse_us) {
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	4603      	mov	r3, r0
 800344c:	71fb      	strb	r3, [r7, #7]
 800344e:	460b      	mov	r3, r1
 8003450:	80bb      	strh	r3, [r7, #4]
 8003452:	4613      	mov	r3, r2
 8003454:	807b      	strh	r3, [r7, #2]
	ENGINE_CaptureTimers();
 8003456:	f7ff faeb 	bl	8002a30 <ENGINE_CaptureTimers>

	uint32_t channel = injector[cyl_id];
 800345a:	79fb      	ldrb	r3, [r7, #7]
 800345c:	4a51      	ldr	r2, [pc, #324]	@ (80035a4 <ENGINE_Schedule_Injection+0x160>)
 800345e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003462:	60fb      	str	r3, [r7, #12]

	uint16_t match = ENGINE_Tim1TickAfter(timer_snapshot.tim1, delta_to_start);
 8003464:	4b50      	ldr	r3, [pc, #320]	@ (80035a8 <ENGINE_Schedule_Injection+0x164>)
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	88ba      	ldrh	r2, [r7, #4]
 800346a:	4611      	mov	r1, r2
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff fb5e 	bl	8002b2e <ENGINE_Tim1TickAfter>
 8003472:	4603      	mov	r3, r0
 8003474:	817b      	strh	r3, [r7, #10]

	injector_state[cyl_id].pulse_width_us = pulse_us;
 8003476:	79fa      	ldrb	r2, [r7, #7]
 8003478:	494c      	ldr	r1, [pc, #304]	@ (80035ac <ENGINE_Schedule_Injection+0x168>)
 800347a:	4613      	mov	r3, r2
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	4413      	add	r3, r2
 8003480:	005b      	lsls	r3, r3, #1
 8003482:	440b      	add	r3, r1
 8003484:	887a      	ldrh	r2, [r7, #2]
 8003486:	801a      	strh	r2, [r3, #0]
	injector_state[cyl_id].pulse_start_time = match;
 8003488:	79fa      	ldrb	r2, [r7, #7]
 800348a:	4948      	ldr	r1, [pc, #288]	@ (80035ac <ENGINE_Schedule_Injection+0x168>)
 800348c:	4613      	mov	r3, r2
 800348e:	005b      	lsls	r3, r3, #1
 8003490:	4413      	add	r3, r2
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	440b      	add	r3, r1
 8003496:	3304      	adds	r3, #4
 8003498:	897a      	ldrh	r2, [r7, #10]
 800349a:	801a      	strh	r2, [r3, #0]

	injector_state[cyl_id].state = INJ_STATE_SCHEDULED;
 800349c:	79fa      	ldrb	r2, [r7, #7]
 800349e:	4943      	ldr	r1, [pc, #268]	@ (80035ac <ENGINE_Schedule_Injection+0x168>)
 80034a0:	4613      	mov	r3, r2
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	4413      	add	r3, r2
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	440b      	add	r3, r1
 80034aa:	3302      	adds	r3, #2
 80034ac:	2201      	movs	r2, #1
 80034ae:	701a      	strb	r2, [r3, #0]

	__HAL_TIM_SET_OC_MODE(&htim1, channel, TIM_OCMODE_ACTIVE);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d10a      	bne.n	80034cc <ENGINE_Schedule_Injection+0x88>
 80034b6:	4b3e      	ldr	r3, [pc, #248]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	699a      	ldr	r2, [r3, #24]
 80034bc:	4b3d      	ldr	r3, [pc, #244]	@ (80035b4 <ENGINE_Schedule_Injection+0x170>)
 80034be:	4013      	ands	r3, r2
 80034c0:	4a3b      	ldr	r2, [pc, #236]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 80034c2:	6812      	ldr	r2, [r2, #0]
 80034c4:	f043 0310 	orr.w	r3, r3, #16
 80034c8:	6193      	str	r3, [r2, #24]
 80034ca:	e028      	b.n	800351e <ENGINE_Schedule_Injection+0xda>
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	d10a      	bne.n	80034e8 <ENGINE_Schedule_Injection+0xa4>
 80034d2:	4b37      	ldr	r3, [pc, #220]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	699a      	ldr	r2, [r3, #24]
 80034d8:	4b37      	ldr	r3, [pc, #220]	@ (80035b8 <ENGINE_Schedule_Injection+0x174>)
 80034da:	4013      	ands	r3, r2
 80034dc:	4a34      	ldr	r2, [pc, #208]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 80034de:	6812      	ldr	r2, [r2, #0]
 80034e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80034e4:	6193      	str	r3, [r2, #24]
 80034e6:	e01a      	b.n	800351e <ENGINE_Schedule_Injection+0xda>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2b08      	cmp	r3, #8
 80034ec:	d10a      	bne.n	8003504 <ENGINE_Schedule_Injection+0xc0>
 80034ee:	4b30      	ldr	r3, [pc, #192]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	69da      	ldr	r2, [r3, #28]
 80034f4:	4b2f      	ldr	r3, [pc, #188]	@ (80035b4 <ENGINE_Schedule_Injection+0x170>)
 80034f6:	4013      	ands	r3, r2
 80034f8:	4a2d      	ldr	r2, [pc, #180]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 80034fa:	6812      	ldr	r2, [r2, #0]
 80034fc:	f043 0310 	orr.w	r3, r3, #16
 8003500:	61d3      	str	r3, [r2, #28]
 8003502:	e00c      	b.n	800351e <ENGINE_Schedule_Injection+0xda>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2b0c      	cmp	r3, #12
 8003508:	d109      	bne.n	800351e <ENGINE_Schedule_Injection+0xda>
 800350a:	4b29      	ldr	r3, [pc, #164]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	69da      	ldr	r2, [r3, #28]
 8003510:	4b29      	ldr	r3, [pc, #164]	@ (80035b8 <ENGINE_Schedule_Injection+0x174>)
 8003512:	4013      	ands	r3, r2
 8003514:	4a26      	ldr	r2, [pc, #152]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 8003516:	6812      	ldr	r2, [r2, #0]
 8003518:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800351c:	61d3      	str	r3, [r2, #28]
	__HAL_TIM_SET_COMPARE(&htim1, channel, match);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d104      	bne.n	800352e <ENGINE_Schedule_Injection+0xea>
 8003524:	4b22      	ldr	r3, [pc, #136]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	897a      	ldrh	r2, [r7, #10]
 800352a:	635a      	str	r2, [r3, #52]	@ 0x34
 800352c:	e023      	b.n	8003576 <ENGINE_Schedule_Injection+0x132>
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2b04      	cmp	r3, #4
 8003532:	d104      	bne.n	800353e <ENGINE_Schedule_Injection+0xfa>
 8003534:	4b1e      	ldr	r3, [pc, #120]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	897b      	ldrh	r3, [r7, #10]
 800353a:	6393      	str	r3, [r2, #56]	@ 0x38
 800353c:	e01b      	b.n	8003576 <ENGINE_Schedule_Injection+0x132>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2b08      	cmp	r3, #8
 8003542:	d104      	bne.n	800354e <ENGINE_Schedule_Injection+0x10a>
 8003544:	4b1a      	ldr	r3, [pc, #104]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	897b      	ldrh	r3, [r7, #10]
 800354a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800354c:	e013      	b.n	8003576 <ENGINE_Schedule_Injection+0x132>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2b0c      	cmp	r3, #12
 8003552:	d104      	bne.n	800355e <ENGINE_Schedule_Injection+0x11a>
 8003554:	4b16      	ldr	r3, [pc, #88]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	897b      	ldrh	r3, [r7, #10]
 800355a:	6413      	str	r3, [r2, #64]	@ 0x40
 800355c:	e00b      	b.n	8003576 <ENGINE_Schedule_Injection+0x132>
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2b10      	cmp	r3, #16
 8003562:	d104      	bne.n	800356e <ENGINE_Schedule_Injection+0x12a>
 8003564:	4b12      	ldr	r3, [pc, #72]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	897b      	ldrh	r3, [r7, #10]
 800356a:	6593      	str	r3, [r2, #88]	@ 0x58
 800356c:	e003      	b.n	8003576 <ENGINE_Schedule_Injection+0x132>
 800356e:	4b10      	ldr	r3, [pc, #64]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	897b      	ldrh	r3, [r7, #10]
 8003574:	65d3      	str	r3, [r2, #92]	@ 0x5c

	__HAL_TIM_CLEAR_FLAG(&htim1, CLR_FLAGS[cyl_id]);
 8003576:	79fb      	ldrb	r3, [r7, #7]
 8003578:	4a10      	ldr	r2, [pc, #64]	@ (80035bc <ENGINE_Schedule_Injection+0x178>)
 800357a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800357e:	4b0c      	ldr	r3, [pc, #48]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	43d2      	mvns	r2, r2
 8003584:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim1, IT_FLAGS[cyl_id]);
 8003586:	4b0a      	ldr	r3, [pc, #40]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	68d9      	ldr	r1, [r3, #12]
 800358c:	79fb      	ldrb	r3, [r7, #7]
 800358e:	4a0c      	ldr	r2, [pc, #48]	@ (80035c0 <ENGINE_Schedule_Injection+0x17c>)
 8003590:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003594:	4b06      	ldr	r3, [pc, #24]	@ (80035b0 <ENGINE_Schedule_Injection+0x16c>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	430a      	orrs	r2, r1
 800359a:	60da      	str	r2, [r3, #12]
}
 800359c:	bf00      	nop
 800359e:	3710      	adds	r7, #16
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	08017304 	.word	0x08017304
 80035a8:	24006208 	.word	0x24006208
 80035ac:	24006154 	.word	0x24006154
 80035b0:	2400632c 	.word	0x2400632c
 80035b4:	fffeff8f 	.word	0xfffeff8f
 80035b8:	feff8fff 	.word	0xfeff8fff
 80035bc:	08017354 	.word	0x08017354
 80035c0:	08017344 	.word	0x08017344

080035c4 <ENGINE_Injector_OutputCompareCallback>:
		__HAL_TIM_SET_OC_MODE(&htim1, channel, TIM_OCMODE_FORCED_INACTIVE);
		injector_state[i].state = INJ_STATE_IDLE;
	}
}

void ENGINE_Injector_OutputCompareCallback(TIM_HandleTypeDef *htim) {
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 4; i++) {
 80035cc:	2300      	movs	r3, #0
 80035ce:	617b      	str	r3, [r7, #20]
 80035d0:	e0e1      	b.n	8003796 <ENGINE_Injector_OutputCompareCallback+0x1d2>
        if (htim->Channel != injector_active_channel[i])
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	7f1b      	ldrb	r3, [r3, #28]
 80035d6:	4619      	mov	r1, r3
 80035d8:	4a73      	ldr	r2, [pc, #460]	@ (80037a8 <ENGINE_Injector_OutputCompareCallback+0x1e4>)
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035e0:	4299      	cmp	r1, r3
 80035e2:	f040 80d4 	bne.w	800378e <ENGINE_Injector_OutputCompareCallback+0x1ca>
            continue;

		uint32_t channel = injector[i];
 80035e6:	4a71      	ldr	r2, [pc, #452]	@ (80037ac <ENGINE_Injector_OutputCompareCallback+0x1e8>)
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ee:	613b      	str	r3, [r7, #16]
		switch (injector_state[i].state) {
 80035f0:	496f      	ldr	r1, [pc, #444]	@ (80037b0 <ENGINE_Injector_OutputCompareCallback+0x1ec>)
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	4613      	mov	r3, r2
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	4413      	add	r3, r2
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	440b      	add	r3, r1
 80035fe:	3302      	adds	r3, #2
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d003      	beq.n	800360e <ENGINE_Injector_OutputCompareCallback+0x4a>
 8003606:	2b03      	cmp	r3, #3
 8003608:	f000 8093 	beq.w	8003732 <ENGINE_Injector_OutputCompareCallback+0x16e>
 800360c:	e0a8      	b.n	8003760 <ENGINE_Injector_OutputCompareCallback+0x19c>

		case INJ_STATE_SCHEDULED:
			ENGINE_CaptureTimers();
 800360e:	f7ff fa0f 	bl	8002a30 <ENGINE_CaptureTimers>

			injector_state[i].state = INJ_STATE_ACTIVE;
 8003612:	4967      	ldr	r1, [pc, #412]	@ (80037b0 <ENGINE_Injector_OutputCompareCallback+0x1ec>)
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	4613      	mov	r3, r2
 8003618:	005b      	lsls	r3, r3, #1
 800361a:	4413      	add	r3, r2
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	440b      	add	r3, r1
 8003620:	3302      	adds	r3, #2
 8003622:	2203      	movs	r2, #3
 8003624:	701a      	strb	r2, [r3, #0]

			uint16_t match = ENGINE_Tim1TickAfter(timer_snapshot.tim1, injector_state[i].pulse_width_us);
 8003626:	4b63      	ldr	r3, [pc, #396]	@ (80037b4 <ENGINE_Injector_OutputCompareCallback+0x1f0>)
 8003628:	6898      	ldr	r0, [r3, #8]
 800362a:	4961      	ldr	r1, [pc, #388]	@ (80037b0 <ENGINE_Injector_OutputCompareCallback+0x1ec>)
 800362c:	697a      	ldr	r2, [r7, #20]
 800362e:	4613      	mov	r3, r2
 8003630:	005b      	lsls	r3, r3, #1
 8003632:	4413      	add	r3, r2
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	440b      	add	r3, r1
 8003638:	881b      	ldrh	r3, [r3, #0]
 800363a:	4619      	mov	r1, r3
 800363c:	f7ff fa77 	bl	8002b2e <ENGINE_Tim1TickAfter>
 8003640:	4603      	mov	r3, r0
 8003642:	81fb      	strh	r3, [r7, #14]

			__HAL_TIM_SET_OC_MODE(&htim1, channel, TIM_OCMODE_INACTIVE);
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d10a      	bne.n	8003660 <ENGINE_Injector_OutputCompareCallback+0x9c>
 800364a:	4b5b      	ldr	r3, [pc, #364]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	699a      	ldr	r2, [r3, #24]
 8003650:	4b5a      	ldr	r3, [pc, #360]	@ (80037bc <ENGINE_Injector_OutputCompareCallback+0x1f8>)
 8003652:	4013      	ands	r3, r2
 8003654:	4a58      	ldr	r2, [pc, #352]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 8003656:	6812      	ldr	r2, [r2, #0]
 8003658:	f043 0320 	orr.w	r3, r3, #32
 800365c:	6193      	str	r3, [r2, #24]
 800365e:	e028      	b.n	80036b2 <ENGINE_Injector_OutputCompareCallback+0xee>
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	2b04      	cmp	r3, #4
 8003664:	d10a      	bne.n	800367c <ENGINE_Injector_OutputCompareCallback+0xb8>
 8003666:	4b54      	ldr	r3, [pc, #336]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	699a      	ldr	r2, [r3, #24]
 800366c:	4b54      	ldr	r3, [pc, #336]	@ (80037c0 <ENGINE_Injector_OutputCompareCallback+0x1fc>)
 800366e:	4013      	ands	r3, r2
 8003670:	4a51      	ldr	r2, [pc, #324]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 8003672:	6812      	ldr	r2, [r2, #0]
 8003674:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003678:	6193      	str	r3, [r2, #24]
 800367a:	e01a      	b.n	80036b2 <ENGINE_Injector_OutputCompareCallback+0xee>
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	2b08      	cmp	r3, #8
 8003680:	d10a      	bne.n	8003698 <ENGINE_Injector_OutputCompareCallback+0xd4>
 8003682:	4b4d      	ldr	r3, [pc, #308]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	69da      	ldr	r2, [r3, #28]
 8003688:	4b4c      	ldr	r3, [pc, #304]	@ (80037bc <ENGINE_Injector_OutputCompareCallback+0x1f8>)
 800368a:	4013      	ands	r3, r2
 800368c:	4a4a      	ldr	r2, [pc, #296]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 800368e:	6812      	ldr	r2, [r2, #0]
 8003690:	f043 0320 	orr.w	r3, r3, #32
 8003694:	61d3      	str	r3, [r2, #28]
 8003696:	e00c      	b.n	80036b2 <ENGINE_Injector_OutputCompareCallback+0xee>
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	2b0c      	cmp	r3, #12
 800369c:	d109      	bne.n	80036b2 <ENGINE_Injector_OutputCompareCallback+0xee>
 800369e:	4b46      	ldr	r3, [pc, #280]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	69da      	ldr	r2, [r3, #28]
 80036a4:	4b46      	ldr	r3, [pc, #280]	@ (80037c0 <ENGINE_Injector_OutputCompareCallback+0x1fc>)
 80036a6:	4013      	ands	r3, r2
 80036a8:	4a43      	ldr	r2, [pc, #268]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 80036aa:	6812      	ldr	r2, [r2, #0]
 80036ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80036b0:	61d3      	str	r3, [r2, #28]
			__HAL_TIM_SET_COMPARE(&htim1, channel, match);
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d104      	bne.n	80036c2 <ENGINE_Injector_OutputCompareCallback+0xfe>
 80036b8:	4b3f      	ldr	r3, [pc, #252]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	89fa      	ldrh	r2, [r7, #14]
 80036be:	635a      	str	r2, [r3, #52]	@ 0x34
 80036c0:	e023      	b.n	800370a <ENGINE_Injector_OutputCompareCallback+0x146>
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	2b04      	cmp	r3, #4
 80036c6:	d104      	bne.n	80036d2 <ENGINE_Injector_OutputCompareCallback+0x10e>
 80036c8:	4b3b      	ldr	r3, [pc, #236]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	89fb      	ldrh	r3, [r7, #14]
 80036ce:	6393      	str	r3, [r2, #56]	@ 0x38
 80036d0:	e01b      	b.n	800370a <ENGINE_Injector_OutputCompareCallback+0x146>
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	2b08      	cmp	r3, #8
 80036d6:	d104      	bne.n	80036e2 <ENGINE_Injector_OutputCompareCallback+0x11e>
 80036d8:	4b37      	ldr	r3, [pc, #220]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	89fb      	ldrh	r3, [r7, #14]
 80036de:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80036e0:	e013      	b.n	800370a <ENGINE_Injector_OutputCompareCallback+0x146>
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	2b0c      	cmp	r3, #12
 80036e6:	d104      	bne.n	80036f2 <ENGINE_Injector_OutputCompareCallback+0x12e>
 80036e8:	4b33      	ldr	r3, [pc, #204]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	89fb      	ldrh	r3, [r7, #14]
 80036ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80036f0:	e00b      	b.n	800370a <ENGINE_Injector_OutputCompareCallback+0x146>
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	2b10      	cmp	r3, #16
 80036f6:	d104      	bne.n	8003702 <ENGINE_Injector_OutputCompareCallback+0x13e>
 80036f8:	4b2f      	ldr	r3, [pc, #188]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	89fb      	ldrh	r3, [r7, #14]
 80036fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8003700:	e003      	b.n	800370a <ENGINE_Injector_OutputCompareCallback+0x146>
 8003702:	4b2d      	ldr	r3, [pc, #180]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	89fb      	ldrh	r3, [r7, #14]
 8003708:	65d3      	str	r3, [r2, #92]	@ 0x5c

			__HAL_TIM_CLEAR_FLAG(&htim1, CLR_FLAGS[i]);
 800370a:	4a2e      	ldr	r2, [pc, #184]	@ (80037c4 <ENGINE_Injector_OutputCompareCallback+0x200>)
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003712:	4b29      	ldr	r3, [pc, #164]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	43d2      	mvns	r2, r2
 8003718:	611a      	str	r2, [r3, #16]
			__HAL_TIM_ENABLE_IT(&htim1, IT_FLAGS[i]);
 800371a:	4b27      	ldr	r3, [pc, #156]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	68d9      	ldr	r1, [r3, #12]
 8003720:	4a29      	ldr	r2, [pc, #164]	@ (80037c8 <ENGINE_Injector_OutputCompareCallback+0x204>)
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003728:	4b23      	ldr	r3, [pc, #140]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	430a      	orrs	r2, r1
 800372e:	60da      	str	r2, [r3, #12]
			break;
 8003730:	e02e      	b.n	8003790 <ENGINE_Injector_OutputCompareCallback+0x1cc>

		case INJ_STATE_ACTIVE:
			__HAL_TIM_DISABLE_IT(&htim1, IT_FLAGS[i]);
 8003732:	4b21      	ldr	r3, [pc, #132]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	68d9      	ldr	r1, [r3, #12]
 8003738:	4a23      	ldr	r2, [pc, #140]	@ (80037c8 <ENGINE_Injector_OutputCompareCallback+0x204>)
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003740:	43da      	mvns	r2, r3
 8003742:	4b1d      	ldr	r3, [pc, #116]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	400a      	ands	r2, r1
 8003748:	60da      	str	r2, [r3, #12]
			injector_state[i].state = INJ_STATE_IDLE;
 800374a:	4919      	ldr	r1, [pc, #100]	@ (80037b0 <ENGINE_Injector_OutputCompareCallback+0x1ec>)
 800374c:	697a      	ldr	r2, [r7, #20]
 800374e:	4613      	mov	r3, r2
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	4413      	add	r3, r2
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	440b      	add	r3, r1
 8003758:	3302      	adds	r3, #2
 800375a:	2200      	movs	r2, #0
 800375c:	701a      	strb	r2, [r3, #0]
			break;
 800375e:	e017      	b.n	8003790 <ENGINE_Injector_OutputCompareCallback+0x1cc>

		default:
			__HAL_TIM_DISABLE_IT(&htim1, IT_FLAGS[i]);
 8003760:	4b15      	ldr	r3, [pc, #84]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68d9      	ldr	r1, [r3, #12]
 8003766:	4a18      	ldr	r2, [pc, #96]	@ (80037c8 <ENGINE_Injector_OutputCompareCallback+0x204>)
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800376e:	43da      	mvns	r2, r3
 8003770:	4b11      	ldr	r3, [pc, #68]	@ (80037b8 <ENGINE_Injector_OutputCompareCallback+0x1f4>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	400a      	ands	r2, r1
 8003776:	60da      	str	r2, [r3, #12]
			injector_state[i].state = INJ_STATE_IDLE;
 8003778:	490d      	ldr	r1, [pc, #52]	@ (80037b0 <ENGINE_Injector_OutputCompareCallback+0x1ec>)
 800377a:	697a      	ldr	r2, [r7, #20]
 800377c:	4613      	mov	r3, r2
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	4413      	add	r3, r2
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	440b      	add	r3, r1
 8003786:	3302      	adds	r3, #2
 8003788:	2200      	movs	r2, #0
 800378a:	701a      	strb	r2, [r3, #0]
			break;
 800378c:	e000      	b.n	8003790 <ENGINE_Injector_OutputCompareCallback+0x1cc>
            continue;
 800378e:	bf00      	nop
    for (int i = 0; i < 4; i++) {
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	3301      	adds	r3, #1
 8003794:	617b      	str	r3, [r7, #20]
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	2b03      	cmp	r3, #3
 800379a:	f77f af1a 	ble.w	80035d2 <ENGINE_Injector_OutputCompareCallback+0xe>
		}
    }
}
 800379e:	bf00      	nop
 80037a0:	bf00      	nop
 80037a2:	3718      	adds	r7, #24
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	08017324 	.word	0x08017324
 80037ac:	08017304 	.word	0x08017304
 80037b0:	24006154 	.word	0x24006154
 80037b4:	24006208 	.word	0x24006208
 80037b8:	2400632c 	.word	0x2400632c
 80037bc:	fffeff8f 	.word	0xfffeff8f
 80037c0:	feff8fff 	.word	0xfeff8fff
 80037c4:	08017354 	.word	0x08017354
 80037c8:	08017344 	.word	0x08017344

080037cc <ENGINE_Schedule_Dwell>:

void ENGINE_Schedule_Dwell(uint8_t cyl_id, uint32_t delta_to_start, uint32_t dwell_us) {
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b086      	sub	sp, #24
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	4603      	mov	r3, r0
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
 80037d8:	73fb      	strb	r3, [r7, #15]
	ENGINE_CaptureTimers();
 80037da:	f7ff f929 	bl	8002a30 <ENGINE_CaptureTimers>

	uint32_t channel = ignition[cyl_id];
 80037de:	7bfb      	ldrb	r3, [r7, #15]
 80037e0:	4a51      	ldr	r2, [pc, #324]	@ (8003928 <ENGINE_Schedule_Dwell+0x15c>)
 80037e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037e6:	617b      	str	r3, [r7, #20]

	uint16_t start_tick = ENGINE_Tim4TickAfter(timer_snapshot.tim4, delta_to_start);
 80037e8:	4b50      	ldr	r3, [pc, #320]	@ (800392c <ENGINE_Schedule_Dwell+0x160>)
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	68b9      	ldr	r1, [r7, #8]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7ff f98e 	bl	8002b10 <ENGINE_Tim4TickAfter>
 80037f4:	4603      	mov	r3, r0
 80037f6:	827b      	strh	r3, [r7, #18]

	ignition_state[cyl_id].dwell_us = dwell_us;
 80037f8:	7bfa      	ldrb	r2, [r7, #15]
 80037fa:	494d      	ldr	r1, [pc, #308]	@ (8003930 <ENGINE_Schedule_Dwell+0x164>)
 80037fc:	4613      	mov	r3, r2
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	4413      	add	r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	601a      	str	r2, [r3, #0]
	ignition_state[cyl_id].dwell_start_time = start_tick;
 800380a:	7bfa      	ldrb	r2, [r7, #15]
 800380c:	4948      	ldr	r1, [pc, #288]	@ (8003930 <ENGINE_Schedule_Dwell+0x164>)
 800380e:	4613      	mov	r3, r2
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	4413      	add	r3, r2
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	440b      	add	r3, r1
 8003818:	3304      	adds	r3, #4
 800381a:	8a7a      	ldrh	r2, [r7, #18]
 800381c:	801a      	strh	r2, [r3, #0]

	ignition_state[cyl_id].state = IGN_STATE_DWELL;
 800381e:	7bfa      	ldrb	r2, [r7, #15]
 8003820:	4943      	ldr	r1, [pc, #268]	@ (8003930 <ENGINE_Schedule_Dwell+0x164>)
 8003822:	4613      	mov	r3, r2
 8003824:	005b      	lsls	r3, r3, #1
 8003826:	4413      	add	r3, r2
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	440b      	add	r3, r1
 800382c:	330a      	adds	r3, #10
 800382e:	2202      	movs	r2, #2
 8003830:	701a      	strb	r2, [r3, #0]

	__HAL_TIM_SET_OC_MODE(&htim4, channel, TIM_OCMODE_ACTIVE);
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d10a      	bne.n	800384e <ENGINE_Schedule_Dwell+0x82>
 8003838:	4b3e      	ldr	r3, [pc, #248]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	699a      	ldr	r2, [r3, #24]
 800383e:	4b3e      	ldr	r3, [pc, #248]	@ (8003938 <ENGINE_Schedule_Dwell+0x16c>)
 8003840:	4013      	ands	r3, r2
 8003842:	4a3c      	ldr	r2, [pc, #240]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 8003844:	6812      	ldr	r2, [r2, #0]
 8003846:	f043 0310 	orr.w	r3, r3, #16
 800384a:	6193      	str	r3, [r2, #24]
 800384c:	e028      	b.n	80038a0 <ENGINE_Schedule_Dwell+0xd4>
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	2b04      	cmp	r3, #4
 8003852:	d10a      	bne.n	800386a <ENGINE_Schedule_Dwell+0x9e>
 8003854:	4b37      	ldr	r3, [pc, #220]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	699a      	ldr	r2, [r3, #24]
 800385a:	4b38      	ldr	r3, [pc, #224]	@ (800393c <ENGINE_Schedule_Dwell+0x170>)
 800385c:	4013      	ands	r3, r2
 800385e:	4a35      	ldr	r2, [pc, #212]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 8003860:	6812      	ldr	r2, [r2, #0]
 8003862:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003866:	6193      	str	r3, [r2, #24]
 8003868:	e01a      	b.n	80038a0 <ENGINE_Schedule_Dwell+0xd4>
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	2b08      	cmp	r3, #8
 800386e:	d10a      	bne.n	8003886 <ENGINE_Schedule_Dwell+0xba>
 8003870:	4b30      	ldr	r3, [pc, #192]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	69da      	ldr	r2, [r3, #28]
 8003876:	4b30      	ldr	r3, [pc, #192]	@ (8003938 <ENGINE_Schedule_Dwell+0x16c>)
 8003878:	4013      	ands	r3, r2
 800387a:	4a2e      	ldr	r2, [pc, #184]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 800387c:	6812      	ldr	r2, [r2, #0]
 800387e:	f043 0310 	orr.w	r3, r3, #16
 8003882:	61d3      	str	r3, [r2, #28]
 8003884:	e00c      	b.n	80038a0 <ENGINE_Schedule_Dwell+0xd4>
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	2b0c      	cmp	r3, #12
 800388a:	d109      	bne.n	80038a0 <ENGINE_Schedule_Dwell+0xd4>
 800388c:	4b29      	ldr	r3, [pc, #164]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	69da      	ldr	r2, [r3, #28]
 8003892:	4b2a      	ldr	r3, [pc, #168]	@ (800393c <ENGINE_Schedule_Dwell+0x170>)
 8003894:	4013      	ands	r3, r2
 8003896:	4a27      	ldr	r2, [pc, #156]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 8003898:	6812      	ldr	r2, [r2, #0]
 800389a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800389e:	61d3      	str	r3, [r2, #28]
	__HAL_TIM_SET_COMPARE(&htim4, channel, start_tick);
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d104      	bne.n	80038b0 <ENGINE_Schedule_Dwell+0xe4>
 80038a6:	4b23      	ldr	r3, [pc, #140]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	8a7a      	ldrh	r2, [r7, #18]
 80038ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80038ae:	e023      	b.n	80038f8 <ENGINE_Schedule_Dwell+0x12c>
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	2b04      	cmp	r3, #4
 80038b4:	d104      	bne.n	80038c0 <ENGINE_Schedule_Dwell+0xf4>
 80038b6:	4b1f      	ldr	r3, [pc, #124]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	8a7b      	ldrh	r3, [r7, #18]
 80038bc:	6393      	str	r3, [r2, #56]	@ 0x38
 80038be:	e01b      	b.n	80038f8 <ENGINE_Schedule_Dwell+0x12c>
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	2b08      	cmp	r3, #8
 80038c4:	d104      	bne.n	80038d0 <ENGINE_Schedule_Dwell+0x104>
 80038c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	8a7b      	ldrh	r3, [r7, #18]
 80038cc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80038ce:	e013      	b.n	80038f8 <ENGINE_Schedule_Dwell+0x12c>
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	2b0c      	cmp	r3, #12
 80038d4:	d104      	bne.n	80038e0 <ENGINE_Schedule_Dwell+0x114>
 80038d6:	4b17      	ldr	r3, [pc, #92]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	8a7b      	ldrh	r3, [r7, #18]
 80038dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80038de:	e00b      	b.n	80038f8 <ENGINE_Schedule_Dwell+0x12c>
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	2b10      	cmp	r3, #16
 80038e4:	d104      	bne.n	80038f0 <ENGINE_Schedule_Dwell+0x124>
 80038e6:	4b13      	ldr	r3, [pc, #76]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	8a7b      	ldrh	r3, [r7, #18]
 80038ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80038ee:	e003      	b.n	80038f8 <ENGINE_Schedule_Dwell+0x12c>
 80038f0:	4b10      	ldr	r3, [pc, #64]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	8a7b      	ldrh	r3, [r7, #18]
 80038f6:	65d3      	str	r3, [r2, #92]	@ 0x5c

	__HAL_TIM_CLEAR_FLAG(&htim4, CLR_FLAGS[cyl_id]);
 80038f8:	7bfb      	ldrb	r3, [r7, #15]
 80038fa:	4a11      	ldr	r2, [pc, #68]	@ (8003940 <ENGINE_Schedule_Dwell+0x174>)
 80038fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003900:	4b0c      	ldr	r3, [pc, #48]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	43d2      	mvns	r2, r2
 8003906:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim4, IT_FLAGS[cyl_id]);
 8003908:	4b0a      	ldr	r3, [pc, #40]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68d9      	ldr	r1, [r3, #12]
 800390e:	7bfb      	ldrb	r3, [r7, #15]
 8003910:	4a0c      	ldr	r2, [pc, #48]	@ (8003944 <ENGINE_Schedule_Dwell+0x178>)
 8003912:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003916:	4b07      	ldr	r3, [pc, #28]	@ (8003934 <ENGINE_Schedule_Dwell+0x168>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	430a      	orrs	r2, r1
 800391c:	60da      	str	r2, [r3, #12]
}
 800391e:	bf00      	nop
 8003920:	3718      	adds	r7, #24
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	08017314 	.word	0x08017314
 800392c:	24006208 	.word	0x24006208
 8003930:	2400616c 	.word	0x2400616c
 8003934:	24006378 	.word	0x24006378
 8003938:	fffeff8f 	.word	0xfffeff8f
 800393c:	feff8fff 	.word	0xfeff8fff
 8003940:	08017354 	.word	0x08017354
 8003944:	08017344 	.word	0x08017344

08003948 <ENGINE_Ignition_OutputCompareCallback>:
		__HAL_TIM_SET_OC_MODE(&htim4, channel, TIM_OCMODE_FORCED_INACTIVE);
		ignition_state[i].state = IGN_STATE_IDLE;
	}
}

void ENGINE_Ignition_OutputCompareCallback(TIM_HandleTypeDef *htim) {
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 4; i++) {
 8003950:	2300      	movs	r3, #0
 8003952:	617b      	str	r3, [r7, #20]
 8003954:	e104      	b.n	8003b60 <ENGINE_Ignition_OutputCompareCallback+0x218>
        if (htim->Channel != ignition_active_channel[i])
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	7f1b      	ldrb	r3, [r3, #28]
 800395a:	4619      	mov	r1, r3
 800395c:	4a84      	ldr	r2, [pc, #528]	@ (8003b70 <ENGINE_Ignition_OutputCompareCallback+0x228>)
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003964:	4299      	cmp	r1, r3
 8003966:	f040 80f7 	bne.w	8003b58 <ENGINE_Ignition_OutputCompareCallback+0x210>
            continue;

        uint32_t channel = ignition[i];
 800396a:	4a82      	ldr	r2, [pc, #520]	@ (8003b74 <ENGINE_Ignition_OutputCompareCallback+0x22c>)
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003972:	613b      	str	r3, [r7, #16]

        switch (ignition_state[i].state) {
 8003974:	4980      	ldr	r1, [pc, #512]	@ (8003b78 <ENGINE_Ignition_OutputCompareCallback+0x230>)
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	4613      	mov	r3, r2
 800397a:	005b      	lsls	r3, r3, #1
 800397c:	4413      	add	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	440b      	add	r3, r1
 8003982:	330a      	adds	r3, #10
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	2b03      	cmp	r3, #3
 8003988:	f000 8087 	beq.w	8003a9a <ENGINE_Ignition_OutputCompareCallback+0x152>
 800398c:	2b03      	cmp	r3, #3
 800398e:	f300 80d2 	bgt.w	8003b36 <ENGINE_Ignition_OutputCompareCallback+0x1ee>
 8003992:	2b01      	cmp	r3, #1
 8003994:	f000 80dc 	beq.w	8003b50 <ENGINE_Ignition_OutputCompareCallback+0x208>
 8003998:	2b02      	cmp	r3, #2
 800399a:	f040 80cc 	bne.w	8003b36 <ENGINE_Ignition_OutputCompareCallback+0x1ee>
        case IGN_STATE_PENDING: {

            break;
        }
        case IGN_STATE_DWELL:
        	ENGINE_CaptureTimers();
 800399e:	f7ff f847 	bl	8002a30 <ENGINE_CaptureTimers>

        	uint32_t spark_time = ENGINE_Tim4TickAfter(timer_snapshot.tim4, ignition_state[i].dwell_us);
 80039a2:	4b76      	ldr	r3, [pc, #472]	@ (8003b7c <ENGINE_Ignition_OutputCompareCallback+0x234>)
 80039a4:	6858      	ldr	r0, [r3, #4]
 80039a6:	4974      	ldr	r1, [pc, #464]	@ (8003b78 <ENGINE_Ignition_OutputCompareCallback+0x230>)
 80039a8:	697a      	ldr	r2, [r7, #20]
 80039aa:	4613      	mov	r3, r2
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	4413      	add	r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	440b      	add	r3, r1
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4619      	mov	r1, r3
 80039b8:	f7ff f8aa 	bl	8002b10 <ENGINE_Tim4TickAfter>
 80039bc:	60f8      	str	r0, [r7, #12]

        	__HAL_TIM_SET_OC_MODE(htim, channel, TIM_OCMODE_INACTIVE);
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d10a      	bne.n	80039da <ENGINE_Ignition_OutputCompareCallback+0x92>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	699a      	ldr	r2, [r3, #24]
 80039ca:	4b6d      	ldr	r3, [pc, #436]	@ (8003b80 <ENGINE_Ignition_OutputCompareCallback+0x238>)
 80039cc:	4013      	ands	r3, r2
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	6812      	ldr	r2, [r2, #0]
 80039d2:	f043 0320 	orr.w	r3, r3, #32
 80039d6:	6193      	str	r3, [r2, #24]
 80039d8:	e028      	b.n	8003a2c <ENGINE_Ignition_OutputCompareCallback+0xe4>
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	2b04      	cmp	r3, #4
 80039de:	d10a      	bne.n	80039f6 <ENGINE_Ignition_OutputCompareCallback+0xae>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	699a      	ldr	r2, [r3, #24]
 80039e6:	4b67      	ldr	r3, [pc, #412]	@ (8003b84 <ENGINE_Ignition_OutputCompareCallback+0x23c>)
 80039e8:	4013      	ands	r3, r2
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	6812      	ldr	r2, [r2, #0]
 80039ee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80039f2:	6193      	str	r3, [r2, #24]
 80039f4:	e01a      	b.n	8003a2c <ENGINE_Ignition_OutputCompareCallback+0xe4>
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	2b08      	cmp	r3, #8
 80039fa:	d10a      	bne.n	8003a12 <ENGINE_Ignition_OutputCompareCallback+0xca>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	69da      	ldr	r2, [r3, #28]
 8003a02:	4b5f      	ldr	r3, [pc, #380]	@ (8003b80 <ENGINE_Ignition_OutputCompareCallback+0x238>)
 8003a04:	4013      	ands	r3, r2
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	6812      	ldr	r2, [r2, #0]
 8003a0a:	f043 0320 	orr.w	r3, r3, #32
 8003a0e:	61d3      	str	r3, [r2, #28]
 8003a10:	e00c      	b.n	8003a2c <ENGINE_Ignition_OutputCompareCallback+0xe4>
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	2b0c      	cmp	r3, #12
 8003a16:	d109      	bne.n	8003a2c <ENGINE_Ignition_OutputCompareCallback+0xe4>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	69da      	ldr	r2, [r3, #28]
 8003a1e:	4b59      	ldr	r3, [pc, #356]	@ (8003b84 <ENGINE_Ignition_OutputCompareCallback+0x23c>)
 8003a20:	4013      	ands	r3, r2
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	6812      	ldr	r2, [r2, #0]
 8003a26:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003a2a:	61d3      	str	r3, [r2, #28]
        	__HAL_TIM_SET_COMPARE(htim, channel, spark_time);
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d104      	bne.n	8003a3c <ENGINE_Ignition_OutputCompareCallback+0xf4>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a3a:	e023      	b.n	8003a84 <ENGINE_Ignition_OutputCompareCallback+0x13c>
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	2b04      	cmp	r3, #4
 8003a40:	d104      	bne.n	8003a4c <ENGINE_Ignition_OutputCompareCallback+0x104>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6393      	str	r3, [r2, #56]	@ 0x38
 8003a4a:	e01b      	b.n	8003a84 <ENGINE_Ignition_OutputCompareCallback+0x13c>
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	2b08      	cmp	r3, #8
 8003a50:	d104      	bne.n	8003a5c <ENGINE_Ignition_OutputCompareCallback+0x114>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003a5a:	e013      	b.n	8003a84 <ENGINE_Ignition_OutputCompareCallback+0x13c>
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	2b0c      	cmp	r3, #12
 8003a60:	d104      	bne.n	8003a6c <ENGINE_Ignition_OutputCompareCallback+0x124>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a6a:	e00b      	b.n	8003a84 <ENGINE_Ignition_OutputCompareCallback+0x13c>
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	2b10      	cmp	r3, #16
 8003a70:	d104      	bne.n	8003a7c <ENGINE_Ignition_OutputCompareCallback+0x134>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a7a:	e003      	b.n	8003a84 <ENGINE_Ignition_OutputCompareCallback+0x13c>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	65d3      	str	r3, [r2, #92]	@ 0x5c

        	ignition_state[i].state = IGN_STATE_FIRED;
 8003a84:	493c      	ldr	r1, [pc, #240]	@ (8003b78 <ENGINE_Ignition_OutputCompareCallback+0x230>)
 8003a86:	697a      	ldr	r2, [r7, #20]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	4413      	add	r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	330a      	adds	r3, #10
 8003a94:	2203      	movs	r2, #3
 8003a96:	701a      	strb	r2, [r3, #0]
            break;
 8003a98:	e05d      	b.n	8003b56 <ENGINE_Ignition_OutputCompareCallback+0x20e>
        case IGN_STATE_FIRED:
        	__HAL_TIM_DISABLE_IT(htim, IT_FLAGS[i]);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68d9      	ldr	r1, [r3, #12]
 8003aa0:	4a39      	ldr	r2, [pc, #228]	@ (8003b88 <ENGINE_Ignition_OutputCompareCallback+0x240>)
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aa8:	43da      	mvns	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	400a      	ands	r2, r1
 8003ab0:	60da      	str	r2, [r3, #12]
        	ignition_state[i].state = IGN_STATE_IDLE;
 8003ab2:	4931      	ldr	r1, [pc, #196]	@ (8003b78 <ENGINE_Ignition_OutputCompareCallback+0x230>)
 8003ab4:	697a      	ldr	r2, [r7, #20]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	005b      	lsls	r3, r3, #1
 8003aba:	4413      	add	r3, r2
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	440b      	add	r3, r1
 8003ac0:	330a      	adds	r3, #10
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	701a      	strb	r2, [r3, #0]
        	__HAL_TIM_SET_OC_MODE(htim, channel, TIM_OCMODE_FORCED_INACTIVE);
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d10a      	bne.n	8003ae2 <ENGINE_Ignition_OutputCompareCallback+0x19a>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	699a      	ldr	r2, [r3, #24]
 8003ad2:	4b2b      	ldr	r3, [pc, #172]	@ (8003b80 <ENGINE_Ignition_OutputCompareCallback+0x238>)
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	6812      	ldr	r2, [r2, #0]
 8003ada:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ade:	6193      	str	r3, [r2, #24]
            break;
 8003ae0:	e038      	b.n	8003b54 <ENGINE_Ignition_OutputCompareCallback+0x20c>
        	__HAL_TIM_SET_OC_MODE(htim, channel, TIM_OCMODE_FORCED_INACTIVE);
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	2b04      	cmp	r3, #4
 8003ae6:	d10a      	bne.n	8003afe <ENGINE_Ignition_OutputCompareCallback+0x1b6>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	699a      	ldr	r2, [r3, #24]
 8003aee:	4b25      	ldr	r3, [pc, #148]	@ (8003b84 <ENGINE_Ignition_OutputCompareCallback+0x23c>)
 8003af0:	4013      	ands	r3, r2
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	6812      	ldr	r2, [r2, #0]
 8003af6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003afa:	6193      	str	r3, [r2, #24]
            break;
 8003afc:	e02a      	b.n	8003b54 <ENGINE_Ignition_OutputCompareCallback+0x20c>
        	__HAL_TIM_SET_OC_MODE(htim, channel, TIM_OCMODE_FORCED_INACTIVE);
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	2b08      	cmp	r3, #8
 8003b02:	d10a      	bne.n	8003b1a <ENGINE_Ignition_OutputCompareCallback+0x1d2>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	69da      	ldr	r2, [r3, #28]
 8003b0a:	4b1d      	ldr	r3, [pc, #116]	@ (8003b80 <ENGINE_Ignition_OutputCompareCallback+0x238>)
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	6812      	ldr	r2, [r2, #0]
 8003b12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b16:	61d3      	str	r3, [r2, #28]
            break;
 8003b18:	e01c      	b.n	8003b54 <ENGINE_Ignition_OutputCompareCallback+0x20c>
        	__HAL_TIM_SET_OC_MODE(htim, channel, TIM_OCMODE_FORCED_INACTIVE);
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	2b0c      	cmp	r3, #12
 8003b1e:	d119      	bne.n	8003b54 <ENGINE_Ignition_OutputCompareCallback+0x20c>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	69da      	ldr	r2, [r3, #28]
 8003b26:	4b17      	ldr	r3, [pc, #92]	@ (8003b84 <ENGINE_Ignition_OutputCompareCallback+0x23c>)
 8003b28:	4013      	ands	r3, r2
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	6812      	ldr	r2, [r2, #0]
 8003b2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b32:	61d3      	str	r3, [r2, #28]
            break;
 8003b34:	e00e      	b.n	8003b54 <ENGINE_Ignition_OutputCompareCallback+0x20c>
        default:
        	__HAL_TIM_DISABLE_IT(htim, IT_FLAGS[i]);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	68d9      	ldr	r1, [r3, #12]
 8003b3c:	4a12      	ldr	r2, [pc, #72]	@ (8003b88 <ENGINE_Ignition_OutputCompareCallback+0x240>)
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b44:	43da      	mvns	r2, r3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	400a      	ands	r2, r1
 8003b4c:	60da      	str	r2, [r3, #12]
            break;
 8003b4e:	e002      	b.n	8003b56 <ENGINE_Ignition_OutputCompareCallback+0x20e>
            break;
 8003b50:	bf00      	nop
 8003b52:	e009      	b.n	8003b68 <ENGINE_Ignition_OutputCompareCallback+0x220>
            break;
 8003b54:	bf00      	nop
        }

        return;
 8003b56:	e007      	b.n	8003b68 <ENGINE_Ignition_OutputCompareCallback+0x220>
            continue;
 8003b58:	bf00      	nop
    for (int i = 0; i < 4; i++) {
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	3301      	adds	r3, #1
 8003b5e:	617b      	str	r3, [r7, #20]
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	2b03      	cmp	r3, #3
 8003b64:	f77f aef7 	ble.w	8003956 <ENGINE_Ignition_OutputCompareCallback+0xe>
    }
}
 8003b68:	3718      	adds	r7, #24
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	08017334 	.word	0x08017334
 8003b74:	08017314 	.word	0x08017314
 8003b78:	2400616c 	.word	0x2400616c
 8003b7c:	24006208 	.word	0x24006208
 8003b80:	fffeff8f 	.word	0xfffeff8f
 8003b84:	feff8fff 	.word	0xfeff8fff
 8003b88:	08017344 	.word	0x08017344

08003b8c <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 0 */
uint32_t captureValue = 0;
uint32_t previousCaptureValue = 0;
uint32_t frequency = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5 && htim->Channel == CKP_ACTIVE_CHANNEL) {
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a0c      	ldr	r2, [pc, #48]	@ (8003bcc <HAL_TIM_IC_CaptureCallback+0x40>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d106      	bne.n	8003bac <HAL_TIM_IC_CaptureCallback+0x20>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	7f1b      	ldrb	r3, [r3, #28]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d102      	bne.n	8003bac <HAL_TIM_IC_CaptureCallback+0x20>
		VR_InputCaptureCallback(SENSOR_CKP);
 8003ba6:	2000      	movs	r0, #0
 8003ba8:	f7fd f91a 	bl	8000de0 <VR_InputCaptureCallback>
	}
	if (htim->Instance == TIM5 && htim->Channel == CMP_ACTIVE_CHANNEL) {
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a06      	ldr	r2, [pc, #24]	@ (8003bcc <HAL_TIM_IC_CaptureCallback+0x40>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d106      	bne.n	8003bc4 <HAL_TIM_IC_CaptureCallback+0x38>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	7f1b      	ldrb	r3, [r3, #28]
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d102      	bne.n	8003bc4 <HAL_TIM_IC_CaptureCallback+0x38>
		VR_InputCaptureCallback(SENSOR_CMP);
 8003bbe:	2001      	movs	r0, #1
 8003bc0:	f7fd f90e 	bl	8000de0 <VR_InputCaptureCallback>
	}
}
 8003bc4:	bf00      	nop
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	40000c00 	.word	0x40000c00

08003bd0 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a10      	ldr	r2, [pc, #64]	@ (8003c20 <HAL_TIM_OC_DelayElapsedCallback+0x50>)
 8003bde:	4293      	cmp	r3, r2

	}

	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a0e      	ldr	r2, [pc, #56]	@ (8003c20 <HAL_TIM_OC_DelayElapsedCallback+0x50>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d105      	bne.n	8003bf6 <HAL_TIM_OC_DelayElapsedCallback+0x26>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	7f1b      	ldrb	r3, [r3, #28]
 8003bee:	2b08      	cmp	r3, #8
 8003bf0:	d101      	bne.n	8003bf6 <HAL_TIM_OC_DelayElapsedCallback+0x26>
		ENGINE_PhaseOCCallback();
 8003bf2:	f7ff f9e7 	bl	8002fc4 <ENGINE_PhaseOCCallback>
	}

	if (htim->Instance == TIM1) {
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a0a      	ldr	r2, [pc, #40]	@ (8003c24 <HAL_TIM_OC_DelayElapsedCallback+0x54>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d102      	bne.n	8003c06 <HAL_TIM_OC_DelayElapsedCallback+0x36>
		ENGINE_Injector_OutputCompareCallback(htim);
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f7ff fcdf 	bl	80035c4 <ENGINE_Injector_OutputCompareCallback>
	}

	if (htim->Instance == TIM4) {
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a07      	ldr	r2, [pc, #28]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x58>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d102      	bne.n	8003c16 <HAL_TIM_OC_DelayElapsedCallback+0x46>
		ENGINE_Ignition_OutputCompareCallback(htim);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f7ff fe99 	bl	8003948 <ENGINE_Ignition_OutputCompareCallback>
	}
}
 8003c16:	bf00      	nop
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	40000c00 	.word	0x40000c00
 8003c24:	40010000 	.word	0x40010000
 8003c28:	40000800 	.word	0x40000800

08003c2c <I2C_Scanner>:

void I2C_Scanner(I2C_HandleTypeDef *hi2c) {
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b088      	sub	sp, #32
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
	char smallBuf[16];
	uint8_t devices_found = 0;
 8003c34:	2300      	movs	r3, #0
 8003c36:	77fb      	strb	r3, [r7, #31]

	printf("\r\n--- Scanning I2C bus ---\r\n");
 8003c38:	481e      	ldr	r0, [pc, #120]	@ (8003cb4 <I2C_Scanner+0x88>)
 8003c3a:	f010 faf5 	bl	8014228 <puts>

	for (uint8_t addr = 1; addr < 128; addr++) {
 8003c3e:	2301      	movs	r3, #1
 8003c40:	77bb      	strb	r3, [r7, #30]
 8003c42:	e020      	b.n	8003c86 <I2C_Scanner+0x5a>
		if (HAL_I2C_IsDeviceReady(hi2c, (uint16_t) (addr << 1), 2, 10)
 8003c44:	7fbb      	ldrb	r3, [r7, #30]
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	b299      	uxth	r1, r3
 8003c4c:	230a      	movs	r3, #10
 8003c4e:	2202      	movs	r2, #2
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f006 fd75 	bl	800a740 <HAL_I2C_IsDeviceReady>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d111      	bne.n	8003c80 <I2C_Scanner+0x54>
				== HAL_OK) {

			snprintf(smallBuf, sizeof(smallBuf), "0x%02X", addr);
 8003c5c:	7fbb      	ldrb	r3, [r7, #30]
 8003c5e:	f107 000c 	add.w	r0, r7, #12
 8003c62:	4a15      	ldr	r2, [pc, #84]	@ (8003cb8 <I2C_Scanner+0x8c>)
 8003c64:	2110      	movs	r1, #16
 8003c66:	f010 fae7 	bl	8014238 <sniprintf>
			printf("Device found at: %s (8-bit: 0x%02X)\r\n", smallBuf,
 8003c6a:	7fbb      	ldrb	r3, [r7, #30]
 8003c6c:	005a      	lsls	r2, r3, #1
 8003c6e:	f107 030c 	add.w	r3, r7, #12
 8003c72:	4619      	mov	r1, r3
 8003c74:	4811      	ldr	r0, [pc, #68]	@ (8003cbc <I2C_Scanner+0x90>)
 8003c76:	f010 fa6f 	bl	8014158 <iprintf>
					addr << 1);

			devices_found++;
 8003c7a:	7ffb      	ldrb	r3, [r7, #31]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	77fb      	strb	r3, [r7, #31]
	for (uint8_t addr = 1; addr < 128; addr++) {
 8003c80:	7fbb      	ldrb	r3, [r7, #30]
 8003c82:	3301      	adds	r3, #1
 8003c84:	77bb      	strb	r3, [r7, #30]
 8003c86:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	dada      	bge.n	8003c44 <I2C_Scanner+0x18>
		}
	}

	if (devices_found == 0) {
 8003c8e:	7ffb      	ldrb	r3, [r7, #31]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d103      	bne.n	8003c9c <I2C_Scanner+0x70>
		printf("No I2C devices found!\r\n");
 8003c94:	480a      	ldr	r0, [pc, #40]	@ (8003cc0 <I2C_Scanner+0x94>)
 8003c96:	f010 fac7 	bl	8014228 <puts>
 8003c9a:	e004      	b.n	8003ca6 <I2C_Scanner+0x7a>
	} else {
		printf("\r\nTotal devices found: %u\r\n", devices_found);
 8003c9c:	7ffb      	ldrb	r3, [r7, #31]
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	4808      	ldr	r0, [pc, #32]	@ (8003cc4 <I2C_Scanner+0x98>)
 8003ca2:	f010 fa59 	bl	8014158 <iprintf>
	}

	printf("--- Scan Complete ---\r\n");
 8003ca6:	4808      	ldr	r0, [pc, #32]	@ (8003cc8 <I2C_Scanner+0x9c>)
 8003ca8:	f010 fabe 	bl	8014228 <puts>
}
 8003cac:	bf00      	nop
 8003cae:	3720      	adds	r7, #32
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	08017070 	.word	0x08017070
 8003cb8:	0801708c 	.word	0x0801708c
 8003cbc:	08017094 	.word	0x08017094
 8003cc0:	080170bc 	.word	0x080170bc
 8003cc4:	080170d4 	.word	0x080170d4
 8003cc8:	080170f0 	.word	0x080170f0

08003ccc <VR_GenerateJSON>:

	cJSON_Delete(root);
	return NULL;
}

static char* VR_GenerateJSON(void) {
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b090      	sub	sp, #64	@ 0x40
 8003cd0:	af02      	add	r7, sp, #8
	cJSON *root = cJSON_CreateObject();
 8003cd2:	f7fe fa27 	bl	8002124 <cJSON_CreateObject>
 8003cd6:	6378      	str	r0, [r7, #52]	@ 0x34
	char str_buffer[32];

	if (root == NULL) {
 8003cd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <VR_GenerateJSON+0x16>
		return NULL;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	e0e9      	b.n	8003eb6 <VR_GenerateJSON+0x1ea>
	}

	cJSON *ckp = cJSON_CreateObject();
 8003ce2:	f7fe fa1f 	bl	8002124 <cJSON_CreateObject>
 8003ce6:	6338      	str	r0, [r7, #48]	@ 0x30
	cJSON *cmp = cJSON_CreateObject();
 8003ce8:	f7fe fa1c 	bl	8002124 <cJSON_CreateObject>
 8003cec:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (ckp == NULL || cmp == NULL) {
 8003cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d002      	beq.n	8003cfa <VR_GenerateJSON+0x2e>
 8003cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d104      	bne.n	8003d04 <VR_GenerateJSON+0x38>
		cJSON_Delete(root);
 8003cfa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003cfc:	f7fd f9bc 	bl	8001078 <cJSON_Delete>
		return NULL;
 8003d00:	2300      	movs	r3, #0
 8003d02:	e0d8      	b.n	8003eb6 <VR_GenerateJSON+0x1ea>
	}

	// --- CKP Data ---
	snprintf(str_buffer, sizeof(str_buffer), "%.4f", ckp_sensor.rpm);
 8003d04:	4b6e      	ldr	r3, [pc, #440]	@ (8003ec0 <VR_GenerateJSON+0x1f4>)
 8003d06:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003d0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003d0e:	463b      	mov	r3, r7
 8003d10:	ed8d 7b00 	vstr	d7, [sp]
 8003d14:	4a6b      	ldr	r2, [pc, #428]	@ (8003ec4 <VR_GenerateJSON+0x1f8>)
 8003d16:	2120      	movs	r1, #32
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f010 fa8d 	bl	8014238 <sniprintf>
	cJSON_AddRawToObject(ckp, "rpm", str_buffer);
 8003d1e:	463b      	mov	r3, r7
 8003d20:	461a      	mov	r2, r3
 8003d22:	4969      	ldr	r1, [pc, #420]	@ (8003ec8 <VR_GenerateJSON+0x1fc>)
 8003d24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d26:	f7fe f943 	bl	8001fb0 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", ckp_sensor.frequency_hz);
 8003d2a:	4b65      	ldr	r3, [pc, #404]	@ (8003ec0 <VR_GenerateJSON+0x1f4>)
 8003d2c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003d30:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003d34:	463b      	mov	r3, r7
 8003d36:	ed8d 7b00 	vstr	d7, [sp]
 8003d3a:	4a62      	ldr	r2, [pc, #392]	@ (8003ec4 <VR_GenerateJSON+0x1f8>)
 8003d3c:	2120      	movs	r1, #32
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f010 fa7a 	bl	8014238 <sniprintf>
	cJSON_AddRawToObject(ckp, "frequence", str_buffer);
 8003d44:	463b      	mov	r3, r7
 8003d46:	461a      	mov	r2, r3
 8003d48:	4960      	ldr	r1, [pc, #384]	@ (8003ecc <VR_GenerateJSON+0x200>)
 8003d4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d4c:	f7fe f930 	bl	8001fb0 <cJSON_AddRawToObject>

	cJSON_AddNumberToObject(ckp, "pulses", ckp_sensor.pulse_count);
 8003d50:	4b5b      	ldr	r3, [pc, #364]	@ (8003ec0 <VR_GenerateJSON+0x1f4>)
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	ee07 3a90 	vmov	s15, r3
 8003d58:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003d5c:	eeb0 0b47 	vmov.f64	d0, d7
 8003d60:	495b      	ldr	r1, [pc, #364]	@ (8003ed0 <VR_GenerateJSON+0x204>)
 8003d62:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d64:	f7fe f8de 	bl	8001f24 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "revolutions", ckp_sensor.revolution_count);
 8003d68:	4b55      	ldr	r3, [pc, #340]	@ (8003ec0 <VR_GenerateJSON+0x1f4>)
 8003d6a:	691b      	ldr	r3, [r3, #16]
 8003d6c:	ee07 3a90 	vmov	s15, r3
 8003d70:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003d74:	eeb0 0b47 	vmov.f64	d0, d7
 8003d78:	4956      	ldr	r1, [pc, #344]	@ (8003ed4 <VR_GenerateJSON+0x208>)
 8003d7a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d7c:	f7fe f8d2 	bl	8001f24 <cJSON_AddNumberToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", (float) ckp_sensor.period);
 8003d80:	4b4f      	ldr	r3, [pc, #316]	@ (8003ec0 <VR_GenerateJSON+0x1f4>)
 8003d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d84:	ee07 3a90 	vmov	s15, r3
 8003d88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d8c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003d90:	463b      	mov	r3, r7
 8003d92:	ed8d 7b00 	vstr	d7, [sp]
 8003d96:	4a4b      	ldr	r2, [pc, #300]	@ (8003ec4 <VR_GenerateJSON+0x1f8>)
 8003d98:	2120      	movs	r1, #32
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f010 fa4c 	bl	8014238 <sniprintf>
	cJSON_AddRawToObject(ckp, "period", str_buffer);
 8003da0:	463b      	mov	r3, r7
 8003da2:	461a      	mov	r2, r3
 8003da4:	494c      	ldr	r1, [pc, #304]	@ (8003ed8 <VR_GenerateJSON+0x20c>)
 8003da6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003da8:	f7fe f902 	bl	8001fb0 <cJSON_AddRawToObject>

	// --- CMP Data ---
	snprintf(str_buffer, sizeof(str_buffer), "%.4f", cmp_sensor.rpm);
 8003dac:	4b4b      	ldr	r3, [pc, #300]	@ (8003edc <VR_GenerateJSON+0x210>)
 8003dae:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003db2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003db6:	463b      	mov	r3, r7
 8003db8:	ed8d 7b00 	vstr	d7, [sp]
 8003dbc:	4a41      	ldr	r2, [pc, #260]	@ (8003ec4 <VR_GenerateJSON+0x1f8>)
 8003dbe:	2120      	movs	r1, #32
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f010 fa39 	bl	8014238 <sniprintf>
	cJSON_AddRawToObject(cmp, "rpm", str_buffer);
 8003dc6:	463b      	mov	r3, r7
 8003dc8:	461a      	mov	r2, r3
 8003dca:	493f      	ldr	r1, [pc, #252]	@ (8003ec8 <VR_GenerateJSON+0x1fc>)
 8003dcc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003dce:	f7fe f8ef 	bl	8001fb0 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", cmp_sensor.frequency_hz);
 8003dd2:	4b42      	ldr	r3, [pc, #264]	@ (8003edc <VR_GenerateJSON+0x210>)
 8003dd4:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003dd8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003ddc:	463b      	mov	r3, r7
 8003dde:	ed8d 7b00 	vstr	d7, [sp]
 8003de2:	4a38      	ldr	r2, [pc, #224]	@ (8003ec4 <VR_GenerateJSON+0x1f8>)
 8003de4:	2120      	movs	r1, #32
 8003de6:	4618      	mov	r0, r3
 8003de8:	f010 fa26 	bl	8014238 <sniprintf>
	cJSON_AddRawToObject(cmp, "frequence", str_buffer);
 8003dec:	463b      	mov	r3, r7
 8003dee:	461a      	mov	r2, r3
 8003df0:	4936      	ldr	r1, [pc, #216]	@ (8003ecc <VR_GenerateJSON+0x200>)
 8003df2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003df4:	f7fe f8dc 	bl	8001fb0 <cJSON_AddRawToObject>

	cJSON_AddNumberToObject(cmp, "pulses", cmp_sensor.pulse_count);
 8003df8:	4b38      	ldr	r3, [pc, #224]	@ (8003edc <VR_GenerateJSON+0x210>)
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	ee07 3a90 	vmov	s15, r3
 8003e00:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003e04:	eeb0 0b47 	vmov.f64	d0, d7
 8003e08:	4931      	ldr	r1, [pc, #196]	@ (8003ed0 <VR_GenerateJSON+0x204>)
 8003e0a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e0c:	f7fe f88a 	bl	8001f24 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "revolutions", cmp_sensor.revolution_count);
 8003e10:	4b32      	ldr	r3, [pc, #200]	@ (8003edc <VR_GenerateJSON+0x210>)
 8003e12:	691b      	ldr	r3, [r3, #16]
 8003e14:	ee07 3a90 	vmov	s15, r3
 8003e18:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003e1c:	eeb0 0b47 	vmov.f64	d0, d7
 8003e20:	492c      	ldr	r1, [pc, #176]	@ (8003ed4 <VR_GenerateJSON+0x208>)
 8003e22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e24:	f7fe f87e 	bl	8001f24 <cJSON_AddNumberToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", (float) cmp_sensor.period);
 8003e28:	4b2c      	ldr	r3, [pc, #176]	@ (8003edc <VR_GenerateJSON+0x210>)
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2c:	ee07 3a90 	vmov	s15, r3
 8003e30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e34:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003e38:	463b      	mov	r3, r7
 8003e3a:	ed8d 7b00 	vstr	d7, [sp]
 8003e3e:	4a21      	ldr	r2, [pc, #132]	@ (8003ec4 <VR_GenerateJSON+0x1f8>)
 8003e40:	2120      	movs	r1, #32
 8003e42:	4618      	mov	r0, r3
 8003e44:	f010 f9f8 	bl	8014238 <sniprintf>
	cJSON_AddRawToObject(cmp, "period", str_buffer);
 8003e48:	463b      	mov	r3, r7
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	4922      	ldr	r1, [pc, #136]	@ (8003ed8 <VR_GenerateJSON+0x20c>)
 8003e4e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e50:	f7fe f8ae 	bl	8001fb0 <cJSON_AddRawToObject>

	cJSON_AddItemToObject(root, "ckp", ckp);
 8003e54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e56:	4922      	ldr	r1, [pc, #136]	@ (8003ee0 <VR_GenerateJSON+0x214>)
 8003e58:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003e5a:	f7fe f84d 	bl	8001ef8 <cJSON_AddItemToObject>
	cJSON_AddItemToObject(root, "cmp", cmp);
 8003e5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e60:	4920      	ldr	r1, [pc, #128]	@ (8003ee4 <VR_GenerateJSON+0x218>)
 8003e62:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003e64:	f7fe f848 	bl	8001ef8 <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 8003e68:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003e6a:	f7fd fd05 	bl	8001878 <cJSON_PrintUnformatted>
 8003e6e:	62b8      	str	r0, [r7, #40]	@ 0x28

	if (json_string != NULL) {
 8003e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d01b      	beq.n	8003eae <VR_GenerateJSON+0x1e2>
		size_t total_len = strlen(json_string) + 1;
 8003e76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e78:	f7fc fa82 	bl	8000380 <strlen>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	3301      	adds	r3, #1
 8003e80:	627b      	str	r3, [r7, #36]	@ 0x24
		char *final_string = (char*) malloc(total_len);
 8003e82:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e84:	f00f fb7e 	bl	8013584 <malloc>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	623b      	str	r3, [r7, #32]
		if (final_string != NULL) {
 8003e8c:	6a3b      	ldr	r3, [r7, #32]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d005      	beq.n	8003e9e <VR_GenerateJSON+0x1d2>
			snprintf(final_string, total_len, "%s", json_string);
 8003e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e94:	4a14      	ldr	r2, [pc, #80]	@ (8003ee8 <VR_GenerateJSON+0x21c>)
 8003e96:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e98:	6a38      	ldr	r0, [r7, #32]
 8003e9a:	f010 f9cd 	bl	8014238 <sniprintf>
		}
		cJSON_free(json_string);
 8003e9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ea0:	f7fe f954 	bl	800214c <cJSON_free>
		cJSON_Delete(root);
 8003ea4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003ea6:	f7fd f8e7 	bl	8001078 <cJSON_Delete>
		return final_string;
 8003eaa:	6a3b      	ldr	r3, [r7, #32]
 8003eac:	e003      	b.n	8003eb6 <VR_GenerateJSON+0x1ea>
	}

	cJSON_Delete(root);
 8003eae:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003eb0:	f7fd f8e2 	bl	8001078 <cJSON_Delete>
	return NULL;
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3738      	adds	r7, #56	@ 0x38
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	240002bc 	.word	0x240002bc
 8003ec4:	08017114 	.word	0x08017114
 8003ec8:	08017138 	.word	0x08017138
 8003ecc:	0801713c 	.word	0x0801713c
 8003ed0:	08017148 	.word	0x08017148
 8003ed4:	08017150 	.word	0x08017150
 8003ed8:	0801715c 	.word	0x0801715c
 8003edc:	24000300 	.word	0x24000300
 8003ee0:	08017164 	.word	0x08017164
 8003ee4:	08017168 	.word	0x08017168
 8003ee8:	08017134 	.word	0x08017134

08003eec <ENGINE_GenerateJSON>:

	cJSON_Delete(root);
	return NULL;
}

static char* ENGINE_GenerateJSON(void) {
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b092      	sub	sp, #72	@ 0x48
 8003ef0:	af02      	add	r7, sp, #8
	char str_buffer[32];

	cJSON *root = cJSON_CreateObject();
 8003ef2:	f7fe f917 	bl	8002124 <cJSON_CreateObject>
 8003ef6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (root == NULL) {
 8003ef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <ENGINE_GenerateJSON+0x16>
		return NULL;
 8003efe:	2300      	movs	r3, #0
 8003f00:	e0ef      	b.n	80040e2 <ENGINE_GenerateJSON+0x1f6>
	}

	cJSON *engine_object = cJSON_CreateObject();
 8003f02:	f7fe f90f 	bl	8002124 <cJSON_CreateObject>
 8003f06:	63b8      	str	r0, [r7, #56]	@ 0x38
	if (engine_object == NULL) {
 8003f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d104      	bne.n	8003f18 <ENGINE_GenerateJSON+0x2c>
		cJSON_Delete(root);
 8003f0e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003f10:	f7fd f8b2 	bl	8001078 <cJSON_Delete>
		return NULL;
 8003f14:	2300      	movs	r3, #0
 8003f16:	e0e4      	b.n	80040e2 <ENGINE_GenerateJSON+0x1f6>
	}

	cJSON *crankshaft = cJSON_CreateObject();
 8003f18:	f7fe f904 	bl	8002124 <cJSON_CreateObject>
 8003f1c:	6378      	str	r0, [r7, #52]	@ 0x34
	cJSON *camshaft = cJSON_CreateObject();
 8003f1e:	f7fe f901 	bl	8002124 <cJSON_CreateObject>
 8003f22:	6338      	str	r0, [r7, #48]	@ 0x30
	if (crankshaft == NULL || camshaft == NULL) {
 8003f24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d002      	beq.n	8003f30 <ENGINE_GenerateJSON+0x44>
 8003f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d104      	bne.n	8003f3a <ENGINE_GenerateJSON+0x4e>
		cJSON_Delete(root);
 8003f30:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003f32:	f7fd f8a1 	bl	8001078 <cJSON_Delete>
		return NULL;
 8003f36:	2300      	movs	r3, #0
 8003f38:	e0d3      	b.n	80040e2 <ENGINE_GenerateJSON+0x1f6>
	}

	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
			(float) engine.crankshaft_angular_velocity);
 8003f3a:	4b6c      	ldr	r3, [pc, #432]	@ (80040ec <ENGINE_GenerateJSON+0x200>)
 8003f3c:	edd3 7a00 	vldr	s15, [r3]
	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 8003f40:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003f44:	1d3b      	adds	r3, r7, #4
 8003f46:	ed8d 7b00 	vstr	d7, [sp]
 8003f4a:	4a69      	ldr	r2, [pc, #420]	@ (80040f0 <ENGINE_GenerateJSON+0x204>)
 8003f4c:	2120      	movs	r1, #32
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f010 f972 	bl	8014238 <sniprintf>
	cJSON_AddRawToObject(crankshaft, "angularvelocity", str_buffer);
 8003f54:	1d3b      	adds	r3, r7, #4
 8003f56:	461a      	mov	r2, r3
 8003f58:	4966      	ldr	r1, [pc, #408]	@ (80040f4 <ENGINE_GenerateJSON+0x208>)
 8003f5a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003f5c:	f7fe f828 	bl	8001fb0 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
			(float) engine.crankshaft_angular_acc);
 8003f60:	4b62      	ldr	r3, [pc, #392]	@ (80040ec <ENGINE_GenerateJSON+0x200>)
 8003f62:	edd3 7a02 	vldr	s15, [r3, #8]
	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 8003f66:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003f6a:	1d3b      	adds	r3, r7, #4
 8003f6c:	ed8d 7b00 	vstr	d7, [sp]
 8003f70:	4a5f      	ldr	r2, [pc, #380]	@ (80040f0 <ENGINE_GenerateJSON+0x204>)
 8003f72:	2120      	movs	r1, #32
 8003f74:	4618      	mov	r0, r3
 8003f76:	f010 f95f 	bl	8014238 <sniprintf>
	cJSON_AddRawToObject(crankshaft, "angularacc", str_buffer);
 8003f7a:	1d3b      	adds	r3, r7, #4
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	495e      	ldr	r1, [pc, #376]	@ (80040f8 <ENGINE_GenerateJSON+0x20c>)
 8003f80:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003f82:	f7fe f815 	bl	8001fb0 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.6f",
			(float) engine.crankshaft_angle);
 8003f86:	4b59      	ldr	r3, [pc, #356]	@ (80040ec <ENGINE_GenerateJSON+0x200>)
 8003f88:	edd3 7a05 	vldr	s15, [r3, #20]
	snprintf(str_buffer, sizeof(str_buffer), "%.6f",
 8003f8c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003f90:	1d3b      	adds	r3, r7, #4
 8003f92:	ed8d 7b00 	vstr	d7, [sp]
 8003f96:	4a59      	ldr	r2, [pc, #356]	@ (80040fc <ENGINE_GenerateJSON+0x210>)
 8003f98:	2120      	movs	r1, #32
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f010 f94c 	bl	8014238 <sniprintf>
	cJSON_AddRawToObject(crankshaft, "angle", str_buffer);
 8003fa0:	1d3b      	adds	r3, r7, #4
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	4956      	ldr	r1, [pc, #344]	@ (8004100 <ENGINE_GenerateJSON+0x214>)
 8003fa6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003fa8:	f7fe f802 	bl	8001fb0 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
			(float) engine.camshaft_angular_velocity);
 8003fac:	4b4f      	ldr	r3, [pc, #316]	@ (80040ec <ENGINE_GenerateJSON+0x200>)
 8003fae:	edd3 7a01 	vldr	s15, [r3, #4]
	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 8003fb2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003fb6:	1d3b      	adds	r3, r7, #4
 8003fb8:	ed8d 7b00 	vstr	d7, [sp]
 8003fbc:	4a4c      	ldr	r2, [pc, #304]	@ (80040f0 <ENGINE_GenerateJSON+0x204>)
 8003fbe:	2120      	movs	r1, #32
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f010 f939 	bl	8014238 <sniprintf>
	cJSON_AddRawToObject(camshaft, "angularvelocity", str_buffer);
 8003fc6:	1d3b      	adds	r3, r7, #4
 8003fc8:	461a      	mov	r2, r3
 8003fca:	494a      	ldr	r1, [pc, #296]	@ (80040f4 <ENGINE_GenerateJSON+0x208>)
 8003fcc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003fce:	f7fd ffef 	bl	8001fb0 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
			(float) engine.camshaft_angular_acc);
 8003fd2:	4b46      	ldr	r3, [pc, #280]	@ (80040ec <ENGINE_GenerateJSON+0x200>)
 8003fd4:	edd3 7a03 	vldr	s15, [r3, #12]
	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 8003fd8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003fdc:	1d3b      	adds	r3, r7, #4
 8003fde:	ed8d 7b00 	vstr	d7, [sp]
 8003fe2:	4a43      	ldr	r2, [pc, #268]	@ (80040f0 <ENGINE_GenerateJSON+0x204>)
 8003fe4:	2120      	movs	r1, #32
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f010 f926 	bl	8014238 <sniprintf>
	cJSON_AddRawToObject(camshaft, "angularacc", str_buffer);
 8003fec:	1d3b      	adds	r3, r7, #4
 8003fee:	461a      	mov	r2, r3
 8003ff0:	4941      	ldr	r1, [pc, #260]	@ (80040f8 <ENGINE_GenerateJSON+0x20c>)
 8003ff2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ff4:	f7fd ffdc 	bl	8001fb0 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.6f",
			(float) engine.camshaft_angle);
 8003ff8:	4b3c      	ldr	r3, [pc, #240]	@ (80040ec <ENGINE_GenerateJSON+0x200>)
 8003ffa:	edd3 7a06 	vldr	s15, [r3, #24]
	snprintf(str_buffer, sizeof(str_buffer), "%.6f",
 8003ffe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004002:	1d3b      	adds	r3, r7, #4
 8004004:	ed8d 7b00 	vstr	d7, [sp]
 8004008:	4a3c      	ldr	r2, [pc, #240]	@ (80040fc <ENGINE_GenerateJSON+0x210>)
 800400a:	2120      	movs	r1, #32
 800400c:	4618      	mov	r0, r3
 800400e:	f010 f913 	bl	8014238 <sniprintf>
	cJSON_AddRawToObject(camshaft, "angle", str_buffer);
 8004012:	1d3b      	adds	r3, r7, #4
 8004014:	461a      	mov	r2, r3
 8004016:	493a      	ldr	r1, [pc, #232]	@ (8004100 <ENGINE_GenerateJSON+0x214>)
 8004018:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800401a:	f7fd ffc9 	bl	8001fb0 <cJSON_AddRawToObject>

	cJSON_AddItemToObject(engine_object, "crankshaft", crankshaft);
 800401e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004020:	4938      	ldr	r1, [pc, #224]	@ (8004104 <ENGINE_GenerateJSON+0x218>)
 8004022:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004024:	f7fd ff68 	bl	8001ef8 <cJSON_AddItemToObject>
	cJSON_AddItemToObject(engine_object, "camshaft", camshaft);
 8004028:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800402a:	4937      	ldr	r1, [pc, #220]	@ (8004108 <ENGINE_GenerateJSON+0x21c>)
 800402c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800402e:	f7fd ff63 	bl	8001ef8 <cJSON_AddItemToObject>

	cJSON_AddStringToObject(engine_object, "piston_one",
			ENGINE_GetPhaseName(engine.cyl_status[0].current_phase));
 8004032:	4b2e      	ldr	r3, [pc, #184]	@ (80040ec <ENGINE_GenerateJSON+0x200>)
 8004034:	7c1b      	ldrb	r3, [r3, #16]
 8004036:	4618      	mov	r0, r3
 8004038:	f7fe fd18 	bl	8002a6c <ENGINE_GetPhaseName>
 800403c:	4603      	mov	r3, r0
	cJSON_AddStringToObject(engine_object, "piston_one",
 800403e:	461a      	mov	r2, r3
 8004040:	4932      	ldr	r1, [pc, #200]	@ (800410c <ENGINE_GenerateJSON+0x220>)
 8004042:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004044:	f7fd ff92 	bl	8001f6c <cJSON_AddStringToObject>
	cJSON_AddStringToObject(engine_object, "piston_two",
			ENGINE_GetPhaseName(engine.cyl_status[1].current_phase));
 8004048:	4b28      	ldr	r3, [pc, #160]	@ (80040ec <ENGINE_GenerateJSON+0x200>)
 800404a:	7c5b      	ldrb	r3, [r3, #17]
 800404c:	4618      	mov	r0, r3
 800404e:	f7fe fd0d 	bl	8002a6c <ENGINE_GetPhaseName>
 8004052:	4603      	mov	r3, r0
	cJSON_AddStringToObject(engine_object, "piston_two",
 8004054:	461a      	mov	r2, r3
 8004056:	492e      	ldr	r1, [pc, #184]	@ (8004110 <ENGINE_GenerateJSON+0x224>)
 8004058:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800405a:	f7fd ff87 	bl	8001f6c <cJSON_AddStringToObject>
	cJSON_AddStringToObject(engine_object, "piston_three",
			ENGINE_GetPhaseName(engine.cyl_status[2].current_phase));
 800405e:	4b23      	ldr	r3, [pc, #140]	@ (80040ec <ENGINE_GenerateJSON+0x200>)
 8004060:	7c9b      	ldrb	r3, [r3, #18]
 8004062:	4618      	mov	r0, r3
 8004064:	f7fe fd02 	bl	8002a6c <ENGINE_GetPhaseName>
 8004068:	4603      	mov	r3, r0
	cJSON_AddStringToObject(engine_object, "piston_three",
 800406a:	461a      	mov	r2, r3
 800406c:	4929      	ldr	r1, [pc, #164]	@ (8004114 <ENGINE_GenerateJSON+0x228>)
 800406e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004070:	f7fd ff7c 	bl	8001f6c <cJSON_AddStringToObject>
	cJSON_AddStringToObject(engine_object, "piston_four",
			ENGINE_GetPhaseName(engine.cyl_status[3].current_phase));
 8004074:	4b1d      	ldr	r3, [pc, #116]	@ (80040ec <ENGINE_GenerateJSON+0x200>)
 8004076:	7cdb      	ldrb	r3, [r3, #19]
 8004078:	4618      	mov	r0, r3
 800407a:	f7fe fcf7 	bl	8002a6c <ENGINE_GetPhaseName>
 800407e:	4603      	mov	r3, r0
	cJSON_AddStringToObject(engine_object, "piston_four",
 8004080:	461a      	mov	r2, r3
 8004082:	4925      	ldr	r1, [pc, #148]	@ (8004118 <ENGINE_GenerateJSON+0x22c>)
 8004084:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004086:	f7fd ff71 	bl	8001f6c <cJSON_AddStringToObject>

	cJSON_AddItemToObject(root, "engine", engine_object);
 800408a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800408c:	4923      	ldr	r1, [pc, #140]	@ (800411c <ENGINE_GenerateJSON+0x230>)
 800408e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004090:	f7fd ff32 	bl	8001ef8 <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 8004094:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004096:	f7fd fbef 	bl	8001878 <cJSON_PrintUnformatted>
 800409a:	62f8      	str	r0, [r7, #44]	@ 0x2c

	if (json_string != NULL) {
 800409c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d01b      	beq.n	80040da <ENGINE_GenerateJSON+0x1ee>
		size_t total_len = strlen(json_string) + 1;
 80040a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80040a4:	f7fc f96c 	bl	8000380 <strlen>
 80040a8:	4603      	mov	r3, r0
 80040aa:	3301      	adds	r3, #1
 80040ac:	62bb      	str	r3, [r7, #40]	@ 0x28
		char *final_string = (char*) malloc(total_len);
 80040ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040b0:	f00f fa68 	bl	8013584 <malloc>
 80040b4:	4603      	mov	r3, r0
 80040b6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (final_string != NULL) {
 80040b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d005      	beq.n	80040ca <ENGINE_GenerateJSON+0x1de>
			snprintf(final_string, total_len, "%s", json_string);
 80040be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040c0:	4a17      	ldr	r2, [pc, #92]	@ (8004120 <ENGINE_GenerateJSON+0x234>)
 80040c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80040c6:	f010 f8b7 	bl	8014238 <sniprintf>
		}
		cJSON_free(json_string);
 80040ca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80040cc:	f7fe f83e 	bl	800214c <cJSON_free>
		cJSON_Delete(root);
 80040d0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80040d2:	f7fc ffd1 	bl	8001078 <cJSON_Delete>
		return final_string;
 80040d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d8:	e003      	b.n	80040e2 <ENGINE_GenerateJSON+0x1f6>
	}

	cJSON_Delete(root);
 80040da:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80040dc:	f7fc ffcc 	bl	8001078 <cJSON_Delete>
	return NULL;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3740      	adds	r7, #64	@ 0x40
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	2400619c 	.word	0x2400619c
 80040f0:	08017114 	.word	0x08017114
 80040f4:	08017190 	.word	0x08017190
 80040f8:	080171a0 	.word	0x080171a0
 80040fc:	080171ac 	.word	0x080171ac
 8004100:	080171b4 	.word	0x080171b4
 8004104:	080171bc 	.word	0x080171bc
 8004108:	080171c8 	.word	0x080171c8
 800410c:	080171d4 	.word	0x080171d4
 8004110:	080171e0 	.word	0x080171e0
 8004114:	080171ec 	.word	0x080171ec
 8004118:	080171fc 	.word	0x080171fc
 800411c:	08017208 	.word	0x08017208
 8004120:	08017134 	.word	0x08017134

08004124 <CYCLE_GenerateJSON>:
static const char* CYL_KEYS[] = {"cyl_0", "cyl_1", "cyl_2", "cyl_3"};
static char* CYCLE_GenerateJSON(void) {
 8004124:	b580      	push	{r7, lr}
 8004126:	b094      	sub	sp, #80	@ 0x50
 8004128:	af02      	add	r7, sp, #8
	char str_buffer[32];

	cJSON *root = cJSON_CreateObject();
 800412a:	f7fd fffb 	bl	8002124 <cJSON_CreateObject>
 800412e:	6438      	str	r0, [r7, #64]	@ 0x40
	if (root == NULL) {
 8004130:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004132:	2b00      	cmp	r3, #0
 8004134:	d101      	bne.n	800413a <CYCLE_GenerateJSON+0x16>
		return NULL;
 8004136:	2300      	movs	r3, #0
 8004138:	e090      	b.n	800425c <CYCLE_GenerateJSON+0x138>
	}

	cJSON *cycle_object = cJSON_CreateObject();
 800413a:	f7fd fff3 	bl	8002124 <cJSON_CreateObject>
 800413e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (cycle_object == NULL) {
 8004140:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004142:	2b00      	cmp	r3, #0
 8004144:	d104      	bne.n	8004150 <CYCLE_GenerateJSON+0x2c>
		cJSON_Delete(root);
 8004146:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004148:	f7fc ff96 	bl	8001078 <cJSON_Delete>
		return NULL;
 800414c:	2300      	movs	r3, #0
 800414e:	e085      	b.n	800425c <CYCLE_GenerateJSON+0x138>
	}

	cJSON *crankshaft = cJSON_CreateObject();
 8004150:	f7fd ffe8 	bl	8002124 <cJSON_CreateObject>
 8004154:	63b8      	str	r0, [r7, #56]	@ 0x38
	cJSON *camshaft = cJSON_CreateObject();
 8004156:	f7fd ffe5 	bl	8002124 <cJSON_CreateObject>
 800415a:	6378      	str	r0, [r7, #52]	@ 0x34
	if (crankshaft == NULL || camshaft == NULL) {
 800415c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800415e:	2b00      	cmp	r3, #0
 8004160:	d002      	beq.n	8004168 <CYCLE_GenerateJSON+0x44>
 8004162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004164:	2b00      	cmp	r3, #0
 8004166:	d104      	bne.n	8004172 <CYCLE_GenerateJSON+0x4e>
		cJSON_Delete(root);
 8004168:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800416a:	f7fc ff85 	bl	8001078 <cJSON_Delete>
		return NULL;
 800416e:	2300      	movs	r3, #0
 8004170:	e074      	b.n	800425c <CYCLE_GenerateJSON+0x138>
	}

	for (int i = 0; i < 4; i++) {
 8004172:	2300      	movs	r3, #0
 8004174:	647b      	str	r3, [r7, #68]	@ 0x44
 8004176:	e042      	b.n	80041fe <CYCLE_GenerateJSON+0xda>
		cJSON *cyl = cJSON_CreateObject();
 8004178:	f7fd ffd4 	bl	8002124 <cJSON_CreateObject>
 800417c:	6278      	str	r0, [r7, #36]	@ 0x24
		snprintf(str_buffer, sizeof(str_buffer), "%.4f",
				telemetry.cyl_telemetry[i].dwell_angle);
 800417e:	4939      	ldr	r1, [pc, #228]	@ (8004264 <CYCLE_GenerateJSON+0x140>)
 8004180:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004182:	4613      	mov	r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	4413      	add	r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	440b      	add	r3, r1
 800418c:	3304      	adds	r3, #4
 800418e:	edd3 7a00 	vldr	s15, [r3]
		snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 8004192:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004196:	1d3b      	adds	r3, r7, #4
 8004198:	ed8d 7b00 	vstr	d7, [sp]
 800419c:	4a32      	ldr	r2, [pc, #200]	@ (8004268 <CYCLE_GenerateJSON+0x144>)
 800419e:	2120      	movs	r1, #32
 80041a0:	4618      	mov	r0, r3
 80041a2:	f010 f849 	bl	8014238 <sniprintf>
		cJSON_AddRawToObject(cyl, "dwell_angle", str_buffer);
 80041a6:	1d3b      	adds	r3, r7, #4
 80041a8:	461a      	mov	r2, r3
 80041aa:	4930      	ldr	r1, [pc, #192]	@ (800426c <CYCLE_GenerateJSON+0x148>)
 80041ac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80041ae:	f7fd feff 	bl	8001fb0 <cJSON_AddRawToObject>

		snprintf(str_buffer, sizeof(str_buffer), "%.4f",
				telemetry.cyl_telemetry[i].spark_angle);
 80041b2:	492c      	ldr	r1, [pc, #176]	@ (8004264 <CYCLE_GenerateJSON+0x140>)
 80041b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041b6:	4613      	mov	r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	4413      	add	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	440b      	add	r3, r1
 80041c0:	3308      	adds	r3, #8
 80041c2:	edd3 7a00 	vldr	s15, [r3]
		snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 80041c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80041ca:	1d3b      	adds	r3, r7, #4
 80041cc:	ed8d 7b00 	vstr	d7, [sp]
 80041d0:	4a25      	ldr	r2, [pc, #148]	@ (8004268 <CYCLE_GenerateJSON+0x144>)
 80041d2:	2120      	movs	r1, #32
 80041d4:	4618      	mov	r0, r3
 80041d6:	f010 f82f 	bl	8014238 <sniprintf>
		cJSON_AddRawToObject(cyl, "spark_angle", str_buffer);
 80041da:	1d3b      	adds	r3, r7, #4
 80041dc:	461a      	mov	r2, r3
 80041de:	4924      	ldr	r1, [pc, #144]	@ (8004270 <CYCLE_GenerateJSON+0x14c>)
 80041e0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80041e2:	f7fd fee5 	bl	8001fb0 <cJSON_AddRawToObject>

		cJSON_AddItemToObject(cycle_object, CYL_KEYS[i], cyl);
 80041e6:	4a23      	ldr	r2, [pc, #140]	@ (8004274 <CYCLE_GenerateJSON+0x150>)
 80041e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041f0:	4619      	mov	r1, r3
 80041f2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80041f4:	f7fd fe80 	bl	8001ef8 <cJSON_AddItemToObject>
	for (int i = 0; i < 4; i++) {
 80041f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041fa:	3301      	adds	r3, #1
 80041fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80041fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004200:	2b03      	cmp	r3, #3
 8004202:	ddb9      	ble.n	8004178 <CYCLE_GenerateJSON+0x54>
	}

	cJSON_AddItemToObject(root, "cycle", cycle_object);
 8004204:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004206:	491c      	ldr	r1, [pc, #112]	@ (8004278 <CYCLE_GenerateJSON+0x154>)
 8004208:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800420a:	f7fd fe75 	bl	8001ef8 <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 800420e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004210:	f7fd fb32 	bl	8001878 <cJSON_PrintUnformatted>
 8004214:	6338      	str	r0, [r7, #48]	@ 0x30

	if (json_string != NULL) {
 8004216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004218:	2b00      	cmp	r3, #0
 800421a:	d01b      	beq.n	8004254 <CYCLE_GenerateJSON+0x130>
		size_t total_len = strlen(json_string) + 1;
 800421c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800421e:	f7fc f8af 	bl	8000380 <strlen>
 8004222:	4603      	mov	r3, r0
 8004224:	3301      	adds	r3, #1
 8004226:	62fb      	str	r3, [r7, #44]	@ 0x2c
		char *final_string = (char*) malloc(total_len);
 8004228:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800422a:	f00f f9ab 	bl	8013584 <malloc>
 800422e:	4603      	mov	r3, r0
 8004230:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (final_string != NULL) {
 8004232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004234:	2b00      	cmp	r3, #0
 8004236:	d005      	beq.n	8004244 <CYCLE_GenerateJSON+0x120>
			snprintf(final_string, total_len, "%s", json_string);
 8004238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800423a:	4a10      	ldr	r2, [pc, #64]	@ (800427c <CYCLE_GenerateJSON+0x158>)
 800423c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800423e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004240:	f00f fffa 	bl	8014238 <sniprintf>
		}
		cJSON_free(json_string);
 8004244:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004246:	f7fd ff81 	bl	800214c <cJSON_free>
		cJSON_Delete(root);
 800424a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800424c:	f7fc ff14 	bl	8001078 <cJSON_Delete>
		return final_string;
 8004250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004252:	e003      	b.n	800425c <CYCLE_GenerateJSON+0x138>
	}

	cJSON_Delete(root);
 8004254:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004256:	f7fc ff0f 	bl	8001078 <cJSON_Delete>
	return NULL;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3748      	adds	r7, #72	@ 0x48
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	240061b8 	.word	0x240061b8
 8004268:	08017114 	.word	0x08017114
 800426c:	08017230 	.word	0x08017230
 8004270:	0801723c 	.word	0x0801723c
 8004274:	24000030 	.word	0x24000030
 8004278:	08017248 	.word	0x08017248
 800427c:	08017134 	.word	0x08017134

08004280 <ADC_Read_Cycle>:
	} else if (result == CMD_RESULT_TIMEOUT) {

	}
}

void ADC_Read_Cycle(void) {
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
	if (AD7998_U16_ReadAllChannels() != HAL_OK) {
 8004284:	f7fc fb72 	bl	800096c <AD7998_U16_ReadAllChannels>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d003      	beq.n	8004296 <ADC_Read_Cycle+0x16>
		printf("Erro ao ler ADC U16\r\n");
 800428e:	4807      	ldr	r0, [pc, #28]	@ (80042ac <ADC_Read_Cycle+0x2c>)
 8004290:	f00f ffca 	bl	8014228 <puts>
		return;
 8004294:	e008      	b.n	80042a8 <ADC_Read_Cycle+0x28>
	}

	if (AD7998_U17_ReadAllChannels() != HAL_OK) {
 8004296:	f7fc fb97 	bl	80009c8 <AD7998_U17_ReadAllChannels>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d003      	beq.n	80042a8 <ADC_Read_Cycle+0x28>
		printf("Erro ao ler ADC U17\r\n");
 80042a0:	4803      	ldr	r0, [pc, #12]	@ (80042b0 <ADC_Read_Cycle+0x30>)
 80042a2:	f00f ffc1 	bl	8014228 <puts>
		return;
 80042a6:	bf00      	nop
	}
}
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	08017254 	.word	0x08017254
 80042b0:	0801726c 	.word	0x0801726c

080042b4 <ENGINE_INJECTOR_SCHEDULE_TEST_TOGGLE>:

void ENGINE_INJECTOR_SCHEDULE_TEST_TOGGLE(void) {
 80042b4:	b580      	push	{r7, lr}
 80042b6:	af00      	add	r7, sp, #0
	printf("Toggle\r\n");
 80042b8:	4807      	ldr	r0, [pc, #28]	@ (80042d8 <ENGINE_INJECTOR_SCHEDULE_TEST_TOGGLE+0x24>)
 80042ba:	f00f ffb5 	bl	8014228 <puts>
	injector_schedule_test = !injector_schedule_test;
 80042be:	4b07      	ldr	r3, [pc, #28]	@ (80042dc <ENGINE_INJECTOR_SCHEDULE_TEST_TOGGLE+0x28>)
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	bf0c      	ite	eq
 80042c6:	2301      	moveq	r3, #1
 80042c8:	2300      	movne	r3, #0
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	461a      	mov	r2, r3
 80042ce:	4b03      	ldr	r3, [pc, #12]	@ (80042dc <ENGINE_INJECTOR_SCHEDULE_TEST_TOGGLE+0x28>)
 80042d0:	701a      	strb	r2, [r3, #0]
}
 80042d2:	bf00      	nop
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	08017284 	.word	0x08017284
 80042dc:	24006150 	.word	0x24006150

080042e0 <ENGINE_IGNITION_SCHEDULE_TEST_TOGGLE>:

void ENGINE_IGNITION_SCHEDULE_TEST_TOGGLE(void) {
 80042e0:	b480      	push	{r7}
 80042e2:	af00      	add	r7, sp, #0
	ignition_schedule_test = !ignition_schedule_test;
 80042e4:	4b07      	ldr	r3, [pc, #28]	@ (8004304 <ENGINE_IGNITION_SCHEDULE_TEST_TOGGLE+0x24>)
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	bf0c      	ite	eq
 80042ec:	2301      	moveq	r3, #1
 80042ee:	2300      	movne	r3, #0
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	461a      	mov	r2, r3
 80042f4:	4b03      	ldr	r3, [pc, #12]	@ (8004304 <ENGINE_IGNITION_SCHEDULE_TEST_TOGGLE+0x24>)
 80042f6:	701a      	strb	r2, [r3, #0]
}
 80042f8:	bf00      	nop
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	24006151 	.word	0x24006151

08004308 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800430e:	f000 fea5 	bl	800505c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004312:	f001 fc05 	bl	8005b20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004316:	f000 f8ef 	bl	80044f8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800431a:	f000 f969 	bl	80045f0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800431e:	f000 fd85 	bl	8004e2c <MX_GPIO_Init>
  MX_DMA_Init();
 8004322:	f000 fd5b 	bl	8004ddc <MX_DMA_Init>
  MX_USART3_UART_Init();
 8004326:	f000 fd0d 	bl	8004d44 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 800432a:	f000 fa11 	bl	8004750 <MX_I2C1_Init>
  MX_I2C2_Init();
 800432e:	f000 fa4f 	bl	80047d0 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8004332:	f000 fcbb 	bl	8004cac <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8004336:	f000 fc0b 	bl	8004b50 <MX_TIM5_Init>
  MX_TIM4_Init();
 800433a:	f000 fb71 	bl	8004a20 <MX_TIM4_Init>
  MX_TIM1_Init();
 800433e:	f000 fa87 	bl	8004850 <MX_TIM1_Init>
  MX_ADC1_Init();
 8004342:	f000 f989 	bl	8004658 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	I2C_Scanner(&hi2c1);
 8004346:	485a      	ldr	r0, [pc, #360]	@ (80044b0 <main+0x1a8>)
 8004348:	f7ff fc70 	bl	8003c2c <I2C_Scanner>
	I2C_Scanner(&hi2c2);
 800434c:	4859      	ldr	r0, [pc, #356]	@ (80044b4 <main+0x1ac>)
 800434e:	f7ff fc6d 	bl	8003c2c <I2C_Scanner>

	TIM1_Init_Config();
 8004352:	f000 fdc1 	bl	8004ed8 <TIM1_Init_Config>
	TIM4_Init_Config();
 8004356:	f000 fdff 	bl	8004f58 <TIM4_Init_Config>
	TIM5_Init_Config();
 800435a:	f000 fe27 	bl	8004fac <TIM5_Init_Config>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 800435e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8004362:	2100      	movs	r1, #0
 8004364:	4854      	ldr	r0, [pc, #336]	@ (80044b8 <main+0x1b0>)
 8004366:	f003 f8a1 	bl	80074ac <HAL_ADCEx_Calibration_Start>

	//Protocolo de Software Desktop
	SERIAL_Init(&huart1);
 800436a:	4854      	ldr	r0, [pc, #336]	@ (80044bc <main+0x1b4>)
 800436c:	f7fd fefe 	bl	800216c <SERIAL_Init>

	//Inicializacão dos ADCs
	if (AD7998_Init(&hi2c2, 3.3f) != HAL_OK) {
 8004370:	ed9f 0a53 	vldr	s0, [pc, #332]	@ 80044c0 <main+0x1b8>
 8004374:	484f      	ldr	r0, [pc, #316]	@ (80044b4 <main+0x1ac>)
 8004376:	f7fc fa67 	bl	8000848 <AD7998_Init>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d002      	beq.n	8004386 <main+0x7e>
		printf("Failed to initialize ADCs!\r\n");
 8004380:	4850      	ldr	r0, [pc, #320]	@ (80044c4 <main+0x1bc>)
 8004382:	f00f ff51 	bl	8014228 <puts>
	}

	if (VR_Init(58, 60, 3, 4, 1000) == HAL_OK) {
 8004386:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800438a:	9300      	str	r3, [sp, #0]
 800438c:	2304      	movs	r3, #4
 800438e:	2203      	movs	r2, #3
 8004390:	213c      	movs	r1, #60	@ 0x3c
 8004392:	203a      	movs	r0, #58	@ 0x3a
 8004394:	f7fc fccc 	bl	8000d30 <VR_Init>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d103      	bne.n	80043a6 <main+0x9e>
		printf("VR sensors successfully initialized!\r\n");
 800439e:	484a      	ldr	r0, [pc, #296]	@ (80044c8 <main+0x1c0>)
 80043a0:	f00f ff42 	bl	8014228 <puts>
 80043a4:	e002      	b.n	80043ac <main+0xa4>
	} else
		printf("Error starting VR sensors!\r\n");
 80043a6:	4849      	ldr	r0, [pc, #292]	@ (80044cc <main+0x1c4>)
 80043a8:	f00f ff3e 	bl	8014228 <puts>

	BATTERY_Init();
 80043ac:	f7fc fb3a 	bl	8000a24 <BATTERY_Init>

	printf("\r\n");
 80043b0:	4847      	ldr	r0, [pc, #284]	@ (80044d0 <main+0x1c8>)
 80043b2:	f00f ff39 	bl	8014228 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		static uint32_t last_ADC_read = 0;
		if (HAL_GetTick() - last_ADC_read >= 5) {
 80043b6:	f001 fc39 	bl	8005c2c <HAL_GetTick>
 80043ba:	4602      	mov	r2, r0
 80043bc:	4b45      	ldr	r3, [pc, #276]	@ (80044d4 <main+0x1cc>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b04      	cmp	r3, #4
 80043c4:	d906      	bls.n	80043d4 <main+0xcc>
			last_ADC_read = HAL_GetTick();
 80043c6:	f001 fc31 	bl	8005c2c <HAL_GetTick>
 80043ca:	4603      	mov	r3, r0
 80043cc:	4a41      	ldr	r2, [pc, #260]	@ (80044d4 <main+0x1cc>)
 80043ce:	6013      	str	r3, [r2, #0]
			ADC_Read_Cycle();
 80043d0:	f7ff ff56 	bl	8004280 <ADC_Read_Cycle>
		}

		static uint32_t last_BATTERY_read = 0;
		if (HAL_GetTick() - last_BATTERY_read >= 15) {
 80043d4:	f001 fc2a 	bl	8005c2c <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	4b3f      	ldr	r3, [pc, #252]	@ (80044d8 <main+0x1d0>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	2b0e      	cmp	r3, #14
 80043e2:	d906      	bls.n	80043f2 <main+0xea>
			last_BATTERY_read = HAL_GetTick();
 80043e4:	f001 fc22 	bl	8005c2c <HAL_GetTick>
 80043e8:	4603      	mov	r3, r0
 80043ea:	4a3b      	ldr	r2, [pc, #236]	@ (80044d8 <main+0x1d0>)
 80043ec:	6013      	str	r3, [r2, #0]
			BATTERY_ReadVoltage();
 80043ee:	f7fc fb6b 	bl	8000ac8 <BATTERY_ReadVoltage>
		}

		SERIAL_ProcessQueue();
 80043f2:	f7fe f82f 	bl	8002454 <SERIAL_ProcessQueue>
		SERIAL_CheckRXCommand();
 80043f6:	f7fe f933 	bl	8002660 <SERIAL_CheckRXCommand>

		//ENGINE_Injector_ScheduleTestLoop();
		//ENGINE_Ignition_ScheduleTestLoop();

		static uint32_t last_telemetry_tick = 0;
		if ((HAL_GetTick() - last_telemetry_tick) >= 75) {
 80043fa:	f001 fc17 	bl	8005c2c <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	4b36      	ldr	r3, [pc, #216]	@ (80044dc <main+0x1d4>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	2b4a      	cmp	r3, #74	@ 0x4a
 8004408:	d9d5      	bls.n	80043b6 <main+0xae>
			last_telemetry_tick = HAL_GetTick();
 800440a:	f001 fc0f 	bl	8005c2c <HAL_GetTick>
 800440e:	4603      	mov	r3, r0
 8004410:	4a32      	ldr	r2, [pc, #200]	@ (80044dc <main+0x1d4>)
 8004412:	6013      	str	r3, [r2, #0]

			if (is_connected) {
 8004414:	4b32      	ldr	r3, [pc, #200]	@ (80044e0 <main+0x1d8>)
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	b2db      	uxtb	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d040      	beq.n	80044a0 <main+0x198>

				static uint8_t telemetry_step = 0;

				if (!SERIAL_IsQueueFull() && current_command.active == 0) {
 800441e:	f7fd ff7d 	bl	800231c <SERIAL_IsQueueFull>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d1c6      	bne.n	80043b6 <main+0xae>
 8004428:	4b2e      	ldr	r3, [pc, #184]	@ (80044e4 <main+0x1dc>)
 800442a:	f893 3651 	ldrb.w	r3, [r3, #1617]	@ 0x651
 800442e:	2b00      	cmp	r3, #0
 8004430:	d1c1      	bne.n	80043b6 <main+0xae>

					last_telemetry_tick = HAL_GetTick();
 8004432:	f001 fbfb 	bl	8005c2c <HAL_GetTick>
 8004436:	4603      	mov	r3, r0
 8004438:	4a28      	ldr	r2, [pc, #160]	@ (80044dc <main+0x1d4>)
 800443a:	6013      	str	r3, [r2, #0]

					switch (telemetry_step) {
 800443c:	4b2a      	ldr	r3, [pc, #168]	@ (80044e8 <main+0x1e0>)
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	2b02      	cmp	r3, #2
 8004442:	d022      	beq.n	800448a <main+0x182>
 8004444:	2b02      	cmp	r3, #2
 8004446:	dcb6      	bgt.n	80043b6 <main+0xae>
 8004448:	2b00      	cmp	r3, #0
 800444a:	d002      	beq.n	8004452 <main+0x14a>
 800444c:	2b01      	cmp	r3, #1
 800444e:	d00e      	beq.n	800446e <main+0x166>
 8004450:	e02d      	b.n	80044ae <main+0x1a6>
					case 0:
						//SERIAL_SendCommand("AT+VR", "OK", 50, SEND_VR_CallBack);
						SERIAL_SendJSON(VR_GenerateJSON(), "OK", 150,
 8004452:	f7ff fc3b 	bl	8003ccc <VR_GenerateJSON>
 8004456:	2300      	movs	r3, #0
 8004458:	2296      	movs	r2, #150	@ 0x96
 800445a:	4924      	ldr	r1, [pc, #144]	@ (80044ec <main+0x1e4>)
 800445c:	f7fe f864 	bl	8002528 <SERIAL_SendJSON>
						NULL);
						telemetry_step++;
 8004460:	4b21      	ldr	r3, [pc, #132]	@ (80044e8 <main+0x1e0>)
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	3301      	adds	r3, #1
 8004466:	b2da      	uxtb	r2, r3
 8004468:	4b1f      	ldr	r3, [pc, #124]	@ (80044e8 <main+0x1e0>)
 800446a:	701a      	strb	r2, [r3, #0]
						break;
 800446c:	e01f      	b.n	80044ae <main+0x1a6>
						//		SEND_Battery_CallBack);
						telemetry_step++;
						break;
*/
					case 1:
						SERIAL_SendJSON(CYCLE_GenerateJSON(), "OK", 150,
 800446e:	f7ff fe59 	bl	8004124 <CYCLE_GenerateJSON>
 8004472:	2300      	movs	r3, #0
 8004474:	2296      	movs	r2, #150	@ 0x96
 8004476:	491d      	ldr	r1, [pc, #116]	@ (80044ec <main+0x1e4>)
 8004478:	f7fe f856 	bl	8002528 <SERIAL_SendJSON>
						NULL);
						//SERIAL_SendCommand("AT+TELEMETRY", "OK", 50,
						//		SEND_Telemetry_CallBack);
						telemetry_step++;
 800447c:	4b1a      	ldr	r3, [pc, #104]	@ (80044e8 <main+0x1e0>)
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	3301      	adds	r3, #1
 8004482:	b2da      	uxtb	r2, r3
 8004484:	4b18      	ldr	r3, [pc, #96]	@ (80044e8 <main+0x1e0>)
 8004486:	701a      	strb	r2, [r3, #0]
						break;
 8004488:	e011      	b.n	80044ae <main+0x1a6>

					case 2:
						//SERIAL_SendCommand("AT+ENGINE", "OK", 50,
						//		SEND_Engine_CallBack);
						SERIAL_SendJSON(ENGINE_GenerateJSON(), "OK", 150,
 800448a:	f7ff fd2f 	bl	8003eec <ENGINE_GenerateJSON>
 800448e:	2300      	movs	r3, #0
 8004490:	2296      	movs	r2, #150	@ 0x96
 8004492:	4916      	ldr	r1, [pc, #88]	@ (80044ec <main+0x1e4>)
 8004494:	f7fe f848 	bl	8002528 <SERIAL_SendJSON>
						NULL);
						telemetry_step = 0;
 8004498:	4b13      	ldr	r3, [pc, #76]	@ (80044e8 <main+0x1e0>)
 800449a:	2200      	movs	r2, #0
 800449c:	701a      	strb	r2, [r3, #0]
						break;
 800449e:	e006      	b.n	80044ae <main+0x1a6>
				}
			} else {
#ifdef DEBUG_PROTOCOL
				printf("Try Connect to Workbench... \r\n");
#endif
				SERIAL_SendCommand("AT", "OK", 300, SERIAL_CheckConnection);
 80044a0:	4b13      	ldr	r3, [pc, #76]	@ (80044f0 <main+0x1e8>)
 80044a2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80044a6:	4911      	ldr	r1, [pc, #68]	@ (80044ec <main+0x1e4>)
 80044a8:	4812      	ldr	r0, [pc, #72]	@ (80044f4 <main+0x1ec>)
 80044aa:	f7fe f81b 	bl	80024e4 <SERIAL_SendCommand>
	while (1) {
 80044ae:	e782      	b.n	80043b6 <main+0xae>
 80044b0:	24006284 	.word	0x24006284
 80044b4:	240062d8 	.word	0x240062d8
 80044b8:	24006220 	.word	0x24006220
 80044bc:	24006410 	.word	0x24006410
 80044c0:	40533333 	.word	0x40533333
 80044c4:	0801728c 	.word	0x0801728c
 80044c8:	080172a8 	.word	0x080172a8
 80044cc:	080172d0 	.word	0x080172d0
 80044d0:	080172ec 	.word	0x080172ec
 80044d4:	24006628 	.word	0x24006628
 80044d8:	2400662c 	.word	0x2400662c
 80044dc:	24006630 	.word	0x24006630
 80044e0:	24000f58 	.word	0x24000f58
 80044e4:	24005af0 	.word	0x24005af0
 80044e8:	24006634 	.word	0x24006634
 80044ec:	08017250 	.word	0x08017250
 80044f0:	08002949 	.word	0x08002949
 80044f4:	080172f0 	.word	0x080172f0

080044f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b09c      	sub	sp, #112	@ 0x70
 80044fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80044fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004502:	224c      	movs	r2, #76	@ 0x4c
 8004504:	2100      	movs	r1, #0
 8004506:	4618      	mov	r0, r3
 8004508:	f00f fff4 	bl	80144f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800450c:	1d3b      	adds	r3, r7, #4
 800450e:	2220      	movs	r2, #32
 8004510:	2100      	movs	r1, #0
 8004512:	4618      	mov	r0, r3
 8004514:	f00f ffee 	bl	80144f4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8004518:	2002      	movs	r0, #2
 800451a:	f006 fd55 	bl	800afc8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800451e:	2300      	movs	r3, #0
 8004520:	603b      	str	r3, [r7, #0]
 8004522:	4b31      	ldr	r3, [pc, #196]	@ (80045e8 <SystemClock_Config+0xf0>)
 8004524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004526:	4a30      	ldr	r2, [pc, #192]	@ (80045e8 <SystemClock_Config+0xf0>)
 8004528:	f023 0301 	bic.w	r3, r3, #1
 800452c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800452e:	4b2e      	ldr	r3, [pc, #184]	@ (80045e8 <SystemClock_Config+0xf0>)
 8004530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	603b      	str	r3, [r7, #0]
 8004538:	4b2c      	ldr	r3, [pc, #176]	@ (80045ec <SystemClock_Config+0xf4>)
 800453a:	699b      	ldr	r3, [r3, #24]
 800453c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004540:	4a2a      	ldr	r2, [pc, #168]	@ (80045ec <SystemClock_Config+0xf4>)
 8004542:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004546:	6193      	str	r3, [r2, #24]
 8004548:	4b28      	ldr	r3, [pc, #160]	@ (80045ec <SystemClock_Config+0xf4>)
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004550:	603b      	str	r3, [r7, #0]
 8004552:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8004554:	bf00      	nop
 8004556:	4b25      	ldr	r3, [pc, #148]	@ (80045ec <SystemClock_Config+0xf4>)
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800455e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004562:	d1f8      	bne.n	8004556 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004564:	2302      	movs	r3, #2
 8004566:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8004568:	2301      	movs	r3, #1
 800456a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800456c:	2340      	movs	r3, #64	@ 0x40
 800456e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004570:	2302      	movs	r3, #2
 8004572:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004574:	2300      	movs	r3, #0
 8004576:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004578:	2304      	movs	r3, #4
 800457a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 800457c:	230a      	movs	r3, #10
 800457e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8004580:	2302      	movs	r3, #2
 8004582:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004584:	2302      	movs	r3, #2
 8004586:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004588:	2302      	movs	r3, #2
 800458a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800458c:	230c      	movs	r3, #12
 800458e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8004590:	2302      	movs	r3, #2
 8004592:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8004594:	2300      	movs	r3, #0
 8004596:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004598:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800459c:	4618      	mov	r0, r3
 800459e:	f006 fd4d 	bl	800b03c <HAL_RCC_OscConfig>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d001      	beq.n	80045ac <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80045a8:	f000 fd84 	bl	80050b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045ac:	233f      	movs	r3, #63	@ 0x3f
 80045ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80045b0:	2303      	movs	r3, #3
 80045b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80045b4:	2300      	movs	r3, #0
 80045b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80045b8:	2300      	movs	r3, #0
 80045ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80045bc:	2300      	movs	r3, #0
 80045be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80045c0:	2340      	movs	r3, #64	@ 0x40
 80045c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80045c4:	2300      	movs	r3, #0
 80045c6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80045c8:	2300      	movs	r3, #0
 80045ca:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80045cc:	1d3b      	adds	r3, r7, #4
 80045ce:	2101      	movs	r1, #1
 80045d0:	4618      	mov	r0, r3
 80045d2:	f007 f98d 	bl	800b8f0 <HAL_RCC_ClockConfig>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d001      	beq.n	80045e0 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80045dc:	f000 fd6a 	bl	80050b4 <Error_Handler>
  }
}
 80045e0:	bf00      	nop
 80045e2:	3770      	adds	r7, #112	@ 0x70
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	58000400 	.word	0x58000400
 80045ec:	58024800 	.word	0x58024800

080045f0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b0b0      	sub	sp, #192	@ 0xc0
 80045f4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80045f6:	463b      	mov	r3, r7
 80045f8:	22c0      	movs	r2, #192	@ 0xc0
 80045fa:	2100      	movs	r1, #0
 80045fc:	4618      	mov	r0, r3
 80045fe:	f00f ff79 	bl	80144f4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USART1;
 8004602:	4a14      	ldr	r2, [pc, #80]	@ (8004654 <PeriphCommonClock_Config+0x64>)
 8004604:	f04f 0300 	mov.w	r3, #0
 8004608:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 800460c:	2304      	movs	r3, #4
 800460e:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 9;
 8004610:	2309      	movs	r3, #9
 8004612:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8004614:	2302      	movs	r3, #2
 8004616:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 3;
 8004618:	2303      	movs	r3, #3
 800461a:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800461c:	2302      	movs	r3, #2
 800461e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8004620:	23c0      	movs	r3, #192	@ 0xc0
 8004622:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8004624:	2320      	movs	r3, #32
 8004626:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 3072;
 8004628:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800462c:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_PLL2;
 800462e:	2308      	movs	r3, #8
 8004630:	67fb      	str	r3, [r7, #124]	@ 0x7c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8004632:	2300      	movs	r3, #0
 8004634:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004638:	463b      	mov	r3, r7
 800463a:	4618      	mov	r0, r3
 800463c:	f007 fce4 	bl	800c008 <HAL_RCCEx_PeriphCLKConfig>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d001      	beq.n	800464a <PeriphCommonClock_Config+0x5a>
  {
    Error_Handler();
 8004646:	f000 fd35 	bl	80050b4 <Error_Handler>
  }
}
 800464a:	bf00      	nop
 800464c:	37c0      	adds	r7, #192	@ 0xc0
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	00080001 	.word	0x00080001

08004658 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b08a      	sub	sp, #40	@ 0x28
 800465c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800465e:	f107 031c 	add.w	r3, r7, #28
 8004662:	2200      	movs	r2, #0
 8004664:	601a      	str	r2, [r3, #0]
 8004666:	605a      	str	r2, [r3, #4]
 8004668:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800466a:	463b      	mov	r3, r7
 800466c:	2200      	movs	r2, #0
 800466e:	601a      	str	r2, [r3, #0]
 8004670:	605a      	str	r2, [r3, #4]
 8004672:	609a      	str	r2, [r3, #8]
 8004674:	60da      	str	r2, [r3, #12]
 8004676:	611a      	str	r2, [r3, #16]
 8004678:	615a      	str	r2, [r3, #20]
 800467a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800467c:	4b31      	ldr	r3, [pc, #196]	@ (8004744 <MX_ADC1_Init+0xec>)
 800467e:	4a32      	ldr	r2, [pc, #200]	@ (8004748 <MX_ADC1_Init+0xf0>)
 8004680:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8004682:	4b30      	ldr	r3, [pc, #192]	@ (8004744 <MX_ADC1_Init+0xec>)
 8004684:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004688:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800468a:	4b2e      	ldr	r3, [pc, #184]	@ (8004744 <MX_ADC1_Init+0xec>)
 800468c:	2208      	movs	r2, #8
 800468e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004690:	4b2c      	ldr	r3, [pc, #176]	@ (8004744 <MX_ADC1_Init+0xec>)
 8004692:	2200      	movs	r2, #0
 8004694:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004696:	4b2b      	ldr	r3, [pc, #172]	@ (8004744 <MX_ADC1_Init+0xec>)
 8004698:	2204      	movs	r2, #4
 800469a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800469c:	4b29      	ldr	r3, [pc, #164]	@ (8004744 <MX_ADC1_Init+0xec>)
 800469e:	2200      	movs	r2, #0
 80046a0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80046a2:	4b28      	ldr	r3, [pc, #160]	@ (8004744 <MX_ADC1_Init+0xec>)
 80046a4:	2200      	movs	r2, #0
 80046a6:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80046a8:	4b26      	ldr	r3, [pc, #152]	@ (8004744 <MX_ADC1_Init+0xec>)
 80046aa:	2201      	movs	r2, #1
 80046ac:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80046ae:	4b25      	ldr	r3, [pc, #148]	@ (8004744 <MX_ADC1_Init+0xec>)
 80046b0:	2200      	movs	r2, #0
 80046b2:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80046b4:	4b23      	ldr	r3, [pc, #140]	@ (8004744 <MX_ADC1_Init+0xec>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80046ba:	4b22      	ldr	r3, [pc, #136]	@ (8004744 <MX_ADC1_Init+0xec>)
 80046bc:	2200      	movs	r2, #0
 80046be:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80046c0:	4b20      	ldr	r3, [pc, #128]	@ (8004744 <MX_ADC1_Init+0xec>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80046c6:	4b1f      	ldr	r3, [pc, #124]	@ (8004744 <MX_ADC1_Init+0xec>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80046cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004744 <MX_ADC1_Init+0xec>)
 80046ce:	2200      	movs	r2, #0
 80046d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80046d2:	4b1c      	ldr	r3, [pc, #112]	@ (8004744 <MX_ADC1_Init+0xec>)
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 80046da:	4b1a      	ldr	r3, [pc, #104]	@ (8004744 <MX_ADC1_Init+0xec>)
 80046dc:	2201      	movs	r2, #1
 80046de:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80046e0:	4818      	ldr	r0, [pc, #96]	@ (8004744 <MX_ADC1_Init+0xec>)
 80046e2:	f001 fd45 	bl	8006170 <HAL_ADC_Init>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d001      	beq.n	80046f0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80046ec:	f000 fce2 	bl	80050b4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80046f0:	2300      	movs	r3, #0
 80046f2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80046f4:	f107 031c 	add.w	r3, r7, #28
 80046f8:	4619      	mov	r1, r3
 80046fa:	4812      	ldr	r0, [pc, #72]	@ (8004744 <MX_ADC1_Init+0xec>)
 80046fc:	f002 ff3a 	bl	8007574 <HAL_ADCEx_MultiModeConfigChannel>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004706:	f000 fcd5 	bl	80050b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800470a:	4b10      	ldr	r3, [pc, #64]	@ (800474c <MX_ADC1_Init+0xf4>)
 800470c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800470e:	2306      	movs	r3, #6
 8004710:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8004712:	2300      	movs	r3, #0
 8004714:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004716:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800471a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800471c:	2304      	movs	r3, #4
 800471e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8004720:	2300      	movs	r3, #0
 8004722:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8004724:	2300      	movs	r3, #0
 8004726:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004728:	463b      	mov	r3, r7
 800472a:	4619      	mov	r1, r3
 800472c:	4805      	ldr	r0, [pc, #20]	@ (8004744 <MX_ADC1_Init+0xec>)
 800472e:	f002 f8c1 	bl	80068b4 <HAL_ADC_ConfigChannel>
 8004732:	4603      	mov	r3, r0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d001      	beq.n	800473c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8004738:	f000 fcbc 	bl	80050b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800473c:	bf00      	nop
 800473e:	3728      	adds	r7, #40	@ 0x28
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	24006220 	.word	0x24006220
 8004748:	40022000 	.word	0x40022000
 800474c:	2a000400 	.word	0x2a000400

08004750 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004754:	4b1b      	ldr	r3, [pc, #108]	@ (80047c4 <MX_I2C1_Init+0x74>)
 8004756:	4a1c      	ldr	r2, [pc, #112]	@ (80047c8 <MX_I2C1_Init+0x78>)
 8004758:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00909BEB;
 800475a:	4b1a      	ldr	r3, [pc, #104]	@ (80047c4 <MX_I2C1_Init+0x74>)
 800475c:	4a1b      	ldr	r2, [pc, #108]	@ (80047cc <MX_I2C1_Init+0x7c>)
 800475e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004760:	4b18      	ldr	r3, [pc, #96]	@ (80047c4 <MX_I2C1_Init+0x74>)
 8004762:	2200      	movs	r2, #0
 8004764:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004766:	4b17      	ldr	r3, [pc, #92]	@ (80047c4 <MX_I2C1_Init+0x74>)
 8004768:	2201      	movs	r2, #1
 800476a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800476c:	4b15      	ldr	r3, [pc, #84]	@ (80047c4 <MX_I2C1_Init+0x74>)
 800476e:	2200      	movs	r2, #0
 8004770:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004772:	4b14      	ldr	r3, [pc, #80]	@ (80047c4 <MX_I2C1_Init+0x74>)
 8004774:	2200      	movs	r2, #0
 8004776:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004778:	4b12      	ldr	r3, [pc, #72]	@ (80047c4 <MX_I2C1_Init+0x74>)
 800477a:	2200      	movs	r2, #0
 800477c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800477e:	4b11      	ldr	r3, [pc, #68]	@ (80047c4 <MX_I2C1_Init+0x74>)
 8004780:	2200      	movs	r2, #0
 8004782:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004784:	4b0f      	ldr	r3, [pc, #60]	@ (80047c4 <MX_I2C1_Init+0x74>)
 8004786:	2200      	movs	r2, #0
 8004788:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800478a:	480e      	ldr	r0, [pc, #56]	@ (80047c4 <MX_I2C1_Init+0x74>)
 800478c:	f005 fd2e 	bl	800a1ec <HAL_I2C_Init>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d001      	beq.n	800479a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004796:	f000 fc8d 	bl	80050b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800479a:	2100      	movs	r1, #0
 800479c:	4809      	ldr	r0, [pc, #36]	@ (80047c4 <MX_I2C1_Init+0x74>)
 800479e:	f006 fb7b 	bl	800ae98 <HAL_I2CEx_ConfigAnalogFilter>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d001      	beq.n	80047ac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80047a8:	f000 fc84 	bl	80050b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80047ac:	2100      	movs	r1, #0
 80047ae:	4805      	ldr	r0, [pc, #20]	@ (80047c4 <MX_I2C1_Init+0x74>)
 80047b0:	f006 fbbd 	bl	800af2e <HAL_I2CEx_ConfigDigitalFilter>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d001      	beq.n	80047be <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80047ba:	f000 fc7b 	bl	80050b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80047be:	bf00      	nop
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	24006284 	.word	0x24006284
 80047c8:	40005400 	.word	0x40005400
 80047cc:	00909beb 	.word	0x00909beb

080047d0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80047d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004844 <MX_I2C2_Init+0x74>)
 80047d6:	4a1c      	ldr	r2, [pc, #112]	@ (8004848 <MX_I2C2_Init+0x78>)
 80047d8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00909BEB;
 80047da:	4b1a      	ldr	r3, [pc, #104]	@ (8004844 <MX_I2C2_Init+0x74>)
 80047dc:	4a1b      	ldr	r2, [pc, #108]	@ (800484c <MX_I2C2_Init+0x7c>)
 80047de:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80047e0:	4b18      	ldr	r3, [pc, #96]	@ (8004844 <MX_I2C2_Init+0x74>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80047e6:	4b17      	ldr	r3, [pc, #92]	@ (8004844 <MX_I2C2_Init+0x74>)
 80047e8:	2201      	movs	r2, #1
 80047ea:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80047ec:	4b15      	ldr	r3, [pc, #84]	@ (8004844 <MX_I2C2_Init+0x74>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80047f2:	4b14      	ldr	r3, [pc, #80]	@ (8004844 <MX_I2C2_Init+0x74>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80047f8:	4b12      	ldr	r3, [pc, #72]	@ (8004844 <MX_I2C2_Init+0x74>)
 80047fa:	2200      	movs	r2, #0
 80047fc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80047fe:	4b11      	ldr	r3, [pc, #68]	@ (8004844 <MX_I2C2_Init+0x74>)
 8004800:	2200      	movs	r2, #0
 8004802:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004804:	4b0f      	ldr	r3, [pc, #60]	@ (8004844 <MX_I2C2_Init+0x74>)
 8004806:	2200      	movs	r2, #0
 8004808:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800480a:	480e      	ldr	r0, [pc, #56]	@ (8004844 <MX_I2C2_Init+0x74>)
 800480c:	f005 fcee 	bl	800a1ec <HAL_I2C_Init>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d001      	beq.n	800481a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8004816:	f000 fc4d 	bl	80050b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800481a:	2100      	movs	r1, #0
 800481c:	4809      	ldr	r0, [pc, #36]	@ (8004844 <MX_I2C2_Init+0x74>)
 800481e:	f006 fb3b 	bl	800ae98 <HAL_I2CEx_ConfigAnalogFilter>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d001      	beq.n	800482c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8004828:	f000 fc44 	bl	80050b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800482c:	2100      	movs	r1, #0
 800482e:	4805      	ldr	r0, [pc, #20]	@ (8004844 <MX_I2C2_Init+0x74>)
 8004830:	f006 fb7d 	bl	800af2e <HAL_I2CEx_ConfigDigitalFilter>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800483a:	f000 fc3b 	bl	80050b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800483e:	bf00      	nop
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	240062d8 	.word	0x240062d8
 8004848:	40005800 	.word	0x40005800
 800484c:	00909beb 	.word	0x00909beb

08004850 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b09a      	sub	sp, #104	@ 0x68
 8004854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004856:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800485a:	2200      	movs	r2, #0
 800485c:	601a      	str	r2, [r3, #0]
 800485e:	605a      	str	r2, [r3, #4]
 8004860:	609a      	str	r2, [r3, #8]
 8004862:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004864:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004868:	2200      	movs	r2, #0
 800486a:	601a      	str	r2, [r3, #0]
 800486c:	605a      	str	r2, [r3, #4]
 800486e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004870:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004874:	2200      	movs	r2, #0
 8004876:	601a      	str	r2, [r3, #0]
 8004878:	605a      	str	r2, [r3, #4]
 800487a:	609a      	str	r2, [r3, #8]
 800487c:	60da      	str	r2, [r3, #12]
 800487e:	611a      	str	r2, [r3, #16]
 8004880:	615a      	str	r2, [r3, #20]
 8004882:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004884:	1d3b      	adds	r3, r7, #4
 8004886:	222c      	movs	r2, #44	@ 0x2c
 8004888:	2100      	movs	r1, #0
 800488a:	4618      	mov	r0, r3
 800488c:	f00f fe32 	bl	80144f4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004890:	4b61      	ldr	r3, [pc, #388]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 8004892:	4a62      	ldr	r2, [pc, #392]	@ (8004a1c <MX_TIM1_Init+0x1cc>)
 8004894:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 8004896:	4b60      	ldr	r3, [pc, #384]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 8004898:	224f      	movs	r2, #79	@ 0x4f
 800489a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800489c:	4b5e      	ldr	r3, [pc, #376]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 800489e:	2200      	movs	r2, #0
 80048a0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80048a2:	4b5d      	ldr	r3, [pc, #372]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 80048a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048a8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048aa:	4b5b      	ldr	r3, [pc, #364]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80048b0:	4b59      	ldr	r3, [pc, #356]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 80048b2:	2200      	movs	r2, #0
 80048b4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048b6:	4b58      	ldr	r3, [pc, #352]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 80048b8:	2200      	movs	r2, #0
 80048ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80048bc:	4856      	ldr	r0, [pc, #344]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 80048be:	f00a f8a1 	bl	800ea04 <HAL_TIM_Base_Init>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80048c8:	f000 fbf4 	bl	80050b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80048cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048d0:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80048d2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80048d6:	4619      	mov	r1, r3
 80048d8:	484f      	ldr	r0, [pc, #316]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 80048da:	f00a fff5 	bl	800f8c8 <HAL_TIM_ConfigClockSource>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d001      	beq.n	80048e8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80048e4:	f000 fbe6 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80048e8:	484b      	ldr	r0, [pc, #300]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 80048ea:	f00a f953 	bl	800eb94 <HAL_TIM_OC_Init>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d001      	beq.n	80048f8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80048f4:	f000 fbde 	bl	80050b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80048f8:	2300      	movs	r3, #0
 80048fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80048fc:	2300      	movs	r3, #0
 80048fe:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004900:	2300      	movs	r3, #0
 8004902:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004904:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004908:	4619      	mov	r1, r3
 800490a:	4843      	ldr	r0, [pc, #268]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 800490c:	f00b fe9a 	bl	8010644 <HAL_TIMEx_MasterConfigSynchronization>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8004916:	f000 fbcd 	bl	80050b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800491a:	2300      	movs	r3, #0
 800491c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800491e:	2300      	movs	r3, #0
 8004920:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004922:	2300      	movs	r3, #0
 8004924:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004926:	2300      	movs	r3, #0
 8004928:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800492a:	2300      	movs	r3, #0
 800492c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800492e:	2300      	movs	r3, #0
 8004930:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004932:	2300      	movs	r3, #0
 8004934:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004936:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800493a:	2200      	movs	r2, #0
 800493c:	4619      	mov	r1, r3
 800493e:	4836      	ldr	r0, [pc, #216]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 8004940:	f00a feac 	bl	800f69c <HAL_TIM_OC_ConfigChannel>
 8004944:	4603      	mov	r3, r0
 8004946:	2b00      	cmp	r3, #0
 8004948:	d001      	beq.n	800494e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800494a:	f000 fbb3 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800494e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004952:	2204      	movs	r2, #4
 8004954:	4619      	mov	r1, r3
 8004956:	4830      	ldr	r0, [pc, #192]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 8004958:	f00a fea0 	bl	800f69c <HAL_TIM_OC_ConfigChannel>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d001      	beq.n	8004966 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8004962:	f000 fba7 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004966:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800496a:	2208      	movs	r2, #8
 800496c:	4619      	mov	r1, r3
 800496e:	482a      	ldr	r0, [pc, #168]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 8004970:	f00a fe94 	bl	800f69c <HAL_TIM_OC_ConfigChannel>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 800497a:	f000 fb9b 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800497e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004982:	220c      	movs	r2, #12
 8004984:	4619      	mov	r1, r3
 8004986:	4824      	ldr	r0, [pc, #144]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 8004988:	f00a fe88 	bl	800f69c <HAL_TIM_OC_ConfigChannel>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d001      	beq.n	8004996 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8004992:	f000 fb8f 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8004996:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800499a:	2210      	movs	r2, #16
 800499c:	4619      	mov	r1, r3
 800499e:	481e      	ldr	r0, [pc, #120]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 80049a0:	f00a fe7c 	bl	800f69c <HAL_TIM_OC_ConfigChannel>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <MX_TIM1_Init+0x15e>
  {
    Error_Handler();
 80049aa:	f000 fb83 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_6) != HAL_OK)
 80049ae:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80049b2:	2214      	movs	r2, #20
 80049b4:	4619      	mov	r1, r3
 80049b6:	4818      	ldr	r0, [pc, #96]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 80049b8:	f00a fe70 	bl	800f69c <HAL_TIM_OC_ConfigChannel>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <MX_TIM1_Init+0x176>
  {
    Error_Handler();
 80049c2:	f000 fb77 	bl	80050b4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80049c6:	2300      	movs	r3, #0
 80049c8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80049ca:	2300      	movs	r3, #0
 80049cc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80049ce:	2300      	movs	r3, #0
 80049d0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80049d2:	2300      	movs	r3, #0
 80049d4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80049d6:	2300      	movs	r3, #0
 80049d8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80049da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80049de:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80049e0:	2300      	movs	r3, #0
 80049e2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80049e4:	2300      	movs	r3, #0
 80049e6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80049e8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049ec:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80049ee:	2300      	movs	r3, #0
 80049f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80049f2:	2300      	movs	r3, #0
 80049f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80049f6:	1d3b      	adds	r3, r7, #4
 80049f8:	4619      	mov	r1, r3
 80049fa:	4807      	ldr	r0, [pc, #28]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 80049fc:	f00b feb0 	bl	8010760 <HAL_TIMEx_ConfigBreakDeadTime>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d001      	beq.n	8004a0a <MX_TIM1_Init+0x1ba>
  {
    Error_Handler();
 8004a06:	f000 fb55 	bl	80050b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004a0a:	4803      	ldr	r0, [pc, #12]	@ (8004a18 <MX_TIM1_Init+0x1c8>)
 8004a0c:	f000 fd08 	bl	8005420 <HAL_TIM_MspPostInit>

}
 8004a10:	bf00      	nop
 8004a12:	3768      	adds	r7, #104	@ 0x68
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	2400632c 	.word	0x2400632c
 8004a1c:	40010000 	.word	0x40010000

08004a20 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b08e      	sub	sp, #56	@ 0x38
 8004a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004a26:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	601a      	str	r2, [r3, #0]
 8004a2e:	605a      	str	r2, [r3, #4]
 8004a30:	609a      	str	r2, [r3, #8]
 8004a32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a34:	f107 031c 	add.w	r3, r7, #28
 8004a38:	2200      	movs	r2, #0
 8004a3a:	601a      	str	r2, [r3, #0]
 8004a3c:	605a      	str	r2, [r3, #4]
 8004a3e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004a40:	463b      	mov	r3, r7
 8004a42:	2200      	movs	r2, #0
 8004a44:	601a      	str	r2, [r3, #0]
 8004a46:	605a      	str	r2, [r3, #4]
 8004a48:	609a      	str	r2, [r3, #8]
 8004a4a:	60da      	str	r2, [r3, #12]
 8004a4c:	611a      	str	r2, [r3, #16]
 8004a4e:	615a      	str	r2, [r3, #20]
 8004a50:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004a52:	4b3d      	ldr	r3, [pc, #244]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004a54:	4a3d      	ldr	r2, [pc, #244]	@ (8004b4c <MX_TIM4_Init+0x12c>)
 8004a56:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 8004a58:	4b3b      	ldr	r3, [pc, #236]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004a5a:	224f      	movs	r2, #79	@ 0x4f
 8004a5c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a5e:	4b3a      	ldr	r3, [pc, #232]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004a64:	4b38      	ldr	r3, [pc, #224]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004a66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004a6a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a6c:	4b36      	ldr	r3, [pc, #216]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004a6e:	2200      	movs	r2, #0
 8004a70:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a72:	4b35      	ldr	r3, [pc, #212]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004a78:	4833      	ldr	r0, [pc, #204]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004a7a:	f009 ffc3 	bl	800ea04 <HAL_TIM_Base_Init>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d001      	beq.n	8004a88 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8004a84:	f000 fb16 	bl	80050b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004a8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004a92:	4619      	mov	r1, r3
 8004a94:	482c      	ldr	r0, [pc, #176]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004a96:	f00a ff17 	bl	800f8c8 <HAL_TIM_ConfigClockSource>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d001      	beq.n	8004aa4 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8004aa0:	f000 fb08 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8004aa4:	4828      	ldr	r0, [pc, #160]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004aa6:	f00a f875 	bl	800eb94 <HAL_TIM_OC_Init>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d001      	beq.n	8004ab4 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8004ab0:	f000 fb00 	bl	80050b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004abc:	f107 031c 	add.w	r3, r7, #28
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	4821      	ldr	r0, [pc, #132]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004ac4:	f00b fdbe 	bl	8010644 <HAL_TIMEx_MasterConfigSynchronization>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d001      	beq.n	8004ad2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8004ace:	f000 faf1 	bl	80050b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004ada:	2300      	movs	r3, #0
 8004adc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004ae2:	463b      	mov	r3, r7
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	4817      	ldr	r0, [pc, #92]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004aea:	f00a fdd7 	bl	800f69c <HAL_TIM_OC_ConfigChannel>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d001      	beq.n	8004af8 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8004af4:	f000 fade 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004af8:	463b      	mov	r3, r7
 8004afa:	2204      	movs	r2, #4
 8004afc:	4619      	mov	r1, r3
 8004afe:	4812      	ldr	r0, [pc, #72]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004b00:	f00a fdcc 	bl	800f69c <HAL_TIM_OC_ConfigChannel>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d001      	beq.n	8004b0e <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 8004b0a:	f000 fad3 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004b0e:	463b      	mov	r3, r7
 8004b10:	2208      	movs	r2, #8
 8004b12:	4619      	mov	r1, r3
 8004b14:	480c      	ldr	r0, [pc, #48]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004b16:	f00a fdc1 	bl	800f69c <HAL_TIM_OC_ConfigChannel>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d001      	beq.n	8004b24 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 8004b20:	f000 fac8 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004b24:	463b      	mov	r3, r7
 8004b26:	220c      	movs	r2, #12
 8004b28:	4619      	mov	r1, r3
 8004b2a:	4807      	ldr	r0, [pc, #28]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004b2c:	f00a fdb6 	bl	800f69c <HAL_TIM_OC_ConfigChannel>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d001      	beq.n	8004b3a <MX_TIM4_Init+0x11a>
  {
    Error_Handler();
 8004b36:	f000 fabd 	bl	80050b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004b3a:	4803      	ldr	r0, [pc, #12]	@ (8004b48 <MX_TIM4_Init+0x128>)
 8004b3c:	f000 fc70 	bl	8005420 <HAL_TIM_MspPostInit>

}
 8004b40:	bf00      	nop
 8004b42:	3738      	adds	r7, #56	@ 0x38
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	24006378 	.word	0x24006378
 8004b4c:	40000800 	.word	0x40000800

08004b50 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b092      	sub	sp, #72	@ 0x48
 8004b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004b56:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	601a      	str	r2, [r3, #0]
 8004b5e:	605a      	str	r2, [r3, #4]
 8004b60:	609a      	str	r2, [r3, #8]
 8004b62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b64:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004b68:	2200      	movs	r2, #0
 8004b6a:	601a      	str	r2, [r3, #0]
 8004b6c:	605a      	str	r2, [r3, #4]
 8004b6e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004b70:	f107 031c 	add.w	r3, r7, #28
 8004b74:	2200      	movs	r2, #0
 8004b76:	601a      	str	r2, [r3, #0]
 8004b78:	605a      	str	r2, [r3, #4]
 8004b7a:	609a      	str	r2, [r3, #8]
 8004b7c:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004b7e:	463b      	mov	r3, r7
 8004b80:	2200      	movs	r2, #0
 8004b82:	601a      	str	r2, [r3, #0]
 8004b84:	605a      	str	r2, [r3, #4]
 8004b86:	609a      	str	r2, [r3, #8]
 8004b88:	60da      	str	r2, [r3, #12]
 8004b8a:	611a      	str	r2, [r3, #16]
 8004b8c:	615a      	str	r2, [r3, #20]
 8004b8e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8004b90:	4b44      	ldr	r3, [pc, #272]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004b92:	4a45      	ldr	r2, [pc, #276]	@ (8004ca8 <MX_TIM5_Init+0x158>)
 8004b94:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 79;
 8004b96:	4b43      	ldr	r3, [pc, #268]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004b98:	224f      	movs	r2, #79	@ 0x4f
 8004b9a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b9c:	4b41      	ldr	r3, [pc, #260]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFFFFFF;
 8004ba2:	4b40      	ldr	r3, [pc, #256]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ba8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004baa:	4b3e      	ldr	r3, [pc, #248]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004bac:	2200      	movs	r2, #0
 8004bae:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004bb0:	4b3c      	ldr	r3, [pc, #240]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004bb6:	483b      	ldr	r0, [pc, #236]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004bb8:	f009 ff24 	bl	800ea04 <HAL_TIM_Base_Init>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d001      	beq.n	8004bc6 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8004bc2:	f000 fa77 	bl	80050b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004bc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004bca:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004bcc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	4834      	ldr	r0, [pc, #208]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004bd4:	f00a fe78 	bl	800f8c8 <HAL_TIM_ConfigClockSource>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d001      	beq.n	8004be2 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8004bde:	f000 fa69 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8004be2:	4830      	ldr	r0, [pc, #192]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004be4:	f00a faa0 	bl	800f128 <HAL_TIM_IC_Init>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d001      	beq.n	8004bf2 <MX_TIM5_Init+0xa2>
  {
    Error_Handler();
 8004bee:	f000 fa61 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8004bf2:	482c      	ldr	r0, [pc, #176]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004bf4:	f009 ffce 	bl	800eb94 <HAL_TIM_OC_Init>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8004bfe:	f000 fa59 	bl	80050b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c02:	2300      	movs	r3, #0
 8004c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c06:	2300      	movs	r3, #0
 8004c08:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004c0a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004c0e:	4619      	mov	r1, r3
 8004c10:	4824      	ldr	r0, [pc, #144]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004c12:	f00b fd17 	bl	8010644 <HAL_TIMEx_MasterConfigSynchronization>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d001      	beq.n	8004c20 <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 8004c1c:	f000 fa4a 	bl	80050b4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004c20:	2300      	movs	r3, #0
 8004c22:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004c24:	2301      	movs	r3, #1
 8004c26:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigIC.ICFilter = 0;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8004c30:	f107 031c 	add.w	r3, r7, #28
 8004c34:	2200      	movs	r2, #0
 8004c36:	4619      	mov	r1, r3
 8004c38:	481a      	ldr	r0, [pc, #104]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004c3a:	f00a fda9 	bl	800f790 <HAL_TIM_IC_ConfigChannel>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d001      	beq.n	8004c48 <MX_TIM5_Init+0xf8>
  {
    Error_Handler();
 8004c44:	f000 fa36 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8004c48:	f107 031c 	add.w	r3, r7, #28
 8004c4c:	2204      	movs	r2, #4
 8004c4e:	4619      	mov	r1, r3
 8004c50:	4814      	ldr	r0, [pc, #80]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004c52:	f00a fd9d 	bl	800f790 <HAL_TIM_IC_ConfigChannel>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d001      	beq.n	8004c60 <MX_TIM5_Init+0x110>
  {
    Error_Handler();
 8004c5c:	f000 fa2a 	bl	80050b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8004c60:	2300      	movs	r3, #0
 8004c62:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004c64:	2300      	movs	r3, #0
 8004c66:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004c70:	463b      	mov	r3, r7
 8004c72:	2208      	movs	r2, #8
 8004c74:	4619      	mov	r1, r3
 8004c76:	480b      	ldr	r0, [pc, #44]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004c78:	f00a fd10 	bl	800f69c <HAL_TIM_OC_ConfigChannel>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d001      	beq.n	8004c86 <MX_TIM5_Init+0x136>
  {
    Error_Handler();
 8004c82:	f000 fa17 	bl	80050b4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004c86:	463b      	mov	r3, r7
 8004c88:	220c      	movs	r2, #12
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	4805      	ldr	r0, [pc, #20]	@ (8004ca4 <MX_TIM5_Init+0x154>)
 8004c8e:	f00a fd05 	bl	800f69c <HAL_TIM_OC_ConfigChannel>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d001      	beq.n	8004c9c <MX_TIM5_Init+0x14c>
  {
    Error_Handler();
 8004c98:	f000 fa0c 	bl	80050b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8004c9c:	bf00      	nop
 8004c9e:	3748      	adds	r7, #72	@ 0x48
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	240063c4 	.word	0x240063c4
 8004ca8:	40000c00 	.word	0x40000c00

08004cac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004cb0:	4b22      	ldr	r3, [pc, #136]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004cb2:	4a23      	ldr	r2, [pc, #140]	@ (8004d40 <MX_USART1_UART_Init+0x94>)
 8004cb4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 8004cb6:	4b21      	ldr	r3, [pc, #132]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004cb8:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8004cbc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004cc4:	4b1d      	ldr	r3, [pc, #116]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004cca:	4b1c      	ldr	r3, [pc, #112]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004ccc:	2200      	movs	r2, #0
 8004cce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004cd2:	220c      	movs	r2, #12
 8004cd4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004cd6:	4b19      	ldr	r3, [pc, #100]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004cdc:	4b17      	ldr	r3, [pc, #92]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004ce2:	4b16      	ldr	r3, [pc, #88]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004ce8:	4b14      	ldr	r3, [pc, #80]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004cea:	2200      	movs	r2, #0
 8004cec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004cee:	4b13      	ldr	r3, [pc, #76]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004cf4:	4811      	ldr	r0, [pc, #68]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004cf6:	f00b fdcf 	bl	8010898 <HAL_UART_Init>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d001      	beq.n	8004d04 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004d00:	f000 f9d8 	bl	80050b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004d04:	2100      	movs	r1, #0
 8004d06:	480d      	ldr	r0, [pc, #52]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004d08:	f00e fb71 	bl	80133ee <HAL_UARTEx_SetTxFifoThreshold>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004d12:	f000 f9cf 	bl	80050b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004d16:	2100      	movs	r1, #0
 8004d18:	4808      	ldr	r0, [pc, #32]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004d1a:	f00e fba6 	bl	801346a <HAL_UARTEx_SetRxFifoThreshold>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004d24:	f000 f9c6 	bl	80050b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004d28:	4804      	ldr	r0, [pc, #16]	@ (8004d3c <MX_USART1_UART_Init+0x90>)
 8004d2a:	f00e fb27 	bl	801337c <HAL_UARTEx_DisableFifoMode>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004d34:	f000 f9be 	bl	80050b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004d38:	bf00      	nop
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	24006410 	.word	0x24006410
 8004d40:	40011000 	.word	0x40011000

08004d44 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004d48:	4b22      	ldr	r3, [pc, #136]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004d4a:	4a23      	ldr	r2, [pc, #140]	@ (8004dd8 <MX_USART3_UART_Init+0x94>)
 8004d4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004d4e:	4b21      	ldr	r3, [pc, #132]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004d50:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004d54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004d56:	4b1f      	ldr	r3, [pc, #124]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004d58:	2200      	movs	r2, #0
 8004d5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004d62:	4b1c      	ldr	r3, [pc, #112]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004d64:	2200      	movs	r2, #0
 8004d66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004d68:	4b1a      	ldr	r3, [pc, #104]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004d6a:	220c      	movs	r2, #12
 8004d6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d6e:	4b19      	ldr	r3, [pc, #100]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004d70:	2200      	movs	r2, #0
 8004d72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d74:	4b17      	ldr	r3, [pc, #92]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004d76:	2200      	movs	r2, #0
 8004d78:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004d7a:	4b16      	ldr	r3, [pc, #88]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004d80:	4b14      	ldr	r3, [pc, #80]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004d86:	4b13      	ldr	r3, [pc, #76]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004d8c:	4811      	ldr	r0, [pc, #68]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004d8e:	f00b fd83 	bl	8010898 <HAL_UART_Init>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d001      	beq.n	8004d9c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004d98:	f000 f98c 	bl	80050b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004d9c:	2100      	movs	r1, #0
 8004d9e:	480d      	ldr	r0, [pc, #52]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004da0:	f00e fb25 	bl	80133ee <HAL_UARTEx_SetTxFifoThreshold>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d001      	beq.n	8004dae <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8004daa:	f000 f983 	bl	80050b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004dae:	2100      	movs	r1, #0
 8004db0:	4808      	ldr	r0, [pc, #32]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004db2:	f00e fb5a 	bl	801346a <HAL_UARTEx_SetRxFifoThreshold>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d001      	beq.n	8004dc0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8004dbc:	f000 f97a 	bl	80050b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004dc0:	4804      	ldr	r0, [pc, #16]	@ (8004dd4 <MX_USART3_UART_Init+0x90>)
 8004dc2:	f00e fadb 	bl	801337c <HAL_UARTEx_DisableFifoMode>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d001      	beq.n	8004dd0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8004dcc:	f000 f972 	bl	80050b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004dd0:	bf00      	nop
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	240064a4 	.word	0x240064a4
 8004dd8:	40004800 	.word	0x40004800

08004ddc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b082      	sub	sp, #8
 8004de0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004de2:	4b11      	ldr	r3, [pc, #68]	@ (8004e28 <MX_DMA_Init+0x4c>)
 8004de4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004de8:	4a0f      	ldr	r2, [pc, #60]	@ (8004e28 <MX_DMA_Init+0x4c>)
 8004dea:	f043 0301 	orr.w	r3, r3, #1
 8004dee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004df2:	4b0d      	ldr	r3, [pc, #52]	@ (8004e28 <MX_DMA_Init+0x4c>)
 8004df4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004df8:	f003 0301 	and.w	r3, r3, #1
 8004dfc:	607b      	str	r3, [r7, #4]
 8004dfe:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8004e00:	2200      	movs	r2, #0
 8004e02:	2100      	movs	r1, #0
 8004e04:	200b      	movs	r0, #11
 8004e06:	f002 fd6e 	bl	80078e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8004e0a:	200b      	movs	r0, #11
 8004e0c:	f002 fd85 	bl	800791a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8004e10:	2200      	movs	r2, #0
 8004e12:	2100      	movs	r1, #0
 8004e14:	200c      	movs	r0, #12
 8004e16:	f002 fd66 	bl	80078e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8004e1a:	200c      	movs	r0, #12
 8004e1c:	f002 fd7d 	bl	800791a <HAL_NVIC_EnableIRQ>

}
 8004e20:	bf00      	nop
 8004e22:	3708      	adds	r7, #8
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	58024400 	.word	0x58024400

08004e2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b087      	sub	sp, #28
 8004e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e32:	4b28      	ldr	r3, [pc, #160]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004e34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e38:	4a26      	ldr	r2, [pc, #152]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004e3a:	f043 0304 	orr.w	r3, r3, #4
 8004e3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004e42:	4b24      	ldr	r3, [pc, #144]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004e44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e48:	f003 0304 	and.w	r3, r3, #4
 8004e4c:	617b      	str	r3, [r7, #20]
 8004e4e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e50:	4b20      	ldr	r3, [pc, #128]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004e52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e56:	4a1f      	ldr	r2, [pc, #124]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004e58:	f043 0301 	orr.w	r3, r3, #1
 8004e5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004e60:	4b1c      	ldr	r3, [pc, #112]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004e62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	613b      	str	r3, [r7, #16]
 8004e6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004e6e:	4b19      	ldr	r3, [pc, #100]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004e70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e74:	4a17      	ldr	r2, [pc, #92]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004e76:	f043 0310 	orr.w	r3, r3, #16
 8004e7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004e7e:	4b15      	ldr	r3, [pc, #84]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004e80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e84:	f003 0310 	and.w	r3, r3, #16
 8004e88:	60fb      	str	r3, [r7, #12]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e8c:	4b11      	ldr	r3, [pc, #68]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004e8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e92:	4a10      	ldr	r2, [pc, #64]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004e94:	f043 0302 	orr.w	r3, r3, #2
 8004e98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004e9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ea2:	f003 0302 	and.w	r3, r3, #2
 8004ea6:	60bb      	str	r3, [r7, #8]
 8004ea8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004eac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004eb0:	4a08      	ldr	r2, [pc, #32]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004eb2:	f043 0308 	orr.w	r3, r3, #8
 8004eb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004eba:	4b06      	ldr	r3, [pc, #24]	@ (8004ed4 <MX_GPIO_Init+0xa8>)
 8004ebc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ec0:	f003 0308 	and.w	r3, r3, #8
 8004ec4:	607b      	str	r3, [r7, #4]
 8004ec6:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004ec8:	bf00      	nop
 8004eca:	371c      	adds	r7, #28
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr
 8004ed4:	58024400 	.word	0x58024400

08004ed8 <TIM1_Init_Config>:

/* USER CODE BEGIN 4 */

void TIM1_Init_Config(void) {
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8004edc:	4b1d      	ldr	r3, [pc, #116]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8004ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8004eec:	4b19      	ldr	r3, [pc, #100]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8004ef4:	4b17      	ldr	r3, [pc, #92]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	641a      	str	r2, [r3, #64]	@ 0x40

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_5,
 8004efc:	4b15      	ldr	r3, [pc, #84]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f02:	4b14      	ldr	r3, [pc, #80]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	320a      	adds	r2, #10
 8004f08:	659a      	str	r2, [r3, #88]	@ 0x58
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_5);
 8004f0a:	2110      	movs	r1, #16
 8004f0c:	4811      	ldr	r0, [pc, #68]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004f0e:	f009 ffb1 	bl	800ee74 <HAL_TIM_OC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_6,
 8004f12:	4b10      	ldr	r3, [pc, #64]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f18:	4b0e      	ldr	r3, [pc, #56]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	320a      	adds	r2, #10
 8004f1e:	65da      	str	r2, [r3, #92]	@ 0x5c
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_6);
 8004f20:	2114      	movs	r1, #20
 8004f22:	480c      	ldr	r0, [pc, #48]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004f24:	f009 ffa6 	bl	800ee74 <HAL_TIM_OC_Start_IT>

	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 8004f28:	2100      	movs	r1, #0
 8004f2a:	480a      	ldr	r0, [pc, #40]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004f2c:	f009 fe94 	bl	800ec58 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_2);
 8004f30:	2104      	movs	r1, #4
 8004f32:	4808      	ldr	r0, [pc, #32]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004f34:	f009 fe90 	bl	800ec58 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_3);
 8004f38:	2108      	movs	r1, #8
 8004f3a:	4806      	ldr	r0, [pc, #24]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004f3c:	f009 fe8c 	bl	800ec58 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_4);
 8004f40:	210c      	movs	r1, #12
 8004f42:	4804      	ldr	r0, [pc, #16]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004f44:	f009 fe88 	bl	800ec58 <HAL_TIM_OC_Start>

	HAL_TIM_Base_Start(&htim1);
 8004f48:	4802      	ldr	r0, [pc, #8]	@ (8004f54 <TIM1_Init_Config+0x7c>)
 8004f4a:	f009 fdb3 	bl	800eab4 <HAL_TIM_Base_Start>
}
 8004f4e:	bf00      	nop
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	2400632c 	.word	0x2400632c

08004f58 <TIM4_Init_Config>:

void TIM4_Init_Config(void) {
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8004f5c:	4b12      	ldr	r3, [pc, #72]	@ (8004fa8 <TIM4_Init_Config+0x50>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2200      	movs	r2, #0
 8004f62:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 8004f64:	4b10      	ldr	r3, [pc, #64]	@ (8004fa8 <TIM4_Init_Config+0x50>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8004f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8004fa8 <TIM4_Init_Config+0x50>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2200      	movs	r2, #0
 8004f72:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8004f74:	4b0c      	ldr	r3, [pc, #48]	@ (8004fa8 <TIM4_Init_Config+0x50>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	641a      	str	r2, [r3, #64]	@ 0x40

	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_1);
 8004f7c:	2100      	movs	r1, #0
 8004f7e:	480a      	ldr	r0, [pc, #40]	@ (8004fa8 <TIM4_Init_Config+0x50>)
 8004f80:	f009 fe6a 	bl	800ec58 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_2);
 8004f84:	2104      	movs	r1, #4
 8004f86:	4808      	ldr	r0, [pc, #32]	@ (8004fa8 <TIM4_Init_Config+0x50>)
 8004f88:	f009 fe66 	bl	800ec58 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_3);
 8004f8c:	2108      	movs	r1, #8
 8004f8e:	4806      	ldr	r0, [pc, #24]	@ (8004fa8 <TIM4_Init_Config+0x50>)
 8004f90:	f009 fe62 	bl	800ec58 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_4);
 8004f94:	210c      	movs	r1, #12
 8004f96:	4804      	ldr	r0, [pc, #16]	@ (8004fa8 <TIM4_Init_Config+0x50>)
 8004f98:	f009 fe5e 	bl	800ec58 <HAL_TIM_OC_Start>

	HAL_TIM_Base_Start(&htim4);
 8004f9c:	4802      	ldr	r0, [pc, #8]	@ (8004fa8 <TIM4_Init_Config+0x50>)
 8004f9e:	f009 fd89 	bl	800eab4 <HAL_TIM_Base_Start>
}
 8004fa2:	bf00      	nop
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	24006378 	.word	0x24006378

08004fac <TIM5_Init_Config>:

void TIM5_Init_Config(void) {
 8004fac:	b580      	push	{r7, lr}
 8004fae:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8004fb0:	2100      	movs	r1, #0
 8004fb2:	480c      	ldr	r0, [pc, #48]	@ (8004fe4 <TIM5_Init_Config+0x38>)
 8004fb4:	f00a f91a 	bl	800f1ec <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 8004fb8:	2104      	movs	r1, #4
 8004fba:	480a      	ldr	r0, [pc, #40]	@ (8004fe4 <TIM5_Init_Config+0x38>)
 8004fbc:	f00a f916 	bl	800f1ec <HAL_TIM_IC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3,
 8004fc0:	4b08      	ldr	r3, [pc, #32]	@ (8004fe4 <TIM5_Init_Config+0x38>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fc6:	4b07      	ldr	r3, [pc, #28]	@ (8004fe4 <TIM5_Init_Config+0x38>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	320a      	adds	r2, #10
 8004fcc:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_GET_COUNTER(&htim5) + 10); //__HAL_TIM_GET_COUNTER(&htim5) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_3);
 8004fce:	2108      	movs	r1, #8
 8004fd0:	4804      	ldr	r0, [pc, #16]	@ (8004fe4 <TIM5_Init_Config+0x38>)
 8004fd2:	f009 ff4f 	bl	800ee74 <HAL_TIM_OC_Start_IT>

	HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_4);
 8004fd6:	210c      	movs	r1, #12
 8004fd8:	4802      	ldr	r0, [pc, #8]	@ (8004fe4 <TIM5_Init_Config+0x38>)
 8004fda:	f009 ff4b 	bl	800ee74 <HAL_TIM_OC_Start_IT>
}
 8004fde:	bf00      	nop
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	240063c4 	.word	0x240063c4

08004fe8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a04      	ldr	r2, [pc, #16]	@ (8005008 <HAL_UART_RxCpltCallback+0x20>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d101      	bne.n	8004ffe <HAL_UART_RxCpltCallback+0x16>
		PROTOCOL_RX_Callback();
 8004ffa:	f7fd fc5f 	bl	80028bc <PROTOCOL_RX_Callback>
	}
}
 8004ffe:	bf00      	nop
 8005000:	3708      	adds	r7, #8
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	40011000 	.word	0x40011000

0800500c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a04      	ldr	r2, [pc, #16]	@ (800502c <HAL_UART_TxCpltCallback+0x20>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d101      	bne.n	8005022 <HAL_UART_TxCpltCallback+0x16>
		PROTOCOL_TX_Callback();
 800501e:	f7fd fc7b 	bl	8002918 <PROTOCOL_TX_Callback>
	}
}
 8005022:	bf00      	nop
 8005024:	3708      	adds	r7, #8
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	40011000 	.word	0x40011000

08005030 <_write>:

int _write(int file, char *ptr, int len) {
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 1000);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	b29a      	uxth	r2, r3
 8005040:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005044:	68b9      	ldr	r1, [r7, #8]
 8005046:	4804      	ldr	r0, [pc, #16]	@ (8005058 <_write+0x28>)
 8005048:	f00b fc76 	bl	8010938 <HAL_UART_Transmit>
	return len;
 800504c:	687b      	ldr	r3, [r7, #4]
}
 800504e:	4618      	mov	r0, r3
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	240064a4 	.word	0x240064a4

0800505c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8005062:	463b      	mov	r3, r7
 8005064:	2200      	movs	r2, #0
 8005066:	601a      	str	r2, [r3, #0]
 8005068:	605a      	str	r2, [r3, #4]
 800506a:	609a      	str	r2, [r3, #8]
 800506c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800506e:	f002 fc6f 	bl	8007950 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8005072:	2301      	movs	r3, #1
 8005074:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8005076:	2300      	movs	r3, #0
 8005078:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800507a:	2300      	movs	r3, #0
 800507c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800507e:	231f      	movs	r3, #31
 8005080:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8005082:	2387      	movs	r3, #135	@ 0x87
 8005084:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8005086:	2300      	movs	r3, #0
 8005088:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800508a:	2300      	movs	r3, #0
 800508c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800508e:	2301      	movs	r3, #1
 8005090:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8005092:	2301      	movs	r3, #1
 8005094:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8005096:	2300      	movs	r3, #0
 8005098:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800509a:	2300      	movs	r3, #0
 800509c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800509e:	463b      	mov	r3, r7
 80050a0:	4618      	mov	r0, r3
 80050a2:	f002 fc8d 	bl	80079c0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80050a6:	2004      	movs	r0, #4
 80050a8:	f002 fc6a 	bl	8007980 <HAL_MPU_Enable>

}
 80050ac:	bf00      	nop
 80050ae:	3710      	adds	r7, #16
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}

080050b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80050b8:	b672      	cpsid	i
}
 80050ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80050bc:	bf00      	nop
 80050be:	e7fd      	b.n	80050bc <Error_Handler+0x8>

080050c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050c6:	4b0a      	ldr	r3, [pc, #40]	@ (80050f0 <HAL_MspInit+0x30>)
 80050c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80050cc:	4a08      	ldr	r2, [pc, #32]	@ (80050f0 <HAL_MspInit+0x30>)
 80050ce:	f043 0302 	orr.w	r3, r3, #2
 80050d2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80050d6:	4b06      	ldr	r3, [pc, #24]	@ (80050f0 <HAL_MspInit+0x30>)
 80050d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80050dc:	f003 0302 	and.w	r3, r3, #2
 80050e0:	607b      	str	r3, [r7, #4]
 80050e2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80050e4:	bf00      	nop
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr
 80050f0:	58024400 	.word	0x58024400

080050f4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b08a      	sub	sp, #40	@ 0x28
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050fc:	f107 0314 	add.w	r3, r7, #20
 8005100:	2200      	movs	r2, #0
 8005102:	601a      	str	r2, [r3, #0]
 8005104:	605a      	str	r2, [r3, #4]
 8005106:	609a      	str	r2, [r3, #8]
 8005108:	60da      	str	r2, [r3, #12]
 800510a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a18      	ldr	r2, [pc, #96]	@ (8005174 <HAL_ADC_MspInit+0x80>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d129      	bne.n	800516a <HAL_ADC_MspInit+0x76>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8005116:	4b18      	ldr	r3, [pc, #96]	@ (8005178 <HAL_ADC_MspInit+0x84>)
 8005118:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800511c:	4a16      	ldr	r2, [pc, #88]	@ (8005178 <HAL_ADC_MspInit+0x84>)
 800511e:	f043 0320 	orr.w	r3, r3, #32
 8005122:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005126:	4b14      	ldr	r3, [pc, #80]	@ (8005178 <HAL_ADC_MspInit+0x84>)
 8005128:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800512c:	f003 0320 	and.w	r3, r3, #32
 8005130:	613b      	str	r3, [r7, #16]
 8005132:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005134:	4b10      	ldr	r3, [pc, #64]	@ (8005178 <HAL_ADC_MspInit+0x84>)
 8005136:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800513a:	4a0f      	ldr	r2, [pc, #60]	@ (8005178 <HAL_ADC_MspInit+0x84>)
 800513c:	f043 0304 	orr.w	r3, r3, #4
 8005140:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005144:	4b0c      	ldr	r3, [pc, #48]	@ (8005178 <HAL_ADC_MspInit+0x84>)
 8005146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800514a:	f003 0304 	and.w	r3, r3, #4
 800514e:	60fb      	str	r3, [r7, #12]
 8005150:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = Bat_Voltage_Pin;
 8005152:	2301      	movs	r3, #1
 8005154:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005156:	2303      	movs	r3, #3
 8005158:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800515a:	2300      	movs	r3, #0
 800515c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Bat_Voltage_GPIO_Port, &GPIO_InitStruct);
 800515e:	f107 0314 	add.w	r3, r7, #20
 8005162:	4619      	mov	r1, r3
 8005164:	4805      	ldr	r0, [pc, #20]	@ (800517c <HAL_ADC_MspInit+0x88>)
 8005166:	f004 fe91 	bl	8009e8c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800516a:	bf00      	nop
 800516c:	3728      	adds	r7, #40	@ 0x28
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	40022000 	.word	0x40022000
 8005178:	58024400 	.word	0x58024400
 800517c:	58020800 	.word	0x58020800

08005180 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b0bc      	sub	sp, #240	@ 0xf0
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005188:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800518c:	2200      	movs	r2, #0
 800518e:	601a      	str	r2, [r3, #0]
 8005190:	605a      	str	r2, [r3, #4]
 8005192:	609a      	str	r2, [r3, #8]
 8005194:	60da      	str	r2, [r3, #12]
 8005196:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005198:	f107 0318 	add.w	r3, r7, #24
 800519c:	22c0      	movs	r2, #192	@ 0xc0
 800519e:	2100      	movs	r1, #0
 80051a0:	4618      	mov	r0, r3
 80051a2:	f00f f9a7 	bl	80144f4 <memset>
  if(hi2c->Instance==I2C1)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a4d      	ldr	r2, [pc, #308]	@ (80052e0 <HAL_I2C_MspInit+0x160>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d146      	bne.n	800523e <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80051b0:	f04f 0208 	mov.w	r2, #8
 80051b4:	f04f 0300 	mov.w	r3, #0
 80051b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80051bc:	2300      	movs	r3, #0
 80051be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80051c2:	f107 0318 	add.w	r3, r7, #24
 80051c6:	4618      	mov	r0, r3
 80051c8:	f006 ff1e 	bl	800c008 <HAL_RCCEx_PeriphCLKConfig>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d001      	beq.n	80051d6 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80051d2:	f7ff ff6f 	bl	80050b4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051d6:	4b43      	ldr	r3, [pc, #268]	@ (80052e4 <HAL_I2C_MspInit+0x164>)
 80051d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051dc:	4a41      	ldr	r2, [pc, #260]	@ (80052e4 <HAL_I2C_MspInit+0x164>)
 80051de:	f043 0302 	orr.w	r3, r3, #2
 80051e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80051e6:	4b3f      	ldr	r3, [pc, #252]	@ (80052e4 <HAL_I2C_MspInit+0x164>)
 80051e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051ec:	f003 0302 	and.w	r3, r3, #2
 80051f0:	617b      	str	r3, [r7, #20]
 80051f2:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80051f4:	23c0      	movs	r3, #192	@ 0xc0
 80051f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80051fa:	2312      	movs	r3, #18
 80051fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005200:	2300      	movs	r3, #0
 8005202:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005206:	2300      	movs	r3, #0
 8005208:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800520c:	2304      	movs	r3, #4
 800520e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005212:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8005216:	4619      	mov	r1, r3
 8005218:	4833      	ldr	r0, [pc, #204]	@ (80052e8 <HAL_I2C_MspInit+0x168>)
 800521a:	f004 fe37 	bl	8009e8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800521e:	4b31      	ldr	r3, [pc, #196]	@ (80052e4 <HAL_I2C_MspInit+0x164>)
 8005220:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005224:	4a2f      	ldr	r2, [pc, #188]	@ (80052e4 <HAL_I2C_MspInit+0x164>)
 8005226:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800522a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800522e:	4b2d      	ldr	r3, [pc, #180]	@ (80052e4 <HAL_I2C_MspInit+0x164>)
 8005230:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005234:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005238:	613b      	str	r3, [r7, #16]
 800523a:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 800523c:	e04b      	b.n	80052d6 <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a2a      	ldr	r2, [pc, #168]	@ (80052ec <HAL_I2C_MspInit+0x16c>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d146      	bne.n	80052d6 <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8005248:	f04f 0208 	mov.w	r2, #8
 800524c:	f04f 0300 	mov.w	r3, #0
 8005250:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8005254:	2300      	movs	r3, #0
 8005256:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800525a:	f107 0318 	add.w	r3, r7, #24
 800525e:	4618      	mov	r0, r3
 8005260:	f006 fed2 	bl	800c008 <HAL_RCCEx_PeriphCLKConfig>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d001      	beq.n	800526e <HAL_I2C_MspInit+0xee>
      Error_Handler();
 800526a:	f7ff ff23 	bl	80050b4 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800526e:	4b1d      	ldr	r3, [pc, #116]	@ (80052e4 <HAL_I2C_MspInit+0x164>)
 8005270:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005274:	4a1b      	ldr	r2, [pc, #108]	@ (80052e4 <HAL_I2C_MspInit+0x164>)
 8005276:	f043 0302 	orr.w	r3, r3, #2
 800527a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800527e:	4b19      	ldr	r3, [pc, #100]	@ (80052e4 <HAL_I2C_MspInit+0x164>)
 8005280:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005284:	f003 0302 	and.w	r3, r3, #2
 8005288:	60fb      	str	r3, [r7, #12]
 800528a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800528c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005290:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005294:	2312      	movs	r3, #18
 8005296:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800529a:	2300      	movs	r3, #0
 800529c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052a0:	2300      	movs	r3, #0
 80052a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80052a6:	2304      	movs	r3, #4
 80052a8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052ac:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80052b0:	4619      	mov	r1, r3
 80052b2:	480d      	ldr	r0, [pc, #52]	@ (80052e8 <HAL_I2C_MspInit+0x168>)
 80052b4:	f004 fdea 	bl	8009e8c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80052b8:	4b0a      	ldr	r3, [pc, #40]	@ (80052e4 <HAL_I2C_MspInit+0x164>)
 80052ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052be:	4a09      	ldr	r2, [pc, #36]	@ (80052e4 <HAL_I2C_MspInit+0x164>)
 80052c0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80052c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80052c8:	4b06      	ldr	r3, [pc, #24]	@ (80052e4 <HAL_I2C_MspInit+0x164>)
 80052ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052d2:	60bb      	str	r3, [r7, #8]
 80052d4:	68bb      	ldr	r3, [r7, #8]
}
 80052d6:	bf00      	nop
 80052d8:	37f0      	adds	r7, #240	@ 0xf0
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	40005400 	.word	0x40005400
 80052e4:	58024400 	.word	0x58024400
 80052e8:	58020400 	.word	0x58020400
 80052ec:	40005800 	.word	0x40005800

080052f0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b08c      	sub	sp, #48	@ 0x30
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052f8:	f107 031c 	add.w	r3, r7, #28
 80052fc:	2200      	movs	r2, #0
 80052fe:	601a      	str	r2, [r3, #0]
 8005300:	605a      	str	r2, [r3, #4]
 8005302:	609a      	str	r2, [r3, #8]
 8005304:	60da      	str	r2, [r3, #12]
 8005306:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a3f      	ldr	r2, [pc, #252]	@ (800540c <HAL_TIM_Base_MspInit+0x11c>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d11f      	bne.n	8005352 <HAL_TIM_Base_MspInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005312:	4b3f      	ldr	r3, [pc, #252]	@ (8005410 <HAL_TIM_Base_MspInit+0x120>)
 8005314:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005318:	4a3d      	ldr	r2, [pc, #244]	@ (8005410 <HAL_TIM_Base_MspInit+0x120>)
 800531a:	f043 0301 	orr.w	r3, r3, #1
 800531e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005322:	4b3b      	ldr	r3, [pc, #236]	@ (8005410 <HAL_TIM_Base_MspInit+0x120>)
 8005324:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005328:	f003 0301 	and.w	r3, r3, #1
 800532c:	61bb      	str	r3, [r7, #24]
 800532e:	69bb      	ldr	r3, [r7, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8005330:	2200      	movs	r2, #0
 8005332:	2100      	movs	r1, #0
 8005334:	2019      	movs	r0, #25
 8005336:	f002 fad6 	bl	80078e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800533a:	2019      	movs	r0, #25
 800533c:	f002 faed 	bl	800791a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8005340:	2200      	movs	r2, #0
 8005342:	2100      	movs	r1, #0
 8005344:	201b      	movs	r0, #27
 8005346:	f002 face 	bl	80078e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800534a:	201b      	movs	r0, #27
 800534c:	f002 fae5 	bl	800791a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8005350:	e057      	b.n	8005402 <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM4)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a2f      	ldr	r2, [pc, #188]	@ (8005414 <HAL_TIM_Base_MspInit+0x124>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d117      	bne.n	800538c <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800535c:	4b2c      	ldr	r3, [pc, #176]	@ (8005410 <HAL_TIM_Base_MspInit+0x120>)
 800535e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005362:	4a2b      	ldr	r2, [pc, #172]	@ (8005410 <HAL_TIM_Base_MspInit+0x120>)
 8005364:	f043 0304 	orr.w	r3, r3, #4
 8005368:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800536c:	4b28      	ldr	r3, [pc, #160]	@ (8005410 <HAL_TIM_Base_MspInit+0x120>)
 800536e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005372:	f003 0304 	and.w	r3, r3, #4
 8005376:	617b      	str	r3, [r7, #20]
 8005378:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800537a:	2200      	movs	r2, #0
 800537c:	2100      	movs	r1, #0
 800537e:	201e      	movs	r0, #30
 8005380:	f002 fab1 	bl	80078e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005384:	201e      	movs	r0, #30
 8005386:	f002 fac8 	bl	800791a <HAL_NVIC_EnableIRQ>
}
 800538a:	e03a      	b.n	8005402 <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM5)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a21      	ldr	r2, [pc, #132]	@ (8005418 <HAL_TIM_Base_MspInit+0x128>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d135      	bne.n	8005402 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005396:	4b1e      	ldr	r3, [pc, #120]	@ (8005410 <HAL_TIM_Base_MspInit+0x120>)
 8005398:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800539c:	4a1c      	ldr	r2, [pc, #112]	@ (8005410 <HAL_TIM_Base_MspInit+0x120>)
 800539e:	f043 0308 	orr.w	r3, r3, #8
 80053a2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80053a6:	4b1a      	ldr	r3, [pc, #104]	@ (8005410 <HAL_TIM_Base_MspInit+0x120>)
 80053a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053ac:	f003 0308 	and.w	r3, r3, #8
 80053b0:	613b      	str	r3, [r7, #16]
 80053b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053b4:	4b16      	ldr	r3, [pc, #88]	@ (8005410 <HAL_TIM_Base_MspInit+0x120>)
 80053b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053ba:	4a15      	ldr	r2, [pc, #84]	@ (8005410 <HAL_TIM_Base_MspInit+0x120>)
 80053bc:	f043 0301 	orr.w	r3, r3, #1
 80053c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80053c4:	4b12      	ldr	r3, [pc, #72]	@ (8005410 <HAL_TIM_Base_MspInit+0x120>)
 80053c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	60fb      	str	r3, [r7, #12]
 80053d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CKP_Pin|CMP_Pin;
 80053d2:	2303      	movs	r3, #3
 80053d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053d6:	2302      	movs	r3, #2
 80053d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053da:	2300      	movs	r3, #0
 80053dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053de:	2300      	movs	r3, #0
 80053e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80053e2:	2302      	movs	r3, #2
 80053e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053e6:	f107 031c 	add.w	r3, r7, #28
 80053ea:	4619      	mov	r1, r3
 80053ec:	480b      	ldr	r0, [pc, #44]	@ (800541c <HAL_TIM_Base_MspInit+0x12c>)
 80053ee:	f004 fd4d 	bl	8009e8c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80053f2:	2200      	movs	r2, #0
 80053f4:	2100      	movs	r1, #0
 80053f6:	2032      	movs	r0, #50	@ 0x32
 80053f8:	f002 fa75 	bl	80078e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80053fc:	2032      	movs	r0, #50	@ 0x32
 80053fe:	f002 fa8c 	bl	800791a <HAL_NVIC_EnableIRQ>
}
 8005402:	bf00      	nop
 8005404:	3730      	adds	r7, #48	@ 0x30
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	40010000 	.word	0x40010000
 8005410:	58024400 	.word	0x58024400
 8005414:	40000800 	.word	0x40000800
 8005418:	40000c00 	.word	0x40000c00
 800541c:	58020000 	.word	0x58020000

08005420 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b08a      	sub	sp, #40	@ 0x28
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005428:	f107 0314 	add.w	r3, r7, #20
 800542c:	2200      	movs	r2, #0
 800542e:	601a      	str	r2, [r3, #0]
 8005430:	605a      	str	r2, [r3, #4]
 8005432:	609a      	str	r2, [r3, #8]
 8005434:	60da      	str	r2, [r3, #12]
 8005436:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a26      	ldr	r2, [pc, #152]	@ (80054d8 <HAL_TIM_MspPostInit+0xb8>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d120      	bne.n	8005484 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005442:	4b26      	ldr	r3, [pc, #152]	@ (80054dc <HAL_TIM_MspPostInit+0xbc>)
 8005444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005448:	4a24      	ldr	r2, [pc, #144]	@ (80054dc <HAL_TIM_MspPostInit+0xbc>)
 800544a:	f043 0310 	orr.w	r3, r3, #16
 800544e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005452:	4b22      	ldr	r3, [pc, #136]	@ (80054dc <HAL_TIM_MspPostInit+0xbc>)
 8005454:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005458:	f003 0310 	and.w	r3, r3, #16
 800545c:	613b      	str	r3, [r7, #16]
 800545e:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Injector_1_Pin|Injector_2_Pin|Injector_3_Pin|Injector_4_Pin;
 8005460:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8005464:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005466:	2302      	movs	r3, #2
 8005468:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800546a:	2300      	movs	r3, #0
 800546c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800546e:	2300      	movs	r3, #0
 8005470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005472:	2301      	movs	r3, #1
 8005474:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005476:	f107 0314 	add.w	r3, r7, #20
 800547a:	4619      	mov	r1, r3
 800547c:	4818      	ldr	r0, [pc, #96]	@ (80054e0 <HAL_TIM_MspPostInit+0xc0>)
 800547e:	f004 fd05 	bl	8009e8c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005482:	e024      	b.n	80054ce <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a16      	ldr	r2, [pc, #88]	@ (80054e4 <HAL_TIM_MspPostInit+0xc4>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d11f      	bne.n	80054ce <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800548e:	4b13      	ldr	r3, [pc, #76]	@ (80054dc <HAL_TIM_MspPostInit+0xbc>)
 8005490:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005494:	4a11      	ldr	r2, [pc, #68]	@ (80054dc <HAL_TIM_MspPostInit+0xbc>)
 8005496:	f043 0308 	orr.w	r3, r3, #8
 800549a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800549e:	4b0f      	ldr	r3, [pc, #60]	@ (80054dc <HAL_TIM_MspPostInit+0xbc>)
 80054a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054a4:	f003 0308 	and.w	r3, r3, #8
 80054a8:	60fb      	str	r3, [r7, #12]
 80054aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Input_Ig_1_Pin|Input_Ig_2_Pin|Input_Ig_3_Pin|Input_Ig_4_Pin;
 80054ac:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80054b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054b2:	2302      	movs	r3, #2
 80054b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054b6:	2300      	movs	r3, #0
 80054b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054ba:	2300      	movs	r3, #0
 80054bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80054be:	2302      	movs	r3, #2
 80054c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80054c2:	f107 0314 	add.w	r3, r7, #20
 80054c6:	4619      	mov	r1, r3
 80054c8:	4807      	ldr	r0, [pc, #28]	@ (80054e8 <HAL_TIM_MspPostInit+0xc8>)
 80054ca:	f004 fcdf 	bl	8009e8c <HAL_GPIO_Init>
}
 80054ce:	bf00      	nop
 80054d0:	3728      	adds	r7, #40	@ 0x28
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}
 80054d6:	bf00      	nop
 80054d8:	40010000 	.word	0x40010000
 80054dc:	58024400 	.word	0x58024400
 80054e0:	58021000 	.word	0x58021000
 80054e4:	40000800 	.word	0x40000800
 80054e8:	58020c00 	.word	0x58020c00

080054ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b0bc      	sub	sp, #240	@ 0xf0
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054f4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80054f8:	2200      	movs	r2, #0
 80054fa:	601a      	str	r2, [r3, #0]
 80054fc:	605a      	str	r2, [r3, #4]
 80054fe:	609a      	str	r2, [r3, #8]
 8005500:	60da      	str	r2, [r3, #12]
 8005502:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005504:	f107 0318 	add.w	r3, r7, #24
 8005508:	22c0      	movs	r2, #192	@ 0xc0
 800550a:	2100      	movs	r1, #0
 800550c:	4618      	mov	r0, r3
 800550e:	f00e fff1 	bl	80144f4 <memset>
  if(huart->Instance==USART1)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a77      	ldr	r2, [pc, #476]	@ (80056f4 <HAL_UART_MspInit+0x208>)
 8005518:	4293      	cmp	r3, r2
 800551a:	f040 809a 	bne.w	8005652 <HAL_UART_MspInit+0x166>
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800551e:	4b76      	ldr	r3, [pc, #472]	@ (80056f8 <HAL_UART_MspInit+0x20c>)
 8005520:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005524:	4a74      	ldr	r2, [pc, #464]	@ (80056f8 <HAL_UART_MspInit+0x20c>)
 8005526:	f043 0310 	orr.w	r3, r3, #16
 800552a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800552e:	4b72      	ldr	r3, [pc, #456]	@ (80056f8 <HAL_UART_MspInit+0x20c>)
 8005530:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005534:	f003 0310 	and.w	r3, r3, #16
 8005538:	617b      	str	r3, [r7, #20]
 800553a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800553c:	4b6e      	ldr	r3, [pc, #440]	@ (80056f8 <HAL_UART_MspInit+0x20c>)
 800553e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005542:	4a6d      	ldr	r2, [pc, #436]	@ (80056f8 <HAL_UART_MspInit+0x20c>)
 8005544:	f043 0302 	orr.w	r3, r3, #2
 8005548:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800554c:	4b6a      	ldr	r3, [pc, #424]	@ (80056f8 <HAL_UART_MspInit+0x20c>)
 800554e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005552:	f003 0302 	and.w	r3, r3, #2
 8005556:	613b      	str	r3, [r7, #16]
 8005558:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800555a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800555e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005562:	2302      	movs	r3, #2
 8005564:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005568:	2300      	movs	r3, #0
 800556a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800556e:	2300      	movs	r3, #0
 8005570:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8005574:	2304      	movs	r3, #4
 8005576:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800557a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800557e:	4619      	mov	r1, r3
 8005580:	485e      	ldr	r0, [pc, #376]	@ (80056fc <HAL_UART_MspInit+0x210>)
 8005582:	f004 fc83 	bl	8009e8c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Stream0;
 8005586:	4b5e      	ldr	r3, [pc, #376]	@ (8005700 <HAL_UART_MspInit+0x214>)
 8005588:	4a5e      	ldr	r2, [pc, #376]	@ (8005704 <HAL_UART_MspInit+0x218>)
 800558a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800558c:	4b5c      	ldr	r3, [pc, #368]	@ (8005700 <HAL_UART_MspInit+0x214>)
 800558e:	2229      	movs	r2, #41	@ 0x29
 8005590:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005592:	4b5b      	ldr	r3, [pc, #364]	@ (8005700 <HAL_UART_MspInit+0x214>)
 8005594:	2200      	movs	r2, #0
 8005596:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005598:	4b59      	ldr	r3, [pc, #356]	@ (8005700 <HAL_UART_MspInit+0x214>)
 800559a:	2200      	movs	r2, #0
 800559c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800559e:	4b58      	ldr	r3, [pc, #352]	@ (8005700 <HAL_UART_MspInit+0x214>)
 80055a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80055a4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80055a6:	4b56      	ldr	r3, [pc, #344]	@ (8005700 <HAL_UART_MspInit+0x214>)
 80055a8:	2200      	movs	r2, #0
 80055aa:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80055ac:	4b54      	ldr	r3, [pc, #336]	@ (8005700 <HAL_UART_MspInit+0x214>)
 80055ae:	2200      	movs	r2, #0
 80055b0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80055b2:	4b53      	ldr	r3, [pc, #332]	@ (8005700 <HAL_UART_MspInit+0x214>)
 80055b4:	2200      	movs	r2, #0
 80055b6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80055b8:	4b51      	ldr	r3, [pc, #324]	@ (8005700 <HAL_UART_MspInit+0x214>)
 80055ba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80055be:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80055c0:	4b4f      	ldr	r3, [pc, #316]	@ (8005700 <HAL_UART_MspInit+0x214>)
 80055c2:	2200      	movs	r2, #0
 80055c4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80055c6:	484e      	ldr	r0, [pc, #312]	@ (8005700 <HAL_UART_MspInit+0x214>)
 80055c8:	f002 fa3a 	bl	8007a40 <HAL_DMA_Init>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d001      	beq.n	80055d6 <HAL_UART_MspInit+0xea>
    {
      Error_Handler();
 80055d2:	f7ff fd6f 	bl	80050b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a49      	ldr	r2, [pc, #292]	@ (8005700 <HAL_UART_MspInit+0x214>)
 80055da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80055de:	4a48      	ldr	r2, [pc, #288]	@ (8005700 <HAL_UART_MspInit+0x214>)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Stream1;
 80055e4:	4b48      	ldr	r3, [pc, #288]	@ (8005708 <HAL_UART_MspInit+0x21c>)
 80055e6:	4a49      	ldr	r2, [pc, #292]	@ (800570c <HAL_UART_MspInit+0x220>)
 80055e8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80055ea:	4b47      	ldr	r3, [pc, #284]	@ (8005708 <HAL_UART_MspInit+0x21c>)
 80055ec:	222a      	movs	r2, #42	@ 0x2a
 80055ee:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80055f0:	4b45      	ldr	r3, [pc, #276]	@ (8005708 <HAL_UART_MspInit+0x21c>)
 80055f2:	2240      	movs	r2, #64	@ 0x40
 80055f4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055f6:	4b44      	ldr	r3, [pc, #272]	@ (8005708 <HAL_UART_MspInit+0x21c>)
 80055f8:	2200      	movs	r2, #0
 80055fa:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80055fc:	4b42      	ldr	r3, [pc, #264]	@ (8005708 <HAL_UART_MspInit+0x21c>)
 80055fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005602:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005604:	4b40      	ldr	r3, [pc, #256]	@ (8005708 <HAL_UART_MspInit+0x21c>)
 8005606:	2200      	movs	r2, #0
 8005608:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800560a:	4b3f      	ldr	r3, [pc, #252]	@ (8005708 <HAL_UART_MspInit+0x21c>)
 800560c:	2200      	movs	r2, #0
 800560e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8005610:	4b3d      	ldr	r3, [pc, #244]	@ (8005708 <HAL_UART_MspInit+0x21c>)
 8005612:	2200      	movs	r2, #0
 8005614:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005616:	4b3c      	ldr	r3, [pc, #240]	@ (8005708 <HAL_UART_MspInit+0x21c>)
 8005618:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800561c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800561e:	4b3a      	ldr	r3, [pc, #232]	@ (8005708 <HAL_UART_MspInit+0x21c>)
 8005620:	2200      	movs	r2, #0
 8005622:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8005624:	4838      	ldr	r0, [pc, #224]	@ (8005708 <HAL_UART_MspInit+0x21c>)
 8005626:	f002 fa0b 	bl	8007a40 <HAL_DMA_Init>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d001      	beq.n	8005634 <HAL_UART_MspInit+0x148>
    {
      Error_Handler();
 8005630:	f7ff fd40 	bl	80050b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4a34      	ldr	r2, [pc, #208]	@ (8005708 <HAL_UART_MspInit+0x21c>)
 8005638:	67da      	str	r2, [r3, #124]	@ 0x7c
 800563a:	4a33      	ldr	r2, [pc, #204]	@ (8005708 <HAL_UART_MspInit+0x21c>)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005640:	2200      	movs	r2, #0
 8005642:	2100      	movs	r1, #0
 8005644:	2025      	movs	r0, #37	@ 0x25
 8005646:	f002 f94e 	bl	80078e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800564a:	2025      	movs	r0, #37	@ 0x25
 800564c:	f002 f965 	bl	800791a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8005650:	e04b      	b.n	80056ea <HAL_UART_MspInit+0x1fe>
  else if(huart->Instance==USART3)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a2e      	ldr	r2, [pc, #184]	@ (8005710 <HAL_UART_MspInit+0x224>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d146      	bne.n	80056ea <HAL_UART_MspInit+0x1fe>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800565c:	f04f 0202 	mov.w	r2, #2
 8005660:	f04f 0300 	mov.w	r3, #0
 8005664:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005668:	2300      	movs	r3, #0
 800566a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800566e:	f107 0318 	add.w	r3, r7, #24
 8005672:	4618      	mov	r0, r3
 8005674:	f006 fcc8 	bl	800c008 <HAL_RCCEx_PeriphCLKConfig>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d001      	beq.n	8005682 <HAL_UART_MspInit+0x196>
      Error_Handler();
 800567e:	f7ff fd19 	bl	80050b4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005682:	4b1d      	ldr	r3, [pc, #116]	@ (80056f8 <HAL_UART_MspInit+0x20c>)
 8005684:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005688:	4a1b      	ldr	r2, [pc, #108]	@ (80056f8 <HAL_UART_MspInit+0x20c>)
 800568a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800568e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005692:	4b19      	ldr	r3, [pc, #100]	@ (80056f8 <HAL_UART_MspInit+0x20c>)
 8005694:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005698:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800569c:	60fb      	str	r3, [r7, #12]
 800569e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80056a0:	4b15      	ldr	r3, [pc, #84]	@ (80056f8 <HAL_UART_MspInit+0x20c>)
 80056a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056a6:	4a14      	ldr	r2, [pc, #80]	@ (80056f8 <HAL_UART_MspInit+0x20c>)
 80056a8:	f043 0308 	orr.w	r3, r3, #8
 80056ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80056b0:	4b11      	ldr	r3, [pc, #68]	@ (80056f8 <HAL_UART_MspInit+0x20c>)
 80056b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056b6:	f003 0308 	and.w	r3, r3, #8
 80056ba:	60bb      	str	r3, [r7, #8]
 80056bc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80056be:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80056c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056c6:	2302      	movs	r3, #2
 80056c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056cc:	2300      	movs	r3, #0
 80056ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056d2:	2300      	movs	r3, #0
 80056d4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80056d8:	2307      	movs	r3, #7
 80056da:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80056de:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80056e2:	4619      	mov	r1, r3
 80056e4:	480b      	ldr	r0, [pc, #44]	@ (8005714 <HAL_UART_MspInit+0x228>)
 80056e6:	f004 fbd1 	bl	8009e8c <HAL_GPIO_Init>
}
 80056ea:	bf00      	nop
 80056ec:	37f0      	adds	r7, #240	@ 0xf0
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	40011000 	.word	0x40011000
 80056f8:	58024400 	.word	0x58024400
 80056fc:	58020400 	.word	0x58020400
 8005700:	24006538 	.word	0x24006538
 8005704:	40020010 	.word	0x40020010
 8005708:	240065b0 	.word	0x240065b0
 800570c:	40020028 	.word	0x40020028
 8005710:	40004800 	.word	0x40004800
 8005714:	58020c00 	.word	0x58020c00

08005718 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005718:	b480      	push	{r7}
 800571a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800571c:	bf00      	nop
 800571e:	e7fd      	b.n	800571c <NMI_Handler+0x4>

08005720 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005720:	b480      	push	{r7}
 8005722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005724:	bf00      	nop
 8005726:	e7fd      	b.n	8005724 <HardFault_Handler+0x4>

08005728 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005728:	b480      	push	{r7}
 800572a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800572c:	bf00      	nop
 800572e:	e7fd      	b.n	800572c <MemManage_Handler+0x4>

08005730 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005730:	b480      	push	{r7}
 8005732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005734:	bf00      	nop
 8005736:	e7fd      	b.n	8005734 <BusFault_Handler+0x4>

08005738 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005738:	b480      	push	{r7}
 800573a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800573c:	bf00      	nop
 800573e:	e7fd      	b.n	800573c <UsageFault_Handler+0x4>

08005740 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005740:	b480      	push	{r7}
 8005742:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005744:	bf00      	nop
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr

0800574e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800574e:	b480      	push	{r7}
 8005750:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005752:	bf00      	nop
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800575c:	b480      	push	{r7}
 800575e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005760:	bf00      	nop
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr

0800576a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800576a:	b580      	push	{r7, lr}
 800576c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800576e:	f000 fa49 	bl	8005c04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005772:	bf00      	nop
 8005774:	bd80      	pop	{r7, pc}
	...

08005778 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800577c:	4802      	ldr	r0, [pc, #8]	@ (8005788 <DMA1_Stream0_IRQHandler+0x10>)
 800577e:	f003 fa1f 	bl	8008bc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8005782:	bf00      	nop
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	24006538 	.word	0x24006538

0800578c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005790:	4802      	ldr	r0, [pc, #8]	@ (800579c <DMA1_Stream1_IRQHandler+0x10>)
 8005792:	f003 fa15 	bl	8008bc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8005796:	bf00      	nop
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	240065b0 	.word	0x240065b0

080057a0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80057a4:	4802      	ldr	r0, [pc, #8]	@ (80057b0 <TIM1_UP_IRQHandler+0x10>)
 80057a6:	f009 fe71 	bl	800f48c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80057aa:	bf00      	nop
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	2400632c 	.word	0x2400632c

080057b4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80057b8:	4802      	ldr	r0, [pc, #8]	@ (80057c4 <TIM1_CC_IRQHandler+0x10>)
 80057ba:	f009 fe67 	bl	800f48c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80057be:	bf00      	nop
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	2400632c 	.word	0x2400632c

080057c8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80057cc:	4802      	ldr	r0, [pc, #8]	@ (80057d8 <TIM4_IRQHandler+0x10>)
 80057ce:	f009 fe5d 	bl	800f48c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80057d2:	bf00      	nop
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	24006378 	.word	0x24006378

080057dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80057e0:	4802      	ldr	r0, [pc, #8]	@ (80057ec <USART1_IRQHandler+0x10>)
 80057e2:	f00b fa17 	bl	8010c14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80057e6:	bf00      	nop
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	24006410 	.word	0x24006410

080057f0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80057f4:	4802      	ldr	r0, [pc, #8]	@ (8005800 <TIM5_IRQHandler+0x10>)
 80057f6:	f009 fe49 	bl	800f48c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80057fa:	bf00      	nop
 80057fc:	bd80      	pop	{r7, pc}
 80057fe:	bf00      	nop
 8005800:	240063c4 	.word	0x240063c4

08005804 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005804:	b480      	push	{r7}
 8005806:	af00      	add	r7, sp, #0
  return 1;
 8005808:	2301      	movs	r3, #1
}
 800580a:	4618      	mov	r0, r3
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <_kill>:

int _kill(int pid, int sig)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800581e:	f00e ff01 	bl	8014624 <__errno>
 8005822:	4603      	mov	r3, r0
 8005824:	2216      	movs	r2, #22
 8005826:	601a      	str	r2, [r3, #0]
  return -1;
 8005828:	f04f 33ff 	mov.w	r3, #4294967295
}
 800582c:	4618      	mov	r0, r3
 800582e:	3708      	adds	r7, #8
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <_exit>:

void _exit (int status)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800583c:	f04f 31ff 	mov.w	r1, #4294967295
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f7ff ffe7 	bl	8005814 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005846:	bf00      	nop
 8005848:	e7fd      	b.n	8005846 <_exit+0x12>

0800584a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800584a:	b580      	push	{r7, lr}
 800584c:	b086      	sub	sp, #24
 800584e:	af00      	add	r7, sp, #0
 8005850:	60f8      	str	r0, [r7, #12]
 8005852:	60b9      	str	r1, [r7, #8]
 8005854:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005856:	2300      	movs	r3, #0
 8005858:	617b      	str	r3, [r7, #20]
 800585a:	e00a      	b.n	8005872 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800585c:	f3af 8000 	nop.w
 8005860:	4601      	mov	r1, r0
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	1c5a      	adds	r2, r3, #1
 8005866:	60ba      	str	r2, [r7, #8]
 8005868:	b2ca      	uxtb	r2, r1
 800586a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	3301      	adds	r3, #1
 8005870:	617b      	str	r3, [r7, #20]
 8005872:	697a      	ldr	r2, [r7, #20]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	429a      	cmp	r2, r3
 8005878:	dbf0      	blt.n	800585c <_read+0x12>
  }

  return len;
 800587a:	687b      	ldr	r3, [r7, #4]
}
 800587c:	4618      	mov	r0, r3
 800587e:	3718      	adds	r7, #24
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}

08005884 <_close>:
  }
  return len;
}

int _close(int file)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800588c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005890:	4618      	mov	r0, r3
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800589c:	b480      	push	{r7}
 800589e:	b083      	sub	sp, #12
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80058ac:	605a      	str	r2, [r3, #4]
  return 0;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr

080058bc <_isatty>:

int _isatty(int file)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80058c4:	2301      	movs	r3, #1
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr

080058d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80058d2:	b480      	push	{r7}
 80058d4:	b085      	sub	sp, #20
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	60f8      	str	r0, [r7, #12]
 80058da:	60b9      	str	r1, [r7, #8]
 80058dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80058de:	2300      	movs	r3, #0
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3714      	adds	r7, #20
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr

080058ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80058f4:	4a14      	ldr	r2, [pc, #80]	@ (8005948 <_sbrk+0x5c>)
 80058f6:	4b15      	ldr	r3, [pc, #84]	@ (800594c <_sbrk+0x60>)
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005900:	4b13      	ldr	r3, [pc, #76]	@ (8005950 <_sbrk+0x64>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d102      	bne.n	800590e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005908:	4b11      	ldr	r3, [pc, #68]	@ (8005950 <_sbrk+0x64>)
 800590a:	4a12      	ldr	r2, [pc, #72]	@ (8005954 <_sbrk+0x68>)
 800590c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800590e:	4b10      	ldr	r3, [pc, #64]	@ (8005950 <_sbrk+0x64>)
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4413      	add	r3, r2
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	429a      	cmp	r2, r3
 800591a:	d207      	bcs.n	800592c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800591c:	f00e fe82 	bl	8014624 <__errno>
 8005920:	4603      	mov	r3, r0
 8005922:	220c      	movs	r2, #12
 8005924:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005926:	f04f 33ff 	mov.w	r3, #4294967295
 800592a:	e009      	b.n	8005940 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800592c:	4b08      	ldr	r3, [pc, #32]	@ (8005950 <_sbrk+0x64>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005932:	4b07      	ldr	r3, [pc, #28]	@ (8005950 <_sbrk+0x64>)
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4413      	add	r3, r2
 800593a:	4a05      	ldr	r2, [pc, #20]	@ (8005950 <_sbrk+0x64>)
 800593c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800593e:	68fb      	ldr	r3, [r7, #12]
}
 8005940:	4618      	mov	r0, r3
 8005942:	3718      	adds	r7, #24
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}
 8005948:	24080000 	.word	0x24080000
 800594c:	00000400 	.word	0x00000400
 8005950:	24006638 	.word	0x24006638
 8005954:	24006790 	.word	0x24006790

08005958 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005958:	b480      	push	{r7}
 800595a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800595c:	4b43      	ldr	r3, [pc, #268]	@ (8005a6c <SystemInit+0x114>)
 800595e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005962:	4a42      	ldr	r2, [pc, #264]	@ (8005a6c <SystemInit+0x114>)
 8005964:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005968:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800596c:	4b40      	ldr	r3, [pc, #256]	@ (8005a70 <SystemInit+0x118>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 030f 	and.w	r3, r3, #15
 8005974:	2b06      	cmp	r3, #6
 8005976:	d807      	bhi.n	8005988 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005978:	4b3d      	ldr	r3, [pc, #244]	@ (8005a70 <SystemInit+0x118>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f023 030f 	bic.w	r3, r3, #15
 8005980:	4a3b      	ldr	r2, [pc, #236]	@ (8005a70 <SystemInit+0x118>)
 8005982:	f043 0307 	orr.w	r3, r3, #7
 8005986:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005988:	4b3a      	ldr	r3, [pc, #232]	@ (8005a74 <SystemInit+0x11c>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a39      	ldr	r2, [pc, #228]	@ (8005a74 <SystemInit+0x11c>)
 800598e:	f043 0301 	orr.w	r3, r3, #1
 8005992:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005994:	4b37      	ldr	r3, [pc, #220]	@ (8005a74 <SystemInit+0x11c>)
 8005996:	2200      	movs	r2, #0
 8005998:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800599a:	4b36      	ldr	r3, [pc, #216]	@ (8005a74 <SystemInit+0x11c>)
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	4935      	ldr	r1, [pc, #212]	@ (8005a74 <SystemInit+0x11c>)
 80059a0:	4b35      	ldr	r3, [pc, #212]	@ (8005a78 <SystemInit+0x120>)
 80059a2:	4013      	ands	r3, r2
 80059a4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80059a6:	4b32      	ldr	r3, [pc, #200]	@ (8005a70 <SystemInit+0x118>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0308 	and.w	r3, r3, #8
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d007      	beq.n	80059c2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80059b2:	4b2f      	ldr	r3, [pc, #188]	@ (8005a70 <SystemInit+0x118>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f023 030f 	bic.w	r3, r3, #15
 80059ba:	4a2d      	ldr	r2, [pc, #180]	@ (8005a70 <SystemInit+0x118>)
 80059bc:	f043 0307 	orr.w	r3, r3, #7
 80059c0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80059c2:	4b2c      	ldr	r3, [pc, #176]	@ (8005a74 <SystemInit+0x11c>)
 80059c4:	2200      	movs	r2, #0
 80059c6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80059c8:	4b2a      	ldr	r3, [pc, #168]	@ (8005a74 <SystemInit+0x11c>)
 80059ca:	2200      	movs	r2, #0
 80059cc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80059ce:	4b29      	ldr	r3, [pc, #164]	@ (8005a74 <SystemInit+0x11c>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80059d4:	4b27      	ldr	r3, [pc, #156]	@ (8005a74 <SystemInit+0x11c>)
 80059d6:	4a29      	ldr	r2, [pc, #164]	@ (8005a7c <SystemInit+0x124>)
 80059d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80059da:	4b26      	ldr	r3, [pc, #152]	@ (8005a74 <SystemInit+0x11c>)
 80059dc:	4a28      	ldr	r2, [pc, #160]	@ (8005a80 <SystemInit+0x128>)
 80059de:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80059e0:	4b24      	ldr	r3, [pc, #144]	@ (8005a74 <SystemInit+0x11c>)
 80059e2:	4a28      	ldr	r2, [pc, #160]	@ (8005a84 <SystemInit+0x12c>)
 80059e4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80059e6:	4b23      	ldr	r3, [pc, #140]	@ (8005a74 <SystemInit+0x11c>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80059ec:	4b21      	ldr	r3, [pc, #132]	@ (8005a74 <SystemInit+0x11c>)
 80059ee:	4a25      	ldr	r2, [pc, #148]	@ (8005a84 <SystemInit+0x12c>)
 80059f0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80059f2:	4b20      	ldr	r3, [pc, #128]	@ (8005a74 <SystemInit+0x11c>)
 80059f4:	2200      	movs	r2, #0
 80059f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80059f8:	4b1e      	ldr	r3, [pc, #120]	@ (8005a74 <SystemInit+0x11c>)
 80059fa:	4a22      	ldr	r2, [pc, #136]	@ (8005a84 <SystemInit+0x12c>)
 80059fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80059fe:	4b1d      	ldr	r3, [pc, #116]	@ (8005a74 <SystemInit+0x11c>)
 8005a00:	2200      	movs	r2, #0
 8005a02:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005a04:	4b1b      	ldr	r3, [pc, #108]	@ (8005a74 <SystemInit+0x11c>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a1a      	ldr	r2, [pc, #104]	@ (8005a74 <SystemInit+0x11c>)
 8005a0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a0e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005a10:	4b18      	ldr	r3, [pc, #96]	@ (8005a74 <SystemInit+0x11c>)
 8005a12:	2200      	movs	r2, #0
 8005a14:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005a16:	4b1c      	ldr	r3, [pc, #112]	@ (8005a88 <SystemInit+0x130>)
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8005a8c <SystemInit+0x134>)
 8005a1c:	4013      	ands	r3, r2
 8005a1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a22:	d202      	bcs.n	8005a2a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8005a24:	4b1a      	ldr	r3, [pc, #104]	@ (8005a90 <SystemInit+0x138>)
 8005a26:	2201      	movs	r2, #1
 8005a28:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8005a2a:	4b12      	ldr	r3, [pc, #72]	@ (8005a74 <SystemInit+0x11c>)
 8005a2c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005a30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d113      	bne.n	8005a60 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005a38:	4b0e      	ldr	r3, [pc, #56]	@ (8005a74 <SystemInit+0x11c>)
 8005a3a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005a3e:	4a0d      	ldr	r2, [pc, #52]	@ (8005a74 <SystemInit+0x11c>)
 8005a40:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005a44:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005a48:	4b12      	ldr	r3, [pc, #72]	@ (8005a94 <SystemInit+0x13c>)
 8005a4a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8005a4e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005a50:	4b08      	ldr	r3, [pc, #32]	@ (8005a74 <SystemInit+0x11c>)
 8005a52:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005a56:	4a07      	ldr	r2, [pc, #28]	@ (8005a74 <SystemInit+0x11c>)
 8005a58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a5c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8005a60:	bf00      	nop
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
 8005a6a:	bf00      	nop
 8005a6c:	e000ed00 	.word	0xe000ed00
 8005a70:	52002000 	.word	0x52002000
 8005a74:	58024400 	.word	0x58024400
 8005a78:	eaf6ed7f 	.word	0xeaf6ed7f
 8005a7c:	02020200 	.word	0x02020200
 8005a80:	01ff0000 	.word	0x01ff0000
 8005a84:	01010280 	.word	0x01010280
 8005a88:	5c001000 	.word	0x5c001000
 8005a8c:	ffff0000 	.word	0xffff0000
 8005a90:	51008108 	.word	0x51008108
 8005a94:	52004000 	.word	0x52004000

08005a98 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8005a9c:	4b09      	ldr	r3, [pc, #36]	@ (8005ac4 <ExitRun0Mode+0x2c>)
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	4a08      	ldr	r2, [pc, #32]	@ (8005ac4 <ExitRun0Mode+0x2c>)
 8005aa2:	f043 0302 	orr.w	r3, r3, #2
 8005aa6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8005aa8:	bf00      	nop
 8005aaa:	4b06      	ldr	r3, [pc, #24]	@ (8005ac4 <ExitRun0Mode+0x2c>)
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d0f9      	beq.n	8005aaa <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8005ab6:	bf00      	nop
 8005ab8:	bf00      	nop
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	58024800 	.word	0x58024800

08005ac8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005ac8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005b04 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005acc:	f7ff ffe4 	bl	8005a98 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005ad0:	f7ff ff42 	bl	8005958 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005ad4:	480c      	ldr	r0, [pc, #48]	@ (8005b08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005ad6:	490d      	ldr	r1, [pc, #52]	@ (8005b0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005ad8:	4a0d      	ldr	r2, [pc, #52]	@ (8005b10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005adc:	e002      	b.n	8005ae4 <LoopCopyDataInit>

08005ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005ae2:	3304      	adds	r3, #4

08005ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005ae8:	d3f9      	bcc.n	8005ade <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005aea:	4a0a      	ldr	r2, [pc, #40]	@ (8005b14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005aec:	4c0a      	ldr	r4, [pc, #40]	@ (8005b18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005af0:	e001      	b.n	8005af6 <LoopFillZerobss>

08005af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005af4:	3204      	adds	r2, #4

08005af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005af8:	d3fb      	bcc.n	8005af2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005afa:	f00e fd99 	bl	8014630 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005afe:	f7fe fc03 	bl	8004308 <main>
  bx  lr
 8005b02:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005b04:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005b08:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005b0c:	24000218 	.word	0x24000218
  ldr r2, =_sidata
 8005b10:	08017750 	.word	0x08017750
  ldr r2, =_sbss
 8005b14:	24000218 	.word	0x24000218
  ldr r4, =_ebss
 8005b18:	2400678c 	.word	0x2400678c

08005b1c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005b1c:	e7fe      	b.n	8005b1c <ADC3_IRQHandler>
	...

08005b20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b082      	sub	sp, #8
 8005b24:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005b26:	2003      	movs	r0, #3
 8005b28:	f001 fed2 	bl	80078d0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005b2c:	f006 f896 	bl	800bc5c <HAL_RCC_GetSysClockFreq>
 8005b30:	4602      	mov	r2, r0
 8005b32:	4b15      	ldr	r3, [pc, #84]	@ (8005b88 <HAL_Init+0x68>)
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	0a1b      	lsrs	r3, r3, #8
 8005b38:	f003 030f 	and.w	r3, r3, #15
 8005b3c:	4913      	ldr	r1, [pc, #76]	@ (8005b8c <HAL_Init+0x6c>)
 8005b3e:	5ccb      	ldrb	r3, [r1, r3]
 8005b40:	f003 031f 	and.w	r3, r3, #31
 8005b44:	fa22 f303 	lsr.w	r3, r2, r3
 8005b48:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8005b88 <HAL_Init+0x68>)
 8005b4c:	699b      	ldr	r3, [r3, #24]
 8005b4e:	f003 030f 	and.w	r3, r3, #15
 8005b52:	4a0e      	ldr	r2, [pc, #56]	@ (8005b8c <HAL_Init+0x6c>)
 8005b54:	5cd3      	ldrb	r3, [r2, r3]
 8005b56:	f003 031f 	and.w	r3, r3, #31
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8005b60:	4a0b      	ldr	r2, [pc, #44]	@ (8005b90 <HAL_Init+0x70>)
 8005b62:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005b64:	4a0b      	ldr	r2, [pc, #44]	@ (8005b94 <HAL_Init+0x74>)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005b6a:	200f      	movs	r0, #15
 8005b6c:	f000 f814 	bl	8005b98 <HAL_InitTick>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e002      	b.n	8005b80 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005b7a:	f7ff faa1 	bl	80050c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3708      	adds	r7, #8
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	58024400 	.word	0x58024400
 8005b8c:	08017374 	.word	0x08017374
 8005b90:	24000044 	.word	0x24000044
 8005b94:	24000040 	.word	0x24000040

08005b98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b082      	sub	sp, #8
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005ba0:	4b15      	ldr	r3, [pc, #84]	@ (8005bf8 <HAL_InitTick+0x60>)
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d101      	bne.n	8005bac <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e021      	b.n	8005bf0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005bac:	4b13      	ldr	r3, [pc, #76]	@ (8005bfc <HAL_InitTick+0x64>)
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	4b11      	ldr	r3, [pc, #68]	@ (8005bf8 <HAL_InitTick+0x60>)
 8005bb2:	781b      	ldrb	r3, [r3, #0]
 8005bb4:	4619      	mov	r1, r3
 8005bb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005bba:	fbb3 f3f1 	udiv	r3, r3, r1
 8005bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f001 feb7 	bl	8007936 <HAL_SYSTICK_Config>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d001      	beq.n	8005bd2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e00e      	b.n	8005bf0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2b0f      	cmp	r3, #15
 8005bd6:	d80a      	bhi.n	8005bee <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005bd8:	2200      	movs	r2, #0
 8005bda:	6879      	ldr	r1, [r7, #4]
 8005bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8005be0:	f001 fe81 	bl	80078e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005be4:	4a06      	ldr	r2, [pc, #24]	@ (8005c00 <HAL_InitTick+0x68>)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005bea:	2300      	movs	r3, #0
 8005bec:	e000      	b.n	8005bf0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3708      	adds	r7, #8
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	2400004c 	.word	0x2400004c
 8005bfc:	24000040 	.word	0x24000040
 8005c00:	24000048 	.word	0x24000048

08005c04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005c04:	b480      	push	{r7}
 8005c06:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005c08:	4b06      	ldr	r3, [pc, #24]	@ (8005c24 <HAL_IncTick+0x20>)
 8005c0a:	781b      	ldrb	r3, [r3, #0]
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	4b06      	ldr	r3, [pc, #24]	@ (8005c28 <HAL_IncTick+0x24>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4413      	add	r3, r2
 8005c14:	4a04      	ldr	r2, [pc, #16]	@ (8005c28 <HAL_IncTick+0x24>)
 8005c16:	6013      	str	r3, [r2, #0]
}
 8005c18:	bf00      	nop
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr
 8005c22:	bf00      	nop
 8005c24:	2400004c 	.word	0x2400004c
 8005c28:	2400663c 	.word	0x2400663c

08005c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8005c30:	4b03      	ldr	r3, [pc, #12]	@ (8005c40 <HAL_GetTick+0x14>)
 8005c32:	681b      	ldr	r3, [r3, #0]
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr
 8005c3e:	bf00      	nop
 8005c40:	2400663c 	.word	0x2400663c

08005c44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005c4c:	f7ff ffee 	bl	8005c2c <HAL_GetTick>
 8005c50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c5c:	d005      	beq.n	8005c6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8005c88 <HAL_Delay+0x44>)
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	461a      	mov	r2, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	4413      	add	r3, r2
 8005c68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005c6a:	bf00      	nop
 8005c6c:	f7ff ffde 	bl	8005c2c <HAL_GetTick>
 8005c70:	4602      	mov	r2, r0
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	68fa      	ldr	r2, [r7, #12]
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d8f7      	bhi.n	8005c6c <HAL_Delay+0x28>
  {
  }
}
 8005c7c:	bf00      	nop
 8005c7e:	bf00      	nop
 8005c80:	3710      	adds	r7, #16
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	2400004c 	.word	0x2400004c

08005c8c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005c90:	4b03      	ldr	r3, [pc, #12]	@ (8005ca0 <HAL_GetREVID+0x14>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	0c1b      	lsrs	r3, r3, #16
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr
 8005ca0:	5c001000 	.word	0x5c001000

08005ca4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	431a      	orrs	r2, r3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	609a      	str	r2, [r3, #8]
}
 8005cbe:	bf00      	nop
 8005cc0:	370c      	adds	r7, #12
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr

08005cca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005cca:	b480      	push	{r7}
 8005ccc:	b083      	sub	sp, #12
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
 8005cd2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	431a      	orrs	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	609a      	str	r2, [r3, #8]
}
 8005ce4:	bf00      	nop
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	370c      	adds	r7, #12
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr

08005d0c <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b087      	sub	sp, #28
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d107      	bne.n	8005d30 <LL_ADC_SetChannelPreselection+0x24>
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	0e9b      	lsrs	r3, r3, #26
 8005d24:	f003 031f 	and.w	r3, r3, #31
 8005d28:	2201      	movs	r2, #1
 8005d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d2e:	e015      	b.n	8005d5c <LL_ADC_SetChannelPreselection+0x50>
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	fa93 f3a3 	rbit	r3, r3
 8005d3a:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d101      	bne.n	8005d4a <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8005d46:	2320      	movs	r3, #32
 8005d48:	e003      	b.n	8005d52 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	fab3 f383 	clz	r3, r3
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	f003 031f 	and.w	r3, r3, #31
 8005d56:	2201      	movs	r2, #1
 8005d58:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5c:	687a      	ldr	r2, [r7, #4]
 8005d5e:	69d2      	ldr	r2, [r2, #28]
 8005d60:	431a      	orrs	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8005d66:	bf00      	nop
 8005d68:	371c      	adds	r7, #28
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr

08005d72 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005d72:	b480      	push	{r7}
 8005d74:	b087      	sub	sp, #28
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	60f8      	str	r0, [r7, #12]
 8005d7a:	60b9      	str	r1, [r7, #8]
 8005d7c:	607a      	str	r2, [r7, #4]
 8005d7e:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	3360      	adds	r3, #96	@ 0x60
 8005d84:	461a      	mov	r2, r3
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	4413      	add	r3, r2
 8005d8c:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	430b      	orrs	r3, r1
 8005da0:	431a      	orrs	r2, r3
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005da6:	bf00      	nop
 8005da8:	371c      	adds	r7, #28
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr

08005db2 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005db2:	b480      	push	{r7}
 8005db4:	b085      	sub	sp, #20
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	60f8      	str	r0, [r7, #12]
 8005dba:	60b9      	str	r1, [r7, #8]
 8005dbc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	f003 031f 	and.w	r3, r3, #31
 8005dcc:	6879      	ldr	r1, [r7, #4]
 8005dce:	fa01 f303 	lsl.w	r3, r1, r3
 8005dd2:	431a      	orrs	r2, r3
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	611a      	str	r2, [r3, #16]
}
 8005dd8:	bf00      	nop
 8005dda:	3714      	adds	r7, #20
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b087      	sub	sp, #28
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	3360      	adds	r3, #96	@ 0x60
 8005df4:	461a      	mov	r2, r3
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	009b      	lsls	r3, r3, #2
 8005dfa:	4413      	add	r3, r2
 8005dfc:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	431a      	orrs	r2, r3
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	601a      	str	r2, [r3, #0]
  }
}
 8005e0e:	bf00      	nop
 8005e10:	371c      	adds	r7, #28
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr

08005e1a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b083      	sub	sp, #12
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d101      	bne.n	8005e32 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e000      	b.n	8005e34 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005e32:	2300      	movs	r3, #0
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	370c      	adds	r7, #12
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b087      	sub	sp, #28
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	3330      	adds	r3, #48	@ 0x30
 8005e50:	461a      	mov	r2, r3
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	0a1b      	lsrs	r3, r3, #8
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	f003 030c 	and.w	r3, r3, #12
 8005e5c:	4413      	add	r3, r2
 8005e5e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	f003 031f 	and.w	r3, r3, #31
 8005e6a:	211f      	movs	r1, #31
 8005e6c:	fa01 f303 	lsl.w	r3, r1, r3
 8005e70:	43db      	mvns	r3, r3
 8005e72:	401a      	ands	r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	0e9b      	lsrs	r3, r3, #26
 8005e78:	f003 011f 	and.w	r1, r3, #31
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	f003 031f 	and.w	r3, r3, #31
 8005e82:	fa01 f303 	lsl.w	r3, r1, r3
 8005e86:	431a      	orrs	r2, r3
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005e8c:	bf00      	nop
 8005e8e:	371c      	adds	r7, #28
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b087      	sub	sp, #28
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	3314      	adds	r3, #20
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	0e5b      	lsrs	r3, r3, #25
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	f003 0304 	and.w	r3, r3, #4
 8005eb4:	4413      	add	r3, r2
 8005eb6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	0d1b      	lsrs	r3, r3, #20
 8005ec0:	f003 031f 	and.w	r3, r3, #31
 8005ec4:	2107      	movs	r1, #7
 8005ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8005eca:	43db      	mvns	r3, r3
 8005ecc:	401a      	ands	r2, r3
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	0d1b      	lsrs	r3, r3, #20
 8005ed2:	f003 031f 	and.w	r3, r3, #31
 8005ed6:	6879      	ldr	r1, [r7, #4]
 8005ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8005edc:	431a      	orrs	r2, r3
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005ee2:	bf00      	nop
 8005ee4:	371c      	adds	r7, #28
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
	...

08005ef0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b085      	sub	sp, #20
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f08:	43db      	mvns	r3, r3
 8005f0a:	401a      	ands	r2, r3
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f003 0318 	and.w	r3, r3, #24
 8005f12:	4908      	ldr	r1, [pc, #32]	@ (8005f34 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005f14:	40d9      	lsrs	r1, r3
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	400b      	ands	r3, r1
 8005f1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f1e:	431a      	orrs	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8005f26:	bf00      	nop
 8005f28:	3714      	adds	r7, #20
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	000fffff 	.word	0x000fffff

08005f38 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b083      	sub	sp, #12
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	f003 031f 	and.w	r3, r3, #31
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	370c      	adds	r7, #12
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b083      	sub	sp, #12
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	370c      	adds	r7, #12
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	689a      	ldr	r2, [r3, #8]
 8005f7c:	4b04      	ldr	r3, [pc, #16]	@ (8005f90 <LL_ADC_DisableDeepPowerDown+0x20>)
 8005f7e:	4013      	ands	r3, r2
 8005f80:	687a      	ldr	r2, [r7, #4]
 8005f82:	6093      	str	r3, [r2, #8]
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr
 8005f90:	5fffffc0 	.word	0x5fffffc0

08005f94 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fa4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fa8:	d101      	bne.n	8005fae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005faa:	2301      	movs	r3, #1
 8005fac:	e000      	b.n	8005fb0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005fae:	2300      	movs	r3, #0
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b083      	sub	sp, #12
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	689a      	ldr	r2, [r3, #8]
 8005fc8:	4b05      	ldr	r3, [pc, #20]	@ (8005fe0 <LL_ADC_EnableInternalRegulator+0x24>)
 8005fca:	4013      	ands	r3, r2
 8005fcc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005fd4:	bf00      	nop
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr
 8005fe0:	6fffffc0 	.word	0x6fffffc0

08005fe4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ff4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ff8:	d101      	bne.n	8005ffe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e000      	b.n	8006000 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005ffe:	2300      	movs	r3, #0
}
 8006000:	4618      	mov	r0, r3
 8006002:	370c      	adds	r7, #12
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	689a      	ldr	r2, [r3, #8]
 8006018:	4b05      	ldr	r3, [pc, #20]	@ (8006030 <LL_ADC_Enable+0x24>)
 800601a:	4013      	ands	r3, r2
 800601c:	f043 0201 	orr.w	r2, r3, #1
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006024:	bf00      	nop
 8006026:	370c      	adds	r7, #12
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr
 8006030:	7fffffc0 	.word	0x7fffffc0

08006034 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	689a      	ldr	r2, [r3, #8]
 8006040:	4b05      	ldr	r3, [pc, #20]	@ (8006058 <LL_ADC_Disable+0x24>)
 8006042:	4013      	ands	r3, r2
 8006044:	f043 0202 	orr.w	r2, r3, #2
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800604c:	bf00      	nop
 800604e:	370c      	adds	r7, #12
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr
 8006058:	7fffffc0 	.word	0x7fffffc0

0800605c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	f003 0301 	and.w	r3, r3, #1
 800606c:	2b01      	cmp	r3, #1
 800606e:	d101      	bne.n	8006074 <LL_ADC_IsEnabled+0x18>
 8006070:	2301      	movs	r3, #1
 8006072:	e000      	b.n	8006076 <LL_ADC_IsEnabled+0x1a>
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	370c      	adds	r7, #12
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr

08006082 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006082:	b480      	push	{r7}
 8006084:	b083      	sub	sp, #12
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	f003 0302 	and.w	r3, r3, #2
 8006092:	2b02      	cmp	r3, #2
 8006094:	d101      	bne.n	800609a <LL_ADC_IsDisableOngoing+0x18>
 8006096:	2301      	movs	r3, #1
 8006098:	e000      	b.n	800609c <LL_ADC_IsDisableOngoing+0x1a>
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689a      	ldr	r2, [r3, #8]
 80060b4:	4b05      	ldr	r3, [pc, #20]	@ (80060cc <LL_ADC_REG_StartConversion+0x24>)
 80060b6:	4013      	ands	r3, r2
 80060b8:	f043 0204 	orr.w	r2, r3, #4
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr
 80060cc:	7fffffc0 	.word	0x7fffffc0

080060d0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b083      	sub	sp, #12
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	689a      	ldr	r2, [r3, #8]
 80060dc:	4b05      	ldr	r3, [pc, #20]	@ (80060f4 <LL_ADC_REG_StopConversion+0x24>)
 80060de:	4013      	ands	r3, r2
 80060e0:	f043 0210 	orr.w	r2, r3, #16
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80060e8:	bf00      	nop
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr
 80060f4:	7fffffc0 	.word	0x7fffffc0

080060f8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f003 0304 	and.w	r3, r3, #4
 8006108:	2b04      	cmp	r3, #4
 800610a:	d101      	bne.n	8006110 <LL_ADC_REG_IsConversionOngoing+0x18>
 800610c:	2301      	movs	r3, #1
 800610e:	e000      	b.n	8006112 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006110:	2300      	movs	r3, #0
}
 8006112:	4618      	mov	r0, r3
 8006114:	370c      	adds	r7, #12
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr
	...

08006120 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	689a      	ldr	r2, [r3, #8]
 800612c:	4b05      	ldr	r3, [pc, #20]	@ (8006144 <LL_ADC_INJ_StopConversion+0x24>)
 800612e:	4013      	ands	r3, r2
 8006130:	f043 0220 	orr.w	r2, r3, #32
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8006138:	bf00      	nop
 800613a:	370c      	adds	r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr
 8006144:	7fffffc0 	.word	0x7fffffc0

08006148 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	f003 0308 	and.w	r3, r3, #8
 8006158:	2b08      	cmp	r3, #8
 800615a:	d101      	bne.n	8006160 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800615c:	2301      	movs	r3, #1
 800615e:	e000      	b.n	8006162 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	370c      	adds	r7, #12
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr
	...

08006170 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006170:	b590      	push	{r4, r7, lr}
 8006172:	b089      	sub	sp, #36	@ 0x24
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006178:	2300      	movs	r3, #0
 800617a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800617c:	2300      	movs	r3, #0
 800617e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d101      	bne.n	800618a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e18f      	b.n	80064aa <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006194:	2b00      	cmp	r3, #0
 8006196:	d109      	bne.n	80061ac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f7fe ffab 	bl	80050f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2200      	movs	r2, #0
 80061a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4618      	mov	r0, r3
 80061b2:	f7ff feef 	bl	8005f94 <LL_ADC_IsDeepPowerDownEnabled>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d004      	beq.n	80061c6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4618      	mov	r0, r3
 80061c2:	f7ff fed5 	bl	8005f70 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4618      	mov	r0, r3
 80061cc:	f7ff ff0a 	bl	8005fe4 <LL_ADC_IsInternalRegulatorEnabled>
 80061d0:	4603      	mov	r3, r0
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d114      	bne.n	8006200 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4618      	mov	r0, r3
 80061dc:	f7ff feee 	bl	8005fbc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80061e0:	4b87      	ldr	r3, [pc, #540]	@ (8006400 <HAL_ADC_Init+0x290>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	099b      	lsrs	r3, r3, #6
 80061e6:	4a87      	ldr	r2, [pc, #540]	@ (8006404 <HAL_ADC_Init+0x294>)
 80061e8:	fba2 2303 	umull	r2, r3, r2, r3
 80061ec:	099b      	lsrs	r3, r3, #6
 80061ee:	3301      	adds	r3, #1
 80061f0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80061f2:	e002      	b.n	80061fa <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	3b01      	subs	r3, #1
 80061f8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d1f9      	bne.n	80061f4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4618      	mov	r0, r3
 8006206:	f7ff feed 	bl	8005fe4 <LL_ADC_IsInternalRegulatorEnabled>
 800620a:	4603      	mov	r3, r0
 800620c:	2b00      	cmp	r3, #0
 800620e:	d10d      	bne.n	800622c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006214:	f043 0210 	orr.w	r2, r3, #16
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006220:	f043 0201 	orr.w	r2, r3, #1
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4618      	mov	r0, r3
 8006232:	f7ff ff61 	bl	80060f8 <LL_ADC_REG_IsConversionOngoing>
 8006236:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800623c:	f003 0310 	and.w	r3, r3, #16
 8006240:	2b00      	cmp	r3, #0
 8006242:	f040 8129 	bne.w	8006498 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	2b00      	cmp	r3, #0
 800624a:	f040 8125 	bne.w	8006498 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006252:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006256:	f043 0202 	orr.w	r2, r3, #2
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4618      	mov	r0, r3
 8006264:	f7ff fefa 	bl	800605c <LL_ADC_IsEnabled>
 8006268:	4603      	mov	r3, r0
 800626a:	2b00      	cmp	r3, #0
 800626c:	d136      	bne.n	80062dc <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a65      	ldr	r2, [pc, #404]	@ (8006408 <HAL_ADC_Init+0x298>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d004      	beq.n	8006282 <HAL_ADC_Init+0x112>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a63      	ldr	r2, [pc, #396]	@ (800640c <HAL_ADC_Init+0x29c>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d10e      	bne.n	80062a0 <HAL_ADC_Init+0x130>
 8006282:	4861      	ldr	r0, [pc, #388]	@ (8006408 <HAL_ADC_Init+0x298>)
 8006284:	f7ff feea 	bl	800605c <LL_ADC_IsEnabled>
 8006288:	4604      	mov	r4, r0
 800628a:	4860      	ldr	r0, [pc, #384]	@ (800640c <HAL_ADC_Init+0x29c>)
 800628c:	f7ff fee6 	bl	800605c <LL_ADC_IsEnabled>
 8006290:	4603      	mov	r3, r0
 8006292:	4323      	orrs	r3, r4
 8006294:	2b00      	cmp	r3, #0
 8006296:	bf0c      	ite	eq
 8006298:	2301      	moveq	r3, #1
 800629a:	2300      	movne	r3, #0
 800629c:	b2db      	uxtb	r3, r3
 800629e:	e008      	b.n	80062b2 <HAL_ADC_Init+0x142>
 80062a0:	485b      	ldr	r0, [pc, #364]	@ (8006410 <HAL_ADC_Init+0x2a0>)
 80062a2:	f7ff fedb 	bl	800605c <LL_ADC_IsEnabled>
 80062a6:	4603      	mov	r3, r0
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	bf0c      	ite	eq
 80062ac:	2301      	moveq	r3, #1
 80062ae:	2300      	movne	r3, #0
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d012      	beq.n	80062dc <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a53      	ldr	r2, [pc, #332]	@ (8006408 <HAL_ADC_Init+0x298>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d004      	beq.n	80062ca <HAL_ADC_Init+0x15a>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a51      	ldr	r2, [pc, #324]	@ (800640c <HAL_ADC_Init+0x29c>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d101      	bne.n	80062ce <HAL_ADC_Init+0x15e>
 80062ca:	4a52      	ldr	r2, [pc, #328]	@ (8006414 <HAL_ADC_Init+0x2a4>)
 80062cc:	e000      	b.n	80062d0 <HAL_ADC_Init+0x160>
 80062ce:	4a52      	ldr	r2, [pc, #328]	@ (8006418 <HAL_ADC_Init+0x2a8>)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	4619      	mov	r1, r3
 80062d6:	4610      	mov	r0, r2
 80062d8:	f7ff fce4 	bl	8005ca4 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80062dc:	f7ff fcd6 	bl	8005c8c <HAL_GetREVID>
 80062e0:	4603      	mov	r3, r0
 80062e2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d914      	bls.n	8006314 <HAL_ADC_Init+0x1a4>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	2b10      	cmp	r3, #16
 80062f0:	d110      	bne.n	8006314 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	7d5b      	ldrb	r3, [r3, #21]
 80062f6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80062fc:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8006302:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	7f1b      	ldrb	r3, [r3, #28]
 8006308:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800630a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800630c:	f043 030c 	orr.w	r3, r3, #12
 8006310:	61bb      	str	r3, [r7, #24]
 8006312:	e00d      	b.n	8006330 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	7d5b      	ldrb	r3, [r3, #21]
 8006318:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800631e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8006324:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	7f1b      	ldrb	r3, [r3, #28]
 800632a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800632c:	4313      	orrs	r3, r2
 800632e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	7f1b      	ldrb	r3, [r3, #28]
 8006334:	2b01      	cmp	r3, #1
 8006336:	d106      	bne.n	8006346 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6a1b      	ldr	r3, [r3, #32]
 800633c:	3b01      	subs	r3, #1
 800633e:	045b      	lsls	r3, r3, #17
 8006340:	69ba      	ldr	r2, [r7, #24]
 8006342:	4313      	orrs	r3, r2
 8006344:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634a:	2b00      	cmp	r3, #0
 800634c:	d009      	beq.n	8006362 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006352:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800635a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800635c:	69ba      	ldr	r2, [r7, #24]
 800635e:	4313      	orrs	r3, r2
 8006360:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	68da      	ldr	r2, [r3, #12]
 8006368:	4b2c      	ldr	r3, [pc, #176]	@ (800641c <HAL_ADC_Init+0x2ac>)
 800636a:	4013      	ands	r3, r2
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	6812      	ldr	r2, [r2, #0]
 8006370:	69b9      	ldr	r1, [r7, #24]
 8006372:	430b      	orrs	r3, r1
 8006374:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4618      	mov	r0, r3
 800637c:	f7ff febc 	bl	80060f8 <LL_ADC_REG_IsConversionOngoing>
 8006380:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4618      	mov	r0, r3
 8006388:	f7ff fede 	bl	8006148 <LL_ADC_INJ_IsConversionOngoing>
 800638c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d15f      	bne.n	8006454 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d15c      	bne.n	8006454 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	7d1b      	ldrb	r3, [r3, #20]
 800639e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80063a4:	4313      	orrs	r3, r2
 80063a6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	68da      	ldr	r2, [r3, #12]
 80063ae:	4b1c      	ldr	r3, [pc, #112]	@ (8006420 <HAL_ADC_Init+0x2b0>)
 80063b0:	4013      	ands	r3, r2
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	6812      	ldr	r2, [r2, #0]
 80063b6:	69b9      	ldr	r1, [r7, #24]
 80063b8:	430b      	orrs	r3, r1
 80063ba:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d130      	bne.n	8006428 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ca:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	691a      	ldr	r2, [r3, #16]
 80063d2:	4b14      	ldr	r3, [pc, #80]	@ (8006424 <HAL_ADC_Init+0x2b4>)
 80063d4:	4013      	ands	r3, r2
 80063d6:	687a      	ldr	r2, [r7, #4]
 80063d8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80063da:	3a01      	subs	r2, #1
 80063dc:	0411      	lsls	r1, r2, #16
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80063e2:	4311      	orrs	r1, r2
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80063e8:	4311      	orrs	r1, r2
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80063ee:	430a      	orrs	r2, r1
 80063f0:	431a      	orrs	r2, r3
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f042 0201 	orr.w	r2, r2, #1
 80063fa:	611a      	str	r2, [r3, #16]
 80063fc:	e01c      	b.n	8006438 <HAL_ADC_Init+0x2c8>
 80063fe:	bf00      	nop
 8006400:	24000040 	.word	0x24000040
 8006404:	053e2d63 	.word	0x053e2d63
 8006408:	40022000 	.word	0x40022000
 800640c:	40022100 	.word	0x40022100
 8006410:	58026000 	.word	0x58026000
 8006414:	40022300 	.word	0x40022300
 8006418:	58026300 	.word	0x58026300
 800641c:	fff0c003 	.word	0xfff0c003
 8006420:	ffffbffc 	.word	0xffffbffc
 8006424:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	691a      	ldr	r2, [r3, #16]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f022 0201 	bic.w	r2, r2, #1
 8006436:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	691b      	ldr	r3, [r3, #16]
 800643e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	430a      	orrs	r2, r1
 800644c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 fec6 	bl	80071e0 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	2b01      	cmp	r3, #1
 800645a:	d10c      	bne.n	8006476 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006462:	f023 010f 	bic.w	r1, r3, #15
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	699b      	ldr	r3, [r3, #24]
 800646a:	1e5a      	subs	r2, r3, #1
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	430a      	orrs	r2, r1
 8006472:	631a      	str	r2, [r3, #48]	@ 0x30
 8006474:	e007      	b.n	8006486 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f022 020f 	bic.w	r2, r2, #15
 8006484:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800648a:	f023 0303 	bic.w	r3, r3, #3
 800648e:	f043 0201 	orr.w	r2, r3, #1
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	655a      	str	r2, [r3, #84]	@ 0x54
 8006496:	e007      	b.n	80064a8 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800649c:	f043 0210 	orr.w	r2, r3, #16
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80064a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3724      	adds	r7, #36	@ 0x24
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd90      	pop	{r4, r7, pc}
 80064b2:	bf00      	nop

080064b4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b086      	sub	sp, #24
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a5c      	ldr	r2, [pc, #368]	@ (8006634 <HAL_ADC_Start+0x180>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d004      	beq.n	80064d0 <HAL_ADC_Start+0x1c>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a5b      	ldr	r2, [pc, #364]	@ (8006638 <HAL_ADC_Start+0x184>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d101      	bne.n	80064d4 <HAL_ADC_Start+0x20>
 80064d0:	4b5a      	ldr	r3, [pc, #360]	@ (800663c <HAL_ADC_Start+0x188>)
 80064d2:	e000      	b.n	80064d6 <HAL_ADC_Start+0x22>
 80064d4:	4b5a      	ldr	r3, [pc, #360]	@ (8006640 <HAL_ADC_Start+0x18c>)
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7ff fd2e 	bl	8005f38 <LL_ADC_GetMultimode>
 80064dc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4618      	mov	r0, r3
 80064e4:	f7ff fe08 	bl	80060f8 <LL_ADC_REG_IsConversionOngoing>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f040 809a 	bne.w	8006624 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d101      	bne.n	80064fe <HAL_ADC_Start+0x4a>
 80064fa:	2302      	movs	r3, #2
 80064fc:	e095      	b.n	800662a <HAL_ADC_Start+0x176>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 fd80 	bl	800700c <ADC_Enable>
 800650c:	4603      	mov	r3, r0
 800650e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006510:	7dfb      	ldrb	r3, [r7, #23]
 8006512:	2b00      	cmp	r3, #0
 8006514:	f040 8081 	bne.w	800661a <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800651c:	4b49      	ldr	r3, [pc, #292]	@ (8006644 <HAL_ADC_Start+0x190>)
 800651e:	4013      	ands	r3, r2
 8006520:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a42      	ldr	r2, [pc, #264]	@ (8006638 <HAL_ADC_Start+0x184>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d002      	beq.n	8006538 <HAL_ADC_Start+0x84>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	e000      	b.n	800653a <HAL_ADC_Start+0x86>
 8006538:	4b3e      	ldr	r3, [pc, #248]	@ (8006634 <HAL_ADC_Start+0x180>)
 800653a:	687a      	ldr	r2, [r7, #4]
 800653c:	6812      	ldr	r2, [r2, #0]
 800653e:	4293      	cmp	r3, r2
 8006540:	d002      	beq.n	8006548 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d105      	bne.n	8006554 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800654c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006558:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800655c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006560:	d106      	bne.n	8006570 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006566:	f023 0206 	bic.w	r2, r3, #6
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	659a      	str	r2, [r3, #88]	@ 0x58
 800656e:	e002      	b.n	8006576 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	221c      	movs	r2, #28
 800657c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a2b      	ldr	r2, [pc, #172]	@ (8006638 <HAL_ADC_Start+0x184>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d002      	beq.n	8006596 <HAL_ADC_Start+0xe2>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	e000      	b.n	8006598 <HAL_ADC_Start+0xe4>
 8006596:	4b27      	ldr	r3, [pc, #156]	@ (8006634 <HAL_ADC_Start+0x180>)
 8006598:	687a      	ldr	r2, [r7, #4]
 800659a:	6812      	ldr	r2, [r2, #0]
 800659c:	4293      	cmp	r3, r2
 800659e:	d008      	beq.n	80065b2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d005      	beq.n	80065b2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	2b05      	cmp	r3, #5
 80065aa:	d002      	beq.n	80065b2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	2b09      	cmp	r3, #9
 80065b0:	d114      	bne.n	80065dc <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d007      	beq.n	80065d0 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065c4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80065c8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4618      	mov	r0, r3
 80065d6:	f7ff fd67 	bl	80060a8 <LL_ADC_REG_StartConversion>
 80065da:	e025      	b.n	8006628 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065e0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a12      	ldr	r2, [pc, #72]	@ (8006638 <HAL_ADC_Start+0x184>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d002      	beq.n	80065f8 <HAL_ADC_Start+0x144>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	e000      	b.n	80065fa <HAL_ADC_Start+0x146>
 80065f8:	4b0e      	ldr	r3, [pc, #56]	@ (8006634 <HAL_ADC_Start+0x180>)
 80065fa:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006604:	2b00      	cmp	r3, #0
 8006606:	d00f      	beq.n	8006628 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800660c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006610:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	655a      	str	r2, [r3, #84]	@ 0x54
 8006618:	e006      	b.n	8006628 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8006622:	e001      	b.n	8006628 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006624:	2302      	movs	r3, #2
 8006626:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006628:	7dfb      	ldrb	r3, [r7, #23]
}
 800662a:	4618      	mov	r0, r3
 800662c:	3718      	adds	r7, #24
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}
 8006632:	bf00      	nop
 8006634:	40022000 	.word	0x40022000
 8006638:	40022100 	.word	0x40022100
 800663c:	40022300 	.word	0x40022300
 8006640:	58026300 	.word	0x58026300
 8006644:	fffff0fe 	.word	0xfffff0fe

08006648 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006656:	2b01      	cmp	r3, #1
 8006658:	d101      	bne.n	800665e <HAL_ADC_Stop+0x16>
 800665a:	2302      	movs	r3, #2
 800665c:	e021      	b.n	80066a2 <HAL_ADC_Stop+0x5a>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2201      	movs	r2, #1
 8006662:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006666:	2103      	movs	r1, #3
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f000 fc13 	bl	8006e94 <ADC_ConversionStop>
 800666e:	4603      	mov	r3, r0
 8006670:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006672:	7bfb      	ldrb	r3, [r7, #15]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d10f      	bne.n	8006698 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f000 fd51 	bl	8007120 <ADC_Disable>
 800667e:	4603      	mov	r3, r0
 8006680:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006682:	7bfb      	ldrb	r3, [r7, #15]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d107      	bne.n	8006698 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800668c:	4b07      	ldr	r3, [pc, #28]	@ (80066ac <HAL_ADC_Stop+0x64>)
 800668e:	4013      	ands	r3, r2
 8006690:	f043 0201 	orr.w	r2, r3, #1
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2200      	movs	r2, #0
 800669c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80066a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3710      	adds	r7, #16
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}
 80066aa:	bf00      	nop
 80066ac:	ffffeefe 	.word	0xffffeefe

080066b0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b088      	sub	sp, #32
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a72      	ldr	r2, [pc, #456]	@ (8006888 <HAL_ADC_PollForConversion+0x1d8>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d004      	beq.n	80066ce <HAL_ADC_PollForConversion+0x1e>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a70      	ldr	r2, [pc, #448]	@ (800688c <HAL_ADC_PollForConversion+0x1dc>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d101      	bne.n	80066d2 <HAL_ADC_PollForConversion+0x22>
 80066ce:	4b70      	ldr	r3, [pc, #448]	@ (8006890 <HAL_ADC_PollForConversion+0x1e0>)
 80066d0:	e000      	b.n	80066d4 <HAL_ADC_PollForConversion+0x24>
 80066d2:	4b70      	ldr	r3, [pc, #448]	@ (8006894 <HAL_ADC_PollForConversion+0x1e4>)
 80066d4:	4618      	mov	r0, r3
 80066d6:	f7ff fc2f 	bl	8005f38 <LL_ADC_GetMultimode>
 80066da:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	691b      	ldr	r3, [r3, #16]
 80066e0:	2b08      	cmp	r3, #8
 80066e2:	d102      	bne.n	80066ea <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80066e4:	2308      	movs	r3, #8
 80066e6:	61fb      	str	r3, [r7, #28]
 80066e8:	e037      	b.n	800675a <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d005      	beq.n	80066fc <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	2b05      	cmp	r3, #5
 80066f4:	d002      	beq.n	80066fc <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	2b09      	cmp	r3, #9
 80066fa:	d111      	bne.n	8006720 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68db      	ldr	r3, [r3, #12]
 8006702:	f003 0301 	and.w	r3, r3, #1
 8006706:	2b00      	cmp	r3, #0
 8006708:	d007      	beq.n	800671a <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800670e:	f043 0220 	orr.w	r2, r3, #32
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e0b1      	b.n	800687e <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800671a:	2304      	movs	r3, #4
 800671c:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 800671e:	e01c      	b.n	800675a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a58      	ldr	r2, [pc, #352]	@ (8006888 <HAL_ADC_PollForConversion+0x1d8>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d004      	beq.n	8006734 <HAL_ADC_PollForConversion+0x84>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a57      	ldr	r2, [pc, #348]	@ (800688c <HAL_ADC_PollForConversion+0x1dc>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d101      	bne.n	8006738 <HAL_ADC_PollForConversion+0x88>
 8006734:	4b56      	ldr	r3, [pc, #344]	@ (8006890 <HAL_ADC_PollForConversion+0x1e0>)
 8006736:	e000      	b.n	800673a <HAL_ADC_PollForConversion+0x8a>
 8006738:	4b56      	ldr	r3, [pc, #344]	@ (8006894 <HAL_ADC_PollForConversion+0x1e4>)
 800673a:	4618      	mov	r0, r3
 800673c:	f7ff fc0a 	bl	8005f54 <LL_ADC_GetMultiDMATransfer>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d007      	beq.n	8006756 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800674a:	f043 0220 	orr.w	r2, r3, #32
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e093      	b.n	800687e <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006756:	2304      	movs	r3, #4
 8006758:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800675a:	f7ff fa67 	bl	8005c2c <HAL_GetTick>
 800675e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006760:	e021      	b.n	80067a6 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006768:	d01d      	beq.n	80067a6 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800676a:	f7ff fa5f 	bl	8005c2c <HAL_GetTick>
 800676e:	4602      	mov	r2, r0
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	1ad3      	subs	r3, r2, r3
 8006774:	683a      	ldr	r2, [r7, #0]
 8006776:	429a      	cmp	r2, r3
 8006778:	d302      	bcc.n	8006780 <HAL_ADC_PollForConversion+0xd0>
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d112      	bne.n	80067a6 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	69fb      	ldr	r3, [r7, #28]
 8006788:	4013      	ands	r3, r2
 800678a:	2b00      	cmp	r3, #0
 800678c:	d10b      	bne.n	80067a6 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006792:	f043 0204 	orr.w	r2, r3, #4
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e06b      	b.n	800687e <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	69fb      	ldr	r3, [r7, #28]
 80067ae:	4013      	ands	r3, r2
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d0d6      	beq.n	8006762 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067b8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4618      	mov	r0, r3
 80067c6:	f7ff fb28 	bl	8005e1a <LL_ADC_REG_IsTriggerSourceSWStart>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d01c      	beq.n	800680a <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	7d5b      	ldrb	r3, [r3, #21]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d118      	bne.n	800680a <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 0308 	and.w	r3, r3, #8
 80067e2:	2b08      	cmp	r3, #8
 80067e4:	d111      	bne.n	800680a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ea:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d105      	bne.n	800680a <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006802:	f043 0201 	orr.w	r2, r3, #1
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a1f      	ldr	r2, [pc, #124]	@ (800688c <HAL_ADC_PollForConversion+0x1dc>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d002      	beq.n	800681a <HAL_ADC_PollForConversion+0x16a>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	e000      	b.n	800681c <HAL_ADC_PollForConversion+0x16c>
 800681a:	4b1b      	ldr	r3, [pc, #108]	@ (8006888 <HAL_ADC_PollForConversion+0x1d8>)
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	6812      	ldr	r2, [r2, #0]
 8006820:	4293      	cmp	r3, r2
 8006822:	d008      	beq.n	8006836 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d005      	beq.n	8006836 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	2b05      	cmp	r3, #5
 800682e:	d002      	beq.n	8006836 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	2b09      	cmp	r3, #9
 8006834:	d104      	bne.n	8006840 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	61bb      	str	r3, [r7, #24]
 800683e:	e00c      	b.n	800685a <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a11      	ldr	r2, [pc, #68]	@ (800688c <HAL_ADC_PollForConversion+0x1dc>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d002      	beq.n	8006850 <HAL_ADC_PollForConversion+0x1a0>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	e000      	b.n	8006852 <HAL_ADC_PollForConversion+0x1a2>
 8006850:	4b0d      	ldr	r3, [pc, #52]	@ (8006888 <HAL_ADC_PollForConversion+0x1d8>)
 8006852:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	68db      	ldr	r3, [r3, #12]
 8006858:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800685a:	69fb      	ldr	r3, [r7, #28]
 800685c:	2b08      	cmp	r3, #8
 800685e:	d104      	bne.n	800686a <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2208      	movs	r2, #8
 8006866:	601a      	str	r2, [r3, #0]
 8006868:	e008      	b.n	800687c <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800686a:	69bb      	ldr	r3, [r7, #24]
 800686c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006870:	2b00      	cmp	r3, #0
 8006872:	d103      	bne.n	800687c <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	220c      	movs	r2, #12
 800687a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800687c:	2300      	movs	r3, #0
}
 800687e:	4618      	mov	r0, r3
 8006880:	3720      	adds	r7, #32
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}
 8006886:	bf00      	nop
 8006888:	40022000 	.word	0x40022000
 800688c:	40022100 	.word	0x40022100
 8006890:	40022300 	.word	0x40022300
 8006894:	58026300 	.word	0x58026300

08006898 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
	...

080068b4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80068b4:	b590      	push	{r4, r7, lr}
 80068b6:	b08d      	sub	sp, #52	@ 0x34
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80068be:	2300      	movs	r3, #0
 80068c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80068c4:	2300      	movs	r3, #0
 80068c6:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	4a65      	ldr	r2, [pc, #404]	@ (8006a64 <HAL_ADC_ConfigChannel+0x1b0>)
 80068ce:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d101      	bne.n	80068de <HAL_ADC_ConfigChannel+0x2a>
 80068da:	2302      	movs	r3, #2
 80068dc:	e2c7      	b.n	8006e6e <HAL_ADC_ConfigChannel+0x5ba>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2201      	movs	r2, #1
 80068e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4618      	mov	r0, r3
 80068ec:	f7ff fc04 	bl	80060f8 <LL_ADC_REG_IsConversionOngoing>
 80068f0:	4603      	mov	r3, r0
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f040 82ac 	bne.w	8006e50 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	db2c      	blt.n	800695a <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006908:	2b00      	cmp	r3, #0
 800690a:	d108      	bne.n	800691e <HAL_ADC_ConfigChannel+0x6a>
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	0e9b      	lsrs	r3, r3, #26
 8006912:	f003 031f 	and.w	r3, r3, #31
 8006916:	2201      	movs	r2, #1
 8006918:	fa02 f303 	lsl.w	r3, r2, r3
 800691c:	e016      	b.n	800694c <HAL_ADC_ConfigChannel+0x98>
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	fa93 f3a3 	rbit	r3, r3
 800692a:	613b      	str	r3, [r7, #16]
  return result;
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d101      	bne.n	800693a <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8006936:	2320      	movs	r3, #32
 8006938:	e003      	b.n	8006942 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 800693a:	69bb      	ldr	r3, [r7, #24]
 800693c:	fab3 f383 	clz	r3, r3
 8006940:	b2db      	uxtb	r3, r3
 8006942:	f003 031f 	and.w	r3, r3, #31
 8006946:	2201      	movs	r2, #1
 8006948:	fa02 f303 	lsl.w	r3, r2, r3
 800694c:	687a      	ldr	r2, [r7, #4]
 800694e:	6812      	ldr	r2, [r2, #0]
 8006950:	69d1      	ldr	r1, [r2, #28]
 8006952:	687a      	ldr	r2, [r7, #4]
 8006954:	6812      	ldr	r2, [r2, #0]
 8006956:	430b      	orrs	r3, r1
 8006958:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6818      	ldr	r0, [r3, #0]
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	6859      	ldr	r1, [r3, #4]
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	461a      	mov	r2, r3
 8006968:	f7ff fa6a 	bl	8005e40 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4618      	mov	r0, r3
 8006972:	f7ff fbc1 	bl	80060f8 <LL_ADC_REG_IsConversionOngoing>
 8006976:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4618      	mov	r0, r3
 800697e:	f7ff fbe3 	bl	8006148 <LL_ADC_INJ_IsConversionOngoing>
 8006982:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006986:	2b00      	cmp	r3, #0
 8006988:	f040 80b8 	bne.w	8006afc <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800698c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800698e:	2b00      	cmp	r3, #0
 8006990:	f040 80b4 	bne.w	8006afc <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6818      	ldr	r0, [r3, #0]
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	6819      	ldr	r1, [r3, #0]
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	461a      	mov	r2, r3
 80069a2:	f7ff fa79 	bl	8005e98 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80069a6:	4b30      	ldr	r3, [pc, #192]	@ (8006a68 <HAL_ADC_ConfigChannel+0x1b4>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80069ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069b2:	d10b      	bne.n	80069cc <HAL_ADC_ConfigChannel+0x118>
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	695a      	ldr	r2, [r3, #20]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68db      	ldr	r3, [r3, #12]
 80069be:	089b      	lsrs	r3, r3, #2
 80069c0:	f003 0307 	and.w	r3, r3, #7
 80069c4:	005b      	lsls	r3, r3, #1
 80069c6:	fa02 f303 	lsl.w	r3, r2, r3
 80069ca:	e01d      	b.n	8006a08 <HAL_ADC_ConfigChannel+0x154>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	68db      	ldr	r3, [r3, #12]
 80069d2:	f003 0310 	and.w	r3, r3, #16
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d10b      	bne.n	80069f2 <HAL_ADC_ConfigChannel+0x13e>
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	695a      	ldr	r2, [r3, #20]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	089b      	lsrs	r3, r3, #2
 80069e6:	f003 0307 	and.w	r3, r3, #7
 80069ea:	005b      	lsls	r3, r3, #1
 80069ec:	fa02 f303 	lsl.w	r3, r2, r3
 80069f0:	e00a      	b.n	8006a08 <HAL_ADC_ConfigChannel+0x154>
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	695a      	ldr	r2, [r3, #20]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	089b      	lsrs	r3, r3, #2
 80069fe:	f003 0304 	and.w	r3, r3, #4
 8006a02:	005b      	lsls	r3, r3, #1
 8006a04:	fa02 f303 	lsl.w	r3, r2, r3
 8006a08:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	2b04      	cmp	r3, #4
 8006a10:	d02c      	beq.n	8006a6c <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6818      	ldr	r0, [r3, #0]
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	6919      	ldr	r1, [r3, #16]
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	6a3b      	ldr	r3, [r7, #32]
 8006a20:	f7ff f9a7 	bl	8005d72 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6818      	ldr	r0, [r3, #0]
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	6919      	ldr	r1, [r3, #16]
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	7e5b      	ldrb	r3, [r3, #25]
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d102      	bne.n	8006a3a <HAL_ADC_ConfigChannel+0x186>
 8006a34:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006a38:	e000      	b.n	8006a3c <HAL_ADC_ConfigChannel+0x188>
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	f7ff f9d1 	bl	8005de4 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6818      	ldr	r0, [r3, #0]
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	6919      	ldr	r1, [r3, #16]
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	7e1b      	ldrb	r3, [r3, #24]
 8006a4e:	2b01      	cmp	r3, #1
 8006a50:	d102      	bne.n	8006a58 <HAL_ADC_ConfigChannel+0x1a4>
 8006a52:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006a56:	e000      	b.n	8006a5a <HAL_ADC_ConfigChannel+0x1a6>
 8006a58:	2300      	movs	r3, #0
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	f7ff f9a9 	bl	8005db2 <LL_ADC_SetDataRightShift>
 8006a60:	e04c      	b.n	8006afc <HAL_ADC_ConfigChannel+0x248>
 8006a62:	bf00      	nop
 8006a64:	47ff0000 	.word	0x47ff0000
 8006a68:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a72:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	069b      	lsls	r3, r3, #26
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d107      	bne.n	8006a90 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006a8e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a96:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	069b      	lsls	r3, r3, #26
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d107      	bne.n	8006ab4 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006ab2:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006aba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	069b      	lsls	r3, r3, #26
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d107      	bne.n	8006ad8 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006ad6:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ade:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	069b      	lsls	r3, r3, #26
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d107      	bne.n	8006afc <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006afa:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7ff faab 	bl	800605c <LL_ADC_IsEnabled>
 8006b06:	4603      	mov	r3, r0
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f040 81aa 	bne.w	8006e62 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6818      	ldr	r0, [r3, #0]
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	6819      	ldr	r1, [r3, #0]
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	f7ff f9e8 	bl	8005ef0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	4a87      	ldr	r2, [pc, #540]	@ (8006d44 <HAL_ADC_ConfigChannel+0x490>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	f040 809a 	bne.w	8006c60 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4984      	ldr	r1, [pc, #528]	@ (8006d48 <HAL_ADC_ConfigChannel+0x494>)
 8006b36:	428b      	cmp	r3, r1
 8006b38:	d147      	bne.n	8006bca <HAL_ADC_ConfigChannel+0x316>
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4983      	ldr	r1, [pc, #524]	@ (8006d4c <HAL_ADC_ConfigChannel+0x498>)
 8006b40:	428b      	cmp	r3, r1
 8006b42:	d040      	beq.n	8006bc6 <HAL_ADC_ConfigChannel+0x312>
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4981      	ldr	r1, [pc, #516]	@ (8006d50 <HAL_ADC_ConfigChannel+0x49c>)
 8006b4a:	428b      	cmp	r3, r1
 8006b4c:	d039      	beq.n	8006bc2 <HAL_ADC_ConfigChannel+0x30e>
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4980      	ldr	r1, [pc, #512]	@ (8006d54 <HAL_ADC_ConfigChannel+0x4a0>)
 8006b54:	428b      	cmp	r3, r1
 8006b56:	d032      	beq.n	8006bbe <HAL_ADC_ConfigChannel+0x30a>
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	497e      	ldr	r1, [pc, #504]	@ (8006d58 <HAL_ADC_ConfigChannel+0x4a4>)
 8006b5e:	428b      	cmp	r3, r1
 8006b60:	d02b      	beq.n	8006bba <HAL_ADC_ConfigChannel+0x306>
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	497d      	ldr	r1, [pc, #500]	@ (8006d5c <HAL_ADC_ConfigChannel+0x4a8>)
 8006b68:	428b      	cmp	r3, r1
 8006b6a:	d024      	beq.n	8006bb6 <HAL_ADC_ConfigChannel+0x302>
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	497b      	ldr	r1, [pc, #492]	@ (8006d60 <HAL_ADC_ConfigChannel+0x4ac>)
 8006b72:	428b      	cmp	r3, r1
 8006b74:	d01d      	beq.n	8006bb2 <HAL_ADC_ConfigChannel+0x2fe>
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	497a      	ldr	r1, [pc, #488]	@ (8006d64 <HAL_ADC_ConfigChannel+0x4b0>)
 8006b7c:	428b      	cmp	r3, r1
 8006b7e:	d016      	beq.n	8006bae <HAL_ADC_ConfigChannel+0x2fa>
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4978      	ldr	r1, [pc, #480]	@ (8006d68 <HAL_ADC_ConfigChannel+0x4b4>)
 8006b86:	428b      	cmp	r3, r1
 8006b88:	d00f      	beq.n	8006baa <HAL_ADC_ConfigChannel+0x2f6>
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4977      	ldr	r1, [pc, #476]	@ (8006d6c <HAL_ADC_ConfigChannel+0x4b8>)
 8006b90:	428b      	cmp	r3, r1
 8006b92:	d008      	beq.n	8006ba6 <HAL_ADC_ConfigChannel+0x2f2>
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4975      	ldr	r1, [pc, #468]	@ (8006d70 <HAL_ADC_ConfigChannel+0x4bc>)
 8006b9a:	428b      	cmp	r3, r1
 8006b9c:	d101      	bne.n	8006ba2 <HAL_ADC_ConfigChannel+0x2ee>
 8006b9e:	4b75      	ldr	r3, [pc, #468]	@ (8006d74 <HAL_ADC_ConfigChannel+0x4c0>)
 8006ba0:	e05a      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	e058      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006ba6:	4b74      	ldr	r3, [pc, #464]	@ (8006d78 <HAL_ADC_ConfigChannel+0x4c4>)
 8006ba8:	e056      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006baa:	4b74      	ldr	r3, [pc, #464]	@ (8006d7c <HAL_ADC_ConfigChannel+0x4c8>)
 8006bac:	e054      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006bae:	4b6e      	ldr	r3, [pc, #440]	@ (8006d68 <HAL_ADC_ConfigChannel+0x4b4>)
 8006bb0:	e052      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006bb2:	4b6c      	ldr	r3, [pc, #432]	@ (8006d64 <HAL_ADC_ConfigChannel+0x4b0>)
 8006bb4:	e050      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006bb6:	4b72      	ldr	r3, [pc, #456]	@ (8006d80 <HAL_ADC_ConfigChannel+0x4cc>)
 8006bb8:	e04e      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006bba:	4b72      	ldr	r3, [pc, #456]	@ (8006d84 <HAL_ADC_ConfigChannel+0x4d0>)
 8006bbc:	e04c      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006bbe:	4b72      	ldr	r3, [pc, #456]	@ (8006d88 <HAL_ADC_ConfigChannel+0x4d4>)
 8006bc0:	e04a      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006bc2:	4b72      	ldr	r3, [pc, #456]	@ (8006d8c <HAL_ADC_ConfigChannel+0x4d8>)
 8006bc4:	e048      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e046      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4970      	ldr	r1, [pc, #448]	@ (8006d90 <HAL_ADC_ConfigChannel+0x4dc>)
 8006bd0:	428b      	cmp	r3, r1
 8006bd2:	d140      	bne.n	8006c56 <HAL_ADC_ConfigChannel+0x3a2>
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	495c      	ldr	r1, [pc, #368]	@ (8006d4c <HAL_ADC_ConfigChannel+0x498>)
 8006bda:	428b      	cmp	r3, r1
 8006bdc:	d039      	beq.n	8006c52 <HAL_ADC_ConfigChannel+0x39e>
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	495b      	ldr	r1, [pc, #364]	@ (8006d50 <HAL_ADC_ConfigChannel+0x49c>)
 8006be4:	428b      	cmp	r3, r1
 8006be6:	d032      	beq.n	8006c4e <HAL_ADC_ConfigChannel+0x39a>
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4959      	ldr	r1, [pc, #356]	@ (8006d54 <HAL_ADC_ConfigChannel+0x4a0>)
 8006bee:	428b      	cmp	r3, r1
 8006bf0:	d02b      	beq.n	8006c4a <HAL_ADC_ConfigChannel+0x396>
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4958      	ldr	r1, [pc, #352]	@ (8006d58 <HAL_ADC_ConfigChannel+0x4a4>)
 8006bf8:	428b      	cmp	r3, r1
 8006bfa:	d024      	beq.n	8006c46 <HAL_ADC_ConfigChannel+0x392>
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4956      	ldr	r1, [pc, #344]	@ (8006d5c <HAL_ADC_ConfigChannel+0x4a8>)
 8006c02:	428b      	cmp	r3, r1
 8006c04:	d01d      	beq.n	8006c42 <HAL_ADC_ConfigChannel+0x38e>
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4955      	ldr	r1, [pc, #340]	@ (8006d60 <HAL_ADC_ConfigChannel+0x4ac>)
 8006c0c:	428b      	cmp	r3, r1
 8006c0e:	d016      	beq.n	8006c3e <HAL_ADC_ConfigChannel+0x38a>
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4953      	ldr	r1, [pc, #332]	@ (8006d64 <HAL_ADC_ConfigChannel+0x4b0>)
 8006c16:	428b      	cmp	r3, r1
 8006c18:	d00f      	beq.n	8006c3a <HAL_ADC_ConfigChannel+0x386>
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4952      	ldr	r1, [pc, #328]	@ (8006d68 <HAL_ADC_ConfigChannel+0x4b4>)
 8006c20:	428b      	cmp	r3, r1
 8006c22:	d008      	beq.n	8006c36 <HAL_ADC_ConfigChannel+0x382>
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4951      	ldr	r1, [pc, #324]	@ (8006d70 <HAL_ADC_ConfigChannel+0x4bc>)
 8006c2a:	428b      	cmp	r3, r1
 8006c2c:	d101      	bne.n	8006c32 <HAL_ADC_ConfigChannel+0x37e>
 8006c2e:	4b51      	ldr	r3, [pc, #324]	@ (8006d74 <HAL_ADC_ConfigChannel+0x4c0>)
 8006c30:	e012      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006c32:	2300      	movs	r3, #0
 8006c34:	e010      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006c36:	4b51      	ldr	r3, [pc, #324]	@ (8006d7c <HAL_ADC_ConfigChannel+0x4c8>)
 8006c38:	e00e      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006c3a:	4b4b      	ldr	r3, [pc, #300]	@ (8006d68 <HAL_ADC_ConfigChannel+0x4b4>)
 8006c3c:	e00c      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006c3e:	4b49      	ldr	r3, [pc, #292]	@ (8006d64 <HAL_ADC_ConfigChannel+0x4b0>)
 8006c40:	e00a      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006c42:	4b4f      	ldr	r3, [pc, #316]	@ (8006d80 <HAL_ADC_ConfigChannel+0x4cc>)
 8006c44:	e008      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006c46:	4b4f      	ldr	r3, [pc, #316]	@ (8006d84 <HAL_ADC_ConfigChannel+0x4d0>)
 8006c48:	e006      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006c4a:	4b4f      	ldr	r3, [pc, #316]	@ (8006d88 <HAL_ADC_ConfigChannel+0x4d4>)
 8006c4c:	e004      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006c4e:	4b4f      	ldr	r3, [pc, #316]	@ (8006d8c <HAL_ADC_ConfigChannel+0x4d8>)
 8006c50:	e002      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006c52:	2301      	movs	r3, #1
 8006c54:	e000      	b.n	8006c58 <HAL_ADC_ConfigChannel+0x3a4>
 8006c56:	2300      	movs	r3, #0
 8006c58:	4619      	mov	r1, r3
 8006c5a:	4610      	mov	r0, r2
 8006c5c:	f7ff f856 	bl	8005d0c <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f280 80fc 	bge.w	8006e62 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a36      	ldr	r2, [pc, #216]	@ (8006d48 <HAL_ADC_ConfigChannel+0x494>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d004      	beq.n	8006c7e <HAL_ADC_ConfigChannel+0x3ca>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a45      	ldr	r2, [pc, #276]	@ (8006d90 <HAL_ADC_ConfigChannel+0x4dc>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d101      	bne.n	8006c82 <HAL_ADC_ConfigChannel+0x3ce>
 8006c7e:	4b45      	ldr	r3, [pc, #276]	@ (8006d94 <HAL_ADC_ConfigChannel+0x4e0>)
 8006c80:	e000      	b.n	8006c84 <HAL_ADC_ConfigChannel+0x3d0>
 8006c82:	4b45      	ldr	r3, [pc, #276]	@ (8006d98 <HAL_ADC_ConfigChannel+0x4e4>)
 8006c84:	4618      	mov	r0, r3
 8006c86:	f7ff f833 	bl	8005cf0 <LL_ADC_GetCommonPathInternalCh>
 8006c8a:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a2d      	ldr	r2, [pc, #180]	@ (8006d48 <HAL_ADC_ConfigChannel+0x494>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d004      	beq.n	8006ca0 <HAL_ADC_ConfigChannel+0x3ec>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a3d      	ldr	r2, [pc, #244]	@ (8006d90 <HAL_ADC_ConfigChannel+0x4dc>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d10e      	bne.n	8006cbe <HAL_ADC_ConfigChannel+0x40a>
 8006ca0:	4829      	ldr	r0, [pc, #164]	@ (8006d48 <HAL_ADC_ConfigChannel+0x494>)
 8006ca2:	f7ff f9db 	bl	800605c <LL_ADC_IsEnabled>
 8006ca6:	4604      	mov	r4, r0
 8006ca8:	4839      	ldr	r0, [pc, #228]	@ (8006d90 <HAL_ADC_ConfigChannel+0x4dc>)
 8006caa:	f7ff f9d7 	bl	800605c <LL_ADC_IsEnabled>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	4323      	orrs	r3, r4
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	bf0c      	ite	eq
 8006cb6:	2301      	moveq	r3, #1
 8006cb8:	2300      	movne	r3, #0
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	e008      	b.n	8006cd0 <HAL_ADC_ConfigChannel+0x41c>
 8006cbe:	4837      	ldr	r0, [pc, #220]	@ (8006d9c <HAL_ADC_ConfigChannel+0x4e8>)
 8006cc0:	f7ff f9cc 	bl	800605c <LL_ADC_IsEnabled>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	bf0c      	ite	eq
 8006cca:	2301      	moveq	r3, #1
 8006ccc:	2300      	movne	r3, #0
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	f000 80b3 	beq.w	8006e3c <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a31      	ldr	r2, [pc, #196]	@ (8006da0 <HAL_ADC_ConfigChannel+0x4ec>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d165      	bne.n	8006dac <HAL_ADC_ConfigChannel+0x4f8>
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d160      	bne.n	8006dac <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a2b      	ldr	r2, [pc, #172]	@ (8006d9c <HAL_ADC_ConfigChannel+0x4e8>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	f040 80b6 	bne.w	8006e62 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a13      	ldr	r2, [pc, #76]	@ (8006d48 <HAL_ADC_ConfigChannel+0x494>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d004      	beq.n	8006d0a <HAL_ADC_ConfigChannel+0x456>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a22      	ldr	r2, [pc, #136]	@ (8006d90 <HAL_ADC_ConfigChannel+0x4dc>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d101      	bne.n	8006d0e <HAL_ADC_ConfigChannel+0x45a>
 8006d0a:	4a22      	ldr	r2, [pc, #136]	@ (8006d94 <HAL_ADC_ConfigChannel+0x4e0>)
 8006d0c:	e000      	b.n	8006d10 <HAL_ADC_ConfigChannel+0x45c>
 8006d0e:	4a22      	ldr	r2, [pc, #136]	@ (8006d98 <HAL_ADC_ConfigChannel+0x4e4>)
 8006d10:	69fb      	ldr	r3, [r7, #28]
 8006d12:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006d16:	4619      	mov	r1, r3
 8006d18:	4610      	mov	r0, r2
 8006d1a:	f7fe ffd6 	bl	8005cca <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006d1e:	4b21      	ldr	r3, [pc, #132]	@ (8006da4 <HAL_ADC_ConfigChannel+0x4f0>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	099b      	lsrs	r3, r3, #6
 8006d24:	4a20      	ldr	r2, [pc, #128]	@ (8006da8 <HAL_ADC_ConfigChannel+0x4f4>)
 8006d26:	fba2 2303 	umull	r2, r3, r2, r3
 8006d2a:	099b      	lsrs	r3, r3, #6
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	005b      	lsls	r3, r3, #1
 8006d30:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006d32:	e002      	b.n	8006d3a <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	3b01      	subs	r3, #1
 8006d38:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d1f9      	bne.n	8006d34 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006d40:	e08f      	b.n	8006e62 <HAL_ADC_ConfigChannel+0x5ae>
 8006d42:	bf00      	nop
 8006d44:	47ff0000 	.word	0x47ff0000
 8006d48:	40022000 	.word	0x40022000
 8006d4c:	04300002 	.word	0x04300002
 8006d50:	08600004 	.word	0x08600004
 8006d54:	0c900008 	.word	0x0c900008
 8006d58:	10c00010 	.word	0x10c00010
 8006d5c:	14f00020 	.word	0x14f00020
 8006d60:	2a000400 	.word	0x2a000400
 8006d64:	2e300800 	.word	0x2e300800
 8006d68:	32601000 	.word	0x32601000
 8006d6c:	43210000 	.word	0x43210000
 8006d70:	4b840000 	.word	0x4b840000
 8006d74:	4fb80000 	.word	0x4fb80000
 8006d78:	47520000 	.word	0x47520000
 8006d7c:	36902000 	.word	0x36902000
 8006d80:	25b00200 	.word	0x25b00200
 8006d84:	21800100 	.word	0x21800100
 8006d88:	1d500080 	.word	0x1d500080
 8006d8c:	19200040 	.word	0x19200040
 8006d90:	40022100 	.word	0x40022100
 8006d94:	40022300 	.word	0x40022300
 8006d98:	58026300 	.word	0x58026300
 8006d9c:	58026000 	.word	0x58026000
 8006da0:	cb840000 	.word	0xcb840000
 8006da4:	24000040 	.word	0x24000040
 8006da8:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a31      	ldr	r2, [pc, #196]	@ (8006e78 <HAL_ADC_ConfigChannel+0x5c4>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d11e      	bne.n	8006df4 <HAL_ADC_ConfigChannel+0x540>
 8006db6:	69fb      	ldr	r3, [r7, #28]
 8006db8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d119      	bne.n	8006df4 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a2d      	ldr	r2, [pc, #180]	@ (8006e7c <HAL_ADC_ConfigChannel+0x5c8>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d14b      	bne.n	8006e62 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a2c      	ldr	r2, [pc, #176]	@ (8006e80 <HAL_ADC_ConfigChannel+0x5cc>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d004      	beq.n	8006dde <HAL_ADC_ConfigChannel+0x52a>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a2a      	ldr	r2, [pc, #168]	@ (8006e84 <HAL_ADC_ConfigChannel+0x5d0>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d101      	bne.n	8006de2 <HAL_ADC_ConfigChannel+0x52e>
 8006dde:	4a2a      	ldr	r2, [pc, #168]	@ (8006e88 <HAL_ADC_ConfigChannel+0x5d4>)
 8006de0:	e000      	b.n	8006de4 <HAL_ADC_ConfigChannel+0x530>
 8006de2:	4a2a      	ldr	r2, [pc, #168]	@ (8006e8c <HAL_ADC_ConfigChannel+0x5d8>)
 8006de4:	69fb      	ldr	r3, [r7, #28]
 8006de6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006dea:	4619      	mov	r1, r3
 8006dec:	4610      	mov	r0, r2
 8006dee:	f7fe ff6c 	bl	8005cca <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006df2:	e036      	b.n	8006e62 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a25      	ldr	r2, [pc, #148]	@ (8006e90 <HAL_ADC_ConfigChannel+0x5dc>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d131      	bne.n	8006e62 <HAL_ADC_ConfigChannel+0x5ae>
 8006dfe:	69fb      	ldr	r3, [r7, #28]
 8006e00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d12c      	bne.n	8006e62 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a1b      	ldr	r2, [pc, #108]	@ (8006e7c <HAL_ADC_ConfigChannel+0x5c8>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d127      	bne.n	8006e62 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a1a      	ldr	r2, [pc, #104]	@ (8006e80 <HAL_ADC_ConfigChannel+0x5cc>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d004      	beq.n	8006e26 <HAL_ADC_ConfigChannel+0x572>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a18      	ldr	r2, [pc, #96]	@ (8006e84 <HAL_ADC_ConfigChannel+0x5d0>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d101      	bne.n	8006e2a <HAL_ADC_ConfigChannel+0x576>
 8006e26:	4a18      	ldr	r2, [pc, #96]	@ (8006e88 <HAL_ADC_ConfigChannel+0x5d4>)
 8006e28:	e000      	b.n	8006e2c <HAL_ADC_ConfigChannel+0x578>
 8006e2a:	4a18      	ldr	r2, [pc, #96]	@ (8006e8c <HAL_ADC_ConfigChannel+0x5d8>)
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006e32:	4619      	mov	r1, r3
 8006e34:	4610      	mov	r0, r2
 8006e36:	f7fe ff48 	bl	8005cca <LL_ADC_SetCommonPathInternalCh>
 8006e3a:	e012      	b.n	8006e62 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e40:	f043 0220 	orr.w	r2, r3, #32
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006e4e:	e008      	b.n	8006e62 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e54:	f043 0220 	orr.w	r2, r3, #32
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006e6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3734      	adds	r7, #52	@ 0x34
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd90      	pop	{r4, r7, pc}
 8006e76:	bf00      	nop
 8006e78:	c7520000 	.word	0xc7520000
 8006e7c:	58026000 	.word	0x58026000
 8006e80:	40022000 	.word	0x40022000
 8006e84:	40022100 	.word	0x40022100
 8006e88:	40022300 	.word	0x40022300
 8006e8c:	58026300 	.word	0x58026300
 8006e90:	cfb80000 	.word	0xcfb80000

08006e94 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b088      	sub	sp, #32
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f7ff f924 	bl	80060f8 <LL_ADC_REG_IsConversionOngoing>
 8006eb0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f7ff f946 	bl	8006148 <LL_ADC_INJ_IsConversionOngoing>
 8006ebc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d103      	bne.n	8006ecc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	f000 8098 	beq.w	8006ffc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d02a      	beq.n	8006f30 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	7d5b      	ldrb	r3, [r3, #21]
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d126      	bne.n	8006f30 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	7d1b      	ldrb	r3, [r3, #20]
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d122      	bne.n	8006f30 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8006eea:	2301      	movs	r3, #1
 8006eec:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006eee:	e014      	b.n	8006f1a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8006ef0:	69fb      	ldr	r3, [r7, #28]
 8006ef2:	4a45      	ldr	r2, [pc, #276]	@ (8007008 <ADC_ConversionStop+0x174>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d90d      	bls.n	8006f14 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006efc:	f043 0210 	orr.w	r2, r3, #16
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f08:	f043 0201 	orr.w	r2, r3, #1
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8006f10:	2301      	movs	r3, #1
 8006f12:	e074      	b.n	8006ffe <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8006f14:	69fb      	ldr	r3, [r7, #28]
 8006f16:	3301      	adds	r3, #1
 8006f18:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f24:	2b40      	cmp	r3, #64	@ 0x40
 8006f26:	d1e3      	bne.n	8006ef0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2240      	movs	r2, #64	@ 0x40
 8006f2e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8006f30:	69bb      	ldr	r3, [r7, #24]
 8006f32:	2b02      	cmp	r3, #2
 8006f34:	d014      	beq.n	8006f60 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f7ff f8dc 	bl	80060f8 <LL_ADC_REG_IsConversionOngoing>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d00c      	beq.n	8006f60 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f7ff f899 	bl	8006082 <LL_ADC_IsDisableOngoing>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d104      	bne.n	8006f60 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f7ff f8b8 	bl	80060d0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8006f60:	69bb      	ldr	r3, [r7, #24]
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d014      	beq.n	8006f90 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f7ff f8ec 	bl	8006148 <LL_ADC_INJ_IsConversionOngoing>
 8006f70:	4603      	mov	r3, r0
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00c      	beq.n	8006f90 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7ff f881 	bl	8006082 <LL_ADC_IsDisableOngoing>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d104      	bne.n	8006f90 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f7ff f8c8 	bl	8006120 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8006f90:	69bb      	ldr	r3, [r7, #24]
 8006f92:	2b02      	cmp	r3, #2
 8006f94:	d005      	beq.n	8006fa2 <ADC_ConversionStop+0x10e>
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	2b03      	cmp	r3, #3
 8006f9a:	d105      	bne.n	8006fa8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8006f9c:	230c      	movs	r3, #12
 8006f9e:	617b      	str	r3, [r7, #20]
        break;
 8006fa0:	e005      	b.n	8006fae <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8006fa2:	2308      	movs	r3, #8
 8006fa4:	617b      	str	r3, [r7, #20]
        break;
 8006fa6:	e002      	b.n	8006fae <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8006fa8:	2304      	movs	r3, #4
 8006faa:	617b      	str	r3, [r7, #20]
        break;
 8006fac:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8006fae:	f7fe fe3d 	bl	8005c2c <HAL_GetTick>
 8006fb2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006fb4:	e01b      	b.n	8006fee <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006fb6:	f7fe fe39 	bl	8005c2c <HAL_GetTick>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	1ad3      	subs	r3, r2, r3
 8006fc0:	2b05      	cmp	r3, #5
 8006fc2:	d914      	bls.n	8006fee <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	689a      	ldr	r2, [r3, #8]
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	4013      	ands	r3, r2
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d00d      	beq.n	8006fee <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fd6:	f043 0210 	orr.w	r2, r3, #16
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fe2:	f043 0201 	orr.w	r2, r3, #1
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e007      	b.n	8006ffe <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	689a      	ldr	r2, [r3, #8]
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	4013      	ands	r3, r2
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d1dc      	bne.n	8006fb6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8006ffc:	2300      	movs	r3, #0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3720      	adds	r7, #32
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
 8007006:	bf00      	nop
 8007008:	000cdbff 	.word	0x000cdbff

0800700c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4618      	mov	r0, r3
 800701a:	f7ff f81f 	bl	800605c <LL_ADC_IsEnabled>
 800701e:	4603      	mov	r3, r0
 8007020:	2b00      	cmp	r3, #0
 8007022:	d16e      	bne.n	8007102 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	689a      	ldr	r2, [r3, #8]
 800702a:	4b38      	ldr	r3, [pc, #224]	@ (800710c <ADC_Enable+0x100>)
 800702c:	4013      	ands	r3, r2
 800702e:	2b00      	cmp	r3, #0
 8007030:	d00d      	beq.n	800704e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007036:	f043 0210 	orr.w	r2, r3, #16
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007042:	f043 0201 	orr.w	r2, r3, #1
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e05a      	b.n	8007104 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4618      	mov	r0, r3
 8007054:	f7fe ffda 	bl	800600c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007058:	f7fe fde8 	bl	8005c2c <HAL_GetTick>
 800705c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a2b      	ldr	r2, [pc, #172]	@ (8007110 <ADC_Enable+0x104>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d004      	beq.n	8007072 <ADC_Enable+0x66>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a29      	ldr	r2, [pc, #164]	@ (8007114 <ADC_Enable+0x108>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d101      	bne.n	8007076 <ADC_Enable+0x6a>
 8007072:	4b29      	ldr	r3, [pc, #164]	@ (8007118 <ADC_Enable+0x10c>)
 8007074:	e000      	b.n	8007078 <ADC_Enable+0x6c>
 8007076:	4b29      	ldr	r3, [pc, #164]	@ (800711c <ADC_Enable+0x110>)
 8007078:	4618      	mov	r0, r3
 800707a:	f7fe ff5d 	bl	8005f38 <LL_ADC_GetMultimode>
 800707e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a23      	ldr	r2, [pc, #140]	@ (8007114 <ADC_Enable+0x108>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d002      	beq.n	8007090 <ADC_Enable+0x84>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	e000      	b.n	8007092 <ADC_Enable+0x86>
 8007090:	4b1f      	ldr	r3, [pc, #124]	@ (8007110 <ADC_Enable+0x104>)
 8007092:	687a      	ldr	r2, [r7, #4]
 8007094:	6812      	ldr	r2, [r2, #0]
 8007096:	4293      	cmp	r3, r2
 8007098:	d02c      	beq.n	80070f4 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d130      	bne.n	8007102 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80070a0:	e028      	b.n	80070f4 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4618      	mov	r0, r3
 80070a8:	f7fe ffd8 	bl	800605c <LL_ADC_IsEnabled>
 80070ac:	4603      	mov	r3, r0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d104      	bne.n	80070bc <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4618      	mov	r0, r3
 80070b8:	f7fe ffa8 	bl	800600c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80070bc:	f7fe fdb6 	bl	8005c2c <HAL_GetTick>
 80070c0:	4602      	mov	r2, r0
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	1ad3      	subs	r3, r2, r3
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d914      	bls.n	80070f4 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 0301 	and.w	r3, r3, #1
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	d00d      	beq.n	80070f4 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070dc:	f043 0210 	orr.w	r2, r3, #16
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070e8:	f043 0201 	orr.w	r2, r3, #1
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	e007      	b.n	8007104 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f003 0301 	and.w	r3, r3, #1
 80070fe:	2b01      	cmp	r3, #1
 8007100:	d1cf      	bne.n	80070a2 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007102:	2300      	movs	r3, #0
}
 8007104:	4618      	mov	r0, r3
 8007106:	3710      	adds	r7, #16
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}
 800710c:	8000003f 	.word	0x8000003f
 8007110:	40022000 	.word	0x40022000
 8007114:	40022100 	.word	0x40022100
 8007118:	40022300 	.word	0x40022300
 800711c:	58026300 	.word	0x58026300

08007120 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4618      	mov	r0, r3
 800712e:	f7fe ffa8 	bl	8006082 <LL_ADC_IsDisableOngoing>
 8007132:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4618      	mov	r0, r3
 800713a:	f7fe ff8f 	bl	800605c <LL_ADC_IsEnabled>
 800713e:	4603      	mov	r3, r0
 8007140:	2b00      	cmp	r3, #0
 8007142:	d047      	beq.n	80071d4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d144      	bne.n	80071d4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	f003 030d 	and.w	r3, r3, #13
 8007154:	2b01      	cmp	r3, #1
 8007156:	d10c      	bne.n	8007172 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4618      	mov	r0, r3
 800715e:	f7fe ff69 	bl	8006034 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2203      	movs	r2, #3
 8007168:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800716a:	f7fe fd5f 	bl	8005c2c <HAL_GetTick>
 800716e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007170:	e029      	b.n	80071c6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007176:	f043 0210 	orr.w	r2, r3, #16
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007182:	f043 0201 	orr.w	r2, r3, #1
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e023      	b.n	80071d6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800718e:	f7fe fd4d 	bl	8005c2c <HAL_GetTick>
 8007192:	4602      	mov	r2, r0
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	2b02      	cmp	r3, #2
 800719a:	d914      	bls.n	80071c6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f003 0301 	and.w	r3, r3, #1
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d00d      	beq.n	80071c6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ae:	f043 0210 	orr.w	r2, r3, #16
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071ba:	f043 0201 	orr.w	r2, r3, #1
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e007      	b.n	80071d6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	f003 0301 	and.w	r3, r3, #1
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d1dc      	bne.n	800718e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80071d4:	2300      	movs	r3, #0
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3710      	adds	r7, #16
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
	...

080071e0 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a7a      	ldr	r2, [pc, #488]	@ (80073d8 <ADC_ConfigureBoostMode+0x1f8>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d004      	beq.n	80071fc <ADC_ConfigureBoostMode+0x1c>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a79      	ldr	r2, [pc, #484]	@ (80073dc <ADC_ConfigureBoostMode+0x1fc>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d109      	bne.n	8007210 <ADC_ConfigureBoostMode+0x30>
 80071fc:	4b78      	ldr	r3, [pc, #480]	@ (80073e0 <ADC_ConfigureBoostMode+0x200>)
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007204:	2b00      	cmp	r3, #0
 8007206:	bf14      	ite	ne
 8007208:	2301      	movne	r3, #1
 800720a:	2300      	moveq	r3, #0
 800720c:	b2db      	uxtb	r3, r3
 800720e:	e008      	b.n	8007222 <ADC_ConfigureBoostMode+0x42>
 8007210:	4b74      	ldr	r3, [pc, #464]	@ (80073e4 <ADC_ConfigureBoostMode+0x204>)
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007218:	2b00      	cmp	r3, #0
 800721a:	bf14      	ite	ne
 800721c:	2301      	movne	r3, #1
 800721e:	2300      	moveq	r3, #0
 8007220:	b2db      	uxtb	r3, r3
 8007222:	2b00      	cmp	r3, #0
 8007224:	d01c      	beq.n	8007260 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8007226:	f004 fe93 	bl	800bf50 <HAL_RCC_GetHCLKFreq>
 800722a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007234:	d010      	beq.n	8007258 <ADC_ConfigureBoostMode+0x78>
 8007236:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800723a:	d873      	bhi.n	8007324 <ADC_ConfigureBoostMode+0x144>
 800723c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007240:	d002      	beq.n	8007248 <ADC_ConfigureBoostMode+0x68>
 8007242:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007246:	d16d      	bne.n	8007324 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	0c1b      	lsrs	r3, r3, #16
 800724e:	68fa      	ldr	r2, [r7, #12]
 8007250:	fbb2 f3f3 	udiv	r3, r2, r3
 8007254:	60fb      	str	r3, [r7, #12]
        break;
 8007256:	e068      	b.n	800732a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	089b      	lsrs	r3, r3, #2
 800725c:	60fb      	str	r3, [r7, #12]
        break;
 800725e:	e064      	b.n	800732a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007260:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007264:	f04f 0100 	mov.w	r1, #0
 8007268:	f006 f8d8 	bl	800d41c <HAL_RCCEx_GetPeriphCLKFreq>
 800726c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8007276:	d051      	beq.n	800731c <ADC_ConfigureBoostMode+0x13c>
 8007278:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800727c:	d854      	bhi.n	8007328 <ADC_ConfigureBoostMode+0x148>
 800727e:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8007282:	d047      	beq.n	8007314 <ADC_ConfigureBoostMode+0x134>
 8007284:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8007288:	d84e      	bhi.n	8007328 <ADC_ConfigureBoostMode+0x148>
 800728a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800728e:	d03d      	beq.n	800730c <ADC_ConfigureBoostMode+0x12c>
 8007290:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8007294:	d848      	bhi.n	8007328 <ADC_ConfigureBoostMode+0x148>
 8007296:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800729a:	d033      	beq.n	8007304 <ADC_ConfigureBoostMode+0x124>
 800729c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80072a0:	d842      	bhi.n	8007328 <ADC_ConfigureBoostMode+0x148>
 80072a2:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80072a6:	d029      	beq.n	80072fc <ADC_ConfigureBoostMode+0x11c>
 80072a8:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80072ac:	d83c      	bhi.n	8007328 <ADC_ConfigureBoostMode+0x148>
 80072ae:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80072b2:	d01a      	beq.n	80072ea <ADC_ConfigureBoostMode+0x10a>
 80072b4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80072b8:	d836      	bhi.n	8007328 <ADC_ConfigureBoostMode+0x148>
 80072ba:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80072be:	d014      	beq.n	80072ea <ADC_ConfigureBoostMode+0x10a>
 80072c0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80072c4:	d830      	bhi.n	8007328 <ADC_ConfigureBoostMode+0x148>
 80072c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072ca:	d00e      	beq.n	80072ea <ADC_ConfigureBoostMode+0x10a>
 80072cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072d0:	d82a      	bhi.n	8007328 <ADC_ConfigureBoostMode+0x148>
 80072d2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80072d6:	d008      	beq.n	80072ea <ADC_ConfigureBoostMode+0x10a>
 80072d8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80072dc:	d824      	bhi.n	8007328 <ADC_ConfigureBoostMode+0x148>
 80072de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80072e2:	d002      	beq.n	80072ea <ADC_ConfigureBoostMode+0x10a>
 80072e4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80072e8:	d11e      	bne.n	8007328 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	0c9b      	lsrs	r3, r3, #18
 80072f0:	005b      	lsls	r3, r3, #1
 80072f2:	68fa      	ldr	r2, [r7, #12]
 80072f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80072f8:	60fb      	str	r3, [r7, #12]
        break;
 80072fa:	e016      	b.n	800732a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	091b      	lsrs	r3, r3, #4
 8007300:	60fb      	str	r3, [r7, #12]
        break;
 8007302:	e012      	b.n	800732a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	095b      	lsrs	r3, r3, #5
 8007308:	60fb      	str	r3, [r7, #12]
        break;
 800730a:	e00e      	b.n	800732a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	099b      	lsrs	r3, r3, #6
 8007310:	60fb      	str	r3, [r7, #12]
        break;
 8007312:	e00a      	b.n	800732a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	09db      	lsrs	r3, r3, #7
 8007318:	60fb      	str	r3, [r7, #12]
        break;
 800731a:	e006      	b.n	800732a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	0a1b      	lsrs	r3, r3, #8
 8007320:	60fb      	str	r3, [r7, #12]
        break;
 8007322:	e002      	b.n	800732a <ADC_ConfigureBoostMode+0x14a>
        break;
 8007324:	bf00      	nop
 8007326:	e000      	b.n	800732a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8007328:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800732a:	f7fe fcaf 	bl	8005c8c <HAL_GetREVID>
 800732e:	4603      	mov	r3, r0
 8007330:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007334:	4293      	cmp	r3, r2
 8007336:	d815      	bhi.n	8007364 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	4a2b      	ldr	r2, [pc, #172]	@ (80073e8 <ADC_ConfigureBoostMode+0x208>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d908      	bls.n	8007352 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	689a      	ldr	r2, [r3, #8]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800734e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8007350:	e03e      	b.n	80073d0 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	689a      	ldr	r2, [r3, #8]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007360:	609a      	str	r2, [r3, #8]
}
 8007362:	e035      	b.n	80073d0 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	085b      	lsrs	r3, r3, #1
 8007368:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	4a1f      	ldr	r2, [pc, #124]	@ (80073ec <ADC_ConfigureBoostMode+0x20c>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d808      	bhi.n	8007384 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	689a      	ldr	r2, [r3, #8]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007380:	609a      	str	r2, [r3, #8]
}
 8007382:	e025      	b.n	80073d0 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	4a1a      	ldr	r2, [pc, #104]	@ (80073f0 <ADC_ConfigureBoostMode+0x210>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d80a      	bhi.n	80073a2 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800739e:	609a      	str	r2, [r3, #8]
}
 80073a0:	e016      	b.n	80073d0 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	4a13      	ldr	r2, [pc, #76]	@ (80073f4 <ADC_ConfigureBoostMode+0x214>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d80a      	bhi.n	80073c0 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	689b      	ldr	r3, [r3, #8]
 80073b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073bc:	609a      	str	r2, [r3, #8]
}
 80073be:	e007      	b.n	80073d0 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	689a      	ldr	r2, [r3, #8]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80073ce:	609a      	str	r2, [r3, #8]
}
 80073d0:	bf00      	nop
 80073d2:	3710      	adds	r7, #16
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	40022000 	.word	0x40022000
 80073dc:	40022100 	.word	0x40022100
 80073e0:	40022300 	.word	0x40022300
 80073e4:	58026300 	.word	0x58026300
 80073e8:	01312d00 	.word	0x01312d00
 80073ec:	005f5e10 	.word	0x005f5e10
 80073f0:	00bebc20 	.word	0x00bebc20
 80073f4:	017d7840 	.word	0x017d7840

080073f8 <LL_ADC_IsEnabled>:
{
 80073f8:	b480      	push	{r7}
 80073fa:	b083      	sub	sp, #12
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	f003 0301 	and.w	r3, r3, #1
 8007408:	2b01      	cmp	r3, #1
 800740a:	d101      	bne.n	8007410 <LL_ADC_IsEnabled+0x18>
 800740c:	2301      	movs	r3, #1
 800740e:	e000      	b.n	8007412 <LL_ADC_IsEnabled+0x1a>
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	370c      	adds	r7, #12
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr
	...

08007420 <LL_ADC_StartCalibration>:
{
 8007420:	b480      	push	{r7}
 8007422:	b085      	sub	sp, #20
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	689a      	ldr	r2, [r3, #8]
 8007430:	4b09      	ldr	r3, [pc, #36]	@ (8007458 <LL_ADC_StartCalibration+0x38>)
 8007432:	4013      	ands	r3, r2
 8007434:	68ba      	ldr	r2, [r7, #8]
 8007436:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 800743a:	687a      	ldr	r2, [r7, #4]
 800743c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007440:	430a      	orrs	r2, r1
 8007442:	4313      	orrs	r3, r2
 8007444:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	609a      	str	r2, [r3, #8]
}
 800744c:	bf00      	nop
 800744e:	3714      	adds	r7, #20
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr
 8007458:	3ffeffc0 	.word	0x3ffeffc0

0800745c <LL_ADC_IsCalibrationOnGoing>:
{
 800745c:	b480      	push	{r7}
 800745e:	b083      	sub	sp, #12
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800746c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007470:	d101      	bne.n	8007476 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8007472:	2301      	movs	r3, #1
 8007474:	e000      	b.n	8007478 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007476:	2300      	movs	r3, #0
}
 8007478:	4618      	mov	r0, r3
 800747a:	370c      	adds	r7, #12
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr

08007484 <LL_ADC_REG_IsConversionOngoing>:
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	f003 0304 	and.w	r3, r3, #4
 8007494:	2b04      	cmp	r3, #4
 8007496:	d101      	bne.n	800749c <LL_ADC_REG_IsConversionOngoing+0x18>
 8007498:	2301      	movs	r3, #1
 800749a:	e000      	b.n	800749e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800749c:	2300      	movs	r3, #0
}
 800749e:	4618      	mov	r0, r3
 80074a0:	370c      	adds	r7, #12
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
	...

080074ac <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	60f8      	str	r0, [r7, #12]
 80074b4:	60b9      	str	r1, [r7, #8]
 80074b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80074b8:	2300      	movs	r3, #0
 80074ba:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d101      	bne.n	80074ca <HAL_ADCEx_Calibration_Start+0x1e>
 80074c6:	2302      	movs	r3, #2
 80074c8:	e04c      	b.n	8007564 <HAL_ADCEx_Calibration_Start+0xb8>
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2201      	movs	r2, #1
 80074ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	f7ff fe24 	bl	8007120 <ADC_Disable>
 80074d8:	4603      	mov	r3, r0
 80074da:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80074dc:	7dfb      	ldrb	r3, [r7, #23]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d135      	bne.n	800754e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80074e6:	4b21      	ldr	r3, [pc, #132]	@ (800756c <HAL_ADCEx_Calibration_Start+0xc0>)
 80074e8:	4013      	ands	r3, r2
 80074ea:	f043 0202 	orr.w	r2, r3, #2
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	68b9      	ldr	r1, [r7, #8]
 80074fa:	4618      	mov	r0, r3
 80074fc:	f7ff ff90 	bl	8007420 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007500:	e014      	b.n	800752c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	3301      	adds	r3, #1
 8007506:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	4a19      	ldr	r2, [pc, #100]	@ (8007570 <HAL_ADCEx_Calibration_Start+0xc4>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d30d      	bcc.n	800752c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007514:	f023 0312 	bic.w	r3, r3, #18
 8007518:	f043 0210 	orr.w	r2, r3, #16
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2200      	movs	r2, #0
 8007524:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8007528:	2301      	movs	r3, #1
 800752a:	e01b      	b.n	8007564 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4618      	mov	r0, r3
 8007532:	f7ff ff93 	bl	800745c <LL_ADC_IsCalibrationOnGoing>
 8007536:	4603      	mov	r3, r0
 8007538:	2b00      	cmp	r3, #0
 800753a:	d1e2      	bne.n	8007502 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007540:	f023 0303 	bic.w	r3, r3, #3
 8007544:	f043 0201 	orr.w	r2, r3, #1
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	655a      	str	r2, [r3, #84]	@ 0x54
 800754c:	e005      	b.n	800755a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007552:	f043 0210 	orr.w	r2, r3, #16
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8007562:	7dfb      	ldrb	r3, [r7, #23]
}
 8007564:	4618      	mov	r0, r3
 8007566:	3718      	adds	r7, #24
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}
 800756c:	ffffeefd 	.word	0xffffeefd
 8007570:	25c3f800 	.word	0x25c3f800

08007574 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8007574:	b590      	push	{r4, r7, lr}
 8007576:	b09f      	sub	sp, #124	@ 0x7c
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800757e:	2300      	movs	r3, #0
 8007580:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800758a:	2b01      	cmp	r3, #1
 800758c:	d101      	bne.n	8007592 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800758e:	2302      	movs	r3, #2
 8007590:	e0be      	b.n	8007710 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2201      	movs	r2, #1
 8007596:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800759a:	2300      	movs	r3, #0
 800759c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800759e:	2300      	movs	r3, #0
 80075a0:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a5c      	ldr	r2, [pc, #368]	@ (8007718 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d102      	bne.n	80075b2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80075ac:	4b5b      	ldr	r3, [pc, #364]	@ (800771c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80075ae:	60bb      	str	r3, [r7, #8]
 80075b0:	e001      	b.n	80075b6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80075b2:	2300      	movs	r3, #0
 80075b4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d10b      	bne.n	80075d4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075c0:	f043 0220 	orr.w	r2, r3, #32
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80075d0:	2301      	movs	r3, #1
 80075d2:	e09d      	b.n	8007710 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	4618      	mov	r0, r3
 80075d8:	f7ff ff54 	bl	8007484 <LL_ADC_REG_IsConversionOngoing>
 80075dc:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4618      	mov	r0, r3
 80075e4:	f7ff ff4e 	bl	8007484 <LL_ADC_REG_IsConversionOngoing>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d17f      	bne.n	80076ee <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80075ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d17c      	bne.n	80076ee <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a47      	ldr	r2, [pc, #284]	@ (8007718 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d004      	beq.n	8007608 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a46      	ldr	r2, [pc, #280]	@ (800771c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d101      	bne.n	800760c <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8007608:	4b45      	ldr	r3, [pc, #276]	@ (8007720 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800760a:	e000      	b.n	800760e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 800760c:	4b45      	ldr	r3, [pc, #276]	@ (8007724 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800760e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d039      	beq.n	800768c <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8007618:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	431a      	orrs	r2, r3
 8007626:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007628:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a3a      	ldr	r2, [pc, #232]	@ (8007718 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d004      	beq.n	800763e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a38      	ldr	r2, [pc, #224]	@ (800771c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d10e      	bne.n	800765c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800763e:	4836      	ldr	r0, [pc, #216]	@ (8007718 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007640:	f7ff feda 	bl	80073f8 <LL_ADC_IsEnabled>
 8007644:	4604      	mov	r4, r0
 8007646:	4835      	ldr	r0, [pc, #212]	@ (800771c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007648:	f7ff fed6 	bl	80073f8 <LL_ADC_IsEnabled>
 800764c:	4603      	mov	r3, r0
 800764e:	4323      	orrs	r3, r4
 8007650:	2b00      	cmp	r3, #0
 8007652:	bf0c      	ite	eq
 8007654:	2301      	moveq	r3, #1
 8007656:	2300      	movne	r3, #0
 8007658:	b2db      	uxtb	r3, r3
 800765a:	e008      	b.n	800766e <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 800765c:	4832      	ldr	r0, [pc, #200]	@ (8007728 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800765e:	f7ff fecb 	bl	80073f8 <LL_ADC_IsEnabled>
 8007662:	4603      	mov	r3, r0
 8007664:	2b00      	cmp	r3, #0
 8007666:	bf0c      	ite	eq
 8007668:	2301      	moveq	r3, #1
 800766a:	2300      	movne	r3, #0
 800766c:	b2db      	uxtb	r3, r3
 800766e:	2b00      	cmp	r3, #0
 8007670:	d047      	beq.n	8007702 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007672:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007674:	689a      	ldr	r2, [r3, #8]
 8007676:	4b2d      	ldr	r3, [pc, #180]	@ (800772c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007678:	4013      	ands	r3, r2
 800767a:	683a      	ldr	r2, [r7, #0]
 800767c:	6811      	ldr	r1, [r2, #0]
 800767e:	683a      	ldr	r2, [r7, #0]
 8007680:	6892      	ldr	r2, [r2, #8]
 8007682:	430a      	orrs	r2, r1
 8007684:	431a      	orrs	r2, r3
 8007686:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007688:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800768a:	e03a      	b.n	8007702 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800768c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007694:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007696:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a1e      	ldr	r2, [pc, #120]	@ (8007718 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d004      	beq.n	80076ac <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a1d      	ldr	r2, [pc, #116]	@ (800771c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d10e      	bne.n	80076ca <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80076ac:	481a      	ldr	r0, [pc, #104]	@ (8007718 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80076ae:	f7ff fea3 	bl	80073f8 <LL_ADC_IsEnabled>
 80076b2:	4604      	mov	r4, r0
 80076b4:	4819      	ldr	r0, [pc, #100]	@ (800771c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80076b6:	f7ff fe9f 	bl	80073f8 <LL_ADC_IsEnabled>
 80076ba:	4603      	mov	r3, r0
 80076bc:	4323      	orrs	r3, r4
 80076be:	2b00      	cmp	r3, #0
 80076c0:	bf0c      	ite	eq
 80076c2:	2301      	moveq	r3, #1
 80076c4:	2300      	movne	r3, #0
 80076c6:	b2db      	uxtb	r3, r3
 80076c8:	e008      	b.n	80076dc <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80076ca:	4817      	ldr	r0, [pc, #92]	@ (8007728 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80076cc:	f7ff fe94 	bl	80073f8 <LL_ADC_IsEnabled>
 80076d0:	4603      	mov	r3, r0
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	bf0c      	ite	eq
 80076d6:	2301      	moveq	r3, #1
 80076d8:	2300      	movne	r3, #0
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d010      	beq.n	8007702 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80076e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076e2:	689a      	ldr	r2, [r3, #8]
 80076e4:	4b11      	ldr	r3, [pc, #68]	@ (800772c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80076e6:	4013      	ands	r3, r2
 80076e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80076ea:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80076ec:	e009      	b.n	8007702 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076f2:	f043 0220 	orr.w	r2, r3, #32
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80076fa:	2301      	movs	r3, #1
 80076fc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8007700:	e000      	b.n	8007704 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007702:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800770c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8007710:	4618      	mov	r0, r3
 8007712:	377c      	adds	r7, #124	@ 0x7c
 8007714:	46bd      	mov	sp, r7
 8007716:	bd90      	pop	{r4, r7, pc}
 8007718:	40022000 	.word	0x40022000
 800771c:	40022100 	.word	0x40022100
 8007720:	40022300 	.word	0x40022300
 8007724:	58026300 	.word	0x58026300
 8007728:	58026000 	.word	0x58026000
 800772c:	fffff0e0 	.word	0xfffff0e0

08007730 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007730:	b480      	push	{r7}
 8007732:	b085      	sub	sp, #20
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f003 0307 	and.w	r3, r3, #7
 800773e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007740:	4b0b      	ldr	r3, [pc, #44]	@ (8007770 <__NVIC_SetPriorityGrouping+0x40>)
 8007742:	68db      	ldr	r3, [r3, #12]
 8007744:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007746:	68ba      	ldr	r2, [r7, #8]
 8007748:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800774c:	4013      	ands	r3, r2
 800774e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007758:	4b06      	ldr	r3, [pc, #24]	@ (8007774 <__NVIC_SetPriorityGrouping+0x44>)
 800775a:	4313      	orrs	r3, r2
 800775c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800775e:	4a04      	ldr	r2, [pc, #16]	@ (8007770 <__NVIC_SetPriorityGrouping+0x40>)
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	60d3      	str	r3, [r2, #12]
}
 8007764:	bf00      	nop
 8007766:	3714      	adds	r7, #20
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr
 8007770:	e000ed00 	.word	0xe000ed00
 8007774:	05fa0000 	.word	0x05fa0000

08007778 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007778:	b480      	push	{r7}
 800777a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800777c:	4b04      	ldr	r3, [pc, #16]	@ (8007790 <__NVIC_GetPriorityGrouping+0x18>)
 800777e:	68db      	ldr	r3, [r3, #12]
 8007780:	0a1b      	lsrs	r3, r3, #8
 8007782:	f003 0307 	and.w	r3, r3, #7
}
 8007786:	4618      	mov	r0, r3
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr
 8007790:	e000ed00 	.word	0xe000ed00

08007794 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007794:	b480      	push	{r7}
 8007796:	b083      	sub	sp, #12
 8007798:	af00      	add	r7, sp, #0
 800779a:	4603      	mov	r3, r0
 800779c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800779e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	db0b      	blt.n	80077be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80077a6:	88fb      	ldrh	r3, [r7, #6]
 80077a8:	f003 021f 	and.w	r2, r3, #31
 80077ac:	4907      	ldr	r1, [pc, #28]	@ (80077cc <__NVIC_EnableIRQ+0x38>)
 80077ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80077b2:	095b      	lsrs	r3, r3, #5
 80077b4:	2001      	movs	r0, #1
 80077b6:	fa00 f202 	lsl.w	r2, r0, r2
 80077ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80077be:	bf00      	nop
 80077c0:	370c      	adds	r7, #12
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr
 80077ca:	bf00      	nop
 80077cc:	e000e100 	.word	0xe000e100

080077d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b083      	sub	sp, #12
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	4603      	mov	r3, r0
 80077d8:	6039      	str	r1, [r7, #0]
 80077da:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80077dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	db0a      	blt.n	80077fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	b2da      	uxtb	r2, r3
 80077e8:	490c      	ldr	r1, [pc, #48]	@ (800781c <__NVIC_SetPriority+0x4c>)
 80077ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80077ee:	0112      	lsls	r2, r2, #4
 80077f0:	b2d2      	uxtb	r2, r2
 80077f2:	440b      	add	r3, r1
 80077f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80077f8:	e00a      	b.n	8007810 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	b2da      	uxtb	r2, r3
 80077fe:	4908      	ldr	r1, [pc, #32]	@ (8007820 <__NVIC_SetPriority+0x50>)
 8007800:	88fb      	ldrh	r3, [r7, #6]
 8007802:	f003 030f 	and.w	r3, r3, #15
 8007806:	3b04      	subs	r3, #4
 8007808:	0112      	lsls	r2, r2, #4
 800780a:	b2d2      	uxtb	r2, r2
 800780c:	440b      	add	r3, r1
 800780e:	761a      	strb	r2, [r3, #24]
}
 8007810:	bf00      	nop
 8007812:	370c      	adds	r7, #12
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr
 800781c:	e000e100 	.word	0xe000e100
 8007820:	e000ed00 	.word	0xe000ed00

08007824 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007824:	b480      	push	{r7}
 8007826:	b089      	sub	sp, #36	@ 0x24
 8007828:	af00      	add	r7, sp, #0
 800782a:	60f8      	str	r0, [r7, #12]
 800782c:	60b9      	str	r1, [r7, #8]
 800782e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f003 0307 	and.w	r3, r3, #7
 8007836:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007838:	69fb      	ldr	r3, [r7, #28]
 800783a:	f1c3 0307 	rsb	r3, r3, #7
 800783e:	2b04      	cmp	r3, #4
 8007840:	bf28      	it	cs
 8007842:	2304      	movcs	r3, #4
 8007844:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007846:	69fb      	ldr	r3, [r7, #28]
 8007848:	3304      	adds	r3, #4
 800784a:	2b06      	cmp	r3, #6
 800784c:	d902      	bls.n	8007854 <NVIC_EncodePriority+0x30>
 800784e:	69fb      	ldr	r3, [r7, #28]
 8007850:	3b03      	subs	r3, #3
 8007852:	e000      	b.n	8007856 <NVIC_EncodePriority+0x32>
 8007854:	2300      	movs	r3, #0
 8007856:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007858:	f04f 32ff 	mov.w	r2, #4294967295
 800785c:	69bb      	ldr	r3, [r7, #24]
 800785e:	fa02 f303 	lsl.w	r3, r2, r3
 8007862:	43da      	mvns	r2, r3
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	401a      	ands	r2, r3
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800786c:	f04f 31ff 	mov.w	r1, #4294967295
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	fa01 f303 	lsl.w	r3, r1, r3
 8007876:	43d9      	mvns	r1, r3
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800787c:	4313      	orrs	r3, r2
         );
}
 800787e:	4618      	mov	r0, r3
 8007880:	3724      	adds	r7, #36	@ 0x24
 8007882:	46bd      	mov	sp, r7
 8007884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007888:	4770      	bx	lr
	...

0800788c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b082      	sub	sp, #8
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	3b01      	subs	r3, #1
 8007898:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800789c:	d301      	bcc.n	80078a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800789e:	2301      	movs	r3, #1
 80078a0:	e00f      	b.n	80078c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80078a2:	4a0a      	ldr	r2, [pc, #40]	@ (80078cc <SysTick_Config+0x40>)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	3b01      	subs	r3, #1
 80078a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80078aa:	210f      	movs	r1, #15
 80078ac:	f04f 30ff 	mov.w	r0, #4294967295
 80078b0:	f7ff ff8e 	bl	80077d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80078b4:	4b05      	ldr	r3, [pc, #20]	@ (80078cc <SysTick_Config+0x40>)
 80078b6:	2200      	movs	r2, #0
 80078b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80078ba:	4b04      	ldr	r3, [pc, #16]	@ (80078cc <SysTick_Config+0x40>)
 80078bc:	2207      	movs	r2, #7
 80078be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80078c0:	2300      	movs	r3, #0
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3708      	adds	r7, #8
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}
 80078ca:	bf00      	nop
 80078cc:	e000e010 	.word	0xe000e010

080078d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f7ff ff29 	bl	8007730 <__NVIC_SetPriorityGrouping>
}
 80078de:	bf00      	nop
 80078e0:	3708      	adds	r7, #8
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}

080078e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80078e6:	b580      	push	{r7, lr}
 80078e8:	b086      	sub	sp, #24
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	4603      	mov	r3, r0
 80078ee:	60b9      	str	r1, [r7, #8]
 80078f0:	607a      	str	r2, [r7, #4]
 80078f2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80078f4:	f7ff ff40 	bl	8007778 <__NVIC_GetPriorityGrouping>
 80078f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80078fa:	687a      	ldr	r2, [r7, #4]
 80078fc:	68b9      	ldr	r1, [r7, #8]
 80078fe:	6978      	ldr	r0, [r7, #20]
 8007900:	f7ff ff90 	bl	8007824 <NVIC_EncodePriority>
 8007904:	4602      	mov	r2, r0
 8007906:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800790a:	4611      	mov	r1, r2
 800790c:	4618      	mov	r0, r3
 800790e:	f7ff ff5f 	bl	80077d0 <__NVIC_SetPriority>
}
 8007912:	bf00      	nop
 8007914:	3718      	adds	r7, #24
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}

0800791a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800791a:	b580      	push	{r7, lr}
 800791c:	b082      	sub	sp, #8
 800791e:	af00      	add	r7, sp, #0
 8007920:	4603      	mov	r3, r0
 8007922:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007924:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007928:	4618      	mov	r0, r3
 800792a:	f7ff ff33 	bl	8007794 <__NVIC_EnableIRQ>
}
 800792e:	bf00      	nop
 8007930:	3708      	adds	r7, #8
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}

08007936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007936:	b580      	push	{r7, lr}
 8007938:	b082      	sub	sp, #8
 800793a:	af00      	add	r7, sp, #0
 800793c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f7ff ffa4 	bl	800788c <SysTick_Config>
 8007944:	4603      	mov	r3, r0
}
 8007946:	4618      	mov	r0, r3
 8007948:	3708      	adds	r7, #8
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
	...

08007950 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8007950:	b480      	push	{r7}
 8007952:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8007954:	f3bf 8f5f 	dmb	sy
}
 8007958:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800795a:	4b07      	ldr	r3, [pc, #28]	@ (8007978 <HAL_MPU_Disable+0x28>)
 800795c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800795e:	4a06      	ldr	r2, [pc, #24]	@ (8007978 <HAL_MPU_Disable+0x28>)
 8007960:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007964:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8007966:	4b05      	ldr	r3, [pc, #20]	@ (800797c <HAL_MPU_Disable+0x2c>)
 8007968:	2200      	movs	r2, #0
 800796a:	605a      	str	r2, [r3, #4]
}
 800796c:	bf00      	nop
 800796e:	46bd      	mov	sp, r7
 8007970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007974:	4770      	bx	lr
 8007976:	bf00      	nop
 8007978:	e000ed00 	.word	0xe000ed00
 800797c:	e000ed90 	.word	0xe000ed90

08007980 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8007980:	b480      	push	{r7}
 8007982:	b083      	sub	sp, #12
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8007988:	4a0b      	ldr	r2, [pc, #44]	@ (80079b8 <HAL_MPU_Enable+0x38>)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f043 0301 	orr.w	r3, r3, #1
 8007990:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8007992:	4b0a      	ldr	r3, [pc, #40]	@ (80079bc <HAL_MPU_Enable+0x3c>)
 8007994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007996:	4a09      	ldr	r2, [pc, #36]	@ (80079bc <HAL_MPU_Enable+0x3c>)
 8007998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800799c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800799e:	f3bf 8f4f 	dsb	sy
}
 80079a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80079a4:	f3bf 8f6f 	isb	sy
}
 80079a8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80079aa:	bf00      	nop
 80079ac:	370c      	adds	r7, #12
 80079ae:	46bd      	mov	sp, r7
 80079b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b4:	4770      	bx	lr
 80079b6:	bf00      	nop
 80079b8:	e000ed90 	.word	0xe000ed90
 80079bc:	e000ed00 	.word	0xe000ed00

080079c0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b083      	sub	sp, #12
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	785a      	ldrb	r2, [r3, #1]
 80079cc:	4b1b      	ldr	r3, [pc, #108]	@ (8007a3c <HAL_MPU_ConfigRegion+0x7c>)
 80079ce:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80079d0:	4b1a      	ldr	r3, [pc, #104]	@ (8007a3c <HAL_MPU_ConfigRegion+0x7c>)
 80079d2:	691b      	ldr	r3, [r3, #16]
 80079d4:	4a19      	ldr	r2, [pc, #100]	@ (8007a3c <HAL_MPU_ConfigRegion+0x7c>)
 80079d6:	f023 0301 	bic.w	r3, r3, #1
 80079da:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80079dc:	4a17      	ldr	r2, [pc, #92]	@ (8007a3c <HAL_MPU_ConfigRegion+0x7c>)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	7b1b      	ldrb	r3, [r3, #12]
 80079e8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	7adb      	ldrb	r3, [r3, #11]
 80079ee:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80079f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	7a9b      	ldrb	r3, [r3, #10]
 80079f6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80079f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	7b5b      	ldrb	r3, [r3, #13]
 80079fe:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007a00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	7b9b      	ldrb	r3, [r3, #14]
 8007a06:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007a08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	7bdb      	ldrb	r3, [r3, #15]
 8007a0e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007a10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	7a5b      	ldrb	r3, [r3, #9]
 8007a16:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007a18:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	7a1b      	ldrb	r3, [r3, #8]
 8007a1e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007a20:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	7812      	ldrb	r2, [r2, #0]
 8007a26:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007a28:	4a04      	ldr	r2, [pc, #16]	@ (8007a3c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007a2a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007a2c:	6113      	str	r3, [r2, #16]
}
 8007a2e:	bf00      	nop
 8007a30:	370c      	adds	r7, #12
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	e000ed90 	.word	0xe000ed90

08007a40 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b086      	sub	sp, #24
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8007a48:	f7fe f8f0 	bl	8005c2c <HAL_GetTick>
 8007a4c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d101      	bne.n	8007a58 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8007a54:	2301      	movs	r3, #1
 8007a56:	e316      	b.n	8008086 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a66      	ldr	r2, [pc, #408]	@ (8007bf8 <HAL_DMA_Init+0x1b8>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d04a      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a65      	ldr	r2, [pc, #404]	@ (8007bfc <HAL_DMA_Init+0x1bc>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d045      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a63      	ldr	r2, [pc, #396]	@ (8007c00 <HAL_DMA_Init+0x1c0>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d040      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4a62      	ldr	r2, [pc, #392]	@ (8007c04 <HAL_DMA_Init+0x1c4>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d03b      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4a60      	ldr	r2, [pc, #384]	@ (8007c08 <HAL_DMA_Init+0x1c8>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d036      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4a5f      	ldr	r2, [pc, #380]	@ (8007c0c <HAL_DMA_Init+0x1cc>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d031      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	4a5d      	ldr	r2, [pc, #372]	@ (8007c10 <HAL_DMA_Init+0x1d0>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d02c      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4a5c      	ldr	r2, [pc, #368]	@ (8007c14 <HAL_DMA_Init+0x1d4>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d027      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	4a5a      	ldr	r2, [pc, #360]	@ (8007c18 <HAL_DMA_Init+0x1d8>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d022      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4a59      	ldr	r2, [pc, #356]	@ (8007c1c <HAL_DMA_Init+0x1dc>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d01d      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a57      	ldr	r2, [pc, #348]	@ (8007c20 <HAL_DMA_Init+0x1e0>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d018      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a56      	ldr	r2, [pc, #344]	@ (8007c24 <HAL_DMA_Init+0x1e4>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d013      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a54      	ldr	r2, [pc, #336]	@ (8007c28 <HAL_DMA_Init+0x1e8>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d00e      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4a53      	ldr	r2, [pc, #332]	@ (8007c2c <HAL_DMA_Init+0x1ec>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d009      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a51      	ldr	r2, [pc, #324]	@ (8007c30 <HAL_DMA_Init+0x1f0>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d004      	beq.n	8007af8 <HAL_DMA_Init+0xb8>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4a50      	ldr	r2, [pc, #320]	@ (8007c34 <HAL_DMA_Init+0x1f4>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d101      	bne.n	8007afc <HAL_DMA_Init+0xbc>
 8007af8:	2301      	movs	r3, #1
 8007afa:	e000      	b.n	8007afe <HAL_DMA_Init+0xbe>
 8007afc:	2300      	movs	r3, #0
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	f000 813b 	beq.w	8007d7a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2202      	movs	r2, #2
 8007b08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a37      	ldr	r2, [pc, #220]	@ (8007bf8 <HAL_DMA_Init+0x1b8>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d04a      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a36      	ldr	r2, [pc, #216]	@ (8007bfc <HAL_DMA_Init+0x1bc>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d045      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a34      	ldr	r2, [pc, #208]	@ (8007c00 <HAL_DMA_Init+0x1c0>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d040      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a33      	ldr	r2, [pc, #204]	@ (8007c04 <HAL_DMA_Init+0x1c4>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d03b      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a31      	ldr	r2, [pc, #196]	@ (8007c08 <HAL_DMA_Init+0x1c8>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d036      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a30      	ldr	r2, [pc, #192]	@ (8007c0c <HAL_DMA_Init+0x1cc>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d031      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a2e      	ldr	r2, [pc, #184]	@ (8007c10 <HAL_DMA_Init+0x1d0>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d02c      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a2d      	ldr	r2, [pc, #180]	@ (8007c14 <HAL_DMA_Init+0x1d4>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d027      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a2b      	ldr	r2, [pc, #172]	@ (8007c18 <HAL_DMA_Init+0x1d8>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d022      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a2a      	ldr	r2, [pc, #168]	@ (8007c1c <HAL_DMA_Init+0x1dc>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d01d      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a28      	ldr	r2, [pc, #160]	@ (8007c20 <HAL_DMA_Init+0x1e0>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d018      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a27      	ldr	r2, [pc, #156]	@ (8007c24 <HAL_DMA_Init+0x1e4>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d013      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a25      	ldr	r2, [pc, #148]	@ (8007c28 <HAL_DMA_Init+0x1e8>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d00e      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a24      	ldr	r2, [pc, #144]	@ (8007c2c <HAL_DMA_Init+0x1ec>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d009      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a22      	ldr	r2, [pc, #136]	@ (8007c30 <HAL_DMA_Init+0x1f0>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d004      	beq.n	8007bb4 <HAL_DMA_Init+0x174>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a21      	ldr	r2, [pc, #132]	@ (8007c34 <HAL_DMA_Init+0x1f4>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d108      	bne.n	8007bc6 <HAL_DMA_Init+0x186>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f022 0201 	bic.w	r2, r2, #1
 8007bc2:	601a      	str	r2, [r3, #0]
 8007bc4:	e007      	b.n	8007bd6 <HAL_DMA_Init+0x196>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	681a      	ldr	r2, [r3, #0]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f022 0201 	bic.w	r2, r2, #1
 8007bd4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007bd6:	e02f      	b.n	8007c38 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007bd8:	f7fe f828 	bl	8005c2c <HAL_GetTick>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	1ad3      	subs	r3, r2, r3
 8007be2:	2b05      	cmp	r3, #5
 8007be4:	d928      	bls.n	8007c38 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2220      	movs	r2, #32
 8007bea:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2203      	movs	r2, #3
 8007bf0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e246      	b.n	8008086 <HAL_DMA_Init+0x646>
 8007bf8:	40020010 	.word	0x40020010
 8007bfc:	40020028 	.word	0x40020028
 8007c00:	40020040 	.word	0x40020040
 8007c04:	40020058 	.word	0x40020058
 8007c08:	40020070 	.word	0x40020070
 8007c0c:	40020088 	.word	0x40020088
 8007c10:	400200a0 	.word	0x400200a0
 8007c14:	400200b8 	.word	0x400200b8
 8007c18:	40020410 	.word	0x40020410
 8007c1c:	40020428 	.word	0x40020428
 8007c20:	40020440 	.word	0x40020440
 8007c24:	40020458 	.word	0x40020458
 8007c28:	40020470 	.word	0x40020470
 8007c2c:	40020488 	.word	0x40020488
 8007c30:	400204a0 	.word	0x400204a0
 8007c34:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f003 0301 	and.w	r3, r3, #1
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d1c8      	bne.n	8007bd8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007c4e:	697a      	ldr	r2, [r7, #20]
 8007c50:	4b83      	ldr	r3, [pc, #524]	@ (8007e60 <HAL_DMA_Init+0x420>)
 8007c52:	4013      	ands	r3, r2
 8007c54:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8007c5e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	691b      	ldr	r3, [r3, #16]
 8007c64:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007c6a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	699b      	ldr	r3, [r3, #24]
 8007c70:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007c76:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6a1b      	ldr	r3, [r3, #32]
 8007c7c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8007c7e:	697a      	ldr	r2, [r7, #20]
 8007c80:	4313      	orrs	r3, r2
 8007c82:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c88:	2b04      	cmp	r3, #4
 8007c8a:	d107      	bne.n	8007c9c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c94:	4313      	orrs	r3, r2
 8007c96:	697a      	ldr	r2, [r7, #20]
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007c9c:	4b71      	ldr	r3, [pc, #452]	@ (8007e64 <HAL_DMA_Init+0x424>)
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	4b71      	ldr	r3, [pc, #452]	@ (8007e68 <HAL_DMA_Init+0x428>)
 8007ca2:	4013      	ands	r3, r2
 8007ca4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ca8:	d328      	bcc.n	8007cfc <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	2b28      	cmp	r3, #40	@ 0x28
 8007cb0:	d903      	bls.n	8007cba <HAL_DMA_Init+0x27a>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	2b2e      	cmp	r3, #46	@ 0x2e
 8007cb8:	d917      	bls.n	8007cea <HAL_DMA_Init+0x2aa>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	2b3e      	cmp	r3, #62	@ 0x3e
 8007cc0:	d903      	bls.n	8007cca <HAL_DMA_Init+0x28a>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	2b42      	cmp	r3, #66	@ 0x42
 8007cc8:	d90f      	bls.n	8007cea <HAL_DMA_Init+0x2aa>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	2b46      	cmp	r3, #70	@ 0x46
 8007cd0:	d903      	bls.n	8007cda <HAL_DMA_Init+0x29a>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	2b48      	cmp	r3, #72	@ 0x48
 8007cd8:	d907      	bls.n	8007cea <HAL_DMA_Init+0x2aa>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	2b4e      	cmp	r3, #78	@ 0x4e
 8007ce0:	d905      	bls.n	8007cee <HAL_DMA_Init+0x2ae>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	2b52      	cmp	r3, #82	@ 0x52
 8007ce8:	d801      	bhi.n	8007cee <HAL_DMA_Init+0x2ae>
 8007cea:	2301      	movs	r3, #1
 8007cec:	e000      	b.n	8007cf0 <HAL_DMA_Init+0x2b0>
 8007cee:	2300      	movs	r3, #0
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d003      	beq.n	8007cfc <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007cfa:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	697a      	ldr	r2, [r7, #20]
 8007d02:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	695b      	ldr	r3, [r3, #20]
 8007d0a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	f023 0307 	bic.w	r3, r3, #7
 8007d12:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d18:	697a      	ldr	r2, [r7, #20]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d22:	2b04      	cmp	r3, #4
 8007d24:	d117      	bne.n	8007d56 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d2a:	697a      	ldr	r2, [r7, #20]
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d00e      	beq.n	8007d56 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f001 ff1d 	bl	8009b78 <DMA_CheckFifoParam>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d008      	beq.n	8007d56 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2240      	movs	r2, #64	@ 0x40
 8007d48:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	e197      	b.n	8008086 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	697a      	ldr	r2, [r7, #20]
 8007d5c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f001 fe58 	bl	8009a14 <DMA_CalcBaseAndBitshift>
 8007d64:	4603      	mov	r3, r0
 8007d66:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d6c:	f003 031f 	and.w	r3, r3, #31
 8007d70:	223f      	movs	r2, #63	@ 0x3f
 8007d72:	409a      	lsls	r2, r3
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	609a      	str	r2, [r3, #8]
 8007d78:	e0cd      	b.n	8007f16 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a3b      	ldr	r2, [pc, #236]	@ (8007e6c <HAL_DMA_Init+0x42c>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d022      	beq.n	8007dca <HAL_DMA_Init+0x38a>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a39      	ldr	r2, [pc, #228]	@ (8007e70 <HAL_DMA_Init+0x430>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d01d      	beq.n	8007dca <HAL_DMA_Init+0x38a>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a38      	ldr	r2, [pc, #224]	@ (8007e74 <HAL_DMA_Init+0x434>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d018      	beq.n	8007dca <HAL_DMA_Init+0x38a>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a36      	ldr	r2, [pc, #216]	@ (8007e78 <HAL_DMA_Init+0x438>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d013      	beq.n	8007dca <HAL_DMA_Init+0x38a>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a35      	ldr	r2, [pc, #212]	@ (8007e7c <HAL_DMA_Init+0x43c>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d00e      	beq.n	8007dca <HAL_DMA_Init+0x38a>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a33      	ldr	r2, [pc, #204]	@ (8007e80 <HAL_DMA_Init+0x440>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d009      	beq.n	8007dca <HAL_DMA_Init+0x38a>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a32      	ldr	r2, [pc, #200]	@ (8007e84 <HAL_DMA_Init+0x444>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d004      	beq.n	8007dca <HAL_DMA_Init+0x38a>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a30      	ldr	r2, [pc, #192]	@ (8007e88 <HAL_DMA_Init+0x448>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d101      	bne.n	8007dce <HAL_DMA_Init+0x38e>
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e000      	b.n	8007dd0 <HAL_DMA_Init+0x390>
 8007dce:	2300      	movs	r3, #0
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	f000 8097 	beq.w	8007f04 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4a24      	ldr	r2, [pc, #144]	@ (8007e6c <HAL_DMA_Init+0x42c>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d021      	beq.n	8007e24 <HAL_DMA_Init+0x3e4>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a22      	ldr	r2, [pc, #136]	@ (8007e70 <HAL_DMA_Init+0x430>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d01c      	beq.n	8007e24 <HAL_DMA_Init+0x3e4>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a21      	ldr	r2, [pc, #132]	@ (8007e74 <HAL_DMA_Init+0x434>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d017      	beq.n	8007e24 <HAL_DMA_Init+0x3e4>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4a1f      	ldr	r2, [pc, #124]	@ (8007e78 <HAL_DMA_Init+0x438>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d012      	beq.n	8007e24 <HAL_DMA_Init+0x3e4>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a1e      	ldr	r2, [pc, #120]	@ (8007e7c <HAL_DMA_Init+0x43c>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d00d      	beq.n	8007e24 <HAL_DMA_Init+0x3e4>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a1c      	ldr	r2, [pc, #112]	@ (8007e80 <HAL_DMA_Init+0x440>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d008      	beq.n	8007e24 <HAL_DMA_Init+0x3e4>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a1b      	ldr	r2, [pc, #108]	@ (8007e84 <HAL_DMA_Init+0x444>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d003      	beq.n	8007e24 <HAL_DMA_Init+0x3e4>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4a19      	ldr	r2, [pc, #100]	@ (8007e88 <HAL_DMA_Init+0x448>)
 8007e22:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2202      	movs	r2, #2
 8007e28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8007e3c:	697a      	ldr	r2, [r7, #20]
 8007e3e:	4b13      	ldr	r3, [pc, #76]	@ (8007e8c <HAL_DMA_Init+0x44c>)
 8007e40:	4013      	ands	r3, r2
 8007e42:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	689b      	ldr	r3, [r3, #8]
 8007e48:	2b40      	cmp	r3, #64	@ 0x40
 8007e4a:	d021      	beq.n	8007e90 <HAL_DMA_Init+0x450>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	2b80      	cmp	r3, #128	@ 0x80
 8007e52:	d102      	bne.n	8007e5a <HAL_DMA_Init+0x41a>
 8007e54:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007e58:	e01b      	b.n	8007e92 <HAL_DMA_Init+0x452>
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	e019      	b.n	8007e92 <HAL_DMA_Init+0x452>
 8007e5e:	bf00      	nop
 8007e60:	fe10803f 	.word	0xfe10803f
 8007e64:	5c001000 	.word	0x5c001000
 8007e68:	ffff0000 	.word	0xffff0000
 8007e6c:	58025408 	.word	0x58025408
 8007e70:	5802541c 	.word	0x5802541c
 8007e74:	58025430 	.word	0x58025430
 8007e78:	58025444 	.word	0x58025444
 8007e7c:	58025458 	.word	0x58025458
 8007e80:	5802546c 	.word	0x5802546c
 8007e84:	58025480 	.word	0x58025480
 8007e88:	58025494 	.word	0x58025494
 8007e8c:	fffe000f 	.word	0xfffe000f
 8007e90:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	68d2      	ldr	r2, [r2, #12]
 8007e96:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007e98:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	691b      	ldr	r3, [r3, #16]
 8007e9e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007ea0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	695b      	ldr	r3, [r3, #20]
 8007ea6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007ea8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	699b      	ldr	r3, [r3, #24]
 8007eae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007eb0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	69db      	ldr	r3, [r3, #28]
 8007eb6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007eb8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6a1b      	ldr	r3, [r3, #32]
 8007ebe:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007ec0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007ec2:	697a      	ldr	r2, [r7, #20]
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	697a      	ldr	r2, [r7, #20]
 8007ece:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	4b6e      	ldr	r3, [pc, #440]	@ (8008090 <HAL_DMA_Init+0x650>)
 8007ed8:	4413      	add	r3, r2
 8007eda:	4a6e      	ldr	r2, [pc, #440]	@ (8008094 <HAL_DMA_Init+0x654>)
 8007edc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ee0:	091b      	lsrs	r3, r3, #4
 8007ee2:	009a      	lsls	r2, r3, #2
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f001 fd93 	bl	8009a14 <DMA_CalcBaseAndBitshift>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ef6:	f003 031f 	and.w	r3, r3, #31
 8007efa:	2201      	movs	r2, #1
 8007efc:	409a      	lsls	r2, r3
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	605a      	str	r2, [r3, #4]
 8007f02:	e008      	b.n	8007f16 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2240      	movs	r2, #64	@ 0x40
 8007f08:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2203      	movs	r2, #3
 8007f0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8007f12:	2301      	movs	r3, #1
 8007f14:	e0b7      	b.n	8008086 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a5f      	ldr	r2, [pc, #380]	@ (8008098 <HAL_DMA_Init+0x658>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d072      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a5d      	ldr	r2, [pc, #372]	@ (800809c <HAL_DMA_Init+0x65c>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d06d      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a5c      	ldr	r2, [pc, #368]	@ (80080a0 <HAL_DMA_Init+0x660>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d068      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a5a      	ldr	r2, [pc, #360]	@ (80080a4 <HAL_DMA_Init+0x664>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d063      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a59      	ldr	r2, [pc, #356]	@ (80080a8 <HAL_DMA_Init+0x668>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d05e      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a57      	ldr	r2, [pc, #348]	@ (80080ac <HAL_DMA_Init+0x66c>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d059      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4a56      	ldr	r2, [pc, #344]	@ (80080b0 <HAL_DMA_Init+0x670>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d054      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a54      	ldr	r2, [pc, #336]	@ (80080b4 <HAL_DMA_Init+0x674>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d04f      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a53      	ldr	r2, [pc, #332]	@ (80080b8 <HAL_DMA_Init+0x678>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d04a      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a51      	ldr	r2, [pc, #324]	@ (80080bc <HAL_DMA_Init+0x67c>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d045      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4a50      	ldr	r2, [pc, #320]	@ (80080c0 <HAL_DMA_Init+0x680>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d040      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a4e      	ldr	r2, [pc, #312]	@ (80080c4 <HAL_DMA_Init+0x684>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d03b      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4a4d      	ldr	r2, [pc, #308]	@ (80080c8 <HAL_DMA_Init+0x688>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d036      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a4b      	ldr	r2, [pc, #300]	@ (80080cc <HAL_DMA_Init+0x68c>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d031      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	4a4a      	ldr	r2, [pc, #296]	@ (80080d0 <HAL_DMA_Init+0x690>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d02c      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a48      	ldr	r2, [pc, #288]	@ (80080d4 <HAL_DMA_Init+0x694>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d027      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a47      	ldr	r2, [pc, #284]	@ (80080d8 <HAL_DMA_Init+0x698>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d022      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a45      	ldr	r2, [pc, #276]	@ (80080dc <HAL_DMA_Init+0x69c>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d01d      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4a44      	ldr	r2, [pc, #272]	@ (80080e0 <HAL_DMA_Init+0x6a0>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d018      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a42      	ldr	r2, [pc, #264]	@ (80080e4 <HAL_DMA_Init+0x6a4>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d013      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a41      	ldr	r2, [pc, #260]	@ (80080e8 <HAL_DMA_Init+0x6a8>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d00e      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a3f      	ldr	r2, [pc, #252]	@ (80080ec <HAL_DMA_Init+0x6ac>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d009      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a3e      	ldr	r2, [pc, #248]	@ (80080f0 <HAL_DMA_Init+0x6b0>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d004      	beq.n	8008006 <HAL_DMA_Init+0x5c6>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a3c      	ldr	r2, [pc, #240]	@ (80080f4 <HAL_DMA_Init+0x6b4>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d101      	bne.n	800800a <HAL_DMA_Init+0x5ca>
 8008006:	2301      	movs	r3, #1
 8008008:	e000      	b.n	800800c <HAL_DMA_Init+0x5cc>
 800800a:	2300      	movs	r3, #0
 800800c:	2b00      	cmp	r3, #0
 800800e:	d032      	beq.n	8008076 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f001 fe2d 	bl	8009c70 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	2b80      	cmp	r3, #128	@ 0x80
 800801c:	d102      	bne.n	8008024 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	685a      	ldr	r2, [r3, #4]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800802c:	b2d2      	uxtb	r2, r2
 800802e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008038:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d010      	beq.n	8008064 <HAL_DMA_Init+0x624>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	2b08      	cmp	r3, #8
 8008048:	d80c      	bhi.n	8008064 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f001 feaa 	bl	8009da4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008054:	2200      	movs	r2, #0
 8008056:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800805c:	687a      	ldr	r2, [r7, #4]
 800805e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008060:	605a      	str	r2, [r3, #4]
 8008062:	e008      	b.n	8008076 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2200      	movs	r2, #0
 8008068:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2200      	movs	r2, #0
 800806e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2200      	movs	r2, #0
 800807a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8008084:	2300      	movs	r3, #0
}
 8008086:	4618      	mov	r0, r3
 8008088:	3718      	adds	r7, #24
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	a7fdabf8 	.word	0xa7fdabf8
 8008094:	cccccccd 	.word	0xcccccccd
 8008098:	40020010 	.word	0x40020010
 800809c:	40020028 	.word	0x40020028
 80080a0:	40020040 	.word	0x40020040
 80080a4:	40020058 	.word	0x40020058
 80080a8:	40020070 	.word	0x40020070
 80080ac:	40020088 	.word	0x40020088
 80080b0:	400200a0 	.word	0x400200a0
 80080b4:	400200b8 	.word	0x400200b8
 80080b8:	40020410 	.word	0x40020410
 80080bc:	40020428 	.word	0x40020428
 80080c0:	40020440 	.word	0x40020440
 80080c4:	40020458 	.word	0x40020458
 80080c8:	40020470 	.word	0x40020470
 80080cc:	40020488 	.word	0x40020488
 80080d0:	400204a0 	.word	0x400204a0
 80080d4:	400204b8 	.word	0x400204b8
 80080d8:	58025408 	.word	0x58025408
 80080dc:	5802541c 	.word	0x5802541c
 80080e0:	58025430 	.word	0x58025430
 80080e4:	58025444 	.word	0x58025444
 80080e8:	58025458 	.word	0x58025458
 80080ec:	5802546c 	.word	0x5802546c
 80080f0:	58025480 	.word	0x58025480
 80080f4:	58025494 	.word	0x58025494

080080f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b086      	sub	sp, #24
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8008100:	f7fd fd94 	bl	8005c2c <HAL_GetTick>
 8008104:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d101      	bne.n	8008110 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800810c:	2301      	movs	r3, #1
 800810e:	e2dc      	b.n	80086ca <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008116:	b2db      	uxtb	r3, r3
 8008118:	2b02      	cmp	r3, #2
 800811a:	d008      	beq.n	800812e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2280      	movs	r2, #128	@ 0x80
 8008120:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2200      	movs	r2, #0
 8008126:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800812a:	2301      	movs	r3, #1
 800812c:	e2cd      	b.n	80086ca <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a76      	ldr	r2, [pc, #472]	@ (800830c <HAL_DMA_Abort+0x214>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d04a      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a74      	ldr	r2, [pc, #464]	@ (8008310 <HAL_DMA_Abort+0x218>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d045      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a73      	ldr	r2, [pc, #460]	@ (8008314 <HAL_DMA_Abort+0x21c>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d040      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a71      	ldr	r2, [pc, #452]	@ (8008318 <HAL_DMA_Abort+0x220>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d03b      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a70      	ldr	r2, [pc, #448]	@ (800831c <HAL_DMA_Abort+0x224>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d036      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a6e      	ldr	r2, [pc, #440]	@ (8008320 <HAL_DMA_Abort+0x228>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d031      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a6d      	ldr	r2, [pc, #436]	@ (8008324 <HAL_DMA_Abort+0x22c>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d02c      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a6b      	ldr	r2, [pc, #428]	@ (8008328 <HAL_DMA_Abort+0x230>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d027      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a6a      	ldr	r2, [pc, #424]	@ (800832c <HAL_DMA_Abort+0x234>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d022      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a68      	ldr	r2, [pc, #416]	@ (8008330 <HAL_DMA_Abort+0x238>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d01d      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a67      	ldr	r2, [pc, #412]	@ (8008334 <HAL_DMA_Abort+0x23c>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d018      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a65      	ldr	r2, [pc, #404]	@ (8008338 <HAL_DMA_Abort+0x240>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d013      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4a64      	ldr	r2, [pc, #400]	@ (800833c <HAL_DMA_Abort+0x244>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d00e      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a62      	ldr	r2, [pc, #392]	@ (8008340 <HAL_DMA_Abort+0x248>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d009      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a61      	ldr	r2, [pc, #388]	@ (8008344 <HAL_DMA_Abort+0x24c>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d004      	beq.n	80081ce <HAL_DMA_Abort+0xd6>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a5f      	ldr	r2, [pc, #380]	@ (8008348 <HAL_DMA_Abort+0x250>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d101      	bne.n	80081d2 <HAL_DMA_Abort+0xda>
 80081ce:	2301      	movs	r3, #1
 80081d0:	e000      	b.n	80081d4 <HAL_DMA_Abort+0xdc>
 80081d2:	2300      	movs	r3, #0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d013      	beq.n	8008200 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	681a      	ldr	r2, [r3, #0]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f022 021e 	bic.w	r2, r2, #30
 80081e6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	695a      	ldr	r2, [r3, #20]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80081f6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	617b      	str	r3, [r7, #20]
 80081fe:	e00a      	b.n	8008216 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681a      	ldr	r2, [r3, #0]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f022 020e 	bic.w	r2, r2, #14
 800820e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a3c      	ldr	r2, [pc, #240]	@ (800830c <HAL_DMA_Abort+0x214>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d072      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a3a      	ldr	r2, [pc, #232]	@ (8008310 <HAL_DMA_Abort+0x218>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d06d      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a39      	ldr	r2, [pc, #228]	@ (8008314 <HAL_DMA_Abort+0x21c>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d068      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a37      	ldr	r2, [pc, #220]	@ (8008318 <HAL_DMA_Abort+0x220>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d063      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a36      	ldr	r2, [pc, #216]	@ (800831c <HAL_DMA_Abort+0x224>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d05e      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a34      	ldr	r2, [pc, #208]	@ (8008320 <HAL_DMA_Abort+0x228>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d059      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a33      	ldr	r2, [pc, #204]	@ (8008324 <HAL_DMA_Abort+0x22c>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d054      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a31      	ldr	r2, [pc, #196]	@ (8008328 <HAL_DMA_Abort+0x230>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d04f      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a30      	ldr	r2, [pc, #192]	@ (800832c <HAL_DMA_Abort+0x234>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d04a      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a2e      	ldr	r2, [pc, #184]	@ (8008330 <HAL_DMA_Abort+0x238>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d045      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4a2d      	ldr	r2, [pc, #180]	@ (8008334 <HAL_DMA_Abort+0x23c>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d040      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a2b      	ldr	r2, [pc, #172]	@ (8008338 <HAL_DMA_Abort+0x240>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d03b      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a2a      	ldr	r2, [pc, #168]	@ (800833c <HAL_DMA_Abort+0x244>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d036      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a28      	ldr	r2, [pc, #160]	@ (8008340 <HAL_DMA_Abort+0x248>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d031      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4a27      	ldr	r2, [pc, #156]	@ (8008344 <HAL_DMA_Abort+0x24c>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d02c      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a25      	ldr	r2, [pc, #148]	@ (8008348 <HAL_DMA_Abort+0x250>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d027      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a24      	ldr	r2, [pc, #144]	@ (800834c <HAL_DMA_Abort+0x254>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d022      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4a22      	ldr	r2, [pc, #136]	@ (8008350 <HAL_DMA_Abort+0x258>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d01d      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a21      	ldr	r2, [pc, #132]	@ (8008354 <HAL_DMA_Abort+0x25c>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d018      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a1f      	ldr	r2, [pc, #124]	@ (8008358 <HAL_DMA_Abort+0x260>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d013      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a1e      	ldr	r2, [pc, #120]	@ (800835c <HAL_DMA_Abort+0x264>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d00e      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4a1c      	ldr	r2, [pc, #112]	@ (8008360 <HAL_DMA_Abort+0x268>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d009      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a1b      	ldr	r2, [pc, #108]	@ (8008364 <HAL_DMA_Abort+0x26c>)
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d004      	beq.n	8008306 <HAL_DMA_Abort+0x20e>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a19      	ldr	r2, [pc, #100]	@ (8008368 <HAL_DMA_Abort+0x270>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d132      	bne.n	800836c <HAL_DMA_Abort+0x274>
 8008306:	2301      	movs	r3, #1
 8008308:	e031      	b.n	800836e <HAL_DMA_Abort+0x276>
 800830a:	bf00      	nop
 800830c:	40020010 	.word	0x40020010
 8008310:	40020028 	.word	0x40020028
 8008314:	40020040 	.word	0x40020040
 8008318:	40020058 	.word	0x40020058
 800831c:	40020070 	.word	0x40020070
 8008320:	40020088 	.word	0x40020088
 8008324:	400200a0 	.word	0x400200a0
 8008328:	400200b8 	.word	0x400200b8
 800832c:	40020410 	.word	0x40020410
 8008330:	40020428 	.word	0x40020428
 8008334:	40020440 	.word	0x40020440
 8008338:	40020458 	.word	0x40020458
 800833c:	40020470 	.word	0x40020470
 8008340:	40020488 	.word	0x40020488
 8008344:	400204a0 	.word	0x400204a0
 8008348:	400204b8 	.word	0x400204b8
 800834c:	58025408 	.word	0x58025408
 8008350:	5802541c 	.word	0x5802541c
 8008354:	58025430 	.word	0x58025430
 8008358:	58025444 	.word	0x58025444
 800835c:	58025458 	.word	0x58025458
 8008360:	5802546c 	.word	0x5802546c
 8008364:	58025480 	.word	0x58025480
 8008368:	58025494 	.word	0x58025494
 800836c:	2300      	movs	r3, #0
 800836e:	2b00      	cmp	r3, #0
 8008370:	d007      	beq.n	8008382 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008376:	681a      	ldr	r2, [r3, #0]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800837c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008380:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a6d      	ldr	r2, [pc, #436]	@ (800853c <HAL_DMA_Abort+0x444>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d04a      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a6b      	ldr	r2, [pc, #428]	@ (8008540 <HAL_DMA_Abort+0x448>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d045      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a6a      	ldr	r2, [pc, #424]	@ (8008544 <HAL_DMA_Abort+0x44c>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d040      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a68      	ldr	r2, [pc, #416]	@ (8008548 <HAL_DMA_Abort+0x450>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d03b      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a67      	ldr	r2, [pc, #412]	@ (800854c <HAL_DMA_Abort+0x454>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d036      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a65      	ldr	r2, [pc, #404]	@ (8008550 <HAL_DMA_Abort+0x458>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d031      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a64      	ldr	r2, [pc, #400]	@ (8008554 <HAL_DMA_Abort+0x45c>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d02c      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a62      	ldr	r2, [pc, #392]	@ (8008558 <HAL_DMA_Abort+0x460>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d027      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a61      	ldr	r2, [pc, #388]	@ (800855c <HAL_DMA_Abort+0x464>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d022      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a5f      	ldr	r2, [pc, #380]	@ (8008560 <HAL_DMA_Abort+0x468>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d01d      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a5e      	ldr	r2, [pc, #376]	@ (8008564 <HAL_DMA_Abort+0x46c>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d018      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4a5c      	ldr	r2, [pc, #368]	@ (8008568 <HAL_DMA_Abort+0x470>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d013      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a5b      	ldr	r2, [pc, #364]	@ (800856c <HAL_DMA_Abort+0x474>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d00e      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a59      	ldr	r2, [pc, #356]	@ (8008570 <HAL_DMA_Abort+0x478>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d009      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a58      	ldr	r2, [pc, #352]	@ (8008574 <HAL_DMA_Abort+0x47c>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d004      	beq.n	8008422 <HAL_DMA_Abort+0x32a>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a56      	ldr	r2, [pc, #344]	@ (8008578 <HAL_DMA_Abort+0x480>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d108      	bne.n	8008434 <HAL_DMA_Abort+0x33c>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	681a      	ldr	r2, [r3, #0]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f022 0201 	bic.w	r2, r2, #1
 8008430:	601a      	str	r2, [r3, #0]
 8008432:	e007      	b.n	8008444 <HAL_DMA_Abort+0x34c>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	681a      	ldr	r2, [r3, #0]
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f022 0201 	bic.w	r2, r2, #1
 8008442:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008444:	e013      	b.n	800846e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008446:	f7fd fbf1 	bl	8005c2c <HAL_GetTick>
 800844a:	4602      	mov	r2, r0
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	1ad3      	subs	r3, r2, r3
 8008450:	2b05      	cmp	r3, #5
 8008452:	d90c      	bls.n	800846e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2220      	movs	r2, #32
 8008458:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2203      	movs	r2, #3
 800845e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2200      	movs	r2, #0
 8008466:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800846a:	2301      	movs	r3, #1
 800846c:	e12d      	b.n	80086ca <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f003 0301 	and.w	r3, r3, #1
 8008476:	2b00      	cmp	r3, #0
 8008478:	d1e5      	bne.n	8008446 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a2f      	ldr	r2, [pc, #188]	@ (800853c <HAL_DMA_Abort+0x444>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d04a      	beq.n	800851a <HAL_DMA_Abort+0x422>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a2d      	ldr	r2, [pc, #180]	@ (8008540 <HAL_DMA_Abort+0x448>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d045      	beq.n	800851a <HAL_DMA_Abort+0x422>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a2c      	ldr	r2, [pc, #176]	@ (8008544 <HAL_DMA_Abort+0x44c>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d040      	beq.n	800851a <HAL_DMA_Abort+0x422>
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4a2a      	ldr	r2, [pc, #168]	@ (8008548 <HAL_DMA_Abort+0x450>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d03b      	beq.n	800851a <HAL_DMA_Abort+0x422>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4a29      	ldr	r2, [pc, #164]	@ (800854c <HAL_DMA_Abort+0x454>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d036      	beq.n	800851a <HAL_DMA_Abort+0x422>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a27      	ldr	r2, [pc, #156]	@ (8008550 <HAL_DMA_Abort+0x458>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d031      	beq.n	800851a <HAL_DMA_Abort+0x422>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a26      	ldr	r2, [pc, #152]	@ (8008554 <HAL_DMA_Abort+0x45c>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d02c      	beq.n	800851a <HAL_DMA_Abort+0x422>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a24      	ldr	r2, [pc, #144]	@ (8008558 <HAL_DMA_Abort+0x460>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d027      	beq.n	800851a <HAL_DMA_Abort+0x422>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a23      	ldr	r2, [pc, #140]	@ (800855c <HAL_DMA_Abort+0x464>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d022      	beq.n	800851a <HAL_DMA_Abort+0x422>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a21      	ldr	r2, [pc, #132]	@ (8008560 <HAL_DMA_Abort+0x468>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d01d      	beq.n	800851a <HAL_DMA_Abort+0x422>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a20      	ldr	r2, [pc, #128]	@ (8008564 <HAL_DMA_Abort+0x46c>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d018      	beq.n	800851a <HAL_DMA_Abort+0x422>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a1e      	ldr	r2, [pc, #120]	@ (8008568 <HAL_DMA_Abort+0x470>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d013      	beq.n	800851a <HAL_DMA_Abort+0x422>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a1d      	ldr	r2, [pc, #116]	@ (800856c <HAL_DMA_Abort+0x474>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d00e      	beq.n	800851a <HAL_DMA_Abort+0x422>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a1b      	ldr	r2, [pc, #108]	@ (8008570 <HAL_DMA_Abort+0x478>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d009      	beq.n	800851a <HAL_DMA_Abort+0x422>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a1a      	ldr	r2, [pc, #104]	@ (8008574 <HAL_DMA_Abort+0x47c>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d004      	beq.n	800851a <HAL_DMA_Abort+0x422>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a18      	ldr	r2, [pc, #96]	@ (8008578 <HAL_DMA_Abort+0x480>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d101      	bne.n	800851e <HAL_DMA_Abort+0x426>
 800851a:	2301      	movs	r3, #1
 800851c:	e000      	b.n	8008520 <HAL_DMA_Abort+0x428>
 800851e:	2300      	movs	r3, #0
 8008520:	2b00      	cmp	r3, #0
 8008522:	d02b      	beq.n	800857c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008528:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800852e:	f003 031f 	and.w	r3, r3, #31
 8008532:	223f      	movs	r2, #63	@ 0x3f
 8008534:	409a      	lsls	r2, r3
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	609a      	str	r2, [r3, #8]
 800853a:	e02a      	b.n	8008592 <HAL_DMA_Abort+0x49a>
 800853c:	40020010 	.word	0x40020010
 8008540:	40020028 	.word	0x40020028
 8008544:	40020040 	.word	0x40020040
 8008548:	40020058 	.word	0x40020058
 800854c:	40020070 	.word	0x40020070
 8008550:	40020088 	.word	0x40020088
 8008554:	400200a0 	.word	0x400200a0
 8008558:	400200b8 	.word	0x400200b8
 800855c:	40020410 	.word	0x40020410
 8008560:	40020428 	.word	0x40020428
 8008564:	40020440 	.word	0x40020440
 8008568:	40020458 	.word	0x40020458
 800856c:	40020470 	.word	0x40020470
 8008570:	40020488 	.word	0x40020488
 8008574:	400204a0 	.word	0x400204a0
 8008578:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008580:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008586:	f003 031f 	and.w	r3, r3, #31
 800858a:	2201      	movs	r2, #1
 800858c:	409a      	lsls	r2, r3
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a4f      	ldr	r2, [pc, #316]	@ (80086d4 <HAL_DMA_Abort+0x5dc>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d072      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a4d      	ldr	r2, [pc, #308]	@ (80086d8 <HAL_DMA_Abort+0x5e0>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d06d      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a4c      	ldr	r2, [pc, #304]	@ (80086dc <HAL_DMA_Abort+0x5e4>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d068      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4a4a      	ldr	r2, [pc, #296]	@ (80086e0 <HAL_DMA_Abort+0x5e8>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d063      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4a49      	ldr	r2, [pc, #292]	@ (80086e4 <HAL_DMA_Abort+0x5ec>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d05e      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a47      	ldr	r2, [pc, #284]	@ (80086e8 <HAL_DMA_Abort+0x5f0>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d059      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a46      	ldr	r2, [pc, #280]	@ (80086ec <HAL_DMA_Abort+0x5f4>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d054      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a44      	ldr	r2, [pc, #272]	@ (80086f0 <HAL_DMA_Abort+0x5f8>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d04f      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4a43      	ldr	r2, [pc, #268]	@ (80086f4 <HAL_DMA_Abort+0x5fc>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d04a      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a41      	ldr	r2, [pc, #260]	@ (80086f8 <HAL_DMA_Abort+0x600>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d045      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a40      	ldr	r2, [pc, #256]	@ (80086fc <HAL_DMA_Abort+0x604>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d040      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4a3e      	ldr	r2, [pc, #248]	@ (8008700 <HAL_DMA_Abort+0x608>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d03b      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a3d      	ldr	r2, [pc, #244]	@ (8008704 <HAL_DMA_Abort+0x60c>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d036      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4a3b      	ldr	r2, [pc, #236]	@ (8008708 <HAL_DMA_Abort+0x610>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d031      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	4a3a      	ldr	r2, [pc, #232]	@ (800870c <HAL_DMA_Abort+0x614>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d02c      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a38      	ldr	r2, [pc, #224]	@ (8008710 <HAL_DMA_Abort+0x618>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d027      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a37      	ldr	r2, [pc, #220]	@ (8008714 <HAL_DMA_Abort+0x61c>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d022      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a35      	ldr	r2, [pc, #212]	@ (8008718 <HAL_DMA_Abort+0x620>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d01d      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4a34      	ldr	r2, [pc, #208]	@ (800871c <HAL_DMA_Abort+0x624>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d018      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a32      	ldr	r2, [pc, #200]	@ (8008720 <HAL_DMA_Abort+0x628>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d013      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a31      	ldr	r2, [pc, #196]	@ (8008724 <HAL_DMA_Abort+0x62c>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d00e      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a2f      	ldr	r2, [pc, #188]	@ (8008728 <HAL_DMA_Abort+0x630>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d009      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a2e      	ldr	r2, [pc, #184]	@ (800872c <HAL_DMA_Abort+0x634>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d004      	beq.n	8008682 <HAL_DMA_Abort+0x58a>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a2c      	ldr	r2, [pc, #176]	@ (8008730 <HAL_DMA_Abort+0x638>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d101      	bne.n	8008686 <HAL_DMA_Abort+0x58e>
 8008682:	2301      	movs	r3, #1
 8008684:	e000      	b.n	8008688 <HAL_DMA_Abort+0x590>
 8008686:	2300      	movs	r3, #0
 8008688:	2b00      	cmp	r3, #0
 800868a:	d015      	beq.n	80086b8 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008690:	687a      	ldr	r2, [r7, #4]
 8008692:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008694:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800869a:	2b00      	cmp	r3, #0
 800869c:	d00c      	beq.n	80086b8 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80086ac:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086b2:	687a      	ldr	r2, [r7, #4]
 80086b4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80086b6:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2201      	movs	r2, #1
 80086bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2200      	movs	r2, #0
 80086c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80086c8:	2300      	movs	r3, #0
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3718      	adds	r7, #24
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
 80086d2:	bf00      	nop
 80086d4:	40020010 	.word	0x40020010
 80086d8:	40020028 	.word	0x40020028
 80086dc:	40020040 	.word	0x40020040
 80086e0:	40020058 	.word	0x40020058
 80086e4:	40020070 	.word	0x40020070
 80086e8:	40020088 	.word	0x40020088
 80086ec:	400200a0 	.word	0x400200a0
 80086f0:	400200b8 	.word	0x400200b8
 80086f4:	40020410 	.word	0x40020410
 80086f8:	40020428 	.word	0x40020428
 80086fc:	40020440 	.word	0x40020440
 8008700:	40020458 	.word	0x40020458
 8008704:	40020470 	.word	0x40020470
 8008708:	40020488 	.word	0x40020488
 800870c:	400204a0 	.word	0x400204a0
 8008710:	400204b8 	.word	0x400204b8
 8008714:	58025408 	.word	0x58025408
 8008718:	5802541c 	.word	0x5802541c
 800871c:	58025430 	.word	0x58025430
 8008720:	58025444 	.word	0x58025444
 8008724:	58025458 	.word	0x58025458
 8008728:	5802546c 	.word	0x5802546c
 800872c:	58025480 	.word	0x58025480
 8008730:	58025494 	.word	0x58025494

08008734 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b084      	sub	sp, #16
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d101      	bne.n	8008746 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8008742:	2301      	movs	r3, #1
 8008744:	e237      	b.n	8008bb6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800874c:	b2db      	uxtb	r3, r3
 800874e:	2b02      	cmp	r3, #2
 8008750:	d004      	beq.n	800875c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2280      	movs	r2, #128	@ 0x80
 8008756:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e22c      	b.n	8008bb6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a5c      	ldr	r2, [pc, #368]	@ (80088d4 <HAL_DMA_Abort_IT+0x1a0>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d04a      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a5b      	ldr	r2, [pc, #364]	@ (80088d8 <HAL_DMA_Abort_IT+0x1a4>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d045      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a59      	ldr	r2, [pc, #356]	@ (80088dc <HAL_DMA_Abort_IT+0x1a8>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d040      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a58      	ldr	r2, [pc, #352]	@ (80088e0 <HAL_DMA_Abort_IT+0x1ac>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d03b      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a56      	ldr	r2, [pc, #344]	@ (80088e4 <HAL_DMA_Abort_IT+0x1b0>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d036      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a55      	ldr	r2, [pc, #340]	@ (80088e8 <HAL_DMA_Abort_IT+0x1b4>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d031      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a53      	ldr	r2, [pc, #332]	@ (80088ec <HAL_DMA_Abort_IT+0x1b8>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d02c      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a52      	ldr	r2, [pc, #328]	@ (80088f0 <HAL_DMA_Abort_IT+0x1bc>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d027      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a50      	ldr	r2, [pc, #320]	@ (80088f4 <HAL_DMA_Abort_IT+0x1c0>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d022      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a4f      	ldr	r2, [pc, #316]	@ (80088f8 <HAL_DMA_Abort_IT+0x1c4>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d01d      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a4d      	ldr	r2, [pc, #308]	@ (80088fc <HAL_DMA_Abort_IT+0x1c8>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d018      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a4c      	ldr	r2, [pc, #304]	@ (8008900 <HAL_DMA_Abort_IT+0x1cc>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d013      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a4a      	ldr	r2, [pc, #296]	@ (8008904 <HAL_DMA_Abort_IT+0x1d0>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d00e      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a49      	ldr	r2, [pc, #292]	@ (8008908 <HAL_DMA_Abort_IT+0x1d4>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d009      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a47      	ldr	r2, [pc, #284]	@ (800890c <HAL_DMA_Abort_IT+0x1d8>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d004      	beq.n	80087fc <HAL_DMA_Abort_IT+0xc8>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a46      	ldr	r2, [pc, #280]	@ (8008910 <HAL_DMA_Abort_IT+0x1dc>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d101      	bne.n	8008800 <HAL_DMA_Abort_IT+0xcc>
 80087fc:	2301      	movs	r3, #1
 80087fe:	e000      	b.n	8008802 <HAL_DMA_Abort_IT+0xce>
 8008800:	2300      	movs	r3, #0
 8008802:	2b00      	cmp	r3, #0
 8008804:	f000 8086 	beq.w	8008914 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2204      	movs	r2, #4
 800880c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a2f      	ldr	r2, [pc, #188]	@ (80088d4 <HAL_DMA_Abort_IT+0x1a0>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d04a      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a2e      	ldr	r2, [pc, #184]	@ (80088d8 <HAL_DMA_Abort_IT+0x1a4>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d045      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a2c      	ldr	r2, [pc, #176]	@ (80088dc <HAL_DMA_Abort_IT+0x1a8>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d040      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a2b      	ldr	r2, [pc, #172]	@ (80088e0 <HAL_DMA_Abort_IT+0x1ac>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d03b      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a29      	ldr	r2, [pc, #164]	@ (80088e4 <HAL_DMA_Abort_IT+0x1b0>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d036      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a28      	ldr	r2, [pc, #160]	@ (80088e8 <HAL_DMA_Abort_IT+0x1b4>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d031      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a26      	ldr	r2, [pc, #152]	@ (80088ec <HAL_DMA_Abort_IT+0x1b8>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d02c      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a25      	ldr	r2, [pc, #148]	@ (80088f0 <HAL_DMA_Abort_IT+0x1bc>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d027      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4a23      	ldr	r2, [pc, #140]	@ (80088f4 <HAL_DMA_Abort_IT+0x1c0>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d022      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a22      	ldr	r2, [pc, #136]	@ (80088f8 <HAL_DMA_Abort_IT+0x1c4>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d01d      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a20      	ldr	r2, [pc, #128]	@ (80088fc <HAL_DMA_Abort_IT+0x1c8>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d018      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a1f      	ldr	r2, [pc, #124]	@ (8008900 <HAL_DMA_Abort_IT+0x1cc>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d013      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a1d      	ldr	r2, [pc, #116]	@ (8008904 <HAL_DMA_Abort_IT+0x1d0>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d00e      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4a1c      	ldr	r2, [pc, #112]	@ (8008908 <HAL_DMA_Abort_IT+0x1d4>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d009      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a1a      	ldr	r2, [pc, #104]	@ (800890c <HAL_DMA_Abort_IT+0x1d8>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d004      	beq.n	80088b0 <HAL_DMA_Abort_IT+0x17c>
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a19      	ldr	r2, [pc, #100]	@ (8008910 <HAL_DMA_Abort_IT+0x1dc>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d108      	bne.n	80088c2 <HAL_DMA_Abort_IT+0x18e>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f022 0201 	bic.w	r2, r2, #1
 80088be:	601a      	str	r2, [r3, #0]
 80088c0:	e178      	b.n	8008bb4 <HAL_DMA_Abort_IT+0x480>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	681a      	ldr	r2, [r3, #0]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f022 0201 	bic.w	r2, r2, #1
 80088d0:	601a      	str	r2, [r3, #0]
 80088d2:	e16f      	b.n	8008bb4 <HAL_DMA_Abort_IT+0x480>
 80088d4:	40020010 	.word	0x40020010
 80088d8:	40020028 	.word	0x40020028
 80088dc:	40020040 	.word	0x40020040
 80088e0:	40020058 	.word	0x40020058
 80088e4:	40020070 	.word	0x40020070
 80088e8:	40020088 	.word	0x40020088
 80088ec:	400200a0 	.word	0x400200a0
 80088f0:	400200b8 	.word	0x400200b8
 80088f4:	40020410 	.word	0x40020410
 80088f8:	40020428 	.word	0x40020428
 80088fc:	40020440 	.word	0x40020440
 8008900:	40020458 	.word	0x40020458
 8008904:	40020470 	.word	0x40020470
 8008908:	40020488 	.word	0x40020488
 800890c:	400204a0 	.word	0x400204a0
 8008910:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	681a      	ldr	r2, [r3, #0]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f022 020e 	bic.w	r2, r2, #14
 8008922:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a6c      	ldr	r2, [pc, #432]	@ (8008adc <HAL_DMA_Abort_IT+0x3a8>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d04a      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a6b      	ldr	r2, [pc, #428]	@ (8008ae0 <HAL_DMA_Abort_IT+0x3ac>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d045      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a69      	ldr	r2, [pc, #420]	@ (8008ae4 <HAL_DMA_Abort_IT+0x3b0>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d040      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a68      	ldr	r2, [pc, #416]	@ (8008ae8 <HAL_DMA_Abort_IT+0x3b4>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d03b      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a66      	ldr	r2, [pc, #408]	@ (8008aec <HAL_DMA_Abort_IT+0x3b8>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d036      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a65      	ldr	r2, [pc, #404]	@ (8008af0 <HAL_DMA_Abort_IT+0x3bc>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d031      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a63      	ldr	r2, [pc, #396]	@ (8008af4 <HAL_DMA_Abort_IT+0x3c0>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d02c      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a62      	ldr	r2, [pc, #392]	@ (8008af8 <HAL_DMA_Abort_IT+0x3c4>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d027      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a60      	ldr	r2, [pc, #384]	@ (8008afc <HAL_DMA_Abort_IT+0x3c8>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d022      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a5f      	ldr	r2, [pc, #380]	@ (8008b00 <HAL_DMA_Abort_IT+0x3cc>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d01d      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a5d      	ldr	r2, [pc, #372]	@ (8008b04 <HAL_DMA_Abort_IT+0x3d0>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d018      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a5c      	ldr	r2, [pc, #368]	@ (8008b08 <HAL_DMA_Abort_IT+0x3d4>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d013      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a5a      	ldr	r2, [pc, #360]	@ (8008b0c <HAL_DMA_Abort_IT+0x3d8>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d00e      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4a59      	ldr	r2, [pc, #356]	@ (8008b10 <HAL_DMA_Abort_IT+0x3dc>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d009      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4a57      	ldr	r2, [pc, #348]	@ (8008b14 <HAL_DMA_Abort_IT+0x3e0>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d004      	beq.n	80089c4 <HAL_DMA_Abort_IT+0x290>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	4a56      	ldr	r2, [pc, #344]	@ (8008b18 <HAL_DMA_Abort_IT+0x3e4>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d108      	bne.n	80089d6 <HAL_DMA_Abort_IT+0x2a2>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	681a      	ldr	r2, [r3, #0]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f022 0201 	bic.w	r2, r2, #1
 80089d2:	601a      	str	r2, [r3, #0]
 80089d4:	e007      	b.n	80089e6 <HAL_DMA_Abort_IT+0x2b2>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	681a      	ldr	r2, [r3, #0]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f022 0201 	bic.w	r2, r2, #1
 80089e4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a3c      	ldr	r2, [pc, #240]	@ (8008adc <HAL_DMA_Abort_IT+0x3a8>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d072      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a3a      	ldr	r2, [pc, #232]	@ (8008ae0 <HAL_DMA_Abort_IT+0x3ac>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d06d      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a39      	ldr	r2, [pc, #228]	@ (8008ae4 <HAL_DMA_Abort_IT+0x3b0>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d068      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4a37      	ldr	r2, [pc, #220]	@ (8008ae8 <HAL_DMA_Abort_IT+0x3b4>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d063      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a36      	ldr	r2, [pc, #216]	@ (8008aec <HAL_DMA_Abort_IT+0x3b8>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d05e      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a34      	ldr	r2, [pc, #208]	@ (8008af0 <HAL_DMA_Abort_IT+0x3bc>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d059      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a33      	ldr	r2, [pc, #204]	@ (8008af4 <HAL_DMA_Abort_IT+0x3c0>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d054      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a31      	ldr	r2, [pc, #196]	@ (8008af8 <HAL_DMA_Abort_IT+0x3c4>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d04f      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a30      	ldr	r2, [pc, #192]	@ (8008afc <HAL_DMA_Abort_IT+0x3c8>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d04a      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a2e      	ldr	r2, [pc, #184]	@ (8008b00 <HAL_DMA_Abort_IT+0x3cc>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d045      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a2d      	ldr	r2, [pc, #180]	@ (8008b04 <HAL_DMA_Abort_IT+0x3d0>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d040      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a2b      	ldr	r2, [pc, #172]	@ (8008b08 <HAL_DMA_Abort_IT+0x3d4>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d03b      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a2a      	ldr	r2, [pc, #168]	@ (8008b0c <HAL_DMA_Abort_IT+0x3d8>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d036      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a28      	ldr	r2, [pc, #160]	@ (8008b10 <HAL_DMA_Abort_IT+0x3dc>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d031      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a27      	ldr	r2, [pc, #156]	@ (8008b14 <HAL_DMA_Abort_IT+0x3e0>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d02c      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a25      	ldr	r2, [pc, #148]	@ (8008b18 <HAL_DMA_Abort_IT+0x3e4>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d027      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a24      	ldr	r2, [pc, #144]	@ (8008b1c <HAL_DMA_Abort_IT+0x3e8>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d022      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a22      	ldr	r2, [pc, #136]	@ (8008b20 <HAL_DMA_Abort_IT+0x3ec>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d01d      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a21      	ldr	r2, [pc, #132]	@ (8008b24 <HAL_DMA_Abort_IT+0x3f0>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d018      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a1f      	ldr	r2, [pc, #124]	@ (8008b28 <HAL_DMA_Abort_IT+0x3f4>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d013      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4a1e      	ldr	r2, [pc, #120]	@ (8008b2c <HAL_DMA_Abort_IT+0x3f8>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d00e      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4a1c      	ldr	r2, [pc, #112]	@ (8008b30 <HAL_DMA_Abort_IT+0x3fc>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d009      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a1b      	ldr	r2, [pc, #108]	@ (8008b34 <HAL_DMA_Abort_IT+0x400>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d004      	beq.n	8008ad6 <HAL_DMA_Abort_IT+0x3a2>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	4a19      	ldr	r2, [pc, #100]	@ (8008b38 <HAL_DMA_Abort_IT+0x404>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d132      	bne.n	8008b3c <HAL_DMA_Abort_IT+0x408>
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	e031      	b.n	8008b3e <HAL_DMA_Abort_IT+0x40a>
 8008ada:	bf00      	nop
 8008adc:	40020010 	.word	0x40020010
 8008ae0:	40020028 	.word	0x40020028
 8008ae4:	40020040 	.word	0x40020040
 8008ae8:	40020058 	.word	0x40020058
 8008aec:	40020070 	.word	0x40020070
 8008af0:	40020088 	.word	0x40020088
 8008af4:	400200a0 	.word	0x400200a0
 8008af8:	400200b8 	.word	0x400200b8
 8008afc:	40020410 	.word	0x40020410
 8008b00:	40020428 	.word	0x40020428
 8008b04:	40020440 	.word	0x40020440
 8008b08:	40020458 	.word	0x40020458
 8008b0c:	40020470 	.word	0x40020470
 8008b10:	40020488 	.word	0x40020488
 8008b14:	400204a0 	.word	0x400204a0
 8008b18:	400204b8 	.word	0x400204b8
 8008b1c:	58025408 	.word	0x58025408
 8008b20:	5802541c 	.word	0x5802541c
 8008b24:	58025430 	.word	0x58025430
 8008b28:	58025444 	.word	0x58025444
 8008b2c:	58025458 	.word	0x58025458
 8008b30:	5802546c 	.word	0x5802546c
 8008b34:	58025480 	.word	0x58025480
 8008b38:	58025494 	.word	0x58025494
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d028      	beq.n	8008b94 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b46:	681a      	ldr	r2, [r3, #0]
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008b50:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b56:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b5c:	f003 031f 	and.w	r3, r3, #31
 8008b60:	2201      	movs	r2, #1
 8008b62:	409a      	lsls	r2, r3
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b6c:	687a      	ldr	r2, [r7, #4]
 8008b6e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008b70:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d00c      	beq.n	8008b94 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b7e:	681a      	ldr	r2, [r3, #0]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008b88:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b8e:	687a      	ldr	r2, [r7, #4]
 8008b90:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008b92:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2201      	movs	r2, #1
 8008b98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d003      	beq.n	8008bb4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008bb4:	2300      	movs	r3, #0
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3710      	adds	r7, #16
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
 8008bbe:	bf00      	nop

08008bc0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b08a      	sub	sp, #40	@ 0x28
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008bcc:	4b67      	ldr	r3, [pc, #412]	@ (8008d6c <HAL_DMA_IRQHandler+0x1ac>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a67      	ldr	r2, [pc, #412]	@ (8008d70 <HAL_DMA_IRQHandler+0x1b0>)
 8008bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8008bd6:	0a9b      	lsrs	r3, r3, #10
 8008bd8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008bde:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008be4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8008be6:	6a3b      	ldr	r3, [r7, #32]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8008bec:	69fb      	ldr	r3, [r7, #28]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a5f      	ldr	r2, [pc, #380]	@ (8008d74 <HAL_DMA_IRQHandler+0x1b4>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d04a      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	4a5d      	ldr	r2, [pc, #372]	@ (8008d78 <HAL_DMA_IRQHandler+0x1b8>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d045      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a5c      	ldr	r2, [pc, #368]	@ (8008d7c <HAL_DMA_IRQHandler+0x1bc>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d040      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4a5a      	ldr	r2, [pc, #360]	@ (8008d80 <HAL_DMA_IRQHandler+0x1c0>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d03b      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	4a59      	ldr	r2, [pc, #356]	@ (8008d84 <HAL_DMA_IRQHandler+0x1c4>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d036      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	4a57      	ldr	r2, [pc, #348]	@ (8008d88 <HAL_DMA_IRQHandler+0x1c8>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d031      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	4a56      	ldr	r2, [pc, #344]	@ (8008d8c <HAL_DMA_IRQHandler+0x1cc>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d02c      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4a54      	ldr	r2, [pc, #336]	@ (8008d90 <HAL_DMA_IRQHandler+0x1d0>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d027      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a53      	ldr	r2, [pc, #332]	@ (8008d94 <HAL_DMA_IRQHandler+0x1d4>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d022      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a51      	ldr	r2, [pc, #324]	@ (8008d98 <HAL_DMA_IRQHandler+0x1d8>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	d01d      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	4a50      	ldr	r2, [pc, #320]	@ (8008d9c <HAL_DMA_IRQHandler+0x1dc>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d018      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	4a4e      	ldr	r2, [pc, #312]	@ (8008da0 <HAL_DMA_IRQHandler+0x1e0>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d013      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	4a4d      	ldr	r2, [pc, #308]	@ (8008da4 <HAL_DMA_IRQHandler+0x1e4>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d00e      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	4a4b      	ldr	r2, [pc, #300]	@ (8008da8 <HAL_DMA_IRQHandler+0x1e8>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d009      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	4a4a      	ldr	r2, [pc, #296]	@ (8008dac <HAL_DMA_IRQHandler+0x1ec>)
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d004      	beq.n	8008c92 <HAL_DMA_IRQHandler+0xd2>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4a48      	ldr	r2, [pc, #288]	@ (8008db0 <HAL_DMA_IRQHandler+0x1f0>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d101      	bne.n	8008c96 <HAL_DMA_IRQHandler+0xd6>
 8008c92:	2301      	movs	r3, #1
 8008c94:	e000      	b.n	8008c98 <HAL_DMA_IRQHandler+0xd8>
 8008c96:	2300      	movs	r3, #0
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	f000 842b 	beq.w	80094f4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ca2:	f003 031f 	and.w	r3, r3, #31
 8008ca6:	2208      	movs	r2, #8
 8008ca8:	409a      	lsls	r2, r3
 8008caa:	69bb      	ldr	r3, [r7, #24]
 8008cac:	4013      	ands	r3, r2
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	f000 80a2 	beq.w	8008df8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a2e      	ldr	r2, [pc, #184]	@ (8008d74 <HAL_DMA_IRQHandler+0x1b4>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d04a      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a2d      	ldr	r2, [pc, #180]	@ (8008d78 <HAL_DMA_IRQHandler+0x1b8>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d045      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a2b      	ldr	r2, [pc, #172]	@ (8008d7c <HAL_DMA_IRQHandler+0x1bc>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d040      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a2a      	ldr	r2, [pc, #168]	@ (8008d80 <HAL_DMA_IRQHandler+0x1c0>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d03b      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a28      	ldr	r2, [pc, #160]	@ (8008d84 <HAL_DMA_IRQHandler+0x1c4>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d036      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a27      	ldr	r2, [pc, #156]	@ (8008d88 <HAL_DMA_IRQHandler+0x1c8>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d031      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a25      	ldr	r2, [pc, #148]	@ (8008d8c <HAL_DMA_IRQHandler+0x1cc>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d02c      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a24      	ldr	r2, [pc, #144]	@ (8008d90 <HAL_DMA_IRQHandler+0x1d0>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d027      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a22      	ldr	r2, [pc, #136]	@ (8008d94 <HAL_DMA_IRQHandler+0x1d4>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d022      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a21      	ldr	r2, [pc, #132]	@ (8008d98 <HAL_DMA_IRQHandler+0x1d8>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d01d      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a1f      	ldr	r2, [pc, #124]	@ (8008d9c <HAL_DMA_IRQHandler+0x1dc>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d018      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a1e      	ldr	r2, [pc, #120]	@ (8008da0 <HAL_DMA_IRQHandler+0x1e0>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d013      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a1c      	ldr	r2, [pc, #112]	@ (8008da4 <HAL_DMA_IRQHandler+0x1e4>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d00e      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4a1b      	ldr	r2, [pc, #108]	@ (8008da8 <HAL_DMA_IRQHandler+0x1e8>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d009      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	4a19      	ldr	r2, [pc, #100]	@ (8008dac <HAL_DMA_IRQHandler+0x1ec>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d004      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x194>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	4a18      	ldr	r2, [pc, #96]	@ (8008db0 <HAL_DMA_IRQHandler+0x1f0>)
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d12f      	bne.n	8008db4 <HAL_DMA_IRQHandler+0x1f4>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f003 0304 	and.w	r3, r3, #4
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	bf14      	ite	ne
 8008d62:	2301      	movne	r3, #1
 8008d64:	2300      	moveq	r3, #0
 8008d66:	b2db      	uxtb	r3, r3
 8008d68:	e02e      	b.n	8008dc8 <HAL_DMA_IRQHandler+0x208>
 8008d6a:	bf00      	nop
 8008d6c:	24000040 	.word	0x24000040
 8008d70:	1b4e81b5 	.word	0x1b4e81b5
 8008d74:	40020010 	.word	0x40020010
 8008d78:	40020028 	.word	0x40020028
 8008d7c:	40020040 	.word	0x40020040
 8008d80:	40020058 	.word	0x40020058
 8008d84:	40020070 	.word	0x40020070
 8008d88:	40020088 	.word	0x40020088
 8008d8c:	400200a0 	.word	0x400200a0
 8008d90:	400200b8 	.word	0x400200b8
 8008d94:	40020410 	.word	0x40020410
 8008d98:	40020428 	.word	0x40020428
 8008d9c:	40020440 	.word	0x40020440
 8008da0:	40020458 	.word	0x40020458
 8008da4:	40020470 	.word	0x40020470
 8008da8:	40020488 	.word	0x40020488
 8008dac:	400204a0 	.word	0x400204a0
 8008db0:	400204b8 	.word	0x400204b8
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f003 0308 	and.w	r3, r3, #8
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	bf14      	ite	ne
 8008dc2:	2301      	movne	r3, #1
 8008dc4:	2300      	moveq	r3, #0
 8008dc6:	b2db      	uxtb	r3, r3
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d015      	beq.n	8008df8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	681a      	ldr	r2, [r3, #0]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f022 0204 	bic.w	r2, r2, #4
 8008dda:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008de0:	f003 031f 	and.w	r3, r3, #31
 8008de4:	2208      	movs	r2, #8
 8008de6:	409a      	lsls	r2, r3
 8008de8:	6a3b      	ldr	r3, [r7, #32]
 8008dea:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008df0:	f043 0201 	orr.w	r2, r3, #1
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008dfc:	f003 031f 	and.w	r3, r3, #31
 8008e00:	69ba      	ldr	r2, [r7, #24]
 8008e02:	fa22 f303 	lsr.w	r3, r2, r3
 8008e06:	f003 0301 	and.w	r3, r3, #1
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d06e      	beq.n	8008eec <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a69      	ldr	r2, [pc, #420]	@ (8008fb8 <HAL_DMA_IRQHandler+0x3f8>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d04a      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4a67      	ldr	r2, [pc, #412]	@ (8008fbc <HAL_DMA_IRQHandler+0x3fc>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d045      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a66      	ldr	r2, [pc, #408]	@ (8008fc0 <HAL_DMA_IRQHandler+0x400>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d040      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a64      	ldr	r2, [pc, #400]	@ (8008fc4 <HAL_DMA_IRQHandler+0x404>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d03b      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a63      	ldr	r2, [pc, #396]	@ (8008fc8 <HAL_DMA_IRQHandler+0x408>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d036      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	4a61      	ldr	r2, [pc, #388]	@ (8008fcc <HAL_DMA_IRQHandler+0x40c>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d031      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a60      	ldr	r2, [pc, #384]	@ (8008fd0 <HAL_DMA_IRQHandler+0x410>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d02c      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4a5e      	ldr	r2, [pc, #376]	@ (8008fd4 <HAL_DMA_IRQHandler+0x414>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d027      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	4a5d      	ldr	r2, [pc, #372]	@ (8008fd8 <HAL_DMA_IRQHandler+0x418>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d022      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4a5b      	ldr	r2, [pc, #364]	@ (8008fdc <HAL_DMA_IRQHandler+0x41c>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d01d      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4a5a      	ldr	r2, [pc, #360]	@ (8008fe0 <HAL_DMA_IRQHandler+0x420>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d018      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a58      	ldr	r2, [pc, #352]	@ (8008fe4 <HAL_DMA_IRQHandler+0x424>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d013      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4a57      	ldr	r2, [pc, #348]	@ (8008fe8 <HAL_DMA_IRQHandler+0x428>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d00e      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a55      	ldr	r2, [pc, #340]	@ (8008fec <HAL_DMA_IRQHandler+0x42c>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d009      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4a54      	ldr	r2, [pc, #336]	@ (8008ff0 <HAL_DMA_IRQHandler+0x430>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d004      	beq.n	8008eae <HAL_DMA_IRQHandler+0x2ee>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a52      	ldr	r2, [pc, #328]	@ (8008ff4 <HAL_DMA_IRQHandler+0x434>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d10a      	bne.n	8008ec4 <HAL_DMA_IRQHandler+0x304>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	695b      	ldr	r3, [r3, #20]
 8008eb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	bf14      	ite	ne
 8008ebc:	2301      	movne	r3, #1
 8008ebe:	2300      	moveq	r3, #0
 8008ec0:	b2db      	uxtb	r3, r3
 8008ec2:	e003      	b.n	8008ecc <HAL_DMA_IRQHandler+0x30c>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	2300      	movs	r3, #0
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d00d      	beq.n	8008eec <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ed4:	f003 031f 	and.w	r3, r3, #31
 8008ed8:	2201      	movs	r2, #1
 8008eda:	409a      	lsls	r2, r3
 8008edc:	6a3b      	ldr	r3, [r7, #32]
 8008ede:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ee4:	f043 0202 	orr.w	r2, r3, #2
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ef0:	f003 031f 	and.w	r3, r3, #31
 8008ef4:	2204      	movs	r2, #4
 8008ef6:	409a      	lsls	r2, r3
 8008ef8:	69bb      	ldr	r3, [r7, #24]
 8008efa:	4013      	ands	r3, r2
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f000 808f 	beq.w	8009020 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4a2c      	ldr	r2, [pc, #176]	@ (8008fb8 <HAL_DMA_IRQHandler+0x3f8>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d04a      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	4a2a      	ldr	r2, [pc, #168]	@ (8008fbc <HAL_DMA_IRQHandler+0x3fc>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d045      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	4a29      	ldr	r2, [pc, #164]	@ (8008fc0 <HAL_DMA_IRQHandler+0x400>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d040      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	4a27      	ldr	r2, [pc, #156]	@ (8008fc4 <HAL_DMA_IRQHandler+0x404>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d03b      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4a26      	ldr	r2, [pc, #152]	@ (8008fc8 <HAL_DMA_IRQHandler+0x408>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d036      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4a24      	ldr	r2, [pc, #144]	@ (8008fcc <HAL_DMA_IRQHandler+0x40c>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d031      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a23      	ldr	r2, [pc, #140]	@ (8008fd0 <HAL_DMA_IRQHandler+0x410>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d02c      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a21      	ldr	r2, [pc, #132]	@ (8008fd4 <HAL_DMA_IRQHandler+0x414>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d027      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a20      	ldr	r2, [pc, #128]	@ (8008fd8 <HAL_DMA_IRQHandler+0x418>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d022      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a1e      	ldr	r2, [pc, #120]	@ (8008fdc <HAL_DMA_IRQHandler+0x41c>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d01d      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a1d      	ldr	r2, [pc, #116]	@ (8008fe0 <HAL_DMA_IRQHandler+0x420>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d018      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a1b      	ldr	r2, [pc, #108]	@ (8008fe4 <HAL_DMA_IRQHandler+0x424>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d013      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4a1a      	ldr	r2, [pc, #104]	@ (8008fe8 <HAL_DMA_IRQHandler+0x428>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d00e      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a18      	ldr	r2, [pc, #96]	@ (8008fec <HAL_DMA_IRQHandler+0x42c>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d009      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a17      	ldr	r2, [pc, #92]	@ (8008ff0 <HAL_DMA_IRQHandler+0x430>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d004      	beq.n	8008fa2 <HAL_DMA_IRQHandler+0x3e2>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a15      	ldr	r2, [pc, #84]	@ (8008ff4 <HAL_DMA_IRQHandler+0x434>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d12a      	bne.n	8008ff8 <HAL_DMA_IRQHandler+0x438>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f003 0302 	and.w	r3, r3, #2
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	bf14      	ite	ne
 8008fb0:	2301      	movne	r3, #1
 8008fb2:	2300      	moveq	r3, #0
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	e023      	b.n	8009000 <HAL_DMA_IRQHandler+0x440>
 8008fb8:	40020010 	.word	0x40020010
 8008fbc:	40020028 	.word	0x40020028
 8008fc0:	40020040 	.word	0x40020040
 8008fc4:	40020058 	.word	0x40020058
 8008fc8:	40020070 	.word	0x40020070
 8008fcc:	40020088 	.word	0x40020088
 8008fd0:	400200a0 	.word	0x400200a0
 8008fd4:	400200b8 	.word	0x400200b8
 8008fd8:	40020410 	.word	0x40020410
 8008fdc:	40020428 	.word	0x40020428
 8008fe0:	40020440 	.word	0x40020440
 8008fe4:	40020458 	.word	0x40020458
 8008fe8:	40020470 	.word	0x40020470
 8008fec:	40020488 	.word	0x40020488
 8008ff0:	400204a0 	.word	0x400204a0
 8008ff4:	400204b8 	.word	0x400204b8
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	2300      	movs	r3, #0
 8009000:	2b00      	cmp	r3, #0
 8009002:	d00d      	beq.n	8009020 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009008:	f003 031f 	and.w	r3, r3, #31
 800900c:	2204      	movs	r2, #4
 800900e:	409a      	lsls	r2, r3
 8009010:	6a3b      	ldr	r3, [r7, #32]
 8009012:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009018:	f043 0204 	orr.w	r2, r3, #4
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009024:	f003 031f 	and.w	r3, r3, #31
 8009028:	2210      	movs	r2, #16
 800902a:	409a      	lsls	r2, r3
 800902c:	69bb      	ldr	r3, [r7, #24]
 800902e:	4013      	ands	r3, r2
 8009030:	2b00      	cmp	r3, #0
 8009032:	f000 80a6 	beq.w	8009182 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4a85      	ldr	r2, [pc, #532]	@ (8009250 <HAL_DMA_IRQHandler+0x690>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d04a      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	4a83      	ldr	r2, [pc, #524]	@ (8009254 <HAL_DMA_IRQHandler+0x694>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d045      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4a82      	ldr	r2, [pc, #520]	@ (8009258 <HAL_DMA_IRQHandler+0x698>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d040      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a80      	ldr	r2, [pc, #512]	@ (800925c <HAL_DMA_IRQHandler+0x69c>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d03b      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a7f      	ldr	r2, [pc, #508]	@ (8009260 <HAL_DMA_IRQHandler+0x6a0>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d036      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a7d      	ldr	r2, [pc, #500]	@ (8009264 <HAL_DMA_IRQHandler+0x6a4>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d031      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	4a7c      	ldr	r2, [pc, #496]	@ (8009268 <HAL_DMA_IRQHandler+0x6a8>)
 8009078:	4293      	cmp	r3, r2
 800907a:	d02c      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	4a7a      	ldr	r2, [pc, #488]	@ (800926c <HAL_DMA_IRQHandler+0x6ac>)
 8009082:	4293      	cmp	r3, r2
 8009084:	d027      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	4a79      	ldr	r2, [pc, #484]	@ (8009270 <HAL_DMA_IRQHandler+0x6b0>)
 800908c:	4293      	cmp	r3, r2
 800908e:	d022      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4a77      	ldr	r2, [pc, #476]	@ (8009274 <HAL_DMA_IRQHandler+0x6b4>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d01d      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	4a76      	ldr	r2, [pc, #472]	@ (8009278 <HAL_DMA_IRQHandler+0x6b8>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d018      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a74      	ldr	r2, [pc, #464]	@ (800927c <HAL_DMA_IRQHandler+0x6bc>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d013      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a73      	ldr	r2, [pc, #460]	@ (8009280 <HAL_DMA_IRQHandler+0x6c0>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d00e      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a71      	ldr	r2, [pc, #452]	@ (8009284 <HAL_DMA_IRQHandler+0x6c4>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d009      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4a70      	ldr	r2, [pc, #448]	@ (8009288 <HAL_DMA_IRQHandler+0x6c8>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d004      	beq.n	80090d6 <HAL_DMA_IRQHandler+0x516>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a6e      	ldr	r2, [pc, #440]	@ (800928c <HAL_DMA_IRQHandler+0x6cc>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d10a      	bne.n	80090ec <HAL_DMA_IRQHandler+0x52c>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f003 0308 	and.w	r3, r3, #8
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	bf14      	ite	ne
 80090e4:	2301      	movne	r3, #1
 80090e6:	2300      	moveq	r3, #0
 80090e8:	b2db      	uxtb	r3, r3
 80090ea:	e009      	b.n	8009100 <HAL_DMA_IRQHandler+0x540>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f003 0304 	and.w	r3, r3, #4
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	bf14      	ite	ne
 80090fa:	2301      	movne	r3, #1
 80090fc:	2300      	moveq	r3, #0
 80090fe:	b2db      	uxtb	r3, r3
 8009100:	2b00      	cmp	r3, #0
 8009102:	d03e      	beq.n	8009182 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009108:	f003 031f 	and.w	r3, r3, #31
 800910c:	2210      	movs	r2, #16
 800910e:	409a      	lsls	r2, r3
 8009110:	6a3b      	ldr	r3, [r7, #32]
 8009112:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800911e:	2b00      	cmp	r3, #0
 8009120:	d018      	beq.n	8009154 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800912c:	2b00      	cmp	r3, #0
 800912e:	d108      	bne.n	8009142 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009134:	2b00      	cmp	r3, #0
 8009136:	d024      	beq.n	8009182 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	4798      	blx	r3
 8009140:	e01f      	b.n	8009182 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009146:	2b00      	cmp	r3, #0
 8009148:	d01b      	beq.n	8009182 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	4798      	blx	r3
 8009152:	e016      	b.n	8009182 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800915e:	2b00      	cmp	r3, #0
 8009160:	d107      	bne.n	8009172 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	681a      	ldr	r2, [r3, #0]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f022 0208 	bic.w	r2, r2, #8
 8009170:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009176:	2b00      	cmp	r3, #0
 8009178:	d003      	beq.n	8009182 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009186:	f003 031f 	and.w	r3, r3, #31
 800918a:	2220      	movs	r2, #32
 800918c:	409a      	lsls	r2, r3
 800918e:	69bb      	ldr	r3, [r7, #24]
 8009190:	4013      	ands	r3, r2
 8009192:	2b00      	cmp	r3, #0
 8009194:	f000 8110 	beq.w	80093b8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4a2c      	ldr	r2, [pc, #176]	@ (8009250 <HAL_DMA_IRQHandler+0x690>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d04a      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a2b      	ldr	r2, [pc, #172]	@ (8009254 <HAL_DMA_IRQHandler+0x694>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d045      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a29      	ldr	r2, [pc, #164]	@ (8009258 <HAL_DMA_IRQHandler+0x698>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d040      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a28      	ldr	r2, [pc, #160]	@ (800925c <HAL_DMA_IRQHandler+0x69c>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d03b      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4a26      	ldr	r2, [pc, #152]	@ (8009260 <HAL_DMA_IRQHandler+0x6a0>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d036      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a25      	ldr	r2, [pc, #148]	@ (8009264 <HAL_DMA_IRQHandler+0x6a4>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d031      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a23      	ldr	r2, [pc, #140]	@ (8009268 <HAL_DMA_IRQHandler+0x6a8>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d02c      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a22      	ldr	r2, [pc, #136]	@ (800926c <HAL_DMA_IRQHandler+0x6ac>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d027      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4a20      	ldr	r2, [pc, #128]	@ (8009270 <HAL_DMA_IRQHandler+0x6b0>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d022      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	4a1f      	ldr	r2, [pc, #124]	@ (8009274 <HAL_DMA_IRQHandler+0x6b4>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d01d      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4a1d      	ldr	r2, [pc, #116]	@ (8009278 <HAL_DMA_IRQHandler+0x6b8>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d018      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	4a1c      	ldr	r2, [pc, #112]	@ (800927c <HAL_DMA_IRQHandler+0x6bc>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d013      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a1a      	ldr	r2, [pc, #104]	@ (8009280 <HAL_DMA_IRQHandler+0x6c0>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d00e      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	4a19      	ldr	r2, [pc, #100]	@ (8009284 <HAL_DMA_IRQHandler+0x6c4>)
 8009220:	4293      	cmp	r3, r2
 8009222:	d009      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4a17      	ldr	r2, [pc, #92]	@ (8009288 <HAL_DMA_IRQHandler+0x6c8>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d004      	beq.n	8009238 <HAL_DMA_IRQHandler+0x678>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4a16      	ldr	r2, [pc, #88]	@ (800928c <HAL_DMA_IRQHandler+0x6cc>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d12b      	bne.n	8009290 <HAL_DMA_IRQHandler+0x6d0>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f003 0310 	and.w	r3, r3, #16
 8009242:	2b00      	cmp	r3, #0
 8009244:	bf14      	ite	ne
 8009246:	2301      	movne	r3, #1
 8009248:	2300      	moveq	r3, #0
 800924a:	b2db      	uxtb	r3, r3
 800924c:	e02a      	b.n	80092a4 <HAL_DMA_IRQHandler+0x6e4>
 800924e:	bf00      	nop
 8009250:	40020010 	.word	0x40020010
 8009254:	40020028 	.word	0x40020028
 8009258:	40020040 	.word	0x40020040
 800925c:	40020058 	.word	0x40020058
 8009260:	40020070 	.word	0x40020070
 8009264:	40020088 	.word	0x40020088
 8009268:	400200a0 	.word	0x400200a0
 800926c:	400200b8 	.word	0x400200b8
 8009270:	40020410 	.word	0x40020410
 8009274:	40020428 	.word	0x40020428
 8009278:	40020440 	.word	0x40020440
 800927c:	40020458 	.word	0x40020458
 8009280:	40020470 	.word	0x40020470
 8009284:	40020488 	.word	0x40020488
 8009288:	400204a0 	.word	0x400204a0
 800928c:	400204b8 	.word	0x400204b8
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f003 0302 	and.w	r3, r3, #2
 800929a:	2b00      	cmp	r3, #0
 800929c:	bf14      	ite	ne
 800929e:	2301      	movne	r3, #1
 80092a0:	2300      	moveq	r3, #0
 80092a2:	b2db      	uxtb	r3, r3
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	f000 8087 	beq.w	80093b8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092ae:	f003 031f 	and.w	r3, r3, #31
 80092b2:	2220      	movs	r2, #32
 80092b4:	409a      	lsls	r2, r3
 80092b6:	6a3b      	ldr	r3, [r7, #32]
 80092b8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80092c0:	b2db      	uxtb	r3, r3
 80092c2:	2b04      	cmp	r3, #4
 80092c4:	d139      	bne.n	800933a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	681a      	ldr	r2, [r3, #0]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f022 0216 	bic.w	r2, r2, #22
 80092d4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	695a      	ldr	r2, [r3, #20]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80092e4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d103      	bne.n	80092f6 <HAL_DMA_IRQHandler+0x736>
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d007      	beq.n	8009306 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f022 0208 	bic.w	r2, r2, #8
 8009304:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800930a:	f003 031f 	and.w	r3, r3, #31
 800930e:	223f      	movs	r2, #63	@ 0x3f
 8009310:	409a      	lsls	r2, r3
 8009312:	6a3b      	ldr	r3, [r7, #32]
 8009314:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2201      	movs	r2, #1
 800931a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2200      	movs	r2, #0
 8009322:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800932a:	2b00      	cmp	r3, #0
 800932c:	f000 834a 	beq.w	80099c4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	4798      	blx	r3
          }
          return;
 8009338:	e344      	b.n	80099c4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009344:	2b00      	cmp	r3, #0
 8009346:	d018      	beq.n	800937a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009352:	2b00      	cmp	r3, #0
 8009354:	d108      	bne.n	8009368 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800935a:	2b00      	cmp	r3, #0
 800935c:	d02c      	beq.n	80093b8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	4798      	blx	r3
 8009366:	e027      	b.n	80093b8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800936c:	2b00      	cmp	r3, #0
 800936e:	d023      	beq.n	80093b8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	4798      	blx	r3
 8009378:	e01e      	b.n	80093b8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009384:	2b00      	cmp	r3, #0
 8009386:	d10f      	bne.n	80093a8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	681a      	ldr	r2, [r3, #0]
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f022 0210 	bic.w	r2, r2, #16
 8009396:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2201      	movs	r2, #1
 800939c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2200      	movs	r2, #0
 80093a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d003      	beq.n	80093b8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f000 8306 	beq.w	80099ce <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093c6:	f003 0301 	and.w	r3, r3, #1
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	f000 8088 	beq.w	80094e0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2204      	movs	r2, #4
 80093d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	4a7a      	ldr	r2, [pc, #488]	@ (80095c8 <HAL_DMA_IRQHandler+0xa08>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d04a      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	4a79      	ldr	r2, [pc, #484]	@ (80095cc <HAL_DMA_IRQHandler+0xa0c>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d045      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4a77      	ldr	r2, [pc, #476]	@ (80095d0 <HAL_DMA_IRQHandler+0xa10>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d040      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	4a76      	ldr	r2, [pc, #472]	@ (80095d4 <HAL_DMA_IRQHandler+0xa14>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d03b      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4a74      	ldr	r2, [pc, #464]	@ (80095d8 <HAL_DMA_IRQHandler+0xa18>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d036      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4a73      	ldr	r2, [pc, #460]	@ (80095dc <HAL_DMA_IRQHandler+0xa1c>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d031      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4a71      	ldr	r2, [pc, #452]	@ (80095e0 <HAL_DMA_IRQHandler+0xa20>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d02c      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4a70      	ldr	r2, [pc, #448]	@ (80095e4 <HAL_DMA_IRQHandler+0xa24>)
 8009424:	4293      	cmp	r3, r2
 8009426:	d027      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	4a6e      	ldr	r2, [pc, #440]	@ (80095e8 <HAL_DMA_IRQHandler+0xa28>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d022      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	4a6d      	ldr	r2, [pc, #436]	@ (80095ec <HAL_DMA_IRQHandler+0xa2c>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d01d      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a6b      	ldr	r2, [pc, #428]	@ (80095f0 <HAL_DMA_IRQHandler+0xa30>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d018      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4a6a      	ldr	r2, [pc, #424]	@ (80095f4 <HAL_DMA_IRQHandler+0xa34>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d013      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4a68      	ldr	r2, [pc, #416]	@ (80095f8 <HAL_DMA_IRQHandler+0xa38>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d00e      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	4a67      	ldr	r2, [pc, #412]	@ (80095fc <HAL_DMA_IRQHandler+0xa3c>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d009      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a65      	ldr	r2, [pc, #404]	@ (8009600 <HAL_DMA_IRQHandler+0xa40>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d004      	beq.n	8009478 <HAL_DMA_IRQHandler+0x8b8>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a64      	ldr	r2, [pc, #400]	@ (8009604 <HAL_DMA_IRQHandler+0xa44>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d108      	bne.n	800948a <HAL_DMA_IRQHandler+0x8ca>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	681a      	ldr	r2, [r3, #0]
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f022 0201 	bic.w	r2, r2, #1
 8009486:	601a      	str	r2, [r3, #0]
 8009488:	e007      	b.n	800949a <HAL_DMA_IRQHandler+0x8da>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	681a      	ldr	r2, [r3, #0]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f022 0201 	bic.w	r2, r2, #1
 8009498:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	3301      	adds	r3, #1
 800949e:	60fb      	str	r3, [r7, #12]
 80094a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d307      	bcc.n	80094b6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f003 0301 	and.w	r3, r3, #1
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d1f2      	bne.n	800949a <HAL_DMA_IRQHandler+0x8da>
 80094b4:	e000      	b.n	80094b8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80094b6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f003 0301 	and.w	r3, r3, #1
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d004      	beq.n	80094d0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2203      	movs	r2, #3
 80094ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80094ce:	e003      	b.n	80094d8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2201      	movs	r2, #1
 80094d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	f000 8272 	beq.w	80099ce <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	4798      	blx	r3
 80094f2:	e26c      	b.n	80099ce <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a43      	ldr	r2, [pc, #268]	@ (8009608 <HAL_DMA_IRQHandler+0xa48>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d022      	beq.n	8009544 <HAL_DMA_IRQHandler+0x984>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	4a42      	ldr	r2, [pc, #264]	@ (800960c <HAL_DMA_IRQHandler+0xa4c>)
 8009504:	4293      	cmp	r3, r2
 8009506:	d01d      	beq.n	8009544 <HAL_DMA_IRQHandler+0x984>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4a40      	ldr	r2, [pc, #256]	@ (8009610 <HAL_DMA_IRQHandler+0xa50>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d018      	beq.n	8009544 <HAL_DMA_IRQHandler+0x984>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	4a3f      	ldr	r2, [pc, #252]	@ (8009614 <HAL_DMA_IRQHandler+0xa54>)
 8009518:	4293      	cmp	r3, r2
 800951a:	d013      	beq.n	8009544 <HAL_DMA_IRQHandler+0x984>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4a3d      	ldr	r2, [pc, #244]	@ (8009618 <HAL_DMA_IRQHandler+0xa58>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d00e      	beq.n	8009544 <HAL_DMA_IRQHandler+0x984>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	4a3c      	ldr	r2, [pc, #240]	@ (800961c <HAL_DMA_IRQHandler+0xa5c>)
 800952c:	4293      	cmp	r3, r2
 800952e:	d009      	beq.n	8009544 <HAL_DMA_IRQHandler+0x984>
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a3a      	ldr	r2, [pc, #232]	@ (8009620 <HAL_DMA_IRQHandler+0xa60>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d004      	beq.n	8009544 <HAL_DMA_IRQHandler+0x984>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4a39      	ldr	r2, [pc, #228]	@ (8009624 <HAL_DMA_IRQHandler+0xa64>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d101      	bne.n	8009548 <HAL_DMA_IRQHandler+0x988>
 8009544:	2301      	movs	r3, #1
 8009546:	e000      	b.n	800954a <HAL_DMA_IRQHandler+0x98a>
 8009548:	2300      	movs	r3, #0
 800954a:	2b00      	cmp	r3, #0
 800954c:	f000 823f 	beq.w	80099ce <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800955c:	f003 031f 	and.w	r3, r3, #31
 8009560:	2204      	movs	r2, #4
 8009562:	409a      	lsls	r2, r3
 8009564:	697b      	ldr	r3, [r7, #20]
 8009566:	4013      	ands	r3, r2
 8009568:	2b00      	cmp	r3, #0
 800956a:	f000 80cd 	beq.w	8009708 <HAL_DMA_IRQHandler+0xb48>
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	f003 0304 	and.w	r3, r3, #4
 8009574:	2b00      	cmp	r3, #0
 8009576:	f000 80c7 	beq.w	8009708 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800957e:	f003 031f 	and.w	r3, r3, #31
 8009582:	2204      	movs	r2, #4
 8009584:	409a      	lsls	r2, r3
 8009586:	69fb      	ldr	r3, [r7, #28]
 8009588:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009590:	2b00      	cmp	r3, #0
 8009592:	d049      	beq.n	8009628 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800959a:	2b00      	cmp	r3, #0
 800959c:	d109      	bne.n	80095b2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	f000 8210 	beq.w	80099c8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80095b0:	e20a      	b.n	80099c8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	f000 8206 	beq.w	80099c8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80095c4:	e200      	b.n	80099c8 <HAL_DMA_IRQHandler+0xe08>
 80095c6:	bf00      	nop
 80095c8:	40020010 	.word	0x40020010
 80095cc:	40020028 	.word	0x40020028
 80095d0:	40020040 	.word	0x40020040
 80095d4:	40020058 	.word	0x40020058
 80095d8:	40020070 	.word	0x40020070
 80095dc:	40020088 	.word	0x40020088
 80095e0:	400200a0 	.word	0x400200a0
 80095e4:	400200b8 	.word	0x400200b8
 80095e8:	40020410 	.word	0x40020410
 80095ec:	40020428 	.word	0x40020428
 80095f0:	40020440 	.word	0x40020440
 80095f4:	40020458 	.word	0x40020458
 80095f8:	40020470 	.word	0x40020470
 80095fc:	40020488 	.word	0x40020488
 8009600:	400204a0 	.word	0x400204a0
 8009604:	400204b8 	.word	0x400204b8
 8009608:	58025408 	.word	0x58025408
 800960c:	5802541c 	.word	0x5802541c
 8009610:	58025430 	.word	0x58025430
 8009614:	58025444 	.word	0x58025444
 8009618:	58025458 	.word	0x58025458
 800961c:	5802546c 	.word	0x5802546c
 8009620:	58025480 	.word	0x58025480
 8009624:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009628:	693b      	ldr	r3, [r7, #16]
 800962a:	f003 0320 	and.w	r3, r3, #32
 800962e:	2b00      	cmp	r3, #0
 8009630:	d160      	bne.n	80096f4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4a7f      	ldr	r2, [pc, #508]	@ (8009834 <HAL_DMA_IRQHandler+0xc74>)
 8009638:	4293      	cmp	r3, r2
 800963a:	d04a      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	4a7d      	ldr	r2, [pc, #500]	@ (8009838 <HAL_DMA_IRQHandler+0xc78>)
 8009642:	4293      	cmp	r3, r2
 8009644:	d045      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4a7c      	ldr	r2, [pc, #496]	@ (800983c <HAL_DMA_IRQHandler+0xc7c>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d040      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	4a7a      	ldr	r2, [pc, #488]	@ (8009840 <HAL_DMA_IRQHandler+0xc80>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d03b      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	4a79      	ldr	r2, [pc, #484]	@ (8009844 <HAL_DMA_IRQHandler+0xc84>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d036      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4a77      	ldr	r2, [pc, #476]	@ (8009848 <HAL_DMA_IRQHandler+0xc88>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d031      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a76      	ldr	r2, [pc, #472]	@ (800984c <HAL_DMA_IRQHandler+0xc8c>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d02c      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a74      	ldr	r2, [pc, #464]	@ (8009850 <HAL_DMA_IRQHandler+0xc90>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d027      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a73      	ldr	r2, [pc, #460]	@ (8009854 <HAL_DMA_IRQHandler+0xc94>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d022      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a71      	ldr	r2, [pc, #452]	@ (8009858 <HAL_DMA_IRQHandler+0xc98>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d01d      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a70      	ldr	r2, [pc, #448]	@ (800985c <HAL_DMA_IRQHandler+0xc9c>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d018      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	4a6e      	ldr	r2, [pc, #440]	@ (8009860 <HAL_DMA_IRQHandler+0xca0>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d013      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a6d      	ldr	r2, [pc, #436]	@ (8009864 <HAL_DMA_IRQHandler+0xca4>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d00e      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	4a6b      	ldr	r2, [pc, #428]	@ (8009868 <HAL_DMA_IRQHandler+0xca8>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d009      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	4a6a      	ldr	r2, [pc, #424]	@ (800986c <HAL_DMA_IRQHandler+0xcac>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d004      	beq.n	80096d2 <HAL_DMA_IRQHandler+0xb12>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4a68      	ldr	r2, [pc, #416]	@ (8009870 <HAL_DMA_IRQHandler+0xcb0>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	d108      	bne.n	80096e4 <HAL_DMA_IRQHandler+0xb24>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	681a      	ldr	r2, [r3, #0]
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f022 0208 	bic.w	r2, r2, #8
 80096e0:	601a      	str	r2, [r3, #0]
 80096e2:	e007      	b.n	80096f4 <HAL_DMA_IRQHandler+0xb34>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	681a      	ldr	r2, [r3, #0]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f022 0204 	bic.w	r2, r2, #4
 80096f2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	f000 8165 	beq.w	80099c8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009706:	e15f      	b.n	80099c8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800970c:	f003 031f 	and.w	r3, r3, #31
 8009710:	2202      	movs	r2, #2
 8009712:	409a      	lsls	r2, r3
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	4013      	ands	r3, r2
 8009718:	2b00      	cmp	r3, #0
 800971a:	f000 80c5 	beq.w	80098a8 <HAL_DMA_IRQHandler+0xce8>
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	f003 0302 	and.w	r3, r3, #2
 8009724:	2b00      	cmp	r3, #0
 8009726:	f000 80bf 	beq.w	80098a8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800972e:	f003 031f 	and.w	r3, r3, #31
 8009732:	2202      	movs	r2, #2
 8009734:	409a      	lsls	r2, r3
 8009736:	69fb      	ldr	r3, [r7, #28]
 8009738:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800973a:	693b      	ldr	r3, [r7, #16]
 800973c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009740:	2b00      	cmp	r3, #0
 8009742:	d018      	beq.n	8009776 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800974a:	2b00      	cmp	r3, #0
 800974c:	d109      	bne.n	8009762 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009752:	2b00      	cmp	r3, #0
 8009754:	f000 813a 	beq.w	80099cc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009760:	e134      	b.n	80099cc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009766:	2b00      	cmp	r3, #0
 8009768:	f000 8130 	beq.w	80099cc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009774:	e12a      	b.n	80099cc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	f003 0320 	and.w	r3, r3, #32
 800977c:	2b00      	cmp	r3, #0
 800977e:	f040 8089 	bne.w	8009894 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	4a2b      	ldr	r2, [pc, #172]	@ (8009834 <HAL_DMA_IRQHandler+0xc74>)
 8009788:	4293      	cmp	r3, r2
 800978a:	d04a      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4a29      	ldr	r2, [pc, #164]	@ (8009838 <HAL_DMA_IRQHandler+0xc78>)
 8009792:	4293      	cmp	r3, r2
 8009794:	d045      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4a28      	ldr	r2, [pc, #160]	@ (800983c <HAL_DMA_IRQHandler+0xc7c>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d040      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4a26      	ldr	r2, [pc, #152]	@ (8009840 <HAL_DMA_IRQHandler+0xc80>)
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d03b      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a25      	ldr	r2, [pc, #148]	@ (8009844 <HAL_DMA_IRQHandler+0xc84>)
 80097b0:	4293      	cmp	r3, r2
 80097b2:	d036      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	4a23      	ldr	r2, [pc, #140]	@ (8009848 <HAL_DMA_IRQHandler+0xc88>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d031      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	4a22      	ldr	r2, [pc, #136]	@ (800984c <HAL_DMA_IRQHandler+0xc8c>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d02c      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	4a20      	ldr	r2, [pc, #128]	@ (8009850 <HAL_DMA_IRQHandler+0xc90>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d027      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	4a1f      	ldr	r2, [pc, #124]	@ (8009854 <HAL_DMA_IRQHandler+0xc94>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d022      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4a1d      	ldr	r2, [pc, #116]	@ (8009858 <HAL_DMA_IRQHandler+0xc98>)
 80097e2:	4293      	cmp	r3, r2
 80097e4:	d01d      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4a1c      	ldr	r2, [pc, #112]	@ (800985c <HAL_DMA_IRQHandler+0xc9c>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d018      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4a1a      	ldr	r2, [pc, #104]	@ (8009860 <HAL_DMA_IRQHandler+0xca0>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d013      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	4a19      	ldr	r2, [pc, #100]	@ (8009864 <HAL_DMA_IRQHandler+0xca4>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d00e      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4a17      	ldr	r2, [pc, #92]	@ (8009868 <HAL_DMA_IRQHandler+0xca8>)
 800980a:	4293      	cmp	r3, r2
 800980c:	d009      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	4a16      	ldr	r2, [pc, #88]	@ (800986c <HAL_DMA_IRQHandler+0xcac>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d004      	beq.n	8009822 <HAL_DMA_IRQHandler+0xc62>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	4a14      	ldr	r2, [pc, #80]	@ (8009870 <HAL_DMA_IRQHandler+0xcb0>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d128      	bne.n	8009874 <HAL_DMA_IRQHandler+0xcb4>
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	681a      	ldr	r2, [r3, #0]
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f022 0214 	bic.w	r2, r2, #20
 8009830:	601a      	str	r2, [r3, #0]
 8009832:	e027      	b.n	8009884 <HAL_DMA_IRQHandler+0xcc4>
 8009834:	40020010 	.word	0x40020010
 8009838:	40020028 	.word	0x40020028
 800983c:	40020040 	.word	0x40020040
 8009840:	40020058 	.word	0x40020058
 8009844:	40020070 	.word	0x40020070
 8009848:	40020088 	.word	0x40020088
 800984c:	400200a0 	.word	0x400200a0
 8009850:	400200b8 	.word	0x400200b8
 8009854:	40020410 	.word	0x40020410
 8009858:	40020428 	.word	0x40020428
 800985c:	40020440 	.word	0x40020440
 8009860:	40020458 	.word	0x40020458
 8009864:	40020470 	.word	0x40020470
 8009868:	40020488 	.word	0x40020488
 800986c:	400204a0 	.word	0x400204a0
 8009870:	400204b8 	.word	0x400204b8
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	681a      	ldr	r2, [r3, #0]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f022 020a 	bic.w	r2, r2, #10
 8009882:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2201      	movs	r2, #1
 8009888:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2200      	movs	r2, #0
 8009890:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009898:	2b00      	cmp	r3, #0
 800989a:	f000 8097 	beq.w	80099cc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80098a6:	e091      	b.n	80099cc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098ac:	f003 031f 	and.w	r3, r3, #31
 80098b0:	2208      	movs	r2, #8
 80098b2:	409a      	lsls	r2, r3
 80098b4:	697b      	ldr	r3, [r7, #20]
 80098b6:	4013      	ands	r3, r2
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	f000 8088 	beq.w	80099ce <HAL_DMA_IRQHandler+0xe0e>
 80098be:	693b      	ldr	r3, [r7, #16]
 80098c0:	f003 0308 	and.w	r3, r3, #8
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	f000 8082 	beq.w	80099ce <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	4a41      	ldr	r2, [pc, #260]	@ (80099d4 <HAL_DMA_IRQHandler+0xe14>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d04a      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4a3f      	ldr	r2, [pc, #252]	@ (80099d8 <HAL_DMA_IRQHandler+0xe18>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d045      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	4a3e      	ldr	r2, [pc, #248]	@ (80099dc <HAL_DMA_IRQHandler+0xe1c>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d040      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	4a3c      	ldr	r2, [pc, #240]	@ (80099e0 <HAL_DMA_IRQHandler+0xe20>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d03b      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	4a3b      	ldr	r2, [pc, #236]	@ (80099e4 <HAL_DMA_IRQHandler+0xe24>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d036      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	4a39      	ldr	r2, [pc, #228]	@ (80099e8 <HAL_DMA_IRQHandler+0xe28>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d031      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4a38      	ldr	r2, [pc, #224]	@ (80099ec <HAL_DMA_IRQHandler+0xe2c>)
 800990c:	4293      	cmp	r3, r2
 800990e:	d02c      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	4a36      	ldr	r2, [pc, #216]	@ (80099f0 <HAL_DMA_IRQHandler+0xe30>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d027      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	4a35      	ldr	r2, [pc, #212]	@ (80099f4 <HAL_DMA_IRQHandler+0xe34>)
 8009920:	4293      	cmp	r3, r2
 8009922:	d022      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a33      	ldr	r2, [pc, #204]	@ (80099f8 <HAL_DMA_IRQHandler+0xe38>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d01d      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4a32      	ldr	r2, [pc, #200]	@ (80099fc <HAL_DMA_IRQHandler+0xe3c>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d018      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	4a30      	ldr	r2, [pc, #192]	@ (8009a00 <HAL_DMA_IRQHandler+0xe40>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d013      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4a2f      	ldr	r2, [pc, #188]	@ (8009a04 <HAL_DMA_IRQHandler+0xe44>)
 8009948:	4293      	cmp	r3, r2
 800994a:	d00e      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4a2d      	ldr	r2, [pc, #180]	@ (8009a08 <HAL_DMA_IRQHandler+0xe48>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d009      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	4a2c      	ldr	r2, [pc, #176]	@ (8009a0c <HAL_DMA_IRQHandler+0xe4c>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d004      	beq.n	800996a <HAL_DMA_IRQHandler+0xdaa>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	4a2a      	ldr	r2, [pc, #168]	@ (8009a10 <HAL_DMA_IRQHandler+0xe50>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d108      	bne.n	800997c <HAL_DMA_IRQHandler+0xdbc>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	681a      	ldr	r2, [r3, #0]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f022 021c 	bic.w	r2, r2, #28
 8009978:	601a      	str	r2, [r3, #0]
 800997a:	e007      	b.n	800998c <HAL_DMA_IRQHandler+0xdcc>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	681a      	ldr	r2, [r3, #0]
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f022 020e 	bic.w	r2, r2, #14
 800998a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009990:	f003 031f 	and.w	r3, r3, #31
 8009994:	2201      	movs	r2, #1
 8009996:	409a      	lsls	r2, r3
 8009998:	69fb      	ldr	r3, [r7, #28]
 800999a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2201      	movs	r2, #1
 80099a0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2201      	movs	r2, #1
 80099a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2200      	movs	r2, #0
 80099ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d009      	beq.n	80099ce <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	4798      	blx	r3
 80099c2:	e004      	b.n	80099ce <HAL_DMA_IRQHandler+0xe0e>
          return;
 80099c4:	bf00      	nop
 80099c6:	e002      	b.n	80099ce <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80099c8:	bf00      	nop
 80099ca:	e000      	b.n	80099ce <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80099cc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80099ce:	3728      	adds	r7, #40	@ 0x28
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}
 80099d4:	40020010 	.word	0x40020010
 80099d8:	40020028 	.word	0x40020028
 80099dc:	40020040 	.word	0x40020040
 80099e0:	40020058 	.word	0x40020058
 80099e4:	40020070 	.word	0x40020070
 80099e8:	40020088 	.word	0x40020088
 80099ec:	400200a0 	.word	0x400200a0
 80099f0:	400200b8 	.word	0x400200b8
 80099f4:	40020410 	.word	0x40020410
 80099f8:	40020428 	.word	0x40020428
 80099fc:	40020440 	.word	0x40020440
 8009a00:	40020458 	.word	0x40020458
 8009a04:	40020470 	.word	0x40020470
 8009a08:	40020488 	.word	0x40020488
 8009a0c:	400204a0 	.word	0x400204a0
 8009a10:	400204b8 	.word	0x400204b8

08009a14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009a14:	b480      	push	{r7}
 8009a16:	b085      	sub	sp, #20
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	4a42      	ldr	r2, [pc, #264]	@ (8009b2c <DMA_CalcBaseAndBitshift+0x118>)
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d04a      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	4a41      	ldr	r2, [pc, #260]	@ (8009b30 <DMA_CalcBaseAndBitshift+0x11c>)
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d045      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	4a3f      	ldr	r2, [pc, #252]	@ (8009b34 <DMA_CalcBaseAndBitshift+0x120>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d040      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a3e      	ldr	r2, [pc, #248]	@ (8009b38 <DMA_CalcBaseAndBitshift+0x124>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d03b      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a3c      	ldr	r2, [pc, #240]	@ (8009b3c <DMA_CalcBaseAndBitshift+0x128>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d036      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4a3b      	ldr	r2, [pc, #236]	@ (8009b40 <DMA_CalcBaseAndBitshift+0x12c>)
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d031      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	4a39      	ldr	r2, [pc, #228]	@ (8009b44 <DMA_CalcBaseAndBitshift+0x130>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d02c      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a38      	ldr	r2, [pc, #224]	@ (8009b48 <DMA_CalcBaseAndBitshift+0x134>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d027      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	4a36      	ldr	r2, [pc, #216]	@ (8009b4c <DMA_CalcBaseAndBitshift+0x138>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d022      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4a35      	ldr	r2, [pc, #212]	@ (8009b50 <DMA_CalcBaseAndBitshift+0x13c>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d01d      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4a33      	ldr	r2, [pc, #204]	@ (8009b54 <DMA_CalcBaseAndBitshift+0x140>)
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d018      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	4a32      	ldr	r2, [pc, #200]	@ (8009b58 <DMA_CalcBaseAndBitshift+0x144>)
 8009a90:	4293      	cmp	r3, r2
 8009a92:	d013      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	4a30      	ldr	r2, [pc, #192]	@ (8009b5c <DMA_CalcBaseAndBitshift+0x148>)
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	d00e      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a2f      	ldr	r2, [pc, #188]	@ (8009b60 <DMA_CalcBaseAndBitshift+0x14c>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d009      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a2d      	ldr	r2, [pc, #180]	@ (8009b64 <DMA_CalcBaseAndBitshift+0x150>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d004      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xa8>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a2c      	ldr	r2, [pc, #176]	@ (8009b68 <DMA_CalcBaseAndBitshift+0x154>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d101      	bne.n	8009ac0 <DMA_CalcBaseAndBitshift+0xac>
 8009abc:	2301      	movs	r3, #1
 8009abe:	e000      	b.n	8009ac2 <DMA_CalcBaseAndBitshift+0xae>
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d024      	beq.n	8009b10 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	b2db      	uxtb	r3, r3
 8009acc:	3b10      	subs	r3, #16
 8009ace:	4a27      	ldr	r2, [pc, #156]	@ (8009b6c <DMA_CalcBaseAndBitshift+0x158>)
 8009ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ad4:	091b      	lsrs	r3, r3, #4
 8009ad6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	f003 0307 	and.w	r3, r3, #7
 8009ade:	4a24      	ldr	r2, [pc, #144]	@ (8009b70 <DMA_CalcBaseAndBitshift+0x15c>)
 8009ae0:	5cd3      	ldrb	r3, [r2, r3]
 8009ae2:	461a      	mov	r2, r3
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	2b03      	cmp	r3, #3
 8009aec:	d908      	bls.n	8009b00 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	461a      	mov	r2, r3
 8009af4:	4b1f      	ldr	r3, [pc, #124]	@ (8009b74 <DMA_CalcBaseAndBitshift+0x160>)
 8009af6:	4013      	ands	r3, r2
 8009af8:	1d1a      	adds	r2, r3, #4
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	659a      	str	r2, [r3, #88]	@ 0x58
 8009afe:	e00d      	b.n	8009b1c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	461a      	mov	r2, r3
 8009b06:	4b1b      	ldr	r3, [pc, #108]	@ (8009b74 <DMA_CalcBaseAndBitshift+0x160>)
 8009b08:	4013      	ands	r3, r2
 8009b0a:	687a      	ldr	r2, [r7, #4]
 8009b0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8009b0e:	e005      	b.n	8009b1c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3714      	adds	r7, #20
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr
 8009b2c:	40020010 	.word	0x40020010
 8009b30:	40020028 	.word	0x40020028
 8009b34:	40020040 	.word	0x40020040
 8009b38:	40020058 	.word	0x40020058
 8009b3c:	40020070 	.word	0x40020070
 8009b40:	40020088 	.word	0x40020088
 8009b44:	400200a0 	.word	0x400200a0
 8009b48:	400200b8 	.word	0x400200b8
 8009b4c:	40020410 	.word	0x40020410
 8009b50:	40020428 	.word	0x40020428
 8009b54:	40020440 	.word	0x40020440
 8009b58:	40020458 	.word	0x40020458
 8009b5c:	40020470 	.word	0x40020470
 8009b60:	40020488 	.word	0x40020488
 8009b64:	400204a0 	.word	0x400204a0
 8009b68:	400204b8 	.word	0x400204b8
 8009b6c:	aaaaaaab 	.word	0xaaaaaaab
 8009b70:	08017384 	.word	0x08017384
 8009b74:	fffffc00 	.word	0xfffffc00

08009b78 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8009b78:	b480      	push	{r7}
 8009b7a:	b085      	sub	sp, #20
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009b80:	2300      	movs	r3, #0
 8009b82:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	699b      	ldr	r3, [r3, #24]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d120      	bne.n	8009bce <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b90:	2b03      	cmp	r3, #3
 8009b92:	d858      	bhi.n	8009c46 <DMA_CheckFifoParam+0xce>
 8009b94:	a201      	add	r2, pc, #4	@ (adr r2, 8009b9c <DMA_CheckFifoParam+0x24>)
 8009b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b9a:	bf00      	nop
 8009b9c:	08009bad 	.word	0x08009bad
 8009ba0:	08009bbf 	.word	0x08009bbf
 8009ba4:	08009bad 	.word	0x08009bad
 8009ba8:	08009c47 	.word	0x08009c47
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d048      	beq.n	8009c4a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8009bb8:	2301      	movs	r3, #1
 8009bba:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009bbc:	e045      	b.n	8009c4a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009bc6:	d142      	bne.n	8009c4e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009bcc:	e03f      	b.n	8009c4e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	699b      	ldr	r3, [r3, #24]
 8009bd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bd6:	d123      	bne.n	8009c20 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bdc:	2b03      	cmp	r3, #3
 8009bde:	d838      	bhi.n	8009c52 <DMA_CheckFifoParam+0xda>
 8009be0:	a201      	add	r2, pc, #4	@ (adr r2, 8009be8 <DMA_CheckFifoParam+0x70>)
 8009be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009be6:	bf00      	nop
 8009be8:	08009bf9 	.word	0x08009bf9
 8009bec:	08009bff 	.word	0x08009bff
 8009bf0:	08009bf9 	.word	0x08009bf9
 8009bf4:	08009c11 	.word	0x08009c11
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	73fb      	strb	r3, [r7, #15]
        break;
 8009bfc:	e030      	b.n	8009c60 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d025      	beq.n	8009c56 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009c0e:	e022      	b.n	8009c56 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c14:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009c18:	d11f      	bne.n	8009c5a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009c1e:	e01c      	b.n	8009c5a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c24:	2b02      	cmp	r3, #2
 8009c26:	d902      	bls.n	8009c2e <DMA_CheckFifoParam+0xb6>
 8009c28:	2b03      	cmp	r3, #3
 8009c2a:	d003      	beq.n	8009c34 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8009c2c:	e018      	b.n	8009c60 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	73fb      	strb	r3, [r7, #15]
        break;
 8009c32:	e015      	b.n	8009c60 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d00e      	beq.n	8009c5e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8009c40:	2301      	movs	r3, #1
 8009c42:	73fb      	strb	r3, [r7, #15]
    break;
 8009c44:	e00b      	b.n	8009c5e <DMA_CheckFifoParam+0xe6>
        break;
 8009c46:	bf00      	nop
 8009c48:	e00a      	b.n	8009c60 <DMA_CheckFifoParam+0xe8>
        break;
 8009c4a:	bf00      	nop
 8009c4c:	e008      	b.n	8009c60 <DMA_CheckFifoParam+0xe8>
        break;
 8009c4e:	bf00      	nop
 8009c50:	e006      	b.n	8009c60 <DMA_CheckFifoParam+0xe8>
        break;
 8009c52:	bf00      	nop
 8009c54:	e004      	b.n	8009c60 <DMA_CheckFifoParam+0xe8>
        break;
 8009c56:	bf00      	nop
 8009c58:	e002      	b.n	8009c60 <DMA_CheckFifoParam+0xe8>
        break;
 8009c5a:	bf00      	nop
 8009c5c:	e000      	b.n	8009c60 <DMA_CheckFifoParam+0xe8>
    break;
 8009c5e:	bf00      	nop
    }
  }

  return status;
 8009c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3714      	adds	r7, #20
 8009c66:	46bd      	mov	sp, r7
 8009c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6c:	4770      	bx	lr
 8009c6e:	bf00      	nop

08009c70 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009c70:	b480      	push	{r7}
 8009c72:	b085      	sub	sp, #20
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	4a38      	ldr	r2, [pc, #224]	@ (8009d64 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d022      	beq.n	8009cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	4a36      	ldr	r2, [pc, #216]	@ (8009d68 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d01d      	beq.n	8009cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	4a35      	ldr	r2, [pc, #212]	@ (8009d6c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d018      	beq.n	8009cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	4a33      	ldr	r2, [pc, #204]	@ (8009d70 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	d013      	beq.n	8009cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	4a32      	ldr	r2, [pc, #200]	@ (8009d74 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d00e      	beq.n	8009cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	4a30      	ldr	r2, [pc, #192]	@ (8009d78 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d009      	beq.n	8009cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a2f      	ldr	r2, [pc, #188]	@ (8009d7c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d004      	beq.n	8009cce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4a2d      	ldr	r2, [pc, #180]	@ (8009d80 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d101      	bne.n	8009cd2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8009cce:	2301      	movs	r3, #1
 8009cd0:	e000      	b.n	8009cd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d01a      	beq.n	8009d0e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	b2db      	uxtb	r3, r3
 8009cde:	3b08      	subs	r3, #8
 8009ce0:	4a28      	ldr	r2, [pc, #160]	@ (8009d84 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8009ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ce6:	091b      	lsrs	r3, r3, #4
 8009ce8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8009cea:	68fa      	ldr	r2, [r7, #12]
 8009cec:	4b26      	ldr	r3, [pc, #152]	@ (8009d88 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8009cee:	4413      	add	r3, r2
 8009cf0:	009b      	lsls	r3, r3, #2
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	4a24      	ldr	r2, [pc, #144]	@ (8009d8c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8009cfc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f003 031f 	and.w	r3, r3, #31
 8009d04:	2201      	movs	r2, #1
 8009d06:	409a      	lsls	r2, r3
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8009d0c:	e024      	b.n	8009d58 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	b2db      	uxtb	r3, r3
 8009d14:	3b10      	subs	r3, #16
 8009d16:	4a1e      	ldr	r2, [pc, #120]	@ (8009d90 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009d18:	fba2 2303 	umull	r2, r3, r2, r3
 8009d1c:	091b      	lsrs	r3, r3, #4
 8009d1e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	4a1c      	ldr	r2, [pc, #112]	@ (8009d94 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8009d24:	4293      	cmp	r3, r2
 8009d26:	d806      	bhi.n	8009d36 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	4a1b      	ldr	r2, [pc, #108]	@ (8009d98 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d902      	bls.n	8009d36 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	3308      	adds	r3, #8
 8009d34:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8009d36:	68fa      	ldr	r2, [r7, #12]
 8009d38:	4b18      	ldr	r3, [pc, #96]	@ (8009d9c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8009d3a:	4413      	add	r3, r2
 8009d3c:	009b      	lsls	r3, r3, #2
 8009d3e:	461a      	mov	r2, r3
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	4a16      	ldr	r2, [pc, #88]	@ (8009da0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8009d48:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	f003 031f 	and.w	r3, r3, #31
 8009d50:	2201      	movs	r2, #1
 8009d52:	409a      	lsls	r2, r3
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009d58:	bf00      	nop
 8009d5a:	3714      	adds	r7, #20
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d62:	4770      	bx	lr
 8009d64:	58025408 	.word	0x58025408
 8009d68:	5802541c 	.word	0x5802541c
 8009d6c:	58025430 	.word	0x58025430
 8009d70:	58025444 	.word	0x58025444
 8009d74:	58025458 	.word	0x58025458
 8009d78:	5802546c 	.word	0x5802546c
 8009d7c:	58025480 	.word	0x58025480
 8009d80:	58025494 	.word	0x58025494
 8009d84:	cccccccd 	.word	0xcccccccd
 8009d88:	16009600 	.word	0x16009600
 8009d8c:	58025880 	.word	0x58025880
 8009d90:	aaaaaaab 	.word	0xaaaaaaab
 8009d94:	400204b8 	.word	0x400204b8
 8009d98:	4002040f 	.word	0x4002040f
 8009d9c:	10008200 	.word	0x10008200
 8009da0:	40020880 	.word	0x40020880

08009da4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009da4:	b480      	push	{r7}
 8009da6:	b085      	sub	sp, #20
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	685b      	ldr	r3, [r3, #4]
 8009db0:	b2db      	uxtb	r3, r3
 8009db2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d04a      	beq.n	8009e50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	2b08      	cmp	r3, #8
 8009dbe:	d847      	bhi.n	8009e50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	4a25      	ldr	r2, [pc, #148]	@ (8009e5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d022      	beq.n	8009e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	4a24      	ldr	r2, [pc, #144]	@ (8009e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d01d      	beq.n	8009e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	4a22      	ldr	r2, [pc, #136]	@ (8009e64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	d018      	beq.n	8009e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	4a21      	ldr	r2, [pc, #132]	@ (8009e68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d013      	beq.n	8009e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	4a1f      	ldr	r2, [pc, #124]	@ (8009e6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d00e      	beq.n	8009e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4a1e      	ldr	r2, [pc, #120]	@ (8009e70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d009      	beq.n	8009e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	4a1c      	ldr	r2, [pc, #112]	@ (8009e74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8009e02:	4293      	cmp	r3, r2
 8009e04:	d004      	beq.n	8009e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	4a1b      	ldr	r2, [pc, #108]	@ (8009e78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d101      	bne.n	8009e14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8009e10:	2301      	movs	r3, #1
 8009e12:	e000      	b.n	8009e16 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8009e14:	2300      	movs	r3, #0
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d00a      	beq.n	8009e30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8009e1a:	68fa      	ldr	r2, [r7, #12]
 8009e1c:	4b17      	ldr	r3, [pc, #92]	@ (8009e7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8009e1e:	4413      	add	r3, r2
 8009e20:	009b      	lsls	r3, r3, #2
 8009e22:	461a      	mov	r2, r3
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	4a15      	ldr	r2, [pc, #84]	@ (8009e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8009e2c:	671a      	str	r2, [r3, #112]	@ 0x70
 8009e2e:	e009      	b.n	8009e44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009e30:	68fa      	ldr	r2, [r7, #12]
 8009e32:	4b14      	ldr	r3, [pc, #80]	@ (8009e84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8009e34:	4413      	add	r3, r2
 8009e36:	009b      	lsls	r3, r3, #2
 8009e38:	461a      	mov	r2, r3
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	4a11      	ldr	r2, [pc, #68]	@ (8009e88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8009e42:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	3b01      	subs	r3, #1
 8009e48:	2201      	movs	r2, #1
 8009e4a:	409a      	lsls	r2, r3
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8009e50:	bf00      	nop
 8009e52:	3714      	adds	r7, #20
 8009e54:	46bd      	mov	sp, r7
 8009e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5a:	4770      	bx	lr
 8009e5c:	58025408 	.word	0x58025408
 8009e60:	5802541c 	.word	0x5802541c
 8009e64:	58025430 	.word	0x58025430
 8009e68:	58025444 	.word	0x58025444
 8009e6c:	58025458 	.word	0x58025458
 8009e70:	5802546c 	.word	0x5802546c
 8009e74:	58025480 	.word	0x58025480
 8009e78:	58025494 	.word	0x58025494
 8009e7c:	1600963f 	.word	0x1600963f
 8009e80:	58025940 	.word	0x58025940
 8009e84:	1000823f 	.word	0x1000823f
 8009e88:	40020940 	.word	0x40020940

08009e8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b089      	sub	sp, #36	@ 0x24
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
 8009e94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8009e96:	2300      	movs	r3, #0
 8009e98:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8009e9a:	4b89      	ldr	r3, [pc, #548]	@ (800a0c0 <HAL_GPIO_Init+0x234>)
 8009e9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009e9e:	e194      	b.n	800a1ca <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	681a      	ldr	r2, [r3, #0]
 8009ea4:	2101      	movs	r1, #1
 8009ea6:	69fb      	ldr	r3, [r7, #28]
 8009ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8009eac:	4013      	ands	r3, r2
 8009eae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	f000 8186 	beq.w	800a1c4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	685b      	ldr	r3, [r3, #4]
 8009ebc:	f003 0303 	and.w	r3, r3, #3
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d005      	beq.n	8009ed0 <HAL_GPIO_Init+0x44>
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	685b      	ldr	r3, [r3, #4]
 8009ec8:	f003 0303 	and.w	r3, r3, #3
 8009ecc:	2b02      	cmp	r3, #2
 8009ece:	d130      	bne.n	8009f32 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	689b      	ldr	r3, [r3, #8]
 8009ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009ed6:	69fb      	ldr	r3, [r7, #28]
 8009ed8:	005b      	lsls	r3, r3, #1
 8009eda:	2203      	movs	r2, #3
 8009edc:	fa02 f303 	lsl.w	r3, r2, r3
 8009ee0:	43db      	mvns	r3, r3
 8009ee2:	69ba      	ldr	r2, [r7, #24]
 8009ee4:	4013      	ands	r3, r2
 8009ee6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	68da      	ldr	r2, [r3, #12]
 8009eec:	69fb      	ldr	r3, [r7, #28]
 8009eee:	005b      	lsls	r3, r3, #1
 8009ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8009ef4:	69ba      	ldr	r2, [r7, #24]
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	69ba      	ldr	r2, [r7, #24]
 8009efe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009f06:	2201      	movs	r2, #1
 8009f08:	69fb      	ldr	r3, [r7, #28]
 8009f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f0e:	43db      	mvns	r3, r3
 8009f10:	69ba      	ldr	r2, [r7, #24]
 8009f12:	4013      	ands	r3, r2
 8009f14:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	685b      	ldr	r3, [r3, #4]
 8009f1a:	091b      	lsrs	r3, r3, #4
 8009f1c:	f003 0201 	and.w	r2, r3, #1
 8009f20:	69fb      	ldr	r3, [r7, #28]
 8009f22:	fa02 f303 	lsl.w	r3, r2, r3
 8009f26:	69ba      	ldr	r2, [r7, #24]
 8009f28:	4313      	orrs	r3, r2
 8009f2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	69ba      	ldr	r2, [r7, #24]
 8009f30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	685b      	ldr	r3, [r3, #4]
 8009f36:	f003 0303 	and.w	r3, r3, #3
 8009f3a:	2b03      	cmp	r3, #3
 8009f3c:	d017      	beq.n	8009f6e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	68db      	ldr	r3, [r3, #12]
 8009f42:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009f44:	69fb      	ldr	r3, [r7, #28]
 8009f46:	005b      	lsls	r3, r3, #1
 8009f48:	2203      	movs	r2, #3
 8009f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f4e:	43db      	mvns	r3, r3
 8009f50:	69ba      	ldr	r2, [r7, #24]
 8009f52:	4013      	ands	r3, r2
 8009f54:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	689a      	ldr	r2, [r3, #8]
 8009f5a:	69fb      	ldr	r3, [r7, #28]
 8009f5c:	005b      	lsls	r3, r3, #1
 8009f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8009f62:	69ba      	ldr	r2, [r7, #24]
 8009f64:	4313      	orrs	r3, r2
 8009f66:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	69ba      	ldr	r2, [r7, #24]
 8009f6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	685b      	ldr	r3, [r3, #4]
 8009f72:	f003 0303 	and.w	r3, r3, #3
 8009f76:	2b02      	cmp	r3, #2
 8009f78:	d123      	bne.n	8009fc2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009f7a:	69fb      	ldr	r3, [r7, #28]
 8009f7c:	08da      	lsrs	r2, r3, #3
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	3208      	adds	r2, #8
 8009f82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009f88:	69fb      	ldr	r3, [r7, #28]
 8009f8a:	f003 0307 	and.w	r3, r3, #7
 8009f8e:	009b      	lsls	r3, r3, #2
 8009f90:	220f      	movs	r2, #15
 8009f92:	fa02 f303 	lsl.w	r3, r2, r3
 8009f96:	43db      	mvns	r3, r3
 8009f98:	69ba      	ldr	r2, [r7, #24]
 8009f9a:	4013      	ands	r3, r2
 8009f9c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	691a      	ldr	r2, [r3, #16]
 8009fa2:	69fb      	ldr	r3, [r7, #28]
 8009fa4:	f003 0307 	and.w	r3, r3, #7
 8009fa8:	009b      	lsls	r3, r3, #2
 8009faa:	fa02 f303 	lsl.w	r3, r2, r3
 8009fae:	69ba      	ldr	r2, [r7, #24]
 8009fb0:	4313      	orrs	r3, r2
 8009fb2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009fb4:	69fb      	ldr	r3, [r7, #28]
 8009fb6:	08da      	lsrs	r2, r3, #3
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	3208      	adds	r2, #8
 8009fbc:	69b9      	ldr	r1, [r7, #24]
 8009fbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009fc8:	69fb      	ldr	r3, [r7, #28]
 8009fca:	005b      	lsls	r3, r3, #1
 8009fcc:	2203      	movs	r2, #3
 8009fce:	fa02 f303 	lsl.w	r3, r2, r3
 8009fd2:	43db      	mvns	r3, r3
 8009fd4:	69ba      	ldr	r2, [r7, #24]
 8009fd6:	4013      	ands	r3, r2
 8009fd8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	685b      	ldr	r3, [r3, #4]
 8009fde:	f003 0203 	and.w	r2, r3, #3
 8009fe2:	69fb      	ldr	r3, [r7, #28]
 8009fe4:	005b      	lsls	r3, r3, #1
 8009fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8009fea:	69ba      	ldr	r2, [r7, #24]
 8009fec:	4313      	orrs	r3, r2
 8009fee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	69ba      	ldr	r2, [r7, #24]
 8009ff4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	685b      	ldr	r3, [r3, #4]
 8009ffa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	f000 80e0 	beq.w	800a1c4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a004:	4b2f      	ldr	r3, [pc, #188]	@ (800a0c4 <HAL_GPIO_Init+0x238>)
 800a006:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a00a:	4a2e      	ldr	r2, [pc, #184]	@ (800a0c4 <HAL_GPIO_Init+0x238>)
 800a00c:	f043 0302 	orr.w	r3, r3, #2
 800a010:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800a014:	4b2b      	ldr	r3, [pc, #172]	@ (800a0c4 <HAL_GPIO_Init+0x238>)
 800a016:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a01a:	f003 0302 	and.w	r3, r3, #2
 800a01e:	60fb      	str	r3, [r7, #12]
 800a020:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a022:	4a29      	ldr	r2, [pc, #164]	@ (800a0c8 <HAL_GPIO_Init+0x23c>)
 800a024:	69fb      	ldr	r3, [r7, #28]
 800a026:	089b      	lsrs	r3, r3, #2
 800a028:	3302      	adds	r3, #2
 800a02a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a02e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a030:	69fb      	ldr	r3, [r7, #28]
 800a032:	f003 0303 	and.w	r3, r3, #3
 800a036:	009b      	lsls	r3, r3, #2
 800a038:	220f      	movs	r2, #15
 800a03a:	fa02 f303 	lsl.w	r3, r2, r3
 800a03e:	43db      	mvns	r3, r3
 800a040:	69ba      	ldr	r2, [r7, #24]
 800a042:	4013      	ands	r3, r2
 800a044:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	4a20      	ldr	r2, [pc, #128]	@ (800a0cc <HAL_GPIO_Init+0x240>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d052      	beq.n	800a0f4 <HAL_GPIO_Init+0x268>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	4a1f      	ldr	r2, [pc, #124]	@ (800a0d0 <HAL_GPIO_Init+0x244>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d031      	beq.n	800a0ba <HAL_GPIO_Init+0x22e>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	4a1e      	ldr	r2, [pc, #120]	@ (800a0d4 <HAL_GPIO_Init+0x248>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d02b      	beq.n	800a0b6 <HAL_GPIO_Init+0x22a>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	4a1d      	ldr	r2, [pc, #116]	@ (800a0d8 <HAL_GPIO_Init+0x24c>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d025      	beq.n	800a0b2 <HAL_GPIO_Init+0x226>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	4a1c      	ldr	r2, [pc, #112]	@ (800a0dc <HAL_GPIO_Init+0x250>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d01f      	beq.n	800a0ae <HAL_GPIO_Init+0x222>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	4a1b      	ldr	r2, [pc, #108]	@ (800a0e0 <HAL_GPIO_Init+0x254>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d019      	beq.n	800a0aa <HAL_GPIO_Init+0x21e>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	4a1a      	ldr	r2, [pc, #104]	@ (800a0e4 <HAL_GPIO_Init+0x258>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d013      	beq.n	800a0a6 <HAL_GPIO_Init+0x21a>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	4a19      	ldr	r2, [pc, #100]	@ (800a0e8 <HAL_GPIO_Init+0x25c>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d00d      	beq.n	800a0a2 <HAL_GPIO_Init+0x216>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	4a18      	ldr	r2, [pc, #96]	@ (800a0ec <HAL_GPIO_Init+0x260>)
 800a08a:	4293      	cmp	r3, r2
 800a08c:	d007      	beq.n	800a09e <HAL_GPIO_Init+0x212>
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	4a17      	ldr	r2, [pc, #92]	@ (800a0f0 <HAL_GPIO_Init+0x264>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d101      	bne.n	800a09a <HAL_GPIO_Init+0x20e>
 800a096:	2309      	movs	r3, #9
 800a098:	e02d      	b.n	800a0f6 <HAL_GPIO_Init+0x26a>
 800a09a:	230a      	movs	r3, #10
 800a09c:	e02b      	b.n	800a0f6 <HAL_GPIO_Init+0x26a>
 800a09e:	2308      	movs	r3, #8
 800a0a0:	e029      	b.n	800a0f6 <HAL_GPIO_Init+0x26a>
 800a0a2:	2307      	movs	r3, #7
 800a0a4:	e027      	b.n	800a0f6 <HAL_GPIO_Init+0x26a>
 800a0a6:	2306      	movs	r3, #6
 800a0a8:	e025      	b.n	800a0f6 <HAL_GPIO_Init+0x26a>
 800a0aa:	2305      	movs	r3, #5
 800a0ac:	e023      	b.n	800a0f6 <HAL_GPIO_Init+0x26a>
 800a0ae:	2304      	movs	r3, #4
 800a0b0:	e021      	b.n	800a0f6 <HAL_GPIO_Init+0x26a>
 800a0b2:	2303      	movs	r3, #3
 800a0b4:	e01f      	b.n	800a0f6 <HAL_GPIO_Init+0x26a>
 800a0b6:	2302      	movs	r3, #2
 800a0b8:	e01d      	b.n	800a0f6 <HAL_GPIO_Init+0x26a>
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	e01b      	b.n	800a0f6 <HAL_GPIO_Init+0x26a>
 800a0be:	bf00      	nop
 800a0c0:	58000080 	.word	0x58000080
 800a0c4:	58024400 	.word	0x58024400
 800a0c8:	58000400 	.word	0x58000400
 800a0cc:	58020000 	.word	0x58020000
 800a0d0:	58020400 	.word	0x58020400
 800a0d4:	58020800 	.word	0x58020800
 800a0d8:	58020c00 	.word	0x58020c00
 800a0dc:	58021000 	.word	0x58021000
 800a0e0:	58021400 	.word	0x58021400
 800a0e4:	58021800 	.word	0x58021800
 800a0e8:	58021c00 	.word	0x58021c00
 800a0ec:	58022000 	.word	0x58022000
 800a0f0:	58022400 	.word	0x58022400
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	69fa      	ldr	r2, [r7, #28]
 800a0f8:	f002 0203 	and.w	r2, r2, #3
 800a0fc:	0092      	lsls	r2, r2, #2
 800a0fe:	4093      	lsls	r3, r2
 800a100:	69ba      	ldr	r2, [r7, #24]
 800a102:	4313      	orrs	r3, r2
 800a104:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a106:	4938      	ldr	r1, [pc, #224]	@ (800a1e8 <HAL_GPIO_Init+0x35c>)
 800a108:	69fb      	ldr	r3, [r7, #28]
 800a10a:	089b      	lsrs	r3, r3, #2
 800a10c:	3302      	adds	r3, #2
 800a10e:	69ba      	ldr	r2, [r7, #24]
 800a110:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a114:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	43db      	mvns	r3, r3
 800a120:	69ba      	ldr	r2, [r7, #24]
 800a122:	4013      	ands	r3, r2
 800a124:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	685b      	ldr	r3, [r3, #4]
 800a12a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d003      	beq.n	800a13a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800a132:	69ba      	ldr	r2, [r7, #24]
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	4313      	orrs	r3, r2
 800a138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800a13a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a13e:	69bb      	ldr	r3, [r7, #24]
 800a140:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800a142:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a146:	685b      	ldr	r3, [r3, #4]
 800a148:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	43db      	mvns	r3, r3
 800a14e:	69ba      	ldr	r2, [r7, #24]
 800a150:	4013      	ands	r3, r2
 800a152:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	685b      	ldr	r3, [r3, #4]
 800a158:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d003      	beq.n	800a168 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800a160:	69ba      	ldr	r2, [r7, #24]
 800a162:	693b      	ldr	r3, [r7, #16]
 800a164:	4313      	orrs	r3, r2
 800a166:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800a168:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a16c:	69bb      	ldr	r3, [r7, #24]
 800a16e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a176:	693b      	ldr	r3, [r7, #16]
 800a178:	43db      	mvns	r3, r3
 800a17a:	69ba      	ldr	r2, [r7, #24]
 800a17c:	4013      	ands	r3, r2
 800a17e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	685b      	ldr	r3, [r3, #4]
 800a184:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d003      	beq.n	800a194 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800a18c:	69ba      	ldr	r2, [r7, #24]
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	4313      	orrs	r3, r2
 800a192:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800a194:	697b      	ldr	r3, [r7, #20]
 800a196:	69ba      	ldr	r2, [r7, #24]
 800a198:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	43db      	mvns	r3, r3
 800a1a4:	69ba      	ldr	r2, [r7, #24]
 800a1a6:	4013      	ands	r3, r2
 800a1a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d003      	beq.n	800a1be <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800a1b6:	69ba      	ldr	r2, [r7, #24]
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800a1be:	697b      	ldr	r3, [r7, #20]
 800a1c0:	69ba      	ldr	r2, [r7, #24]
 800a1c2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800a1c4:	69fb      	ldr	r3, [r7, #28]
 800a1c6:	3301      	adds	r3, #1
 800a1c8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	69fb      	ldr	r3, [r7, #28]
 800a1d0:	fa22 f303 	lsr.w	r3, r2, r3
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	f47f ae63 	bne.w	8009ea0 <HAL_GPIO_Init+0x14>
  }
}
 800a1da:	bf00      	nop
 800a1dc:	bf00      	nop
 800a1de:	3724      	adds	r7, #36	@ 0x24
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr
 800a1e8:	58000400 	.word	0x58000400

0800a1ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b082      	sub	sp, #8
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d101      	bne.n	800a1fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	e08b      	b.n	800a316 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a204:	b2db      	uxtb	r3, r3
 800a206:	2b00      	cmp	r3, #0
 800a208:	d106      	bne.n	800a218 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2200      	movs	r2, #0
 800a20e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f7fa ffb4 	bl	8005180 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2224      	movs	r2, #36	@ 0x24
 800a21c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	681a      	ldr	r2, [r3, #0]
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f022 0201 	bic.w	r2, r2, #1
 800a22e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	685a      	ldr	r2, [r3, #4]
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a23c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	689a      	ldr	r2, [r3, #8]
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a24c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	68db      	ldr	r3, [r3, #12]
 800a252:	2b01      	cmp	r3, #1
 800a254:	d107      	bne.n	800a266 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	689a      	ldr	r2, [r3, #8]
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a262:	609a      	str	r2, [r3, #8]
 800a264:	e006      	b.n	800a274 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	689a      	ldr	r2, [r3, #8]
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a272:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	68db      	ldr	r3, [r3, #12]
 800a278:	2b02      	cmp	r3, #2
 800a27a:	d108      	bne.n	800a28e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	685a      	ldr	r2, [r3, #4]
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a28a:	605a      	str	r2, [r3, #4]
 800a28c:	e007      	b.n	800a29e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	685a      	ldr	r2, [r3, #4]
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a29c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	6859      	ldr	r1, [r3, #4]
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681a      	ldr	r2, [r3, #0]
 800a2a8:	4b1d      	ldr	r3, [pc, #116]	@ (800a320 <HAL_I2C_Init+0x134>)
 800a2aa:	430b      	orrs	r3, r1
 800a2ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	68da      	ldr	r2, [r3, #12]
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a2bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	691a      	ldr	r2, [r3, #16]
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	695b      	ldr	r3, [r3, #20]
 800a2c6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	699b      	ldr	r3, [r3, #24]
 800a2ce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	430a      	orrs	r2, r1
 800a2d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	69d9      	ldr	r1, [r3, #28]
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6a1a      	ldr	r2, [r3, #32]
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	430a      	orrs	r2, r1
 800a2e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	681a      	ldr	r2, [r3, #0]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f042 0201 	orr.w	r2, r2, #1
 800a2f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	2220      	movs	r2, #32
 800a302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2200      	movs	r2, #0
 800a30a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2200      	movs	r2, #0
 800a310:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a314:	2300      	movs	r3, #0
}
 800a316:	4618      	mov	r0, r3
 800a318:	3708      	adds	r7, #8
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}
 800a31e:	bf00      	nop
 800a320:	02008000 	.word	0x02008000

0800a324 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b088      	sub	sp, #32
 800a328:	af02      	add	r7, sp, #8
 800a32a:	60f8      	str	r0, [r7, #12]
 800a32c:	607a      	str	r2, [r7, #4]
 800a32e:	461a      	mov	r2, r3
 800a330:	460b      	mov	r3, r1
 800a332:	817b      	strh	r3, [r7, #10]
 800a334:	4613      	mov	r3, r2
 800a336:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a33e:	b2db      	uxtb	r3, r3
 800a340:	2b20      	cmp	r3, #32
 800a342:	f040 80fd 	bne.w	800a540 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a34c:	2b01      	cmp	r3, #1
 800a34e:	d101      	bne.n	800a354 <HAL_I2C_Master_Transmit+0x30>
 800a350:	2302      	movs	r3, #2
 800a352:	e0f6      	b.n	800a542 <HAL_I2C_Master_Transmit+0x21e>
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	2201      	movs	r2, #1
 800a358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a35c:	f7fb fc66 	bl	8005c2c <HAL_GetTick>
 800a360:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a362:	693b      	ldr	r3, [r7, #16]
 800a364:	9300      	str	r3, [sp, #0]
 800a366:	2319      	movs	r3, #25
 800a368:	2201      	movs	r2, #1
 800a36a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a36e:	68f8      	ldr	r0, [r7, #12]
 800a370:	f000 fb10 	bl	800a994 <I2C_WaitOnFlagUntilTimeout>
 800a374:	4603      	mov	r3, r0
 800a376:	2b00      	cmp	r3, #0
 800a378:	d001      	beq.n	800a37e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800a37a:	2301      	movs	r3, #1
 800a37c:	e0e1      	b.n	800a542 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	2221      	movs	r2, #33	@ 0x21
 800a382:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	2210      	movs	r2, #16
 800a38a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	2200      	movs	r2, #0
 800a392:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	687a      	ldr	r2, [r7, #4]
 800a398:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	893a      	ldrh	r2, [r7, #8]
 800a39e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a3aa:	b29b      	uxth	r3, r3
 800a3ac:	2bff      	cmp	r3, #255	@ 0xff
 800a3ae:	d906      	bls.n	800a3be <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	22ff      	movs	r2, #255	@ 0xff
 800a3b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800a3b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a3ba:	617b      	str	r3, [r7, #20]
 800a3bc:	e007      	b.n	800a3ce <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a3c2:	b29a      	uxth	r2, r3
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800a3c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a3cc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d024      	beq.n	800a420 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3da:	781a      	ldrb	r2, [r3, #0]
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3e6:	1c5a      	adds	r2, r3, #1
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a3f0:	b29b      	uxth	r3, r3
 800a3f2:	3b01      	subs	r3, #1
 800a3f4:	b29a      	uxth	r2, r3
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a3fe:	3b01      	subs	r3, #1
 800a400:	b29a      	uxth	r2, r3
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a40a:	b2db      	uxtb	r3, r3
 800a40c:	3301      	adds	r3, #1
 800a40e:	b2da      	uxtb	r2, r3
 800a410:	8979      	ldrh	r1, [r7, #10]
 800a412:	4b4e      	ldr	r3, [pc, #312]	@ (800a54c <HAL_I2C_Master_Transmit+0x228>)
 800a414:	9300      	str	r3, [sp, #0]
 800a416:	697b      	ldr	r3, [r7, #20]
 800a418:	68f8      	ldr	r0, [r7, #12]
 800a41a:	f000 fd0b 	bl	800ae34 <I2C_TransferConfig>
 800a41e:	e066      	b.n	800a4ee <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a424:	b2da      	uxtb	r2, r3
 800a426:	8979      	ldrh	r1, [r7, #10]
 800a428:	4b48      	ldr	r3, [pc, #288]	@ (800a54c <HAL_I2C_Master_Transmit+0x228>)
 800a42a:	9300      	str	r3, [sp, #0]
 800a42c:	697b      	ldr	r3, [r7, #20]
 800a42e:	68f8      	ldr	r0, [r7, #12]
 800a430:	f000 fd00 	bl	800ae34 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800a434:	e05b      	b.n	800a4ee <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a436:	693a      	ldr	r2, [r7, #16]
 800a438:	6a39      	ldr	r1, [r7, #32]
 800a43a:	68f8      	ldr	r0, [r7, #12]
 800a43c:	f000 fb03 	bl	800aa46 <I2C_WaitOnTXISFlagUntilTimeout>
 800a440:	4603      	mov	r3, r0
 800a442:	2b00      	cmp	r3, #0
 800a444:	d001      	beq.n	800a44a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800a446:	2301      	movs	r3, #1
 800a448:	e07b      	b.n	800a542 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a44e:	781a      	ldrb	r2, [r3, #0]
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a45a:	1c5a      	adds	r2, r3, #1
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a464:	b29b      	uxth	r3, r3
 800a466:	3b01      	subs	r3, #1
 800a468:	b29a      	uxth	r2, r3
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a472:	3b01      	subs	r3, #1
 800a474:	b29a      	uxth	r2, r3
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a47e:	b29b      	uxth	r3, r3
 800a480:	2b00      	cmp	r3, #0
 800a482:	d034      	beq.n	800a4ee <HAL_I2C_Master_Transmit+0x1ca>
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d130      	bne.n	800a4ee <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	9300      	str	r3, [sp, #0]
 800a490:	6a3b      	ldr	r3, [r7, #32]
 800a492:	2200      	movs	r2, #0
 800a494:	2180      	movs	r1, #128	@ 0x80
 800a496:	68f8      	ldr	r0, [r7, #12]
 800a498:	f000 fa7c 	bl	800a994 <I2C_WaitOnFlagUntilTimeout>
 800a49c:	4603      	mov	r3, r0
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d001      	beq.n	800a4a6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	e04d      	b.n	800a542 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4aa:	b29b      	uxth	r3, r3
 800a4ac:	2bff      	cmp	r3, #255	@ 0xff
 800a4ae:	d90e      	bls.n	800a4ce <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	22ff      	movs	r2, #255	@ 0xff
 800a4b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4ba:	b2da      	uxtb	r2, r3
 800a4bc:	8979      	ldrh	r1, [r7, #10]
 800a4be:	2300      	movs	r3, #0
 800a4c0:	9300      	str	r3, [sp, #0]
 800a4c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a4c6:	68f8      	ldr	r0, [r7, #12]
 800a4c8:	f000 fcb4 	bl	800ae34 <I2C_TransferConfig>
 800a4cc:	e00f      	b.n	800a4ee <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4d2:	b29a      	uxth	r2, r3
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4dc:	b2da      	uxtb	r2, r3
 800a4de:	8979      	ldrh	r1, [r7, #10]
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	9300      	str	r3, [sp, #0]
 800a4e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a4e8:	68f8      	ldr	r0, [r7, #12]
 800a4ea:	f000 fca3 	bl	800ae34 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4f2:	b29b      	uxth	r3, r3
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d19e      	bne.n	800a436 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a4f8:	693a      	ldr	r2, [r7, #16]
 800a4fa:	6a39      	ldr	r1, [r7, #32]
 800a4fc:	68f8      	ldr	r0, [r7, #12]
 800a4fe:	f000 fae9 	bl	800aad4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a502:	4603      	mov	r3, r0
 800a504:	2b00      	cmp	r3, #0
 800a506:	d001      	beq.n	800a50c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800a508:	2301      	movs	r3, #1
 800a50a:	e01a      	b.n	800a542 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	2220      	movs	r2, #32
 800a512:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	6859      	ldr	r1, [r3, #4]
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681a      	ldr	r2, [r3, #0]
 800a51e:	4b0c      	ldr	r3, [pc, #48]	@ (800a550 <HAL_I2C_Master_Transmit+0x22c>)
 800a520:	400b      	ands	r3, r1
 800a522:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	2220      	movs	r2, #32
 800a528:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	2200      	movs	r2, #0
 800a530:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	2200      	movs	r2, #0
 800a538:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a53c:	2300      	movs	r3, #0
 800a53e:	e000      	b.n	800a542 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800a540:	2302      	movs	r3, #2
  }
}
 800a542:	4618      	mov	r0, r3
 800a544:	3718      	adds	r7, #24
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}
 800a54a:	bf00      	nop
 800a54c:	80002000 	.word	0x80002000
 800a550:	fe00e800 	.word	0xfe00e800

0800a554 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b088      	sub	sp, #32
 800a558:	af02      	add	r7, sp, #8
 800a55a:	60f8      	str	r0, [r7, #12]
 800a55c:	607a      	str	r2, [r7, #4]
 800a55e:	461a      	mov	r2, r3
 800a560:	460b      	mov	r3, r1
 800a562:	817b      	strh	r3, [r7, #10]
 800a564:	4613      	mov	r3, r2
 800a566:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a56e:	b2db      	uxtb	r3, r3
 800a570:	2b20      	cmp	r3, #32
 800a572:	f040 80db 	bne.w	800a72c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d101      	bne.n	800a584 <HAL_I2C_Master_Receive+0x30>
 800a580:	2302      	movs	r3, #2
 800a582:	e0d4      	b.n	800a72e <HAL_I2C_Master_Receive+0x1da>
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	2201      	movs	r2, #1
 800a588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a58c:	f7fb fb4e 	bl	8005c2c <HAL_GetTick>
 800a590:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	9300      	str	r3, [sp, #0]
 800a596:	2319      	movs	r3, #25
 800a598:	2201      	movs	r2, #1
 800a59a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a59e:	68f8      	ldr	r0, [r7, #12]
 800a5a0:	f000 f9f8 	bl	800a994 <I2C_WaitOnFlagUntilTimeout>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d001      	beq.n	800a5ae <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	e0bf      	b.n	800a72e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	2222      	movs	r2, #34	@ 0x22
 800a5b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	2210      	movs	r2, #16
 800a5ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	687a      	ldr	r2, [r7, #4]
 800a5c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	893a      	ldrh	r2, [r7, #8]
 800a5ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5da:	b29b      	uxth	r3, r3
 800a5dc:	2bff      	cmp	r3, #255	@ 0xff
 800a5de:	d90e      	bls.n	800a5fe <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	22ff      	movs	r2, #255	@ 0xff
 800a5e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a5ea:	b2da      	uxtb	r2, r3
 800a5ec:	8979      	ldrh	r1, [r7, #10]
 800a5ee:	4b52      	ldr	r3, [pc, #328]	@ (800a738 <HAL_I2C_Master_Receive+0x1e4>)
 800a5f0:	9300      	str	r3, [sp, #0]
 800a5f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a5f6:	68f8      	ldr	r0, [r7, #12]
 800a5f8:	f000 fc1c 	bl	800ae34 <I2C_TransferConfig>
 800a5fc:	e06d      	b.n	800a6da <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a602:	b29a      	uxth	r2, r3
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a60c:	b2da      	uxtb	r2, r3
 800a60e:	8979      	ldrh	r1, [r7, #10]
 800a610:	4b49      	ldr	r3, [pc, #292]	@ (800a738 <HAL_I2C_Master_Receive+0x1e4>)
 800a612:	9300      	str	r3, [sp, #0]
 800a614:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a618:	68f8      	ldr	r0, [r7, #12]
 800a61a:	f000 fc0b 	bl	800ae34 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800a61e:	e05c      	b.n	800a6da <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a620:	697a      	ldr	r2, [r7, #20]
 800a622:	6a39      	ldr	r1, [r7, #32]
 800a624:	68f8      	ldr	r0, [r7, #12]
 800a626:	f000 fa99 	bl	800ab5c <I2C_WaitOnRXNEFlagUntilTimeout>
 800a62a:	4603      	mov	r3, r0
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d001      	beq.n	800a634 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800a630:	2301      	movs	r3, #1
 800a632:	e07c      	b.n	800a72e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a63e:	b2d2      	uxtb	r2, r2
 800a640:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a646:	1c5a      	adds	r2, r3, #1
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a650:	3b01      	subs	r3, #1
 800a652:	b29a      	uxth	r2, r3
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	3b01      	subs	r3, #1
 800a660:	b29a      	uxth	r2, r3
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a66a:	b29b      	uxth	r3, r3
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d034      	beq.n	800a6da <HAL_I2C_Master_Receive+0x186>
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a674:	2b00      	cmp	r3, #0
 800a676:	d130      	bne.n	800a6da <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	9300      	str	r3, [sp, #0]
 800a67c:	6a3b      	ldr	r3, [r7, #32]
 800a67e:	2200      	movs	r2, #0
 800a680:	2180      	movs	r1, #128	@ 0x80
 800a682:	68f8      	ldr	r0, [r7, #12]
 800a684:	f000 f986 	bl	800a994 <I2C_WaitOnFlagUntilTimeout>
 800a688:	4603      	mov	r3, r0
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d001      	beq.n	800a692 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800a68e:	2301      	movs	r3, #1
 800a690:	e04d      	b.n	800a72e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a696:	b29b      	uxth	r3, r3
 800a698:	2bff      	cmp	r3, #255	@ 0xff
 800a69a:	d90e      	bls.n	800a6ba <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	22ff      	movs	r2, #255	@ 0xff
 800a6a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6a6:	b2da      	uxtb	r2, r3
 800a6a8:	8979      	ldrh	r1, [r7, #10]
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	9300      	str	r3, [sp, #0]
 800a6ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a6b2:	68f8      	ldr	r0, [r7, #12]
 800a6b4:	f000 fbbe 	bl	800ae34 <I2C_TransferConfig>
 800a6b8:	e00f      	b.n	800a6da <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6be:	b29a      	uxth	r2, r3
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6c8:	b2da      	uxtb	r2, r3
 800a6ca:	8979      	ldrh	r1, [r7, #10]
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	9300      	str	r3, [sp, #0]
 800a6d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a6d4:	68f8      	ldr	r0, [r7, #12]
 800a6d6:	f000 fbad 	bl	800ae34 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6de:	b29b      	uxth	r3, r3
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d19d      	bne.n	800a620 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a6e4:	697a      	ldr	r2, [r7, #20]
 800a6e6:	6a39      	ldr	r1, [r7, #32]
 800a6e8:	68f8      	ldr	r0, [r7, #12]
 800a6ea:	f000 f9f3 	bl	800aad4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d001      	beq.n	800a6f8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	e01a      	b.n	800a72e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	2220      	movs	r2, #32
 800a6fe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	6859      	ldr	r1, [r3, #4]
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	681a      	ldr	r2, [r3, #0]
 800a70a:	4b0c      	ldr	r3, [pc, #48]	@ (800a73c <HAL_I2C_Master_Receive+0x1e8>)
 800a70c:	400b      	ands	r3, r1
 800a70e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	2220      	movs	r2, #32
 800a714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	2200      	movs	r2, #0
 800a71c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	2200      	movs	r2, #0
 800a724:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a728:	2300      	movs	r3, #0
 800a72a:	e000      	b.n	800a72e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800a72c:	2302      	movs	r3, #2
  }
}
 800a72e:	4618      	mov	r0, r3
 800a730:	3718      	adds	r7, #24
 800a732:	46bd      	mov	sp, r7
 800a734:	bd80      	pop	{r7, pc}
 800a736:	bf00      	nop
 800a738:	80002400 	.word	0x80002400
 800a73c:	fe00e800 	.word	0xfe00e800

0800a740 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b08a      	sub	sp, #40	@ 0x28
 800a744:	af02      	add	r7, sp, #8
 800a746:	60f8      	str	r0, [r7, #12]
 800a748:	607a      	str	r2, [r7, #4]
 800a74a:	603b      	str	r3, [r7, #0]
 800a74c:	460b      	mov	r3, r1
 800a74e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800a750:	2300      	movs	r3, #0
 800a752:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 800a754:	2300      	movs	r3, #0
 800a756:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a75e:	b2db      	uxtb	r3, r3
 800a760:	2b20      	cmp	r3, #32
 800a762:	f040 80e9 	bne.w	800a938 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	699b      	ldr	r3, [r3, #24]
 800a76c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a770:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a774:	d101      	bne.n	800a77a <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 800a776:	2302      	movs	r3, #2
 800a778:	e0df      	b.n	800a93a <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a780:	2b01      	cmp	r3, #1
 800a782:	d101      	bne.n	800a788 <HAL_I2C_IsDeviceReady+0x48>
 800a784:	2302      	movs	r3, #2
 800a786:	e0d8      	b.n	800a93a <HAL_I2C_IsDeviceReady+0x1fa>
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	2201      	movs	r2, #1
 800a78c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	2224      	movs	r2, #36	@ 0x24
 800a794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	2200      	movs	r2, #0
 800a79c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	68db      	ldr	r3, [r3, #12]
 800a7a2:	2b01      	cmp	r3, #1
 800a7a4:	d105      	bne.n	800a7b2 <HAL_I2C_IsDeviceReady+0x72>
 800a7a6:	897b      	ldrh	r3, [r7, #10]
 800a7a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a7ac:	4b65      	ldr	r3, [pc, #404]	@ (800a944 <HAL_I2C_IsDeviceReady+0x204>)
 800a7ae:	4313      	orrs	r3, r2
 800a7b0:	e004      	b.n	800a7bc <HAL_I2C_IsDeviceReady+0x7c>
 800a7b2:	897b      	ldrh	r3, [r7, #10]
 800a7b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a7b8:	4b63      	ldr	r3, [pc, #396]	@ (800a948 <HAL_I2C_IsDeviceReady+0x208>)
 800a7ba:	4313      	orrs	r3, r2
 800a7bc:	68fa      	ldr	r2, [r7, #12]
 800a7be:	6812      	ldr	r2, [r2, #0]
 800a7c0:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800a7c2:	f7fb fa33 	bl	8005c2c <HAL_GetTick>
 800a7c6:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	699b      	ldr	r3, [r3, #24]
 800a7ce:	f003 0320 	and.w	r3, r3, #32
 800a7d2:	2b20      	cmp	r3, #32
 800a7d4:	bf0c      	ite	eq
 800a7d6:	2301      	moveq	r3, #1
 800a7d8:	2300      	movne	r3, #0
 800a7da:	b2db      	uxtb	r3, r3
 800a7dc:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	699b      	ldr	r3, [r3, #24]
 800a7e4:	f003 0310 	and.w	r3, r3, #16
 800a7e8:	2b10      	cmp	r3, #16
 800a7ea:	bf0c      	ite	eq
 800a7ec:	2301      	moveq	r3, #1
 800a7ee:	2300      	movne	r3, #0
 800a7f0:	b2db      	uxtb	r3, r3
 800a7f2:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800a7f4:	e034      	b.n	800a860 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7fc:	d01a      	beq.n	800a834 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a7fe:	f7fb fa15 	bl	8005c2c <HAL_GetTick>
 800a802:	4602      	mov	r2, r0
 800a804:	69bb      	ldr	r3, [r7, #24]
 800a806:	1ad3      	subs	r3, r2, r3
 800a808:	683a      	ldr	r2, [r7, #0]
 800a80a:	429a      	cmp	r2, r3
 800a80c:	d302      	bcc.n	800a814 <HAL_I2C_IsDeviceReady+0xd4>
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d10f      	bne.n	800a834 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	2220      	movs	r2, #32
 800a818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a820:	f043 0220 	orr.w	r2, r3, #32
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	2200      	movs	r2, #0
 800a82c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800a830:	2301      	movs	r3, #1
 800a832:	e082      	b.n	800a93a <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	699b      	ldr	r3, [r3, #24]
 800a83a:	f003 0320 	and.w	r3, r3, #32
 800a83e:	2b20      	cmp	r3, #32
 800a840:	bf0c      	ite	eq
 800a842:	2301      	moveq	r3, #1
 800a844:	2300      	movne	r3, #0
 800a846:	b2db      	uxtb	r3, r3
 800a848:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	699b      	ldr	r3, [r3, #24]
 800a850:	f003 0310 	and.w	r3, r3, #16
 800a854:	2b10      	cmp	r3, #16
 800a856:	bf0c      	ite	eq
 800a858:	2301      	moveq	r3, #1
 800a85a:	2300      	movne	r3, #0
 800a85c:	b2db      	uxtb	r3, r3
 800a85e:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800a860:	7fbb      	ldrb	r3, [r7, #30]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d102      	bne.n	800a86c <HAL_I2C_IsDeviceReady+0x12c>
 800a866:	7f7b      	ldrb	r3, [r7, #29]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d0c4      	beq.n	800a7f6 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	699b      	ldr	r3, [r3, #24]
 800a872:	f003 0310 	and.w	r3, r3, #16
 800a876:	2b10      	cmp	r3, #16
 800a878:	d027      	beq.n	800a8ca <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800a87a:	69bb      	ldr	r3, [r7, #24]
 800a87c:	9300      	str	r3, [sp, #0]
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	2200      	movs	r2, #0
 800a882:	2120      	movs	r1, #32
 800a884:	68f8      	ldr	r0, [r7, #12]
 800a886:	f000 f885 	bl	800a994 <I2C_WaitOnFlagUntilTimeout>
 800a88a:	4603      	mov	r3, r0
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d00e      	beq.n	800a8ae <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a894:	2b04      	cmp	r3, #4
 800a896:	d107      	bne.n	800a8a8 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	2220      	movs	r2, #32
 800a89e:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	645a      	str	r2, [r3, #68]	@ 0x44
 800a8a6:	e026      	b.n	800a8f6 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	77fb      	strb	r3, [r7, #31]
 800a8ac:	e023      	b.n	800a8f6 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	2220      	movs	r2, #32
 800a8b4:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	2220      	movs	r2, #32
 800a8ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	e037      	b.n	800a93a <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	2210      	movs	r2, #16
 800a8d0:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800a8d2:	69bb      	ldr	r3, [r7, #24]
 800a8d4:	9300      	str	r3, [sp, #0]
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	2200      	movs	r2, #0
 800a8da:	2120      	movs	r1, #32
 800a8dc:	68f8      	ldr	r0, [r7, #12]
 800a8de:	f000 f859 	bl	800a994 <I2C_WaitOnFlagUntilTimeout>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d002      	beq.n	800a8ee <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 800a8e8:	2301      	movs	r3, #1
 800a8ea:	77fb      	strb	r3, [r7, #31]
 800a8ec:	e003      	b.n	800a8f6 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	2220      	movs	r2, #32
 800a8f4:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800a8f6:	697b      	ldr	r3, [r7, #20]
 800a8f8:	3301      	adds	r3, #1
 800a8fa:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 800a8fc:	697b      	ldr	r3, [r7, #20]
 800a8fe:	687a      	ldr	r2, [r7, #4]
 800a900:	429a      	cmp	r2, r3
 800a902:	d904      	bls.n	800a90e <HAL_I2C_IsDeviceReady+0x1ce>
 800a904:	7ffb      	ldrb	r3, [r7, #31]
 800a906:	2b01      	cmp	r3, #1
 800a908:	d101      	bne.n	800a90e <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800a90a:	2300      	movs	r3, #0
 800a90c:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	687a      	ldr	r2, [r7, #4]
 800a912:	429a      	cmp	r2, r3
 800a914:	f63f af43 	bhi.w	800a79e <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	2220      	movs	r2, #32
 800a91c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a924:	f043 0220 	orr.w	r2, r3, #32
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	2200      	movs	r2, #0
 800a930:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800a934:	2301      	movs	r3, #1
 800a936:	e000      	b.n	800a93a <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 800a938:	2302      	movs	r3, #2
  }
}
 800a93a:	4618      	mov	r0, r3
 800a93c:	3720      	adds	r7, #32
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}
 800a942:	bf00      	nop
 800a944:	02002000 	.word	0x02002000
 800a948:	02002800 	.word	0x02002800

0800a94c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a94c:	b480      	push	{r7}
 800a94e:	b083      	sub	sp, #12
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	699b      	ldr	r3, [r3, #24]
 800a95a:	f003 0302 	and.w	r3, r3, #2
 800a95e:	2b02      	cmp	r3, #2
 800a960:	d103      	bne.n	800a96a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	2200      	movs	r2, #0
 800a968:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	699b      	ldr	r3, [r3, #24]
 800a970:	f003 0301 	and.w	r3, r3, #1
 800a974:	2b01      	cmp	r3, #1
 800a976:	d007      	beq.n	800a988 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	699a      	ldr	r2, [r3, #24]
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f042 0201 	orr.w	r2, r2, #1
 800a986:	619a      	str	r2, [r3, #24]
  }
}
 800a988:	bf00      	nop
 800a98a:	370c      	adds	r7, #12
 800a98c:	46bd      	mov	sp, r7
 800a98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a992:	4770      	bx	lr

0800a994 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a994:	b580      	push	{r7, lr}
 800a996:	b084      	sub	sp, #16
 800a998:	af00      	add	r7, sp, #0
 800a99a:	60f8      	str	r0, [r7, #12]
 800a99c:	60b9      	str	r1, [r7, #8]
 800a99e:	603b      	str	r3, [r7, #0]
 800a9a0:	4613      	mov	r3, r2
 800a9a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a9a4:	e03b      	b.n	800aa1e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a9a6:	69ba      	ldr	r2, [r7, #24]
 800a9a8:	6839      	ldr	r1, [r7, #0]
 800a9aa:	68f8      	ldr	r0, [r7, #12]
 800a9ac:	f000 f962 	bl	800ac74 <I2C_IsErrorOccurred>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d001      	beq.n	800a9ba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	e041      	b.n	800aa3e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9c0:	d02d      	beq.n	800aa1e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a9c2:	f7fb f933 	bl	8005c2c <HAL_GetTick>
 800a9c6:	4602      	mov	r2, r0
 800a9c8:	69bb      	ldr	r3, [r7, #24]
 800a9ca:	1ad3      	subs	r3, r2, r3
 800a9cc:	683a      	ldr	r2, [r7, #0]
 800a9ce:	429a      	cmp	r2, r3
 800a9d0:	d302      	bcc.n	800a9d8 <I2C_WaitOnFlagUntilTimeout+0x44>
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d122      	bne.n	800aa1e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	699a      	ldr	r2, [r3, #24]
 800a9de:	68bb      	ldr	r3, [r7, #8]
 800a9e0:	4013      	ands	r3, r2
 800a9e2:	68ba      	ldr	r2, [r7, #8]
 800a9e4:	429a      	cmp	r2, r3
 800a9e6:	bf0c      	ite	eq
 800a9e8:	2301      	moveq	r3, #1
 800a9ea:	2300      	movne	r3, #0
 800a9ec:	b2db      	uxtb	r3, r3
 800a9ee:	461a      	mov	r2, r3
 800a9f0:	79fb      	ldrb	r3, [r7, #7]
 800a9f2:	429a      	cmp	r2, r3
 800a9f4:	d113      	bne.n	800aa1e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9fa:	f043 0220 	orr.w	r2, r3, #32
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	2220      	movs	r2, #32
 800aa06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	2200      	movs	r2, #0
 800aa16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800aa1a:	2301      	movs	r3, #1
 800aa1c:	e00f      	b.n	800aa3e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	699a      	ldr	r2, [r3, #24]
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	4013      	ands	r3, r2
 800aa28:	68ba      	ldr	r2, [r7, #8]
 800aa2a:	429a      	cmp	r2, r3
 800aa2c:	bf0c      	ite	eq
 800aa2e:	2301      	moveq	r3, #1
 800aa30:	2300      	movne	r3, #0
 800aa32:	b2db      	uxtb	r3, r3
 800aa34:	461a      	mov	r2, r3
 800aa36:	79fb      	ldrb	r3, [r7, #7]
 800aa38:	429a      	cmp	r2, r3
 800aa3a:	d0b4      	beq.n	800a9a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aa3c:	2300      	movs	r3, #0
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3710      	adds	r7, #16
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}

0800aa46 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800aa46:	b580      	push	{r7, lr}
 800aa48:	b084      	sub	sp, #16
 800aa4a:	af00      	add	r7, sp, #0
 800aa4c:	60f8      	str	r0, [r7, #12]
 800aa4e:	60b9      	str	r1, [r7, #8]
 800aa50:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800aa52:	e033      	b.n	800aabc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800aa54:	687a      	ldr	r2, [r7, #4]
 800aa56:	68b9      	ldr	r1, [r7, #8]
 800aa58:	68f8      	ldr	r0, [r7, #12]
 800aa5a:	f000 f90b 	bl	800ac74 <I2C_IsErrorOccurred>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d001      	beq.n	800aa68 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800aa64:	2301      	movs	r3, #1
 800aa66:	e031      	b.n	800aacc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa6e:	d025      	beq.n	800aabc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aa70:	f7fb f8dc 	bl	8005c2c <HAL_GetTick>
 800aa74:	4602      	mov	r2, r0
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	1ad3      	subs	r3, r2, r3
 800aa7a:	68ba      	ldr	r2, [r7, #8]
 800aa7c:	429a      	cmp	r2, r3
 800aa7e:	d302      	bcc.n	800aa86 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d11a      	bne.n	800aabc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	699b      	ldr	r3, [r3, #24]
 800aa8c:	f003 0302 	and.w	r3, r3, #2
 800aa90:	2b02      	cmp	r3, #2
 800aa92:	d013      	beq.n	800aabc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa98:	f043 0220 	orr.w	r2, r3, #32
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2220      	movs	r2, #32
 800aaa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	2200      	movs	r2, #0
 800aaac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	2200      	movs	r2, #0
 800aab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800aab8:	2301      	movs	r3, #1
 800aaba:	e007      	b.n	800aacc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	699b      	ldr	r3, [r3, #24]
 800aac2:	f003 0302 	and.w	r3, r3, #2
 800aac6:	2b02      	cmp	r3, #2
 800aac8:	d1c4      	bne.n	800aa54 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800aaca:	2300      	movs	r3, #0
}
 800aacc:	4618      	mov	r0, r3
 800aace:	3710      	adds	r7, #16
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bd80      	pop	{r7, pc}

0800aad4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b084      	sub	sp, #16
 800aad8:	af00      	add	r7, sp, #0
 800aada:	60f8      	str	r0, [r7, #12]
 800aadc:	60b9      	str	r1, [r7, #8]
 800aade:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800aae0:	e02f      	b.n	800ab42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800aae2:	687a      	ldr	r2, [r7, #4]
 800aae4:	68b9      	ldr	r1, [r7, #8]
 800aae6:	68f8      	ldr	r0, [r7, #12]
 800aae8:	f000 f8c4 	bl	800ac74 <I2C_IsErrorOccurred>
 800aaec:	4603      	mov	r3, r0
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d001      	beq.n	800aaf6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	e02d      	b.n	800ab52 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aaf6:	f7fb f899 	bl	8005c2c <HAL_GetTick>
 800aafa:	4602      	mov	r2, r0
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	1ad3      	subs	r3, r2, r3
 800ab00:	68ba      	ldr	r2, [r7, #8]
 800ab02:	429a      	cmp	r2, r3
 800ab04:	d302      	bcc.n	800ab0c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d11a      	bne.n	800ab42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	699b      	ldr	r3, [r3, #24]
 800ab12:	f003 0320 	and.w	r3, r3, #32
 800ab16:	2b20      	cmp	r3, #32
 800ab18:	d013      	beq.n	800ab42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab1e:	f043 0220 	orr.w	r2, r3, #32
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	2220      	movs	r2, #32
 800ab2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	2200      	movs	r2, #0
 800ab32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800ab3e:	2301      	movs	r3, #1
 800ab40:	e007      	b.n	800ab52 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	699b      	ldr	r3, [r3, #24]
 800ab48:	f003 0320 	and.w	r3, r3, #32
 800ab4c:	2b20      	cmp	r3, #32
 800ab4e:	d1c8      	bne.n	800aae2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ab50:	2300      	movs	r3, #0
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	3710      	adds	r7, #16
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bd80      	pop	{r7, pc}
	...

0800ab5c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	b086      	sub	sp, #24
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	60f8      	str	r0, [r7, #12]
 800ab64:	60b9      	str	r1, [r7, #8]
 800ab66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800ab6c:	e071      	b.n	800ac52 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ab6e:	687a      	ldr	r2, [r7, #4]
 800ab70:	68b9      	ldr	r1, [r7, #8]
 800ab72:	68f8      	ldr	r0, [r7, #12]
 800ab74:	f000 f87e 	bl	800ac74 <I2C_IsErrorOccurred>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d001      	beq.n	800ab82 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800ab7e:	2301      	movs	r3, #1
 800ab80:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	699b      	ldr	r3, [r3, #24]
 800ab88:	f003 0320 	and.w	r3, r3, #32
 800ab8c:	2b20      	cmp	r3, #32
 800ab8e:	d13b      	bne.n	800ac08 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800ab90:	7dfb      	ldrb	r3, [r7, #23]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d138      	bne.n	800ac08 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	699b      	ldr	r3, [r3, #24]
 800ab9c:	f003 0304 	and.w	r3, r3, #4
 800aba0:	2b04      	cmp	r3, #4
 800aba2:	d105      	bne.n	800abb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d001      	beq.n	800abb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800abac:	2300      	movs	r3, #0
 800abae:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	699b      	ldr	r3, [r3, #24]
 800abb6:	f003 0310 	and.w	r3, r3, #16
 800abba:	2b10      	cmp	r3, #16
 800abbc:	d121      	bne.n	800ac02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	2210      	movs	r2, #16
 800abc4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	2204      	movs	r2, #4
 800abca:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	2220      	movs	r2, #32
 800abd2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	6859      	ldr	r1, [r3, #4]
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	681a      	ldr	r2, [r3, #0]
 800abde:	4b24      	ldr	r3, [pc, #144]	@ (800ac70 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800abe0:	400b      	ands	r3, r1
 800abe2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	2220      	movs	r2, #32
 800abe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	2200      	movs	r2, #0
 800abf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	2200      	movs	r2, #0
 800abf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800abfc:	2301      	movs	r3, #1
 800abfe:	75fb      	strb	r3, [r7, #23]
 800ac00:	e002      	b.n	800ac08 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	2200      	movs	r2, #0
 800ac06:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800ac08:	f7fb f810 	bl	8005c2c <HAL_GetTick>
 800ac0c:	4602      	mov	r2, r0
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	1ad3      	subs	r3, r2, r3
 800ac12:	68ba      	ldr	r2, [r7, #8]
 800ac14:	429a      	cmp	r2, r3
 800ac16:	d302      	bcc.n	800ac1e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d119      	bne.n	800ac52 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800ac1e:	7dfb      	ldrb	r3, [r7, #23]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d116      	bne.n	800ac52 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	699b      	ldr	r3, [r3, #24]
 800ac2a:	f003 0304 	and.w	r3, r3, #4
 800ac2e:	2b04      	cmp	r3, #4
 800ac30:	d00f      	beq.n	800ac52 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac36:	f043 0220 	orr.w	r2, r3, #32
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	2220      	movs	r2, #32
 800ac42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	2200      	movs	r2, #0
 800ac4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800ac4e:	2301      	movs	r3, #1
 800ac50:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	699b      	ldr	r3, [r3, #24]
 800ac58:	f003 0304 	and.w	r3, r3, #4
 800ac5c:	2b04      	cmp	r3, #4
 800ac5e:	d002      	beq.n	800ac66 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800ac60:	7dfb      	ldrb	r3, [r7, #23]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d083      	beq.n	800ab6e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800ac66:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3718      	adds	r7, #24
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}
 800ac70:	fe00e800 	.word	0xfe00e800

0800ac74 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b08a      	sub	sp, #40	@ 0x28
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	60f8      	str	r0, [r7, #12]
 800ac7c:	60b9      	str	r1, [r7, #8]
 800ac7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ac80:	2300      	movs	r3, #0
 800ac82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	699b      	ldr	r3, [r3, #24]
 800ac8c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800ac96:	69bb      	ldr	r3, [r7, #24]
 800ac98:	f003 0310 	and.w	r3, r3, #16
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d068      	beq.n	800ad72 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	2210      	movs	r2, #16
 800aca6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800aca8:	e049      	b.n	800ad3e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800acaa:	68bb      	ldr	r3, [r7, #8]
 800acac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acb0:	d045      	beq.n	800ad3e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800acb2:	f7fa ffbb 	bl	8005c2c <HAL_GetTick>
 800acb6:	4602      	mov	r2, r0
 800acb8:	69fb      	ldr	r3, [r7, #28]
 800acba:	1ad3      	subs	r3, r2, r3
 800acbc:	68ba      	ldr	r2, [r7, #8]
 800acbe:	429a      	cmp	r2, r3
 800acc0:	d302      	bcc.n	800acc8 <I2C_IsErrorOccurred+0x54>
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d13a      	bne.n	800ad3e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800acd2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800acda:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	699b      	ldr	r3, [r3, #24]
 800ace2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ace6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800acea:	d121      	bne.n	800ad30 <I2C_IsErrorOccurred+0xbc>
 800acec:	697b      	ldr	r3, [r7, #20]
 800acee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800acf2:	d01d      	beq.n	800ad30 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800acf4:	7cfb      	ldrb	r3, [r7, #19]
 800acf6:	2b20      	cmp	r3, #32
 800acf8:	d01a      	beq.n	800ad30 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	685a      	ldr	r2, [r3, #4]
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ad08:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800ad0a:	f7fa ff8f 	bl	8005c2c <HAL_GetTick>
 800ad0e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ad10:	e00e      	b.n	800ad30 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800ad12:	f7fa ff8b 	bl	8005c2c <HAL_GetTick>
 800ad16:	4602      	mov	r2, r0
 800ad18:	69fb      	ldr	r3, [r7, #28]
 800ad1a:	1ad3      	subs	r3, r2, r3
 800ad1c:	2b19      	cmp	r3, #25
 800ad1e:	d907      	bls.n	800ad30 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800ad20:	6a3b      	ldr	r3, [r7, #32]
 800ad22:	f043 0320 	orr.w	r3, r3, #32
 800ad26:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800ad28:	2301      	movs	r3, #1
 800ad2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800ad2e:	e006      	b.n	800ad3e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	699b      	ldr	r3, [r3, #24]
 800ad36:	f003 0320 	and.w	r3, r3, #32
 800ad3a:	2b20      	cmp	r3, #32
 800ad3c:	d1e9      	bne.n	800ad12 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	699b      	ldr	r3, [r3, #24]
 800ad44:	f003 0320 	and.w	r3, r3, #32
 800ad48:	2b20      	cmp	r3, #32
 800ad4a:	d003      	beq.n	800ad54 <I2C_IsErrorOccurred+0xe0>
 800ad4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d0aa      	beq.n	800acaa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800ad54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d103      	bne.n	800ad64 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	2220      	movs	r2, #32
 800ad62:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800ad64:	6a3b      	ldr	r3, [r7, #32]
 800ad66:	f043 0304 	orr.w	r3, r3, #4
 800ad6a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	699b      	ldr	r3, [r3, #24]
 800ad78:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800ad7a:	69bb      	ldr	r3, [r7, #24]
 800ad7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d00b      	beq.n	800ad9c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800ad84:	6a3b      	ldr	r3, [r7, #32]
 800ad86:	f043 0301 	orr.w	r3, r3, #1
 800ad8a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ad94:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ad96:	2301      	movs	r3, #1
 800ad98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800ad9c:	69bb      	ldr	r3, [r7, #24]
 800ad9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d00b      	beq.n	800adbe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800ada6:	6a3b      	ldr	r3, [r7, #32]
 800ada8:	f043 0308 	orr.w	r3, r3, #8
 800adac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800adb6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800adb8:	2301      	movs	r3, #1
 800adba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800adbe:	69bb      	ldr	r3, [r7, #24]
 800adc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d00b      	beq.n	800ade0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800adc8:	6a3b      	ldr	r3, [r7, #32]
 800adca:	f043 0302 	orr.w	r3, r3, #2
 800adce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800add8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800adda:	2301      	movs	r3, #1
 800addc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800ade0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d01c      	beq.n	800ae22 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ade8:	68f8      	ldr	r0, [r7, #12]
 800adea:	f7ff fdaf 	bl	800a94c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	6859      	ldr	r1, [r3, #4]
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681a      	ldr	r2, [r3, #0]
 800adf8:	4b0d      	ldr	r3, [pc, #52]	@ (800ae30 <I2C_IsErrorOccurred+0x1bc>)
 800adfa:	400b      	ands	r3, r1
 800adfc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ae02:	6a3b      	ldr	r3, [r7, #32]
 800ae04:	431a      	orrs	r2, r3
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	2220      	movs	r2, #32
 800ae0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2200      	movs	r2, #0
 800ae16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800ae22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ae26:	4618      	mov	r0, r3
 800ae28:	3728      	adds	r7, #40	@ 0x28
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	bd80      	pop	{r7, pc}
 800ae2e:	bf00      	nop
 800ae30:	fe00e800 	.word	0xfe00e800

0800ae34 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800ae34:	b480      	push	{r7}
 800ae36:	b087      	sub	sp, #28
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	60f8      	str	r0, [r7, #12]
 800ae3c:	607b      	str	r3, [r7, #4]
 800ae3e:	460b      	mov	r3, r1
 800ae40:	817b      	strh	r3, [r7, #10]
 800ae42:	4613      	mov	r3, r2
 800ae44:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ae46:	897b      	ldrh	r3, [r7, #10]
 800ae48:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ae4c:	7a7b      	ldrb	r3, [r7, #9]
 800ae4e:	041b      	lsls	r3, r3, #16
 800ae50:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ae54:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ae5a:	6a3b      	ldr	r3, [r7, #32]
 800ae5c:	4313      	orrs	r3, r2
 800ae5e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ae62:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	685a      	ldr	r2, [r3, #4]
 800ae6a:	6a3b      	ldr	r3, [r7, #32]
 800ae6c:	0d5b      	lsrs	r3, r3, #21
 800ae6e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800ae72:	4b08      	ldr	r3, [pc, #32]	@ (800ae94 <I2C_TransferConfig+0x60>)
 800ae74:	430b      	orrs	r3, r1
 800ae76:	43db      	mvns	r3, r3
 800ae78:	ea02 0103 	and.w	r1, r2, r3
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	697a      	ldr	r2, [r7, #20]
 800ae82:	430a      	orrs	r2, r1
 800ae84:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800ae86:	bf00      	nop
 800ae88:	371c      	adds	r7, #28
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae90:	4770      	bx	lr
 800ae92:	bf00      	nop
 800ae94:	03ff63ff 	.word	0x03ff63ff

0800ae98 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b083      	sub	sp, #12
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
 800aea0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aea8:	b2db      	uxtb	r3, r3
 800aeaa:	2b20      	cmp	r3, #32
 800aeac:	d138      	bne.n	800af20 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aeb4:	2b01      	cmp	r3, #1
 800aeb6:	d101      	bne.n	800aebc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800aeb8:	2302      	movs	r3, #2
 800aeba:	e032      	b.n	800af22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2201      	movs	r2, #1
 800aec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2224      	movs	r2, #36	@ 0x24
 800aec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	681a      	ldr	r2, [r3, #0]
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	f022 0201 	bic.w	r2, r2, #1
 800aeda:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	681a      	ldr	r2, [r3, #0]
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800aeea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	6819      	ldr	r1, [r3, #0]
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	683a      	ldr	r2, [r7, #0]
 800aef8:	430a      	orrs	r2, r1
 800aefa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	681a      	ldr	r2, [r3, #0]
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f042 0201 	orr.w	r2, r2, #1
 800af0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2220      	movs	r2, #32
 800af10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2200      	movs	r2, #0
 800af18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800af1c:	2300      	movs	r3, #0
 800af1e:	e000      	b.n	800af22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800af20:	2302      	movs	r3, #2
  }
}
 800af22:	4618      	mov	r0, r3
 800af24:	370c      	adds	r7, #12
 800af26:	46bd      	mov	sp, r7
 800af28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2c:	4770      	bx	lr

0800af2e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800af2e:	b480      	push	{r7}
 800af30:	b085      	sub	sp, #20
 800af32:	af00      	add	r7, sp, #0
 800af34:	6078      	str	r0, [r7, #4]
 800af36:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af3e:	b2db      	uxtb	r3, r3
 800af40:	2b20      	cmp	r3, #32
 800af42:	d139      	bne.n	800afb8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800af4a:	2b01      	cmp	r3, #1
 800af4c:	d101      	bne.n	800af52 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800af4e:	2302      	movs	r3, #2
 800af50:	e033      	b.n	800afba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2201      	movs	r2, #1
 800af56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2224      	movs	r2, #36	@ 0x24
 800af5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	681a      	ldr	r2, [r3, #0]
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f022 0201 	bic.w	r2, r2, #1
 800af70:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800af80:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	021b      	lsls	r3, r3, #8
 800af86:	68fa      	ldr	r2, [r7, #12]
 800af88:	4313      	orrs	r3, r2
 800af8a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	68fa      	ldr	r2, [r7, #12]
 800af92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	681a      	ldr	r2, [r3, #0]
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f042 0201 	orr.w	r2, r2, #1
 800afa2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2220      	movs	r2, #32
 800afa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2200      	movs	r2, #0
 800afb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800afb4:	2300      	movs	r3, #0
 800afb6:	e000      	b.n	800afba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800afb8:	2302      	movs	r3, #2
  }
}
 800afba:	4618      	mov	r0, r3
 800afbc:	3714      	adds	r7, #20
 800afbe:	46bd      	mov	sp, r7
 800afc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc4:	4770      	bx	lr
	...

0800afc8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b084      	sub	sp, #16
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800afd0:	4b19      	ldr	r3, [pc, #100]	@ (800b038 <HAL_PWREx_ConfigSupply+0x70>)
 800afd2:	68db      	ldr	r3, [r3, #12]
 800afd4:	f003 0304 	and.w	r3, r3, #4
 800afd8:	2b04      	cmp	r3, #4
 800afda:	d00a      	beq.n	800aff2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800afdc:	4b16      	ldr	r3, [pc, #88]	@ (800b038 <HAL_PWREx_ConfigSupply+0x70>)
 800afde:	68db      	ldr	r3, [r3, #12]
 800afe0:	f003 0307 	and.w	r3, r3, #7
 800afe4:	687a      	ldr	r2, [r7, #4]
 800afe6:	429a      	cmp	r2, r3
 800afe8:	d001      	beq.n	800afee <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800afea:	2301      	movs	r3, #1
 800afec:	e01f      	b.n	800b02e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800afee:	2300      	movs	r3, #0
 800aff0:	e01d      	b.n	800b02e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800aff2:	4b11      	ldr	r3, [pc, #68]	@ (800b038 <HAL_PWREx_ConfigSupply+0x70>)
 800aff4:	68db      	ldr	r3, [r3, #12]
 800aff6:	f023 0207 	bic.w	r2, r3, #7
 800affa:	490f      	ldr	r1, [pc, #60]	@ (800b038 <HAL_PWREx_ConfigSupply+0x70>)
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	4313      	orrs	r3, r2
 800b000:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800b002:	f7fa fe13 	bl	8005c2c <HAL_GetTick>
 800b006:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b008:	e009      	b.n	800b01e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b00a:	f7fa fe0f 	bl	8005c2c <HAL_GetTick>
 800b00e:	4602      	mov	r2, r0
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	1ad3      	subs	r3, r2, r3
 800b014:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b018:	d901      	bls.n	800b01e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800b01a:	2301      	movs	r3, #1
 800b01c:	e007      	b.n	800b02e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b01e:	4b06      	ldr	r3, [pc, #24]	@ (800b038 <HAL_PWREx_ConfigSupply+0x70>)
 800b020:	685b      	ldr	r3, [r3, #4]
 800b022:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b026:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b02a:	d1ee      	bne.n	800b00a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800b02c:	2300      	movs	r3, #0
}
 800b02e:	4618      	mov	r0, r3
 800b030:	3710      	adds	r7, #16
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}
 800b036:	bf00      	nop
 800b038:	58024800 	.word	0x58024800

0800b03c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b08c      	sub	sp, #48	@ 0x30
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d102      	bne.n	800b050 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b04a:	2301      	movs	r3, #1
 800b04c:	f000 bc48 	b.w	800b8e0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f003 0301 	and.w	r3, r3, #1
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f000 8088 	beq.w	800b16e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b05e:	4b99      	ldr	r3, [pc, #612]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b060:	691b      	ldr	r3, [r3, #16]
 800b062:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b066:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b068:	4b96      	ldr	r3, [pc, #600]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b06a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b06c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b06e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b070:	2b10      	cmp	r3, #16
 800b072:	d007      	beq.n	800b084 <HAL_RCC_OscConfig+0x48>
 800b074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b076:	2b18      	cmp	r3, #24
 800b078:	d111      	bne.n	800b09e <HAL_RCC_OscConfig+0x62>
 800b07a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b07c:	f003 0303 	and.w	r3, r3, #3
 800b080:	2b02      	cmp	r3, #2
 800b082:	d10c      	bne.n	800b09e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b084:	4b8f      	ldr	r3, [pc, #572]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d06d      	beq.n	800b16c <HAL_RCC_OscConfig+0x130>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	685b      	ldr	r3, [r3, #4]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d169      	bne.n	800b16c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b098:	2301      	movs	r3, #1
 800b09a:	f000 bc21 	b.w	800b8e0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	685b      	ldr	r3, [r3, #4]
 800b0a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b0a6:	d106      	bne.n	800b0b6 <HAL_RCC_OscConfig+0x7a>
 800b0a8:	4b86      	ldr	r3, [pc, #536]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	4a85      	ldr	r2, [pc, #532]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b0ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b0b2:	6013      	str	r3, [r2, #0]
 800b0b4:	e02e      	b.n	800b114 <HAL_RCC_OscConfig+0xd8>
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	685b      	ldr	r3, [r3, #4]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d10c      	bne.n	800b0d8 <HAL_RCC_OscConfig+0x9c>
 800b0be:	4b81      	ldr	r3, [pc, #516]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	4a80      	ldr	r2, [pc, #512]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b0c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b0c8:	6013      	str	r3, [r2, #0]
 800b0ca:	4b7e      	ldr	r3, [pc, #504]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	4a7d      	ldr	r2, [pc, #500]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b0d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b0d4:	6013      	str	r3, [r2, #0]
 800b0d6:	e01d      	b.n	800b114 <HAL_RCC_OscConfig+0xd8>
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	685b      	ldr	r3, [r3, #4]
 800b0dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b0e0:	d10c      	bne.n	800b0fc <HAL_RCC_OscConfig+0xc0>
 800b0e2:	4b78      	ldr	r3, [pc, #480]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	4a77      	ldr	r2, [pc, #476]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b0e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b0ec:	6013      	str	r3, [r2, #0]
 800b0ee:	4b75      	ldr	r3, [pc, #468]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	4a74      	ldr	r2, [pc, #464]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b0f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b0f8:	6013      	str	r3, [r2, #0]
 800b0fa:	e00b      	b.n	800b114 <HAL_RCC_OscConfig+0xd8>
 800b0fc:	4b71      	ldr	r3, [pc, #452]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	4a70      	ldr	r2, [pc, #448]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b102:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b106:	6013      	str	r3, [r2, #0]
 800b108:	4b6e      	ldr	r3, [pc, #440]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	4a6d      	ldr	r2, [pc, #436]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b10e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b112:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	685b      	ldr	r3, [r3, #4]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d013      	beq.n	800b144 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b11c:	f7fa fd86 	bl	8005c2c <HAL_GetTick>
 800b120:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b122:	e008      	b.n	800b136 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b124:	f7fa fd82 	bl	8005c2c <HAL_GetTick>
 800b128:	4602      	mov	r2, r0
 800b12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b12c:	1ad3      	subs	r3, r2, r3
 800b12e:	2b64      	cmp	r3, #100	@ 0x64
 800b130:	d901      	bls.n	800b136 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b132:	2303      	movs	r3, #3
 800b134:	e3d4      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b136:	4b63      	ldr	r3, [pc, #396]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d0f0      	beq.n	800b124 <HAL_RCC_OscConfig+0xe8>
 800b142:	e014      	b.n	800b16e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b144:	f7fa fd72 	bl	8005c2c <HAL_GetTick>
 800b148:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b14a:	e008      	b.n	800b15e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b14c:	f7fa fd6e 	bl	8005c2c <HAL_GetTick>
 800b150:	4602      	mov	r2, r0
 800b152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b154:	1ad3      	subs	r3, r2, r3
 800b156:	2b64      	cmp	r3, #100	@ 0x64
 800b158:	d901      	bls.n	800b15e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b15a:	2303      	movs	r3, #3
 800b15c:	e3c0      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b15e:	4b59      	ldr	r3, [pc, #356]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b166:	2b00      	cmp	r3, #0
 800b168:	d1f0      	bne.n	800b14c <HAL_RCC_OscConfig+0x110>
 800b16a:	e000      	b.n	800b16e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b16c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f003 0302 	and.w	r3, r3, #2
 800b176:	2b00      	cmp	r3, #0
 800b178:	f000 80ca 	beq.w	800b310 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b17c:	4b51      	ldr	r3, [pc, #324]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b17e:	691b      	ldr	r3, [r3, #16]
 800b180:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b184:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b186:	4b4f      	ldr	r3, [pc, #316]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b18a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b18c:	6a3b      	ldr	r3, [r7, #32]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d007      	beq.n	800b1a2 <HAL_RCC_OscConfig+0x166>
 800b192:	6a3b      	ldr	r3, [r7, #32]
 800b194:	2b18      	cmp	r3, #24
 800b196:	d156      	bne.n	800b246 <HAL_RCC_OscConfig+0x20a>
 800b198:	69fb      	ldr	r3, [r7, #28]
 800b19a:	f003 0303 	and.w	r3, r3, #3
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d151      	bne.n	800b246 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b1a2:	4b48      	ldr	r3, [pc, #288]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	f003 0304 	and.w	r3, r3, #4
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d005      	beq.n	800b1ba <HAL_RCC_OscConfig+0x17e>
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	68db      	ldr	r3, [r3, #12]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d101      	bne.n	800b1ba <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	e392      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b1ba:	4b42      	ldr	r3, [pc, #264]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	f023 0219 	bic.w	r2, r3, #25
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	68db      	ldr	r3, [r3, #12]
 800b1c6:	493f      	ldr	r1, [pc, #252]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b1c8:	4313      	orrs	r3, r2
 800b1ca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1cc:	f7fa fd2e 	bl	8005c2c <HAL_GetTick>
 800b1d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b1d2:	e008      	b.n	800b1e6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b1d4:	f7fa fd2a 	bl	8005c2c <HAL_GetTick>
 800b1d8:	4602      	mov	r2, r0
 800b1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1dc:	1ad3      	subs	r3, r2, r3
 800b1de:	2b02      	cmp	r3, #2
 800b1e0:	d901      	bls.n	800b1e6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b1e2:	2303      	movs	r3, #3
 800b1e4:	e37c      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b1e6:	4b37      	ldr	r3, [pc, #220]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	f003 0304 	and.w	r3, r3, #4
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d0f0      	beq.n	800b1d4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b1f2:	f7fa fd4b 	bl	8005c8c <HAL_GetREVID>
 800b1f6:	4603      	mov	r3, r0
 800b1f8:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	d817      	bhi.n	800b230 <HAL_RCC_OscConfig+0x1f4>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	691b      	ldr	r3, [r3, #16]
 800b204:	2b40      	cmp	r3, #64	@ 0x40
 800b206:	d108      	bne.n	800b21a <HAL_RCC_OscConfig+0x1de>
 800b208:	4b2e      	ldr	r3, [pc, #184]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b20a:	685b      	ldr	r3, [r3, #4]
 800b20c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b210:	4a2c      	ldr	r2, [pc, #176]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b212:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b216:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b218:	e07a      	b.n	800b310 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b21a:	4b2a      	ldr	r3, [pc, #168]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b21c:	685b      	ldr	r3, [r3, #4]
 800b21e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	691b      	ldr	r3, [r3, #16]
 800b226:	031b      	lsls	r3, r3, #12
 800b228:	4926      	ldr	r1, [pc, #152]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b22a:	4313      	orrs	r3, r2
 800b22c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b22e:	e06f      	b.n	800b310 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b230:	4b24      	ldr	r3, [pc, #144]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b232:	685b      	ldr	r3, [r3, #4]
 800b234:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	691b      	ldr	r3, [r3, #16]
 800b23c:	061b      	lsls	r3, r3, #24
 800b23e:	4921      	ldr	r1, [pc, #132]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b240:	4313      	orrs	r3, r2
 800b242:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b244:	e064      	b.n	800b310 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	68db      	ldr	r3, [r3, #12]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d047      	beq.n	800b2de <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b24e:	4b1d      	ldr	r3, [pc, #116]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	f023 0219 	bic.w	r2, r3, #25
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	68db      	ldr	r3, [r3, #12]
 800b25a:	491a      	ldr	r1, [pc, #104]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b25c:	4313      	orrs	r3, r2
 800b25e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b260:	f7fa fce4 	bl	8005c2c <HAL_GetTick>
 800b264:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b266:	e008      	b.n	800b27a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b268:	f7fa fce0 	bl	8005c2c <HAL_GetTick>
 800b26c:	4602      	mov	r2, r0
 800b26e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b270:	1ad3      	subs	r3, r2, r3
 800b272:	2b02      	cmp	r3, #2
 800b274:	d901      	bls.n	800b27a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800b276:	2303      	movs	r3, #3
 800b278:	e332      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b27a:	4b12      	ldr	r3, [pc, #72]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	f003 0304 	and.w	r3, r3, #4
 800b282:	2b00      	cmp	r3, #0
 800b284:	d0f0      	beq.n	800b268 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b286:	f7fa fd01 	bl	8005c8c <HAL_GetREVID>
 800b28a:	4603      	mov	r3, r0
 800b28c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b290:	4293      	cmp	r3, r2
 800b292:	d819      	bhi.n	800b2c8 <HAL_RCC_OscConfig+0x28c>
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	691b      	ldr	r3, [r3, #16]
 800b298:	2b40      	cmp	r3, #64	@ 0x40
 800b29a:	d108      	bne.n	800b2ae <HAL_RCC_OscConfig+0x272>
 800b29c:	4b09      	ldr	r3, [pc, #36]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b2a4:	4a07      	ldr	r2, [pc, #28]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b2a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b2aa:	6053      	str	r3, [r2, #4]
 800b2ac:	e030      	b.n	800b310 <HAL_RCC_OscConfig+0x2d4>
 800b2ae:	4b05      	ldr	r3, [pc, #20]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b2b0:	685b      	ldr	r3, [r3, #4]
 800b2b2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	691b      	ldr	r3, [r3, #16]
 800b2ba:	031b      	lsls	r3, r3, #12
 800b2bc:	4901      	ldr	r1, [pc, #4]	@ (800b2c4 <HAL_RCC_OscConfig+0x288>)
 800b2be:	4313      	orrs	r3, r2
 800b2c0:	604b      	str	r3, [r1, #4]
 800b2c2:	e025      	b.n	800b310 <HAL_RCC_OscConfig+0x2d4>
 800b2c4:	58024400 	.word	0x58024400
 800b2c8:	4b9a      	ldr	r3, [pc, #616]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b2ca:	685b      	ldr	r3, [r3, #4]
 800b2cc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	691b      	ldr	r3, [r3, #16]
 800b2d4:	061b      	lsls	r3, r3, #24
 800b2d6:	4997      	ldr	r1, [pc, #604]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b2d8:	4313      	orrs	r3, r2
 800b2da:	604b      	str	r3, [r1, #4]
 800b2dc:	e018      	b.n	800b310 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b2de:	4b95      	ldr	r3, [pc, #596]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	4a94      	ldr	r2, [pc, #592]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b2e4:	f023 0301 	bic.w	r3, r3, #1
 800b2e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b2ea:	f7fa fc9f 	bl	8005c2c <HAL_GetTick>
 800b2ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b2f0:	e008      	b.n	800b304 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b2f2:	f7fa fc9b 	bl	8005c2c <HAL_GetTick>
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2fa:	1ad3      	subs	r3, r2, r3
 800b2fc:	2b02      	cmp	r3, #2
 800b2fe:	d901      	bls.n	800b304 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800b300:	2303      	movs	r3, #3
 800b302:	e2ed      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b304:	4b8b      	ldr	r3, [pc, #556]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	f003 0304 	and.w	r3, r3, #4
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d1f0      	bne.n	800b2f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	f003 0310 	and.w	r3, r3, #16
 800b318:	2b00      	cmp	r3, #0
 800b31a:	f000 80a9 	beq.w	800b470 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b31e:	4b85      	ldr	r3, [pc, #532]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b320:	691b      	ldr	r3, [r3, #16]
 800b322:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b326:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b328:	4b82      	ldr	r3, [pc, #520]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b32a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b32c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b32e:	69bb      	ldr	r3, [r7, #24]
 800b330:	2b08      	cmp	r3, #8
 800b332:	d007      	beq.n	800b344 <HAL_RCC_OscConfig+0x308>
 800b334:	69bb      	ldr	r3, [r7, #24]
 800b336:	2b18      	cmp	r3, #24
 800b338:	d13a      	bne.n	800b3b0 <HAL_RCC_OscConfig+0x374>
 800b33a:	697b      	ldr	r3, [r7, #20]
 800b33c:	f003 0303 	and.w	r3, r3, #3
 800b340:	2b01      	cmp	r3, #1
 800b342:	d135      	bne.n	800b3b0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b344:	4b7b      	ldr	r3, [pc, #492]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d005      	beq.n	800b35c <HAL_RCC_OscConfig+0x320>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	69db      	ldr	r3, [r3, #28]
 800b354:	2b80      	cmp	r3, #128	@ 0x80
 800b356:	d001      	beq.n	800b35c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800b358:	2301      	movs	r3, #1
 800b35a:	e2c1      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b35c:	f7fa fc96 	bl	8005c8c <HAL_GetREVID>
 800b360:	4603      	mov	r3, r0
 800b362:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b366:	4293      	cmp	r3, r2
 800b368:	d817      	bhi.n	800b39a <HAL_RCC_OscConfig+0x35e>
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	6a1b      	ldr	r3, [r3, #32]
 800b36e:	2b20      	cmp	r3, #32
 800b370:	d108      	bne.n	800b384 <HAL_RCC_OscConfig+0x348>
 800b372:	4b70      	ldr	r3, [pc, #448]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b374:	685b      	ldr	r3, [r3, #4]
 800b376:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800b37a:	4a6e      	ldr	r2, [pc, #440]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b37c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b380:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b382:	e075      	b.n	800b470 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b384:	4b6b      	ldr	r3, [pc, #428]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b386:	685b      	ldr	r3, [r3, #4]
 800b388:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6a1b      	ldr	r3, [r3, #32]
 800b390:	069b      	lsls	r3, r3, #26
 800b392:	4968      	ldr	r1, [pc, #416]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b394:	4313      	orrs	r3, r2
 800b396:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b398:	e06a      	b.n	800b470 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b39a:	4b66      	ldr	r3, [pc, #408]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b39c:	68db      	ldr	r3, [r3, #12]
 800b39e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6a1b      	ldr	r3, [r3, #32]
 800b3a6:	061b      	lsls	r3, r3, #24
 800b3a8:	4962      	ldr	r1, [pc, #392]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b3aa:	4313      	orrs	r3, r2
 800b3ac:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b3ae:	e05f      	b.n	800b470 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	69db      	ldr	r3, [r3, #28]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d042      	beq.n	800b43e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800b3b8:	4b5e      	ldr	r3, [pc, #376]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	4a5d      	ldr	r2, [pc, #372]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b3be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3c4:	f7fa fc32 	bl	8005c2c <HAL_GetTick>
 800b3c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b3ca:	e008      	b.n	800b3de <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b3cc:	f7fa fc2e 	bl	8005c2c <HAL_GetTick>
 800b3d0:	4602      	mov	r2, r0
 800b3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3d4:	1ad3      	subs	r3, r2, r3
 800b3d6:	2b02      	cmp	r3, #2
 800b3d8:	d901      	bls.n	800b3de <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800b3da:	2303      	movs	r3, #3
 800b3dc:	e280      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b3de:	4b55      	ldr	r3, [pc, #340]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d0f0      	beq.n	800b3cc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b3ea:	f7fa fc4f 	bl	8005c8c <HAL_GetREVID>
 800b3ee:	4603      	mov	r3, r0
 800b3f0:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b3f4:	4293      	cmp	r3, r2
 800b3f6:	d817      	bhi.n	800b428 <HAL_RCC_OscConfig+0x3ec>
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	6a1b      	ldr	r3, [r3, #32]
 800b3fc:	2b20      	cmp	r3, #32
 800b3fe:	d108      	bne.n	800b412 <HAL_RCC_OscConfig+0x3d6>
 800b400:	4b4c      	ldr	r3, [pc, #304]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b402:	685b      	ldr	r3, [r3, #4]
 800b404:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800b408:	4a4a      	ldr	r2, [pc, #296]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b40a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b40e:	6053      	str	r3, [r2, #4]
 800b410:	e02e      	b.n	800b470 <HAL_RCC_OscConfig+0x434>
 800b412:	4b48      	ldr	r3, [pc, #288]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b414:	685b      	ldr	r3, [r3, #4]
 800b416:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6a1b      	ldr	r3, [r3, #32]
 800b41e:	069b      	lsls	r3, r3, #26
 800b420:	4944      	ldr	r1, [pc, #272]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b422:	4313      	orrs	r3, r2
 800b424:	604b      	str	r3, [r1, #4]
 800b426:	e023      	b.n	800b470 <HAL_RCC_OscConfig+0x434>
 800b428:	4b42      	ldr	r3, [pc, #264]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b42a:	68db      	ldr	r3, [r3, #12]
 800b42c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	6a1b      	ldr	r3, [r3, #32]
 800b434:	061b      	lsls	r3, r3, #24
 800b436:	493f      	ldr	r1, [pc, #252]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b438:	4313      	orrs	r3, r2
 800b43a:	60cb      	str	r3, [r1, #12]
 800b43c:	e018      	b.n	800b470 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800b43e:	4b3d      	ldr	r3, [pc, #244]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	4a3c      	ldr	r2, [pc, #240]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b444:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b448:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b44a:	f7fa fbef 	bl	8005c2c <HAL_GetTick>
 800b44e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b450:	e008      	b.n	800b464 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b452:	f7fa fbeb 	bl	8005c2c <HAL_GetTick>
 800b456:	4602      	mov	r2, r0
 800b458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b45a:	1ad3      	subs	r3, r2, r3
 800b45c:	2b02      	cmp	r3, #2
 800b45e:	d901      	bls.n	800b464 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b460:	2303      	movs	r3, #3
 800b462:	e23d      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b464:	4b33      	ldr	r3, [pc, #204]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d1f0      	bne.n	800b452 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	f003 0308 	and.w	r3, r3, #8
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d036      	beq.n	800b4ea <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	695b      	ldr	r3, [r3, #20]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d019      	beq.n	800b4b8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b484:	4b2b      	ldr	r3, [pc, #172]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b486:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b488:	4a2a      	ldr	r2, [pc, #168]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b48a:	f043 0301 	orr.w	r3, r3, #1
 800b48e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b490:	f7fa fbcc 	bl	8005c2c <HAL_GetTick>
 800b494:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b496:	e008      	b.n	800b4aa <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b498:	f7fa fbc8 	bl	8005c2c <HAL_GetTick>
 800b49c:	4602      	mov	r2, r0
 800b49e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4a0:	1ad3      	subs	r3, r2, r3
 800b4a2:	2b02      	cmp	r3, #2
 800b4a4:	d901      	bls.n	800b4aa <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800b4a6:	2303      	movs	r3, #3
 800b4a8:	e21a      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b4aa:	4b22      	ldr	r3, [pc, #136]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b4ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4ae:	f003 0302 	and.w	r3, r3, #2
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d0f0      	beq.n	800b498 <HAL_RCC_OscConfig+0x45c>
 800b4b6:	e018      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b4b8:	4b1e      	ldr	r3, [pc, #120]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b4ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4bc:	4a1d      	ldr	r2, [pc, #116]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b4be:	f023 0301 	bic.w	r3, r3, #1
 800b4c2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b4c4:	f7fa fbb2 	bl	8005c2c <HAL_GetTick>
 800b4c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b4ca:	e008      	b.n	800b4de <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b4cc:	f7fa fbae 	bl	8005c2c <HAL_GetTick>
 800b4d0:	4602      	mov	r2, r0
 800b4d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4d4:	1ad3      	subs	r3, r2, r3
 800b4d6:	2b02      	cmp	r3, #2
 800b4d8:	d901      	bls.n	800b4de <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800b4da:	2303      	movs	r3, #3
 800b4dc:	e200      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b4de:	4b15      	ldr	r3, [pc, #84]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b4e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4e2:	f003 0302 	and.w	r3, r3, #2
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d1f0      	bne.n	800b4cc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	f003 0320 	and.w	r3, r3, #32
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d039      	beq.n	800b56a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	699b      	ldr	r3, [r3, #24]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d01c      	beq.n	800b538 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b4fe:	4b0d      	ldr	r3, [pc, #52]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	4a0c      	ldr	r2, [pc, #48]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b504:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b508:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b50a:	f7fa fb8f 	bl	8005c2c <HAL_GetTick>
 800b50e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b510:	e008      	b.n	800b524 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b512:	f7fa fb8b 	bl	8005c2c <HAL_GetTick>
 800b516:	4602      	mov	r2, r0
 800b518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b51a:	1ad3      	subs	r3, r2, r3
 800b51c:	2b02      	cmp	r3, #2
 800b51e:	d901      	bls.n	800b524 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800b520:	2303      	movs	r3, #3
 800b522:	e1dd      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b524:	4b03      	ldr	r3, [pc, #12]	@ (800b534 <HAL_RCC_OscConfig+0x4f8>)
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d0f0      	beq.n	800b512 <HAL_RCC_OscConfig+0x4d6>
 800b530:	e01b      	b.n	800b56a <HAL_RCC_OscConfig+0x52e>
 800b532:	bf00      	nop
 800b534:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b538:	4b9b      	ldr	r3, [pc, #620]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	4a9a      	ldr	r2, [pc, #616]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b53e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b542:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b544:	f7fa fb72 	bl	8005c2c <HAL_GetTick>
 800b548:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b54a:	e008      	b.n	800b55e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b54c:	f7fa fb6e 	bl	8005c2c <HAL_GetTick>
 800b550:	4602      	mov	r2, r0
 800b552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b554:	1ad3      	subs	r3, r2, r3
 800b556:	2b02      	cmp	r3, #2
 800b558:	d901      	bls.n	800b55e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800b55a:	2303      	movs	r3, #3
 800b55c:	e1c0      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b55e:	4b92      	ldr	r3, [pc, #584]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b566:	2b00      	cmp	r3, #0
 800b568:	d1f0      	bne.n	800b54c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f003 0304 	and.w	r3, r3, #4
 800b572:	2b00      	cmp	r3, #0
 800b574:	f000 8081 	beq.w	800b67a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b578:	4b8c      	ldr	r3, [pc, #560]	@ (800b7ac <HAL_RCC_OscConfig+0x770>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	4a8b      	ldr	r2, [pc, #556]	@ (800b7ac <HAL_RCC_OscConfig+0x770>)
 800b57e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b582:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b584:	f7fa fb52 	bl	8005c2c <HAL_GetTick>
 800b588:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b58a:	e008      	b.n	800b59e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b58c:	f7fa fb4e 	bl	8005c2c <HAL_GetTick>
 800b590:	4602      	mov	r2, r0
 800b592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b594:	1ad3      	subs	r3, r2, r3
 800b596:	2b64      	cmp	r3, #100	@ 0x64
 800b598:	d901      	bls.n	800b59e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800b59a:	2303      	movs	r3, #3
 800b59c:	e1a0      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b59e:	4b83      	ldr	r3, [pc, #524]	@ (800b7ac <HAL_RCC_OscConfig+0x770>)
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d0f0      	beq.n	800b58c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	689b      	ldr	r3, [r3, #8]
 800b5ae:	2b01      	cmp	r3, #1
 800b5b0:	d106      	bne.n	800b5c0 <HAL_RCC_OscConfig+0x584>
 800b5b2:	4b7d      	ldr	r3, [pc, #500]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b5b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b5b6:	4a7c      	ldr	r2, [pc, #496]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b5b8:	f043 0301 	orr.w	r3, r3, #1
 800b5bc:	6713      	str	r3, [r2, #112]	@ 0x70
 800b5be:	e02d      	b.n	800b61c <HAL_RCC_OscConfig+0x5e0>
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	689b      	ldr	r3, [r3, #8]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d10c      	bne.n	800b5e2 <HAL_RCC_OscConfig+0x5a6>
 800b5c8:	4b77      	ldr	r3, [pc, #476]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b5ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b5cc:	4a76      	ldr	r2, [pc, #472]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b5ce:	f023 0301 	bic.w	r3, r3, #1
 800b5d2:	6713      	str	r3, [r2, #112]	@ 0x70
 800b5d4:	4b74      	ldr	r3, [pc, #464]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b5d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b5d8:	4a73      	ldr	r2, [pc, #460]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b5da:	f023 0304 	bic.w	r3, r3, #4
 800b5de:	6713      	str	r3, [r2, #112]	@ 0x70
 800b5e0:	e01c      	b.n	800b61c <HAL_RCC_OscConfig+0x5e0>
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	689b      	ldr	r3, [r3, #8]
 800b5e6:	2b05      	cmp	r3, #5
 800b5e8:	d10c      	bne.n	800b604 <HAL_RCC_OscConfig+0x5c8>
 800b5ea:	4b6f      	ldr	r3, [pc, #444]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b5ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b5ee:	4a6e      	ldr	r2, [pc, #440]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b5f0:	f043 0304 	orr.w	r3, r3, #4
 800b5f4:	6713      	str	r3, [r2, #112]	@ 0x70
 800b5f6:	4b6c      	ldr	r3, [pc, #432]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b5f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b5fa:	4a6b      	ldr	r2, [pc, #428]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b5fc:	f043 0301 	orr.w	r3, r3, #1
 800b600:	6713      	str	r3, [r2, #112]	@ 0x70
 800b602:	e00b      	b.n	800b61c <HAL_RCC_OscConfig+0x5e0>
 800b604:	4b68      	ldr	r3, [pc, #416]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b606:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b608:	4a67      	ldr	r2, [pc, #412]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b60a:	f023 0301 	bic.w	r3, r3, #1
 800b60e:	6713      	str	r3, [r2, #112]	@ 0x70
 800b610:	4b65      	ldr	r3, [pc, #404]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b614:	4a64      	ldr	r2, [pc, #400]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b616:	f023 0304 	bic.w	r3, r3, #4
 800b61a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	689b      	ldr	r3, [r3, #8]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d015      	beq.n	800b650 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b624:	f7fa fb02 	bl	8005c2c <HAL_GetTick>
 800b628:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b62a:	e00a      	b.n	800b642 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b62c:	f7fa fafe 	bl	8005c2c <HAL_GetTick>
 800b630:	4602      	mov	r2, r0
 800b632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b634:	1ad3      	subs	r3, r2, r3
 800b636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b63a:	4293      	cmp	r3, r2
 800b63c:	d901      	bls.n	800b642 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800b63e:	2303      	movs	r3, #3
 800b640:	e14e      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b642:	4b59      	ldr	r3, [pc, #356]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b646:	f003 0302 	and.w	r3, r3, #2
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d0ee      	beq.n	800b62c <HAL_RCC_OscConfig+0x5f0>
 800b64e:	e014      	b.n	800b67a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b650:	f7fa faec 	bl	8005c2c <HAL_GetTick>
 800b654:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b656:	e00a      	b.n	800b66e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b658:	f7fa fae8 	bl	8005c2c <HAL_GetTick>
 800b65c:	4602      	mov	r2, r0
 800b65e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b660:	1ad3      	subs	r3, r2, r3
 800b662:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b666:	4293      	cmp	r3, r2
 800b668:	d901      	bls.n	800b66e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800b66a:	2303      	movs	r3, #3
 800b66c:	e138      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b66e:	4b4e      	ldr	r3, [pc, #312]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b672:	f003 0302 	and.w	r3, r3, #2
 800b676:	2b00      	cmp	r3, #0
 800b678:	d1ee      	bne.n	800b658 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b67e:	2b00      	cmp	r3, #0
 800b680:	f000 812d 	beq.w	800b8de <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800b684:	4b48      	ldr	r3, [pc, #288]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b686:	691b      	ldr	r3, [r3, #16]
 800b688:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b68c:	2b18      	cmp	r3, #24
 800b68e:	f000 80bd 	beq.w	800b80c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b696:	2b02      	cmp	r3, #2
 800b698:	f040 809e 	bne.w	800b7d8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b69c:	4b42      	ldr	r3, [pc, #264]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	4a41      	ldr	r2, [pc, #260]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b6a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b6a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6a8:	f7fa fac0 	bl	8005c2c <HAL_GetTick>
 800b6ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b6ae:	e008      	b.n	800b6c2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b6b0:	f7fa fabc 	bl	8005c2c <HAL_GetTick>
 800b6b4:	4602      	mov	r2, r0
 800b6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6b8:	1ad3      	subs	r3, r2, r3
 800b6ba:	2b02      	cmp	r3, #2
 800b6bc:	d901      	bls.n	800b6c2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800b6be:	2303      	movs	r3, #3
 800b6c0:	e10e      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b6c2:	4b39      	ldr	r3, [pc, #228]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d1f0      	bne.n	800b6b0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b6ce:	4b36      	ldr	r3, [pc, #216]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b6d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b6d2:	4b37      	ldr	r3, [pc, #220]	@ (800b7b0 <HAL_RCC_OscConfig+0x774>)
 800b6d4:	4013      	ands	r3, r2
 800b6d6:	687a      	ldr	r2, [r7, #4]
 800b6d8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800b6da:	687a      	ldr	r2, [r7, #4]
 800b6dc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b6de:	0112      	lsls	r2, r2, #4
 800b6e0:	430a      	orrs	r2, r1
 800b6e2:	4931      	ldr	r1, [pc, #196]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b6e4:	4313      	orrs	r3, r2
 800b6e6:	628b      	str	r3, [r1, #40]	@ 0x28
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6ec:	3b01      	subs	r3, #1
 800b6ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6f6:	3b01      	subs	r3, #1
 800b6f8:	025b      	lsls	r3, r3, #9
 800b6fa:	b29b      	uxth	r3, r3
 800b6fc:	431a      	orrs	r2, r3
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b702:	3b01      	subs	r3, #1
 800b704:	041b      	lsls	r3, r3, #16
 800b706:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b70a:	431a      	orrs	r2, r3
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b710:	3b01      	subs	r3, #1
 800b712:	061b      	lsls	r3, r3, #24
 800b714:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b718:	4923      	ldr	r1, [pc, #140]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b71a:	4313      	orrs	r3, r2
 800b71c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800b71e:	4b22      	ldr	r3, [pc, #136]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b722:	4a21      	ldr	r2, [pc, #132]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b724:	f023 0301 	bic.w	r3, r3, #1
 800b728:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b72a:	4b1f      	ldr	r3, [pc, #124]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b72c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b72e:	4b21      	ldr	r3, [pc, #132]	@ (800b7b4 <HAL_RCC_OscConfig+0x778>)
 800b730:	4013      	ands	r3, r2
 800b732:	687a      	ldr	r2, [r7, #4]
 800b734:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b736:	00d2      	lsls	r2, r2, #3
 800b738:	491b      	ldr	r1, [pc, #108]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b73a:	4313      	orrs	r3, r2
 800b73c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800b73e:	4b1a      	ldr	r3, [pc, #104]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b742:	f023 020c 	bic.w	r2, r3, #12
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b74a:	4917      	ldr	r1, [pc, #92]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b74c:	4313      	orrs	r3, r2
 800b74e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800b750:	4b15      	ldr	r3, [pc, #84]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b754:	f023 0202 	bic.w	r2, r3, #2
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b75c:	4912      	ldr	r1, [pc, #72]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b75e:	4313      	orrs	r3, r2
 800b760:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800b762:	4b11      	ldr	r3, [pc, #68]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b766:	4a10      	ldr	r2, [pc, #64]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b768:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b76c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b76e:	4b0e      	ldr	r3, [pc, #56]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b772:	4a0d      	ldr	r2, [pc, #52]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b774:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b778:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800b77a:	4b0b      	ldr	r3, [pc, #44]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b77c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b77e:	4a0a      	ldr	r2, [pc, #40]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b780:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b784:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800b786:	4b08      	ldr	r3, [pc, #32]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b78a:	4a07      	ldr	r2, [pc, #28]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b78c:	f043 0301 	orr.w	r3, r3, #1
 800b790:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b792:	4b05      	ldr	r3, [pc, #20]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	4a04      	ldr	r2, [pc, #16]	@ (800b7a8 <HAL_RCC_OscConfig+0x76c>)
 800b798:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b79c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b79e:	f7fa fa45 	bl	8005c2c <HAL_GetTick>
 800b7a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b7a4:	e011      	b.n	800b7ca <HAL_RCC_OscConfig+0x78e>
 800b7a6:	bf00      	nop
 800b7a8:	58024400 	.word	0x58024400
 800b7ac:	58024800 	.word	0x58024800
 800b7b0:	fffffc0c 	.word	0xfffffc0c
 800b7b4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b7b8:	f7fa fa38 	bl	8005c2c <HAL_GetTick>
 800b7bc:	4602      	mov	r2, r0
 800b7be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7c0:	1ad3      	subs	r3, r2, r3
 800b7c2:	2b02      	cmp	r3, #2
 800b7c4:	d901      	bls.n	800b7ca <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800b7c6:	2303      	movs	r3, #3
 800b7c8:	e08a      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b7ca:	4b47      	ldr	r3, [pc, #284]	@ (800b8e8 <HAL_RCC_OscConfig+0x8ac>)
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d0f0      	beq.n	800b7b8 <HAL_RCC_OscConfig+0x77c>
 800b7d6:	e082      	b.n	800b8de <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b7d8:	4b43      	ldr	r3, [pc, #268]	@ (800b8e8 <HAL_RCC_OscConfig+0x8ac>)
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	4a42      	ldr	r2, [pc, #264]	@ (800b8e8 <HAL_RCC_OscConfig+0x8ac>)
 800b7de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b7e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7e4:	f7fa fa22 	bl	8005c2c <HAL_GetTick>
 800b7e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b7ea:	e008      	b.n	800b7fe <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b7ec:	f7fa fa1e 	bl	8005c2c <HAL_GetTick>
 800b7f0:	4602      	mov	r2, r0
 800b7f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7f4:	1ad3      	subs	r3, r2, r3
 800b7f6:	2b02      	cmp	r3, #2
 800b7f8:	d901      	bls.n	800b7fe <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800b7fa:	2303      	movs	r3, #3
 800b7fc:	e070      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b7fe:	4b3a      	ldr	r3, [pc, #232]	@ (800b8e8 <HAL_RCC_OscConfig+0x8ac>)
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b806:	2b00      	cmp	r3, #0
 800b808:	d1f0      	bne.n	800b7ec <HAL_RCC_OscConfig+0x7b0>
 800b80a:	e068      	b.n	800b8de <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800b80c:	4b36      	ldr	r3, [pc, #216]	@ (800b8e8 <HAL_RCC_OscConfig+0x8ac>)
 800b80e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b810:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800b812:	4b35      	ldr	r3, [pc, #212]	@ (800b8e8 <HAL_RCC_OscConfig+0x8ac>)
 800b814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b816:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b81c:	2b01      	cmp	r3, #1
 800b81e:	d031      	beq.n	800b884 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	f003 0203 	and.w	r2, r3, #3
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b82a:	429a      	cmp	r2, r3
 800b82c:	d12a      	bne.n	800b884 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b82e:	693b      	ldr	r3, [r7, #16]
 800b830:	091b      	lsrs	r3, r3, #4
 800b832:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b83a:	429a      	cmp	r2, r3
 800b83c:	d122      	bne.n	800b884 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b848:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b84a:	429a      	cmp	r2, r3
 800b84c:	d11a      	bne.n	800b884 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	0a5b      	lsrs	r3, r3, #9
 800b852:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b85a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b85c:	429a      	cmp	r2, r3
 800b85e:	d111      	bne.n	800b884 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	0c1b      	lsrs	r3, r3, #16
 800b864:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b86c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b86e:	429a      	cmp	r2, r3
 800b870:	d108      	bne.n	800b884 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	0e1b      	lsrs	r3, r3, #24
 800b876:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b87e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b880:	429a      	cmp	r2, r3
 800b882:	d001      	beq.n	800b888 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800b884:	2301      	movs	r3, #1
 800b886:	e02b      	b.n	800b8e0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800b888:	4b17      	ldr	r3, [pc, #92]	@ (800b8e8 <HAL_RCC_OscConfig+0x8ac>)
 800b88a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b88c:	08db      	lsrs	r3, r3, #3
 800b88e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b892:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b898:	693a      	ldr	r2, [r7, #16]
 800b89a:	429a      	cmp	r2, r3
 800b89c:	d01f      	beq.n	800b8de <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800b89e:	4b12      	ldr	r3, [pc, #72]	@ (800b8e8 <HAL_RCC_OscConfig+0x8ac>)
 800b8a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8a2:	4a11      	ldr	r2, [pc, #68]	@ (800b8e8 <HAL_RCC_OscConfig+0x8ac>)
 800b8a4:	f023 0301 	bic.w	r3, r3, #1
 800b8a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b8aa:	f7fa f9bf 	bl	8005c2c <HAL_GetTick>
 800b8ae:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800b8b0:	bf00      	nop
 800b8b2:	f7fa f9bb 	bl	8005c2c <HAL_GetTick>
 800b8b6:	4602      	mov	r2, r0
 800b8b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ba:	4293      	cmp	r3, r2
 800b8bc:	d0f9      	beq.n	800b8b2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b8be:	4b0a      	ldr	r3, [pc, #40]	@ (800b8e8 <HAL_RCC_OscConfig+0x8ac>)
 800b8c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b8c2:	4b0a      	ldr	r3, [pc, #40]	@ (800b8ec <HAL_RCC_OscConfig+0x8b0>)
 800b8c4:	4013      	ands	r3, r2
 800b8c6:	687a      	ldr	r2, [r7, #4]
 800b8c8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b8ca:	00d2      	lsls	r2, r2, #3
 800b8cc:	4906      	ldr	r1, [pc, #24]	@ (800b8e8 <HAL_RCC_OscConfig+0x8ac>)
 800b8ce:	4313      	orrs	r3, r2
 800b8d0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800b8d2:	4b05      	ldr	r3, [pc, #20]	@ (800b8e8 <HAL_RCC_OscConfig+0x8ac>)
 800b8d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8d6:	4a04      	ldr	r2, [pc, #16]	@ (800b8e8 <HAL_RCC_OscConfig+0x8ac>)
 800b8d8:	f043 0301 	orr.w	r3, r3, #1
 800b8dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800b8de:	2300      	movs	r3, #0
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3730      	adds	r7, #48	@ 0x30
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	58024400 	.word	0x58024400
 800b8ec:	ffff0007 	.word	0xffff0007

0800b8f0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b086      	sub	sp, #24
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
 800b8f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d101      	bne.n	800b904 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b900:	2301      	movs	r3, #1
 800b902:	e19c      	b.n	800bc3e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b904:	4b8a      	ldr	r3, [pc, #552]	@ (800bb30 <HAL_RCC_ClockConfig+0x240>)
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f003 030f 	and.w	r3, r3, #15
 800b90c:	683a      	ldr	r2, [r7, #0]
 800b90e:	429a      	cmp	r2, r3
 800b910:	d910      	bls.n	800b934 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b912:	4b87      	ldr	r3, [pc, #540]	@ (800bb30 <HAL_RCC_ClockConfig+0x240>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	f023 020f 	bic.w	r2, r3, #15
 800b91a:	4985      	ldr	r1, [pc, #532]	@ (800bb30 <HAL_RCC_ClockConfig+0x240>)
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	4313      	orrs	r3, r2
 800b920:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b922:	4b83      	ldr	r3, [pc, #524]	@ (800bb30 <HAL_RCC_ClockConfig+0x240>)
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	f003 030f 	and.w	r3, r3, #15
 800b92a:	683a      	ldr	r2, [r7, #0]
 800b92c:	429a      	cmp	r2, r3
 800b92e:	d001      	beq.n	800b934 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b930:	2301      	movs	r3, #1
 800b932:	e184      	b.n	800bc3e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	f003 0304 	and.w	r3, r3, #4
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d010      	beq.n	800b962 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	691a      	ldr	r2, [r3, #16]
 800b944:	4b7b      	ldr	r3, [pc, #492]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800b946:	699b      	ldr	r3, [r3, #24]
 800b948:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b94c:	429a      	cmp	r2, r3
 800b94e:	d908      	bls.n	800b962 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b950:	4b78      	ldr	r3, [pc, #480]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800b952:	699b      	ldr	r3, [r3, #24]
 800b954:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	691b      	ldr	r3, [r3, #16]
 800b95c:	4975      	ldr	r1, [pc, #468]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800b95e:	4313      	orrs	r3, r2
 800b960:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	f003 0308 	and.w	r3, r3, #8
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d010      	beq.n	800b990 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	695a      	ldr	r2, [r3, #20]
 800b972:	4b70      	ldr	r3, [pc, #448]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800b974:	69db      	ldr	r3, [r3, #28]
 800b976:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b97a:	429a      	cmp	r2, r3
 800b97c:	d908      	bls.n	800b990 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b97e:	4b6d      	ldr	r3, [pc, #436]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800b980:	69db      	ldr	r3, [r3, #28]
 800b982:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	695b      	ldr	r3, [r3, #20]
 800b98a:	496a      	ldr	r1, [pc, #424]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800b98c:	4313      	orrs	r3, r2
 800b98e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	f003 0310 	and.w	r3, r3, #16
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d010      	beq.n	800b9be <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	699a      	ldr	r2, [r3, #24]
 800b9a0:	4b64      	ldr	r3, [pc, #400]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800b9a2:	69db      	ldr	r3, [r3, #28]
 800b9a4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b9a8:	429a      	cmp	r2, r3
 800b9aa:	d908      	bls.n	800b9be <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b9ac:	4b61      	ldr	r3, [pc, #388]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800b9ae:	69db      	ldr	r3, [r3, #28]
 800b9b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	699b      	ldr	r3, [r3, #24]
 800b9b8:	495e      	ldr	r1, [pc, #376]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800b9ba:	4313      	orrs	r3, r2
 800b9bc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	f003 0320 	and.w	r3, r3, #32
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d010      	beq.n	800b9ec <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	69da      	ldr	r2, [r3, #28]
 800b9ce:	4b59      	ldr	r3, [pc, #356]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800b9d0:	6a1b      	ldr	r3, [r3, #32]
 800b9d2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b9d6:	429a      	cmp	r2, r3
 800b9d8:	d908      	bls.n	800b9ec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b9da:	4b56      	ldr	r3, [pc, #344]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800b9dc:	6a1b      	ldr	r3, [r3, #32]
 800b9de:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	69db      	ldr	r3, [r3, #28]
 800b9e6:	4953      	ldr	r1, [pc, #332]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800b9e8:	4313      	orrs	r3, r2
 800b9ea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	f003 0302 	and.w	r3, r3, #2
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d010      	beq.n	800ba1a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	68da      	ldr	r2, [r3, #12]
 800b9fc:	4b4d      	ldr	r3, [pc, #308]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800b9fe:	699b      	ldr	r3, [r3, #24]
 800ba00:	f003 030f 	and.w	r3, r3, #15
 800ba04:	429a      	cmp	r2, r3
 800ba06:	d908      	bls.n	800ba1a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ba08:	4b4a      	ldr	r3, [pc, #296]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800ba0a:	699b      	ldr	r3, [r3, #24]
 800ba0c:	f023 020f 	bic.w	r2, r3, #15
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	68db      	ldr	r3, [r3, #12]
 800ba14:	4947      	ldr	r1, [pc, #284]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800ba16:	4313      	orrs	r3, r2
 800ba18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f003 0301 	and.w	r3, r3, #1
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d055      	beq.n	800bad2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800ba26:	4b43      	ldr	r3, [pc, #268]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800ba28:	699b      	ldr	r3, [r3, #24]
 800ba2a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	689b      	ldr	r3, [r3, #8]
 800ba32:	4940      	ldr	r1, [pc, #256]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800ba34:	4313      	orrs	r3, r2
 800ba36:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	685b      	ldr	r3, [r3, #4]
 800ba3c:	2b02      	cmp	r3, #2
 800ba3e:	d107      	bne.n	800ba50 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ba40:	4b3c      	ldr	r3, [pc, #240]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d121      	bne.n	800ba90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	e0f6      	b.n	800bc3e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	685b      	ldr	r3, [r3, #4]
 800ba54:	2b03      	cmp	r3, #3
 800ba56:	d107      	bne.n	800ba68 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ba58:	4b36      	ldr	r3, [pc, #216]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d115      	bne.n	800ba90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ba64:	2301      	movs	r3, #1
 800ba66:	e0ea      	b.n	800bc3e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	685b      	ldr	r3, [r3, #4]
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	d107      	bne.n	800ba80 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ba70:	4b30      	ldr	r3, [pc, #192]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d109      	bne.n	800ba90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	e0de      	b.n	800bc3e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ba80:	4b2c      	ldr	r3, [pc, #176]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	f003 0304 	and.w	r3, r3, #4
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d101      	bne.n	800ba90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ba8c:	2301      	movs	r3, #1
 800ba8e:	e0d6      	b.n	800bc3e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ba90:	4b28      	ldr	r3, [pc, #160]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800ba92:	691b      	ldr	r3, [r3, #16]
 800ba94:	f023 0207 	bic.w	r2, r3, #7
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	685b      	ldr	r3, [r3, #4]
 800ba9c:	4925      	ldr	r1, [pc, #148]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800ba9e:	4313      	orrs	r3, r2
 800baa0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800baa2:	f7fa f8c3 	bl	8005c2c <HAL_GetTick>
 800baa6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800baa8:	e00a      	b.n	800bac0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800baaa:	f7fa f8bf 	bl	8005c2c <HAL_GetTick>
 800baae:	4602      	mov	r2, r0
 800bab0:	697b      	ldr	r3, [r7, #20]
 800bab2:	1ad3      	subs	r3, r2, r3
 800bab4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bab8:	4293      	cmp	r3, r2
 800baba:	d901      	bls.n	800bac0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800babc:	2303      	movs	r3, #3
 800babe:	e0be      	b.n	800bc3e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bac0:	4b1c      	ldr	r3, [pc, #112]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800bac2:	691b      	ldr	r3, [r3, #16]
 800bac4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	685b      	ldr	r3, [r3, #4]
 800bacc:	00db      	lsls	r3, r3, #3
 800bace:	429a      	cmp	r2, r3
 800bad0:	d1eb      	bne.n	800baaa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f003 0302 	and.w	r3, r3, #2
 800bada:	2b00      	cmp	r3, #0
 800badc:	d010      	beq.n	800bb00 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	68da      	ldr	r2, [r3, #12]
 800bae2:	4b14      	ldr	r3, [pc, #80]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800bae4:	699b      	ldr	r3, [r3, #24]
 800bae6:	f003 030f 	and.w	r3, r3, #15
 800baea:	429a      	cmp	r2, r3
 800baec:	d208      	bcs.n	800bb00 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800baee:	4b11      	ldr	r3, [pc, #68]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800baf0:	699b      	ldr	r3, [r3, #24]
 800baf2:	f023 020f 	bic.w	r2, r3, #15
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	68db      	ldr	r3, [r3, #12]
 800bafa:	490e      	ldr	r1, [pc, #56]	@ (800bb34 <HAL_RCC_ClockConfig+0x244>)
 800bafc:	4313      	orrs	r3, r2
 800bafe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bb00:	4b0b      	ldr	r3, [pc, #44]	@ (800bb30 <HAL_RCC_ClockConfig+0x240>)
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f003 030f 	and.w	r3, r3, #15
 800bb08:	683a      	ldr	r2, [r7, #0]
 800bb0a:	429a      	cmp	r2, r3
 800bb0c:	d214      	bcs.n	800bb38 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bb0e:	4b08      	ldr	r3, [pc, #32]	@ (800bb30 <HAL_RCC_ClockConfig+0x240>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f023 020f 	bic.w	r2, r3, #15
 800bb16:	4906      	ldr	r1, [pc, #24]	@ (800bb30 <HAL_RCC_ClockConfig+0x240>)
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	4313      	orrs	r3, r2
 800bb1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb1e:	4b04      	ldr	r3, [pc, #16]	@ (800bb30 <HAL_RCC_ClockConfig+0x240>)
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	f003 030f 	and.w	r3, r3, #15
 800bb26:	683a      	ldr	r2, [r7, #0]
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	d005      	beq.n	800bb38 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	e086      	b.n	800bc3e <HAL_RCC_ClockConfig+0x34e>
 800bb30:	52002000 	.word	0x52002000
 800bb34:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	f003 0304 	and.w	r3, r3, #4
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d010      	beq.n	800bb66 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	691a      	ldr	r2, [r3, #16]
 800bb48:	4b3f      	ldr	r3, [pc, #252]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bb4a:	699b      	ldr	r3, [r3, #24]
 800bb4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bb50:	429a      	cmp	r2, r3
 800bb52:	d208      	bcs.n	800bb66 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bb54:	4b3c      	ldr	r3, [pc, #240]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bb56:	699b      	ldr	r3, [r3, #24]
 800bb58:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	691b      	ldr	r3, [r3, #16]
 800bb60:	4939      	ldr	r1, [pc, #228]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bb62:	4313      	orrs	r3, r2
 800bb64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	f003 0308 	and.w	r3, r3, #8
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d010      	beq.n	800bb94 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	695a      	ldr	r2, [r3, #20]
 800bb76:	4b34      	ldr	r3, [pc, #208]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bb78:	69db      	ldr	r3, [r3, #28]
 800bb7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bb7e:	429a      	cmp	r2, r3
 800bb80:	d208      	bcs.n	800bb94 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800bb82:	4b31      	ldr	r3, [pc, #196]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bb84:	69db      	ldr	r3, [r3, #28]
 800bb86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	695b      	ldr	r3, [r3, #20]
 800bb8e:	492e      	ldr	r1, [pc, #184]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bb90:	4313      	orrs	r3, r2
 800bb92:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	f003 0310 	and.w	r3, r3, #16
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d010      	beq.n	800bbc2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	699a      	ldr	r2, [r3, #24]
 800bba4:	4b28      	ldr	r3, [pc, #160]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bba6:	69db      	ldr	r3, [r3, #28]
 800bba8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bbac:	429a      	cmp	r2, r3
 800bbae:	d208      	bcs.n	800bbc2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bbb0:	4b25      	ldr	r3, [pc, #148]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bbb2:	69db      	ldr	r3, [r3, #28]
 800bbb4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	699b      	ldr	r3, [r3, #24]
 800bbbc:	4922      	ldr	r1, [pc, #136]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bbbe:	4313      	orrs	r3, r2
 800bbc0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	f003 0320 	and.w	r3, r3, #32
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d010      	beq.n	800bbf0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	69da      	ldr	r2, [r3, #28]
 800bbd2:	4b1d      	ldr	r3, [pc, #116]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bbd4:	6a1b      	ldr	r3, [r3, #32]
 800bbd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bbda:	429a      	cmp	r2, r3
 800bbdc:	d208      	bcs.n	800bbf0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800bbde:	4b1a      	ldr	r3, [pc, #104]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bbe0:	6a1b      	ldr	r3, [r3, #32]
 800bbe2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	69db      	ldr	r3, [r3, #28]
 800bbea:	4917      	ldr	r1, [pc, #92]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bbec:	4313      	orrs	r3, r2
 800bbee:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800bbf0:	f000 f834 	bl	800bc5c <HAL_RCC_GetSysClockFreq>
 800bbf4:	4602      	mov	r2, r0
 800bbf6:	4b14      	ldr	r3, [pc, #80]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bbf8:	699b      	ldr	r3, [r3, #24]
 800bbfa:	0a1b      	lsrs	r3, r3, #8
 800bbfc:	f003 030f 	and.w	r3, r3, #15
 800bc00:	4912      	ldr	r1, [pc, #72]	@ (800bc4c <HAL_RCC_ClockConfig+0x35c>)
 800bc02:	5ccb      	ldrb	r3, [r1, r3]
 800bc04:	f003 031f 	and.w	r3, r3, #31
 800bc08:	fa22 f303 	lsr.w	r3, r2, r3
 800bc0c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bc0e:	4b0e      	ldr	r3, [pc, #56]	@ (800bc48 <HAL_RCC_ClockConfig+0x358>)
 800bc10:	699b      	ldr	r3, [r3, #24]
 800bc12:	f003 030f 	and.w	r3, r3, #15
 800bc16:	4a0d      	ldr	r2, [pc, #52]	@ (800bc4c <HAL_RCC_ClockConfig+0x35c>)
 800bc18:	5cd3      	ldrb	r3, [r2, r3]
 800bc1a:	f003 031f 	and.w	r3, r3, #31
 800bc1e:	693a      	ldr	r2, [r7, #16]
 800bc20:	fa22 f303 	lsr.w	r3, r2, r3
 800bc24:	4a0a      	ldr	r2, [pc, #40]	@ (800bc50 <HAL_RCC_ClockConfig+0x360>)
 800bc26:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800bc28:	4a0a      	ldr	r2, [pc, #40]	@ (800bc54 <HAL_RCC_ClockConfig+0x364>)
 800bc2a:	693b      	ldr	r3, [r7, #16]
 800bc2c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800bc2e:	4b0a      	ldr	r3, [pc, #40]	@ (800bc58 <HAL_RCC_ClockConfig+0x368>)
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	4618      	mov	r0, r3
 800bc34:	f7f9 ffb0 	bl	8005b98 <HAL_InitTick>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800bc3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	3718      	adds	r7, #24
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}
 800bc46:	bf00      	nop
 800bc48:	58024400 	.word	0x58024400
 800bc4c:	08017374 	.word	0x08017374
 800bc50:	24000044 	.word	0x24000044
 800bc54:	24000040 	.word	0x24000040
 800bc58:	24000048 	.word	0x24000048

0800bc5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bc5c:	b480      	push	{r7}
 800bc5e:	b089      	sub	sp, #36	@ 0x24
 800bc60:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bc62:	4bb3      	ldr	r3, [pc, #716]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bc64:	691b      	ldr	r3, [r3, #16]
 800bc66:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bc6a:	2b18      	cmp	r3, #24
 800bc6c:	f200 8155 	bhi.w	800bf1a <HAL_RCC_GetSysClockFreq+0x2be>
 800bc70:	a201      	add	r2, pc, #4	@ (adr r2, 800bc78 <HAL_RCC_GetSysClockFreq+0x1c>)
 800bc72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc76:	bf00      	nop
 800bc78:	0800bcdd 	.word	0x0800bcdd
 800bc7c:	0800bf1b 	.word	0x0800bf1b
 800bc80:	0800bf1b 	.word	0x0800bf1b
 800bc84:	0800bf1b 	.word	0x0800bf1b
 800bc88:	0800bf1b 	.word	0x0800bf1b
 800bc8c:	0800bf1b 	.word	0x0800bf1b
 800bc90:	0800bf1b 	.word	0x0800bf1b
 800bc94:	0800bf1b 	.word	0x0800bf1b
 800bc98:	0800bd03 	.word	0x0800bd03
 800bc9c:	0800bf1b 	.word	0x0800bf1b
 800bca0:	0800bf1b 	.word	0x0800bf1b
 800bca4:	0800bf1b 	.word	0x0800bf1b
 800bca8:	0800bf1b 	.word	0x0800bf1b
 800bcac:	0800bf1b 	.word	0x0800bf1b
 800bcb0:	0800bf1b 	.word	0x0800bf1b
 800bcb4:	0800bf1b 	.word	0x0800bf1b
 800bcb8:	0800bd09 	.word	0x0800bd09
 800bcbc:	0800bf1b 	.word	0x0800bf1b
 800bcc0:	0800bf1b 	.word	0x0800bf1b
 800bcc4:	0800bf1b 	.word	0x0800bf1b
 800bcc8:	0800bf1b 	.word	0x0800bf1b
 800bccc:	0800bf1b 	.word	0x0800bf1b
 800bcd0:	0800bf1b 	.word	0x0800bf1b
 800bcd4:	0800bf1b 	.word	0x0800bf1b
 800bcd8:	0800bd0f 	.word	0x0800bd0f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bcdc:	4b94      	ldr	r3, [pc, #592]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	f003 0320 	and.w	r3, r3, #32
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d009      	beq.n	800bcfc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bce8:	4b91      	ldr	r3, [pc, #580]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	08db      	lsrs	r3, r3, #3
 800bcee:	f003 0303 	and.w	r3, r3, #3
 800bcf2:	4a90      	ldr	r2, [pc, #576]	@ (800bf34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bcf4:	fa22 f303 	lsr.w	r3, r2, r3
 800bcf8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800bcfa:	e111      	b.n	800bf20 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800bcfc:	4b8d      	ldr	r3, [pc, #564]	@ (800bf34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bcfe:	61bb      	str	r3, [r7, #24]
      break;
 800bd00:	e10e      	b.n	800bf20 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800bd02:	4b8d      	ldr	r3, [pc, #564]	@ (800bf38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800bd04:	61bb      	str	r3, [r7, #24]
      break;
 800bd06:	e10b      	b.n	800bf20 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800bd08:	4b8c      	ldr	r3, [pc, #560]	@ (800bf3c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800bd0a:	61bb      	str	r3, [r7, #24]
      break;
 800bd0c:	e108      	b.n	800bf20 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bd0e:	4b88      	ldr	r3, [pc, #544]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd12:	f003 0303 	and.w	r3, r3, #3
 800bd16:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800bd18:	4b85      	ldr	r3, [pc, #532]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd1c:	091b      	lsrs	r3, r3, #4
 800bd1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bd22:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800bd24:	4b82      	ldr	r3, [pc, #520]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd28:	f003 0301 	and.w	r3, r3, #1
 800bd2c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800bd2e:	4b80      	ldr	r3, [pc, #512]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd32:	08db      	lsrs	r3, r3, #3
 800bd34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bd38:	68fa      	ldr	r2, [r7, #12]
 800bd3a:	fb02 f303 	mul.w	r3, r2, r3
 800bd3e:	ee07 3a90 	vmov	s15, r3
 800bd42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd46:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800bd4a:	693b      	ldr	r3, [r7, #16]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	f000 80e1 	beq.w	800bf14 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800bd52:	697b      	ldr	r3, [r7, #20]
 800bd54:	2b02      	cmp	r3, #2
 800bd56:	f000 8083 	beq.w	800be60 <HAL_RCC_GetSysClockFreq+0x204>
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	2b02      	cmp	r3, #2
 800bd5e:	f200 80a1 	bhi.w	800bea4 <HAL_RCC_GetSysClockFreq+0x248>
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d003      	beq.n	800bd70 <HAL_RCC_GetSysClockFreq+0x114>
 800bd68:	697b      	ldr	r3, [r7, #20]
 800bd6a:	2b01      	cmp	r3, #1
 800bd6c:	d056      	beq.n	800be1c <HAL_RCC_GetSysClockFreq+0x1c0>
 800bd6e:	e099      	b.n	800bea4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd70:	4b6f      	ldr	r3, [pc, #444]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	f003 0320 	and.w	r3, r3, #32
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d02d      	beq.n	800bdd8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bd7c:	4b6c      	ldr	r3, [pc, #432]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	08db      	lsrs	r3, r3, #3
 800bd82:	f003 0303 	and.w	r3, r3, #3
 800bd86:	4a6b      	ldr	r2, [pc, #428]	@ (800bf34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bd88:	fa22 f303 	lsr.w	r3, r2, r3
 800bd8c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	ee07 3a90 	vmov	s15, r3
 800bd94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bd98:	693b      	ldr	r3, [r7, #16]
 800bd9a:	ee07 3a90 	vmov	s15, r3
 800bd9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bda2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bda6:	4b62      	ldr	r3, [pc, #392]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bda8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdae:	ee07 3a90 	vmov	s15, r3
 800bdb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bdb6:	ed97 6a02 	vldr	s12, [r7, #8]
 800bdba:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800bf40 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bdbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bdc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bdc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bdca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bdce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bdd2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800bdd6:	e087      	b.n	800bee8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bdd8:	693b      	ldr	r3, [r7, #16]
 800bdda:	ee07 3a90 	vmov	s15, r3
 800bdde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bde2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800bf44 <HAL_RCC_GetSysClockFreq+0x2e8>
 800bde6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bdea:	4b51      	ldr	r3, [pc, #324]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bdec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdf2:	ee07 3a90 	vmov	s15, r3
 800bdf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bdfa:	ed97 6a02 	vldr	s12, [r7, #8]
 800bdfe:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800bf40 <HAL_RCC_GetSysClockFreq+0x2e4>
 800be02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800be06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800be0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800be0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800be12:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be16:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800be1a:	e065      	b.n	800bee8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800be1c:	693b      	ldr	r3, [r7, #16]
 800be1e:	ee07 3a90 	vmov	s15, r3
 800be22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be26:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800bf48 <HAL_RCC_GetSysClockFreq+0x2ec>
 800be2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800be2e:	4b40      	ldr	r3, [pc, #256]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800be30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be36:	ee07 3a90 	vmov	s15, r3
 800be3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800be3e:	ed97 6a02 	vldr	s12, [r7, #8]
 800be42:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800bf40 <HAL_RCC_GetSysClockFreq+0x2e4>
 800be46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800be4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800be4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800be52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800be56:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be5a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800be5e:	e043      	b.n	800bee8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800be60:	693b      	ldr	r3, [r7, #16]
 800be62:	ee07 3a90 	vmov	s15, r3
 800be66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be6a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800bf4c <HAL_RCC_GetSysClockFreq+0x2f0>
 800be6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800be72:	4b2f      	ldr	r3, [pc, #188]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800be74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be7a:	ee07 3a90 	vmov	s15, r3
 800be7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800be82:	ed97 6a02 	vldr	s12, [r7, #8]
 800be86:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800bf40 <HAL_RCC_GetSysClockFreq+0x2e4>
 800be8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800be8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800be92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800be96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800be9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be9e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800bea2:	e021      	b.n	800bee8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bea4:	693b      	ldr	r3, [r7, #16]
 800bea6:	ee07 3a90 	vmov	s15, r3
 800beaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800beae:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800bf48 <HAL_RCC_GetSysClockFreq+0x2ec>
 800beb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800beb6:	4b1e      	ldr	r3, [pc, #120]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800beb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800beba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bebe:	ee07 3a90 	vmov	s15, r3
 800bec2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bec6:	ed97 6a02 	vldr	s12, [r7, #8]
 800beca:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800bf40 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bece:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bed2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bed6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800beda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bede:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bee2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800bee6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800bee8:	4b11      	ldr	r3, [pc, #68]	@ (800bf30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800beea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800beec:	0a5b      	lsrs	r3, r3, #9
 800beee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bef2:	3301      	adds	r3, #1
 800bef4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	ee07 3a90 	vmov	s15, r3
 800befc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bf00:	edd7 6a07 	vldr	s13, [r7, #28]
 800bf04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bf08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bf0c:	ee17 3a90 	vmov	r3, s15
 800bf10:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800bf12:	e005      	b.n	800bf20 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800bf14:	2300      	movs	r3, #0
 800bf16:	61bb      	str	r3, [r7, #24]
      break;
 800bf18:	e002      	b.n	800bf20 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800bf1a:	4b07      	ldr	r3, [pc, #28]	@ (800bf38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800bf1c:	61bb      	str	r3, [r7, #24]
      break;
 800bf1e:	bf00      	nop
  }

  return sysclockfreq;
 800bf20:	69bb      	ldr	r3, [r7, #24]
}
 800bf22:	4618      	mov	r0, r3
 800bf24:	3724      	adds	r7, #36	@ 0x24
 800bf26:	46bd      	mov	sp, r7
 800bf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2c:	4770      	bx	lr
 800bf2e:	bf00      	nop
 800bf30:	58024400 	.word	0x58024400
 800bf34:	03d09000 	.word	0x03d09000
 800bf38:	003d0900 	.word	0x003d0900
 800bf3c:	017d7840 	.word	0x017d7840
 800bf40:	46000000 	.word	0x46000000
 800bf44:	4c742400 	.word	0x4c742400
 800bf48:	4a742400 	.word	0x4a742400
 800bf4c:	4bbebc20 	.word	0x4bbebc20

0800bf50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b082      	sub	sp, #8
 800bf54:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800bf56:	f7ff fe81 	bl	800bc5c <HAL_RCC_GetSysClockFreq>
 800bf5a:	4602      	mov	r2, r0
 800bf5c:	4b10      	ldr	r3, [pc, #64]	@ (800bfa0 <HAL_RCC_GetHCLKFreq+0x50>)
 800bf5e:	699b      	ldr	r3, [r3, #24]
 800bf60:	0a1b      	lsrs	r3, r3, #8
 800bf62:	f003 030f 	and.w	r3, r3, #15
 800bf66:	490f      	ldr	r1, [pc, #60]	@ (800bfa4 <HAL_RCC_GetHCLKFreq+0x54>)
 800bf68:	5ccb      	ldrb	r3, [r1, r3]
 800bf6a:	f003 031f 	and.w	r3, r3, #31
 800bf6e:	fa22 f303 	lsr.w	r3, r2, r3
 800bf72:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bf74:	4b0a      	ldr	r3, [pc, #40]	@ (800bfa0 <HAL_RCC_GetHCLKFreq+0x50>)
 800bf76:	699b      	ldr	r3, [r3, #24]
 800bf78:	f003 030f 	and.w	r3, r3, #15
 800bf7c:	4a09      	ldr	r2, [pc, #36]	@ (800bfa4 <HAL_RCC_GetHCLKFreq+0x54>)
 800bf7e:	5cd3      	ldrb	r3, [r2, r3]
 800bf80:	f003 031f 	and.w	r3, r3, #31
 800bf84:	687a      	ldr	r2, [r7, #4]
 800bf86:	fa22 f303 	lsr.w	r3, r2, r3
 800bf8a:	4a07      	ldr	r2, [pc, #28]	@ (800bfa8 <HAL_RCC_GetHCLKFreq+0x58>)
 800bf8c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800bf8e:	4a07      	ldr	r2, [pc, #28]	@ (800bfac <HAL_RCC_GetHCLKFreq+0x5c>)
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800bf94:	4b04      	ldr	r3, [pc, #16]	@ (800bfa8 <HAL_RCC_GetHCLKFreq+0x58>)
 800bf96:	681b      	ldr	r3, [r3, #0]
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	3708      	adds	r7, #8
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}
 800bfa0:	58024400 	.word	0x58024400
 800bfa4:	08017374 	.word	0x08017374
 800bfa8:	24000044 	.word	0x24000044
 800bfac:	24000040 	.word	0x24000040

0800bfb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800bfb4:	f7ff ffcc 	bl	800bf50 <HAL_RCC_GetHCLKFreq>
 800bfb8:	4602      	mov	r2, r0
 800bfba:	4b06      	ldr	r3, [pc, #24]	@ (800bfd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800bfbc:	69db      	ldr	r3, [r3, #28]
 800bfbe:	091b      	lsrs	r3, r3, #4
 800bfc0:	f003 0307 	and.w	r3, r3, #7
 800bfc4:	4904      	ldr	r1, [pc, #16]	@ (800bfd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800bfc6:	5ccb      	ldrb	r3, [r1, r3]
 800bfc8:	f003 031f 	and.w	r3, r3, #31
 800bfcc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	bd80      	pop	{r7, pc}
 800bfd4:	58024400 	.word	0x58024400
 800bfd8:	08017374 	.word	0x08017374

0800bfdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800bfe0:	f7ff ffb6 	bl	800bf50 <HAL_RCC_GetHCLKFreq>
 800bfe4:	4602      	mov	r2, r0
 800bfe6:	4b06      	ldr	r3, [pc, #24]	@ (800c000 <HAL_RCC_GetPCLK2Freq+0x24>)
 800bfe8:	69db      	ldr	r3, [r3, #28]
 800bfea:	0a1b      	lsrs	r3, r3, #8
 800bfec:	f003 0307 	and.w	r3, r3, #7
 800bff0:	4904      	ldr	r1, [pc, #16]	@ (800c004 <HAL_RCC_GetPCLK2Freq+0x28>)
 800bff2:	5ccb      	ldrb	r3, [r1, r3]
 800bff4:	f003 031f 	and.w	r3, r3, #31
 800bff8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800bffc:	4618      	mov	r0, r3
 800bffe:	bd80      	pop	{r7, pc}
 800c000:	58024400 	.word	0x58024400
 800c004:	08017374 	.word	0x08017374

0800c008 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c008:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c00c:	b0ca      	sub	sp, #296	@ 0x128
 800c00e:	af00      	add	r7, sp, #0
 800c010:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c014:	2300      	movs	r3, #0
 800c016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c01a:	2300      	movs	r3, #0
 800c01c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c024:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c028:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800c02c:	2500      	movs	r5, #0
 800c02e:	ea54 0305 	orrs.w	r3, r4, r5
 800c032:	d049      	beq.n	800c0c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800c034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c038:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c03a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c03e:	d02f      	beq.n	800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800c040:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c044:	d828      	bhi.n	800c098 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c046:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c04a:	d01a      	beq.n	800c082 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800c04c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c050:	d822      	bhi.n	800c098 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c052:	2b00      	cmp	r3, #0
 800c054:	d003      	beq.n	800c05e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800c056:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c05a:	d007      	beq.n	800c06c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800c05c:	e01c      	b.n	800c098 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c05e:	4bb8      	ldr	r3, [pc, #736]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c062:	4ab7      	ldr	r2, [pc, #732]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c064:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c068:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c06a:	e01a      	b.n	800c0a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c06c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c070:	3308      	adds	r3, #8
 800c072:	2102      	movs	r1, #2
 800c074:	4618      	mov	r0, r3
 800c076:	f002 fb61 	bl	800e73c <RCCEx_PLL2_Config>
 800c07a:	4603      	mov	r3, r0
 800c07c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c080:	e00f      	b.n	800c0a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c086:	3328      	adds	r3, #40	@ 0x28
 800c088:	2102      	movs	r1, #2
 800c08a:	4618      	mov	r0, r3
 800c08c:	f002 fc08 	bl	800e8a0 <RCCEx_PLL3_Config>
 800c090:	4603      	mov	r3, r0
 800c092:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c096:	e004      	b.n	800c0a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c098:	2301      	movs	r3, #1
 800c09a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c09e:	e000      	b.n	800c0a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800c0a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c0a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d10a      	bne.n	800c0c0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c0aa:	4ba5      	ldr	r3, [pc, #660]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c0ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0ae:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c0b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c0b8:	4aa1      	ldr	r2, [pc, #644]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c0ba:	430b      	orrs	r3, r1
 800c0bc:	6513      	str	r3, [r2, #80]	@ 0x50
 800c0be:	e003      	b.n	800c0c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c0c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c0c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800c0d4:	f04f 0900 	mov.w	r9, #0
 800c0d8:	ea58 0309 	orrs.w	r3, r8, r9
 800c0dc:	d047      	beq.n	800c16e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800c0de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0e4:	2b04      	cmp	r3, #4
 800c0e6:	d82a      	bhi.n	800c13e <HAL_RCCEx_PeriphCLKConfig+0x136>
 800c0e8:	a201      	add	r2, pc, #4	@ (adr r2, 800c0f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800c0ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0ee:	bf00      	nop
 800c0f0:	0800c105 	.word	0x0800c105
 800c0f4:	0800c113 	.word	0x0800c113
 800c0f8:	0800c129 	.word	0x0800c129
 800c0fc:	0800c147 	.word	0x0800c147
 800c100:	0800c147 	.word	0x0800c147
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c104:	4b8e      	ldr	r3, [pc, #568]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c108:	4a8d      	ldr	r2, [pc, #564]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c10a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c10e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c110:	e01a      	b.n	800c148 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c116:	3308      	adds	r3, #8
 800c118:	2100      	movs	r1, #0
 800c11a:	4618      	mov	r0, r3
 800c11c:	f002 fb0e 	bl	800e73c <RCCEx_PLL2_Config>
 800c120:	4603      	mov	r3, r0
 800c122:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c126:	e00f      	b.n	800c148 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c12c:	3328      	adds	r3, #40	@ 0x28
 800c12e:	2100      	movs	r1, #0
 800c130:	4618      	mov	r0, r3
 800c132:	f002 fbb5 	bl	800e8a0 <RCCEx_PLL3_Config>
 800c136:	4603      	mov	r3, r0
 800c138:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c13c:	e004      	b.n	800c148 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c13e:	2301      	movs	r3, #1
 800c140:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c144:	e000      	b.n	800c148 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800c146:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c148:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d10a      	bne.n	800c166 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c150:	4b7b      	ldr	r3, [pc, #492]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c152:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c154:	f023 0107 	bic.w	r1, r3, #7
 800c158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c15c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c15e:	4a78      	ldr	r2, [pc, #480]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c160:	430b      	orrs	r3, r1
 800c162:	6513      	str	r3, [r2, #80]	@ 0x50
 800c164:	e003      	b.n	800c16e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c166:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c16a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800c16e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c172:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c176:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800c17a:	f04f 0b00 	mov.w	fp, #0
 800c17e:	ea5a 030b 	orrs.w	r3, sl, fp
 800c182:	d04c      	beq.n	800c21e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800c184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c18a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c18e:	d030      	beq.n	800c1f2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800c190:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c194:	d829      	bhi.n	800c1ea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c196:	2bc0      	cmp	r3, #192	@ 0xc0
 800c198:	d02d      	beq.n	800c1f6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800c19a:	2bc0      	cmp	r3, #192	@ 0xc0
 800c19c:	d825      	bhi.n	800c1ea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c19e:	2b80      	cmp	r3, #128	@ 0x80
 800c1a0:	d018      	beq.n	800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800c1a2:	2b80      	cmp	r3, #128	@ 0x80
 800c1a4:	d821      	bhi.n	800c1ea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d002      	beq.n	800c1b0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800c1aa:	2b40      	cmp	r3, #64	@ 0x40
 800c1ac:	d007      	beq.n	800c1be <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800c1ae:	e01c      	b.n	800c1ea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c1b0:	4b63      	ldr	r3, [pc, #396]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c1b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1b4:	4a62      	ldr	r2, [pc, #392]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c1b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c1ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c1bc:	e01c      	b.n	800c1f8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c1be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1c2:	3308      	adds	r3, #8
 800c1c4:	2100      	movs	r1, #0
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	f002 fab8 	bl	800e73c <RCCEx_PLL2_Config>
 800c1cc:	4603      	mov	r3, r0
 800c1ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c1d2:	e011      	b.n	800c1f8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c1d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1d8:	3328      	adds	r3, #40	@ 0x28
 800c1da:	2100      	movs	r1, #0
 800c1dc:	4618      	mov	r0, r3
 800c1de:	f002 fb5f 	bl	800e8a0 <RCCEx_PLL3_Config>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c1e8:	e006      	b.n	800c1f8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c1f0:	e002      	b.n	800c1f8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c1f2:	bf00      	nop
 800c1f4:	e000      	b.n	800c1f8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c1f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c1f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d10a      	bne.n	800c216 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800c200:	4b4f      	ldr	r3, [pc, #316]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c202:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c204:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800c208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c20c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c20e:	4a4c      	ldr	r2, [pc, #304]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c210:	430b      	orrs	r3, r1
 800c212:	6513      	str	r3, [r2, #80]	@ 0x50
 800c214:	e003      	b.n	800c21e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c216:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c21a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c21e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c222:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c226:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800c22a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800c22e:	2300      	movs	r3, #0
 800c230:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800c234:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800c238:	460b      	mov	r3, r1
 800c23a:	4313      	orrs	r3, r2
 800c23c:	d053      	beq.n	800c2e6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800c23e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c242:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c246:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c24a:	d035      	beq.n	800c2b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800c24c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c250:	d82e      	bhi.n	800c2b0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c252:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c256:	d031      	beq.n	800c2bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800c258:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c25c:	d828      	bhi.n	800c2b0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c25e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c262:	d01a      	beq.n	800c29a <HAL_RCCEx_PeriphCLKConfig+0x292>
 800c264:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c268:	d822      	bhi.n	800c2b0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d003      	beq.n	800c276 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800c26e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c272:	d007      	beq.n	800c284 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800c274:	e01c      	b.n	800c2b0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c276:	4b32      	ldr	r3, [pc, #200]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c27a:	4a31      	ldr	r2, [pc, #196]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c27c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c280:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c282:	e01c      	b.n	800c2be <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c288:	3308      	adds	r3, #8
 800c28a:	2100      	movs	r1, #0
 800c28c:	4618      	mov	r0, r3
 800c28e:	f002 fa55 	bl	800e73c <RCCEx_PLL2_Config>
 800c292:	4603      	mov	r3, r0
 800c294:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c298:	e011      	b.n	800c2be <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c29a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c29e:	3328      	adds	r3, #40	@ 0x28
 800c2a0:	2100      	movs	r1, #0
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	f002 fafc 	bl	800e8a0 <RCCEx_PLL3_Config>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c2ae:	e006      	b.n	800c2be <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c2b6:	e002      	b.n	800c2be <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c2b8:	bf00      	nop
 800c2ba:	e000      	b.n	800c2be <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c2bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c2be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d10b      	bne.n	800c2de <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800c2c6:	4b1e      	ldr	r3, [pc, #120]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c2c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c2ca:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800c2ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2d2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c2d6:	4a1a      	ldr	r2, [pc, #104]	@ (800c340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c2d8:	430b      	orrs	r3, r1
 800c2da:	6593      	str	r3, [r2, #88]	@ 0x58
 800c2dc:	e003      	b.n	800c2e6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c2e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c2e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ee:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800c2f2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800c2fc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800c300:	460b      	mov	r3, r1
 800c302:	4313      	orrs	r3, r2
 800c304:	d056      	beq.n	800c3b4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800c306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c30a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c30e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c312:	d038      	beq.n	800c386 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800c314:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c318:	d831      	bhi.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c31a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c31e:	d034      	beq.n	800c38a <HAL_RCCEx_PeriphCLKConfig+0x382>
 800c320:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c324:	d82b      	bhi.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c326:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c32a:	d01d      	beq.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800c32c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c330:	d825      	bhi.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c332:	2b00      	cmp	r3, #0
 800c334:	d006      	beq.n	800c344 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800c336:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c33a:	d00a      	beq.n	800c352 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800c33c:	e01f      	b.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c33e:	bf00      	nop
 800c340:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c344:	4ba2      	ldr	r3, [pc, #648]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c348:	4aa1      	ldr	r2, [pc, #644]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c34a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c34e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c350:	e01c      	b.n	800c38c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c356:	3308      	adds	r3, #8
 800c358:	2100      	movs	r1, #0
 800c35a:	4618      	mov	r0, r3
 800c35c:	f002 f9ee 	bl	800e73c <RCCEx_PLL2_Config>
 800c360:	4603      	mov	r3, r0
 800c362:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c366:	e011      	b.n	800c38c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c36c:	3328      	adds	r3, #40	@ 0x28
 800c36e:	2100      	movs	r1, #0
 800c370:	4618      	mov	r0, r3
 800c372:	f002 fa95 	bl	800e8a0 <RCCEx_PLL3_Config>
 800c376:	4603      	mov	r3, r0
 800c378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c37c:	e006      	b.n	800c38c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c37e:	2301      	movs	r3, #1
 800c380:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c384:	e002      	b.n	800c38c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800c386:	bf00      	nop
 800c388:	e000      	b.n	800c38c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800c38a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c38c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c390:	2b00      	cmp	r3, #0
 800c392:	d10b      	bne.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800c394:	4b8e      	ldr	r3, [pc, #568]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c396:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c398:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800c39c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3a0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c3a4:	4a8a      	ldr	r2, [pc, #552]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c3a6:	430b      	orrs	r3, r1
 800c3a8:	6593      	str	r3, [r2, #88]	@ 0x58
 800c3aa:	e003      	b.n	800c3b4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c3b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3bc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800c3c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800c3ca:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800c3ce:	460b      	mov	r3, r1
 800c3d0:	4313      	orrs	r3, r2
 800c3d2:	d03a      	beq.n	800c44a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800c3d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c3da:	2b30      	cmp	r3, #48	@ 0x30
 800c3dc:	d01f      	beq.n	800c41e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800c3de:	2b30      	cmp	r3, #48	@ 0x30
 800c3e0:	d819      	bhi.n	800c416 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800c3e2:	2b20      	cmp	r3, #32
 800c3e4:	d00c      	beq.n	800c400 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800c3e6:	2b20      	cmp	r3, #32
 800c3e8:	d815      	bhi.n	800c416 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d019      	beq.n	800c422 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800c3ee:	2b10      	cmp	r3, #16
 800c3f0:	d111      	bne.n	800c416 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3f2:	4b77      	ldr	r3, [pc, #476]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c3f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3f6:	4a76      	ldr	r2, [pc, #472]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c3f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c3fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800c3fe:	e011      	b.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c404:	3308      	adds	r3, #8
 800c406:	2102      	movs	r1, #2
 800c408:	4618      	mov	r0, r3
 800c40a:	f002 f997 	bl	800e73c <RCCEx_PLL2_Config>
 800c40e:	4603      	mov	r3, r0
 800c410:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800c414:	e006      	b.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800c416:	2301      	movs	r3, #1
 800c418:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c41c:	e002      	b.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800c41e:	bf00      	nop
 800c420:	e000      	b.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800c422:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c424:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d10a      	bne.n	800c442 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800c42c:	4b68      	ldr	r3, [pc, #416]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c42e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c430:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800c434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c43a:	4a65      	ldr	r2, [pc, #404]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c43c:	430b      	orrs	r3, r1
 800c43e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c440:	e003      	b.n	800c44a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c442:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c446:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800c44a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c44e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c452:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800c456:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800c45a:	2300      	movs	r3, #0
 800c45c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800c460:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800c464:	460b      	mov	r3, r1
 800c466:	4313      	orrs	r3, r2
 800c468:	d051      	beq.n	800c50e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800c46a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c46e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c470:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c474:	d035      	beq.n	800c4e2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800c476:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c47a:	d82e      	bhi.n	800c4da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c47c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c480:	d031      	beq.n	800c4e6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800c482:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c486:	d828      	bhi.n	800c4da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c488:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c48c:	d01a      	beq.n	800c4c4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800c48e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c492:	d822      	bhi.n	800c4da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c494:	2b00      	cmp	r3, #0
 800c496:	d003      	beq.n	800c4a0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800c498:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c49c:	d007      	beq.n	800c4ae <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800c49e:	e01c      	b.n	800c4da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c4a0:	4b4b      	ldr	r3, [pc, #300]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c4a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4a4:	4a4a      	ldr	r2, [pc, #296]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c4a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c4aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c4ac:	e01c      	b.n	800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c4ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4b2:	3308      	adds	r3, #8
 800c4b4:	2100      	movs	r1, #0
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	f002 f940 	bl	800e73c <RCCEx_PLL2_Config>
 800c4bc:	4603      	mov	r3, r0
 800c4be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c4c2:	e011      	b.n	800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c4c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4c8:	3328      	adds	r3, #40	@ 0x28
 800c4ca:	2100      	movs	r1, #0
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f002 f9e7 	bl	800e8a0 <RCCEx_PLL3_Config>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c4d8:	e006      	b.n	800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c4da:	2301      	movs	r3, #1
 800c4dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c4e0:	e002      	b.n	800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800c4e2:	bf00      	nop
 800c4e4:	e000      	b.n	800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800c4e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c4e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d10a      	bne.n	800c506 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800c4f0:	4b37      	ldr	r3, [pc, #220]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c4f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c4f4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800c4f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c4fe:	4a34      	ldr	r2, [pc, #208]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c500:	430b      	orrs	r3, r1
 800c502:	6513      	str	r3, [r2, #80]	@ 0x50
 800c504:	e003      	b.n	800c50e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c506:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c50a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c50e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c516:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800c51a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c51e:	2300      	movs	r3, #0
 800c520:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800c524:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800c528:	460b      	mov	r3, r1
 800c52a:	4313      	orrs	r3, r2
 800c52c:	d056      	beq.n	800c5dc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800c52e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c532:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c534:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c538:	d033      	beq.n	800c5a2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800c53a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c53e:	d82c      	bhi.n	800c59a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c540:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c544:	d02f      	beq.n	800c5a6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800c546:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c54a:	d826      	bhi.n	800c59a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c54c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c550:	d02b      	beq.n	800c5aa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800c552:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c556:	d820      	bhi.n	800c59a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c558:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c55c:	d012      	beq.n	800c584 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800c55e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c562:	d81a      	bhi.n	800c59a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c564:	2b00      	cmp	r3, #0
 800c566:	d022      	beq.n	800c5ae <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800c568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c56c:	d115      	bne.n	800c59a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c56e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c572:	3308      	adds	r3, #8
 800c574:	2101      	movs	r1, #1
 800c576:	4618      	mov	r0, r3
 800c578:	f002 f8e0 	bl	800e73c <RCCEx_PLL2_Config>
 800c57c:	4603      	mov	r3, r0
 800c57e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800c582:	e015      	b.n	800c5b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c588:	3328      	adds	r3, #40	@ 0x28
 800c58a:	2101      	movs	r1, #1
 800c58c:	4618      	mov	r0, r3
 800c58e:	f002 f987 	bl	800e8a0 <RCCEx_PLL3_Config>
 800c592:	4603      	mov	r3, r0
 800c594:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800c598:	e00a      	b.n	800c5b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c59a:	2301      	movs	r3, #1
 800c59c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c5a0:	e006      	b.n	800c5b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c5a2:	bf00      	nop
 800c5a4:	e004      	b.n	800c5b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c5a6:	bf00      	nop
 800c5a8:	e002      	b.n	800c5b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c5aa:	bf00      	nop
 800c5ac:	e000      	b.n	800c5b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c5ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c5b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d10d      	bne.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800c5b8:	4b05      	ldr	r3, [pc, #20]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c5ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c5bc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800c5c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5c6:	4a02      	ldr	r2, [pc, #8]	@ (800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c5c8:	430b      	orrs	r3, r1
 800c5ca:	6513      	str	r3, [r2, #80]	@ 0x50
 800c5cc:	e006      	b.n	800c5dc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800c5ce:	bf00      	nop
 800c5d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c5dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5e4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800c5e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c5f2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800c5f6:	460b      	mov	r3, r1
 800c5f8:	4313      	orrs	r3, r2
 800c5fa:	d055      	beq.n	800c6a8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800c5fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c600:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800c604:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c608:	d033      	beq.n	800c672 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800c60a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c60e:	d82c      	bhi.n	800c66a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c610:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c614:	d02f      	beq.n	800c676 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800c616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c61a:	d826      	bhi.n	800c66a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c61c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c620:	d02b      	beq.n	800c67a <HAL_RCCEx_PeriphCLKConfig+0x672>
 800c622:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c626:	d820      	bhi.n	800c66a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c628:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c62c:	d012      	beq.n	800c654 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800c62e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c632:	d81a      	bhi.n	800c66a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c634:	2b00      	cmp	r3, #0
 800c636:	d022      	beq.n	800c67e <HAL_RCCEx_PeriphCLKConfig+0x676>
 800c638:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c63c:	d115      	bne.n	800c66a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c63e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c642:	3308      	adds	r3, #8
 800c644:	2101      	movs	r1, #1
 800c646:	4618      	mov	r0, r3
 800c648:	f002 f878 	bl	800e73c <RCCEx_PLL2_Config>
 800c64c:	4603      	mov	r3, r0
 800c64e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c652:	e015      	b.n	800c680 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c658:	3328      	adds	r3, #40	@ 0x28
 800c65a:	2101      	movs	r1, #1
 800c65c:	4618      	mov	r0, r3
 800c65e:	f002 f91f 	bl	800e8a0 <RCCEx_PLL3_Config>
 800c662:	4603      	mov	r3, r0
 800c664:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c668:	e00a      	b.n	800c680 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800c66a:	2301      	movs	r3, #1
 800c66c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c670:	e006      	b.n	800c680 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c672:	bf00      	nop
 800c674:	e004      	b.n	800c680 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c676:	bf00      	nop
 800c678:	e002      	b.n	800c680 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c67a:	bf00      	nop
 800c67c:	e000      	b.n	800c680 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c67e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c680:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c684:	2b00      	cmp	r3, #0
 800c686:	d10b      	bne.n	800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800c688:	4ba3      	ldr	r3, [pc, #652]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c68a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c68c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800c690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c694:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800c698:	4a9f      	ldr	r2, [pc, #636]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c69a:	430b      	orrs	r3, r1
 800c69c:	6593      	str	r3, [r2, #88]	@ 0x58
 800c69e:	e003      	b.n	800c6a8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c6a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800c6b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800c6be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c6c2:	460b      	mov	r3, r1
 800c6c4:	4313      	orrs	r3, r2
 800c6c6:	d037      	beq.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800c6c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c6ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c6d2:	d00e      	beq.n	800c6f2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800c6d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c6d8:	d816      	bhi.n	800c708 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d018      	beq.n	800c710 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800c6de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c6e2:	d111      	bne.n	800c708 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c6e4:	4b8c      	ldr	r3, [pc, #560]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c6e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6e8:	4a8b      	ldr	r2, [pc, #556]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c6ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c6ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800c6f0:	e00f      	b.n	800c712 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c6f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6f6:	3308      	adds	r3, #8
 800c6f8:	2101      	movs	r1, #1
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	f002 f81e 	bl	800e73c <RCCEx_PLL2_Config>
 800c700:	4603      	mov	r3, r0
 800c702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800c706:	e004      	b.n	800c712 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c708:	2301      	movs	r3, #1
 800c70a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c70e:	e000      	b.n	800c712 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800c710:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c712:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c716:	2b00      	cmp	r3, #0
 800c718:	d10a      	bne.n	800c730 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c71a:	4b7f      	ldr	r3, [pc, #508]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c71c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c71e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c726:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c728:	4a7b      	ldr	r2, [pc, #492]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c72a:	430b      	orrs	r3, r1
 800c72c:	6513      	str	r3, [r2, #80]	@ 0x50
 800c72e:	e003      	b.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c730:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c734:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800c738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c740:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800c744:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c748:	2300      	movs	r3, #0
 800c74a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800c74e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800c752:	460b      	mov	r3, r1
 800c754:	4313      	orrs	r3, r2
 800c756:	d039      	beq.n	800c7cc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800c758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c75c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c75e:	2b03      	cmp	r3, #3
 800c760:	d81c      	bhi.n	800c79c <HAL_RCCEx_PeriphCLKConfig+0x794>
 800c762:	a201      	add	r2, pc, #4	@ (adr r2, 800c768 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800c764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c768:	0800c7a5 	.word	0x0800c7a5
 800c76c:	0800c779 	.word	0x0800c779
 800c770:	0800c787 	.word	0x0800c787
 800c774:	0800c7a5 	.word	0x0800c7a5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c778:	4b67      	ldr	r3, [pc, #412]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c77a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c77c:	4a66      	ldr	r2, [pc, #408]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c77e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c782:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800c784:	e00f      	b.n	800c7a6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c78a:	3308      	adds	r3, #8
 800c78c:	2102      	movs	r1, #2
 800c78e:	4618      	mov	r0, r3
 800c790:	f001 ffd4 	bl	800e73c <RCCEx_PLL2_Config>
 800c794:	4603      	mov	r3, r0
 800c796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800c79a:	e004      	b.n	800c7a6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800c79c:	2301      	movs	r3, #1
 800c79e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c7a2:	e000      	b.n	800c7a6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800c7a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c7a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d10a      	bne.n	800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800c7ae:	4b5a      	ldr	r3, [pc, #360]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c7b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c7b2:	f023 0103 	bic.w	r1, r3, #3
 800c7b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c7bc:	4a56      	ldr	r2, [pc, #344]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c7be:	430b      	orrs	r3, r1
 800c7c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c7c2:	e003      	b.n	800c7cc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c7cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800c7d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c7dc:	2300      	movs	r3, #0
 800c7de:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c7e2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800c7e6:	460b      	mov	r3, r1
 800c7e8:	4313      	orrs	r3, r2
 800c7ea:	f000 809f 	beq.w	800c92c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c7ee:	4b4b      	ldr	r3, [pc, #300]	@ (800c91c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	4a4a      	ldr	r2, [pc, #296]	@ (800c91c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800c7f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c7f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c7fa:	f7f9 fa17 	bl	8005c2c <HAL_GetTick>
 800c7fe:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c802:	e00b      	b.n	800c81c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c804:	f7f9 fa12 	bl	8005c2c <HAL_GetTick>
 800c808:	4602      	mov	r2, r0
 800c80a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c80e:	1ad3      	subs	r3, r2, r3
 800c810:	2b64      	cmp	r3, #100	@ 0x64
 800c812:	d903      	bls.n	800c81c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800c814:	2303      	movs	r3, #3
 800c816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c81a:	e005      	b.n	800c828 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c81c:	4b3f      	ldr	r3, [pc, #252]	@ (800c91c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c824:	2b00      	cmp	r3, #0
 800c826:	d0ed      	beq.n	800c804 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800c828:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d179      	bne.n	800c924 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800c830:	4b39      	ldr	r3, [pc, #228]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c832:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c838:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c83c:	4053      	eors	r3, r2
 800c83e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c842:	2b00      	cmp	r3, #0
 800c844:	d015      	beq.n	800c872 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c846:	4b34      	ldr	r3, [pc, #208]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c84a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c84e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c852:	4b31      	ldr	r3, [pc, #196]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c856:	4a30      	ldr	r2, [pc, #192]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c85c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c85e:	4b2e      	ldr	r3, [pc, #184]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c862:	4a2d      	ldr	r2, [pc, #180]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c864:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c868:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800c86a:	4a2b      	ldr	r2, [pc, #172]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c86c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800c870:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800c872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c876:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c87a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c87e:	d118      	bne.n	800c8b2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c880:	f7f9 f9d4 	bl	8005c2c <HAL_GetTick>
 800c884:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c888:	e00d      	b.n	800c8a6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c88a:	f7f9 f9cf 	bl	8005c2c <HAL_GetTick>
 800c88e:	4602      	mov	r2, r0
 800c890:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c894:	1ad2      	subs	r2, r2, r3
 800c896:	f241 3388 	movw	r3, #5000	@ 0x1388
 800c89a:	429a      	cmp	r2, r3
 800c89c:	d903      	bls.n	800c8a6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800c89e:	2303      	movs	r3, #3
 800c8a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800c8a4:	e005      	b.n	800c8b2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c8a6:	4b1c      	ldr	r3, [pc, #112]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c8a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c8aa:	f003 0302 	and.w	r3, r3, #2
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d0eb      	beq.n	800c88a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800c8b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d129      	bne.n	800c90e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c8ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8be:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c8c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c8c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c8ca:	d10e      	bne.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800c8cc:	4b12      	ldr	r3, [pc, #72]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c8ce:	691b      	ldr	r3, [r3, #16]
 800c8d0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800c8d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c8dc:	091a      	lsrs	r2, r3, #4
 800c8de:	4b10      	ldr	r3, [pc, #64]	@ (800c920 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800c8e0:	4013      	ands	r3, r2
 800c8e2:	4a0d      	ldr	r2, [pc, #52]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c8e4:	430b      	orrs	r3, r1
 800c8e6:	6113      	str	r3, [r2, #16]
 800c8e8:	e005      	b.n	800c8f6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800c8ea:	4b0b      	ldr	r3, [pc, #44]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c8ec:	691b      	ldr	r3, [r3, #16]
 800c8ee:	4a0a      	ldr	r2, [pc, #40]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c8f0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c8f4:	6113      	str	r3, [r2, #16]
 800c8f6:	4b08      	ldr	r3, [pc, #32]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c8f8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800c8fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8fe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c902:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c906:	4a04      	ldr	r2, [pc, #16]	@ (800c918 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c908:	430b      	orrs	r3, r1
 800c90a:	6713      	str	r3, [r2, #112]	@ 0x70
 800c90c:	e00e      	b.n	800c92c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c90e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c912:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800c916:	e009      	b.n	800c92c <HAL_RCCEx_PeriphCLKConfig+0x924>
 800c918:	58024400 	.word	0x58024400
 800c91c:	58024800 	.word	0x58024800
 800c920:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c924:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c928:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c92c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c934:	f002 0301 	and.w	r3, r2, #1
 800c938:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c93c:	2300      	movs	r3, #0
 800c93e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c942:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c946:	460b      	mov	r3, r1
 800c948:	4313      	orrs	r3, r2
 800c94a:	f000 8089 	beq.w	800ca60 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800c94e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c952:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c954:	2b28      	cmp	r3, #40	@ 0x28
 800c956:	d86b      	bhi.n	800ca30 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800c958:	a201      	add	r2, pc, #4	@ (adr r2, 800c960 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800c95a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c95e:	bf00      	nop
 800c960:	0800ca39 	.word	0x0800ca39
 800c964:	0800ca31 	.word	0x0800ca31
 800c968:	0800ca31 	.word	0x0800ca31
 800c96c:	0800ca31 	.word	0x0800ca31
 800c970:	0800ca31 	.word	0x0800ca31
 800c974:	0800ca31 	.word	0x0800ca31
 800c978:	0800ca31 	.word	0x0800ca31
 800c97c:	0800ca31 	.word	0x0800ca31
 800c980:	0800ca05 	.word	0x0800ca05
 800c984:	0800ca31 	.word	0x0800ca31
 800c988:	0800ca31 	.word	0x0800ca31
 800c98c:	0800ca31 	.word	0x0800ca31
 800c990:	0800ca31 	.word	0x0800ca31
 800c994:	0800ca31 	.word	0x0800ca31
 800c998:	0800ca31 	.word	0x0800ca31
 800c99c:	0800ca31 	.word	0x0800ca31
 800c9a0:	0800ca1b 	.word	0x0800ca1b
 800c9a4:	0800ca31 	.word	0x0800ca31
 800c9a8:	0800ca31 	.word	0x0800ca31
 800c9ac:	0800ca31 	.word	0x0800ca31
 800c9b0:	0800ca31 	.word	0x0800ca31
 800c9b4:	0800ca31 	.word	0x0800ca31
 800c9b8:	0800ca31 	.word	0x0800ca31
 800c9bc:	0800ca31 	.word	0x0800ca31
 800c9c0:	0800ca39 	.word	0x0800ca39
 800c9c4:	0800ca31 	.word	0x0800ca31
 800c9c8:	0800ca31 	.word	0x0800ca31
 800c9cc:	0800ca31 	.word	0x0800ca31
 800c9d0:	0800ca31 	.word	0x0800ca31
 800c9d4:	0800ca31 	.word	0x0800ca31
 800c9d8:	0800ca31 	.word	0x0800ca31
 800c9dc:	0800ca31 	.word	0x0800ca31
 800c9e0:	0800ca39 	.word	0x0800ca39
 800c9e4:	0800ca31 	.word	0x0800ca31
 800c9e8:	0800ca31 	.word	0x0800ca31
 800c9ec:	0800ca31 	.word	0x0800ca31
 800c9f0:	0800ca31 	.word	0x0800ca31
 800c9f4:	0800ca31 	.word	0x0800ca31
 800c9f8:	0800ca31 	.word	0x0800ca31
 800c9fc:	0800ca31 	.word	0x0800ca31
 800ca00:	0800ca39 	.word	0x0800ca39
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ca04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca08:	3308      	adds	r3, #8
 800ca0a:	2101      	movs	r1, #1
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	f001 fe95 	bl	800e73c <RCCEx_PLL2_Config>
 800ca12:	4603      	mov	r3, r0
 800ca14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ca18:	e00f      	b.n	800ca3a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ca1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca1e:	3328      	adds	r3, #40	@ 0x28
 800ca20:	2101      	movs	r1, #1
 800ca22:	4618      	mov	r0, r3
 800ca24:	f001 ff3c 	bl	800e8a0 <RCCEx_PLL3_Config>
 800ca28:	4603      	mov	r3, r0
 800ca2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ca2e:	e004      	b.n	800ca3a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ca30:	2301      	movs	r3, #1
 800ca32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ca36:	e000      	b.n	800ca3a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800ca38:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ca3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d10a      	bne.n	800ca58 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800ca42:	4bbf      	ldr	r3, [pc, #764]	@ (800cd40 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ca44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca46:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800ca4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ca50:	4abb      	ldr	r2, [pc, #748]	@ (800cd40 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ca52:	430b      	orrs	r3, r1
 800ca54:	6553      	str	r3, [r2, #84]	@ 0x54
 800ca56:	e003      	b.n	800ca60 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800ca60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca68:	f002 0302 	and.w	r3, r2, #2
 800ca6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ca70:	2300      	movs	r3, #0
 800ca72:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ca76:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800ca7a:	460b      	mov	r3, r1
 800ca7c:	4313      	orrs	r3, r2
 800ca7e:	d041      	beq.n	800cb04 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800ca80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ca86:	2b05      	cmp	r3, #5
 800ca88:	d824      	bhi.n	800cad4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800ca8a:	a201      	add	r2, pc, #4	@ (adr r2, 800ca90 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800ca8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca90:	0800cadd 	.word	0x0800cadd
 800ca94:	0800caa9 	.word	0x0800caa9
 800ca98:	0800cabf 	.word	0x0800cabf
 800ca9c:	0800cadd 	.word	0x0800cadd
 800caa0:	0800cadd 	.word	0x0800cadd
 800caa4:	0800cadd 	.word	0x0800cadd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800caa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800caac:	3308      	adds	r3, #8
 800caae:	2101      	movs	r1, #1
 800cab0:	4618      	mov	r0, r3
 800cab2:	f001 fe43 	bl	800e73c <RCCEx_PLL2_Config>
 800cab6:	4603      	mov	r3, r0
 800cab8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800cabc:	e00f      	b.n	800cade <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cabe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cac2:	3328      	adds	r3, #40	@ 0x28
 800cac4:	2101      	movs	r1, #1
 800cac6:	4618      	mov	r0, r3
 800cac8:	f001 feea 	bl	800e8a0 <RCCEx_PLL3_Config>
 800cacc:	4603      	mov	r3, r0
 800cace:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800cad2:	e004      	b.n	800cade <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cad4:	2301      	movs	r3, #1
 800cad6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cada:	e000      	b.n	800cade <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800cadc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cade:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d10a      	bne.n	800cafc <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800cae6:	4b96      	ldr	r3, [pc, #600]	@ (800cd40 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800caea:	f023 0107 	bic.w	r1, r3, #7
 800caee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800caf2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800caf4:	4a92      	ldr	r2, [pc, #584]	@ (800cd40 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800caf6:	430b      	orrs	r3, r1
 800caf8:	6553      	str	r3, [r2, #84]	@ 0x54
 800cafa:	e003      	b.n	800cb04 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cafc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800cb04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb0c:	f002 0304 	and.w	r3, r2, #4
 800cb10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cb14:	2300      	movs	r3, #0
 800cb16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cb1a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800cb1e:	460b      	mov	r3, r1
 800cb20:	4313      	orrs	r3, r2
 800cb22:	d044      	beq.n	800cbae <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800cb24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cb2c:	2b05      	cmp	r3, #5
 800cb2e:	d825      	bhi.n	800cb7c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800cb30:	a201      	add	r2, pc, #4	@ (adr r2, 800cb38 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800cb32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb36:	bf00      	nop
 800cb38:	0800cb85 	.word	0x0800cb85
 800cb3c:	0800cb51 	.word	0x0800cb51
 800cb40:	0800cb67 	.word	0x0800cb67
 800cb44:	0800cb85 	.word	0x0800cb85
 800cb48:	0800cb85 	.word	0x0800cb85
 800cb4c:	0800cb85 	.word	0x0800cb85
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cb50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb54:	3308      	adds	r3, #8
 800cb56:	2101      	movs	r1, #1
 800cb58:	4618      	mov	r0, r3
 800cb5a:	f001 fdef 	bl	800e73c <RCCEx_PLL2_Config>
 800cb5e:	4603      	mov	r3, r0
 800cb60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800cb64:	e00f      	b.n	800cb86 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cb66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb6a:	3328      	adds	r3, #40	@ 0x28
 800cb6c:	2101      	movs	r1, #1
 800cb6e:	4618      	mov	r0, r3
 800cb70:	f001 fe96 	bl	800e8a0 <RCCEx_PLL3_Config>
 800cb74:	4603      	mov	r3, r0
 800cb76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800cb7a:	e004      	b.n	800cb86 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cb7c:	2301      	movs	r3, #1
 800cb7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cb82:	e000      	b.n	800cb86 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800cb84:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cb86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d10b      	bne.n	800cba6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800cb8e:	4b6c      	ldr	r3, [pc, #432]	@ (800cd40 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cb90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cb92:	f023 0107 	bic.w	r1, r3, #7
 800cb96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cb9e:	4a68      	ldr	r2, [pc, #416]	@ (800cd40 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cba0:	430b      	orrs	r3, r1
 800cba2:	6593      	str	r3, [r2, #88]	@ 0x58
 800cba4:	e003      	b.n	800cbae <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cba6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cbaa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800cbae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb6:	f002 0320 	and.w	r3, r2, #32
 800cbba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800cbbe:	2300      	movs	r3, #0
 800cbc0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cbc4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800cbc8:	460b      	mov	r3, r1
 800cbca:	4313      	orrs	r3, r2
 800cbcc:	d055      	beq.n	800cc7a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800cbce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cbd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cbda:	d033      	beq.n	800cc44 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800cbdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cbe0:	d82c      	bhi.n	800cc3c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cbe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbe6:	d02f      	beq.n	800cc48 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800cbe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbec:	d826      	bhi.n	800cc3c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cbee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cbf2:	d02b      	beq.n	800cc4c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800cbf4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cbf8:	d820      	bhi.n	800cc3c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cbfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cbfe:	d012      	beq.n	800cc26 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800cc00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc04:	d81a      	bhi.n	800cc3c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d022      	beq.n	800cc50 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800cc0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cc0e:	d115      	bne.n	800cc3c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cc10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc14:	3308      	adds	r3, #8
 800cc16:	2100      	movs	r1, #0
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f001 fd8f 	bl	800e73c <RCCEx_PLL2_Config>
 800cc1e:	4603      	mov	r3, r0
 800cc20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800cc24:	e015      	b.n	800cc52 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cc26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc2a:	3328      	adds	r3, #40	@ 0x28
 800cc2c:	2102      	movs	r1, #2
 800cc2e:	4618      	mov	r0, r3
 800cc30:	f001 fe36 	bl	800e8a0 <RCCEx_PLL3_Config>
 800cc34:	4603      	mov	r3, r0
 800cc36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800cc3a:	e00a      	b.n	800cc52 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cc3c:	2301      	movs	r3, #1
 800cc3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cc42:	e006      	b.n	800cc52 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cc44:	bf00      	nop
 800cc46:	e004      	b.n	800cc52 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cc48:	bf00      	nop
 800cc4a:	e002      	b.n	800cc52 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cc4c:	bf00      	nop
 800cc4e:	e000      	b.n	800cc52 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cc50:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cc52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d10b      	bne.n	800cc72 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cc5a:	4b39      	ldr	r3, [pc, #228]	@ (800cd40 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cc5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc5e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800cc62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc6a:	4a35      	ldr	r2, [pc, #212]	@ (800cd40 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cc6c:	430b      	orrs	r3, r1
 800cc6e:	6553      	str	r3, [r2, #84]	@ 0x54
 800cc70:	e003      	b.n	800cc7a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800cc7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc82:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800cc86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800cc8a:	2300      	movs	r3, #0
 800cc8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cc90:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800cc94:	460b      	mov	r3, r1
 800cc96:	4313      	orrs	r3, r2
 800cc98:	d058      	beq.n	800cd4c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800cc9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800cca2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800cca6:	d033      	beq.n	800cd10 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800cca8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ccac:	d82c      	bhi.n	800cd08 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ccae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ccb2:	d02f      	beq.n	800cd14 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800ccb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ccb8:	d826      	bhi.n	800cd08 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ccba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ccbe:	d02b      	beq.n	800cd18 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800ccc0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ccc4:	d820      	bhi.n	800cd08 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ccc6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ccca:	d012      	beq.n	800ccf2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800cccc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ccd0:	d81a      	bhi.n	800cd08 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d022      	beq.n	800cd1c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800ccd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ccda:	d115      	bne.n	800cd08 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ccdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cce0:	3308      	adds	r3, #8
 800cce2:	2100      	movs	r1, #0
 800cce4:	4618      	mov	r0, r3
 800cce6:	f001 fd29 	bl	800e73c <RCCEx_PLL2_Config>
 800ccea:	4603      	mov	r3, r0
 800ccec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ccf0:	e015      	b.n	800cd1e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ccf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ccf6:	3328      	adds	r3, #40	@ 0x28
 800ccf8:	2102      	movs	r1, #2
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	f001 fdd0 	bl	800e8a0 <RCCEx_PLL3_Config>
 800cd00:	4603      	mov	r3, r0
 800cd02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800cd06:	e00a      	b.n	800cd1e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cd08:	2301      	movs	r3, #1
 800cd0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cd0e:	e006      	b.n	800cd1e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800cd10:	bf00      	nop
 800cd12:	e004      	b.n	800cd1e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800cd14:	bf00      	nop
 800cd16:	e002      	b.n	800cd1e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800cd18:	bf00      	nop
 800cd1a:	e000      	b.n	800cd1e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800cd1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d10e      	bne.n	800cd44 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800cd26:	4b06      	ldr	r3, [pc, #24]	@ (800cd40 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cd28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd2a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800cd2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800cd36:	4a02      	ldr	r2, [pc, #8]	@ (800cd40 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cd38:	430b      	orrs	r3, r1
 800cd3a:	6593      	str	r3, [r2, #88]	@ 0x58
 800cd3c:	e006      	b.n	800cd4c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800cd3e:	bf00      	nop
 800cd40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800cd4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd54:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800cd58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cd5c:	2300      	movs	r3, #0
 800cd5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cd62:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800cd66:	460b      	mov	r3, r1
 800cd68:	4313      	orrs	r3, r2
 800cd6a:	d055      	beq.n	800ce18 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800cd6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd70:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cd74:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800cd78:	d033      	beq.n	800cde2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800cd7a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800cd7e:	d82c      	bhi.n	800cdda <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800cd80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cd84:	d02f      	beq.n	800cde6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800cd86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cd8a:	d826      	bhi.n	800cdda <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800cd8c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800cd90:	d02b      	beq.n	800cdea <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800cd92:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800cd96:	d820      	bhi.n	800cdda <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800cd98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cd9c:	d012      	beq.n	800cdc4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800cd9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cda2:	d81a      	bhi.n	800cdda <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d022      	beq.n	800cdee <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800cda8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cdac:	d115      	bne.n	800cdda <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cdae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdb2:	3308      	adds	r3, #8
 800cdb4:	2100      	movs	r1, #0
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	f001 fcc0 	bl	800e73c <RCCEx_PLL2_Config>
 800cdbc:	4603      	mov	r3, r0
 800cdbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800cdc2:	e015      	b.n	800cdf0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cdc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdc8:	3328      	adds	r3, #40	@ 0x28
 800cdca:	2102      	movs	r1, #2
 800cdcc:	4618      	mov	r0, r3
 800cdce:	f001 fd67 	bl	800e8a0 <RCCEx_PLL3_Config>
 800cdd2:	4603      	mov	r3, r0
 800cdd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800cdd8:	e00a      	b.n	800cdf0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cdda:	2301      	movs	r3, #1
 800cddc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cde0:	e006      	b.n	800cdf0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800cde2:	bf00      	nop
 800cde4:	e004      	b.n	800cdf0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800cde6:	bf00      	nop
 800cde8:	e002      	b.n	800cdf0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800cdea:	bf00      	nop
 800cdec:	e000      	b.n	800cdf0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800cdee:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cdf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d10b      	bne.n	800ce10 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800cdf8:	4ba1      	ldr	r3, [pc, #644]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cdfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cdfc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800ce00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce04:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ce08:	4a9d      	ldr	r2, [pc, #628]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ce0a:	430b      	orrs	r3, r1
 800ce0c:	6593      	str	r3, [r2, #88]	@ 0x58
 800ce0e:	e003      	b.n	800ce18 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800ce18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce20:	f002 0308 	and.w	r3, r2, #8
 800ce24:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ce28:	2300      	movs	r3, #0
 800ce2a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ce2e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800ce32:	460b      	mov	r3, r1
 800ce34:	4313      	orrs	r3, r2
 800ce36:	d01e      	beq.n	800ce76 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800ce38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ce40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ce44:	d10c      	bne.n	800ce60 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ce46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce4a:	3328      	adds	r3, #40	@ 0x28
 800ce4c:	2102      	movs	r1, #2
 800ce4e:	4618      	mov	r0, r3
 800ce50:	f001 fd26 	bl	800e8a0 <RCCEx_PLL3_Config>
 800ce54:	4603      	mov	r3, r0
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d002      	beq.n	800ce60 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800ce5a:	2301      	movs	r3, #1
 800ce5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800ce60:	4b87      	ldr	r3, [pc, #540]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ce62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce64:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ce68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ce70:	4a83      	ldr	r2, [pc, #524]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ce72:	430b      	orrs	r3, r1
 800ce74:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ce76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce7e:	f002 0310 	and.w	r3, r2, #16
 800ce82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ce86:	2300      	movs	r3, #0
 800ce88:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ce8c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800ce90:	460b      	mov	r3, r1
 800ce92:	4313      	orrs	r3, r2
 800ce94:	d01e      	beq.n	800ced4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800ce96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ce9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cea2:	d10c      	bne.n	800cebe <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800cea4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cea8:	3328      	adds	r3, #40	@ 0x28
 800ceaa:	2102      	movs	r1, #2
 800ceac:	4618      	mov	r0, r3
 800ceae:	f001 fcf7 	bl	800e8a0 <RCCEx_PLL3_Config>
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d002      	beq.n	800cebe <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800ceb8:	2301      	movs	r3, #1
 800ceba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800cebe:	4b70      	ldr	r3, [pc, #448]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cec2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800cec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ceca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cece:	4a6c      	ldr	r2, [pc, #432]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ced0:	430b      	orrs	r3, r1
 800ced2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ced4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ced8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cedc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800cee0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cee4:	2300      	movs	r3, #0
 800cee6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ceea:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800ceee:	460b      	mov	r3, r1
 800cef0:	4313      	orrs	r3, r2
 800cef2:	d03e      	beq.n	800cf72 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800cef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cef8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cefc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cf00:	d022      	beq.n	800cf48 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800cf02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cf06:	d81b      	bhi.n	800cf40 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d003      	beq.n	800cf14 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800cf0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cf10:	d00b      	beq.n	800cf2a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800cf12:	e015      	b.n	800cf40 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cf14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf18:	3308      	adds	r3, #8
 800cf1a:	2100      	movs	r1, #0
 800cf1c:	4618      	mov	r0, r3
 800cf1e:	f001 fc0d 	bl	800e73c <RCCEx_PLL2_Config>
 800cf22:	4603      	mov	r3, r0
 800cf24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800cf28:	e00f      	b.n	800cf4a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cf2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf2e:	3328      	adds	r3, #40	@ 0x28
 800cf30:	2102      	movs	r1, #2
 800cf32:	4618      	mov	r0, r3
 800cf34:	f001 fcb4 	bl	800e8a0 <RCCEx_PLL3_Config>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800cf3e:	e004      	b.n	800cf4a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cf40:	2301      	movs	r3, #1
 800cf42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cf46:	e000      	b.n	800cf4a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800cf48:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cf4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d10b      	bne.n	800cf6a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800cf52:	4b4b      	ldr	r3, [pc, #300]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cf54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf56:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800cf5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf5e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cf62:	4a47      	ldr	r2, [pc, #284]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cf64:	430b      	orrs	r3, r1
 800cf66:	6593      	str	r3, [r2, #88]	@ 0x58
 800cf68:	e003      	b.n	800cf72 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800cf72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf7a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800cf7e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cf80:	2300      	movs	r3, #0
 800cf82:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cf84:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800cf88:	460b      	mov	r3, r1
 800cf8a:	4313      	orrs	r3, r2
 800cf8c:	d03b      	beq.n	800d006 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800cf8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf96:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cf9a:	d01f      	beq.n	800cfdc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800cf9c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cfa0:	d818      	bhi.n	800cfd4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800cfa2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cfa6:	d003      	beq.n	800cfb0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800cfa8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cfac:	d007      	beq.n	800cfbe <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800cfae:	e011      	b.n	800cfd4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cfb0:	4b33      	ldr	r3, [pc, #204]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cfb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfb4:	4a32      	ldr	r2, [pc, #200]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cfb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cfba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800cfbc:	e00f      	b.n	800cfde <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cfbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfc2:	3328      	adds	r3, #40	@ 0x28
 800cfc4:	2101      	movs	r1, #1
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	f001 fc6a 	bl	800e8a0 <RCCEx_PLL3_Config>
 800cfcc:	4603      	mov	r3, r0
 800cfce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800cfd2:	e004      	b.n	800cfde <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cfd4:	2301      	movs	r3, #1
 800cfd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cfda:	e000      	b.n	800cfde <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800cfdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cfde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d10b      	bne.n	800cffe <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cfe6:	4b26      	ldr	r3, [pc, #152]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cfe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cfea:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800cfee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cff6:	4a22      	ldr	r2, [pc, #136]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cff8:	430b      	orrs	r3, r1
 800cffa:	6553      	str	r3, [r2, #84]	@ 0x54
 800cffc:	e003      	b.n	800d006 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cffe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d002:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800d006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d00a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d00e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800d012:	673b      	str	r3, [r7, #112]	@ 0x70
 800d014:	2300      	movs	r3, #0
 800d016:	677b      	str	r3, [r7, #116]	@ 0x74
 800d018:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800d01c:	460b      	mov	r3, r1
 800d01e:	4313      	orrs	r3, r2
 800d020:	d034      	beq.n	800d08c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800d022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d026:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d003      	beq.n	800d034 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800d02c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d030:	d007      	beq.n	800d042 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800d032:	e011      	b.n	800d058 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d034:	4b12      	ldr	r3, [pc, #72]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d038:	4a11      	ldr	r2, [pc, #68]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d03a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d03e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d040:	e00e      	b.n	800d060 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d046:	3308      	adds	r3, #8
 800d048:	2102      	movs	r1, #2
 800d04a:	4618      	mov	r0, r3
 800d04c:	f001 fb76 	bl	800e73c <RCCEx_PLL2_Config>
 800d050:	4603      	mov	r3, r0
 800d052:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d056:	e003      	b.n	800d060 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800d058:	2301      	movs	r3, #1
 800d05a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d05e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d060:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d064:	2b00      	cmp	r3, #0
 800d066:	d10d      	bne.n	800d084 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800d068:	4b05      	ldr	r3, [pc, #20]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d06a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d06c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d074:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d076:	4a02      	ldr	r2, [pc, #8]	@ (800d080 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d078:	430b      	orrs	r3, r1
 800d07a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d07c:	e006      	b.n	800d08c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800d07e:	bf00      	nop
 800d080:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d084:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d088:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800d08c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d090:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d094:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800d098:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d09a:	2300      	movs	r3, #0
 800d09c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d09e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800d0a2:	460b      	mov	r3, r1
 800d0a4:	4313      	orrs	r3, r2
 800d0a6:	d00c      	beq.n	800d0c2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d0a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0ac:	3328      	adds	r3, #40	@ 0x28
 800d0ae:	2102      	movs	r1, #2
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	f001 fbf5 	bl	800e8a0 <RCCEx_PLL3_Config>
 800d0b6:	4603      	mov	r3, r0
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d002      	beq.n	800d0c2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800d0bc:	2301      	movs	r3, #1
 800d0be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800d0c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ca:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800d0ce:	663b      	str	r3, [r7, #96]	@ 0x60
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	667b      	str	r3, [r7, #100]	@ 0x64
 800d0d4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800d0d8:	460b      	mov	r3, r1
 800d0da:	4313      	orrs	r3, r2
 800d0dc:	d038      	beq.n	800d150 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800d0de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d0e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d0ea:	d018      	beq.n	800d11e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800d0ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d0f0:	d811      	bhi.n	800d116 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d0f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d0f6:	d014      	beq.n	800d122 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800d0f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d0fc:	d80b      	bhi.n	800d116 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d011      	beq.n	800d126 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800d102:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d106:	d106      	bne.n	800d116 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d108:	4bc3      	ldr	r3, [pc, #780]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d10a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d10c:	4ac2      	ldr	r2, [pc, #776]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d10e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d112:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800d114:	e008      	b.n	800d128 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d116:	2301      	movs	r3, #1
 800d118:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d11c:	e004      	b.n	800d128 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d11e:	bf00      	nop
 800d120:	e002      	b.n	800d128 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d122:	bf00      	nop
 800d124:	e000      	b.n	800d128 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d126:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d128:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d10b      	bne.n	800d148 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d130:	4bb9      	ldr	r3, [pc, #740]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d134:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d13c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d140:	4ab5      	ldr	r2, [pc, #724]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d142:	430b      	orrs	r3, r1
 800d144:	6553      	str	r3, [r2, #84]	@ 0x54
 800d146:	e003      	b.n	800d150 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d148:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d14c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d158:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800d15c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d15e:	2300      	movs	r3, #0
 800d160:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d162:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800d166:	460b      	mov	r3, r1
 800d168:	4313      	orrs	r3, r2
 800d16a:	d009      	beq.n	800d180 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d16c:	4baa      	ldr	r3, [pc, #680]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d16e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d170:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d178:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d17a:	4aa7      	ldr	r2, [pc, #668]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d17c:	430b      	orrs	r3, r1
 800d17e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800d180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d184:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d188:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800d18c:	653b      	str	r3, [r7, #80]	@ 0x50
 800d18e:	2300      	movs	r3, #0
 800d190:	657b      	str	r3, [r7, #84]	@ 0x54
 800d192:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800d196:	460b      	mov	r3, r1
 800d198:	4313      	orrs	r3, r2
 800d19a:	d00a      	beq.n	800d1b2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800d19c:	4b9e      	ldr	r3, [pc, #632]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d19e:	691b      	ldr	r3, [r3, #16]
 800d1a0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800d1a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1a8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800d1ac:	4a9a      	ldr	r2, [pc, #616]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d1ae:	430b      	orrs	r3, r1
 800d1b0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d1b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1ba:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800d1be:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d1c4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800d1c8:	460b      	mov	r3, r1
 800d1ca:	4313      	orrs	r3, r2
 800d1cc:	d009      	beq.n	800d1e2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d1ce:	4b92      	ldr	r3, [pc, #584]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d1d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d1d2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800d1d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d1dc:	4a8e      	ldr	r2, [pc, #568]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d1de:	430b      	orrs	r3, r1
 800d1e0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800d1e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1ea:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800d1ee:	643b      	str	r3, [r7, #64]	@ 0x40
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	647b      	str	r3, [r7, #68]	@ 0x44
 800d1f4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800d1f8:	460b      	mov	r3, r1
 800d1fa:	4313      	orrs	r3, r2
 800d1fc:	d00e      	beq.n	800d21c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800d1fe:	4b86      	ldr	r3, [pc, #536]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d200:	691b      	ldr	r3, [r3, #16]
 800d202:	4a85      	ldr	r2, [pc, #532]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d204:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d208:	6113      	str	r3, [r2, #16]
 800d20a:	4b83      	ldr	r3, [pc, #524]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d20c:	6919      	ldr	r1, [r3, #16]
 800d20e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d212:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800d216:	4a80      	ldr	r2, [pc, #512]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d218:	430b      	orrs	r3, r1
 800d21a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800d21c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d224:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800d228:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d22a:	2300      	movs	r3, #0
 800d22c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d22e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800d232:	460b      	mov	r3, r1
 800d234:	4313      	orrs	r3, r2
 800d236:	d009      	beq.n	800d24c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800d238:	4b77      	ldr	r3, [pc, #476]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d23a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d23c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800d240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d246:	4a74      	ldr	r2, [pc, #464]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d248:	430b      	orrs	r3, r1
 800d24a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800d24c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d254:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800d258:	633b      	str	r3, [r7, #48]	@ 0x30
 800d25a:	2300      	movs	r3, #0
 800d25c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d25e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800d262:	460b      	mov	r3, r1
 800d264:	4313      	orrs	r3, r2
 800d266:	d00a      	beq.n	800d27e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800d268:	4b6b      	ldr	r3, [pc, #428]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d26a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d26c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800d270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d274:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d278:	4a67      	ldr	r2, [pc, #412]	@ (800d418 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d27a:	430b      	orrs	r3, r1
 800d27c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800d27e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d286:	2100      	movs	r1, #0
 800d288:	62b9      	str	r1, [r7, #40]	@ 0x28
 800d28a:	f003 0301 	and.w	r3, r3, #1
 800d28e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d290:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800d294:	460b      	mov	r3, r1
 800d296:	4313      	orrs	r3, r2
 800d298:	d011      	beq.n	800d2be <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d29a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d29e:	3308      	adds	r3, #8
 800d2a0:	2100      	movs	r1, #0
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	f001 fa4a 	bl	800e73c <RCCEx_PLL2_Config>
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d2ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d003      	beq.n	800d2be <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800d2be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2c6:	2100      	movs	r1, #0
 800d2c8:	6239      	str	r1, [r7, #32]
 800d2ca:	f003 0302 	and.w	r3, r3, #2
 800d2ce:	627b      	str	r3, [r7, #36]	@ 0x24
 800d2d0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d2d4:	460b      	mov	r3, r1
 800d2d6:	4313      	orrs	r3, r2
 800d2d8:	d011      	beq.n	800d2fe <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d2da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2de:	3308      	adds	r3, #8
 800d2e0:	2101      	movs	r1, #1
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	f001 fa2a 	bl	800e73c <RCCEx_PLL2_Config>
 800d2e8:	4603      	mov	r3, r0
 800d2ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d2ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d003      	beq.n	800d2fe <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800d2fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d306:	2100      	movs	r1, #0
 800d308:	61b9      	str	r1, [r7, #24]
 800d30a:	f003 0304 	and.w	r3, r3, #4
 800d30e:	61fb      	str	r3, [r7, #28]
 800d310:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d314:	460b      	mov	r3, r1
 800d316:	4313      	orrs	r3, r2
 800d318:	d011      	beq.n	800d33e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d31a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d31e:	3308      	adds	r3, #8
 800d320:	2102      	movs	r1, #2
 800d322:	4618      	mov	r0, r3
 800d324:	f001 fa0a 	bl	800e73c <RCCEx_PLL2_Config>
 800d328:	4603      	mov	r3, r0
 800d32a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d32e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d332:	2b00      	cmp	r3, #0
 800d334:	d003      	beq.n	800d33e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d336:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d33a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800d33e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d342:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d346:	2100      	movs	r1, #0
 800d348:	6139      	str	r1, [r7, #16]
 800d34a:	f003 0308 	and.w	r3, r3, #8
 800d34e:	617b      	str	r3, [r7, #20]
 800d350:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800d354:	460b      	mov	r3, r1
 800d356:	4313      	orrs	r3, r2
 800d358:	d011      	beq.n	800d37e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d35a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d35e:	3328      	adds	r3, #40	@ 0x28
 800d360:	2100      	movs	r1, #0
 800d362:	4618      	mov	r0, r3
 800d364:	f001 fa9c 	bl	800e8a0 <RCCEx_PLL3_Config>
 800d368:	4603      	mov	r3, r0
 800d36a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800d36e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d372:	2b00      	cmp	r3, #0
 800d374:	d003      	beq.n	800d37e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d376:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d37a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800d37e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d382:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d386:	2100      	movs	r1, #0
 800d388:	60b9      	str	r1, [r7, #8]
 800d38a:	f003 0310 	and.w	r3, r3, #16
 800d38e:	60fb      	str	r3, [r7, #12]
 800d390:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800d394:	460b      	mov	r3, r1
 800d396:	4313      	orrs	r3, r2
 800d398:	d011      	beq.n	800d3be <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d39a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d39e:	3328      	adds	r3, #40	@ 0x28
 800d3a0:	2101      	movs	r1, #1
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	f001 fa7c 	bl	800e8a0 <RCCEx_PLL3_Config>
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d3ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d003      	beq.n	800d3be <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d3b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d3ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800d3be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c6:	2100      	movs	r1, #0
 800d3c8:	6039      	str	r1, [r7, #0]
 800d3ca:	f003 0320 	and.w	r3, r3, #32
 800d3ce:	607b      	str	r3, [r7, #4]
 800d3d0:	e9d7 1200 	ldrd	r1, r2, [r7]
 800d3d4:	460b      	mov	r3, r1
 800d3d6:	4313      	orrs	r3, r2
 800d3d8:	d011      	beq.n	800d3fe <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d3da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3de:	3328      	adds	r3, #40	@ 0x28
 800d3e0:	2102      	movs	r1, #2
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	f001 fa5c 	bl	800e8a0 <RCCEx_PLL3_Config>
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d3ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d003      	beq.n	800d3fe <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d3f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d3fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800d3fe:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800d402:	2b00      	cmp	r3, #0
 800d404:	d101      	bne.n	800d40a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800d406:	2300      	movs	r3, #0
 800d408:	e000      	b.n	800d40c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800d40a:	2301      	movs	r3, #1
}
 800d40c:	4618      	mov	r0, r3
 800d40e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800d412:	46bd      	mov	sp, r7
 800d414:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d418:	58024400 	.word	0x58024400

0800d41c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800d41c:	b580      	push	{r7, lr}
 800d41e:	b090      	sub	sp, #64	@ 0x40
 800d420:	af00      	add	r7, sp, #0
 800d422:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800d426:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d42a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800d42e:	430b      	orrs	r3, r1
 800d430:	f040 8094 	bne.w	800d55c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800d434:	4b9e      	ldr	r3, [pc, #632]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d436:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d438:	f003 0307 	and.w	r3, r3, #7
 800d43c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d43e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d440:	2b04      	cmp	r3, #4
 800d442:	f200 8087 	bhi.w	800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800d446:	a201      	add	r2, pc, #4	@ (adr r2, 800d44c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800d448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d44c:	0800d461 	.word	0x0800d461
 800d450:	0800d489 	.word	0x0800d489
 800d454:	0800d4b1 	.word	0x0800d4b1
 800d458:	0800d54d 	.word	0x0800d54d
 800d45c:	0800d4d9 	.word	0x0800d4d9
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d460:	4b93      	ldr	r3, [pc, #588]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d468:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d46c:	d108      	bne.n	800d480 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d46e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d472:	4618      	mov	r0, r3
 800d474:	f001 f810 	bl	800e498 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d47a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d47c:	f000 bd45 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d480:	2300      	movs	r3, #0
 800d482:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d484:	f000 bd41 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d488:	4b89      	ldr	r3, [pc, #548]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d490:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d494:	d108      	bne.n	800d4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d496:	f107 0318 	add.w	r3, r7, #24
 800d49a:	4618      	mov	r0, r3
 800d49c:	f000 fd54 	bl	800df48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d4a0:	69bb      	ldr	r3, [r7, #24]
 800d4a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d4a4:	f000 bd31 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d4ac:	f000 bd2d 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d4b0:	4b7f      	ldr	r3, [pc, #508]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d4b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d4bc:	d108      	bne.n	800d4d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d4be:	f107 030c 	add.w	r3, r7, #12
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	f000 fe94 	bl	800e1f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d4cc:	f000 bd1d 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d4d0:	2300      	movs	r3, #0
 800d4d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d4d4:	f000 bd19 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d4d8:	4b75      	ldr	r3, [pc, #468]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d4da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d4dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d4e0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d4e2:	4b73      	ldr	r3, [pc, #460]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	f003 0304 	and.w	r3, r3, #4
 800d4ea:	2b04      	cmp	r3, #4
 800d4ec:	d10c      	bne.n	800d508 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800d4ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d109      	bne.n	800d508 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d4f4:	4b6e      	ldr	r3, [pc, #440]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	08db      	lsrs	r3, r3, #3
 800d4fa:	f003 0303 	and.w	r3, r3, #3
 800d4fe:	4a6d      	ldr	r2, [pc, #436]	@ (800d6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800d500:	fa22 f303 	lsr.w	r3, r2, r3
 800d504:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d506:	e01f      	b.n	800d548 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d508:	4b69      	ldr	r3, [pc, #420]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d510:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d514:	d106      	bne.n	800d524 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800d516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d518:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d51c:	d102      	bne.n	800d524 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d51e:	4b66      	ldr	r3, [pc, #408]	@ (800d6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800d520:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d522:	e011      	b.n	800d548 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d524:	4b62      	ldr	r3, [pc, #392]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d52c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d530:	d106      	bne.n	800d540 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800d532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d534:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d538:	d102      	bne.n	800d540 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d53a:	4b60      	ldr	r3, [pc, #384]	@ (800d6bc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800d53c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d53e:	e003      	b.n	800d548 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d540:	2300      	movs	r3, #0
 800d542:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d544:	f000 bce1 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d548:	f000 bcdf 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d54c:	4b5c      	ldr	r3, [pc, #368]	@ (800d6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800d54e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d550:	f000 bcdb 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d554:	2300      	movs	r3, #0
 800d556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d558:	f000 bcd7 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800d55c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d560:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800d564:	430b      	orrs	r3, r1
 800d566:	f040 80ad 	bne.w	800d6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800d56a:	4b51      	ldr	r3, [pc, #324]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d56c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d56e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800d572:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d576:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d57a:	d056      	beq.n	800d62a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800d57c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d57e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d582:	f200 8090 	bhi.w	800d6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800d586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d588:	2bc0      	cmp	r3, #192	@ 0xc0
 800d58a:	f000 8088 	beq.w	800d69e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800d58e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d590:	2bc0      	cmp	r3, #192	@ 0xc0
 800d592:	f200 8088 	bhi.w	800d6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800d596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d598:	2b80      	cmp	r3, #128	@ 0x80
 800d59a:	d032      	beq.n	800d602 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800d59c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d59e:	2b80      	cmp	r3, #128	@ 0x80
 800d5a0:	f200 8081 	bhi.w	800d6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800d5a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d003      	beq.n	800d5b2 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800d5aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5ac:	2b40      	cmp	r3, #64	@ 0x40
 800d5ae:	d014      	beq.n	800d5da <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800d5b0:	e079      	b.n	800d6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d5b2:	4b3f      	ldr	r3, [pc, #252]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d5ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d5be:	d108      	bne.n	800d5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d5c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	f000 ff67 	bl	800e498 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d5ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d5ce:	f000 bc9c 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5d6:	f000 bc98 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d5da:	4b35      	ldr	r3, [pc, #212]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d5e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d5e6:	d108      	bne.n	800d5fa <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d5e8:	f107 0318 	add.w	r3, r7, #24
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	f000 fcab 	bl	800df48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d5f2:	69bb      	ldr	r3, [r7, #24]
 800d5f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d5f6:	f000 bc88 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5fe:	f000 bc84 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d602:	4b2b      	ldr	r3, [pc, #172]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d60a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d60e:	d108      	bne.n	800d622 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d610:	f107 030c 	add.w	r3, r7, #12
 800d614:	4618      	mov	r0, r3
 800d616:	f000 fdeb 	bl	800e1f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d61e:	f000 bc74 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d622:	2300      	movs	r3, #0
 800d624:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d626:	f000 bc70 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d62a:	4b21      	ldr	r3, [pc, #132]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d62c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d62e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d632:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d634:	4b1e      	ldr	r3, [pc, #120]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	f003 0304 	and.w	r3, r3, #4
 800d63c:	2b04      	cmp	r3, #4
 800d63e:	d10c      	bne.n	800d65a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800d640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d642:	2b00      	cmp	r3, #0
 800d644:	d109      	bne.n	800d65a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d646:	4b1a      	ldr	r3, [pc, #104]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	08db      	lsrs	r3, r3, #3
 800d64c:	f003 0303 	and.w	r3, r3, #3
 800d650:	4a18      	ldr	r2, [pc, #96]	@ (800d6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800d652:	fa22 f303 	lsr.w	r3, r2, r3
 800d656:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d658:	e01f      	b.n	800d69a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d65a:	4b15      	ldr	r3, [pc, #84]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d662:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d666:	d106      	bne.n	800d676 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800d668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d66a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d66e:	d102      	bne.n	800d676 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d670:	4b11      	ldr	r3, [pc, #68]	@ (800d6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800d672:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d674:	e011      	b.n	800d69a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d676:	4b0e      	ldr	r3, [pc, #56]	@ (800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d67e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d682:	d106      	bne.n	800d692 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800d684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d686:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d68a:	d102      	bne.n	800d692 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d68c:	4b0b      	ldr	r3, [pc, #44]	@ (800d6bc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800d68e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d690:	e003      	b.n	800d69a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d692:	2300      	movs	r3, #0
 800d694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d696:	f000 bc38 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d69a:	f000 bc36 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d69e:	4b08      	ldr	r3, [pc, #32]	@ (800d6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800d6a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6a2:	f000 bc32 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6aa:	f000 bc2e 	b.w	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d6ae:	bf00      	nop
 800d6b0:	58024400 	.word	0x58024400
 800d6b4:	03d09000 	.word	0x03d09000
 800d6b8:	003d0900 	.word	0x003d0900
 800d6bc:	017d7840 	.word	0x017d7840
 800d6c0:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800d6c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d6c8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800d6cc:	430b      	orrs	r3, r1
 800d6ce:	f040 809c 	bne.w	800d80a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800d6d2:	4b9e      	ldr	r3, [pc, #632]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d6d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d6d6:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800d6da:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d6dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6de:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d6e2:	d054      	beq.n	800d78e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800d6e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d6ea:	f200 808b 	bhi.w	800d804 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800d6ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6f0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d6f4:	f000 8083 	beq.w	800d7fe <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800d6f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6fa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d6fe:	f200 8081 	bhi.w	800d804 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800d702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d704:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d708:	d02f      	beq.n	800d76a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800d70a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d70c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d710:	d878      	bhi.n	800d804 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800d712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d714:	2b00      	cmp	r3, #0
 800d716:	d004      	beq.n	800d722 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800d718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d71a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d71e:	d012      	beq.n	800d746 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800d720:	e070      	b.n	800d804 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d722:	4b8a      	ldr	r3, [pc, #552]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d72a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d72e:	d107      	bne.n	800d740 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d730:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d734:	4618      	mov	r0, r3
 800d736:	f000 feaf 	bl	800e498 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d73c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d73e:	e3e4      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d740:	2300      	movs	r3, #0
 800d742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d744:	e3e1      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d746:	4b81      	ldr	r3, [pc, #516]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d74e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d752:	d107      	bne.n	800d764 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d754:	f107 0318 	add.w	r3, r7, #24
 800d758:	4618      	mov	r0, r3
 800d75a:	f000 fbf5 	bl	800df48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d75e:	69bb      	ldr	r3, [r7, #24]
 800d760:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d762:	e3d2      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d764:	2300      	movs	r3, #0
 800d766:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d768:	e3cf      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d76a:	4b78      	ldr	r3, [pc, #480]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d772:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d776:	d107      	bne.n	800d788 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d778:	f107 030c 	add.w	r3, r7, #12
 800d77c:	4618      	mov	r0, r3
 800d77e:	f000 fd37 	bl	800e1f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d786:	e3c0      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d788:	2300      	movs	r3, #0
 800d78a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d78c:	e3bd      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d78e:	4b6f      	ldr	r3, [pc, #444]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d792:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d796:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d798:	4b6c      	ldr	r3, [pc, #432]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	f003 0304 	and.w	r3, r3, #4
 800d7a0:	2b04      	cmp	r3, #4
 800d7a2:	d10c      	bne.n	800d7be <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800d7a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d109      	bne.n	800d7be <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d7aa:	4b68      	ldr	r3, [pc, #416]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	08db      	lsrs	r3, r3, #3
 800d7b0:	f003 0303 	and.w	r3, r3, #3
 800d7b4:	4a66      	ldr	r2, [pc, #408]	@ (800d950 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800d7b6:	fa22 f303 	lsr.w	r3, r2, r3
 800d7ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d7bc:	e01e      	b.n	800d7fc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d7be:	4b63      	ldr	r3, [pc, #396]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d7c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d7ca:	d106      	bne.n	800d7da <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800d7cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d7d2:	d102      	bne.n	800d7da <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d7d4:	4b5f      	ldr	r3, [pc, #380]	@ (800d954 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800d7d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d7d8:	e010      	b.n	800d7fc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d7da:	4b5c      	ldr	r3, [pc, #368]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d7e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d7e6:	d106      	bne.n	800d7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800d7e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d7ee:	d102      	bne.n	800d7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d7f0:	4b59      	ldr	r3, [pc, #356]	@ (800d958 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800d7f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d7f4:	e002      	b.n	800d7fc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d7fa:	e386      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d7fc:	e385      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d7fe:	4b57      	ldr	r3, [pc, #348]	@ (800d95c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800d800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d802:	e382      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800d804:	2300      	movs	r3, #0
 800d806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d808:	e37f      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800d80a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d80e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800d812:	430b      	orrs	r3, r1
 800d814:	f040 80a7 	bne.w	800d966 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800d818:	4b4c      	ldr	r3, [pc, #304]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d81a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d81c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800d820:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d824:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d828:	d055      	beq.n	800d8d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800d82a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d82c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d830:	f200 8096 	bhi.w	800d960 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800d834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d836:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d83a:	f000 8084 	beq.w	800d946 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800d83e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d840:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d844:	f200 808c 	bhi.w	800d960 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800d848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d84a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d84e:	d030      	beq.n	800d8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800d850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d852:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d856:	f200 8083 	bhi.w	800d960 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800d85a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d004      	beq.n	800d86a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800d860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d862:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d866:	d012      	beq.n	800d88e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800d868:	e07a      	b.n	800d960 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d86a:	4b38      	ldr	r3, [pc, #224]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d872:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d876:	d107      	bne.n	800d888 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d878:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d87c:	4618      	mov	r0, r3
 800d87e:	f000 fe0b 	bl	800e498 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d884:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d886:	e340      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d888:	2300      	movs	r3, #0
 800d88a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d88c:	e33d      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d88e:	4b2f      	ldr	r3, [pc, #188]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d896:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d89a:	d107      	bne.n	800d8ac <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d89c:	f107 0318 	add.w	r3, r7, #24
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	f000 fb51 	bl	800df48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d8a6:	69bb      	ldr	r3, [r7, #24]
 800d8a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d8aa:	e32e      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8b0:	e32b      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d8b2:	4b26      	ldr	r3, [pc, #152]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d8ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d8be:	d107      	bne.n	800d8d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d8c0:	f107 030c 	add.w	r3, r7, #12
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	f000 fc93 	bl	800e1f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d8ce:	e31c      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d8d0:	2300      	movs	r3, #0
 800d8d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8d4:	e319      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d8d6:	4b1d      	ldr	r3, [pc, #116]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d8d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d8da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d8de:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d8e0:	4b1a      	ldr	r3, [pc, #104]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	f003 0304 	and.w	r3, r3, #4
 800d8e8:	2b04      	cmp	r3, #4
 800d8ea:	d10c      	bne.n	800d906 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800d8ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d109      	bne.n	800d906 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d8f2:	4b16      	ldr	r3, [pc, #88]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	08db      	lsrs	r3, r3, #3
 800d8f8:	f003 0303 	and.w	r3, r3, #3
 800d8fc:	4a14      	ldr	r2, [pc, #80]	@ (800d950 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800d8fe:	fa22 f303 	lsr.w	r3, r2, r3
 800d902:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d904:	e01e      	b.n	800d944 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d906:	4b11      	ldr	r3, [pc, #68]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d90e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d912:	d106      	bne.n	800d922 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800d914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d916:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d91a:	d102      	bne.n	800d922 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d91c:	4b0d      	ldr	r3, [pc, #52]	@ (800d954 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800d91e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d920:	e010      	b.n	800d944 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d922:	4b0a      	ldr	r3, [pc, #40]	@ (800d94c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d92a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d92e:	d106      	bne.n	800d93e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800d930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d932:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d936:	d102      	bne.n	800d93e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d938:	4b07      	ldr	r3, [pc, #28]	@ (800d958 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800d93a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d93c:	e002      	b.n	800d944 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d93e:	2300      	movs	r3, #0
 800d940:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d942:	e2e2      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d944:	e2e1      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d946:	4b05      	ldr	r3, [pc, #20]	@ (800d95c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800d948:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d94a:	e2de      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d94c:	58024400 	.word	0x58024400
 800d950:	03d09000 	.word	0x03d09000
 800d954:	003d0900 	.word	0x003d0900
 800d958:	017d7840 	.word	0x017d7840
 800d95c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800d960:	2300      	movs	r3, #0
 800d962:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d964:	e2d1      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800d966:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d96a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800d96e:	430b      	orrs	r3, r1
 800d970:	f040 809c 	bne.w	800daac <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800d974:	4b93      	ldr	r3, [pc, #588]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d976:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d978:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800d97c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d97e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d980:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d984:	d054      	beq.n	800da30 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800d986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d988:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d98c:	f200 808b 	bhi.w	800daa6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d992:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d996:	f000 8083 	beq.w	800daa0 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800d99a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d99c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d9a0:	f200 8081 	bhi.w	800daa6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d9a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d9aa:	d02f      	beq.n	800da0c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800d9ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d9b2:	d878      	bhi.n	800daa6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d9b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d004      	beq.n	800d9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800d9ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d9c0:	d012      	beq.n	800d9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800d9c2:	e070      	b.n	800daa6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d9c4:	4b7f      	ldr	r3, [pc, #508]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d9cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d9d0:	d107      	bne.n	800d9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d9d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	f000 fd5e 	bl	800e498 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d9dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d9e0:	e293      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d9e2:	2300      	movs	r3, #0
 800d9e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d9e6:	e290      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d9e8:	4b76      	ldr	r3, [pc, #472]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d9f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d9f4:	d107      	bne.n	800da06 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d9f6:	f107 0318 	add.w	r3, r7, #24
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	f000 faa4 	bl	800df48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800da00:	69bb      	ldr	r3, [r7, #24]
 800da02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800da04:	e281      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800da06:	2300      	movs	r3, #0
 800da08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da0a:	e27e      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800da0c:	4b6d      	ldr	r3, [pc, #436]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800da14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800da18:	d107      	bne.n	800da2a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800da1a:	f107 030c 	add.w	r3, r7, #12
 800da1e:	4618      	mov	r0, r3
 800da20:	f000 fbe6 	bl	800e1f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800da28:	e26f      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800da2a:	2300      	movs	r3, #0
 800da2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da2e:	e26c      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800da30:	4b64      	ldr	r3, [pc, #400]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800da32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800da34:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800da38:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800da3a:	4b62      	ldr	r3, [pc, #392]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	f003 0304 	and.w	r3, r3, #4
 800da42:	2b04      	cmp	r3, #4
 800da44:	d10c      	bne.n	800da60 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800da46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d109      	bne.n	800da60 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800da4c:	4b5d      	ldr	r3, [pc, #372]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	08db      	lsrs	r3, r3, #3
 800da52:	f003 0303 	and.w	r3, r3, #3
 800da56:	4a5c      	ldr	r2, [pc, #368]	@ (800dbc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800da58:	fa22 f303 	lsr.w	r3, r2, r3
 800da5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800da5e:	e01e      	b.n	800da9e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800da60:	4b58      	ldr	r3, [pc, #352]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800da6c:	d106      	bne.n	800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800da6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800da74:	d102      	bne.n	800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800da76:	4b55      	ldr	r3, [pc, #340]	@ (800dbcc <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800da78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800da7a:	e010      	b.n	800da9e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800da7c:	4b51      	ldr	r3, [pc, #324]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800da84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800da88:	d106      	bne.n	800da98 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800da8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800da90:	d102      	bne.n	800da98 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800da92:	4b4f      	ldr	r3, [pc, #316]	@ (800dbd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800da94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800da96:	e002      	b.n	800da9e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800da98:	2300      	movs	r3, #0
 800da9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800da9c:	e235      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800da9e:	e234      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800daa0:	4b4c      	ldr	r3, [pc, #304]	@ (800dbd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800daa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800daa4:	e231      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800daa6:	2300      	movs	r3, #0
 800daa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800daaa:	e22e      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800daac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dab0:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800dab4:	430b      	orrs	r3, r1
 800dab6:	f040 808f 	bne.w	800dbd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800daba:	4b42      	ldr	r3, [pc, #264]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800dabc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dabe:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800dac2:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800dac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dac6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800daca:	d06b      	beq.n	800dba4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800dacc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dace:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800dad2:	d874      	bhi.n	800dbbe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800dad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dad6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800dada:	d056      	beq.n	800db8a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800dadc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dade:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800dae2:	d86c      	bhi.n	800dbbe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800dae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dae6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800daea:	d03b      	beq.n	800db64 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800daec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800daf2:	d864      	bhi.n	800dbbe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800daf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daf6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dafa:	d021      	beq.n	800db40 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800dafc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dafe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800db02:	d85c      	bhi.n	800dbbe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800db04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db06:	2b00      	cmp	r3, #0
 800db08:	d004      	beq.n	800db14 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800db0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db10:	d004      	beq.n	800db1c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800db12:	e054      	b.n	800dbbe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800db14:	f7fe fa4c 	bl	800bfb0 <HAL_RCC_GetPCLK1Freq>
 800db18:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800db1a:	e1f6      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800db1c:	4b29      	ldr	r3, [pc, #164]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800db24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800db28:	d107      	bne.n	800db3a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800db2a:	f107 0318 	add.w	r3, r7, #24
 800db2e:	4618      	mov	r0, r3
 800db30:	f000 fa0a 	bl	800df48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800db34:	69fb      	ldr	r3, [r7, #28]
 800db36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db38:	e1e7      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db3a:	2300      	movs	r3, #0
 800db3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db3e:	e1e4      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800db40:	4b20      	ldr	r3, [pc, #128]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800db48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800db4c:	d107      	bne.n	800db5e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800db4e:	f107 030c 	add.w	r3, r7, #12
 800db52:	4618      	mov	r0, r3
 800db54:	f000 fb4c 	bl	800e1f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800db58:	693b      	ldr	r3, [r7, #16]
 800db5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db5c:	e1d5      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db5e:	2300      	movs	r3, #0
 800db60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db62:	e1d2      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800db64:	4b17      	ldr	r3, [pc, #92]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	f003 0304 	and.w	r3, r3, #4
 800db6c:	2b04      	cmp	r3, #4
 800db6e:	d109      	bne.n	800db84 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800db70:	4b14      	ldr	r3, [pc, #80]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	08db      	lsrs	r3, r3, #3
 800db76:	f003 0303 	and.w	r3, r3, #3
 800db7a:	4a13      	ldr	r2, [pc, #76]	@ (800dbc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800db7c:	fa22 f303 	lsr.w	r3, r2, r3
 800db80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db82:	e1c2      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db84:	2300      	movs	r3, #0
 800db86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db88:	e1bf      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800db8a:	4b0e      	ldr	r3, [pc, #56]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800db96:	d102      	bne.n	800db9e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800db98:	4b0c      	ldr	r3, [pc, #48]	@ (800dbcc <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800db9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db9c:	e1b5      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db9e:	2300      	movs	r3, #0
 800dba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dba2:	e1b2      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800dba4:	4b07      	ldr	r3, [pc, #28]	@ (800dbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dbac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dbb0:	d102      	bne.n	800dbb8 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800dbb2:	4b07      	ldr	r3, [pc, #28]	@ (800dbd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800dbb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dbb6:	e1a8      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dbb8:	2300      	movs	r3, #0
 800dbba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbbc:	e1a5      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbc2:	e1a2      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dbc4:	58024400 	.word	0x58024400
 800dbc8:	03d09000 	.word	0x03d09000
 800dbcc:	003d0900 	.word	0x003d0900
 800dbd0:	017d7840 	.word	0x017d7840
 800dbd4:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800dbd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dbdc:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800dbe0:	430b      	orrs	r3, r1
 800dbe2:	d173      	bne.n	800dccc <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800dbe4:	4b9c      	ldr	r3, [pc, #624]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dbe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dbe8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800dbec:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800dbee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbf0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dbf4:	d02f      	beq.n	800dc56 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800dbf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dbfc:	d863      	bhi.n	800dcc6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800dbfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d004      	beq.n	800dc0e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800dc04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dc0a:	d012      	beq.n	800dc32 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800dc0c:	e05b      	b.n	800dcc6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dc0e:	4b92      	ldr	r3, [pc, #584]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dc16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dc1a:	d107      	bne.n	800dc2c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dc1c:	f107 0318 	add.w	r3, r7, #24
 800dc20:	4618      	mov	r0, r3
 800dc22:	f000 f991 	bl	800df48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800dc26:	69bb      	ldr	r3, [r7, #24]
 800dc28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dc2a:	e16e      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc30:	e16b      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800dc32:	4b89      	ldr	r3, [pc, #548]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dc3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dc3e:	d107      	bne.n	800dc50 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dc40:	f107 030c 	add.w	r3, r7, #12
 800dc44:	4618      	mov	r0, r3
 800dc46:	f000 fad3 	bl	800e1f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800dc4a:	697b      	ldr	r3, [r7, #20]
 800dc4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dc4e:	e15c      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dc50:	2300      	movs	r3, #0
 800dc52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc54:	e159      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800dc56:	4b80      	ldr	r3, [pc, #512]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dc58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dc5a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800dc5e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800dc60:	4b7d      	ldr	r3, [pc, #500]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	f003 0304 	and.w	r3, r3, #4
 800dc68:	2b04      	cmp	r3, #4
 800dc6a:	d10c      	bne.n	800dc86 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800dc6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d109      	bne.n	800dc86 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dc72:	4b79      	ldr	r3, [pc, #484]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	08db      	lsrs	r3, r3, #3
 800dc78:	f003 0303 	and.w	r3, r3, #3
 800dc7c:	4a77      	ldr	r2, [pc, #476]	@ (800de5c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800dc7e:	fa22 f303 	lsr.w	r3, r2, r3
 800dc82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc84:	e01e      	b.n	800dcc4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800dc86:	4b74      	ldr	r3, [pc, #464]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc92:	d106      	bne.n	800dca2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800dc94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dc9a:	d102      	bne.n	800dca2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dc9c:	4b70      	ldr	r3, [pc, #448]	@ (800de60 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800dc9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dca0:	e010      	b.n	800dcc4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dca2:	4b6d      	ldr	r3, [pc, #436]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dcaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dcae:	d106      	bne.n	800dcbe <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800dcb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dcb6:	d102      	bne.n	800dcbe <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800dcb8:	4b6a      	ldr	r3, [pc, #424]	@ (800de64 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800dcba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dcbc:	e002      	b.n	800dcc4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dcbe:	2300      	movs	r3, #0
 800dcc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800dcc2:	e122      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dcc4:	e121      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dcca:	e11e      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800dccc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dcd0:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800dcd4:	430b      	orrs	r3, r1
 800dcd6:	d133      	bne.n	800dd40 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800dcd8:	4b5f      	ldr	r3, [pc, #380]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dcda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dcdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dce0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800dce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d004      	beq.n	800dcf2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800dce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dcee:	d012      	beq.n	800dd16 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800dcf0:	e023      	b.n	800dd3a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800dcf2:	4b59      	ldr	r3, [pc, #356]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dcfa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dcfe:	d107      	bne.n	800dd10 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dd00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dd04:	4618      	mov	r0, r3
 800dd06:	f000 fbc7 	bl	800e498 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dd0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd0e:	e0fc      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dd10:	2300      	movs	r3, #0
 800dd12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd14:	e0f9      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dd16:	4b50      	ldr	r3, [pc, #320]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dd1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dd22:	d107      	bne.n	800dd34 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dd24:	f107 0318 	add.w	r3, r7, #24
 800dd28:	4618      	mov	r0, r3
 800dd2a:	f000 f90d 	bl	800df48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800dd2e:	6a3b      	ldr	r3, [r7, #32]
 800dd30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd32:	e0ea      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dd34:	2300      	movs	r3, #0
 800dd36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd38:	e0e7      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800dd3a:	2300      	movs	r3, #0
 800dd3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd3e:	e0e4      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800dd40:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd44:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800dd48:	430b      	orrs	r3, r1
 800dd4a:	f040 808d 	bne.w	800de68 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800dd4e:	4b42      	ldr	r3, [pc, #264]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dd50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd52:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800dd56:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800dd58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800dd5e:	d06b      	beq.n	800de38 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800dd60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800dd66:	d874      	bhi.n	800de52 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800dd68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dd6e:	d056      	beq.n	800de1e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800dd70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dd76:	d86c      	bhi.n	800de52 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800dd78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800dd7e:	d03b      	beq.n	800ddf8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800dd80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd82:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800dd86:	d864      	bhi.n	800de52 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800dd88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dd8e:	d021      	beq.n	800ddd4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800dd90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dd96:	d85c      	bhi.n	800de52 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800dd98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d004      	beq.n	800dda8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800dd9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dda0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dda4:	d004      	beq.n	800ddb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800dda6:	e054      	b.n	800de52 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800dda8:	f000 f8b8 	bl	800df1c <HAL_RCCEx_GetD3PCLK1Freq>
 800ddac:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ddae:	e0ac      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ddb0:	4b29      	ldr	r3, [pc, #164]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ddb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ddbc:	d107      	bne.n	800ddce <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ddbe:	f107 0318 	add.w	r3, r7, #24
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	f000 f8c0 	bl	800df48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ddc8:	69fb      	ldr	r3, [r7, #28]
 800ddca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ddcc:	e09d      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ddce:	2300      	movs	r3, #0
 800ddd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddd2:	e09a      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ddd4:	4b20      	ldr	r3, [pc, #128]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dddc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dde0:	d107      	bne.n	800ddf2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dde2:	f107 030c 	add.w	r3, r7, #12
 800dde6:	4618      	mov	r0, r3
 800dde8:	f000 fa02 	bl	800e1f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ddec:	693b      	ldr	r3, [r7, #16]
 800ddee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ddf0:	e08b      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddf6:	e088      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ddf8:	4b17      	ldr	r3, [pc, #92]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	f003 0304 	and.w	r3, r3, #4
 800de00:	2b04      	cmp	r3, #4
 800de02:	d109      	bne.n	800de18 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800de04:	4b14      	ldr	r3, [pc, #80]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	08db      	lsrs	r3, r3, #3
 800de0a:	f003 0303 	and.w	r3, r3, #3
 800de0e:	4a13      	ldr	r2, [pc, #76]	@ (800de5c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800de10:	fa22 f303 	lsr.w	r3, r2, r3
 800de14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de16:	e078      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800de18:	2300      	movs	r3, #0
 800de1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de1c:	e075      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800de1e:	4b0e      	ldr	r3, [pc, #56]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800de26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de2a:	d102      	bne.n	800de32 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800de2c:	4b0c      	ldr	r3, [pc, #48]	@ (800de60 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800de2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de30:	e06b      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800de32:	2300      	movs	r3, #0
 800de34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de36:	e068      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800de38:	4b07      	ldr	r3, [pc, #28]	@ (800de58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800de40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800de44:	d102      	bne.n	800de4c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800de46:	4b07      	ldr	r3, [pc, #28]	@ (800de64 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800de48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de4a:	e05e      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800de4c:	2300      	movs	r3, #0
 800de4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de50:	e05b      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800de52:	2300      	movs	r3, #0
 800de54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de56:	e058      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800de58:	58024400 	.word	0x58024400
 800de5c:	03d09000 	.word	0x03d09000
 800de60:	003d0900 	.word	0x003d0900
 800de64:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800de68:	e9d7 2300 	ldrd	r2, r3, [r7]
 800de6c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800de70:	430b      	orrs	r3, r1
 800de72:	d148      	bne.n	800df06 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800de74:	4b27      	ldr	r3, [pc, #156]	@ (800df14 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800de76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de78:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800de7c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800de7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800de84:	d02a      	beq.n	800dedc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800de86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800de8c:	d838      	bhi.n	800df00 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800de8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de90:	2b00      	cmp	r3, #0
 800de92:	d004      	beq.n	800de9e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800de94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800de9a:	d00d      	beq.n	800deb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800de9c:	e030      	b.n	800df00 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800de9e:	4b1d      	ldr	r3, [pc, #116]	@ (800df14 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dea6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800deaa:	d102      	bne.n	800deb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800deac:	4b1a      	ldr	r3, [pc, #104]	@ (800df18 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800deae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800deb0:	e02b      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800deb2:	2300      	movs	r3, #0
 800deb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800deb6:	e028      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800deb8:	4b16      	ldr	r3, [pc, #88]	@ (800df14 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dec0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dec4:	d107      	bne.n	800ded6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dec6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800deca:	4618      	mov	r0, r3
 800decc:	f000 fae4 	bl	800e498 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ded0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ded2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ded4:	e019      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ded6:	2300      	movs	r3, #0
 800ded8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800deda:	e016      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dedc:	4b0d      	ldr	r3, [pc, #52]	@ (800df14 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dee4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dee8:	d107      	bne.n	800defa <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800deea:	f107 0318 	add.w	r3, r7, #24
 800deee:	4618      	mov	r0, r3
 800def0:	f000 f82a 	bl	800df48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800def4:	69fb      	ldr	r3, [r7, #28]
 800def6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800def8:	e007      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800defa:	2300      	movs	r3, #0
 800defc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800defe:	e004      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800df00:	2300      	movs	r3, #0
 800df02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800df04:	e001      	b.n	800df0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800df06:	2300      	movs	r3, #0
 800df08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800df0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800df0c:	4618      	mov	r0, r3
 800df0e:	3740      	adds	r7, #64	@ 0x40
 800df10:	46bd      	mov	sp, r7
 800df12:	bd80      	pop	{r7, pc}
 800df14:	58024400 	.word	0x58024400
 800df18:	017d7840 	.word	0x017d7840

0800df1c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800df20:	f7fe f816 	bl	800bf50 <HAL_RCC_GetHCLKFreq>
 800df24:	4602      	mov	r2, r0
 800df26:	4b06      	ldr	r3, [pc, #24]	@ (800df40 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800df28:	6a1b      	ldr	r3, [r3, #32]
 800df2a:	091b      	lsrs	r3, r3, #4
 800df2c:	f003 0307 	and.w	r3, r3, #7
 800df30:	4904      	ldr	r1, [pc, #16]	@ (800df44 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800df32:	5ccb      	ldrb	r3, [r1, r3]
 800df34:	f003 031f 	and.w	r3, r3, #31
 800df38:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800df3c:	4618      	mov	r0, r3
 800df3e:	bd80      	pop	{r7, pc}
 800df40:	58024400 	.word	0x58024400
 800df44:	08017374 	.word	0x08017374

0800df48 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800df48:	b480      	push	{r7}
 800df4a:	b089      	sub	sp, #36	@ 0x24
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800df50:	4ba1      	ldr	r3, [pc, #644]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800df52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df54:	f003 0303 	and.w	r3, r3, #3
 800df58:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800df5a:	4b9f      	ldr	r3, [pc, #636]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800df5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df5e:	0b1b      	lsrs	r3, r3, #12
 800df60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800df64:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800df66:	4b9c      	ldr	r3, [pc, #624]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800df68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df6a:	091b      	lsrs	r3, r3, #4
 800df6c:	f003 0301 	and.w	r3, r3, #1
 800df70:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800df72:	4b99      	ldr	r3, [pc, #612]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800df74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df76:	08db      	lsrs	r3, r3, #3
 800df78:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800df7c:	693a      	ldr	r2, [r7, #16]
 800df7e:	fb02 f303 	mul.w	r3, r2, r3
 800df82:	ee07 3a90 	vmov	s15, r3
 800df86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df8a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800df8e:	697b      	ldr	r3, [r7, #20]
 800df90:	2b00      	cmp	r3, #0
 800df92:	f000 8111 	beq.w	800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800df96:	69bb      	ldr	r3, [r7, #24]
 800df98:	2b02      	cmp	r3, #2
 800df9a:	f000 8083 	beq.w	800e0a4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800df9e:	69bb      	ldr	r3, [r7, #24]
 800dfa0:	2b02      	cmp	r3, #2
 800dfa2:	f200 80a1 	bhi.w	800e0e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800dfa6:	69bb      	ldr	r3, [r7, #24]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d003      	beq.n	800dfb4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800dfac:	69bb      	ldr	r3, [r7, #24]
 800dfae:	2b01      	cmp	r3, #1
 800dfb0:	d056      	beq.n	800e060 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800dfb2:	e099      	b.n	800e0e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dfb4:	4b88      	ldr	r3, [pc, #544]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	f003 0320 	and.w	r3, r3, #32
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d02d      	beq.n	800e01c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dfc0:	4b85      	ldr	r3, [pc, #532]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	08db      	lsrs	r3, r3, #3
 800dfc6:	f003 0303 	and.w	r3, r3, #3
 800dfca:	4a84      	ldr	r2, [pc, #528]	@ (800e1dc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800dfcc:	fa22 f303 	lsr.w	r3, r2, r3
 800dfd0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dfd2:	68bb      	ldr	r3, [r7, #8]
 800dfd4:	ee07 3a90 	vmov	s15, r3
 800dfd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dfdc:	697b      	ldr	r3, [r7, #20]
 800dfde:	ee07 3a90 	vmov	s15, r3
 800dfe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dfe6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dfea:	4b7b      	ldr	r3, [pc, #492]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dfec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dff2:	ee07 3a90 	vmov	s15, r3
 800dff6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dffa:	ed97 6a03 	vldr	s12, [r7, #12]
 800dffe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e1e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e002:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e006:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e00a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e00e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e012:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e016:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e01a:	e087      	b.n	800e12c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e01c:	697b      	ldr	r3, [r7, #20]
 800e01e:	ee07 3a90 	vmov	s15, r3
 800e022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e026:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e1e4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800e02a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e02e:	4b6a      	ldr	r3, [pc, #424]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e032:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e036:	ee07 3a90 	vmov	s15, r3
 800e03a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e03e:	ed97 6a03 	vldr	s12, [r7, #12]
 800e042:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e1e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e046:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e04a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e04e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e05a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e05e:	e065      	b.n	800e12c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e060:	697b      	ldr	r3, [r7, #20]
 800e062:	ee07 3a90 	vmov	s15, r3
 800e066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e06a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e1e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e06e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e072:	4b59      	ldr	r3, [pc, #356]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e076:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e07a:	ee07 3a90 	vmov	s15, r3
 800e07e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e082:	ed97 6a03 	vldr	s12, [r7, #12]
 800e086:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e1e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e08a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e08e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e092:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e09a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e09e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e0a2:	e043      	b.n	800e12c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e0a4:	697b      	ldr	r3, [r7, #20]
 800e0a6:	ee07 3a90 	vmov	s15, r3
 800e0aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e0ae:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e1ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800e0b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e0b6:	4b48      	ldr	r3, [pc, #288]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e0b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e0be:	ee07 3a90 	vmov	s15, r3
 800e0c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e0c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800e0ca:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e1e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e0ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e0d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e0d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e0da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e0de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e0e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e0e6:	e021      	b.n	800e12c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e0e8:	697b      	ldr	r3, [r7, #20]
 800e0ea:	ee07 3a90 	vmov	s15, r3
 800e0ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e0f2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e1e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e0f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e0fa:	4b37      	ldr	r3, [pc, #220]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e0fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e102:	ee07 3a90 	vmov	s15, r3
 800e106:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e10a:	ed97 6a03 	vldr	s12, [r7, #12]
 800e10e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e1e0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e112:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e116:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e11a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e11e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e122:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e126:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e12a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800e12c:	4b2a      	ldr	r3, [pc, #168]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e12e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e130:	0a5b      	lsrs	r3, r3, #9
 800e132:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e136:	ee07 3a90 	vmov	s15, r3
 800e13a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e13e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e142:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e146:	edd7 6a07 	vldr	s13, [r7, #28]
 800e14a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e14e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e152:	ee17 2a90 	vmov	r2, s15
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800e15a:	4b1f      	ldr	r3, [pc, #124]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e15c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e15e:	0c1b      	lsrs	r3, r3, #16
 800e160:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e164:	ee07 3a90 	vmov	s15, r3
 800e168:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e16c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e170:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e174:	edd7 6a07 	vldr	s13, [r7, #28]
 800e178:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e17c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e180:	ee17 2a90 	vmov	r2, s15
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800e188:	4b13      	ldr	r3, [pc, #76]	@ (800e1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e18a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e18c:	0e1b      	lsrs	r3, r3, #24
 800e18e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e192:	ee07 3a90 	vmov	s15, r3
 800e196:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e19a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e19e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e1a2:	edd7 6a07 	vldr	s13, [r7, #28]
 800e1a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e1aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e1ae:	ee17 2a90 	vmov	r2, s15
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800e1b6:	e008      	b.n	800e1ca <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	2200      	movs	r2, #0
 800e1bc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	2200      	movs	r2, #0
 800e1c2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	2200      	movs	r2, #0
 800e1c8:	609a      	str	r2, [r3, #8]
}
 800e1ca:	bf00      	nop
 800e1cc:	3724      	adds	r7, #36	@ 0x24
 800e1ce:	46bd      	mov	sp, r7
 800e1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d4:	4770      	bx	lr
 800e1d6:	bf00      	nop
 800e1d8:	58024400 	.word	0x58024400
 800e1dc:	03d09000 	.word	0x03d09000
 800e1e0:	46000000 	.word	0x46000000
 800e1e4:	4c742400 	.word	0x4c742400
 800e1e8:	4a742400 	.word	0x4a742400
 800e1ec:	4bbebc20 	.word	0x4bbebc20

0800e1f0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800e1f0:	b480      	push	{r7}
 800e1f2:	b089      	sub	sp, #36	@ 0x24
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e1f8:	4ba1      	ldr	r3, [pc, #644]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e1fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1fc:	f003 0303 	and.w	r3, r3, #3
 800e200:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800e202:	4b9f      	ldr	r3, [pc, #636]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e206:	0d1b      	lsrs	r3, r3, #20
 800e208:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e20c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800e20e:	4b9c      	ldr	r3, [pc, #624]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e212:	0a1b      	lsrs	r3, r3, #8
 800e214:	f003 0301 	and.w	r3, r3, #1
 800e218:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800e21a:	4b99      	ldr	r3, [pc, #612]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e21c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e21e:	08db      	lsrs	r3, r3, #3
 800e220:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e224:	693a      	ldr	r2, [r7, #16]
 800e226:	fb02 f303 	mul.w	r3, r2, r3
 800e22a:	ee07 3a90 	vmov	s15, r3
 800e22e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e232:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800e236:	697b      	ldr	r3, [r7, #20]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	f000 8111 	beq.w	800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800e23e:	69bb      	ldr	r3, [r7, #24]
 800e240:	2b02      	cmp	r3, #2
 800e242:	f000 8083 	beq.w	800e34c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800e246:	69bb      	ldr	r3, [r7, #24]
 800e248:	2b02      	cmp	r3, #2
 800e24a:	f200 80a1 	bhi.w	800e390 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800e24e:	69bb      	ldr	r3, [r7, #24]
 800e250:	2b00      	cmp	r3, #0
 800e252:	d003      	beq.n	800e25c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800e254:	69bb      	ldr	r3, [r7, #24]
 800e256:	2b01      	cmp	r3, #1
 800e258:	d056      	beq.n	800e308 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800e25a:	e099      	b.n	800e390 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e25c:	4b88      	ldr	r3, [pc, #544]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	f003 0320 	and.w	r3, r3, #32
 800e264:	2b00      	cmp	r3, #0
 800e266:	d02d      	beq.n	800e2c4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e268:	4b85      	ldr	r3, [pc, #532]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	08db      	lsrs	r3, r3, #3
 800e26e:	f003 0303 	and.w	r3, r3, #3
 800e272:	4a84      	ldr	r2, [pc, #528]	@ (800e484 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800e274:	fa22 f303 	lsr.w	r3, r2, r3
 800e278:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e27a:	68bb      	ldr	r3, [r7, #8]
 800e27c:	ee07 3a90 	vmov	s15, r3
 800e280:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e284:	697b      	ldr	r3, [r7, #20]
 800e286:	ee07 3a90 	vmov	s15, r3
 800e28a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e28e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e292:	4b7b      	ldr	r3, [pc, #492]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e296:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e29a:	ee07 3a90 	vmov	s15, r3
 800e29e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e2a2:	ed97 6a03 	vldr	s12, [r7, #12]
 800e2a6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e488 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e2aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e2ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e2b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e2b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e2ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e2be:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e2c2:	e087      	b.n	800e3d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e2c4:	697b      	ldr	r3, [r7, #20]
 800e2c6:	ee07 3a90 	vmov	s15, r3
 800e2ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e2ce:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e48c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800e2d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e2d6:	4b6a      	ldr	r3, [pc, #424]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e2d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2de:	ee07 3a90 	vmov	s15, r3
 800e2e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e2e6:	ed97 6a03 	vldr	s12, [r7, #12]
 800e2ea:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e488 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e2ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e2f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e2f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e2fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e2fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e302:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e306:	e065      	b.n	800e3d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e308:	697b      	ldr	r3, [r7, #20]
 800e30a:	ee07 3a90 	vmov	s15, r3
 800e30e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e312:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e490 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e316:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e31a:	4b59      	ldr	r3, [pc, #356]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e31c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e31e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e322:	ee07 3a90 	vmov	s15, r3
 800e326:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e32a:	ed97 6a03 	vldr	s12, [r7, #12]
 800e32e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e488 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e332:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e336:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e33a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e33e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e342:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e346:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e34a:	e043      	b.n	800e3d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e34c:	697b      	ldr	r3, [r7, #20]
 800e34e:	ee07 3a90 	vmov	s15, r3
 800e352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e356:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e494 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800e35a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e35e:	4b48      	ldr	r3, [pc, #288]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e362:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e366:	ee07 3a90 	vmov	s15, r3
 800e36a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e36e:	ed97 6a03 	vldr	s12, [r7, #12]
 800e372:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e488 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e376:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e37a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e37e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e382:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e386:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e38a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e38e:	e021      	b.n	800e3d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e390:	697b      	ldr	r3, [r7, #20]
 800e392:	ee07 3a90 	vmov	s15, r3
 800e396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e39a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e490 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e39e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e3a2:	4b37      	ldr	r3, [pc, #220]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e3a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e3aa:	ee07 3a90 	vmov	s15, r3
 800e3ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e3b2:	ed97 6a03 	vldr	s12, [r7, #12]
 800e3b6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e488 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e3ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e3be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e3c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e3c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e3ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e3ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e3d2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800e3d4:	4b2a      	ldr	r3, [pc, #168]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e3d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3d8:	0a5b      	lsrs	r3, r3, #9
 800e3da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e3de:	ee07 3a90 	vmov	s15, r3
 800e3e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e3e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e3ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e3ee:	edd7 6a07 	vldr	s13, [r7, #28]
 800e3f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e3f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e3fa:	ee17 2a90 	vmov	r2, s15
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800e402:	4b1f      	ldr	r3, [pc, #124]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e406:	0c1b      	lsrs	r3, r3, #16
 800e408:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e40c:	ee07 3a90 	vmov	s15, r3
 800e410:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e414:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e418:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e41c:	edd7 6a07 	vldr	s13, [r7, #28]
 800e420:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e424:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e428:	ee17 2a90 	vmov	r2, s15
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800e430:	4b13      	ldr	r3, [pc, #76]	@ (800e480 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e434:	0e1b      	lsrs	r3, r3, #24
 800e436:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e43a:	ee07 3a90 	vmov	s15, r3
 800e43e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e442:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e446:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e44a:	edd7 6a07 	vldr	s13, [r7, #28]
 800e44e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e452:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e456:	ee17 2a90 	vmov	r2, s15
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800e45e:	e008      	b.n	800e472 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	2200      	movs	r2, #0
 800e464:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	2200      	movs	r2, #0
 800e46a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	2200      	movs	r2, #0
 800e470:	609a      	str	r2, [r3, #8]
}
 800e472:	bf00      	nop
 800e474:	3724      	adds	r7, #36	@ 0x24
 800e476:	46bd      	mov	sp, r7
 800e478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e47c:	4770      	bx	lr
 800e47e:	bf00      	nop
 800e480:	58024400 	.word	0x58024400
 800e484:	03d09000 	.word	0x03d09000
 800e488:	46000000 	.word	0x46000000
 800e48c:	4c742400 	.word	0x4c742400
 800e490:	4a742400 	.word	0x4a742400
 800e494:	4bbebc20 	.word	0x4bbebc20

0800e498 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800e498:	b480      	push	{r7}
 800e49a:	b089      	sub	sp, #36	@ 0x24
 800e49c:	af00      	add	r7, sp, #0
 800e49e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e4a0:	4ba0      	ldr	r3, [pc, #640]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e4a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4a4:	f003 0303 	and.w	r3, r3, #3
 800e4a8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800e4aa:	4b9e      	ldr	r3, [pc, #632]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e4ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4ae:	091b      	lsrs	r3, r3, #4
 800e4b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e4b4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800e4b6:	4b9b      	ldr	r3, [pc, #620]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e4b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4ba:	f003 0301 	and.w	r3, r3, #1
 800e4be:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800e4c0:	4b98      	ldr	r3, [pc, #608]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e4c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4c4:	08db      	lsrs	r3, r3, #3
 800e4c6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e4ca:	693a      	ldr	r2, [r7, #16]
 800e4cc:	fb02 f303 	mul.w	r3, r2, r3
 800e4d0:	ee07 3a90 	vmov	s15, r3
 800e4d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e4d8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800e4dc:	697b      	ldr	r3, [r7, #20]
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	f000 8111 	beq.w	800e706 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800e4e4:	69bb      	ldr	r3, [r7, #24]
 800e4e6:	2b02      	cmp	r3, #2
 800e4e8:	f000 8083 	beq.w	800e5f2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800e4ec:	69bb      	ldr	r3, [r7, #24]
 800e4ee:	2b02      	cmp	r3, #2
 800e4f0:	f200 80a1 	bhi.w	800e636 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800e4f4:	69bb      	ldr	r3, [r7, #24]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d003      	beq.n	800e502 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800e4fa:	69bb      	ldr	r3, [r7, #24]
 800e4fc:	2b01      	cmp	r3, #1
 800e4fe:	d056      	beq.n	800e5ae <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800e500:	e099      	b.n	800e636 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e502:	4b88      	ldr	r3, [pc, #544]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	f003 0320 	and.w	r3, r3, #32
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d02d      	beq.n	800e56a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e50e:	4b85      	ldr	r3, [pc, #532]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	08db      	lsrs	r3, r3, #3
 800e514:	f003 0303 	and.w	r3, r3, #3
 800e518:	4a83      	ldr	r2, [pc, #524]	@ (800e728 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800e51a:	fa22 f303 	lsr.w	r3, r2, r3
 800e51e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e520:	68bb      	ldr	r3, [r7, #8]
 800e522:	ee07 3a90 	vmov	s15, r3
 800e526:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e52a:	697b      	ldr	r3, [r7, #20]
 800e52c:	ee07 3a90 	vmov	s15, r3
 800e530:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e534:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e538:	4b7a      	ldr	r3, [pc, #488]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e53a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e53c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e540:	ee07 3a90 	vmov	s15, r3
 800e544:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e548:	ed97 6a03 	vldr	s12, [r7, #12]
 800e54c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800e72c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e550:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e554:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e558:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e55c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e560:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e564:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e568:	e087      	b.n	800e67a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e56a:	697b      	ldr	r3, [r7, #20]
 800e56c:	ee07 3a90 	vmov	s15, r3
 800e570:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e574:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800e730 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800e578:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e57c:	4b69      	ldr	r3, [pc, #420]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e57e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e580:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e584:	ee07 3a90 	vmov	s15, r3
 800e588:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e58c:	ed97 6a03 	vldr	s12, [r7, #12]
 800e590:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800e72c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e594:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e598:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e59c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e5a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e5a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5a8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e5ac:	e065      	b.n	800e67a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e5ae:	697b      	ldr	r3, [r7, #20]
 800e5b0:	ee07 3a90 	vmov	s15, r3
 800e5b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5b8:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800e734 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800e5bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e5c0:	4b58      	ldr	r3, [pc, #352]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e5c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e5c8:	ee07 3a90 	vmov	s15, r3
 800e5cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e5d0:	ed97 6a03 	vldr	s12, [r7, #12]
 800e5d4:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800e72c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e5d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e5dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e5e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e5e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e5e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5ec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e5f0:	e043      	b.n	800e67a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e5f2:	697b      	ldr	r3, [r7, #20]
 800e5f4:	ee07 3a90 	vmov	s15, r3
 800e5f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5fc:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800e738 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800e600:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e604:	4b47      	ldr	r3, [pc, #284]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e608:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e60c:	ee07 3a90 	vmov	s15, r3
 800e610:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e614:	ed97 6a03 	vldr	s12, [r7, #12]
 800e618:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800e72c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e61c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e620:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e624:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e628:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e62c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e630:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e634:	e021      	b.n	800e67a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e636:	697b      	ldr	r3, [r7, #20]
 800e638:	ee07 3a90 	vmov	s15, r3
 800e63c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e640:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800e730 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800e644:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e648:	4b36      	ldr	r3, [pc, #216]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e64a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e64c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e650:	ee07 3a90 	vmov	s15, r3
 800e654:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e658:	ed97 6a03 	vldr	s12, [r7, #12]
 800e65c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800e72c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e660:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e664:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e668:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e66c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e670:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e674:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e678:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800e67a:	4b2a      	ldr	r3, [pc, #168]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e67c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e67e:	0a5b      	lsrs	r3, r3, #9
 800e680:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e684:	ee07 3a90 	vmov	s15, r3
 800e688:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e68c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e690:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e694:	edd7 6a07 	vldr	s13, [r7, #28]
 800e698:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e69c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e6a0:	ee17 2a90 	vmov	r2, s15
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800e6a8:	4b1e      	ldr	r3, [pc, #120]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e6aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6ac:	0c1b      	lsrs	r3, r3, #16
 800e6ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e6b2:	ee07 3a90 	vmov	s15, r3
 800e6b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e6ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e6be:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e6c2:	edd7 6a07 	vldr	s13, [r7, #28]
 800e6c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e6ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e6ce:	ee17 2a90 	vmov	r2, s15
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800e6d6:	4b13      	ldr	r3, [pc, #76]	@ (800e724 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e6d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6da:	0e1b      	lsrs	r3, r3, #24
 800e6dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e6e0:	ee07 3a90 	vmov	s15, r3
 800e6e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e6e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e6ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e6f0:	edd7 6a07 	vldr	s13, [r7, #28]
 800e6f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e6f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e6fc:	ee17 2a90 	vmov	r2, s15
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800e704:	e008      	b.n	800e718 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	2200      	movs	r2, #0
 800e70a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	2200      	movs	r2, #0
 800e710:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	2200      	movs	r2, #0
 800e716:	609a      	str	r2, [r3, #8]
}
 800e718:	bf00      	nop
 800e71a:	3724      	adds	r7, #36	@ 0x24
 800e71c:	46bd      	mov	sp, r7
 800e71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e722:	4770      	bx	lr
 800e724:	58024400 	.word	0x58024400
 800e728:	03d09000 	.word	0x03d09000
 800e72c:	46000000 	.word	0x46000000
 800e730:	4c742400 	.word	0x4c742400
 800e734:	4a742400 	.word	0x4a742400
 800e738:	4bbebc20 	.word	0x4bbebc20

0800e73c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	b084      	sub	sp, #16
 800e740:	af00      	add	r7, sp, #0
 800e742:	6078      	str	r0, [r7, #4]
 800e744:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e746:	2300      	movs	r3, #0
 800e748:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e74a:	4b53      	ldr	r3, [pc, #332]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e74c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e74e:	f003 0303 	and.w	r3, r3, #3
 800e752:	2b03      	cmp	r3, #3
 800e754:	d101      	bne.n	800e75a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800e756:	2301      	movs	r3, #1
 800e758:	e099      	b.n	800e88e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800e75a:	4b4f      	ldr	r3, [pc, #316]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	4a4e      	ldr	r2, [pc, #312]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e760:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e764:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e766:	f7f7 fa61 	bl	8005c2c <HAL_GetTick>
 800e76a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e76c:	e008      	b.n	800e780 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e76e:	f7f7 fa5d 	bl	8005c2c <HAL_GetTick>
 800e772:	4602      	mov	r2, r0
 800e774:	68bb      	ldr	r3, [r7, #8]
 800e776:	1ad3      	subs	r3, r2, r3
 800e778:	2b02      	cmp	r3, #2
 800e77a:	d901      	bls.n	800e780 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e77c:	2303      	movs	r3, #3
 800e77e:	e086      	b.n	800e88e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e780:	4b45      	ldr	r3, [pc, #276]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d1f0      	bne.n	800e76e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800e78c:	4b42      	ldr	r3, [pc, #264]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e78e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e790:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	031b      	lsls	r3, r3, #12
 800e79a:	493f      	ldr	r1, [pc, #252]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e79c:	4313      	orrs	r3, r2
 800e79e:	628b      	str	r3, [r1, #40]	@ 0x28
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	685b      	ldr	r3, [r3, #4]
 800e7a4:	3b01      	subs	r3, #1
 800e7a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	689b      	ldr	r3, [r3, #8]
 800e7ae:	3b01      	subs	r3, #1
 800e7b0:	025b      	lsls	r3, r3, #9
 800e7b2:	b29b      	uxth	r3, r3
 800e7b4:	431a      	orrs	r2, r3
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	68db      	ldr	r3, [r3, #12]
 800e7ba:	3b01      	subs	r3, #1
 800e7bc:	041b      	lsls	r3, r3, #16
 800e7be:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e7c2:	431a      	orrs	r2, r3
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	691b      	ldr	r3, [r3, #16]
 800e7c8:	3b01      	subs	r3, #1
 800e7ca:	061b      	lsls	r3, r3, #24
 800e7cc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e7d0:	4931      	ldr	r1, [pc, #196]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e7d2:	4313      	orrs	r3, r2
 800e7d4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800e7d6:	4b30      	ldr	r3, [pc, #192]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e7d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	695b      	ldr	r3, [r3, #20]
 800e7e2:	492d      	ldr	r1, [pc, #180]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e7e4:	4313      	orrs	r3, r2
 800e7e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800e7e8:	4b2b      	ldr	r3, [pc, #172]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e7ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7ec:	f023 0220 	bic.w	r2, r3, #32
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	699b      	ldr	r3, [r3, #24]
 800e7f4:	4928      	ldr	r1, [pc, #160]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e7f6:	4313      	orrs	r3, r2
 800e7f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800e7fa:	4b27      	ldr	r3, [pc, #156]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e7fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7fe:	4a26      	ldr	r2, [pc, #152]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e800:	f023 0310 	bic.w	r3, r3, #16
 800e804:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800e806:	4b24      	ldr	r3, [pc, #144]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e808:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e80a:	4b24      	ldr	r3, [pc, #144]	@ (800e89c <RCCEx_PLL2_Config+0x160>)
 800e80c:	4013      	ands	r3, r2
 800e80e:	687a      	ldr	r2, [r7, #4]
 800e810:	69d2      	ldr	r2, [r2, #28]
 800e812:	00d2      	lsls	r2, r2, #3
 800e814:	4920      	ldr	r1, [pc, #128]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e816:	4313      	orrs	r3, r2
 800e818:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800e81a:	4b1f      	ldr	r3, [pc, #124]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e81c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e81e:	4a1e      	ldr	r2, [pc, #120]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e820:	f043 0310 	orr.w	r3, r3, #16
 800e824:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e826:	683b      	ldr	r3, [r7, #0]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d106      	bne.n	800e83a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800e82c:	4b1a      	ldr	r3, [pc, #104]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e82e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e830:	4a19      	ldr	r2, [pc, #100]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e832:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e836:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e838:	e00f      	b.n	800e85a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	2b01      	cmp	r3, #1
 800e83e:	d106      	bne.n	800e84e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800e840:	4b15      	ldr	r3, [pc, #84]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e844:	4a14      	ldr	r2, [pc, #80]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e846:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e84a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e84c:	e005      	b.n	800e85a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800e84e:	4b12      	ldr	r3, [pc, #72]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e852:	4a11      	ldr	r2, [pc, #68]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e854:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800e858:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800e85a:	4b0f      	ldr	r3, [pc, #60]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	4a0e      	ldr	r2, [pc, #56]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e860:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e864:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e866:	f7f7 f9e1 	bl	8005c2c <HAL_GetTick>
 800e86a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e86c:	e008      	b.n	800e880 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e86e:	f7f7 f9dd 	bl	8005c2c <HAL_GetTick>
 800e872:	4602      	mov	r2, r0
 800e874:	68bb      	ldr	r3, [r7, #8]
 800e876:	1ad3      	subs	r3, r2, r3
 800e878:	2b02      	cmp	r3, #2
 800e87a:	d901      	bls.n	800e880 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e87c:	2303      	movs	r3, #3
 800e87e:	e006      	b.n	800e88e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e880:	4b05      	ldr	r3, [pc, #20]	@ (800e898 <RCCEx_PLL2_Config+0x15c>)
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d0f0      	beq.n	800e86e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800e88c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e88e:	4618      	mov	r0, r3
 800e890:	3710      	adds	r7, #16
 800e892:	46bd      	mov	sp, r7
 800e894:	bd80      	pop	{r7, pc}
 800e896:	bf00      	nop
 800e898:	58024400 	.word	0x58024400
 800e89c:	ffff0007 	.word	0xffff0007

0800e8a0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800e8a0:	b580      	push	{r7, lr}
 800e8a2:	b084      	sub	sp, #16
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	6078      	str	r0, [r7, #4]
 800e8a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e8aa:	2300      	movs	r3, #0
 800e8ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e8ae:	4b53      	ldr	r3, [pc, #332]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e8b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8b2:	f003 0303 	and.w	r3, r3, #3
 800e8b6:	2b03      	cmp	r3, #3
 800e8b8:	d101      	bne.n	800e8be <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800e8ba:	2301      	movs	r3, #1
 800e8bc:	e099      	b.n	800e9f2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800e8be:	4b4f      	ldr	r3, [pc, #316]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	4a4e      	ldr	r2, [pc, #312]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e8c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e8c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e8ca:	f7f7 f9af 	bl	8005c2c <HAL_GetTick>
 800e8ce:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e8d0:	e008      	b.n	800e8e4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e8d2:	f7f7 f9ab 	bl	8005c2c <HAL_GetTick>
 800e8d6:	4602      	mov	r2, r0
 800e8d8:	68bb      	ldr	r3, [r7, #8]
 800e8da:	1ad3      	subs	r3, r2, r3
 800e8dc:	2b02      	cmp	r3, #2
 800e8de:	d901      	bls.n	800e8e4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e8e0:	2303      	movs	r3, #3
 800e8e2:	e086      	b.n	800e9f2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e8e4:	4b45      	ldr	r3, [pc, #276]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d1f0      	bne.n	800e8d2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800e8f0:	4b42      	ldr	r3, [pc, #264]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e8f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8f4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	051b      	lsls	r3, r3, #20
 800e8fe:	493f      	ldr	r1, [pc, #252]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e900:	4313      	orrs	r3, r2
 800e902:	628b      	str	r3, [r1, #40]	@ 0x28
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	685b      	ldr	r3, [r3, #4]
 800e908:	3b01      	subs	r3, #1
 800e90a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	689b      	ldr	r3, [r3, #8]
 800e912:	3b01      	subs	r3, #1
 800e914:	025b      	lsls	r3, r3, #9
 800e916:	b29b      	uxth	r3, r3
 800e918:	431a      	orrs	r2, r3
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	68db      	ldr	r3, [r3, #12]
 800e91e:	3b01      	subs	r3, #1
 800e920:	041b      	lsls	r3, r3, #16
 800e922:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e926:	431a      	orrs	r2, r3
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	691b      	ldr	r3, [r3, #16]
 800e92c:	3b01      	subs	r3, #1
 800e92e:	061b      	lsls	r3, r3, #24
 800e930:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e934:	4931      	ldr	r1, [pc, #196]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e936:	4313      	orrs	r3, r2
 800e938:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800e93a:	4b30      	ldr	r3, [pc, #192]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e93c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e93e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	695b      	ldr	r3, [r3, #20]
 800e946:	492d      	ldr	r1, [pc, #180]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e948:	4313      	orrs	r3, r2
 800e94a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800e94c:	4b2b      	ldr	r3, [pc, #172]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e94e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e950:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	699b      	ldr	r3, [r3, #24]
 800e958:	4928      	ldr	r1, [pc, #160]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e95a:	4313      	orrs	r3, r2
 800e95c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800e95e:	4b27      	ldr	r3, [pc, #156]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e962:	4a26      	ldr	r2, [pc, #152]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e964:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e968:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800e96a:	4b24      	ldr	r3, [pc, #144]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e96c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e96e:	4b24      	ldr	r3, [pc, #144]	@ (800ea00 <RCCEx_PLL3_Config+0x160>)
 800e970:	4013      	ands	r3, r2
 800e972:	687a      	ldr	r2, [r7, #4]
 800e974:	69d2      	ldr	r2, [r2, #28]
 800e976:	00d2      	lsls	r2, r2, #3
 800e978:	4920      	ldr	r1, [pc, #128]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e97a:	4313      	orrs	r3, r2
 800e97c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800e97e:	4b1f      	ldr	r3, [pc, #124]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e982:	4a1e      	ldr	r2, [pc, #120]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e988:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e98a:	683b      	ldr	r3, [r7, #0]
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d106      	bne.n	800e99e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800e990:	4b1a      	ldr	r3, [pc, #104]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e994:	4a19      	ldr	r2, [pc, #100]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e996:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800e99a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e99c:	e00f      	b.n	800e9be <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e99e:	683b      	ldr	r3, [r7, #0]
 800e9a0:	2b01      	cmp	r3, #1
 800e9a2:	d106      	bne.n	800e9b2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800e9a4:	4b15      	ldr	r3, [pc, #84]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e9a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9a8:	4a14      	ldr	r2, [pc, #80]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e9aa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e9ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e9b0:	e005      	b.n	800e9be <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800e9b2:	4b12      	ldr	r3, [pc, #72]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e9b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9b6:	4a11      	ldr	r2, [pc, #68]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e9b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e9bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800e9be:	4b0f      	ldr	r3, [pc, #60]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	4a0e      	ldr	r2, [pc, #56]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e9c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e9c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e9ca:	f7f7 f92f 	bl	8005c2c <HAL_GetTick>
 800e9ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e9d0:	e008      	b.n	800e9e4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e9d2:	f7f7 f92b 	bl	8005c2c <HAL_GetTick>
 800e9d6:	4602      	mov	r2, r0
 800e9d8:	68bb      	ldr	r3, [r7, #8]
 800e9da:	1ad3      	subs	r3, r2, r3
 800e9dc:	2b02      	cmp	r3, #2
 800e9de:	d901      	bls.n	800e9e4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e9e0:	2303      	movs	r3, #3
 800e9e2:	e006      	b.n	800e9f2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e9e4:	4b05      	ldr	r3, [pc, #20]	@ (800e9fc <RCCEx_PLL3_Config+0x15c>)
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d0f0      	beq.n	800e9d2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800e9f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	3710      	adds	r7, #16
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	bd80      	pop	{r7, pc}
 800e9fa:	bf00      	nop
 800e9fc:	58024400 	.word	0x58024400
 800ea00:	ffff0007 	.word	0xffff0007

0800ea04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b082      	sub	sp, #8
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d101      	bne.n	800ea16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ea12:	2301      	movs	r3, #1
 800ea14:	e049      	b.n	800eaaa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ea1c:	b2db      	uxtb	r3, r3
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d106      	bne.n	800ea30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	2200      	movs	r2, #0
 800ea26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ea2a:	6878      	ldr	r0, [r7, #4]
 800ea2c:	f7f6 fc60 	bl	80052f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	2202      	movs	r2, #2
 800ea34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	681a      	ldr	r2, [r3, #0]
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	3304      	adds	r3, #4
 800ea40:	4619      	mov	r1, r3
 800ea42:	4610      	mov	r0, r2
 800ea44:	f001 f89a 	bl	800fb7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	2201      	movs	r2, #1
 800ea4c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	2201      	movs	r2, #1
 800ea54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	2201      	movs	r2, #1
 800ea5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	2201      	movs	r2, #1
 800ea64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	2201      	movs	r2, #1
 800ea6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	2201      	movs	r2, #1
 800ea74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	2201      	movs	r2, #1
 800ea7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	2201      	movs	r2, #1
 800ea84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	2201      	movs	r2, #1
 800ea8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	2201      	movs	r2, #1
 800ea94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	2201      	movs	r2, #1
 800ea9c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	2201      	movs	r2, #1
 800eaa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eaa8:	2300      	movs	r3, #0
}
 800eaaa:	4618      	mov	r0, r3
 800eaac:	3708      	adds	r7, #8
 800eaae:	46bd      	mov	sp, r7
 800eab0:	bd80      	pop	{r7, pc}
	...

0800eab4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800eab4:	b480      	push	{r7}
 800eab6:	b085      	sub	sp, #20
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eac2:	b2db      	uxtb	r3, r3
 800eac4:	2b01      	cmp	r3, #1
 800eac6:	d001      	beq.n	800eacc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800eac8:	2301      	movs	r3, #1
 800eaca:	e04c      	b.n	800eb66 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	2202      	movs	r2, #2
 800ead0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	4a26      	ldr	r2, [pc, #152]	@ (800eb74 <HAL_TIM_Base_Start+0xc0>)
 800eada:	4293      	cmp	r3, r2
 800eadc:	d022      	beq.n	800eb24 <HAL_TIM_Base_Start+0x70>
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eae6:	d01d      	beq.n	800eb24 <HAL_TIM_Base_Start+0x70>
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	4a22      	ldr	r2, [pc, #136]	@ (800eb78 <HAL_TIM_Base_Start+0xc4>)
 800eaee:	4293      	cmp	r3, r2
 800eaf0:	d018      	beq.n	800eb24 <HAL_TIM_Base_Start+0x70>
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	4a21      	ldr	r2, [pc, #132]	@ (800eb7c <HAL_TIM_Base_Start+0xc8>)
 800eaf8:	4293      	cmp	r3, r2
 800eafa:	d013      	beq.n	800eb24 <HAL_TIM_Base_Start+0x70>
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	4a1f      	ldr	r2, [pc, #124]	@ (800eb80 <HAL_TIM_Base_Start+0xcc>)
 800eb02:	4293      	cmp	r3, r2
 800eb04:	d00e      	beq.n	800eb24 <HAL_TIM_Base_Start+0x70>
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	4a1e      	ldr	r2, [pc, #120]	@ (800eb84 <HAL_TIM_Base_Start+0xd0>)
 800eb0c:	4293      	cmp	r3, r2
 800eb0e:	d009      	beq.n	800eb24 <HAL_TIM_Base_Start+0x70>
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	4a1c      	ldr	r2, [pc, #112]	@ (800eb88 <HAL_TIM_Base_Start+0xd4>)
 800eb16:	4293      	cmp	r3, r2
 800eb18:	d004      	beq.n	800eb24 <HAL_TIM_Base_Start+0x70>
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	4a1b      	ldr	r2, [pc, #108]	@ (800eb8c <HAL_TIM_Base_Start+0xd8>)
 800eb20:	4293      	cmp	r3, r2
 800eb22:	d115      	bne.n	800eb50 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	689a      	ldr	r2, [r3, #8]
 800eb2a:	4b19      	ldr	r3, [pc, #100]	@ (800eb90 <HAL_TIM_Base_Start+0xdc>)
 800eb2c:	4013      	ands	r3, r2
 800eb2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	2b06      	cmp	r3, #6
 800eb34:	d015      	beq.n	800eb62 <HAL_TIM_Base_Start+0xae>
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eb3c:	d011      	beq.n	800eb62 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	681a      	ldr	r2, [r3, #0]
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	f042 0201 	orr.w	r2, r2, #1
 800eb4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb4e:	e008      	b.n	800eb62 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	681a      	ldr	r2, [r3, #0]
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	f042 0201 	orr.w	r2, r2, #1
 800eb5e:	601a      	str	r2, [r3, #0]
 800eb60:	e000      	b.n	800eb64 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb62:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800eb64:	2300      	movs	r3, #0
}
 800eb66:	4618      	mov	r0, r3
 800eb68:	3714      	adds	r7, #20
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb70:	4770      	bx	lr
 800eb72:	bf00      	nop
 800eb74:	40010000 	.word	0x40010000
 800eb78:	40000400 	.word	0x40000400
 800eb7c:	40000800 	.word	0x40000800
 800eb80:	40000c00 	.word	0x40000c00
 800eb84:	40010400 	.word	0x40010400
 800eb88:	40001800 	.word	0x40001800
 800eb8c:	40014000 	.word	0x40014000
 800eb90:	00010007 	.word	0x00010007

0800eb94 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800eb94:	b580      	push	{r7, lr}
 800eb96:	b082      	sub	sp, #8
 800eb98:	af00      	add	r7, sp, #0
 800eb9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d101      	bne.n	800eba6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800eba2:	2301      	movs	r3, #1
 800eba4:	e049      	b.n	800ec3a <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ebac:	b2db      	uxtb	r3, r3
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d106      	bne.n	800ebc0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	2200      	movs	r2, #0
 800ebb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800ebba:	6878      	ldr	r0, [r7, #4]
 800ebbc:	f000 f841 	bl	800ec42 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	2202      	movs	r2, #2
 800ebc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	681a      	ldr	r2, [r3, #0]
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	3304      	adds	r3, #4
 800ebd0:	4619      	mov	r1, r3
 800ebd2:	4610      	mov	r0, r2
 800ebd4:	f000 ffd2 	bl	800fb7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	2201      	movs	r2, #1
 800ebdc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	2201      	movs	r2, #1
 800ebe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	2201      	movs	r2, #1
 800ebec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	2201      	movs	r2, #1
 800ebf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	2201      	movs	r2, #1
 800ec04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	2201      	movs	r2, #1
 800ec0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	2201      	movs	r2, #1
 800ec14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	2201      	movs	r2, #1
 800ec1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	2201      	movs	r2, #1
 800ec24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	2201      	movs	r2, #1
 800ec2c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	2201      	movs	r2, #1
 800ec34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ec38:	2300      	movs	r3, #0
}
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	3708      	adds	r7, #8
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}

0800ec42 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800ec42:	b480      	push	{r7}
 800ec44:	b083      	sub	sp, #12
 800ec46:	af00      	add	r7, sp, #0
 800ec48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800ec4a:	bf00      	nop
 800ec4c:	370c      	adds	r7, #12
 800ec4e:	46bd      	mov	sp, r7
 800ec50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec54:	4770      	bx	lr
	...

0800ec58 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ec58:	b580      	push	{r7, lr}
 800ec5a:	b084      	sub	sp, #16
 800ec5c:	af00      	add	r7, sp, #0
 800ec5e:	6078      	str	r0, [r7, #4]
 800ec60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ec62:	683b      	ldr	r3, [r7, #0]
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d109      	bne.n	800ec7c <HAL_TIM_OC_Start+0x24>
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ec6e:	b2db      	uxtb	r3, r3
 800ec70:	2b01      	cmp	r3, #1
 800ec72:	bf14      	ite	ne
 800ec74:	2301      	movne	r3, #1
 800ec76:	2300      	moveq	r3, #0
 800ec78:	b2db      	uxtb	r3, r3
 800ec7a:	e03c      	b.n	800ecf6 <HAL_TIM_OC_Start+0x9e>
 800ec7c:	683b      	ldr	r3, [r7, #0]
 800ec7e:	2b04      	cmp	r3, #4
 800ec80:	d109      	bne.n	800ec96 <HAL_TIM_OC_Start+0x3e>
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ec88:	b2db      	uxtb	r3, r3
 800ec8a:	2b01      	cmp	r3, #1
 800ec8c:	bf14      	ite	ne
 800ec8e:	2301      	movne	r3, #1
 800ec90:	2300      	moveq	r3, #0
 800ec92:	b2db      	uxtb	r3, r3
 800ec94:	e02f      	b.n	800ecf6 <HAL_TIM_OC_Start+0x9e>
 800ec96:	683b      	ldr	r3, [r7, #0]
 800ec98:	2b08      	cmp	r3, #8
 800ec9a:	d109      	bne.n	800ecb0 <HAL_TIM_OC_Start+0x58>
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800eca2:	b2db      	uxtb	r3, r3
 800eca4:	2b01      	cmp	r3, #1
 800eca6:	bf14      	ite	ne
 800eca8:	2301      	movne	r3, #1
 800ecaa:	2300      	moveq	r3, #0
 800ecac:	b2db      	uxtb	r3, r3
 800ecae:	e022      	b.n	800ecf6 <HAL_TIM_OC_Start+0x9e>
 800ecb0:	683b      	ldr	r3, [r7, #0]
 800ecb2:	2b0c      	cmp	r3, #12
 800ecb4:	d109      	bne.n	800ecca <HAL_TIM_OC_Start+0x72>
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ecbc:	b2db      	uxtb	r3, r3
 800ecbe:	2b01      	cmp	r3, #1
 800ecc0:	bf14      	ite	ne
 800ecc2:	2301      	movne	r3, #1
 800ecc4:	2300      	moveq	r3, #0
 800ecc6:	b2db      	uxtb	r3, r3
 800ecc8:	e015      	b.n	800ecf6 <HAL_TIM_OC_Start+0x9e>
 800ecca:	683b      	ldr	r3, [r7, #0]
 800eccc:	2b10      	cmp	r3, #16
 800ecce:	d109      	bne.n	800ece4 <HAL_TIM_OC_Start+0x8c>
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ecd6:	b2db      	uxtb	r3, r3
 800ecd8:	2b01      	cmp	r3, #1
 800ecda:	bf14      	ite	ne
 800ecdc:	2301      	movne	r3, #1
 800ecde:	2300      	moveq	r3, #0
 800ece0:	b2db      	uxtb	r3, r3
 800ece2:	e008      	b.n	800ecf6 <HAL_TIM_OC_Start+0x9e>
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ecea:	b2db      	uxtb	r3, r3
 800ecec:	2b01      	cmp	r3, #1
 800ecee:	bf14      	ite	ne
 800ecf0:	2301      	movne	r3, #1
 800ecf2:	2300      	moveq	r3, #0
 800ecf4:	b2db      	uxtb	r3, r3
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d001      	beq.n	800ecfe <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 800ecfa:	2301      	movs	r3, #1
 800ecfc:	e0a1      	b.n	800ee42 <HAL_TIM_OC_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ecfe:	683b      	ldr	r3, [r7, #0]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d104      	bne.n	800ed0e <HAL_TIM_OC_Start+0xb6>
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	2202      	movs	r2, #2
 800ed08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ed0c:	e023      	b.n	800ed56 <HAL_TIM_OC_Start+0xfe>
 800ed0e:	683b      	ldr	r3, [r7, #0]
 800ed10:	2b04      	cmp	r3, #4
 800ed12:	d104      	bne.n	800ed1e <HAL_TIM_OC_Start+0xc6>
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	2202      	movs	r2, #2
 800ed18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ed1c:	e01b      	b.n	800ed56 <HAL_TIM_OC_Start+0xfe>
 800ed1e:	683b      	ldr	r3, [r7, #0]
 800ed20:	2b08      	cmp	r3, #8
 800ed22:	d104      	bne.n	800ed2e <HAL_TIM_OC_Start+0xd6>
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	2202      	movs	r2, #2
 800ed28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ed2c:	e013      	b.n	800ed56 <HAL_TIM_OC_Start+0xfe>
 800ed2e:	683b      	ldr	r3, [r7, #0]
 800ed30:	2b0c      	cmp	r3, #12
 800ed32:	d104      	bne.n	800ed3e <HAL_TIM_OC_Start+0xe6>
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	2202      	movs	r2, #2
 800ed38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ed3c:	e00b      	b.n	800ed56 <HAL_TIM_OC_Start+0xfe>
 800ed3e:	683b      	ldr	r3, [r7, #0]
 800ed40:	2b10      	cmp	r3, #16
 800ed42:	d104      	bne.n	800ed4e <HAL_TIM_OC_Start+0xf6>
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	2202      	movs	r2, #2
 800ed48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ed4c:	e003      	b.n	800ed56 <HAL_TIM_OC_Start+0xfe>
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	2202      	movs	r2, #2
 800ed52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	2201      	movs	r2, #1
 800ed5c:	6839      	ldr	r1, [r7, #0]
 800ed5e:	4618      	mov	r0, r3
 800ed60:	f001 fc4a 	bl	80105f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	4a38      	ldr	r2, [pc, #224]	@ (800ee4c <HAL_TIM_OC_Start+0x1f4>)
 800ed6a:	4293      	cmp	r3, r2
 800ed6c:	d013      	beq.n	800ed96 <HAL_TIM_OC_Start+0x13e>
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	4a37      	ldr	r2, [pc, #220]	@ (800ee50 <HAL_TIM_OC_Start+0x1f8>)
 800ed74:	4293      	cmp	r3, r2
 800ed76:	d00e      	beq.n	800ed96 <HAL_TIM_OC_Start+0x13e>
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	4a35      	ldr	r2, [pc, #212]	@ (800ee54 <HAL_TIM_OC_Start+0x1fc>)
 800ed7e:	4293      	cmp	r3, r2
 800ed80:	d009      	beq.n	800ed96 <HAL_TIM_OC_Start+0x13e>
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	4a34      	ldr	r2, [pc, #208]	@ (800ee58 <HAL_TIM_OC_Start+0x200>)
 800ed88:	4293      	cmp	r3, r2
 800ed8a:	d004      	beq.n	800ed96 <HAL_TIM_OC_Start+0x13e>
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	4a32      	ldr	r2, [pc, #200]	@ (800ee5c <HAL_TIM_OC_Start+0x204>)
 800ed92:	4293      	cmp	r3, r2
 800ed94:	d101      	bne.n	800ed9a <HAL_TIM_OC_Start+0x142>
 800ed96:	2301      	movs	r3, #1
 800ed98:	e000      	b.n	800ed9c <HAL_TIM_OC_Start+0x144>
 800ed9a:	2300      	movs	r3, #0
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d007      	beq.n	800edb0 <HAL_TIM_OC_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800edae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	4a25      	ldr	r2, [pc, #148]	@ (800ee4c <HAL_TIM_OC_Start+0x1f4>)
 800edb6:	4293      	cmp	r3, r2
 800edb8:	d022      	beq.n	800ee00 <HAL_TIM_OC_Start+0x1a8>
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800edc2:	d01d      	beq.n	800ee00 <HAL_TIM_OC_Start+0x1a8>
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	4a25      	ldr	r2, [pc, #148]	@ (800ee60 <HAL_TIM_OC_Start+0x208>)
 800edca:	4293      	cmp	r3, r2
 800edcc:	d018      	beq.n	800ee00 <HAL_TIM_OC_Start+0x1a8>
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	4a24      	ldr	r2, [pc, #144]	@ (800ee64 <HAL_TIM_OC_Start+0x20c>)
 800edd4:	4293      	cmp	r3, r2
 800edd6:	d013      	beq.n	800ee00 <HAL_TIM_OC_Start+0x1a8>
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	4a22      	ldr	r2, [pc, #136]	@ (800ee68 <HAL_TIM_OC_Start+0x210>)
 800edde:	4293      	cmp	r3, r2
 800ede0:	d00e      	beq.n	800ee00 <HAL_TIM_OC_Start+0x1a8>
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	4a1a      	ldr	r2, [pc, #104]	@ (800ee50 <HAL_TIM_OC_Start+0x1f8>)
 800ede8:	4293      	cmp	r3, r2
 800edea:	d009      	beq.n	800ee00 <HAL_TIM_OC_Start+0x1a8>
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	4a1e      	ldr	r2, [pc, #120]	@ (800ee6c <HAL_TIM_OC_Start+0x214>)
 800edf2:	4293      	cmp	r3, r2
 800edf4:	d004      	beq.n	800ee00 <HAL_TIM_OC_Start+0x1a8>
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	4a16      	ldr	r2, [pc, #88]	@ (800ee54 <HAL_TIM_OC_Start+0x1fc>)
 800edfc:	4293      	cmp	r3, r2
 800edfe:	d115      	bne.n	800ee2c <HAL_TIM_OC_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	689a      	ldr	r2, [r3, #8]
 800ee06:	4b1a      	ldr	r3, [pc, #104]	@ (800ee70 <HAL_TIM_OC_Start+0x218>)
 800ee08:	4013      	ands	r3, r2
 800ee0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	2b06      	cmp	r3, #6
 800ee10:	d015      	beq.n	800ee3e <HAL_TIM_OC_Start+0x1e6>
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ee18:	d011      	beq.n	800ee3e <HAL_TIM_OC_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	681a      	ldr	r2, [r3, #0]
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	f042 0201 	orr.w	r2, r2, #1
 800ee28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ee2a:	e008      	b.n	800ee3e <HAL_TIM_OC_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	681a      	ldr	r2, [r3, #0]
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	f042 0201 	orr.w	r2, r2, #1
 800ee3a:	601a      	str	r2, [r3, #0]
 800ee3c:	e000      	b.n	800ee40 <HAL_TIM_OC_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ee3e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ee40:	2300      	movs	r3, #0
}
 800ee42:	4618      	mov	r0, r3
 800ee44:	3710      	adds	r7, #16
 800ee46:	46bd      	mov	sp, r7
 800ee48:	bd80      	pop	{r7, pc}
 800ee4a:	bf00      	nop
 800ee4c:	40010000 	.word	0x40010000
 800ee50:	40010400 	.word	0x40010400
 800ee54:	40014000 	.word	0x40014000
 800ee58:	40014400 	.word	0x40014400
 800ee5c:	40014800 	.word	0x40014800
 800ee60:	40000400 	.word	0x40000400
 800ee64:	40000800 	.word	0x40000800
 800ee68:	40000c00 	.word	0x40000c00
 800ee6c:	40001800 	.word	0x40001800
 800ee70:	00010007 	.word	0x00010007

0800ee74 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b084      	sub	sp, #16
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	6078      	str	r0, [r7, #4]
 800ee7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ee7e:	2300      	movs	r3, #0
 800ee80:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ee82:	683b      	ldr	r3, [r7, #0]
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d109      	bne.n	800ee9c <HAL_TIM_OC_Start_IT+0x28>
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ee8e:	b2db      	uxtb	r3, r3
 800ee90:	2b01      	cmp	r3, #1
 800ee92:	bf14      	ite	ne
 800ee94:	2301      	movne	r3, #1
 800ee96:	2300      	moveq	r3, #0
 800ee98:	b2db      	uxtb	r3, r3
 800ee9a:	e03c      	b.n	800ef16 <HAL_TIM_OC_Start_IT+0xa2>
 800ee9c:	683b      	ldr	r3, [r7, #0]
 800ee9e:	2b04      	cmp	r3, #4
 800eea0:	d109      	bne.n	800eeb6 <HAL_TIM_OC_Start_IT+0x42>
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800eea8:	b2db      	uxtb	r3, r3
 800eeaa:	2b01      	cmp	r3, #1
 800eeac:	bf14      	ite	ne
 800eeae:	2301      	movne	r3, #1
 800eeb0:	2300      	moveq	r3, #0
 800eeb2:	b2db      	uxtb	r3, r3
 800eeb4:	e02f      	b.n	800ef16 <HAL_TIM_OC_Start_IT+0xa2>
 800eeb6:	683b      	ldr	r3, [r7, #0]
 800eeb8:	2b08      	cmp	r3, #8
 800eeba:	d109      	bne.n	800eed0 <HAL_TIM_OC_Start_IT+0x5c>
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800eec2:	b2db      	uxtb	r3, r3
 800eec4:	2b01      	cmp	r3, #1
 800eec6:	bf14      	ite	ne
 800eec8:	2301      	movne	r3, #1
 800eeca:	2300      	moveq	r3, #0
 800eecc:	b2db      	uxtb	r3, r3
 800eece:	e022      	b.n	800ef16 <HAL_TIM_OC_Start_IT+0xa2>
 800eed0:	683b      	ldr	r3, [r7, #0]
 800eed2:	2b0c      	cmp	r3, #12
 800eed4:	d109      	bne.n	800eeea <HAL_TIM_OC_Start_IT+0x76>
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800eedc:	b2db      	uxtb	r3, r3
 800eede:	2b01      	cmp	r3, #1
 800eee0:	bf14      	ite	ne
 800eee2:	2301      	movne	r3, #1
 800eee4:	2300      	moveq	r3, #0
 800eee6:	b2db      	uxtb	r3, r3
 800eee8:	e015      	b.n	800ef16 <HAL_TIM_OC_Start_IT+0xa2>
 800eeea:	683b      	ldr	r3, [r7, #0]
 800eeec:	2b10      	cmp	r3, #16
 800eeee:	d109      	bne.n	800ef04 <HAL_TIM_OC_Start_IT+0x90>
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800eef6:	b2db      	uxtb	r3, r3
 800eef8:	2b01      	cmp	r3, #1
 800eefa:	bf14      	ite	ne
 800eefc:	2301      	movne	r3, #1
 800eefe:	2300      	moveq	r3, #0
 800ef00:	b2db      	uxtb	r3, r3
 800ef02:	e008      	b.n	800ef16 <HAL_TIM_OC_Start_IT+0xa2>
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ef0a:	b2db      	uxtb	r3, r3
 800ef0c:	2b01      	cmp	r3, #1
 800ef0e:	bf14      	ite	ne
 800ef10:	2301      	movne	r3, #1
 800ef12:	2300      	moveq	r3, #0
 800ef14:	b2db      	uxtb	r3, r3
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d001      	beq.n	800ef1e <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800ef1a:	2301      	movs	r3, #1
 800ef1c:	e0ec      	b.n	800f0f8 <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d104      	bne.n	800ef2e <HAL_TIM_OC_Start_IT+0xba>
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	2202      	movs	r2, #2
 800ef28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ef2c:	e023      	b.n	800ef76 <HAL_TIM_OC_Start_IT+0x102>
 800ef2e:	683b      	ldr	r3, [r7, #0]
 800ef30:	2b04      	cmp	r3, #4
 800ef32:	d104      	bne.n	800ef3e <HAL_TIM_OC_Start_IT+0xca>
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	2202      	movs	r2, #2
 800ef38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ef3c:	e01b      	b.n	800ef76 <HAL_TIM_OC_Start_IT+0x102>
 800ef3e:	683b      	ldr	r3, [r7, #0]
 800ef40:	2b08      	cmp	r3, #8
 800ef42:	d104      	bne.n	800ef4e <HAL_TIM_OC_Start_IT+0xda>
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	2202      	movs	r2, #2
 800ef48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ef4c:	e013      	b.n	800ef76 <HAL_TIM_OC_Start_IT+0x102>
 800ef4e:	683b      	ldr	r3, [r7, #0]
 800ef50:	2b0c      	cmp	r3, #12
 800ef52:	d104      	bne.n	800ef5e <HAL_TIM_OC_Start_IT+0xea>
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	2202      	movs	r2, #2
 800ef58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ef5c:	e00b      	b.n	800ef76 <HAL_TIM_OC_Start_IT+0x102>
 800ef5e:	683b      	ldr	r3, [r7, #0]
 800ef60:	2b10      	cmp	r3, #16
 800ef62:	d104      	bne.n	800ef6e <HAL_TIM_OC_Start_IT+0xfa>
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	2202      	movs	r2, #2
 800ef68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ef6c:	e003      	b.n	800ef76 <HAL_TIM_OC_Start_IT+0x102>
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	2202      	movs	r2, #2
 800ef72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800ef76:	683b      	ldr	r3, [r7, #0]
 800ef78:	2b0c      	cmp	r3, #12
 800ef7a:	d841      	bhi.n	800f000 <HAL_TIM_OC_Start_IT+0x18c>
 800ef7c:	a201      	add	r2, pc, #4	@ (adr r2, 800ef84 <HAL_TIM_OC_Start_IT+0x110>)
 800ef7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef82:	bf00      	nop
 800ef84:	0800efb9 	.word	0x0800efb9
 800ef88:	0800f001 	.word	0x0800f001
 800ef8c:	0800f001 	.word	0x0800f001
 800ef90:	0800f001 	.word	0x0800f001
 800ef94:	0800efcb 	.word	0x0800efcb
 800ef98:	0800f001 	.word	0x0800f001
 800ef9c:	0800f001 	.word	0x0800f001
 800efa0:	0800f001 	.word	0x0800f001
 800efa4:	0800efdd 	.word	0x0800efdd
 800efa8:	0800f001 	.word	0x0800f001
 800efac:	0800f001 	.word	0x0800f001
 800efb0:	0800f001 	.word	0x0800f001
 800efb4:	0800efef 	.word	0x0800efef
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	68da      	ldr	r2, [r3, #12]
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	f042 0202 	orr.w	r2, r2, #2
 800efc6:	60da      	str	r2, [r3, #12]
      break;
 800efc8:	e01d      	b.n	800f006 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	68da      	ldr	r2, [r3, #12]
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	f042 0204 	orr.w	r2, r2, #4
 800efd8:	60da      	str	r2, [r3, #12]
      break;
 800efda:	e014      	b.n	800f006 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	68da      	ldr	r2, [r3, #12]
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	f042 0208 	orr.w	r2, r2, #8
 800efea:	60da      	str	r2, [r3, #12]
      break;
 800efec:	e00b      	b.n	800f006 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	68da      	ldr	r2, [r3, #12]
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	f042 0210 	orr.w	r2, r2, #16
 800effc:	60da      	str	r2, [r3, #12]
      break;
 800effe:	e002      	b.n	800f006 <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800f000:	2301      	movs	r3, #1
 800f002:	73fb      	strb	r3, [r7, #15]
      break;
 800f004:	bf00      	nop
  }

  if (status == HAL_OK)
 800f006:	7bfb      	ldrb	r3, [r7, #15]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d174      	bne.n	800f0f6 <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	2201      	movs	r2, #1
 800f012:	6839      	ldr	r1, [r7, #0]
 800f014:	4618      	mov	r0, r3
 800f016:	f001 faef 	bl	80105f8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	4a38      	ldr	r2, [pc, #224]	@ (800f100 <HAL_TIM_OC_Start_IT+0x28c>)
 800f020:	4293      	cmp	r3, r2
 800f022:	d013      	beq.n	800f04c <HAL_TIM_OC_Start_IT+0x1d8>
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	4a36      	ldr	r2, [pc, #216]	@ (800f104 <HAL_TIM_OC_Start_IT+0x290>)
 800f02a:	4293      	cmp	r3, r2
 800f02c:	d00e      	beq.n	800f04c <HAL_TIM_OC_Start_IT+0x1d8>
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	4a35      	ldr	r2, [pc, #212]	@ (800f108 <HAL_TIM_OC_Start_IT+0x294>)
 800f034:	4293      	cmp	r3, r2
 800f036:	d009      	beq.n	800f04c <HAL_TIM_OC_Start_IT+0x1d8>
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	4a33      	ldr	r2, [pc, #204]	@ (800f10c <HAL_TIM_OC_Start_IT+0x298>)
 800f03e:	4293      	cmp	r3, r2
 800f040:	d004      	beq.n	800f04c <HAL_TIM_OC_Start_IT+0x1d8>
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	4a32      	ldr	r2, [pc, #200]	@ (800f110 <HAL_TIM_OC_Start_IT+0x29c>)
 800f048:	4293      	cmp	r3, r2
 800f04a:	d101      	bne.n	800f050 <HAL_TIM_OC_Start_IT+0x1dc>
 800f04c:	2301      	movs	r3, #1
 800f04e:	e000      	b.n	800f052 <HAL_TIM_OC_Start_IT+0x1de>
 800f050:	2300      	movs	r3, #0
 800f052:	2b00      	cmp	r3, #0
 800f054:	d007      	beq.n	800f066 <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f064:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	4a25      	ldr	r2, [pc, #148]	@ (800f100 <HAL_TIM_OC_Start_IT+0x28c>)
 800f06c:	4293      	cmp	r3, r2
 800f06e:	d022      	beq.n	800f0b6 <HAL_TIM_OC_Start_IT+0x242>
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f078:	d01d      	beq.n	800f0b6 <HAL_TIM_OC_Start_IT+0x242>
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	4a25      	ldr	r2, [pc, #148]	@ (800f114 <HAL_TIM_OC_Start_IT+0x2a0>)
 800f080:	4293      	cmp	r3, r2
 800f082:	d018      	beq.n	800f0b6 <HAL_TIM_OC_Start_IT+0x242>
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	4a23      	ldr	r2, [pc, #140]	@ (800f118 <HAL_TIM_OC_Start_IT+0x2a4>)
 800f08a:	4293      	cmp	r3, r2
 800f08c:	d013      	beq.n	800f0b6 <HAL_TIM_OC_Start_IT+0x242>
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	4a22      	ldr	r2, [pc, #136]	@ (800f11c <HAL_TIM_OC_Start_IT+0x2a8>)
 800f094:	4293      	cmp	r3, r2
 800f096:	d00e      	beq.n	800f0b6 <HAL_TIM_OC_Start_IT+0x242>
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	4a19      	ldr	r2, [pc, #100]	@ (800f104 <HAL_TIM_OC_Start_IT+0x290>)
 800f09e:	4293      	cmp	r3, r2
 800f0a0:	d009      	beq.n	800f0b6 <HAL_TIM_OC_Start_IT+0x242>
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	4a1e      	ldr	r2, [pc, #120]	@ (800f120 <HAL_TIM_OC_Start_IT+0x2ac>)
 800f0a8:	4293      	cmp	r3, r2
 800f0aa:	d004      	beq.n	800f0b6 <HAL_TIM_OC_Start_IT+0x242>
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	4a15      	ldr	r2, [pc, #84]	@ (800f108 <HAL_TIM_OC_Start_IT+0x294>)
 800f0b2:	4293      	cmp	r3, r2
 800f0b4:	d115      	bne.n	800f0e2 <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	689a      	ldr	r2, [r3, #8]
 800f0bc:	4b19      	ldr	r3, [pc, #100]	@ (800f124 <HAL_TIM_OC_Start_IT+0x2b0>)
 800f0be:	4013      	ands	r3, r2
 800f0c0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f0c2:	68bb      	ldr	r3, [r7, #8]
 800f0c4:	2b06      	cmp	r3, #6
 800f0c6:	d015      	beq.n	800f0f4 <HAL_TIM_OC_Start_IT+0x280>
 800f0c8:	68bb      	ldr	r3, [r7, #8]
 800f0ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f0ce:	d011      	beq.n	800f0f4 <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	681a      	ldr	r2, [r3, #0]
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	f042 0201 	orr.w	r2, r2, #1
 800f0de:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f0e0:	e008      	b.n	800f0f4 <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	681a      	ldr	r2, [r3, #0]
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	f042 0201 	orr.w	r2, r2, #1
 800f0f0:	601a      	str	r2, [r3, #0]
 800f0f2:	e000      	b.n	800f0f6 <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f0f4:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800f0f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	3710      	adds	r7, #16
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	bd80      	pop	{r7, pc}
 800f100:	40010000 	.word	0x40010000
 800f104:	40010400 	.word	0x40010400
 800f108:	40014000 	.word	0x40014000
 800f10c:	40014400 	.word	0x40014400
 800f110:	40014800 	.word	0x40014800
 800f114:	40000400 	.word	0x40000400
 800f118:	40000800 	.word	0x40000800
 800f11c:	40000c00 	.word	0x40000c00
 800f120:	40001800 	.word	0x40001800
 800f124:	00010007 	.word	0x00010007

0800f128 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b082      	sub	sp, #8
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	2b00      	cmp	r3, #0
 800f134:	d101      	bne.n	800f13a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800f136:	2301      	movs	r3, #1
 800f138:	e049      	b.n	800f1ce <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f140:	b2db      	uxtb	r3, r3
 800f142:	2b00      	cmp	r3, #0
 800f144:	d106      	bne.n	800f154 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	2200      	movs	r2, #0
 800f14a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f000 f841 	bl	800f1d6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	2202      	movs	r2, #2
 800f158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	681a      	ldr	r2, [r3, #0]
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	3304      	adds	r3, #4
 800f164:	4619      	mov	r1, r3
 800f166:	4610      	mov	r0, r2
 800f168:	f000 fd08 	bl	800fb7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	2201      	movs	r2, #1
 800f170:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	2201      	movs	r2, #1
 800f178:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	2201      	movs	r2, #1
 800f180:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	2201      	movs	r2, #1
 800f188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	2201      	movs	r2, #1
 800f190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	2201      	movs	r2, #1
 800f198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	2201      	movs	r2, #1
 800f1a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	2201      	movs	r2, #1
 800f1a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	2201      	movs	r2, #1
 800f1b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	2201      	movs	r2, #1
 800f1b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	2201      	movs	r2, #1
 800f1c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	2201      	movs	r2, #1
 800f1c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f1cc:	2300      	movs	r3, #0
}
 800f1ce:	4618      	mov	r0, r3
 800f1d0:	3708      	adds	r7, #8
 800f1d2:	46bd      	mov	sp, r7
 800f1d4:	bd80      	pop	{r7, pc}

0800f1d6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800f1d6:	b480      	push	{r7}
 800f1d8:	b083      	sub	sp, #12
 800f1da:	af00      	add	r7, sp, #0
 800f1dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800f1de:	bf00      	nop
 800f1e0:	370c      	adds	r7, #12
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e8:	4770      	bx	lr
	...

0800f1ec <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f1ec:	b580      	push	{r7, lr}
 800f1ee:	b084      	sub	sp, #16
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
 800f1f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f1f6:	2300      	movs	r3, #0
 800f1f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800f1fa:	683b      	ldr	r3, [r7, #0]
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d104      	bne.n	800f20a <HAL_TIM_IC_Start_IT+0x1e>
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800f206:	b2db      	uxtb	r3, r3
 800f208:	e023      	b.n	800f252 <HAL_TIM_IC_Start_IT+0x66>
 800f20a:	683b      	ldr	r3, [r7, #0]
 800f20c:	2b04      	cmp	r3, #4
 800f20e:	d104      	bne.n	800f21a <HAL_TIM_IC_Start_IT+0x2e>
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800f216:	b2db      	uxtb	r3, r3
 800f218:	e01b      	b.n	800f252 <HAL_TIM_IC_Start_IT+0x66>
 800f21a:	683b      	ldr	r3, [r7, #0]
 800f21c:	2b08      	cmp	r3, #8
 800f21e:	d104      	bne.n	800f22a <HAL_TIM_IC_Start_IT+0x3e>
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f226:	b2db      	uxtb	r3, r3
 800f228:	e013      	b.n	800f252 <HAL_TIM_IC_Start_IT+0x66>
 800f22a:	683b      	ldr	r3, [r7, #0]
 800f22c:	2b0c      	cmp	r3, #12
 800f22e:	d104      	bne.n	800f23a <HAL_TIM_IC_Start_IT+0x4e>
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f236:	b2db      	uxtb	r3, r3
 800f238:	e00b      	b.n	800f252 <HAL_TIM_IC_Start_IT+0x66>
 800f23a:	683b      	ldr	r3, [r7, #0]
 800f23c:	2b10      	cmp	r3, #16
 800f23e:	d104      	bne.n	800f24a <HAL_TIM_IC_Start_IT+0x5e>
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f246:	b2db      	uxtb	r3, r3
 800f248:	e003      	b.n	800f252 <HAL_TIM_IC_Start_IT+0x66>
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800f250:	b2db      	uxtb	r3, r3
 800f252:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d104      	bne.n	800f264 <HAL_TIM_IC_Start_IT+0x78>
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f260:	b2db      	uxtb	r3, r3
 800f262:	e013      	b.n	800f28c <HAL_TIM_IC_Start_IT+0xa0>
 800f264:	683b      	ldr	r3, [r7, #0]
 800f266:	2b04      	cmp	r3, #4
 800f268:	d104      	bne.n	800f274 <HAL_TIM_IC_Start_IT+0x88>
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f270:	b2db      	uxtb	r3, r3
 800f272:	e00b      	b.n	800f28c <HAL_TIM_IC_Start_IT+0xa0>
 800f274:	683b      	ldr	r3, [r7, #0]
 800f276:	2b08      	cmp	r3, #8
 800f278:	d104      	bne.n	800f284 <HAL_TIM_IC_Start_IT+0x98>
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800f280:	b2db      	uxtb	r3, r3
 800f282:	e003      	b.n	800f28c <HAL_TIM_IC_Start_IT+0xa0>
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800f28a:	b2db      	uxtb	r3, r3
 800f28c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800f28e:	7bbb      	ldrb	r3, [r7, #14]
 800f290:	2b01      	cmp	r3, #1
 800f292:	d102      	bne.n	800f29a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800f294:	7b7b      	ldrb	r3, [r7, #13]
 800f296:	2b01      	cmp	r3, #1
 800f298:	d001      	beq.n	800f29e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800f29a:	2301      	movs	r3, #1
 800f29c:	e0e2      	b.n	800f464 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d104      	bne.n	800f2ae <HAL_TIM_IC_Start_IT+0xc2>
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	2202      	movs	r2, #2
 800f2a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f2ac:	e023      	b.n	800f2f6 <HAL_TIM_IC_Start_IT+0x10a>
 800f2ae:	683b      	ldr	r3, [r7, #0]
 800f2b0:	2b04      	cmp	r3, #4
 800f2b2:	d104      	bne.n	800f2be <HAL_TIM_IC_Start_IT+0xd2>
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	2202      	movs	r2, #2
 800f2b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f2bc:	e01b      	b.n	800f2f6 <HAL_TIM_IC_Start_IT+0x10a>
 800f2be:	683b      	ldr	r3, [r7, #0]
 800f2c0:	2b08      	cmp	r3, #8
 800f2c2:	d104      	bne.n	800f2ce <HAL_TIM_IC_Start_IT+0xe2>
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	2202      	movs	r2, #2
 800f2c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f2cc:	e013      	b.n	800f2f6 <HAL_TIM_IC_Start_IT+0x10a>
 800f2ce:	683b      	ldr	r3, [r7, #0]
 800f2d0:	2b0c      	cmp	r3, #12
 800f2d2:	d104      	bne.n	800f2de <HAL_TIM_IC_Start_IT+0xf2>
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	2202      	movs	r2, #2
 800f2d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f2dc:	e00b      	b.n	800f2f6 <HAL_TIM_IC_Start_IT+0x10a>
 800f2de:	683b      	ldr	r3, [r7, #0]
 800f2e0:	2b10      	cmp	r3, #16
 800f2e2:	d104      	bne.n	800f2ee <HAL_TIM_IC_Start_IT+0x102>
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	2202      	movs	r2, #2
 800f2e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f2ec:	e003      	b.n	800f2f6 <HAL_TIM_IC_Start_IT+0x10a>
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	2202      	movs	r2, #2
 800f2f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f2f6:	683b      	ldr	r3, [r7, #0]
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d104      	bne.n	800f306 <HAL_TIM_IC_Start_IT+0x11a>
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	2202      	movs	r2, #2
 800f300:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f304:	e013      	b.n	800f32e <HAL_TIM_IC_Start_IT+0x142>
 800f306:	683b      	ldr	r3, [r7, #0]
 800f308:	2b04      	cmp	r3, #4
 800f30a:	d104      	bne.n	800f316 <HAL_TIM_IC_Start_IT+0x12a>
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	2202      	movs	r2, #2
 800f310:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f314:	e00b      	b.n	800f32e <HAL_TIM_IC_Start_IT+0x142>
 800f316:	683b      	ldr	r3, [r7, #0]
 800f318:	2b08      	cmp	r3, #8
 800f31a:	d104      	bne.n	800f326 <HAL_TIM_IC_Start_IT+0x13a>
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	2202      	movs	r2, #2
 800f320:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f324:	e003      	b.n	800f32e <HAL_TIM_IC_Start_IT+0x142>
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	2202      	movs	r2, #2
 800f32a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800f32e:	683b      	ldr	r3, [r7, #0]
 800f330:	2b0c      	cmp	r3, #12
 800f332:	d841      	bhi.n	800f3b8 <HAL_TIM_IC_Start_IT+0x1cc>
 800f334:	a201      	add	r2, pc, #4	@ (adr r2, 800f33c <HAL_TIM_IC_Start_IT+0x150>)
 800f336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f33a:	bf00      	nop
 800f33c:	0800f371 	.word	0x0800f371
 800f340:	0800f3b9 	.word	0x0800f3b9
 800f344:	0800f3b9 	.word	0x0800f3b9
 800f348:	0800f3b9 	.word	0x0800f3b9
 800f34c:	0800f383 	.word	0x0800f383
 800f350:	0800f3b9 	.word	0x0800f3b9
 800f354:	0800f3b9 	.word	0x0800f3b9
 800f358:	0800f3b9 	.word	0x0800f3b9
 800f35c:	0800f395 	.word	0x0800f395
 800f360:	0800f3b9 	.word	0x0800f3b9
 800f364:	0800f3b9 	.word	0x0800f3b9
 800f368:	0800f3b9 	.word	0x0800f3b9
 800f36c:	0800f3a7 	.word	0x0800f3a7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	68da      	ldr	r2, [r3, #12]
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	f042 0202 	orr.w	r2, r2, #2
 800f37e:	60da      	str	r2, [r3, #12]
      break;
 800f380:	e01d      	b.n	800f3be <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	68da      	ldr	r2, [r3, #12]
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	f042 0204 	orr.w	r2, r2, #4
 800f390:	60da      	str	r2, [r3, #12]
      break;
 800f392:	e014      	b.n	800f3be <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	68da      	ldr	r2, [r3, #12]
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	f042 0208 	orr.w	r2, r2, #8
 800f3a2:	60da      	str	r2, [r3, #12]
      break;
 800f3a4:	e00b      	b.n	800f3be <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	68da      	ldr	r2, [r3, #12]
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	f042 0210 	orr.w	r2, r2, #16
 800f3b4:	60da      	str	r2, [r3, #12]
      break;
 800f3b6:	e002      	b.n	800f3be <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800f3b8:	2301      	movs	r3, #1
 800f3ba:	73fb      	strb	r3, [r7, #15]
      break;
 800f3bc:	bf00      	nop
  }

  if (status == HAL_OK)
 800f3be:	7bfb      	ldrb	r3, [r7, #15]
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d14e      	bne.n	800f462 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	2201      	movs	r2, #1
 800f3ca:	6839      	ldr	r1, [r7, #0]
 800f3cc:	4618      	mov	r0, r3
 800f3ce:	f001 f913 	bl	80105f8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	4a25      	ldr	r2, [pc, #148]	@ (800f46c <HAL_TIM_IC_Start_IT+0x280>)
 800f3d8:	4293      	cmp	r3, r2
 800f3da:	d022      	beq.n	800f422 <HAL_TIM_IC_Start_IT+0x236>
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f3e4:	d01d      	beq.n	800f422 <HAL_TIM_IC_Start_IT+0x236>
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	681b      	ldr	r3, [r3, #0]
 800f3ea:	4a21      	ldr	r2, [pc, #132]	@ (800f470 <HAL_TIM_IC_Start_IT+0x284>)
 800f3ec:	4293      	cmp	r3, r2
 800f3ee:	d018      	beq.n	800f422 <HAL_TIM_IC_Start_IT+0x236>
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	4a1f      	ldr	r2, [pc, #124]	@ (800f474 <HAL_TIM_IC_Start_IT+0x288>)
 800f3f6:	4293      	cmp	r3, r2
 800f3f8:	d013      	beq.n	800f422 <HAL_TIM_IC_Start_IT+0x236>
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	4a1e      	ldr	r2, [pc, #120]	@ (800f478 <HAL_TIM_IC_Start_IT+0x28c>)
 800f400:	4293      	cmp	r3, r2
 800f402:	d00e      	beq.n	800f422 <HAL_TIM_IC_Start_IT+0x236>
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	4a1c      	ldr	r2, [pc, #112]	@ (800f47c <HAL_TIM_IC_Start_IT+0x290>)
 800f40a:	4293      	cmp	r3, r2
 800f40c:	d009      	beq.n	800f422 <HAL_TIM_IC_Start_IT+0x236>
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	4a1b      	ldr	r2, [pc, #108]	@ (800f480 <HAL_TIM_IC_Start_IT+0x294>)
 800f414:	4293      	cmp	r3, r2
 800f416:	d004      	beq.n	800f422 <HAL_TIM_IC_Start_IT+0x236>
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	4a19      	ldr	r2, [pc, #100]	@ (800f484 <HAL_TIM_IC_Start_IT+0x298>)
 800f41e:	4293      	cmp	r3, r2
 800f420:	d115      	bne.n	800f44e <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	689a      	ldr	r2, [r3, #8]
 800f428:	4b17      	ldr	r3, [pc, #92]	@ (800f488 <HAL_TIM_IC_Start_IT+0x29c>)
 800f42a:	4013      	ands	r3, r2
 800f42c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f42e:	68bb      	ldr	r3, [r7, #8]
 800f430:	2b06      	cmp	r3, #6
 800f432:	d015      	beq.n	800f460 <HAL_TIM_IC_Start_IT+0x274>
 800f434:	68bb      	ldr	r3, [r7, #8]
 800f436:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f43a:	d011      	beq.n	800f460 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	681a      	ldr	r2, [r3, #0]
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	f042 0201 	orr.w	r2, r2, #1
 800f44a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f44c:	e008      	b.n	800f460 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	681a      	ldr	r2, [r3, #0]
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	f042 0201 	orr.w	r2, r2, #1
 800f45c:	601a      	str	r2, [r3, #0]
 800f45e:	e000      	b.n	800f462 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f460:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800f462:	7bfb      	ldrb	r3, [r7, #15]
}
 800f464:	4618      	mov	r0, r3
 800f466:	3710      	adds	r7, #16
 800f468:	46bd      	mov	sp, r7
 800f46a:	bd80      	pop	{r7, pc}
 800f46c:	40010000 	.word	0x40010000
 800f470:	40000400 	.word	0x40000400
 800f474:	40000800 	.word	0x40000800
 800f478:	40000c00 	.word	0x40000c00
 800f47c:	40010400 	.word	0x40010400
 800f480:	40001800 	.word	0x40001800
 800f484:	40014000 	.word	0x40014000
 800f488:	00010007 	.word	0x00010007

0800f48c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f48c:	b580      	push	{r7, lr}
 800f48e:	b084      	sub	sp, #16
 800f490:	af00      	add	r7, sp, #0
 800f492:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	68db      	ldr	r3, [r3, #12]
 800f49a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	691b      	ldr	r3, [r3, #16]
 800f4a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800f4a4:	68bb      	ldr	r3, [r7, #8]
 800f4a6:	f003 0302 	and.w	r3, r3, #2
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d020      	beq.n	800f4f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	f003 0302 	and.w	r3, r3, #2
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	d01b      	beq.n	800f4f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	f06f 0202 	mvn.w	r2, #2
 800f4c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	2201      	movs	r2, #1
 800f4c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	699b      	ldr	r3, [r3, #24]
 800f4ce:	f003 0303 	and.w	r3, r3, #3
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d003      	beq.n	800f4de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f4d6:	6878      	ldr	r0, [r7, #4]
 800f4d8:	f7f4 fb58 	bl	8003b8c <HAL_TIM_IC_CaptureCallback>
 800f4dc:	e005      	b.n	800f4ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f4de:	6878      	ldr	r0, [r7, #4]
 800f4e0:	f7f4 fb76 	bl	8003bd0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f4e4:	6878      	ldr	r0, [r7, #4]
 800f4e6:	f000 fb35 	bl	800fb54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	2200      	movs	r2, #0
 800f4ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f4f0:	68bb      	ldr	r3, [r7, #8]
 800f4f2:	f003 0304 	and.w	r3, r3, #4
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d020      	beq.n	800f53c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	f003 0304 	and.w	r3, r3, #4
 800f500:	2b00      	cmp	r3, #0
 800f502:	d01b      	beq.n	800f53c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	f06f 0204 	mvn.w	r2, #4
 800f50c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	2202      	movs	r2, #2
 800f512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	699b      	ldr	r3, [r3, #24]
 800f51a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d003      	beq.n	800f52a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f522:	6878      	ldr	r0, [r7, #4]
 800f524:	f7f4 fb32 	bl	8003b8c <HAL_TIM_IC_CaptureCallback>
 800f528:	e005      	b.n	800f536 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f52a:	6878      	ldr	r0, [r7, #4]
 800f52c:	f7f4 fb50 	bl	8003bd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f530:	6878      	ldr	r0, [r7, #4]
 800f532:	f000 fb0f 	bl	800fb54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	2200      	movs	r2, #0
 800f53a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f53c:	68bb      	ldr	r3, [r7, #8]
 800f53e:	f003 0308 	and.w	r3, r3, #8
 800f542:	2b00      	cmp	r3, #0
 800f544:	d020      	beq.n	800f588 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	f003 0308 	and.w	r3, r3, #8
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d01b      	beq.n	800f588 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	f06f 0208 	mvn.w	r2, #8
 800f558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	2204      	movs	r2, #4
 800f55e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	69db      	ldr	r3, [r3, #28]
 800f566:	f003 0303 	and.w	r3, r3, #3
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d003      	beq.n	800f576 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f56e:	6878      	ldr	r0, [r7, #4]
 800f570:	f7f4 fb0c 	bl	8003b8c <HAL_TIM_IC_CaptureCallback>
 800f574:	e005      	b.n	800f582 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f576:	6878      	ldr	r0, [r7, #4]
 800f578:	f7f4 fb2a 	bl	8003bd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f57c:	6878      	ldr	r0, [r7, #4]
 800f57e:	f000 fae9 	bl	800fb54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	2200      	movs	r2, #0
 800f586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f588:	68bb      	ldr	r3, [r7, #8]
 800f58a:	f003 0310 	and.w	r3, r3, #16
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d020      	beq.n	800f5d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	f003 0310 	and.w	r3, r3, #16
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d01b      	beq.n	800f5d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	f06f 0210 	mvn.w	r2, #16
 800f5a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	2208      	movs	r2, #8
 800f5aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	69db      	ldr	r3, [r3, #28]
 800f5b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d003      	beq.n	800f5c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f5ba:	6878      	ldr	r0, [r7, #4]
 800f5bc:	f7f4 fae6 	bl	8003b8c <HAL_TIM_IC_CaptureCallback>
 800f5c0:	e005      	b.n	800f5ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f5c2:	6878      	ldr	r0, [r7, #4]
 800f5c4:	f7f4 fb04 	bl	8003bd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f5c8:	6878      	ldr	r0, [r7, #4]
 800f5ca:	f000 fac3 	bl	800fb54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	2200      	movs	r2, #0
 800f5d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f5d4:	68bb      	ldr	r3, [r7, #8]
 800f5d6:	f003 0301 	and.w	r3, r3, #1
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d00c      	beq.n	800f5f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	f003 0301 	and.w	r3, r3, #1
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d007      	beq.n	800f5f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	f06f 0201 	mvn.w	r2, #1
 800f5f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f5f2:	6878      	ldr	r0, [r7, #4]
 800f5f4:	f000 faa4 	bl	800fb40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f5f8:	68bb      	ldr	r3, [r7, #8]
 800f5fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d104      	bne.n	800f60c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f602:	68bb      	ldr	r3, [r7, #8]
 800f604:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d00c      	beq.n	800f626 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f612:	2b00      	cmp	r3, #0
 800f614:	d007      	beq.n	800f626 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f61e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f620:	6878      	ldr	r0, [r7, #4]
 800f622:	f001 f925 	bl	8010870 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f626:	68bb      	ldr	r3, [r7, #8]
 800f628:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d00c      	beq.n	800f64a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f636:	2b00      	cmp	r3, #0
 800f638:	d007      	beq.n	800f64a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	681b      	ldr	r3, [r3, #0]
 800f63e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f642:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f644:	6878      	ldr	r0, [r7, #4]
 800f646:	f001 f91d 	bl	8010884 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f64a:	68bb      	ldr	r3, [r7, #8]
 800f64c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f650:	2b00      	cmp	r3, #0
 800f652:	d00c      	beq.n	800f66e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d007      	beq.n	800f66e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f666:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f668:	6878      	ldr	r0, [r7, #4]
 800f66a:	f000 fa7d 	bl	800fb68 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f66e:	68bb      	ldr	r3, [r7, #8]
 800f670:	f003 0320 	and.w	r3, r3, #32
 800f674:	2b00      	cmp	r3, #0
 800f676:	d00c      	beq.n	800f692 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	f003 0320 	and.w	r3, r3, #32
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d007      	beq.n	800f692 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	f06f 0220 	mvn.w	r2, #32
 800f68a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f68c:	6878      	ldr	r0, [r7, #4]
 800f68e:	f001 f8e5 	bl	801085c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f692:	bf00      	nop
 800f694:	3710      	adds	r7, #16
 800f696:	46bd      	mov	sp, r7
 800f698:	bd80      	pop	{r7, pc}
	...

0800f69c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800f69c:	b580      	push	{r7, lr}
 800f69e:	b086      	sub	sp, #24
 800f6a0:	af00      	add	r7, sp, #0
 800f6a2:	60f8      	str	r0, [r7, #12]
 800f6a4:	60b9      	str	r1, [r7, #8]
 800f6a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f6a8:	2300      	movs	r3, #0
 800f6aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f6b2:	2b01      	cmp	r3, #1
 800f6b4:	d101      	bne.n	800f6ba <HAL_TIM_OC_ConfigChannel+0x1e>
 800f6b6:	2302      	movs	r3, #2
 800f6b8:	e066      	b.n	800f788 <HAL_TIM_OC_ConfigChannel+0xec>
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	2201      	movs	r2, #1
 800f6be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	2b14      	cmp	r3, #20
 800f6c6:	d857      	bhi.n	800f778 <HAL_TIM_OC_ConfigChannel+0xdc>
 800f6c8:	a201      	add	r2, pc, #4	@ (adr r2, 800f6d0 <HAL_TIM_OC_ConfigChannel+0x34>)
 800f6ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6ce:	bf00      	nop
 800f6d0:	0800f725 	.word	0x0800f725
 800f6d4:	0800f779 	.word	0x0800f779
 800f6d8:	0800f779 	.word	0x0800f779
 800f6dc:	0800f779 	.word	0x0800f779
 800f6e0:	0800f733 	.word	0x0800f733
 800f6e4:	0800f779 	.word	0x0800f779
 800f6e8:	0800f779 	.word	0x0800f779
 800f6ec:	0800f779 	.word	0x0800f779
 800f6f0:	0800f741 	.word	0x0800f741
 800f6f4:	0800f779 	.word	0x0800f779
 800f6f8:	0800f779 	.word	0x0800f779
 800f6fc:	0800f779 	.word	0x0800f779
 800f700:	0800f74f 	.word	0x0800f74f
 800f704:	0800f779 	.word	0x0800f779
 800f708:	0800f779 	.word	0x0800f779
 800f70c:	0800f779 	.word	0x0800f779
 800f710:	0800f75d 	.word	0x0800f75d
 800f714:	0800f779 	.word	0x0800f779
 800f718:	0800f779 	.word	0x0800f779
 800f71c:	0800f779 	.word	0x0800f779
 800f720:	0800f76b 	.word	0x0800f76b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	68b9      	ldr	r1, [r7, #8]
 800f72a:	4618      	mov	r0, r3
 800f72c:	f000 fac6 	bl	800fcbc <TIM_OC1_SetConfig>
      break;
 800f730:	e025      	b.n	800f77e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	68b9      	ldr	r1, [r7, #8]
 800f738:	4618      	mov	r0, r3
 800f73a:	f000 fb4f 	bl	800fddc <TIM_OC2_SetConfig>
      break;
 800f73e:	e01e      	b.n	800f77e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f740:	68fb      	ldr	r3, [r7, #12]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	68b9      	ldr	r1, [r7, #8]
 800f746:	4618      	mov	r0, r3
 800f748:	f000 fbd2 	bl	800fef0 <TIM_OC3_SetConfig>
      break;
 800f74c:	e017      	b.n	800f77e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	68b9      	ldr	r1, [r7, #8]
 800f754:	4618      	mov	r0, r3
 800f756:	f000 fc53 	bl	8010000 <TIM_OC4_SetConfig>
      break;
 800f75a:	e010      	b.n	800f77e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	68b9      	ldr	r1, [r7, #8]
 800f762:	4618      	mov	r0, r3
 800f764:	f000 fcb6 	bl	80100d4 <TIM_OC5_SetConfig>
      break;
 800f768:	e009      	b.n	800f77e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	68b9      	ldr	r1, [r7, #8]
 800f770:	4618      	mov	r0, r3
 800f772:	f000 fd13 	bl	801019c <TIM_OC6_SetConfig>
      break;
 800f776:	e002      	b.n	800f77e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800f778:	2301      	movs	r3, #1
 800f77a:	75fb      	strb	r3, [r7, #23]
      break;
 800f77c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	2200      	movs	r2, #0
 800f782:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f786:	7dfb      	ldrb	r3, [r7, #23]
}
 800f788:	4618      	mov	r0, r3
 800f78a:	3718      	adds	r7, #24
 800f78c:	46bd      	mov	sp, r7
 800f78e:	bd80      	pop	{r7, pc}

0800f790 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800f790:	b580      	push	{r7, lr}
 800f792:	b086      	sub	sp, #24
 800f794:	af00      	add	r7, sp, #0
 800f796:	60f8      	str	r0, [r7, #12]
 800f798:	60b9      	str	r1, [r7, #8]
 800f79a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f79c:	2300      	movs	r3, #0
 800f79e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f7a0:	68fb      	ldr	r3, [r7, #12]
 800f7a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f7a6:	2b01      	cmp	r3, #1
 800f7a8:	d101      	bne.n	800f7ae <HAL_TIM_IC_ConfigChannel+0x1e>
 800f7aa:	2302      	movs	r3, #2
 800f7ac:	e088      	b.n	800f8c0 <HAL_TIM_IC_ConfigChannel+0x130>
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	2201      	movs	r2, #1
 800f7b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d11b      	bne.n	800f7f4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800f7c0:	68bb      	ldr	r3, [r7, #8]
 800f7c2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800f7c4:	68bb      	ldr	r3, [r7, #8]
 800f7c6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800f7c8:	68bb      	ldr	r3, [r7, #8]
 800f7ca:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800f7cc:	f000 fd4c 	bl	8010268 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	699a      	ldr	r2, [r3, #24]
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	f022 020c 	bic.w	r2, r2, #12
 800f7de:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	6999      	ldr	r1, [r3, #24]
 800f7e6:	68bb      	ldr	r3, [r7, #8]
 800f7e8:	689a      	ldr	r2, [r3, #8]
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	430a      	orrs	r2, r1
 800f7f0:	619a      	str	r2, [r3, #24]
 800f7f2:	e060      	b.n	800f8b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	2b04      	cmp	r3, #4
 800f7f8:	d11c      	bne.n	800f834 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800f7fa:	68fb      	ldr	r3, [r7, #12]
 800f7fc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800f7fe:	68bb      	ldr	r3, [r7, #8]
 800f800:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800f802:	68bb      	ldr	r3, [r7, #8]
 800f804:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800f806:	68bb      	ldr	r3, [r7, #8]
 800f808:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800f80a:	f000 fdd0 	bl	80103ae <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	699a      	ldr	r2, [r3, #24]
 800f814:	68fb      	ldr	r3, [r7, #12]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800f81c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	6999      	ldr	r1, [r3, #24]
 800f824:	68bb      	ldr	r3, [r7, #8]
 800f826:	689b      	ldr	r3, [r3, #8]
 800f828:	021a      	lsls	r2, r3, #8
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	430a      	orrs	r2, r1
 800f830:	619a      	str	r2, [r3, #24]
 800f832:	e040      	b.n	800f8b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	2b08      	cmp	r3, #8
 800f838:	d11b      	bne.n	800f872 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800f83e:	68bb      	ldr	r3, [r7, #8]
 800f840:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800f842:	68bb      	ldr	r3, [r7, #8]
 800f844:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800f846:	68bb      	ldr	r3, [r7, #8]
 800f848:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800f84a:	f000 fe1d 	bl	8010488 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	69da      	ldr	r2, [r3, #28]
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	f022 020c 	bic.w	r2, r2, #12
 800f85c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	69d9      	ldr	r1, [r3, #28]
 800f864:	68bb      	ldr	r3, [r7, #8]
 800f866:	689a      	ldr	r2, [r3, #8]
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	430a      	orrs	r2, r1
 800f86e:	61da      	str	r2, [r3, #28]
 800f870:	e021      	b.n	800f8b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	2b0c      	cmp	r3, #12
 800f876:	d11c      	bne.n	800f8b2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800f87c:	68bb      	ldr	r3, [r7, #8]
 800f87e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800f880:	68bb      	ldr	r3, [r7, #8]
 800f882:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800f884:	68bb      	ldr	r3, [r7, #8]
 800f886:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800f888:	f000 fe3a 	bl	8010500 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800f88c:	68fb      	ldr	r3, [r7, #12]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	69da      	ldr	r2, [r3, #28]
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800f89a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	69d9      	ldr	r1, [r3, #28]
 800f8a2:	68bb      	ldr	r3, [r7, #8]
 800f8a4:	689b      	ldr	r3, [r3, #8]
 800f8a6:	021a      	lsls	r2, r3, #8
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	430a      	orrs	r2, r1
 800f8ae:	61da      	str	r2, [r3, #28]
 800f8b0:	e001      	b.n	800f8b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800f8b2:	2301      	movs	r3, #1
 800f8b4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	2200      	movs	r2, #0
 800f8ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f8be:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	3718      	adds	r7, #24
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	bd80      	pop	{r7, pc}

0800f8c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f8c8:	b580      	push	{r7, lr}
 800f8ca:	b084      	sub	sp, #16
 800f8cc:	af00      	add	r7, sp, #0
 800f8ce:	6078      	str	r0, [r7, #4]
 800f8d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f8d2:	2300      	movs	r3, #0
 800f8d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f8dc:	2b01      	cmp	r3, #1
 800f8de:	d101      	bne.n	800f8e4 <HAL_TIM_ConfigClockSource+0x1c>
 800f8e0:	2302      	movs	r3, #2
 800f8e2:	e0dc      	b.n	800fa9e <HAL_TIM_ConfigClockSource+0x1d6>
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	2201      	movs	r2, #1
 800f8e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	2202      	movs	r2, #2
 800f8f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	689b      	ldr	r3, [r3, #8]
 800f8fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f8fc:	68ba      	ldr	r2, [r7, #8]
 800f8fe:	4b6a      	ldr	r3, [pc, #424]	@ (800faa8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800f900:	4013      	ands	r3, r2
 800f902:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f904:	68bb      	ldr	r3, [r7, #8]
 800f906:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f90a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	68ba      	ldr	r2, [r7, #8]
 800f912:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f914:	683b      	ldr	r3, [r7, #0]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	4a64      	ldr	r2, [pc, #400]	@ (800faac <HAL_TIM_ConfigClockSource+0x1e4>)
 800f91a:	4293      	cmp	r3, r2
 800f91c:	f000 80a9 	beq.w	800fa72 <HAL_TIM_ConfigClockSource+0x1aa>
 800f920:	4a62      	ldr	r2, [pc, #392]	@ (800faac <HAL_TIM_ConfigClockSource+0x1e4>)
 800f922:	4293      	cmp	r3, r2
 800f924:	f200 80ae 	bhi.w	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
 800f928:	4a61      	ldr	r2, [pc, #388]	@ (800fab0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f92a:	4293      	cmp	r3, r2
 800f92c:	f000 80a1 	beq.w	800fa72 <HAL_TIM_ConfigClockSource+0x1aa>
 800f930:	4a5f      	ldr	r2, [pc, #380]	@ (800fab0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f932:	4293      	cmp	r3, r2
 800f934:	f200 80a6 	bhi.w	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
 800f938:	4a5e      	ldr	r2, [pc, #376]	@ (800fab4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f93a:	4293      	cmp	r3, r2
 800f93c:	f000 8099 	beq.w	800fa72 <HAL_TIM_ConfigClockSource+0x1aa>
 800f940:	4a5c      	ldr	r2, [pc, #368]	@ (800fab4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f942:	4293      	cmp	r3, r2
 800f944:	f200 809e 	bhi.w	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
 800f948:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f94c:	f000 8091 	beq.w	800fa72 <HAL_TIM_ConfigClockSource+0x1aa>
 800f950:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f954:	f200 8096 	bhi.w	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
 800f958:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f95c:	f000 8089 	beq.w	800fa72 <HAL_TIM_ConfigClockSource+0x1aa>
 800f960:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f964:	f200 808e 	bhi.w	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
 800f968:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f96c:	d03e      	beq.n	800f9ec <HAL_TIM_ConfigClockSource+0x124>
 800f96e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f972:	f200 8087 	bhi.w	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
 800f976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f97a:	f000 8086 	beq.w	800fa8a <HAL_TIM_ConfigClockSource+0x1c2>
 800f97e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f982:	d87f      	bhi.n	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
 800f984:	2b70      	cmp	r3, #112	@ 0x70
 800f986:	d01a      	beq.n	800f9be <HAL_TIM_ConfigClockSource+0xf6>
 800f988:	2b70      	cmp	r3, #112	@ 0x70
 800f98a:	d87b      	bhi.n	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
 800f98c:	2b60      	cmp	r3, #96	@ 0x60
 800f98e:	d050      	beq.n	800fa32 <HAL_TIM_ConfigClockSource+0x16a>
 800f990:	2b60      	cmp	r3, #96	@ 0x60
 800f992:	d877      	bhi.n	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
 800f994:	2b50      	cmp	r3, #80	@ 0x50
 800f996:	d03c      	beq.n	800fa12 <HAL_TIM_ConfigClockSource+0x14a>
 800f998:	2b50      	cmp	r3, #80	@ 0x50
 800f99a:	d873      	bhi.n	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
 800f99c:	2b40      	cmp	r3, #64	@ 0x40
 800f99e:	d058      	beq.n	800fa52 <HAL_TIM_ConfigClockSource+0x18a>
 800f9a0:	2b40      	cmp	r3, #64	@ 0x40
 800f9a2:	d86f      	bhi.n	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
 800f9a4:	2b30      	cmp	r3, #48	@ 0x30
 800f9a6:	d064      	beq.n	800fa72 <HAL_TIM_ConfigClockSource+0x1aa>
 800f9a8:	2b30      	cmp	r3, #48	@ 0x30
 800f9aa:	d86b      	bhi.n	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
 800f9ac:	2b20      	cmp	r3, #32
 800f9ae:	d060      	beq.n	800fa72 <HAL_TIM_ConfigClockSource+0x1aa>
 800f9b0:	2b20      	cmp	r3, #32
 800f9b2:	d867      	bhi.n	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d05c      	beq.n	800fa72 <HAL_TIM_ConfigClockSource+0x1aa>
 800f9b8:	2b10      	cmp	r3, #16
 800f9ba:	d05a      	beq.n	800fa72 <HAL_TIM_ConfigClockSource+0x1aa>
 800f9bc:	e062      	b.n	800fa84 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f9c2:	683b      	ldr	r3, [r7, #0]
 800f9c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f9c6:	683b      	ldr	r3, [r7, #0]
 800f9c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f9ce:	f000 fdf3 	bl	80105b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	689b      	ldr	r3, [r3, #8]
 800f9d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f9da:	68bb      	ldr	r3, [r7, #8]
 800f9dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f9e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	68ba      	ldr	r2, [r7, #8]
 800f9e8:	609a      	str	r2, [r3, #8]
      break;
 800f9ea:	e04f      	b.n	800fa8c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f9f0:	683b      	ldr	r3, [r7, #0]
 800f9f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f9f4:	683b      	ldr	r3, [r7, #0]
 800f9f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f9f8:	683b      	ldr	r3, [r7, #0]
 800f9fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f9fc:	f000 fddc 	bl	80105b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	689a      	ldr	r2, [r3, #8]
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800fa0e:	609a      	str	r2, [r3, #8]
      break;
 800fa10:	e03c      	b.n	800fa8c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fa16:	683b      	ldr	r3, [r7, #0]
 800fa18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fa1a:	683b      	ldr	r3, [r7, #0]
 800fa1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fa1e:	461a      	mov	r2, r3
 800fa20:	f000 fc96 	bl	8010350 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	2150      	movs	r1, #80	@ 0x50
 800fa2a:	4618      	mov	r0, r3
 800fa2c:	f000 fda6 	bl	801057c <TIM_ITRx_SetConfig>
      break;
 800fa30:	e02c      	b.n	800fa8c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fa36:	683b      	ldr	r3, [r7, #0]
 800fa38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fa3a:	683b      	ldr	r3, [r7, #0]
 800fa3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800fa3e:	461a      	mov	r2, r3
 800fa40:	f000 fcf2 	bl	8010428 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	2160      	movs	r1, #96	@ 0x60
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	f000 fd96 	bl	801057c <TIM_ITRx_SetConfig>
      break;
 800fa50:	e01c      	b.n	800fa8c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fa56:	683b      	ldr	r3, [r7, #0]
 800fa58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fa5a:	683b      	ldr	r3, [r7, #0]
 800fa5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fa5e:	461a      	mov	r2, r3
 800fa60:	f000 fc76 	bl	8010350 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	2140      	movs	r1, #64	@ 0x40
 800fa6a:	4618      	mov	r0, r3
 800fa6c:	f000 fd86 	bl	801057c <TIM_ITRx_SetConfig>
      break;
 800fa70:	e00c      	b.n	800fa8c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	681a      	ldr	r2, [r3, #0]
 800fa76:	683b      	ldr	r3, [r7, #0]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	4619      	mov	r1, r3
 800fa7c:	4610      	mov	r0, r2
 800fa7e:	f000 fd7d 	bl	801057c <TIM_ITRx_SetConfig>
      break;
 800fa82:	e003      	b.n	800fa8c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800fa84:	2301      	movs	r3, #1
 800fa86:	73fb      	strb	r3, [r7, #15]
      break;
 800fa88:	e000      	b.n	800fa8c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800fa8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	2201      	movs	r2, #1
 800fa90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	2200      	movs	r2, #0
 800fa98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800fa9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa9e:	4618      	mov	r0, r3
 800faa0:	3710      	adds	r7, #16
 800faa2:	46bd      	mov	sp, r7
 800faa4:	bd80      	pop	{r7, pc}
 800faa6:	bf00      	nop
 800faa8:	ffceff88 	.word	0xffceff88
 800faac:	00100040 	.word	0x00100040
 800fab0:	00100030 	.word	0x00100030
 800fab4:	00100020 	.word	0x00100020

0800fab8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800fab8:	b480      	push	{r7}
 800faba:	b085      	sub	sp, #20
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	6078      	str	r0, [r7, #4]
 800fac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800fac2:	2300      	movs	r3, #0
 800fac4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800fac6:	683b      	ldr	r3, [r7, #0]
 800fac8:	2b0c      	cmp	r3, #12
 800faca:	d831      	bhi.n	800fb30 <HAL_TIM_ReadCapturedValue+0x78>
 800facc:	a201      	add	r2, pc, #4	@ (adr r2, 800fad4 <HAL_TIM_ReadCapturedValue+0x1c>)
 800face:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fad2:	bf00      	nop
 800fad4:	0800fb09 	.word	0x0800fb09
 800fad8:	0800fb31 	.word	0x0800fb31
 800fadc:	0800fb31 	.word	0x0800fb31
 800fae0:	0800fb31 	.word	0x0800fb31
 800fae4:	0800fb13 	.word	0x0800fb13
 800fae8:	0800fb31 	.word	0x0800fb31
 800faec:	0800fb31 	.word	0x0800fb31
 800faf0:	0800fb31 	.word	0x0800fb31
 800faf4:	0800fb1d 	.word	0x0800fb1d
 800faf8:	0800fb31 	.word	0x0800fb31
 800fafc:	0800fb31 	.word	0x0800fb31
 800fb00:	0800fb31 	.word	0x0800fb31
 800fb04:	0800fb27 	.word	0x0800fb27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fb0e:	60fb      	str	r3, [r7, #12]

      break;
 800fb10:	e00f      	b.n	800fb32 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	681b      	ldr	r3, [r3, #0]
 800fb16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb18:	60fb      	str	r3, [r7, #12]

      break;
 800fb1a:	e00a      	b.n	800fb32 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb22:	60fb      	str	r3, [r7, #12]

      break;
 800fb24:	e005      	b.n	800fb32 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb2c:	60fb      	str	r3, [r7, #12]

      break;
 800fb2e:	e000      	b.n	800fb32 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800fb30:	bf00      	nop
  }

  return tmpreg;
 800fb32:	68fb      	ldr	r3, [r7, #12]
}
 800fb34:	4618      	mov	r0, r3
 800fb36:	3714      	adds	r7, #20
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb3e:	4770      	bx	lr

0800fb40 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fb40:	b480      	push	{r7}
 800fb42:	b083      	sub	sp, #12
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800fb48:	bf00      	nop
 800fb4a:	370c      	adds	r7, #12
 800fb4c:	46bd      	mov	sp, r7
 800fb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb52:	4770      	bx	lr

0800fb54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800fb54:	b480      	push	{r7}
 800fb56:	b083      	sub	sp, #12
 800fb58:	af00      	add	r7, sp, #0
 800fb5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800fb5c:	bf00      	nop
 800fb5e:	370c      	adds	r7, #12
 800fb60:	46bd      	mov	sp, r7
 800fb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb66:	4770      	bx	lr

0800fb68 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800fb68:	b480      	push	{r7}
 800fb6a:	b083      	sub	sp, #12
 800fb6c:	af00      	add	r7, sp, #0
 800fb6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800fb70:	bf00      	nop
 800fb72:	370c      	adds	r7, #12
 800fb74:	46bd      	mov	sp, r7
 800fb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb7a:	4770      	bx	lr

0800fb7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800fb7c:	b480      	push	{r7}
 800fb7e:	b085      	sub	sp, #20
 800fb80:	af00      	add	r7, sp, #0
 800fb82:	6078      	str	r0, [r7, #4]
 800fb84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	4a43      	ldr	r2, [pc, #268]	@ (800fc9c <TIM_Base_SetConfig+0x120>)
 800fb90:	4293      	cmp	r3, r2
 800fb92:	d013      	beq.n	800fbbc <TIM_Base_SetConfig+0x40>
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fb9a:	d00f      	beq.n	800fbbc <TIM_Base_SetConfig+0x40>
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	4a40      	ldr	r2, [pc, #256]	@ (800fca0 <TIM_Base_SetConfig+0x124>)
 800fba0:	4293      	cmp	r3, r2
 800fba2:	d00b      	beq.n	800fbbc <TIM_Base_SetConfig+0x40>
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	4a3f      	ldr	r2, [pc, #252]	@ (800fca4 <TIM_Base_SetConfig+0x128>)
 800fba8:	4293      	cmp	r3, r2
 800fbaa:	d007      	beq.n	800fbbc <TIM_Base_SetConfig+0x40>
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	4a3e      	ldr	r2, [pc, #248]	@ (800fca8 <TIM_Base_SetConfig+0x12c>)
 800fbb0:	4293      	cmp	r3, r2
 800fbb2:	d003      	beq.n	800fbbc <TIM_Base_SetConfig+0x40>
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	4a3d      	ldr	r2, [pc, #244]	@ (800fcac <TIM_Base_SetConfig+0x130>)
 800fbb8:	4293      	cmp	r3, r2
 800fbba:	d108      	bne.n	800fbce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fbbc:	68fb      	ldr	r3, [r7, #12]
 800fbbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fbc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fbc4:	683b      	ldr	r3, [r7, #0]
 800fbc6:	685b      	ldr	r3, [r3, #4]
 800fbc8:	68fa      	ldr	r2, [r7, #12]
 800fbca:	4313      	orrs	r3, r2
 800fbcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	4a32      	ldr	r2, [pc, #200]	@ (800fc9c <TIM_Base_SetConfig+0x120>)
 800fbd2:	4293      	cmp	r3, r2
 800fbd4:	d01f      	beq.n	800fc16 <TIM_Base_SetConfig+0x9a>
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fbdc:	d01b      	beq.n	800fc16 <TIM_Base_SetConfig+0x9a>
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	4a2f      	ldr	r2, [pc, #188]	@ (800fca0 <TIM_Base_SetConfig+0x124>)
 800fbe2:	4293      	cmp	r3, r2
 800fbe4:	d017      	beq.n	800fc16 <TIM_Base_SetConfig+0x9a>
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	4a2e      	ldr	r2, [pc, #184]	@ (800fca4 <TIM_Base_SetConfig+0x128>)
 800fbea:	4293      	cmp	r3, r2
 800fbec:	d013      	beq.n	800fc16 <TIM_Base_SetConfig+0x9a>
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	4a2d      	ldr	r2, [pc, #180]	@ (800fca8 <TIM_Base_SetConfig+0x12c>)
 800fbf2:	4293      	cmp	r3, r2
 800fbf4:	d00f      	beq.n	800fc16 <TIM_Base_SetConfig+0x9a>
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	4a2c      	ldr	r2, [pc, #176]	@ (800fcac <TIM_Base_SetConfig+0x130>)
 800fbfa:	4293      	cmp	r3, r2
 800fbfc:	d00b      	beq.n	800fc16 <TIM_Base_SetConfig+0x9a>
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	4a2b      	ldr	r2, [pc, #172]	@ (800fcb0 <TIM_Base_SetConfig+0x134>)
 800fc02:	4293      	cmp	r3, r2
 800fc04:	d007      	beq.n	800fc16 <TIM_Base_SetConfig+0x9a>
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	4a2a      	ldr	r2, [pc, #168]	@ (800fcb4 <TIM_Base_SetConfig+0x138>)
 800fc0a:	4293      	cmp	r3, r2
 800fc0c:	d003      	beq.n	800fc16 <TIM_Base_SetConfig+0x9a>
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	4a29      	ldr	r2, [pc, #164]	@ (800fcb8 <TIM_Base_SetConfig+0x13c>)
 800fc12:	4293      	cmp	r3, r2
 800fc14:	d108      	bne.n	800fc28 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fc1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fc1e:	683b      	ldr	r3, [r7, #0]
 800fc20:	68db      	ldr	r3, [r3, #12]
 800fc22:	68fa      	ldr	r2, [r7, #12]
 800fc24:	4313      	orrs	r3, r2
 800fc26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800fc2e:	683b      	ldr	r3, [r7, #0]
 800fc30:	695b      	ldr	r3, [r3, #20]
 800fc32:	4313      	orrs	r3, r2
 800fc34:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fc36:	683b      	ldr	r3, [r7, #0]
 800fc38:	689a      	ldr	r2, [r3, #8]
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fc3e:	683b      	ldr	r3, [r7, #0]
 800fc40:	681a      	ldr	r2, [r3, #0]
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	4a14      	ldr	r2, [pc, #80]	@ (800fc9c <TIM_Base_SetConfig+0x120>)
 800fc4a:	4293      	cmp	r3, r2
 800fc4c:	d00f      	beq.n	800fc6e <TIM_Base_SetConfig+0xf2>
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	4a16      	ldr	r2, [pc, #88]	@ (800fcac <TIM_Base_SetConfig+0x130>)
 800fc52:	4293      	cmp	r3, r2
 800fc54:	d00b      	beq.n	800fc6e <TIM_Base_SetConfig+0xf2>
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	4a15      	ldr	r2, [pc, #84]	@ (800fcb0 <TIM_Base_SetConfig+0x134>)
 800fc5a:	4293      	cmp	r3, r2
 800fc5c:	d007      	beq.n	800fc6e <TIM_Base_SetConfig+0xf2>
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	4a14      	ldr	r2, [pc, #80]	@ (800fcb4 <TIM_Base_SetConfig+0x138>)
 800fc62:	4293      	cmp	r3, r2
 800fc64:	d003      	beq.n	800fc6e <TIM_Base_SetConfig+0xf2>
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	4a13      	ldr	r2, [pc, #76]	@ (800fcb8 <TIM_Base_SetConfig+0x13c>)
 800fc6a:	4293      	cmp	r3, r2
 800fc6c:	d103      	bne.n	800fc76 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fc6e:	683b      	ldr	r3, [r7, #0]
 800fc70:	691a      	ldr	r2, [r3, #16]
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	f043 0204 	orr.w	r2, r3, #4
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	2201      	movs	r2, #1
 800fc86:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	68fa      	ldr	r2, [r7, #12]
 800fc8c:	601a      	str	r2, [r3, #0]
}
 800fc8e:	bf00      	nop
 800fc90:	3714      	adds	r7, #20
 800fc92:	46bd      	mov	sp, r7
 800fc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc98:	4770      	bx	lr
 800fc9a:	bf00      	nop
 800fc9c:	40010000 	.word	0x40010000
 800fca0:	40000400 	.word	0x40000400
 800fca4:	40000800 	.word	0x40000800
 800fca8:	40000c00 	.word	0x40000c00
 800fcac:	40010400 	.word	0x40010400
 800fcb0:	40014000 	.word	0x40014000
 800fcb4:	40014400 	.word	0x40014400
 800fcb8:	40014800 	.word	0x40014800

0800fcbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fcbc:	b480      	push	{r7}
 800fcbe:	b087      	sub	sp, #28
 800fcc0:	af00      	add	r7, sp, #0
 800fcc2:	6078      	str	r0, [r7, #4]
 800fcc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	6a1b      	ldr	r3, [r3, #32]
 800fcca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	6a1b      	ldr	r3, [r3, #32]
 800fcd0:	f023 0201 	bic.w	r2, r3, #1
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	685b      	ldr	r3, [r3, #4]
 800fcdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	699b      	ldr	r3, [r3, #24]
 800fce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fce4:	68fa      	ldr	r2, [r7, #12]
 800fce6:	4b37      	ldr	r3, [pc, #220]	@ (800fdc4 <TIM_OC1_SetConfig+0x108>)
 800fce8:	4013      	ands	r3, r2
 800fcea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	f023 0303 	bic.w	r3, r3, #3
 800fcf2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fcf4:	683b      	ldr	r3, [r7, #0]
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	68fa      	ldr	r2, [r7, #12]
 800fcfa:	4313      	orrs	r3, r2
 800fcfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800fcfe:	697b      	ldr	r3, [r7, #20]
 800fd00:	f023 0302 	bic.w	r3, r3, #2
 800fd04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800fd06:	683b      	ldr	r3, [r7, #0]
 800fd08:	689b      	ldr	r3, [r3, #8]
 800fd0a:	697a      	ldr	r2, [r7, #20]
 800fd0c:	4313      	orrs	r3, r2
 800fd0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	4a2d      	ldr	r2, [pc, #180]	@ (800fdc8 <TIM_OC1_SetConfig+0x10c>)
 800fd14:	4293      	cmp	r3, r2
 800fd16:	d00f      	beq.n	800fd38 <TIM_OC1_SetConfig+0x7c>
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	4a2c      	ldr	r2, [pc, #176]	@ (800fdcc <TIM_OC1_SetConfig+0x110>)
 800fd1c:	4293      	cmp	r3, r2
 800fd1e:	d00b      	beq.n	800fd38 <TIM_OC1_SetConfig+0x7c>
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	4a2b      	ldr	r2, [pc, #172]	@ (800fdd0 <TIM_OC1_SetConfig+0x114>)
 800fd24:	4293      	cmp	r3, r2
 800fd26:	d007      	beq.n	800fd38 <TIM_OC1_SetConfig+0x7c>
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	4a2a      	ldr	r2, [pc, #168]	@ (800fdd4 <TIM_OC1_SetConfig+0x118>)
 800fd2c:	4293      	cmp	r3, r2
 800fd2e:	d003      	beq.n	800fd38 <TIM_OC1_SetConfig+0x7c>
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	4a29      	ldr	r2, [pc, #164]	@ (800fdd8 <TIM_OC1_SetConfig+0x11c>)
 800fd34:	4293      	cmp	r3, r2
 800fd36:	d10c      	bne.n	800fd52 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fd38:	697b      	ldr	r3, [r7, #20]
 800fd3a:	f023 0308 	bic.w	r3, r3, #8
 800fd3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fd40:	683b      	ldr	r3, [r7, #0]
 800fd42:	68db      	ldr	r3, [r3, #12]
 800fd44:	697a      	ldr	r2, [r7, #20]
 800fd46:	4313      	orrs	r3, r2
 800fd48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800fd4a:	697b      	ldr	r3, [r7, #20]
 800fd4c:	f023 0304 	bic.w	r3, r3, #4
 800fd50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	4a1c      	ldr	r2, [pc, #112]	@ (800fdc8 <TIM_OC1_SetConfig+0x10c>)
 800fd56:	4293      	cmp	r3, r2
 800fd58:	d00f      	beq.n	800fd7a <TIM_OC1_SetConfig+0xbe>
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	4a1b      	ldr	r2, [pc, #108]	@ (800fdcc <TIM_OC1_SetConfig+0x110>)
 800fd5e:	4293      	cmp	r3, r2
 800fd60:	d00b      	beq.n	800fd7a <TIM_OC1_SetConfig+0xbe>
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	4a1a      	ldr	r2, [pc, #104]	@ (800fdd0 <TIM_OC1_SetConfig+0x114>)
 800fd66:	4293      	cmp	r3, r2
 800fd68:	d007      	beq.n	800fd7a <TIM_OC1_SetConfig+0xbe>
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	4a19      	ldr	r2, [pc, #100]	@ (800fdd4 <TIM_OC1_SetConfig+0x118>)
 800fd6e:	4293      	cmp	r3, r2
 800fd70:	d003      	beq.n	800fd7a <TIM_OC1_SetConfig+0xbe>
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	4a18      	ldr	r2, [pc, #96]	@ (800fdd8 <TIM_OC1_SetConfig+0x11c>)
 800fd76:	4293      	cmp	r3, r2
 800fd78:	d111      	bne.n	800fd9e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800fd7a:	693b      	ldr	r3, [r7, #16]
 800fd7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fd80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800fd82:	693b      	ldr	r3, [r7, #16]
 800fd84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800fd88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800fd8a:	683b      	ldr	r3, [r7, #0]
 800fd8c:	695b      	ldr	r3, [r3, #20]
 800fd8e:	693a      	ldr	r2, [r7, #16]
 800fd90:	4313      	orrs	r3, r2
 800fd92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800fd94:	683b      	ldr	r3, [r7, #0]
 800fd96:	699b      	ldr	r3, [r3, #24]
 800fd98:	693a      	ldr	r2, [r7, #16]
 800fd9a:	4313      	orrs	r3, r2
 800fd9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	693a      	ldr	r2, [r7, #16]
 800fda2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	68fa      	ldr	r2, [r7, #12]
 800fda8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fdaa:	683b      	ldr	r3, [r7, #0]
 800fdac:	685a      	ldr	r2, [r3, #4]
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	697a      	ldr	r2, [r7, #20]
 800fdb6:	621a      	str	r2, [r3, #32]
}
 800fdb8:	bf00      	nop
 800fdba:	371c      	adds	r7, #28
 800fdbc:	46bd      	mov	sp, r7
 800fdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdc2:	4770      	bx	lr
 800fdc4:	fffeff8f 	.word	0xfffeff8f
 800fdc8:	40010000 	.word	0x40010000
 800fdcc:	40010400 	.word	0x40010400
 800fdd0:	40014000 	.word	0x40014000
 800fdd4:	40014400 	.word	0x40014400
 800fdd8:	40014800 	.word	0x40014800

0800fddc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fddc:	b480      	push	{r7}
 800fdde:	b087      	sub	sp, #28
 800fde0:	af00      	add	r7, sp, #0
 800fde2:	6078      	str	r0, [r7, #4]
 800fde4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	6a1b      	ldr	r3, [r3, #32]
 800fdea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	6a1b      	ldr	r3, [r3, #32]
 800fdf0:	f023 0210 	bic.w	r2, r3, #16
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	685b      	ldr	r3, [r3, #4]
 800fdfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	699b      	ldr	r3, [r3, #24]
 800fe02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800fe04:	68fa      	ldr	r2, [r7, #12]
 800fe06:	4b34      	ldr	r3, [pc, #208]	@ (800fed8 <TIM_OC2_SetConfig+0xfc>)
 800fe08:	4013      	ands	r3, r2
 800fe0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fe12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fe14:	683b      	ldr	r3, [r7, #0]
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	021b      	lsls	r3, r3, #8
 800fe1a:	68fa      	ldr	r2, [r7, #12]
 800fe1c:	4313      	orrs	r3, r2
 800fe1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800fe20:	697b      	ldr	r3, [r7, #20]
 800fe22:	f023 0320 	bic.w	r3, r3, #32
 800fe26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800fe28:	683b      	ldr	r3, [r7, #0]
 800fe2a:	689b      	ldr	r3, [r3, #8]
 800fe2c:	011b      	lsls	r3, r3, #4
 800fe2e:	697a      	ldr	r2, [r7, #20]
 800fe30:	4313      	orrs	r3, r2
 800fe32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	4a29      	ldr	r2, [pc, #164]	@ (800fedc <TIM_OC2_SetConfig+0x100>)
 800fe38:	4293      	cmp	r3, r2
 800fe3a:	d003      	beq.n	800fe44 <TIM_OC2_SetConfig+0x68>
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	4a28      	ldr	r2, [pc, #160]	@ (800fee0 <TIM_OC2_SetConfig+0x104>)
 800fe40:	4293      	cmp	r3, r2
 800fe42:	d10d      	bne.n	800fe60 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800fe44:	697b      	ldr	r3, [r7, #20]
 800fe46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fe4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800fe4c:	683b      	ldr	r3, [r7, #0]
 800fe4e:	68db      	ldr	r3, [r3, #12]
 800fe50:	011b      	lsls	r3, r3, #4
 800fe52:	697a      	ldr	r2, [r7, #20]
 800fe54:	4313      	orrs	r3, r2
 800fe56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800fe58:	697b      	ldr	r3, [r7, #20]
 800fe5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fe5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	4a1e      	ldr	r2, [pc, #120]	@ (800fedc <TIM_OC2_SetConfig+0x100>)
 800fe64:	4293      	cmp	r3, r2
 800fe66:	d00f      	beq.n	800fe88 <TIM_OC2_SetConfig+0xac>
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	4a1d      	ldr	r2, [pc, #116]	@ (800fee0 <TIM_OC2_SetConfig+0x104>)
 800fe6c:	4293      	cmp	r3, r2
 800fe6e:	d00b      	beq.n	800fe88 <TIM_OC2_SetConfig+0xac>
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	4a1c      	ldr	r2, [pc, #112]	@ (800fee4 <TIM_OC2_SetConfig+0x108>)
 800fe74:	4293      	cmp	r3, r2
 800fe76:	d007      	beq.n	800fe88 <TIM_OC2_SetConfig+0xac>
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	4a1b      	ldr	r2, [pc, #108]	@ (800fee8 <TIM_OC2_SetConfig+0x10c>)
 800fe7c:	4293      	cmp	r3, r2
 800fe7e:	d003      	beq.n	800fe88 <TIM_OC2_SetConfig+0xac>
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	4a1a      	ldr	r2, [pc, #104]	@ (800feec <TIM_OC2_SetConfig+0x110>)
 800fe84:	4293      	cmp	r3, r2
 800fe86:	d113      	bne.n	800feb0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800fe88:	693b      	ldr	r3, [r7, #16]
 800fe8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800fe8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800fe90:	693b      	ldr	r3, [r7, #16]
 800fe92:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fe96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800fe98:	683b      	ldr	r3, [r7, #0]
 800fe9a:	695b      	ldr	r3, [r3, #20]
 800fe9c:	009b      	lsls	r3, r3, #2
 800fe9e:	693a      	ldr	r2, [r7, #16]
 800fea0:	4313      	orrs	r3, r2
 800fea2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fea4:	683b      	ldr	r3, [r7, #0]
 800fea6:	699b      	ldr	r3, [r3, #24]
 800fea8:	009b      	lsls	r3, r3, #2
 800feaa:	693a      	ldr	r2, [r7, #16]
 800feac:	4313      	orrs	r3, r2
 800feae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	693a      	ldr	r2, [r7, #16]
 800feb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	68fa      	ldr	r2, [r7, #12]
 800feba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800febc:	683b      	ldr	r3, [r7, #0]
 800febe:	685a      	ldr	r2, [r3, #4]
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	697a      	ldr	r2, [r7, #20]
 800fec8:	621a      	str	r2, [r3, #32]
}
 800feca:	bf00      	nop
 800fecc:	371c      	adds	r7, #28
 800fece:	46bd      	mov	sp, r7
 800fed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fed4:	4770      	bx	lr
 800fed6:	bf00      	nop
 800fed8:	feff8fff 	.word	0xfeff8fff
 800fedc:	40010000 	.word	0x40010000
 800fee0:	40010400 	.word	0x40010400
 800fee4:	40014000 	.word	0x40014000
 800fee8:	40014400 	.word	0x40014400
 800feec:	40014800 	.word	0x40014800

0800fef0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fef0:	b480      	push	{r7}
 800fef2:	b087      	sub	sp, #28
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	6078      	str	r0, [r7, #4]
 800fef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	6a1b      	ldr	r3, [r3, #32]
 800fefe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	6a1b      	ldr	r3, [r3, #32]
 800ff04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	685b      	ldr	r3, [r3, #4]
 800ff10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	69db      	ldr	r3, [r3, #28]
 800ff16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ff18:	68fa      	ldr	r2, [r7, #12]
 800ff1a:	4b33      	ldr	r3, [pc, #204]	@ (800ffe8 <TIM_OC3_SetConfig+0xf8>)
 800ff1c:	4013      	ands	r3, r2
 800ff1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	f023 0303 	bic.w	r3, r3, #3
 800ff26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ff28:	683b      	ldr	r3, [r7, #0]
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	68fa      	ldr	r2, [r7, #12]
 800ff2e:	4313      	orrs	r3, r2
 800ff30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ff32:	697b      	ldr	r3, [r7, #20]
 800ff34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ff38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ff3a:	683b      	ldr	r3, [r7, #0]
 800ff3c:	689b      	ldr	r3, [r3, #8]
 800ff3e:	021b      	lsls	r3, r3, #8
 800ff40:	697a      	ldr	r2, [r7, #20]
 800ff42:	4313      	orrs	r3, r2
 800ff44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	4a28      	ldr	r2, [pc, #160]	@ (800ffec <TIM_OC3_SetConfig+0xfc>)
 800ff4a:	4293      	cmp	r3, r2
 800ff4c:	d003      	beq.n	800ff56 <TIM_OC3_SetConfig+0x66>
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	4a27      	ldr	r2, [pc, #156]	@ (800fff0 <TIM_OC3_SetConfig+0x100>)
 800ff52:	4293      	cmp	r3, r2
 800ff54:	d10d      	bne.n	800ff72 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ff56:	697b      	ldr	r3, [r7, #20]
 800ff58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ff5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ff5e:	683b      	ldr	r3, [r7, #0]
 800ff60:	68db      	ldr	r3, [r3, #12]
 800ff62:	021b      	lsls	r3, r3, #8
 800ff64:	697a      	ldr	r2, [r7, #20]
 800ff66:	4313      	orrs	r3, r2
 800ff68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ff6a:	697b      	ldr	r3, [r7, #20]
 800ff6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ff70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	4a1d      	ldr	r2, [pc, #116]	@ (800ffec <TIM_OC3_SetConfig+0xfc>)
 800ff76:	4293      	cmp	r3, r2
 800ff78:	d00f      	beq.n	800ff9a <TIM_OC3_SetConfig+0xaa>
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	4a1c      	ldr	r2, [pc, #112]	@ (800fff0 <TIM_OC3_SetConfig+0x100>)
 800ff7e:	4293      	cmp	r3, r2
 800ff80:	d00b      	beq.n	800ff9a <TIM_OC3_SetConfig+0xaa>
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	4a1b      	ldr	r2, [pc, #108]	@ (800fff4 <TIM_OC3_SetConfig+0x104>)
 800ff86:	4293      	cmp	r3, r2
 800ff88:	d007      	beq.n	800ff9a <TIM_OC3_SetConfig+0xaa>
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	4a1a      	ldr	r2, [pc, #104]	@ (800fff8 <TIM_OC3_SetConfig+0x108>)
 800ff8e:	4293      	cmp	r3, r2
 800ff90:	d003      	beq.n	800ff9a <TIM_OC3_SetConfig+0xaa>
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	4a19      	ldr	r2, [pc, #100]	@ (800fffc <TIM_OC3_SetConfig+0x10c>)
 800ff96:	4293      	cmp	r3, r2
 800ff98:	d113      	bne.n	800ffc2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ff9a:	693b      	ldr	r3, [r7, #16]
 800ff9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ffa0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ffa2:	693b      	ldr	r3, [r7, #16]
 800ffa4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ffa8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ffaa:	683b      	ldr	r3, [r7, #0]
 800ffac:	695b      	ldr	r3, [r3, #20]
 800ffae:	011b      	lsls	r3, r3, #4
 800ffb0:	693a      	ldr	r2, [r7, #16]
 800ffb2:	4313      	orrs	r3, r2
 800ffb4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ffb6:	683b      	ldr	r3, [r7, #0]
 800ffb8:	699b      	ldr	r3, [r3, #24]
 800ffba:	011b      	lsls	r3, r3, #4
 800ffbc:	693a      	ldr	r2, [r7, #16]
 800ffbe:	4313      	orrs	r3, r2
 800ffc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	693a      	ldr	r2, [r7, #16]
 800ffc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	68fa      	ldr	r2, [r7, #12]
 800ffcc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ffce:	683b      	ldr	r3, [r7, #0]
 800ffd0:	685a      	ldr	r2, [r3, #4]
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	697a      	ldr	r2, [r7, #20]
 800ffda:	621a      	str	r2, [r3, #32]
}
 800ffdc:	bf00      	nop
 800ffde:	371c      	adds	r7, #28
 800ffe0:	46bd      	mov	sp, r7
 800ffe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffe6:	4770      	bx	lr
 800ffe8:	fffeff8f 	.word	0xfffeff8f
 800ffec:	40010000 	.word	0x40010000
 800fff0:	40010400 	.word	0x40010400
 800fff4:	40014000 	.word	0x40014000
 800fff8:	40014400 	.word	0x40014400
 800fffc:	40014800 	.word	0x40014800

08010000 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010000:	b480      	push	{r7}
 8010002:	b087      	sub	sp, #28
 8010004:	af00      	add	r7, sp, #0
 8010006:	6078      	str	r0, [r7, #4]
 8010008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	6a1b      	ldr	r3, [r3, #32]
 801000e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	6a1b      	ldr	r3, [r3, #32]
 8010014:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	685b      	ldr	r3, [r3, #4]
 8010020:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	69db      	ldr	r3, [r3, #28]
 8010026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010028:	68fa      	ldr	r2, [r7, #12]
 801002a:	4b24      	ldr	r3, [pc, #144]	@ (80100bc <TIM_OC4_SetConfig+0xbc>)
 801002c:	4013      	ands	r3, r2
 801002e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010036:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010038:	683b      	ldr	r3, [r7, #0]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	021b      	lsls	r3, r3, #8
 801003e:	68fa      	ldr	r2, [r7, #12]
 8010040:	4313      	orrs	r3, r2
 8010042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010044:	693b      	ldr	r3, [r7, #16]
 8010046:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801004a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	689b      	ldr	r3, [r3, #8]
 8010050:	031b      	lsls	r3, r3, #12
 8010052:	693a      	ldr	r2, [r7, #16]
 8010054:	4313      	orrs	r3, r2
 8010056:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	4a19      	ldr	r2, [pc, #100]	@ (80100c0 <TIM_OC4_SetConfig+0xc0>)
 801005c:	4293      	cmp	r3, r2
 801005e:	d00f      	beq.n	8010080 <TIM_OC4_SetConfig+0x80>
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	4a18      	ldr	r2, [pc, #96]	@ (80100c4 <TIM_OC4_SetConfig+0xc4>)
 8010064:	4293      	cmp	r3, r2
 8010066:	d00b      	beq.n	8010080 <TIM_OC4_SetConfig+0x80>
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	4a17      	ldr	r2, [pc, #92]	@ (80100c8 <TIM_OC4_SetConfig+0xc8>)
 801006c:	4293      	cmp	r3, r2
 801006e:	d007      	beq.n	8010080 <TIM_OC4_SetConfig+0x80>
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	4a16      	ldr	r2, [pc, #88]	@ (80100cc <TIM_OC4_SetConfig+0xcc>)
 8010074:	4293      	cmp	r3, r2
 8010076:	d003      	beq.n	8010080 <TIM_OC4_SetConfig+0x80>
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	4a15      	ldr	r2, [pc, #84]	@ (80100d0 <TIM_OC4_SetConfig+0xd0>)
 801007c:	4293      	cmp	r3, r2
 801007e:	d109      	bne.n	8010094 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010080:	697b      	ldr	r3, [r7, #20]
 8010082:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010086:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	695b      	ldr	r3, [r3, #20]
 801008c:	019b      	lsls	r3, r3, #6
 801008e:	697a      	ldr	r2, [r7, #20]
 8010090:	4313      	orrs	r3, r2
 8010092:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	697a      	ldr	r2, [r7, #20]
 8010098:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	68fa      	ldr	r2, [r7, #12]
 801009e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80100a0:	683b      	ldr	r3, [r7, #0]
 80100a2:	685a      	ldr	r2, [r3, #4]
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	693a      	ldr	r2, [r7, #16]
 80100ac:	621a      	str	r2, [r3, #32]
}
 80100ae:	bf00      	nop
 80100b0:	371c      	adds	r7, #28
 80100b2:	46bd      	mov	sp, r7
 80100b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100b8:	4770      	bx	lr
 80100ba:	bf00      	nop
 80100bc:	feff8fff 	.word	0xfeff8fff
 80100c0:	40010000 	.word	0x40010000
 80100c4:	40010400 	.word	0x40010400
 80100c8:	40014000 	.word	0x40014000
 80100cc:	40014400 	.word	0x40014400
 80100d0:	40014800 	.word	0x40014800

080100d4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80100d4:	b480      	push	{r7}
 80100d6:	b087      	sub	sp, #28
 80100d8:	af00      	add	r7, sp, #0
 80100da:	6078      	str	r0, [r7, #4]
 80100dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	6a1b      	ldr	r3, [r3, #32]
 80100e2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	6a1b      	ldr	r3, [r3, #32]
 80100e8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	685b      	ldr	r3, [r3, #4]
 80100f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80100fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80100fc:	68fa      	ldr	r2, [r7, #12]
 80100fe:	4b21      	ldr	r3, [pc, #132]	@ (8010184 <TIM_OC5_SetConfig+0xb0>)
 8010100:	4013      	ands	r3, r2
 8010102:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010104:	683b      	ldr	r3, [r7, #0]
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	68fa      	ldr	r2, [r7, #12]
 801010a:	4313      	orrs	r3, r2
 801010c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801010e:	693b      	ldr	r3, [r7, #16]
 8010110:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8010114:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8010116:	683b      	ldr	r3, [r7, #0]
 8010118:	689b      	ldr	r3, [r3, #8]
 801011a:	041b      	lsls	r3, r3, #16
 801011c:	693a      	ldr	r2, [r7, #16]
 801011e:	4313      	orrs	r3, r2
 8010120:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	4a18      	ldr	r2, [pc, #96]	@ (8010188 <TIM_OC5_SetConfig+0xb4>)
 8010126:	4293      	cmp	r3, r2
 8010128:	d00f      	beq.n	801014a <TIM_OC5_SetConfig+0x76>
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	4a17      	ldr	r2, [pc, #92]	@ (801018c <TIM_OC5_SetConfig+0xb8>)
 801012e:	4293      	cmp	r3, r2
 8010130:	d00b      	beq.n	801014a <TIM_OC5_SetConfig+0x76>
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	4a16      	ldr	r2, [pc, #88]	@ (8010190 <TIM_OC5_SetConfig+0xbc>)
 8010136:	4293      	cmp	r3, r2
 8010138:	d007      	beq.n	801014a <TIM_OC5_SetConfig+0x76>
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	4a15      	ldr	r2, [pc, #84]	@ (8010194 <TIM_OC5_SetConfig+0xc0>)
 801013e:	4293      	cmp	r3, r2
 8010140:	d003      	beq.n	801014a <TIM_OC5_SetConfig+0x76>
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	4a14      	ldr	r2, [pc, #80]	@ (8010198 <TIM_OC5_SetConfig+0xc4>)
 8010146:	4293      	cmp	r3, r2
 8010148:	d109      	bne.n	801015e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 801014a:	697b      	ldr	r3, [r7, #20]
 801014c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010150:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8010152:	683b      	ldr	r3, [r7, #0]
 8010154:	695b      	ldr	r3, [r3, #20]
 8010156:	021b      	lsls	r3, r3, #8
 8010158:	697a      	ldr	r2, [r7, #20]
 801015a:	4313      	orrs	r3, r2
 801015c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	697a      	ldr	r2, [r7, #20]
 8010162:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	68fa      	ldr	r2, [r7, #12]
 8010168:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 801016a:	683b      	ldr	r3, [r7, #0]
 801016c:	685a      	ldr	r2, [r3, #4]
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	693a      	ldr	r2, [r7, #16]
 8010176:	621a      	str	r2, [r3, #32]
}
 8010178:	bf00      	nop
 801017a:	371c      	adds	r7, #28
 801017c:	46bd      	mov	sp, r7
 801017e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010182:	4770      	bx	lr
 8010184:	fffeff8f 	.word	0xfffeff8f
 8010188:	40010000 	.word	0x40010000
 801018c:	40010400 	.word	0x40010400
 8010190:	40014000 	.word	0x40014000
 8010194:	40014400 	.word	0x40014400
 8010198:	40014800 	.word	0x40014800

0801019c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801019c:	b480      	push	{r7}
 801019e:	b087      	sub	sp, #28
 80101a0:	af00      	add	r7, sp, #0
 80101a2:	6078      	str	r0, [r7, #4]
 80101a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	6a1b      	ldr	r3, [r3, #32]
 80101aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	6a1b      	ldr	r3, [r3, #32]
 80101b0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	685b      	ldr	r3, [r3, #4]
 80101bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80101c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80101c4:	68fa      	ldr	r2, [r7, #12]
 80101c6:	4b22      	ldr	r3, [pc, #136]	@ (8010250 <TIM_OC6_SetConfig+0xb4>)
 80101c8:	4013      	ands	r3, r2
 80101ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80101cc:	683b      	ldr	r3, [r7, #0]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	021b      	lsls	r3, r3, #8
 80101d2:	68fa      	ldr	r2, [r7, #12]
 80101d4:	4313      	orrs	r3, r2
 80101d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80101d8:	693b      	ldr	r3, [r7, #16]
 80101da:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80101de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80101e0:	683b      	ldr	r3, [r7, #0]
 80101e2:	689b      	ldr	r3, [r3, #8]
 80101e4:	051b      	lsls	r3, r3, #20
 80101e6:	693a      	ldr	r2, [r7, #16]
 80101e8:	4313      	orrs	r3, r2
 80101ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	4a19      	ldr	r2, [pc, #100]	@ (8010254 <TIM_OC6_SetConfig+0xb8>)
 80101f0:	4293      	cmp	r3, r2
 80101f2:	d00f      	beq.n	8010214 <TIM_OC6_SetConfig+0x78>
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	4a18      	ldr	r2, [pc, #96]	@ (8010258 <TIM_OC6_SetConfig+0xbc>)
 80101f8:	4293      	cmp	r3, r2
 80101fa:	d00b      	beq.n	8010214 <TIM_OC6_SetConfig+0x78>
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	4a17      	ldr	r2, [pc, #92]	@ (801025c <TIM_OC6_SetConfig+0xc0>)
 8010200:	4293      	cmp	r3, r2
 8010202:	d007      	beq.n	8010214 <TIM_OC6_SetConfig+0x78>
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	4a16      	ldr	r2, [pc, #88]	@ (8010260 <TIM_OC6_SetConfig+0xc4>)
 8010208:	4293      	cmp	r3, r2
 801020a:	d003      	beq.n	8010214 <TIM_OC6_SetConfig+0x78>
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	4a15      	ldr	r2, [pc, #84]	@ (8010264 <TIM_OC6_SetConfig+0xc8>)
 8010210:	4293      	cmp	r3, r2
 8010212:	d109      	bne.n	8010228 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010214:	697b      	ldr	r3, [r7, #20]
 8010216:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801021a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 801021c:	683b      	ldr	r3, [r7, #0]
 801021e:	695b      	ldr	r3, [r3, #20]
 8010220:	029b      	lsls	r3, r3, #10
 8010222:	697a      	ldr	r2, [r7, #20]
 8010224:	4313      	orrs	r3, r2
 8010226:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	697a      	ldr	r2, [r7, #20]
 801022c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	68fa      	ldr	r2, [r7, #12]
 8010232:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010234:	683b      	ldr	r3, [r7, #0]
 8010236:	685a      	ldr	r2, [r3, #4]
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	693a      	ldr	r2, [r7, #16]
 8010240:	621a      	str	r2, [r3, #32]
}
 8010242:	bf00      	nop
 8010244:	371c      	adds	r7, #28
 8010246:	46bd      	mov	sp, r7
 8010248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801024c:	4770      	bx	lr
 801024e:	bf00      	nop
 8010250:	feff8fff 	.word	0xfeff8fff
 8010254:	40010000 	.word	0x40010000
 8010258:	40010400 	.word	0x40010400
 801025c:	40014000 	.word	0x40014000
 8010260:	40014400 	.word	0x40014400
 8010264:	40014800 	.word	0x40014800

08010268 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8010268:	b480      	push	{r7}
 801026a:	b087      	sub	sp, #28
 801026c:	af00      	add	r7, sp, #0
 801026e:	60f8      	str	r0, [r7, #12]
 8010270:	60b9      	str	r1, [r7, #8]
 8010272:	607a      	str	r2, [r7, #4]
 8010274:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	6a1b      	ldr	r3, [r3, #32]
 801027a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	6a1b      	ldr	r3, [r3, #32]
 8010280:	f023 0201 	bic.w	r2, r3, #1
 8010284:	68fb      	ldr	r3, [r7, #12]
 8010286:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	699b      	ldr	r3, [r3, #24]
 801028c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	4a28      	ldr	r2, [pc, #160]	@ (8010334 <TIM_TI1_SetConfig+0xcc>)
 8010292:	4293      	cmp	r3, r2
 8010294:	d01b      	beq.n	80102ce <TIM_TI1_SetConfig+0x66>
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801029c:	d017      	beq.n	80102ce <TIM_TI1_SetConfig+0x66>
 801029e:	68fb      	ldr	r3, [r7, #12]
 80102a0:	4a25      	ldr	r2, [pc, #148]	@ (8010338 <TIM_TI1_SetConfig+0xd0>)
 80102a2:	4293      	cmp	r3, r2
 80102a4:	d013      	beq.n	80102ce <TIM_TI1_SetConfig+0x66>
 80102a6:	68fb      	ldr	r3, [r7, #12]
 80102a8:	4a24      	ldr	r2, [pc, #144]	@ (801033c <TIM_TI1_SetConfig+0xd4>)
 80102aa:	4293      	cmp	r3, r2
 80102ac:	d00f      	beq.n	80102ce <TIM_TI1_SetConfig+0x66>
 80102ae:	68fb      	ldr	r3, [r7, #12]
 80102b0:	4a23      	ldr	r2, [pc, #140]	@ (8010340 <TIM_TI1_SetConfig+0xd8>)
 80102b2:	4293      	cmp	r3, r2
 80102b4:	d00b      	beq.n	80102ce <TIM_TI1_SetConfig+0x66>
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	4a22      	ldr	r2, [pc, #136]	@ (8010344 <TIM_TI1_SetConfig+0xdc>)
 80102ba:	4293      	cmp	r3, r2
 80102bc:	d007      	beq.n	80102ce <TIM_TI1_SetConfig+0x66>
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	4a21      	ldr	r2, [pc, #132]	@ (8010348 <TIM_TI1_SetConfig+0xe0>)
 80102c2:	4293      	cmp	r3, r2
 80102c4:	d003      	beq.n	80102ce <TIM_TI1_SetConfig+0x66>
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	4a20      	ldr	r2, [pc, #128]	@ (801034c <TIM_TI1_SetConfig+0xe4>)
 80102ca:	4293      	cmp	r3, r2
 80102cc:	d101      	bne.n	80102d2 <TIM_TI1_SetConfig+0x6a>
 80102ce:	2301      	movs	r3, #1
 80102d0:	e000      	b.n	80102d4 <TIM_TI1_SetConfig+0x6c>
 80102d2:	2300      	movs	r3, #0
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d008      	beq.n	80102ea <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80102d8:	697b      	ldr	r3, [r7, #20]
 80102da:	f023 0303 	bic.w	r3, r3, #3
 80102de:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80102e0:	697a      	ldr	r2, [r7, #20]
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	4313      	orrs	r3, r2
 80102e6:	617b      	str	r3, [r7, #20]
 80102e8:	e003      	b.n	80102f2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80102ea:	697b      	ldr	r3, [r7, #20]
 80102ec:	f043 0301 	orr.w	r3, r3, #1
 80102f0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80102f2:	697b      	ldr	r3, [r7, #20]
 80102f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80102f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80102fa:	683b      	ldr	r3, [r7, #0]
 80102fc:	011b      	lsls	r3, r3, #4
 80102fe:	b2db      	uxtb	r3, r3
 8010300:	697a      	ldr	r2, [r7, #20]
 8010302:	4313      	orrs	r3, r2
 8010304:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010306:	693b      	ldr	r3, [r7, #16]
 8010308:	f023 030a 	bic.w	r3, r3, #10
 801030c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 801030e:	68bb      	ldr	r3, [r7, #8]
 8010310:	f003 030a 	and.w	r3, r3, #10
 8010314:	693a      	ldr	r2, [r7, #16]
 8010316:	4313      	orrs	r3, r2
 8010318:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	697a      	ldr	r2, [r7, #20]
 801031e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010320:	68fb      	ldr	r3, [r7, #12]
 8010322:	693a      	ldr	r2, [r7, #16]
 8010324:	621a      	str	r2, [r3, #32]
}
 8010326:	bf00      	nop
 8010328:	371c      	adds	r7, #28
 801032a:	46bd      	mov	sp, r7
 801032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010330:	4770      	bx	lr
 8010332:	bf00      	nop
 8010334:	40010000 	.word	0x40010000
 8010338:	40000400 	.word	0x40000400
 801033c:	40000800 	.word	0x40000800
 8010340:	40000c00 	.word	0x40000c00
 8010344:	40010400 	.word	0x40010400
 8010348:	40001800 	.word	0x40001800
 801034c:	40014000 	.word	0x40014000

08010350 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010350:	b480      	push	{r7}
 8010352:	b087      	sub	sp, #28
 8010354:	af00      	add	r7, sp, #0
 8010356:	60f8      	str	r0, [r7, #12]
 8010358:	60b9      	str	r1, [r7, #8]
 801035a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	6a1b      	ldr	r3, [r3, #32]
 8010360:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010362:	68fb      	ldr	r3, [r7, #12]
 8010364:	6a1b      	ldr	r3, [r3, #32]
 8010366:	f023 0201 	bic.w	r2, r3, #1
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801036e:	68fb      	ldr	r3, [r7, #12]
 8010370:	699b      	ldr	r3, [r3, #24]
 8010372:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010374:	693b      	ldr	r3, [r7, #16]
 8010376:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801037a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	011b      	lsls	r3, r3, #4
 8010380:	693a      	ldr	r2, [r7, #16]
 8010382:	4313      	orrs	r3, r2
 8010384:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010386:	697b      	ldr	r3, [r7, #20]
 8010388:	f023 030a 	bic.w	r3, r3, #10
 801038c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801038e:	697a      	ldr	r2, [r7, #20]
 8010390:	68bb      	ldr	r3, [r7, #8]
 8010392:	4313      	orrs	r3, r2
 8010394:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	693a      	ldr	r2, [r7, #16]
 801039a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	697a      	ldr	r2, [r7, #20]
 80103a0:	621a      	str	r2, [r3, #32]
}
 80103a2:	bf00      	nop
 80103a4:	371c      	adds	r7, #28
 80103a6:	46bd      	mov	sp, r7
 80103a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ac:	4770      	bx	lr

080103ae <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80103ae:	b480      	push	{r7}
 80103b0:	b087      	sub	sp, #28
 80103b2:	af00      	add	r7, sp, #0
 80103b4:	60f8      	str	r0, [r7, #12]
 80103b6:	60b9      	str	r1, [r7, #8]
 80103b8:	607a      	str	r2, [r7, #4]
 80103ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	6a1b      	ldr	r3, [r3, #32]
 80103c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	6a1b      	ldr	r3, [r3, #32]
 80103c6:	f023 0210 	bic.w	r2, r3, #16
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	699b      	ldr	r3, [r3, #24]
 80103d2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80103d4:	693b      	ldr	r3, [r7, #16]
 80103d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80103da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	021b      	lsls	r3, r3, #8
 80103e0:	693a      	ldr	r2, [r7, #16]
 80103e2:	4313      	orrs	r3, r2
 80103e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80103e6:	693b      	ldr	r3, [r7, #16]
 80103e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80103ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80103ee:	683b      	ldr	r3, [r7, #0]
 80103f0:	031b      	lsls	r3, r3, #12
 80103f2:	b29b      	uxth	r3, r3
 80103f4:	693a      	ldr	r2, [r7, #16]
 80103f6:	4313      	orrs	r3, r2
 80103f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80103fa:	697b      	ldr	r3, [r7, #20]
 80103fc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010400:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8010402:	68bb      	ldr	r3, [r7, #8]
 8010404:	011b      	lsls	r3, r3, #4
 8010406:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 801040a:	697a      	ldr	r2, [r7, #20]
 801040c:	4313      	orrs	r3, r2
 801040e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010410:	68fb      	ldr	r3, [r7, #12]
 8010412:	693a      	ldr	r2, [r7, #16]
 8010414:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010416:	68fb      	ldr	r3, [r7, #12]
 8010418:	697a      	ldr	r2, [r7, #20]
 801041a:	621a      	str	r2, [r3, #32]
}
 801041c:	bf00      	nop
 801041e:	371c      	adds	r7, #28
 8010420:	46bd      	mov	sp, r7
 8010422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010426:	4770      	bx	lr

08010428 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010428:	b480      	push	{r7}
 801042a:	b087      	sub	sp, #28
 801042c:	af00      	add	r7, sp, #0
 801042e:	60f8      	str	r0, [r7, #12]
 8010430:	60b9      	str	r1, [r7, #8]
 8010432:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8010434:	68fb      	ldr	r3, [r7, #12]
 8010436:	6a1b      	ldr	r3, [r3, #32]
 8010438:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801043a:	68fb      	ldr	r3, [r7, #12]
 801043c:	6a1b      	ldr	r3, [r3, #32]
 801043e:	f023 0210 	bic.w	r2, r3, #16
 8010442:	68fb      	ldr	r3, [r7, #12]
 8010444:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	699b      	ldr	r3, [r3, #24]
 801044a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801044c:	693b      	ldr	r3, [r7, #16]
 801044e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010452:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	031b      	lsls	r3, r3, #12
 8010458:	693a      	ldr	r2, [r7, #16]
 801045a:	4313      	orrs	r3, r2
 801045c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801045e:	697b      	ldr	r3, [r7, #20]
 8010460:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010464:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010466:	68bb      	ldr	r3, [r7, #8]
 8010468:	011b      	lsls	r3, r3, #4
 801046a:	697a      	ldr	r2, [r7, #20]
 801046c:	4313      	orrs	r3, r2
 801046e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	693a      	ldr	r2, [r7, #16]
 8010474:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010476:	68fb      	ldr	r3, [r7, #12]
 8010478:	697a      	ldr	r2, [r7, #20]
 801047a:	621a      	str	r2, [r3, #32]
}
 801047c:	bf00      	nop
 801047e:	371c      	adds	r7, #28
 8010480:	46bd      	mov	sp, r7
 8010482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010486:	4770      	bx	lr

08010488 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8010488:	b480      	push	{r7}
 801048a:	b087      	sub	sp, #28
 801048c:	af00      	add	r7, sp, #0
 801048e:	60f8      	str	r0, [r7, #12]
 8010490:	60b9      	str	r1, [r7, #8]
 8010492:	607a      	str	r2, [r7, #4]
 8010494:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8010496:	68fb      	ldr	r3, [r7, #12]
 8010498:	6a1b      	ldr	r3, [r3, #32]
 801049a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	6a1b      	ldr	r3, [r3, #32]
 80104a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	69db      	ldr	r3, [r3, #28]
 80104ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80104ae:	693b      	ldr	r3, [r7, #16]
 80104b0:	f023 0303 	bic.w	r3, r3, #3
 80104b4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80104b6:	693a      	ldr	r2, [r7, #16]
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	4313      	orrs	r3, r2
 80104bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80104be:	693b      	ldr	r3, [r7, #16]
 80104c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80104c4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80104c6:	683b      	ldr	r3, [r7, #0]
 80104c8:	011b      	lsls	r3, r3, #4
 80104ca:	b2db      	uxtb	r3, r3
 80104cc:	693a      	ldr	r2, [r7, #16]
 80104ce:	4313      	orrs	r3, r2
 80104d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80104d2:	697b      	ldr	r3, [r7, #20]
 80104d4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80104d8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80104da:	68bb      	ldr	r3, [r7, #8]
 80104dc:	021b      	lsls	r3, r3, #8
 80104de:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80104e2:	697a      	ldr	r2, [r7, #20]
 80104e4:	4313      	orrs	r3, r2
 80104e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	693a      	ldr	r2, [r7, #16]
 80104ec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	697a      	ldr	r2, [r7, #20]
 80104f2:	621a      	str	r2, [r3, #32]
}
 80104f4:	bf00      	nop
 80104f6:	371c      	adds	r7, #28
 80104f8:	46bd      	mov	sp, r7
 80104fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104fe:	4770      	bx	lr

08010500 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8010500:	b480      	push	{r7}
 8010502:	b087      	sub	sp, #28
 8010504:	af00      	add	r7, sp, #0
 8010506:	60f8      	str	r0, [r7, #12]
 8010508:	60b9      	str	r1, [r7, #8]
 801050a:	607a      	str	r2, [r7, #4]
 801050c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	6a1b      	ldr	r3, [r3, #32]
 8010512:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	6a1b      	ldr	r3, [r3, #32]
 8010518:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8010520:	68fb      	ldr	r3, [r7, #12]
 8010522:	69db      	ldr	r3, [r3, #28]
 8010524:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8010526:	693b      	ldr	r3, [r7, #16]
 8010528:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801052c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	021b      	lsls	r3, r3, #8
 8010532:	693a      	ldr	r2, [r7, #16]
 8010534:	4313      	orrs	r3, r2
 8010536:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8010538:	693b      	ldr	r3, [r7, #16]
 801053a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801053e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8010540:	683b      	ldr	r3, [r7, #0]
 8010542:	031b      	lsls	r3, r3, #12
 8010544:	b29b      	uxth	r3, r3
 8010546:	693a      	ldr	r2, [r7, #16]
 8010548:	4313      	orrs	r3, r2
 801054a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 801054c:	697b      	ldr	r3, [r7, #20]
 801054e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8010552:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8010554:	68bb      	ldr	r3, [r7, #8]
 8010556:	031b      	lsls	r3, r3, #12
 8010558:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 801055c:	697a      	ldr	r2, [r7, #20]
 801055e:	4313      	orrs	r3, r2
 8010560:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8010562:	68fb      	ldr	r3, [r7, #12]
 8010564:	693a      	ldr	r2, [r7, #16]
 8010566:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	697a      	ldr	r2, [r7, #20]
 801056c:	621a      	str	r2, [r3, #32]
}
 801056e:	bf00      	nop
 8010570:	371c      	adds	r7, #28
 8010572:	46bd      	mov	sp, r7
 8010574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010578:	4770      	bx	lr
	...

0801057c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801057c:	b480      	push	{r7}
 801057e:	b085      	sub	sp, #20
 8010580:	af00      	add	r7, sp, #0
 8010582:	6078      	str	r0, [r7, #4]
 8010584:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	689b      	ldr	r3, [r3, #8]
 801058a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801058c:	68fa      	ldr	r2, [r7, #12]
 801058e:	4b09      	ldr	r3, [pc, #36]	@ (80105b4 <TIM_ITRx_SetConfig+0x38>)
 8010590:	4013      	ands	r3, r2
 8010592:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010594:	683a      	ldr	r2, [r7, #0]
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	4313      	orrs	r3, r2
 801059a:	f043 0307 	orr.w	r3, r3, #7
 801059e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	68fa      	ldr	r2, [r7, #12]
 80105a4:	609a      	str	r2, [r3, #8]
}
 80105a6:	bf00      	nop
 80105a8:	3714      	adds	r7, #20
 80105aa:	46bd      	mov	sp, r7
 80105ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b0:	4770      	bx	lr
 80105b2:	bf00      	nop
 80105b4:	ffcfff8f 	.word	0xffcfff8f

080105b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80105b8:	b480      	push	{r7}
 80105ba:	b087      	sub	sp, #28
 80105bc:	af00      	add	r7, sp, #0
 80105be:	60f8      	str	r0, [r7, #12]
 80105c0:	60b9      	str	r1, [r7, #8]
 80105c2:	607a      	str	r2, [r7, #4]
 80105c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80105c6:	68fb      	ldr	r3, [r7, #12]
 80105c8:	689b      	ldr	r3, [r3, #8]
 80105ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80105cc:	697b      	ldr	r3, [r7, #20]
 80105ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80105d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80105d4:	683b      	ldr	r3, [r7, #0]
 80105d6:	021a      	lsls	r2, r3, #8
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	431a      	orrs	r2, r3
 80105dc:	68bb      	ldr	r3, [r7, #8]
 80105de:	4313      	orrs	r3, r2
 80105e0:	697a      	ldr	r2, [r7, #20]
 80105e2:	4313      	orrs	r3, r2
 80105e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80105e6:	68fb      	ldr	r3, [r7, #12]
 80105e8:	697a      	ldr	r2, [r7, #20]
 80105ea:	609a      	str	r2, [r3, #8]
}
 80105ec:	bf00      	nop
 80105ee:	371c      	adds	r7, #28
 80105f0:	46bd      	mov	sp, r7
 80105f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f6:	4770      	bx	lr

080105f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80105f8:	b480      	push	{r7}
 80105fa:	b087      	sub	sp, #28
 80105fc:	af00      	add	r7, sp, #0
 80105fe:	60f8      	str	r0, [r7, #12]
 8010600:	60b9      	str	r1, [r7, #8]
 8010602:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010604:	68bb      	ldr	r3, [r7, #8]
 8010606:	f003 031f 	and.w	r3, r3, #31
 801060a:	2201      	movs	r2, #1
 801060c:	fa02 f303 	lsl.w	r3, r2, r3
 8010610:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	6a1a      	ldr	r2, [r3, #32]
 8010616:	697b      	ldr	r3, [r7, #20]
 8010618:	43db      	mvns	r3, r3
 801061a:	401a      	ands	r2, r3
 801061c:	68fb      	ldr	r3, [r7, #12]
 801061e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	6a1a      	ldr	r2, [r3, #32]
 8010624:	68bb      	ldr	r3, [r7, #8]
 8010626:	f003 031f 	and.w	r3, r3, #31
 801062a:	6879      	ldr	r1, [r7, #4]
 801062c:	fa01 f303 	lsl.w	r3, r1, r3
 8010630:	431a      	orrs	r2, r3
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	621a      	str	r2, [r3, #32]
}
 8010636:	bf00      	nop
 8010638:	371c      	adds	r7, #28
 801063a:	46bd      	mov	sp, r7
 801063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010640:	4770      	bx	lr
	...

08010644 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010644:	b480      	push	{r7}
 8010646:	b085      	sub	sp, #20
 8010648:	af00      	add	r7, sp, #0
 801064a:	6078      	str	r0, [r7, #4]
 801064c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010654:	2b01      	cmp	r3, #1
 8010656:	d101      	bne.n	801065c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010658:	2302      	movs	r3, #2
 801065a:	e06d      	b.n	8010738 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	2201      	movs	r2, #1
 8010660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	2202      	movs	r2, #2
 8010668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	685b      	ldr	r3, [r3, #4]
 8010672:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	681b      	ldr	r3, [r3, #0]
 8010678:	689b      	ldr	r3, [r3, #8]
 801067a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	4a30      	ldr	r2, [pc, #192]	@ (8010744 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8010682:	4293      	cmp	r3, r2
 8010684:	d004      	beq.n	8010690 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	4a2f      	ldr	r2, [pc, #188]	@ (8010748 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 801068c:	4293      	cmp	r3, r2
 801068e:	d108      	bne.n	80106a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8010690:	68fb      	ldr	r3, [r7, #12]
 8010692:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8010696:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8010698:	683b      	ldr	r3, [r7, #0]
 801069a:	685b      	ldr	r3, [r3, #4]
 801069c:	68fa      	ldr	r2, [r7, #12]
 801069e:	4313      	orrs	r3, r2
 80106a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80106a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80106aa:	683b      	ldr	r3, [r7, #0]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	68fa      	ldr	r2, [r7, #12]
 80106b0:	4313      	orrs	r3, r2
 80106b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	68fa      	ldr	r2, [r7, #12]
 80106ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	4a20      	ldr	r2, [pc, #128]	@ (8010744 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80106c2:	4293      	cmp	r3, r2
 80106c4:	d022      	beq.n	801070c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80106ce:	d01d      	beq.n	801070c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	4a1d      	ldr	r2, [pc, #116]	@ (801074c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80106d6:	4293      	cmp	r3, r2
 80106d8:	d018      	beq.n	801070c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	4a1c      	ldr	r2, [pc, #112]	@ (8010750 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80106e0:	4293      	cmp	r3, r2
 80106e2:	d013      	beq.n	801070c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	4a1a      	ldr	r2, [pc, #104]	@ (8010754 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80106ea:	4293      	cmp	r3, r2
 80106ec:	d00e      	beq.n	801070c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	4a15      	ldr	r2, [pc, #84]	@ (8010748 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80106f4:	4293      	cmp	r3, r2
 80106f6:	d009      	beq.n	801070c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	4a16      	ldr	r2, [pc, #88]	@ (8010758 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80106fe:	4293      	cmp	r3, r2
 8010700:	d004      	beq.n	801070c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	4a15      	ldr	r2, [pc, #84]	@ (801075c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010708:	4293      	cmp	r3, r2
 801070a:	d10c      	bne.n	8010726 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801070c:	68bb      	ldr	r3, [r7, #8]
 801070e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010712:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010714:	683b      	ldr	r3, [r7, #0]
 8010716:	689b      	ldr	r3, [r3, #8]
 8010718:	68ba      	ldr	r2, [r7, #8]
 801071a:	4313      	orrs	r3, r2
 801071c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	68ba      	ldr	r2, [r7, #8]
 8010724:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	2201      	movs	r2, #1
 801072a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	2200      	movs	r2, #0
 8010732:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010736:	2300      	movs	r3, #0
}
 8010738:	4618      	mov	r0, r3
 801073a:	3714      	adds	r7, #20
 801073c:	46bd      	mov	sp, r7
 801073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010742:	4770      	bx	lr
 8010744:	40010000 	.word	0x40010000
 8010748:	40010400 	.word	0x40010400
 801074c:	40000400 	.word	0x40000400
 8010750:	40000800 	.word	0x40000800
 8010754:	40000c00 	.word	0x40000c00
 8010758:	40001800 	.word	0x40001800
 801075c:	40014000 	.word	0x40014000

08010760 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010760:	b480      	push	{r7}
 8010762:	b085      	sub	sp, #20
 8010764:	af00      	add	r7, sp, #0
 8010766:	6078      	str	r0, [r7, #4]
 8010768:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801076a:	2300      	movs	r3, #0
 801076c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010774:	2b01      	cmp	r3, #1
 8010776:	d101      	bne.n	801077c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010778:	2302      	movs	r3, #2
 801077a:	e065      	b.n	8010848 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	2201      	movs	r2, #1
 8010780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801078a:	683b      	ldr	r3, [r7, #0]
 801078c:	68db      	ldr	r3, [r3, #12]
 801078e:	4313      	orrs	r3, r2
 8010790:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8010798:	683b      	ldr	r3, [r7, #0]
 801079a:	689b      	ldr	r3, [r3, #8]
 801079c:	4313      	orrs	r3, r2
 801079e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80107a0:	68fb      	ldr	r3, [r7, #12]
 80107a2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80107a6:	683b      	ldr	r3, [r7, #0]
 80107a8:	685b      	ldr	r3, [r3, #4]
 80107aa:	4313      	orrs	r3, r2
 80107ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80107ae:	68fb      	ldr	r3, [r7, #12]
 80107b0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80107b4:	683b      	ldr	r3, [r7, #0]
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	4313      	orrs	r3, r2
 80107ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80107c2:	683b      	ldr	r3, [r7, #0]
 80107c4:	691b      	ldr	r3, [r3, #16]
 80107c6:	4313      	orrs	r3, r2
 80107c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80107d0:	683b      	ldr	r3, [r7, #0]
 80107d2:	695b      	ldr	r3, [r3, #20]
 80107d4:	4313      	orrs	r3, r2
 80107d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80107de:	683b      	ldr	r3, [r7, #0]
 80107e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107e2:	4313      	orrs	r3, r2
 80107e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80107ec:	683b      	ldr	r3, [r7, #0]
 80107ee:	699b      	ldr	r3, [r3, #24]
 80107f0:	041b      	lsls	r3, r3, #16
 80107f2:	4313      	orrs	r3, r2
 80107f4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	4a16      	ldr	r2, [pc, #88]	@ (8010854 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80107fc:	4293      	cmp	r3, r2
 80107fe:	d004      	beq.n	801080a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	4a14      	ldr	r2, [pc, #80]	@ (8010858 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8010806:	4293      	cmp	r3, r2
 8010808:	d115      	bne.n	8010836 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8010810:	683b      	ldr	r3, [r7, #0]
 8010812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010814:	051b      	lsls	r3, r3, #20
 8010816:	4313      	orrs	r3, r2
 8010818:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8010820:	683b      	ldr	r3, [r7, #0]
 8010822:	69db      	ldr	r3, [r3, #28]
 8010824:	4313      	orrs	r3, r2
 8010826:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8010828:	68fb      	ldr	r3, [r7, #12]
 801082a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 801082e:	683b      	ldr	r3, [r7, #0]
 8010830:	6a1b      	ldr	r3, [r3, #32]
 8010832:	4313      	orrs	r3, r2
 8010834:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	68fa      	ldr	r2, [r7, #12]
 801083c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	2200      	movs	r2, #0
 8010842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010846:	2300      	movs	r3, #0
}
 8010848:	4618      	mov	r0, r3
 801084a:	3714      	adds	r7, #20
 801084c:	46bd      	mov	sp, r7
 801084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010852:	4770      	bx	lr
 8010854:	40010000 	.word	0x40010000
 8010858:	40010400 	.word	0x40010400

0801085c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 801085c:	b480      	push	{r7}
 801085e:	b083      	sub	sp, #12
 8010860:	af00      	add	r7, sp, #0
 8010862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010864:	bf00      	nop
 8010866:	370c      	adds	r7, #12
 8010868:	46bd      	mov	sp, r7
 801086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801086e:	4770      	bx	lr

08010870 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010870:	b480      	push	{r7}
 8010872:	b083      	sub	sp, #12
 8010874:	af00      	add	r7, sp, #0
 8010876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010878:	bf00      	nop
 801087a:	370c      	adds	r7, #12
 801087c:	46bd      	mov	sp, r7
 801087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010882:	4770      	bx	lr

08010884 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010884:	b480      	push	{r7}
 8010886:	b083      	sub	sp, #12
 8010888:	af00      	add	r7, sp, #0
 801088a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 801088c:	bf00      	nop
 801088e:	370c      	adds	r7, #12
 8010890:	46bd      	mov	sp, r7
 8010892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010896:	4770      	bx	lr

08010898 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010898:	b580      	push	{r7, lr}
 801089a:	b082      	sub	sp, #8
 801089c:	af00      	add	r7, sp, #0
 801089e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d101      	bne.n	80108aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80108a6:	2301      	movs	r3, #1
 80108a8:	e042      	b.n	8010930 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d106      	bne.n	80108c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	2200      	movs	r2, #0
 80108b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80108bc:	6878      	ldr	r0, [r7, #4]
 80108be:	f7f4 fe15 	bl	80054ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	2224      	movs	r2, #36	@ 0x24
 80108c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	681a      	ldr	r2, [r3, #0]
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	f022 0201 	bic.w	r2, r2, #1
 80108d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108de:	2b00      	cmp	r3, #0
 80108e0:	d002      	beq.n	80108e8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80108e2:	6878      	ldr	r0, [r7, #4]
 80108e4:	f001 faea 	bl	8011ebc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80108e8:	6878      	ldr	r0, [r7, #4]
 80108ea:	f000 fd7f 	bl	80113ec <UART_SetConfig>
 80108ee:	4603      	mov	r3, r0
 80108f0:	2b01      	cmp	r3, #1
 80108f2:	d101      	bne.n	80108f8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80108f4:	2301      	movs	r3, #1
 80108f6:	e01b      	b.n	8010930 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	685a      	ldr	r2, [r3, #4]
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010906:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	681b      	ldr	r3, [r3, #0]
 801090c:	689a      	ldr	r2, [r3, #8]
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010916:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	681a      	ldr	r2, [r3, #0]
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	f042 0201 	orr.w	r2, r2, #1
 8010926:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010928:	6878      	ldr	r0, [r7, #4]
 801092a:	f001 fb69 	bl	8012000 <UART_CheckIdleState>
 801092e:	4603      	mov	r3, r0
}
 8010930:	4618      	mov	r0, r3
 8010932:	3708      	adds	r7, #8
 8010934:	46bd      	mov	sp, r7
 8010936:	bd80      	pop	{r7, pc}

08010938 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010938:	b580      	push	{r7, lr}
 801093a:	b08a      	sub	sp, #40	@ 0x28
 801093c:	af02      	add	r7, sp, #8
 801093e:	60f8      	str	r0, [r7, #12]
 8010940:	60b9      	str	r1, [r7, #8]
 8010942:	603b      	str	r3, [r7, #0]
 8010944:	4613      	mov	r3, r2
 8010946:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801094e:	2b20      	cmp	r3, #32
 8010950:	d17b      	bne.n	8010a4a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8010952:	68bb      	ldr	r3, [r7, #8]
 8010954:	2b00      	cmp	r3, #0
 8010956:	d002      	beq.n	801095e <HAL_UART_Transmit+0x26>
 8010958:	88fb      	ldrh	r3, [r7, #6]
 801095a:	2b00      	cmp	r3, #0
 801095c:	d101      	bne.n	8010962 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 801095e:	2301      	movs	r3, #1
 8010960:	e074      	b.n	8010a4c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	2200      	movs	r2, #0
 8010966:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801096a:	68fb      	ldr	r3, [r7, #12]
 801096c:	2221      	movs	r2, #33	@ 0x21
 801096e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010972:	f7f5 f95b 	bl	8005c2c <HAL_GetTick>
 8010976:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	88fa      	ldrh	r2, [r7, #6]
 801097c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8010980:	68fb      	ldr	r3, [r7, #12]
 8010982:	88fa      	ldrh	r2, [r7, #6]
 8010984:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	689b      	ldr	r3, [r3, #8]
 801098c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010990:	d108      	bne.n	80109a4 <HAL_UART_Transmit+0x6c>
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	691b      	ldr	r3, [r3, #16]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d104      	bne.n	80109a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 801099a:	2300      	movs	r3, #0
 801099c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801099e:	68bb      	ldr	r3, [r7, #8]
 80109a0:	61bb      	str	r3, [r7, #24]
 80109a2:	e003      	b.n	80109ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80109a4:	68bb      	ldr	r3, [r7, #8]
 80109a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80109a8:	2300      	movs	r3, #0
 80109aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80109ac:	e030      	b.n	8010a10 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80109ae:	683b      	ldr	r3, [r7, #0]
 80109b0:	9300      	str	r3, [sp, #0]
 80109b2:	697b      	ldr	r3, [r7, #20]
 80109b4:	2200      	movs	r2, #0
 80109b6:	2180      	movs	r1, #128	@ 0x80
 80109b8:	68f8      	ldr	r0, [r7, #12]
 80109ba:	f001 fbcb 	bl	8012154 <UART_WaitOnFlagUntilTimeout>
 80109be:	4603      	mov	r3, r0
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d005      	beq.n	80109d0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	2220      	movs	r2, #32
 80109c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80109cc:	2303      	movs	r3, #3
 80109ce:	e03d      	b.n	8010a4c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80109d0:	69fb      	ldr	r3, [r7, #28]
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d10b      	bne.n	80109ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80109d6:	69bb      	ldr	r3, [r7, #24]
 80109d8:	881b      	ldrh	r3, [r3, #0]
 80109da:	461a      	mov	r2, r3
 80109dc:	68fb      	ldr	r3, [r7, #12]
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80109e4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80109e6:	69bb      	ldr	r3, [r7, #24]
 80109e8:	3302      	adds	r3, #2
 80109ea:	61bb      	str	r3, [r7, #24]
 80109ec:	e007      	b.n	80109fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80109ee:	69fb      	ldr	r3, [r7, #28]
 80109f0:	781a      	ldrb	r2, [r3, #0]
 80109f2:	68fb      	ldr	r3, [r7, #12]
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80109f8:	69fb      	ldr	r3, [r7, #28]
 80109fa:	3301      	adds	r3, #1
 80109fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010a04:	b29b      	uxth	r3, r3
 8010a06:	3b01      	subs	r3, #1
 8010a08:	b29a      	uxth	r2, r3
 8010a0a:	68fb      	ldr	r3, [r7, #12]
 8010a0c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010a16:	b29b      	uxth	r3, r3
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d1c8      	bne.n	80109ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010a1c:	683b      	ldr	r3, [r7, #0]
 8010a1e:	9300      	str	r3, [sp, #0]
 8010a20:	697b      	ldr	r3, [r7, #20]
 8010a22:	2200      	movs	r2, #0
 8010a24:	2140      	movs	r1, #64	@ 0x40
 8010a26:	68f8      	ldr	r0, [r7, #12]
 8010a28:	f001 fb94 	bl	8012154 <UART_WaitOnFlagUntilTimeout>
 8010a2c:	4603      	mov	r3, r0
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d005      	beq.n	8010a3e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8010a32:	68fb      	ldr	r3, [r7, #12]
 8010a34:	2220      	movs	r2, #32
 8010a36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8010a3a:	2303      	movs	r3, #3
 8010a3c:	e006      	b.n	8010a4c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010a3e:	68fb      	ldr	r3, [r7, #12]
 8010a40:	2220      	movs	r2, #32
 8010a42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8010a46:	2300      	movs	r3, #0
 8010a48:	e000      	b.n	8010a4c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8010a4a:	2302      	movs	r3, #2
  }
}
 8010a4c:	4618      	mov	r0, r3
 8010a4e:	3720      	adds	r7, #32
 8010a50:	46bd      	mov	sp, r7
 8010a52:	bd80      	pop	{r7, pc}

08010a54 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8010a54:	b480      	push	{r7}
 8010a56:	b091      	sub	sp, #68	@ 0x44
 8010a58:	af00      	add	r7, sp, #0
 8010a5a:	60f8      	str	r0, [r7, #12]
 8010a5c:	60b9      	str	r1, [r7, #8]
 8010a5e:	4613      	mov	r3, r2
 8010a60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010a62:	68fb      	ldr	r3, [r7, #12]
 8010a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010a68:	2b20      	cmp	r3, #32
 8010a6a:	d178      	bne.n	8010b5e <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8010a6c:	68bb      	ldr	r3, [r7, #8]
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d002      	beq.n	8010a78 <HAL_UART_Transmit_IT+0x24>
 8010a72:	88fb      	ldrh	r3, [r7, #6]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d101      	bne.n	8010a7c <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8010a78:	2301      	movs	r3, #1
 8010a7a:	e071      	b.n	8010b60 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8010a7c:	68fb      	ldr	r3, [r7, #12]
 8010a7e:	68ba      	ldr	r2, [r7, #8]
 8010a80:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	88fa      	ldrh	r2, [r7, #6]
 8010a86:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	88fa      	ldrh	r2, [r7, #6]
 8010a8e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8010a92:	68fb      	ldr	r3, [r7, #12]
 8010a94:	2200      	movs	r2, #0
 8010a96:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010a98:	68fb      	ldr	r3, [r7, #12]
 8010a9a:	2200      	movs	r2, #0
 8010a9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010aa0:	68fb      	ldr	r3, [r7, #12]
 8010aa2:	2221      	movs	r2, #33	@ 0x21
 8010aa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010aac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010ab0:	d12a      	bne.n	8010b08 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010ab2:	68fb      	ldr	r3, [r7, #12]
 8010ab4:	689b      	ldr	r3, [r3, #8]
 8010ab6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010aba:	d107      	bne.n	8010acc <HAL_UART_Transmit_IT+0x78>
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	691b      	ldr	r3, [r3, #16]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d103      	bne.n	8010acc <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8010ac4:	68fb      	ldr	r3, [r7, #12]
 8010ac6:	4a29      	ldr	r2, [pc, #164]	@ (8010b6c <HAL_UART_Transmit_IT+0x118>)
 8010ac8:	679a      	str	r2, [r3, #120]	@ 0x78
 8010aca:	e002      	b.n	8010ad2 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	4a28      	ldr	r2, [pc, #160]	@ (8010b70 <HAL_UART_Transmit_IT+0x11c>)
 8010ad0:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8010ad2:	68fb      	ldr	r3, [r7, #12]
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	3308      	adds	r3, #8
 8010ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010adc:	e853 3f00 	ldrex	r3, [r3]
 8010ae0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ae4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8010ae8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	681b      	ldr	r3, [r3, #0]
 8010aee:	3308      	adds	r3, #8
 8010af0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010af2:	637a      	str	r2, [r7, #52]	@ 0x34
 8010af4:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010af6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010af8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010afa:	e841 2300 	strex	r3, r2, [r1]
 8010afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	d1e5      	bne.n	8010ad2 <HAL_UART_Transmit_IT+0x7e>
 8010b06:	e028      	b.n	8010b5a <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010b08:	68fb      	ldr	r3, [r7, #12]
 8010b0a:	689b      	ldr	r3, [r3, #8]
 8010b0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010b10:	d107      	bne.n	8010b22 <HAL_UART_Transmit_IT+0xce>
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	691b      	ldr	r3, [r3, #16]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d103      	bne.n	8010b22 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	4a15      	ldr	r2, [pc, #84]	@ (8010b74 <HAL_UART_Transmit_IT+0x120>)
 8010b1e:	679a      	str	r2, [r3, #120]	@ 0x78
 8010b20:	e002      	b.n	8010b28 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	4a14      	ldr	r2, [pc, #80]	@ (8010b78 <HAL_UART_Transmit_IT+0x124>)
 8010b26:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b2e:	697b      	ldr	r3, [r7, #20]
 8010b30:	e853 3f00 	ldrex	r3, [r3]
 8010b34:	613b      	str	r3, [r7, #16]
   return(result);
 8010b36:	693b      	ldr	r3, [r7, #16]
 8010b38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010b3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	461a      	mov	r2, r3
 8010b44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b46:	623b      	str	r3, [r7, #32]
 8010b48:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b4a:	69f9      	ldr	r1, [r7, #28]
 8010b4c:	6a3a      	ldr	r2, [r7, #32]
 8010b4e:	e841 2300 	strex	r3, r2, [r1]
 8010b52:	61bb      	str	r3, [r7, #24]
   return(result);
 8010b54:	69bb      	ldr	r3, [r7, #24]
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d1e6      	bne.n	8010b28 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8010b5a:	2300      	movs	r3, #0
 8010b5c:	e000      	b.n	8010b60 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8010b5e:	2302      	movs	r3, #2
  }
}
 8010b60:	4618      	mov	r0, r3
 8010b62:	3744      	adds	r7, #68	@ 0x44
 8010b64:	46bd      	mov	sp, r7
 8010b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b6a:	4770      	bx	lr
 8010b6c:	080127bf 	.word	0x080127bf
 8010b70:	080126df 	.word	0x080126df
 8010b74:	0801261d 	.word	0x0801261d
 8010b78:	08012565 	.word	0x08012565

08010b7c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010b7c:	b580      	push	{r7, lr}
 8010b7e:	b08a      	sub	sp, #40	@ 0x28
 8010b80:	af00      	add	r7, sp, #0
 8010b82:	60f8      	str	r0, [r7, #12]
 8010b84:	60b9      	str	r1, [r7, #8]
 8010b86:	4613      	mov	r3, r2
 8010b88:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010b8a:	68fb      	ldr	r3, [r7, #12]
 8010b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010b90:	2b20      	cmp	r3, #32
 8010b92:	d137      	bne.n	8010c04 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8010b94:	68bb      	ldr	r3, [r7, #8]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d002      	beq.n	8010ba0 <HAL_UART_Receive_IT+0x24>
 8010b9a:	88fb      	ldrh	r3, [r7, #6]
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d101      	bne.n	8010ba4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8010ba0:	2301      	movs	r3, #1
 8010ba2:	e030      	b.n	8010c06 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	2200      	movs	r2, #0
 8010ba8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8010baa:	68fb      	ldr	r3, [r7, #12]
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	4a18      	ldr	r2, [pc, #96]	@ (8010c10 <HAL_UART_Receive_IT+0x94>)
 8010bb0:	4293      	cmp	r3, r2
 8010bb2:	d01f      	beq.n	8010bf4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8010bb4:	68fb      	ldr	r3, [r7, #12]
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	685b      	ldr	r3, [r3, #4]
 8010bba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d018      	beq.n	8010bf4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8010bc2:	68fb      	ldr	r3, [r7, #12]
 8010bc4:	681b      	ldr	r3, [r3, #0]
 8010bc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010bc8:	697b      	ldr	r3, [r7, #20]
 8010bca:	e853 3f00 	ldrex	r3, [r3]
 8010bce:	613b      	str	r3, [r7, #16]
   return(result);
 8010bd0:	693b      	ldr	r3, [r7, #16]
 8010bd2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8010bd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	681b      	ldr	r3, [r3, #0]
 8010bdc:	461a      	mov	r2, r3
 8010bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010be0:	623b      	str	r3, [r7, #32]
 8010be2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010be4:	69f9      	ldr	r1, [r7, #28]
 8010be6:	6a3a      	ldr	r2, [r7, #32]
 8010be8:	e841 2300 	strex	r3, r2, [r1]
 8010bec:	61bb      	str	r3, [r7, #24]
   return(result);
 8010bee:	69bb      	ldr	r3, [r7, #24]
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d1e6      	bne.n	8010bc2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8010bf4:	88fb      	ldrh	r3, [r7, #6]
 8010bf6:	461a      	mov	r2, r3
 8010bf8:	68b9      	ldr	r1, [r7, #8]
 8010bfa:	68f8      	ldr	r0, [r7, #12]
 8010bfc:	f001 fb18 	bl	8012230 <UART_Start_Receive_IT>
 8010c00:	4603      	mov	r3, r0
 8010c02:	e000      	b.n	8010c06 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8010c04:	2302      	movs	r3, #2
  }
}
 8010c06:	4618      	mov	r0, r3
 8010c08:	3728      	adds	r7, #40	@ 0x28
 8010c0a:	46bd      	mov	sp, r7
 8010c0c:	bd80      	pop	{r7, pc}
 8010c0e:	bf00      	nop
 8010c10:	58000c00 	.word	0x58000c00

08010c14 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010c14:	b580      	push	{r7, lr}
 8010c16:	b0ba      	sub	sp, #232	@ 0xe8
 8010c18:	af00      	add	r7, sp, #0
 8010c1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	69db      	ldr	r3, [r3, #28]
 8010c22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	689b      	ldr	r3, [r3, #8]
 8010c36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8010c3a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8010c3e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8010c42:	4013      	ands	r3, r2
 8010c44:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8010c48:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d11b      	bne.n	8010c88 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010c50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010c54:	f003 0320 	and.w	r3, r3, #32
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d015      	beq.n	8010c88 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010c5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010c60:	f003 0320 	and.w	r3, r3, #32
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d105      	bne.n	8010c74 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010c68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010c6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d009      	beq.n	8010c88 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	f000 8393 	beq.w	80113a4 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010c82:	6878      	ldr	r0, [r7, #4]
 8010c84:	4798      	blx	r3
      }
      return;
 8010c86:	e38d      	b.n	80113a4 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8010c88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	f000 8123 	beq.w	8010ed8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8010c92:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010c96:	4b8d      	ldr	r3, [pc, #564]	@ (8010ecc <HAL_UART_IRQHandler+0x2b8>)
 8010c98:	4013      	ands	r3, r2
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d106      	bne.n	8010cac <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8010c9e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8010ca2:	4b8b      	ldr	r3, [pc, #556]	@ (8010ed0 <HAL_UART_IRQHandler+0x2bc>)
 8010ca4:	4013      	ands	r3, r2
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	f000 8116 	beq.w	8010ed8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010cac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010cb0:	f003 0301 	and.w	r3, r3, #1
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d011      	beq.n	8010cdc <HAL_UART_IRQHandler+0xc8>
 8010cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010cbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d00b      	beq.n	8010cdc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	2201      	movs	r2, #1
 8010cca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010cd2:	f043 0201 	orr.w	r2, r3, #1
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010cdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010ce0:	f003 0302 	and.w	r3, r3, #2
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d011      	beq.n	8010d0c <HAL_UART_IRQHandler+0xf8>
 8010ce8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010cec:	f003 0301 	and.w	r3, r3, #1
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d00b      	beq.n	8010d0c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	2202      	movs	r2, #2
 8010cfa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010d02:	f043 0204 	orr.w	r2, r3, #4
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010d0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010d10:	f003 0304 	and.w	r3, r3, #4
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d011      	beq.n	8010d3c <HAL_UART_IRQHandler+0x128>
 8010d18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010d1c:	f003 0301 	and.w	r3, r3, #1
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d00b      	beq.n	8010d3c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	2204      	movs	r2, #4
 8010d2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010d32:	f043 0202 	orr.w	r2, r3, #2
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010d40:	f003 0308 	and.w	r3, r3, #8
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d017      	beq.n	8010d78 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010d4c:	f003 0320 	and.w	r3, r3, #32
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d105      	bne.n	8010d60 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8010d54:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010d58:	4b5c      	ldr	r3, [pc, #368]	@ (8010ecc <HAL_UART_IRQHandler+0x2b8>)
 8010d5a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d00b      	beq.n	8010d78 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	681b      	ldr	r3, [r3, #0]
 8010d64:	2208      	movs	r2, #8
 8010d66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010d6e:	f043 0208 	orr.w	r2, r3, #8
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010d78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010d7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d012      	beq.n	8010daa <HAL_UART_IRQHandler+0x196>
 8010d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010d88:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d00c      	beq.n	8010daa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010d98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010da0:	f043 0220 	orr.w	r2, r3, #32
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	f000 82f9 	beq.w	80113a8 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010dba:	f003 0320 	and.w	r3, r3, #32
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	d013      	beq.n	8010dea <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010dc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010dc6:	f003 0320 	and.w	r3, r3, #32
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d105      	bne.n	8010dda <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010dce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010dd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d007      	beq.n	8010dea <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d003      	beq.n	8010dea <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010de6:	6878      	ldr	r0, [r7, #4]
 8010de8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010df0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	689b      	ldr	r3, [r3, #8]
 8010dfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010dfe:	2b40      	cmp	r3, #64	@ 0x40
 8010e00:	d005      	beq.n	8010e0e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8010e02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8010e06:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d054      	beq.n	8010eb8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010e0e:	6878      	ldr	r0, [r7, #4]
 8010e10:	f001 fb30 	bl	8012474 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	689b      	ldr	r3, [r3, #8]
 8010e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010e1e:	2b40      	cmp	r3, #64	@ 0x40
 8010e20:	d146      	bne.n	8010eb0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	681b      	ldr	r3, [r3, #0]
 8010e26:	3308      	adds	r3, #8
 8010e28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010e30:	e853 3f00 	ldrex	r3, [r3]
 8010e34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8010e38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010e3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010e40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	3308      	adds	r3, #8
 8010e4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8010e4e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8010e52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8010e5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8010e5e:	e841 2300 	strex	r3, r2, [r1]
 8010e62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8010e66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d1d9      	bne.n	8010e22 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d017      	beq.n	8010ea8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010e7e:	4a15      	ldr	r2, [pc, #84]	@ (8010ed4 <HAL_UART_IRQHandler+0x2c0>)
 8010e80:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010e88:	4618      	mov	r0, r3
 8010e8a:	f7f7 fc53 	bl	8008734 <HAL_DMA_Abort_IT>
 8010e8e:	4603      	mov	r3, r0
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d019      	beq.n	8010ec8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010e9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010e9c:	687a      	ldr	r2, [r7, #4]
 8010e9e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8010ea2:	4610      	mov	r0, r2
 8010ea4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010ea6:	e00f      	b.n	8010ec8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010ea8:	6878      	ldr	r0, [r7, #4]
 8010eaa:	f000 fa89 	bl	80113c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010eae:	e00b      	b.n	8010ec8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010eb0:	6878      	ldr	r0, [r7, #4]
 8010eb2:	f000 fa85 	bl	80113c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010eb6:	e007      	b.n	8010ec8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010eb8:	6878      	ldr	r0, [r7, #4]
 8010eba:	f000 fa81 	bl	80113c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	2200      	movs	r2, #0
 8010ec2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8010ec6:	e26f      	b.n	80113a8 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010ec8:	bf00      	nop
    return;
 8010eca:	e26d      	b.n	80113a8 <HAL_UART_IRQHandler+0x794>
 8010ecc:	10000001 	.word	0x10000001
 8010ed0:	04000120 	.word	0x04000120
 8010ed4:	08012541 	.word	0x08012541

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010edc:	2b01      	cmp	r3, #1
 8010ede:	f040 8203 	bne.w	80112e8 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010ee6:	f003 0310 	and.w	r3, r3, #16
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	f000 81fc 	beq.w	80112e8 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010ef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010ef4:	f003 0310 	and.w	r3, r3, #16
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	f000 81f5 	beq.w	80112e8 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	2210      	movs	r2, #16
 8010f04:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	681b      	ldr	r3, [r3, #0]
 8010f0a:	689b      	ldr	r3, [r3, #8]
 8010f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010f10:	2b40      	cmp	r3, #64	@ 0x40
 8010f12:	f040 816d 	bne.w	80111f0 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	4aa4      	ldr	r2, [pc, #656]	@ (80111b0 <HAL_UART_IRQHandler+0x59c>)
 8010f20:	4293      	cmp	r3, r2
 8010f22:	d068      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	4aa1      	ldr	r2, [pc, #644]	@ (80111b4 <HAL_UART_IRQHandler+0x5a0>)
 8010f2e:	4293      	cmp	r3, r2
 8010f30:	d061      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	4a9f      	ldr	r2, [pc, #636]	@ (80111b8 <HAL_UART_IRQHandler+0x5a4>)
 8010f3c:	4293      	cmp	r3, r2
 8010f3e:	d05a      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f46:	681b      	ldr	r3, [r3, #0]
 8010f48:	4a9c      	ldr	r2, [pc, #624]	@ (80111bc <HAL_UART_IRQHandler+0x5a8>)
 8010f4a:	4293      	cmp	r3, r2
 8010f4c:	d053      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f54:	681b      	ldr	r3, [r3, #0]
 8010f56:	4a9a      	ldr	r2, [pc, #616]	@ (80111c0 <HAL_UART_IRQHandler+0x5ac>)
 8010f58:	4293      	cmp	r3, r2
 8010f5a:	d04c      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	4a97      	ldr	r2, [pc, #604]	@ (80111c4 <HAL_UART_IRQHandler+0x5b0>)
 8010f66:	4293      	cmp	r3, r2
 8010f68:	d045      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f70:	681b      	ldr	r3, [r3, #0]
 8010f72:	4a95      	ldr	r2, [pc, #596]	@ (80111c8 <HAL_UART_IRQHandler+0x5b4>)
 8010f74:	4293      	cmp	r3, r2
 8010f76:	d03e      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	4a92      	ldr	r2, [pc, #584]	@ (80111cc <HAL_UART_IRQHandler+0x5b8>)
 8010f82:	4293      	cmp	r3, r2
 8010f84:	d037      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f8c:	681b      	ldr	r3, [r3, #0]
 8010f8e:	4a90      	ldr	r2, [pc, #576]	@ (80111d0 <HAL_UART_IRQHandler+0x5bc>)
 8010f90:	4293      	cmp	r3, r2
 8010f92:	d030      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	4a8d      	ldr	r2, [pc, #564]	@ (80111d4 <HAL_UART_IRQHandler+0x5c0>)
 8010f9e:	4293      	cmp	r3, r2
 8010fa0:	d029      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	4a8b      	ldr	r2, [pc, #556]	@ (80111d8 <HAL_UART_IRQHandler+0x5c4>)
 8010fac:	4293      	cmp	r3, r2
 8010fae:	d022      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	4a88      	ldr	r2, [pc, #544]	@ (80111dc <HAL_UART_IRQHandler+0x5c8>)
 8010fba:	4293      	cmp	r3, r2
 8010fbc:	d01b      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010fc4:	681b      	ldr	r3, [r3, #0]
 8010fc6:	4a86      	ldr	r2, [pc, #536]	@ (80111e0 <HAL_UART_IRQHandler+0x5cc>)
 8010fc8:	4293      	cmp	r3, r2
 8010fca:	d014      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	4a83      	ldr	r2, [pc, #524]	@ (80111e4 <HAL_UART_IRQHandler+0x5d0>)
 8010fd6:	4293      	cmp	r3, r2
 8010fd8:	d00d      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	4a81      	ldr	r2, [pc, #516]	@ (80111e8 <HAL_UART_IRQHandler+0x5d4>)
 8010fe4:	4293      	cmp	r3, r2
 8010fe6:	d006      	beq.n	8010ff6 <HAL_UART_IRQHandler+0x3e2>
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	4a7e      	ldr	r2, [pc, #504]	@ (80111ec <HAL_UART_IRQHandler+0x5d8>)
 8010ff2:	4293      	cmp	r3, r2
 8010ff4:	d106      	bne.n	8011004 <HAL_UART_IRQHandler+0x3f0>
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	685b      	ldr	r3, [r3, #4]
 8011000:	b29b      	uxth	r3, r3
 8011002:	e005      	b.n	8011010 <HAL_UART_IRQHandler+0x3fc>
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	685b      	ldr	r3, [r3, #4]
 801100e:	b29b      	uxth	r3, r3
 8011010:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8011014:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8011018:	2b00      	cmp	r3, #0
 801101a:	f000 80ad 	beq.w	8011178 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011024:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011028:	429a      	cmp	r2, r3
 801102a:	f080 80a5 	bcs.w	8011178 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011034:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801103e:	69db      	ldr	r3, [r3, #28]
 8011040:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011044:	f000 8087 	beq.w	8011156 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011050:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011054:	e853 3f00 	ldrex	r3, [r3]
 8011058:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 801105c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011060:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011064:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	461a      	mov	r2, r3
 801106e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011072:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011076:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801107a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 801107e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8011082:	e841 2300 	strex	r3, r2, [r1]
 8011086:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 801108a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801108e:	2b00      	cmp	r3, #0
 8011090:	d1da      	bne.n	8011048 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	3308      	adds	r3, #8
 8011098:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801109a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801109c:	e853 3f00 	ldrex	r3, [r3]
 80110a0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80110a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80110a4:	f023 0301 	bic.w	r3, r3, #1
 80110a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	3308      	adds	r3, #8
 80110b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80110b6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80110ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110bc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80110be:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80110c2:	e841 2300 	strex	r3, r2, [r1]
 80110c6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80110c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d1e1      	bne.n	8011092 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	3308      	adds	r3, #8
 80110d4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80110d8:	e853 3f00 	ldrex	r3, [r3]
 80110dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80110de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80110e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80110e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	681b      	ldr	r3, [r3, #0]
 80110ec:	3308      	adds	r3, #8
 80110ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80110f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80110f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110f6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80110f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80110fa:	e841 2300 	strex	r3, r2, [r1]
 80110fe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011100:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011102:	2b00      	cmp	r3, #0
 8011104:	d1e3      	bne.n	80110ce <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	2220      	movs	r2, #32
 801110a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	2200      	movs	r2, #0
 8011112:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801111a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801111c:	e853 3f00 	ldrex	r3, [r3]
 8011120:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011122:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011124:	f023 0310 	bic.w	r3, r3, #16
 8011128:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	461a      	mov	r2, r3
 8011132:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011136:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011138:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801113a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801113c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801113e:	e841 2300 	strex	r3, r2, [r1]
 8011142:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011144:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011146:	2b00      	cmp	r3, #0
 8011148:	d1e4      	bne.n	8011114 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011150:	4618      	mov	r0, r3
 8011152:	f7f6 ffd1 	bl	80080f8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	2202      	movs	r2, #2
 801115a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011168:	b29b      	uxth	r3, r3
 801116a:	1ad3      	subs	r3, r2, r3
 801116c:	b29b      	uxth	r3, r3
 801116e:	4619      	mov	r1, r3
 8011170:	6878      	ldr	r0, [r7, #4]
 8011172:	f000 f92f 	bl	80113d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8011176:	e119      	b.n	80113ac <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801117e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011182:	429a      	cmp	r2, r3
 8011184:	f040 8112 	bne.w	80113ac <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801118e:	69db      	ldr	r3, [r3, #28]
 8011190:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011194:	f040 810a 	bne.w	80113ac <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	2202      	movs	r2, #2
 801119c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80111a4:	4619      	mov	r1, r3
 80111a6:	6878      	ldr	r0, [r7, #4]
 80111a8:	f000 f914 	bl	80113d4 <HAL_UARTEx_RxEventCallback>
      return;
 80111ac:	e0fe      	b.n	80113ac <HAL_UART_IRQHandler+0x798>
 80111ae:	bf00      	nop
 80111b0:	40020010 	.word	0x40020010
 80111b4:	40020028 	.word	0x40020028
 80111b8:	40020040 	.word	0x40020040
 80111bc:	40020058 	.word	0x40020058
 80111c0:	40020070 	.word	0x40020070
 80111c4:	40020088 	.word	0x40020088
 80111c8:	400200a0 	.word	0x400200a0
 80111cc:	400200b8 	.word	0x400200b8
 80111d0:	40020410 	.word	0x40020410
 80111d4:	40020428 	.word	0x40020428
 80111d8:	40020440 	.word	0x40020440
 80111dc:	40020458 	.word	0x40020458
 80111e0:	40020470 	.word	0x40020470
 80111e4:	40020488 	.word	0x40020488
 80111e8:	400204a0 	.word	0x400204a0
 80111ec:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80111fc:	b29b      	uxth	r3, r3
 80111fe:	1ad3      	subs	r3, r2, r3
 8011200:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801120a:	b29b      	uxth	r3, r3
 801120c:	2b00      	cmp	r3, #0
 801120e:	f000 80cf 	beq.w	80113b0 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8011212:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8011216:	2b00      	cmp	r3, #0
 8011218:	f000 80ca 	beq.w	80113b0 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011224:	e853 3f00 	ldrex	r3, [r3]
 8011228:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801122a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801122c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011230:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	681b      	ldr	r3, [r3, #0]
 8011238:	461a      	mov	r2, r3
 801123a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801123e:	647b      	str	r3, [r7, #68]	@ 0x44
 8011240:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011242:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011244:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011246:	e841 2300 	strex	r3, r2, [r1]
 801124a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801124c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801124e:	2b00      	cmp	r3, #0
 8011250:	d1e4      	bne.n	801121c <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	681b      	ldr	r3, [r3, #0]
 8011256:	3308      	adds	r3, #8
 8011258:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801125a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801125c:	e853 3f00 	ldrex	r3, [r3]
 8011260:	623b      	str	r3, [r7, #32]
   return(result);
 8011262:	6a3a      	ldr	r2, [r7, #32]
 8011264:	4b55      	ldr	r3, [pc, #340]	@ (80113bc <HAL_UART_IRQHandler+0x7a8>)
 8011266:	4013      	ands	r3, r2
 8011268:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	3308      	adds	r3, #8
 8011272:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8011276:	633a      	str	r2, [r7, #48]	@ 0x30
 8011278:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801127a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801127c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801127e:	e841 2300 	strex	r3, r2, [r1]
 8011282:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011286:	2b00      	cmp	r3, #0
 8011288:	d1e3      	bne.n	8011252 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	2220      	movs	r2, #32
 801128e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	2200      	movs	r2, #0
 8011296:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	2200      	movs	r2, #0
 801129c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112a4:	693b      	ldr	r3, [r7, #16]
 80112a6:	e853 3f00 	ldrex	r3, [r3]
 80112aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	f023 0310 	bic.w	r3, r3, #16
 80112b2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	461a      	mov	r2, r3
 80112bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80112c0:	61fb      	str	r3, [r7, #28]
 80112c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112c4:	69b9      	ldr	r1, [r7, #24]
 80112c6:	69fa      	ldr	r2, [r7, #28]
 80112c8:	e841 2300 	strex	r3, r2, [r1]
 80112cc:	617b      	str	r3, [r7, #20]
   return(result);
 80112ce:	697b      	ldr	r3, [r7, #20]
 80112d0:	2b00      	cmp	r3, #0
 80112d2:	d1e4      	bne.n	801129e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	2202      	movs	r2, #2
 80112d8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80112da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80112de:	4619      	mov	r1, r3
 80112e0:	6878      	ldr	r0, [r7, #4]
 80112e2:	f000 f877 	bl	80113d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80112e6:	e063      	b.n	80113b0 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80112e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80112ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d00e      	beq.n	8011312 <HAL_UART_IRQHandler+0x6fe>
 80112f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80112f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	d008      	beq.n	8011312 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	681b      	ldr	r3, [r3, #0]
 8011304:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8011308:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801130a:	6878      	ldr	r0, [r7, #4]
 801130c:	f002 f818 	bl	8013340 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011310:	e051      	b.n	80113b6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8011312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801131a:	2b00      	cmp	r3, #0
 801131c:	d014      	beq.n	8011348 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 801131e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011326:	2b00      	cmp	r3, #0
 8011328:	d105      	bne.n	8011336 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801132a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801132e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011332:	2b00      	cmp	r3, #0
 8011334:	d008      	beq.n	8011348 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801133a:	2b00      	cmp	r3, #0
 801133c:	d03a      	beq.n	80113b4 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011342:	6878      	ldr	r0, [r7, #4]
 8011344:	4798      	blx	r3
    }
    return;
 8011346:	e035      	b.n	80113b4 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8011348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801134c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011350:	2b00      	cmp	r3, #0
 8011352:	d009      	beq.n	8011368 <HAL_UART_IRQHandler+0x754>
 8011354:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011358:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801135c:	2b00      	cmp	r3, #0
 801135e:	d003      	beq.n	8011368 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8011360:	6878      	ldr	r0, [r7, #4]
 8011362:	f001 faa1 	bl	80128a8 <UART_EndTransmit_IT>
    return;
 8011366:	e026      	b.n	80113b6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8011368:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801136c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011370:	2b00      	cmp	r3, #0
 8011372:	d009      	beq.n	8011388 <HAL_UART_IRQHandler+0x774>
 8011374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011378:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801137c:	2b00      	cmp	r3, #0
 801137e:	d003      	beq.n	8011388 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8011380:	6878      	ldr	r0, [r7, #4]
 8011382:	f001 fff1 	bl	8013368 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011386:	e016      	b.n	80113b6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8011388:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801138c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011390:	2b00      	cmp	r3, #0
 8011392:	d010      	beq.n	80113b6 <HAL_UART_IRQHandler+0x7a2>
 8011394:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011398:	2b00      	cmp	r3, #0
 801139a:	da0c      	bge.n	80113b6 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 801139c:	6878      	ldr	r0, [r7, #4]
 801139e:	f001 ffd9 	bl	8013354 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80113a2:	e008      	b.n	80113b6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80113a4:	bf00      	nop
 80113a6:	e006      	b.n	80113b6 <HAL_UART_IRQHandler+0x7a2>
    return;
 80113a8:	bf00      	nop
 80113aa:	e004      	b.n	80113b6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80113ac:	bf00      	nop
 80113ae:	e002      	b.n	80113b6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80113b0:	bf00      	nop
 80113b2:	e000      	b.n	80113b6 <HAL_UART_IRQHandler+0x7a2>
    return;
 80113b4:	bf00      	nop
  }
}
 80113b6:	37e8      	adds	r7, #232	@ 0xe8
 80113b8:	46bd      	mov	sp, r7
 80113ba:	bd80      	pop	{r7, pc}
 80113bc:	effffffe 	.word	0xeffffffe

080113c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80113c0:	b480      	push	{r7}
 80113c2:	b083      	sub	sp, #12
 80113c4:	af00      	add	r7, sp, #0
 80113c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80113c8:	bf00      	nop
 80113ca:	370c      	adds	r7, #12
 80113cc:	46bd      	mov	sp, r7
 80113ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113d2:	4770      	bx	lr

080113d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80113d4:	b480      	push	{r7}
 80113d6:	b083      	sub	sp, #12
 80113d8:	af00      	add	r7, sp, #0
 80113da:	6078      	str	r0, [r7, #4]
 80113dc:	460b      	mov	r3, r1
 80113de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80113e0:	bf00      	nop
 80113e2:	370c      	adds	r7, #12
 80113e4:	46bd      	mov	sp, r7
 80113e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ea:	4770      	bx	lr

080113ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80113ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80113f0:	b092      	sub	sp, #72	@ 0x48
 80113f2:	af00      	add	r7, sp, #0
 80113f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80113f6:	2300      	movs	r3, #0
 80113f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80113fc:	697b      	ldr	r3, [r7, #20]
 80113fe:	689a      	ldr	r2, [r3, #8]
 8011400:	697b      	ldr	r3, [r7, #20]
 8011402:	691b      	ldr	r3, [r3, #16]
 8011404:	431a      	orrs	r2, r3
 8011406:	697b      	ldr	r3, [r7, #20]
 8011408:	695b      	ldr	r3, [r3, #20]
 801140a:	431a      	orrs	r2, r3
 801140c:	697b      	ldr	r3, [r7, #20]
 801140e:	69db      	ldr	r3, [r3, #28]
 8011410:	4313      	orrs	r3, r2
 8011412:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011414:	697b      	ldr	r3, [r7, #20]
 8011416:	681b      	ldr	r3, [r3, #0]
 8011418:	681a      	ldr	r2, [r3, #0]
 801141a:	4bbe      	ldr	r3, [pc, #760]	@ (8011714 <UART_SetConfig+0x328>)
 801141c:	4013      	ands	r3, r2
 801141e:	697a      	ldr	r2, [r7, #20]
 8011420:	6812      	ldr	r2, [r2, #0]
 8011422:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011424:	430b      	orrs	r3, r1
 8011426:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011428:	697b      	ldr	r3, [r7, #20]
 801142a:	681b      	ldr	r3, [r3, #0]
 801142c:	685b      	ldr	r3, [r3, #4]
 801142e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8011432:	697b      	ldr	r3, [r7, #20]
 8011434:	68da      	ldr	r2, [r3, #12]
 8011436:	697b      	ldr	r3, [r7, #20]
 8011438:	681b      	ldr	r3, [r3, #0]
 801143a:	430a      	orrs	r2, r1
 801143c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801143e:	697b      	ldr	r3, [r7, #20]
 8011440:	699b      	ldr	r3, [r3, #24]
 8011442:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011444:	697b      	ldr	r3, [r7, #20]
 8011446:	681b      	ldr	r3, [r3, #0]
 8011448:	4ab3      	ldr	r2, [pc, #716]	@ (8011718 <UART_SetConfig+0x32c>)
 801144a:	4293      	cmp	r3, r2
 801144c:	d004      	beq.n	8011458 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801144e:	697b      	ldr	r3, [r7, #20]
 8011450:	6a1b      	ldr	r3, [r3, #32]
 8011452:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011454:	4313      	orrs	r3, r2
 8011456:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011458:	697b      	ldr	r3, [r7, #20]
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	689a      	ldr	r2, [r3, #8]
 801145e:	4baf      	ldr	r3, [pc, #700]	@ (801171c <UART_SetConfig+0x330>)
 8011460:	4013      	ands	r3, r2
 8011462:	697a      	ldr	r2, [r7, #20]
 8011464:	6812      	ldr	r2, [r2, #0]
 8011466:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011468:	430b      	orrs	r3, r1
 801146a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801146c:	697b      	ldr	r3, [r7, #20]
 801146e:	681b      	ldr	r3, [r3, #0]
 8011470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011472:	f023 010f 	bic.w	r1, r3, #15
 8011476:	697b      	ldr	r3, [r7, #20]
 8011478:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801147a:	697b      	ldr	r3, [r7, #20]
 801147c:	681b      	ldr	r3, [r3, #0]
 801147e:	430a      	orrs	r2, r1
 8011480:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011482:	697b      	ldr	r3, [r7, #20]
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	4aa6      	ldr	r2, [pc, #664]	@ (8011720 <UART_SetConfig+0x334>)
 8011488:	4293      	cmp	r3, r2
 801148a:	d177      	bne.n	801157c <UART_SetConfig+0x190>
 801148c:	4ba5      	ldr	r3, [pc, #660]	@ (8011724 <UART_SetConfig+0x338>)
 801148e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011490:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011494:	2b28      	cmp	r3, #40	@ 0x28
 8011496:	d86d      	bhi.n	8011574 <UART_SetConfig+0x188>
 8011498:	a201      	add	r2, pc, #4	@ (adr r2, 80114a0 <UART_SetConfig+0xb4>)
 801149a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801149e:	bf00      	nop
 80114a0:	08011545 	.word	0x08011545
 80114a4:	08011575 	.word	0x08011575
 80114a8:	08011575 	.word	0x08011575
 80114ac:	08011575 	.word	0x08011575
 80114b0:	08011575 	.word	0x08011575
 80114b4:	08011575 	.word	0x08011575
 80114b8:	08011575 	.word	0x08011575
 80114bc:	08011575 	.word	0x08011575
 80114c0:	0801154d 	.word	0x0801154d
 80114c4:	08011575 	.word	0x08011575
 80114c8:	08011575 	.word	0x08011575
 80114cc:	08011575 	.word	0x08011575
 80114d0:	08011575 	.word	0x08011575
 80114d4:	08011575 	.word	0x08011575
 80114d8:	08011575 	.word	0x08011575
 80114dc:	08011575 	.word	0x08011575
 80114e0:	08011555 	.word	0x08011555
 80114e4:	08011575 	.word	0x08011575
 80114e8:	08011575 	.word	0x08011575
 80114ec:	08011575 	.word	0x08011575
 80114f0:	08011575 	.word	0x08011575
 80114f4:	08011575 	.word	0x08011575
 80114f8:	08011575 	.word	0x08011575
 80114fc:	08011575 	.word	0x08011575
 8011500:	0801155d 	.word	0x0801155d
 8011504:	08011575 	.word	0x08011575
 8011508:	08011575 	.word	0x08011575
 801150c:	08011575 	.word	0x08011575
 8011510:	08011575 	.word	0x08011575
 8011514:	08011575 	.word	0x08011575
 8011518:	08011575 	.word	0x08011575
 801151c:	08011575 	.word	0x08011575
 8011520:	08011565 	.word	0x08011565
 8011524:	08011575 	.word	0x08011575
 8011528:	08011575 	.word	0x08011575
 801152c:	08011575 	.word	0x08011575
 8011530:	08011575 	.word	0x08011575
 8011534:	08011575 	.word	0x08011575
 8011538:	08011575 	.word	0x08011575
 801153c:	08011575 	.word	0x08011575
 8011540:	0801156d 	.word	0x0801156d
 8011544:	2301      	movs	r3, #1
 8011546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801154a:	e222      	b.n	8011992 <UART_SetConfig+0x5a6>
 801154c:	2304      	movs	r3, #4
 801154e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011552:	e21e      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011554:	2308      	movs	r3, #8
 8011556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801155a:	e21a      	b.n	8011992 <UART_SetConfig+0x5a6>
 801155c:	2310      	movs	r3, #16
 801155e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011562:	e216      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011564:	2320      	movs	r3, #32
 8011566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801156a:	e212      	b.n	8011992 <UART_SetConfig+0x5a6>
 801156c:	2340      	movs	r3, #64	@ 0x40
 801156e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011572:	e20e      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011574:	2380      	movs	r3, #128	@ 0x80
 8011576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801157a:	e20a      	b.n	8011992 <UART_SetConfig+0x5a6>
 801157c:	697b      	ldr	r3, [r7, #20]
 801157e:	681b      	ldr	r3, [r3, #0]
 8011580:	4a69      	ldr	r2, [pc, #420]	@ (8011728 <UART_SetConfig+0x33c>)
 8011582:	4293      	cmp	r3, r2
 8011584:	d130      	bne.n	80115e8 <UART_SetConfig+0x1fc>
 8011586:	4b67      	ldr	r3, [pc, #412]	@ (8011724 <UART_SetConfig+0x338>)
 8011588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801158a:	f003 0307 	and.w	r3, r3, #7
 801158e:	2b05      	cmp	r3, #5
 8011590:	d826      	bhi.n	80115e0 <UART_SetConfig+0x1f4>
 8011592:	a201      	add	r2, pc, #4	@ (adr r2, 8011598 <UART_SetConfig+0x1ac>)
 8011594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011598:	080115b1 	.word	0x080115b1
 801159c:	080115b9 	.word	0x080115b9
 80115a0:	080115c1 	.word	0x080115c1
 80115a4:	080115c9 	.word	0x080115c9
 80115a8:	080115d1 	.word	0x080115d1
 80115ac:	080115d9 	.word	0x080115d9
 80115b0:	2300      	movs	r3, #0
 80115b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80115b6:	e1ec      	b.n	8011992 <UART_SetConfig+0x5a6>
 80115b8:	2304      	movs	r3, #4
 80115ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80115be:	e1e8      	b.n	8011992 <UART_SetConfig+0x5a6>
 80115c0:	2308      	movs	r3, #8
 80115c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80115c6:	e1e4      	b.n	8011992 <UART_SetConfig+0x5a6>
 80115c8:	2310      	movs	r3, #16
 80115ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80115ce:	e1e0      	b.n	8011992 <UART_SetConfig+0x5a6>
 80115d0:	2320      	movs	r3, #32
 80115d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80115d6:	e1dc      	b.n	8011992 <UART_SetConfig+0x5a6>
 80115d8:	2340      	movs	r3, #64	@ 0x40
 80115da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80115de:	e1d8      	b.n	8011992 <UART_SetConfig+0x5a6>
 80115e0:	2380      	movs	r3, #128	@ 0x80
 80115e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80115e6:	e1d4      	b.n	8011992 <UART_SetConfig+0x5a6>
 80115e8:	697b      	ldr	r3, [r7, #20]
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	4a4f      	ldr	r2, [pc, #316]	@ (801172c <UART_SetConfig+0x340>)
 80115ee:	4293      	cmp	r3, r2
 80115f0:	d130      	bne.n	8011654 <UART_SetConfig+0x268>
 80115f2:	4b4c      	ldr	r3, [pc, #304]	@ (8011724 <UART_SetConfig+0x338>)
 80115f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80115f6:	f003 0307 	and.w	r3, r3, #7
 80115fa:	2b05      	cmp	r3, #5
 80115fc:	d826      	bhi.n	801164c <UART_SetConfig+0x260>
 80115fe:	a201      	add	r2, pc, #4	@ (adr r2, 8011604 <UART_SetConfig+0x218>)
 8011600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011604:	0801161d 	.word	0x0801161d
 8011608:	08011625 	.word	0x08011625
 801160c:	0801162d 	.word	0x0801162d
 8011610:	08011635 	.word	0x08011635
 8011614:	0801163d 	.word	0x0801163d
 8011618:	08011645 	.word	0x08011645
 801161c:	2300      	movs	r3, #0
 801161e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011622:	e1b6      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011624:	2304      	movs	r3, #4
 8011626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801162a:	e1b2      	b.n	8011992 <UART_SetConfig+0x5a6>
 801162c:	2308      	movs	r3, #8
 801162e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011632:	e1ae      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011634:	2310      	movs	r3, #16
 8011636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801163a:	e1aa      	b.n	8011992 <UART_SetConfig+0x5a6>
 801163c:	2320      	movs	r3, #32
 801163e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011642:	e1a6      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011644:	2340      	movs	r3, #64	@ 0x40
 8011646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801164a:	e1a2      	b.n	8011992 <UART_SetConfig+0x5a6>
 801164c:	2380      	movs	r3, #128	@ 0x80
 801164e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011652:	e19e      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011654:	697b      	ldr	r3, [r7, #20]
 8011656:	681b      	ldr	r3, [r3, #0]
 8011658:	4a35      	ldr	r2, [pc, #212]	@ (8011730 <UART_SetConfig+0x344>)
 801165a:	4293      	cmp	r3, r2
 801165c:	d130      	bne.n	80116c0 <UART_SetConfig+0x2d4>
 801165e:	4b31      	ldr	r3, [pc, #196]	@ (8011724 <UART_SetConfig+0x338>)
 8011660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011662:	f003 0307 	and.w	r3, r3, #7
 8011666:	2b05      	cmp	r3, #5
 8011668:	d826      	bhi.n	80116b8 <UART_SetConfig+0x2cc>
 801166a:	a201      	add	r2, pc, #4	@ (adr r2, 8011670 <UART_SetConfig+0x284>)
 801166c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011670:	08011689 	.word	0x08011689
 8011674:	08011691 	.word	0x08011691
 8011678:	08011699 	.word	0x08011699
 801167c:	080116a1 	.word	0x080116a1
 8011680:	080116a9 	.word	0x080116a9
 8011684:	080116b1 	.word	0x080116b1
 8011688:	2300      	movs	r3, #0
 801168a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801168e:	e180      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011690:	2304      	movs	r3, #4
 8011692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011696:	e17c      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011698:	2308      	movs	r3, #8
 801169a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801169e:	e178      	b.n	8011992 <UART_SetConfig+0x5a6>
 80116a0:	2310      	movs	r3, #16
 80116a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80116a6:	e174      	b.n	8011992 <UART_SetConfig+0x5a6>
 80116a8:	2320      	movs	r3, #32
 80116aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80116ae:	e170      	b.n	8011992 <UART_SetConfig+0x5a6>
 80116b0:	2340      	movs	r3, #64	@ 0x40
 80116b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80116b6:	e16c      	b.n	8011992 <UART_SetConfig+0x5a6>
 80116b8:	2380      	movs	r3, #128	@ 0x80
 80116ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80116be:	e168      	b.n	8011992 <UART_SetConfig+0x5a6>
 80116c0:	697b      	ldr	r3, [r7, #20]
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	4a1b      	ldr	r2, [pc, #108]	@ (8011734 <UART_SetConfig+0x348>)
 80116c6:	4293      	cmp	r3, r2
 80116c8:	d142      	bne.n	8011750 <UART_SetConfig+0x364>
 80116ca:	4b16      	ldr	r3, [pc, #88]	@ (8011724 <UART_SetConfig+0x338>)
 80116cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80116ce:	f003 0307 	and.w	r3, r3, #7
 80116d2:	2b05      	cmp	r3, #5
 80116d4:	d838      	bhi.n	8011748 <UART_SetConfig+0x35c>
 80116d6:	a201      	add	r2, pc, #4	@ (adr r2, 80116dc <UART_SetConfig+0x2f0>)
 80116d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116dc:	080116f5 	.word	0x080116f5
 80116e0:	080116fd 	.word	0x080116fd
 80116e4:	08011705 	.word	0x08011705
 80116e8:	0801170d 	.word	0x0801170d
 80116ec:	08011739 	.word	0x08011739
 80116f0:	08011741 	.word	0x08011741
 80116f4:	2300      	movs	r3, #0
 80116f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80116fa:	e14a      	b.n	8011992 <UART_SetConfig+0x5a6>
 80116fc:	2304      	movs	r3, #4
 80116fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011702:	e146      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011704:	2308      	movs	r3, #8
 8011706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801170a:	e142      	b.n	8011992 <UART_SetConfig+0x5a6>
 801170c:	2310      	movs	r3, #16
 801170e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011712:	e13e      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011714:	cfff69f3 	.word	0xcfff69f3
 8011718:	58000c00 	.word	0x58000c00
 801171c:	11fff4ff 	.word	0x11fff4ff
 8011720:	40011000 	.word	0x40011000
 8011724:	58024400 	.word	0x58024400
 8011728:	40004400 	.word	0x40004400
 801172c:	40004800 	.word	0x40004800
 8011730:	40004c00 	.word	0x40004c00
 8011734:	40005000 	.word	0x40005000
 8011738:	2320      	movs	r3, #32
 801173a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801173e:	e128      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011740:	2340      	movs	r3, #64	@ 0x40
 8011742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011746:	e124      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011748:	2380      	movs	r3, #128	@ 0x80
 801174a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801174e:	e120      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011750:	697b      	ldr	r3, [r7, #20]
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	4acb      	ldr	r2, [pc, #812]	@ (8011a84 <UART_SetConfig+0x698>)
 8011756:	4293      	cmp	r3, r2
 8011758:	d176      	bne.n	8011848 <UART_SetConfig+0x45c>
 801175a:	4bcb      	ldr	r3, [pc, #812]	@ (8011a88 <UART_SetConfig+0x69c>)
 801175c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801175e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011762:	2b28      	cmp	r3, #40	@ 0x28
 8011764:	d86c      	bhi.n	8011840 <UART_SetConfig+0x454>
 8011766:	a201      	add	r2, pc, #4	@ (adr r2, 801176c <UART_SetConfig+0x380>)
 8011768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801176c:	08011811 	.word	0x08011811
 8011770:	08011841 	.word	0x08011841
 8011774:	08011841 	.word	0x08011841
 8011778:	08011841 	.word	0x08011841
 801177c:	08011841 	.word	0x08011841
 8011780:	08011841 	.word	0x08011841
 8011784:	08011841 	.word	0x08011841
 8011788:	08011841 	.word	0x08011841
 801178c:	08011819 	.word	0x08011819
 8011790:	08011841 	.word	0x08011841
 8011794:	08011841 	.word	0x08011841
 8011798:	08011841 	.word	0x08011841
 801179c:	08011841 	.word	0x08011841
 80117a0:	08011841 	.word	0x08011841
 80117a4:	08011841 	.word	0x08011841
 80117a8:	08011841 	.word	0x08011841
 80117ac:	08011821 	.word	0x08011821
 80117b0:	08011841 	.word	0x08011841
 80117b4:	08011841 	.word	0x08011841
 80117b8:	08011841 	.word	0x08011841
 80117bc:	08011841 	.word	0x08011841
 80117c0:	08011841 	.word	0x08011841
 80117c4:	08011841 	.word	0x08011841
 80117c8:	08011841 	.word	0x08011841
 80117cc:	08011829 	.word	0x08011829
 80117d0:	08011841 	.word	0x08011841
 80117d4:	08011841 	.word	0x08011841
 80117d8:	08011841 	.word	0x08011841
 80117dc:	08011841 	.word	0x08011841
 80117e0:	08011841 	.word	0x08011841
 80117e4:	08011841 	.word	0x08011841
 80117e8:	08011841 	.word	0x08011841
 80117ec:	08011831 	.word	0x08011831
 80117f0:	08011841 	.word	0x08011841
 80117f4:	08011841 	.word	0x08011841
 80117f8:	08011841 	.word	0x08011841
 80117fc:	08011841 	.word	0x08011841
 8011800:	08011841 	.word	0x08011841
 8011804:	08011841 	.word	0x08011841
 8011808:	08011841 	.word	0x08011841
 801180c:	08011839 	.word	0x08011839
 8011810:	2301      	movs	r3, #1
 8011812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011816:	e0bc      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011818:	2304      	movs	r3, #4
 801181a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801181e:	e0b8      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011820:	2308      	movs	r3, #8
 8011822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011826:	e0b4      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011828:	2310      	movs	r3, #16
 801182a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801182e:	e0b0      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011830:	2320      	movs	r3, #32
 8011832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011836:	e0ac      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011838:	2340      	movs	r3, #64	@ 0x40
 801183a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801183e:	e0a8      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011840:	2380      	movs	r3, #128	@ 0x80
 8011842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011846:	e0a4      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011848:	697b      	ldr	r3, [r7, #20]
 801184a:	681b      	ldr	r3, [r3, #0]
 801184c:	4a8f      	ldr	r2, [pc, #572]	@ (8011a8c <UART_SetConfig+0x6a0>)
 801184e:	4293      	cmp	r3, r2
 8011850:	d130      	bne.n	80118b4 <UART_SetConfig+0x4c8>
 8011852:	4b8d      	ldr	r3, [pc, #564]	@ (8011a88 <UART_SetConfig+0x69c>)
 8011854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011856:	f003 0307 	and.w	r3, r3, #7
 801185a:	2b05      	cmp	r3, #5
 801185c:	d826      	bhi.n	80118ac <UART_SetConfig+0x4c0>
 801185e:	a201      	add	r2, pc, #4	@ (adr r2, 8011864 <UART_SetConfig+0x478>)
 8011860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011864:	0801187d 	.word	0x0801187d
 8011868:	08011885 	.word	0x08011885
 801186c:	0801188d 	.word	0x0801188d
 8011870:	08011895 	.word	0x08011895
 8011874:	0801189d 	.word	0x0801189d
 8011878:	080118a5 	.word	0x080118a5
 801187c:	2300      	movs	r3, #0
 801187e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011882:	e086      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011884:	2304      	movs	r3, #4
 8011886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801188a:	e082      	b.n	8011992 <UART_SetConfig+0x5a6>
 801188c:	2308      	movs	r3, #8
 801188e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011892:	e07e      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011894:	2310      	movs	r3, #16
 8011896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801189a:	e07a      	b.n	8011992 <UART_SetConfig+0x5a6>
 801189c:	2320      	movs	r3, #32
 801189e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80118a2:	e076      	b.n	8011992 <UART_SetConfig+0x5a6>
 80118a4:	2340      	movs	r3, #64	@ 0x40
 80118a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80118aa:	e072      	b.n	8011992 <UART_SetConfig+0x5a6>
 80118ac:	2380      	movs	r3, #128	@ 0x80
 80118ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80118b2:	e06e      	b.n	8011992 <UART_SetConfig+0x5a6>
 80118b4:	697b      	ldr	r3, [r7, #20]
 80118b6:	681b      	ldr	r3, [r3, #0]
 80118b8:	4a75      	ldr	r2, [pc, #468]	@ (8011a90 <UART_SetConfig+0x6a4>)
 80118ba:	4293      	cmp	r3, r2
 80118bc:	d130      	bne.n	8011920 <UART_SetConfig+0x534>
 80118be:	4b72      	ldr	r3, [pc, #456]	@ (8011a88 <UART_SetConfig+0x69c>)
 80118c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80118c2:	f003 0307 	and.w	r3, r3, #7
 80118c6:	2b05      	cmp	r3, #5
 80118c8:	d826      	bhi.n	8011918 <UART_SetConfig+0x52c>
 80118ca:	a201      	add	r2, pc, #4	@ (adr r2, 80118d0 <UART_SetConfig+0x4e4>)
 80118cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80118d0:	080118e9 	.word	0x080118e9
 80118d4:	080118f1 	.word	0x080118f1
 80118d8:	080118f9 	.word	0x080118f9
 80118dc:	08011901 	.word	0x08011901
 80118e0:	08011909 	.word	0x08011909
 80118e4:	08011911 	.word	0x08011911
 80118e8:	2300      	movs	r3, #0
 80118ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80118ee:	e050      	b.n	8011992 <UART_SetConfig+0x5a6>
 80118f0:	2304      	movs	r3, #4
 80118f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80118f6:	e04c      	b.n	8011992 <UART_SetConfig+0x5a6>
 80118f8:	2308      	movs	r3, #8
 80118fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80118fe:	e048      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011900:	2310      	movs	r3, #16
 8011902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011906:	e044      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011908:	2320      	movs	r3, #32
 801190a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801190e:	e040      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011910:	2340      	movs	r3, #64	@ 0x40
 8011912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011916:	e03c      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011918:	2380      	movs	r3, #128	@ 0x80
 801191a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801191e:	e038      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011920:	697b      	ldr	r3, [r7, #20]
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	4a5b      	ldr	r2, [pc, #364]	@ (8011a94 <UART_SetConfig+0x6a8>)
 8011926:	4293      	cmp	r3, r2
 8011928:	d130      	bne.n	801198c <UART_SetConfig+0x5a0>
 801192a:	4b57      	ldr	r3, [pc, #348]	@ (8011a88 <UART_SetConfig+0x69c>)
 801192c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801192e:	f003 0307 	and.w	r3, r3, #7
 8011932:	2b05      	cmp	r3, #5
 8011934:	d826      	bhi.n	8011984 <UART_SetConfig+0x598>
 8011936:	a201      	add	r2, pc, #4	@ (adr r2, 801193c <UART_SetConfig+0x550>)
 8011938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801193c:	08011955 	.word	0x08011955
 8011940:	0801195d 	.word	0x0801195d
 8011944:	08011965 	.word	0x08011965
 8011948:	0801196d 	.word	0x0801196d
 801194c:	08011975 	.word	0x08011975
 8011950:	0801197d 	.word	0x0801197d
 8011954:	2302      	movs	r3, #2
 8011956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801195a:	e01a      	b.n	8011992 <UART_SetConfig+0x5a6>
 801195c:	2304      	movs	r3, #4
 801195e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011962:	e016      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011964:	2308      	movs	r3, #8
 8011966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801196a:	e012      	b.n	8011992 <UART_SetConfig+0x5a6>
 801196c:	2310      	movs	r3, #16
 801196e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011972:	e00e      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011974:	2320      	movs	r3, #32
 8011976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801197a:	e00a      	b.n	8011992 <UART_SetConfig+0x5a6>
 801197c:	2340      	movs	r3, #64	@ 0x40
 801197e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011982:	e006      	b.n	8011992 <UART_SetConfig+0x5a6>
 8011984:	2380      	movs	r3, #128	@ 0x80
 8011986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801198a:	e002      	b.n	8011992 <UART_SetConfig+0x5a6>
 801198c:	2380      	movs	r3, #128	@ 0x80
 801198e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8011992:	697b      	ldr	r3, [r7, #20]
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	4a3f      	ldr	r2, [pc, #252]	@ (8011a94 <UART_SetConfig+0x6a8>)
 8011998:	4293      	cmp	r3, r2
 801199a:	f040 80f8 	bne.w	8011b8e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801199e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80119a2:	2b20      	cmp	r3, #32
 80119a4:	dc46      	bgt.n	8011a34 <UART_SetConfig+0x648>
 80119a6:	2b02      	cmp	r3, #2
 80119a8:	f2c0 8082 	blt.w	8011ab0 <UART_SetConfig+0x6c4>
 80119ac:	3b02      	subs	r3, #2
 80119ae:	2b1e      	cmp	r3, #30
 80119b0:	d87e      	bhi.n	8011ab0 <UART_SetConfig+0x6c4>
 80119b2:	a201      	add	r2, pc, #4	@ (adr r2, 80119b8 <UART_SetConfig+0x5cc>)
 80119b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80119b8:	08011a3b 	.word	0x08011a3b
 80119bc:	08011ab1 	.word	0x08011ab1
 80119c0:	08011a43 	.word	0x08011a43
 80119c4:	08011ab1 	.word	0x08011ab1
 80119c8:	08011ab1 	.word	0x08011ab1
 80119cc:	08011ab1 	.word	0x08011ab1
 80119d0:	08011a53 	.word	0x08011a53
 80119d4:	08011ab1 	.word	0x08011ab1
 80119d8:	08011ab1 	.word	0x08011ab1
 80119dc:	08011ab1 	.word	0x08011ab1
 80119e0:	08011ab1 	.word	0x08011ab1
 80119e4:	08011ab1 	.word	0x08011ab1
 80119e8:	08011ab1 	.word	0x08011ab1
 80119ec:	08011ab1 	.word	0x08011ab1
 80119f0:	08011a63 	.word	0x08011a63
 80119f4:	08011ab1 	.word	0x08011ab1
 80119f8:	08011ab1 	.word	0x08011ab1
 80119fc:	08011ab1 	.word	0x08011ab1
 8011a00:	08011ab1 	.word	0x08011ab1
 8011a04:	08011ab1 	.word	0x08011ab1
 8011a08:	08011ab1 	.word	0x08011ab1
 8011a0c:	08011ab1 	.word	0x08011ab1
 8011a10:	08011ab1 	.word	0x08011ab1
 8011a14:	08011ab1 	.word	0x08011ab1
 8011a18:	08011ab1 	.word	0x08011ab1
 8011a1c:	08011ab1 	.word	0x08011ab1
 8011a20:	08011ab1 	.word	0x08011ab1
 8011a24:	08011ab1 	.word	0x08011ab1
 8011a28:	08011ab1 	.word	0x08011ab1
 8011a2c:	08011ab1 	.word	0x08011ab1
 8011a30:	08011aa3 	.word	0x08011aa3
 8011a34:	2b40      	cmp	r3, #64	@ 0x40
 8011a36:	d037      	beq.n	8011aa8 <UART_SetConfig+0x6bc>
 8011a38:	e03a      	b.n	8011ab0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8011a3a:	f7fc fa6f 	bl	800df1c <HAL_RCCEx_GetD3PCLK1Freq>
 8011a3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011a40:	e03c      	b.n	8011abc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011a42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011a46:	4618      	mov	r0, r3
 8011a48:	f7fc fa7e 	bl	800df48 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011a50:	e034      	b.n	8011abc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011a52:	f107 0318 	add.w	r3, r7, #24
 8011a56:	4618      	mov	r0, r3
 8011a58:	f7fc fbca 	bl	800e1f0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011a5c:	69fb      	ldr	r3, [r7, #28]
 8011a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011a60:	e02c      	b.n	8011abc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011a62:	4b09      	ldr	r3, [pc, #36]	@ (8011a88 <UART_SetConfig+0x69c>)
 8011a64:	681b      	ldr	r3, [r3, #0]
 8011a66:	f003 0320 	and.w	r3, r3, #32
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d016      	beq.n	8011a9c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011a6e:	4b06      	ldr	r3, [pc, #24]	@ (8011a88 <UART_SetConfig+0x69c>)
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	08db      	lsrs	r3, r3, #3
 8011a74:	f003 0303 	and.w	r3, r3, #3
 8011a78:	4a07      	ldr	r2, [pc, #28]	@ (8011a98 <UART_SetConfig+0x6ac>)
 8011a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8011a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011a80:	e01c      	b.n	8011abc <UART_SetConfig+0x6d0>
 8011a82:	bf00      	nop
 8011a84:	40011400 	.word	0x40011400
 8011a88:	58024400 	.word	0x58024400
 8011a8c:	40007800 	.word	0x40007800
 8011a90:	40007c00 	.word	0x40007c00
 8011a94:	58000c00 	.word	0x58000c00
 8011a98:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8011a9c:	4b9d      	ldr	r3, [pc, #628]	@ (8011d14 <UART_SetConfig+0x928>)
 8011a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011aa0:	e00c      	b.n	8011abc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011aa2:	4b9d      	ldr	r3, [pc, #628]	@ (8011d18 <UART_SetConfig+0x92c>)
 8011aa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011aa6:	e009      	b.n	8011abc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011aa8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011aae:	e005      	b.n	8011abc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8011ab0:	2300      	movs	r3, #0
 8011ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8011ab4:	2301      	movs	r3, #1
 8011ab6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8011aba:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8011abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	f000 81de 	beq.w	8011e80 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8011ac4:	697b      	ldr	r3, [r7, #20]
 8011ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ac8:	4a94      	ldr	r2, [pc, #592]	@ (8011d1c <UART_SetConfig+0x930>)
 8011aca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011ace:	461a      	mov	r2, r3
 8011ad0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011ad2:	fbb3 f3f2 	udiv	r3, r3, r2
 8011ad6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011ad8:	697b      	ldr	r3, [r7, #20]
 8011ada:	685a      	ldr	r2, [r3, #4]
 8011adc:	4613      	mov	r3, r2
 8011ade:	005b      	lsls	r3, r3, #1
 8011ae0:	4413      	add	r3, r2
 8011ae2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011ae4:	429a      	cmp	r2, r3
 8011ae6:	d305      	bcc.n	8011af4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011ae8:	697b      	ldr	r3, [r7, #20]
 8011aea:	685b      	ldr	r3, [r3, #4]
 8011aec:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011aee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011af0:	429a      	cmp	r2, r3
 8011af2:	d903      	bls.n	8011afc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8011af4:	2301      	movs	r3, #1
 8011af6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8011afa:	e1c1      	b.n	8011e80 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011afc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011afe:	2200      	movs	r2, #0
 8011b00:	60bb      	str	r3, [r7, #8]
 8011b02:	60fa      	str	r2, [r7, #12]
 8011b04:	697b      	ldr	r3, [r7, #20]
 8011b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011b08:	4a84      	ldr	r2, [pc, #528]	@ (8011d1c <UART_SetConfig+0x930>)
 8011b0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011b0e:	b29b      	uxth	r3, r3
 8011b10:	2200      	movs	r2, #0
 8011b12:	603b      	str	r3, [r7, #0]
 8011b14:	607a      	str	r2, [r7, #4]
 8011b16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011b1a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8011b1e:	f7ee fc37 	bl	8000390 <__aeabi_uldivmod>
 8011b22:	4602      	mov	r2, r0
 8011b24:	460b      	mov	r3, r1
 8011b26:	4610      	mov	r0, r2
 8011b28:	4619      	mov	r1, r3
 8011b2a:	f04f 0200 	mov.w	r2, #0
 8011b2e:	f04f 0300 	mov.w	r3, #0
 8011b32:	020b      	lsls	r3, r1, #8
 8011b34:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8011b38:	0202      	lsls	r2, r0, #8
 8011b3a:	6979      	ldr	r1, [r7, #20]
 8011b3c:	6849      	ldr	r1, [r1, #4]
 8011b3e:	0849      	lsrs	r1, r1, #1
 8011b40:	2000      	movs	r0, #0
 8011b42:	460c      	mov	r4, r1
 8011b44:	4605      	mov	r5, r0
 8011b46:	eb12 0804 	adds.w	r8, r2, r4
 8011b4a:	eb43 0905 	adc.w	r9, r3, r5
 8011b4e:	697b      	ldr	r3, [r7, #20]
 8011b50:	685b      	ldr	r3, [r3, #4]
 8011b52:	2200      	movs	r2, #0
 8011b54:	469a      	mov	sl, r3
 8011b56:	4693      	mov	fp, r2
 8011b58:	4652      	mov	r2, sl
 8011b5a:	465b      	mov	r3, fp
 8011b5c:	4640      	mov	r0, r8
 8011b5e:	4649      	mov	r1, r9
 8011b60:	f7ee fc16 	bl	8000390 <__aeabi_uldivmod>
 8011b64:	4602      	mov	r2, r0
 8011b66:	460b      	mov	r3, r1
 8011b68:	4613      	mov	r3, r2
 8011b6a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8011b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8011b72:	d308      	bcc.n	8011b86 <UART_SetConfig+0x79a>
 8011b74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011b7a:	d204      	bcs.n	8011b86 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8011b7c:	697b      	ldr	r3, [r7, #20]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011b82:	60da      	str	r2, [r3, #12]
 8011b84:	e17c      	b.n	8011e80 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8011b86:	2301      	movs	r3, #1
 8011b88:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8011b8c:	e178      	b.n	8011e80 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011b8e:	697b      	ldr	r3, [r7, #20]
 8011b90:	69db      	ldr	r3, [r3, #28]
 8011b92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011b96:	f040 80c5 	bne.w	8011d24 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8011b9a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8011b9e:	2b20      	cmp	r3, #32
 8011ba0:	dc48      	bgt.n	8011c34 <UART_SetConfig+0x848>
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	db7b      	blt.n	8011c9e <UART_SetConfig+0x8b2>
 8011ba6:	2b20      	cmp	r3, #32
 8011ba8:	d879      	bhi.n	8011c9e <UART_SetConfig+0x8b2>
 8011baa:	a201      	add	r2, pc, #4	@ (adr r2, 8011bb0 <UART_SetConfig+0x7c4>)
 8011bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011bb0:	08011c3b 	.word	0x08011c3b
 8011bb4:	08011c43 	.word	0x08011c43
 8011bb8:	08011c9f 	.word	0x08011c9f
 8011bbc:	08011c9f 	.word	0x08011c9f
 8011bc0:	08011c4b 	.word	0x08011c4b
 8011bc4:	08011c9f 	.word	0x08011c9f
 8011bc8:	08011c9f 	.word	0x08011c9f
 8011bcc:	08011c9f 	.word	0x08011c9f
 8011bd0:	08011c5b 	.word	0x08011c5b
 8011bd4:	08011c9f 	.word	0x08011c9f
 8011bd8:	08011c9f 	.word	0x08011c9f
 8011bdc:	08011c9f 	.word	0x08011c9f
 8011be0:	08011c9f 	.word	0x08011c9f
 8011be4:	08011c9f 	.word	0x08011c9f
 8011be8:	08011c9f 	.word	0x08011c9f
 8011bec:	08011c9f 	.word	0x08011c9f
 8011bf0:	08011c6b 	.word	0x08011c6b
 8011bf4:	08011c9f 	.word	0x08011c9f
 8011bf8:	08011c9f 	.word	0x08011c9f
 8011bfc:	08011c9f 	.word	0x08011c9f
 8011c00:	08011c9f 	.word	0x08011c9f
 8011c04:	08011c9f 	.word	0x08011c9f
 8011c08:	08011c9f 	.word	0x08011c9f
 8011c0c:	08011c9f 	.word	0x08011c9f
 8011c10:	08011c9f 	.word	0x08011c9f
 8011c14:	08011c9f 	.word	0x08011c9f
 8011c18:	08011c9f 	.word	0x08011c9f
 8011c1c:	08011c9f 	.word	0x08011c9f
 8011c20:	08011c9f 	.word	0x08011c9f
 8011c24:	08011c9f 	.word	0x08011c9f
 8011c28:	08011c9f 	.word	0x08011c9f
 8011c2c:	08011c9f 	.word	0x08011c9f
 8011c30:	08011c91 	.word	0x08011c91
 8011c34:	2b40      	cmp	r3, #64	@ 0x40
 8011c36:	d02e      	beq.n	8011c96 <UART_SetConfig+0x8aa>
 8011c38:	e031      	b.n	8011c9e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011c3a:	f7fa f9b9 	bl	800bfb0 <HAL_RCC_GetPCLK1Freq>
 8011c3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011c40:	e033      	b.n	8011caa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011c42:	f7fa f9cb 	bl	800bfdc <HAL_RCC_GetPCLK2Freq>
 8011c46:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011c48:	e02f      	b.n	8011caa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011c4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011c4e:	4618      	mov	r0, r3
 8011c50:	f7fc f97a 	bl	800df48 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011c58:	e027      	b.n	8011caa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011c5a:	f107 0318 	add.w	r3, r7, #24
 8011c5e:	4618      	mov	r0, r3
 8011c60:	f7fc fac6 	bl	800e1f0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011c64:	69fb      	ldr	r3, [r7, #28]
 8011c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011c68:	e01f      	b.n	8011caa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011c6a:	4b2d      	ldr	r3, [pc, #180]	@ (8011d20 <UART_SetConfig+0x934>)
 8011c6c:	681b      	ldr	r3, [r3, #0]
 8011c6e:	f003 0320 	and.w	r3, r3, #32
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d009      	beq.n	8011c8a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011c76:	4b2a      	ldr	r3, [pc, #168]	@ (8011d20 <UART_SetConfig+0x934>)
 8011c78:	681b      	ldr	r3, [r3, #0]
 8011c7a:	08db      	lsrs	r3, r3, #3
 8011c7c:	f003 0303 	and.w	r3, r3, #3
 8011c80:	4a24      	ldr	r2, [pc, #144]	@ (8011d14 <UART_SetConfig+0x928>)
 8011c82:	fa22 f303 	lsr.w	r3, r2, r3
 8011c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011c88:	e00f      	b.n	8011caa <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8011c8a:	4b22      	ldr	r3, [pc, #136]	@ (8011d14 <UART_SetConfig+0x928>)
 8011c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011c8e:	e00c      	b.n	8011caa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011c90:	4b21      	ldr	r3, [pc, #132]	@ (8011d18 <UART_SetConfig+0x92c>)
 8011c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011c94:	e009      	b.n	8011caa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011c96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011c9c:	e005      	b.n	8011caa <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8011c9e:	2300      	movs	r3, #0
 8011ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8011ca2:	2301      	movs	r3, #1
 8011ca4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8011ca8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011caa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	f000 80e7 	beq.w	8011e80 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011cb2:	697b      	ldr	r3, [r7, #20]
 8011cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011cb6:	4a19      	ldr	r2, [pc, #100]	@ (8011d1c <UART_SetConfig+0x930>)
 8011cb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011cbc:	461a      	mov	r2, r3
 8011cbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011cc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8011cc4:	005a      	lsls	r2, r3, #1
 8011cc6:	697b      	ldr	r3, [r7, #20]
 8011cc8:	685b      	ldr	r3, [r3, #4]
 8011cca:	085b      	lsrs	r3, r3, #1
 8011ccc:	441a      	add	r2, r3
 8011cce:	697b      	ldr	r3, [r7, #20]
 8011cd0:	685b      	ldr	r3, [r3, #4]
 8011cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8011cd6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011cda:	2b0f      	cmp	r3, #15
 8011cdc:	d916      	bls.n	8011d0c <UART_SetConfig+0x920>
 8011cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011ce4:	d212      	bcs.n	8011d0c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ce8:	b29b      	uxth	r3, r3
 8011cea:	f023 030f 	bic.w	r3, r3, #15
 8011cee:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011cf2:	085b      	lsrs	r3, r3, #1
 8011cf4:	b29b      	uxth	r3, r3
 8011cf6:	f003 0307 	and.w	r3, r3, #7
 8011cfa:	b29a      	uxth	r2, r3
 8011cfc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011cfe:	4313      	orrs	r3, r2
 8011d00:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8011d02:	697b      	ldr	r3, [r7, #20]
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8011d08:	60da      	str	r2, [r3, #12]
 8011d0a:	e0b9      	b.n	8011e80 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8011d0c:	2301      	movs	r3, #1
 8011d0e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8011d12:	e0b5      	b.n	8011e80 <UART_SetConfig+0xa94>
 8011d14:	03d09000 	.word	0x03d09000
 8011d18:	003d0900 	.word	0x003d0900
 8011d1c:	0801738c 	.word	0x0801738c
 8011d20:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8011d24:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8011d28:	2b20      	cmp	r3, #32
 8011d2a:	dc49      	bgt.n	8011dc0 <UART_SetConfig+0x9d4>
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	db7c      	blt.n	8011e2a <UART_SetConfig+0xa3e>
 8011d30:	2b20      	cmp	r3, #32
 8011d32:	d87a      	bhi.n	8011e2a <UART_SetConfig+0xa3e>
 8011d34:	a201      	add	r2, pc, #4	@ (adr r2, 8011d3c <UART_SetConfig+0x950>)
 8011d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d3a:	bf00      	nop
 8011d3c:	08011dc7 	.word	0x08011dc7
 8011d40:	08011dcf 	.word	0x08011dcf
 8011d44:	08011e2b 	.word	0x08011e2b
 8011d48:	08011e2b 	.word	0x08011e2b
 8011d4c:	08011dd7 	.word	0x08011dd7
 8011d50:	08011e2b 	.word	0x08011e2b
 8011d54:	08011e2b 	.word	0x08011e2b
 8011d58:	08011e2b 	.word	0x08011e2b
 8011d5c:	08011de7 	.word	0x08011de7
 8011d60:	08011e2b 	.word	0x08011e2b
 8011d64:	08011e2b 	.word	0x08011e2b
 8011d68:	08011e2b 	.word	0x08011e2b
 8011d6c:	08011e2b 	.word	0x08011e2b
 8011d70:	08011e2b 	.word	0x08011e2b
 8011d74:	08011e2b 	.word	0x08011e2b
 8011d78:	08011e2b 	.word	0x08011e2b
 8011d7c:	08011df7 	.word	0x08011df7
 8011d80:	08011e2b 	.word	0x08011e2b
 8011d84:	08011e2b 	.word	0x08011e2b
 8011d88:	08011e2b 	.word	0x08011e2b
 8011d8c:	08011e2b 	.word	0x08011e2b
 8011d90:	08011e2b 	.word	0x08011e2b
 8011d94:	08011e2b 	.word	0x08011e2b
 8011d98:	08011e2b 	.word	0x08011e2b
 8011d9c:	08011e2b 	.word	0x08011e2b
 8011da0:	08011e2b 	.word	0x08011e2b
 8011da4:	08011e2b 	.word	0x08011e2b
 8011da8:	08011e2b 	.word	0x08011e2b
 8011dac:	08011e2b 	.word	0x08011e2b
 8011db0:	08011e2b 	.word	0x08011e2b
 8011db4:	08011e2b 	.word	0x08011e2b
 8011db8:	08011e2b 	.word	0x08011e2b
 8011dbc:	08011e1d 	.word	0x08011e1d
 8011dc0:	2b40      	cmp	r3, #64	@ 0x40
 8011dc2:	d02e      	beq.n	8011e22 <UART_SetConfig+0xa36>
 8011dc4:	e031      	b.n	8011e2a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011dc6:	f7fa f8f3 	bl	800bfb0 <HAL_RCC_GetPCLK1Freq>
 8011dca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011dcc:	e033      	b.n	8011e36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011dce:	f7fa f905 	bl	800bfdc <HAL_RCC_GetPCLK2Freq>
 8011dd2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011dd4:	e02f      	b.n	8011e36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011dd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011dda:	4618      	mov	r0, r3
 8011ddc:	f7fc f8b4 	bl	800df48 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011de4:	e027      	b.n	8011e36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011de6:	f107 0318 	add.w	r3, r7, #24
 8011dea:	4618      	mov	r0, r3
 8011dec:	f7fc fa00 	bl	800e1f0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011df0:	69fb      	ldr	r3, [r7, #28]
 8011df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011df4:	e01f      	b.n	8011e36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011df6:	4b2d      	ldr	r3, [pc, #180]	@ (8011eac <UART_SetConfig+0xac0>)
 8011df8:	681b      	ldr	r3, [r3, #0]
 8011dfa:	f003 0320 	and.w	r3, r3, #32
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d009      	beq.n	8011e16 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011e02:	4b2a      	ldr	r3, [pc, #168]	@ (8011eac <UART_SetConfig+0xac0>)
 8011e04:	681b      	ldr	r3, [r3, #0]
 8011e06:	08db      	lsrs	r3, r3, #3
 8011e08:	f003 0303 	and.w	r3, r3, #3
 8011e0c:	4a28      	ldr	r2, [pc, #160]	@ (8011eb0 <UART_SetConfig+0xac4>)
 8011e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8011e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011e14:	e00f      	b.n	8011e36 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8011e16:	4b26      	ldr	r3, [pc, #152]	@ (8011eb0 <UART_SetConfig+0xac4>)
 8011e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011e1a:	e00c      	b.n	8011e36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011e1c:	4b25      	ldr	r3, [pc, #148]	@ (8011eb4 <UART_SetConfig+0xac8>)
 8011e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011e20:	e009      	b.n	8011e36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011e22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011e28:	e005      	b.n	8011e36 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8011e2a:	2300      	movs	r3, #0
 8011e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8011e2e:	2301      	movs	r3, #1
 8011e30:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8011e34:	bf00      	nop
    }

    if (pclk != 0U)
 8011e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d021      	beq.n	8011e80 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011e3c:	697b      	ldr	r3, [r7, #20]
 8011e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e40:	4a1d      	ldr	r2, [pc, #116]	@ (8011eb8 <UART_SetConfig+0xacc>)
 8011e42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011e46:	461a      	mov	r2, r3
 8011e48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011e4a:	fbb3 f2f2 	udiv	r2, r3, r2
 8011e4e:	697b      	ldr	r3, [r7, #20]
 8011e50:	685b      	ldr	r3, [r3, #4]
 8011e52:	085b      	lsrs	r3, r3, #1
 8011e54:	441a      	add	r2, r3
 8011e56:	697b      	ldr	r3, [r7, #20]
 8011e58:	685b      	ldr	r3, [r3, #4]
 8011e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8011e5e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e62:	2b0f      	cmp	r3, #15
 8011e64:	d909      	bls.n	8011e7a <UART_SetConfig+0xa8e>
 8011e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011e6c:	d205      	bcs.n	8011e7a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e70:	b29a      	uxth	r2, r3
 8011e72:	697b      	ldr	r3, [r7, #20]
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	60da      	str	r2, [r3, #12]
 8011e78:	e002      	b.n	8011e80 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8011e7a:	2301      	movs	r3, #1
 8011e7c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8011e80:	697b      	ldr	r3, [r7, #20]
 8011e82:	2201      	movs	r2, #1
 8011e84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8011e88:	697b      	ldr	r3, [r7, #20]
 8011e8a:	2201      	movs	r2, #1
 8011e8c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011e90:	697b      	ldr	r3, [r7, #20]
 8011e92:	2200      	movs	r2, #0
 8011e94:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8011e96:	697b      	ldr	r3, [r7, #20]
 8011e98:	2200      	movs	r2, #0
 8011e9a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8011e9c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8011ea0:	4618      	mov	r0, r3
 8011ea2:	3748      	adds	r7, #72	@ 0x48
 8011ea4:	46bd      	mov	sp, r7
 8011ea6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011eaa:	bf00      	nop
 8011eac:	58024400 	.word	0x58024400
 8011eb0:	03d09000 	.word	0x03d09000
 8011eb4:	003d0900 	.word	0x003d0900
 8011eb8:	0801738c 	.word	0x0801738c

08011ebc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011ebc:	b480      	push	{r7}
 8011ebe:	b083      	sub	sp, #12
 8011ec0:	af00      	add	r7, sp, #0
 8011ec2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ec8:	f003 0308 	and.w	r3, r3, #8
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	d00a      	beq.n	8011ee6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	685b      	ldr	r3, [r3, #4]
 8011ed6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	430a      	orrs	r2, r1
 8011ee4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011eea:	f003 0301 	and.w	r3, r3, #1
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d00a      	beq.n	8011f08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	681b      	ldr	r3, [r3, #0]
 8011ef6:	685b      	ldr	r3, [r3, #4]
 8011ef8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	681b      	ldr	r3, [r3, #0]
 8011f04:	430a      	orrs	r2, r1
 8011f06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f0c:	f003 0302 	and.w	r3, r3, #2
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d00a      	beq.n	8011f2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	681b      	ldr	r3, [r3, #0]
 8011f18:	685b      	ldr	r3, [r3, #4]
 8011f1a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	681b      	ldr	r3, [r3, #0]
 8011f26:	430a      	orrs	r2, r1
 8011f28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f2e:	f003 0304 	and.w	r3, r3, #4
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	d00a      	beq.n	8011f4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	681b      	ldr	r3, [r3, #0]
 8011f3a:	685b      	ldr	r3, [r3, #4]
 8011f3c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	430a      	orrs	r2, r1
 8011f4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f50:	f003 0310 	and.w	r3, r3, #16
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d00a      	beq.n	8011f6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	689b      	ldr	r3, [r3, #8]
 8011f5e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	681b      	ldr	r3, [r3, #0]
 8011f6a:	430a      	orrs	r2, r1
 8011f6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f72:	f003 0320 	and.w	r3, r3, #32
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	d00a      	beq.n	8011f90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	689b      	ldr	r3, [r3, #8]
 8011f80:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	681b      	ldr	r3, [r3, #0]
 8011f8c:	430a      	orrs	r2, r1
 8011f8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	d01a      	beq.n	8011fd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	681b      	ldr	r3, [r3, #0]
 8011fa0:	685b      	ldr	r3, [r3, #4]
 8011fa2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	430a      	orrs	r2, r1
 8011fb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011fb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011fba:	d10a      	bne.n	8011fd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	681b      	ldr	r3, [r3, #0]
 8011fc0:	685b      	ldr	r3, [r3, #4]
 8011fc2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	681b      	ldr	r3, [r3, #0]
 8011fce:	430a      	orrs	r2, r1
 8011fd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011fd2:	687b      	ldr	r3, [r7, #4]
 8011fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d00a      	beq.n	8011ff4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	681b      	ldr	r3, [r3, #0]
 8011fe2:	685b      	ldr	r3, [r3, #4]
 8011fe4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	430a      	orrs	r2, r1
 8011ff2:	605a      	str	r2, [r3, #4]
  }
}
 8011ff4:	bf00      	nop
 8011ff6:	370c      	adds	r7, #12
 8011ff8:	46bd      	mov	sp, r7
 8011ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ffe:	4770      	bx	lr

08012000 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8012000:	b580      	push	{r7, lr}
 8012002:	b098      	sub	sp, #96	@ 0x60
 8012004:	af02      	add	r7, sp, #8
 8012006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	2200      	movs	r2, #0
 801200c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8012010:	f7f3 fe0c 	bl	8005c2c <HAL_GetTick>
 8012014:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	681b      	ldr	r3, [r3, #0]
 801201c:	f003 0308 	and.w	r3, r3, #8
 8012020:	2b08      	cmp	r3, #8
 8012022:	d12f      	bne.n	8012084 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012024:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012028:	9300      	str	r3, [sp, #0]
 801202a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801202c:	2200      	movs	r2, #0
 801202e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8012032:	6878      	ldr	r0, [r7, #4]
 8012034:	f000 f88e 	bl	8012154 <UART_WaitOnFlagUntilTimeout>
 8012038:	4603      	mov	r3, r0
 801203a:	2b00      	cmp	r3, #0
 801203c:	d022      	beq.n	8012084 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	681b      	ldr	r3, [r3, #0]
 8012042:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012046:	e853 3f00 	ldrex	r3, [r3]
 801204a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801204c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801204e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012052:	653b      	str	r3, [r7, #80]	@ 0x50
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	681b      	ldr	r3, [r3, #0]
 8012058:	461a      	mov	r2, r3
 801205a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801205c:	647b      	str	r3, [r7, #68]	@ 0x44
 801205e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012060:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012062:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012064:	e841 2300 	strex	r3, r2, [r1]
 8012068:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801206a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801206c:	2b00      	cmp	r3, #0
 801206e:	d1e6      	bne.n	801203e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	2220      	movs	r2, #32
 8012074:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	2200      	movs	r2, #0
 801207c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012080:	2303      	movs	r3, #3
 8012082:	e063      	b.n	801214c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	681b      	ldr	r3, [r3, #0]
 8012088:	681b      	ldr	r3, [r3, #0]
 801208a:	f003 0304 	and.w	r3, r3, #4
 801208e:	2b04      	cmp	r3, #4
 8012090:	d149      	bne.n	8012126 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012092:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012096:	9300      	str	r3, [sp, #0]
 8012098:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801209a:	2200      	movs	r2, #0
 801209c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80120a0:	6878      	ldr	r0, [r7, #4]
 80120a2:	f000 f857 	bl	8012154 <UART_WaitOnFlagUntilTimeout>
 80120a6:	4603      	mov	r3, r0
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d03c      	beq.n	8012126 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120b4:	e853 3f00 	ldrex	r3, [r3]
 80120b8:	623b      	str	r3, [r7, #32]
   return(result);
 80120ba:	6a3b      	ldr	r3, [r7, #32]
 80120bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80120c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	681b      	ldr	r3, [r3, #0]
 80120c6:	461a      	mov	r2, r3
 80120c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80120ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80120cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80120d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80120d2:	e841 2300 	strex	r3, r2, [r1]
 80120d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80120d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d1e6      	bne.n	80120ac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	3308      	adds	r3, #8
 80120e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120e6:	693b      	ldr	r3, [r7, #16]
 80120e8:	e853 3f00 	ldrex	r3, [r3]
 80120ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80120ee:	68fb      	ldr	r3, [r7, #12]
 80120f0:	f023 0301 	bic.w	r3, r3, #1
 80120f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	3308      	adds	r3, #8
 80120fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80120fe:	61fa      	str	r2, [r7, #28]
 8012100:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012102:	69b9      	ldr	r1, [r7, #24]
 8012104:	69fa      	ldr	r2, [r7, #28]
 8012106:	e841 2300 	strex	r3, r2, [r1]
 801210a:	617b      	str	r3, [r7, #20]
   return(result);
 801210c:	697b      	ldr	r3, [r7, #20]
 801210e:	2b00      	cmp	r3, #0
 8012110:	d1e5      	bne.n	80120de <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	2220      	movs	r2, #32
 8012116:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	2200      	movs	r2, #0
 801211e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012122:	2303      	movs	r3, #3
 8012124:	e012      	b.n	801214c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	2220      	movs	r2, #32
 801212a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	2220      	movs	r2, #32
 8012132:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	2200      	movs	r2, #0
 801213a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	2200      	movs	r2, #0
 8012140:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	2200      	movs	r2, #0
 8012146:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801214a:	2300      	movs	r3, #0
}
 801214c:	4618      	mov	r0, r3
 801214e:	3758      	adds	r7, #88	@ 0x58
 8012150:	46bd      	mov	sp, r7
 8012152:	bd80      	pop	{r7, pc}

08012154 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012154:	b580      	push	{r7, lr}
 8012156:	b084      	sub	sp, #16
 8012158:	af00      	add	r7, sp, #0
 801215a:	60f8      	str	r0, [r7, #12]
 801215c:	60b9      	str	r1, [r7, #8]
 801215e:	603b      	str	r3, [r7, #0]
 8012160:	4613      	mov	r3, r2
 8012162:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012164:	e04f      	b.n	8012206 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012166:	69bb      	ldr	r3, [r7, #24]
 8012168:	f1b3 3fff 	cmp.w	r3, #4294967295
 801216c:	d04b      	beq.n	8012206 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801216e:	f7f3 fd5d 	bl	8005c2c <HAL_GetTick>
 8012172:	4602      	mov	r2, r0
 8012174:	683b      	ldr	r3, [r7, #0]
 8012176:	1ad3      	subs	r3, r2, r3
 8012178:	69ba      	ldr	r2, [r7, #24]
 801217a:	429a      	cmp	r2, r3
 801217c:	d302      	bcc.n	8012184 <UART_WaitOnFlagUntilTimeout+0x30>
 801217e:	69bb      	ldr	r3, [r7, #24]
 8012180:	2b00      	cmp	r3, #0
 8012182:	d101      	bne.n	8012188 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012184:	2303      	movs	r3, #3
 8012186:	e04e      	b.n	8012226 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	681b      	ldr	r3, [r3, #0]
 801218c:	681b      	ldr	r3, [r3, #0]
 801218e:	f003 0304 	and.w	r3, r3, #4
 8012192:	2b00      	cmp	r3, #0
 8012194:	d037      	beq.n	8012206 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012196:	68bb      	ldr	r3, [r7, #8]
 8012198:	2b80      	cmp	r3, #128	@ 0x80
 801219a:	d034      	beq.n	8012206 <UART_WaitOnFlagUntilTimeout+0xb2>
 801219c:	68bb      	ldr	r3, [r7, #8]
 801219e:	2b40      	cmp	r3, #64	@ 0x40
 80121a0:	d031      	beq.n	8012206 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80121a2:	68fb      	ldr	r3, [r7, #12]
 80121a4:	681b      	ldr	r3, [r3, #0]
 80121a6:	69db      	ldr	r3, [r3, #28]
 80121a8:	f003 0308 	and.w	r3, r3, #8
 80121ac:	2b08      	cmp	r3, #8
 80121ae:	d110      	bne.n	80121d2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	681b      	ldr	r3, [r3, #0]
 80121b4:	2208      	movs	r2, #8
 80121b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80121b8:	68f8      	ldr	r0, [r7, #12]
 80121ba:	f000 f95b 	bl	8012474 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80121be:	68fb      	ldr	r3, [r7, #12]
 80121c0:	2208      	movs	r2, #8
 80121c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80121c6:	68fb      	ldr	r3, [r7, #12]
 80121c8:	2200      	movs	r2, #0
 80121ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80121ce:	2301      	movs	r3, #1
 80121d0:	e029      	b.n	8012226 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	69db      	ldr	r3, [r3, #28]
 80121d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80121dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80121e0:	d111      	bne.n	8012206 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80121e2:	68fb      	ldr	r3, [r7, #12]
 80121e4:	681b      	ldr	r3, [r3, #0]
 80121e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80121ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80121ec:	68f8      	ldr	r0, [r7, #12]
 80121ee:	f000 f941 	bl	8012474 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	2220      	movs	r2, #32
 80121f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80121fa:	68fb      	ldr	r3, [r7, #12]
 80121fc:	2200      	movs	r2, #0
 80121fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8012202:	2303      	movs	r3, #3
 8012204:	e00f      	b.n	8012226 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012206:	68fb      	ldr	r3, [r7, #12]
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	69da      	ldr	r2, [r3, #28]
 801220c:	68bb      	ldr	r3, [r7, #8]
 801220e:	4013      	ands	r3, r2
 8012210:	68ba      	ldr	r2, [r7, #8]
 8012212:	429a      	cmp	r2, r3
 8012214:	bf0c      	ite	eq
 8012216:	2301      	moveq	r3, #1
 8012218:	2300      	movne	r3, #0
 801221a:	b2db      	uxtb	r3, r3
 801221c:	461a      	mov	r2, r3
 801221e:	79fb      	ldrb	r3, [r7, #7]
 8012220:	429a      	cmp	r2, r3
 8012222:	d0a0      	beq.n	8012166 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012224:	2300      	movs	r3, #0
}
 8012226:	4618      	mov	r0, r3
 8012228:	3710      	adds	r7, #16
 801222a:	46bd      	mov	sp, r7
 801222c:	bd80      	pop	{r7, pc}
	...

08012230 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8012230:	b480      	push	{r7}
 8012232:	b0a3      	sub	sp, #140	@ 0x8c
 8012234:	af00      	add	r7, sp, #0
 8012236:	60f8      	str	r0, [r7, #12]
 8012238:	60b9      	str	r1, [r7, #8]
 801223a:	4613      	mov	r3, r2
 801223c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801223e:	68fb      	ldr	r3, [r7, #12]
 8012240:	68ba      	ldr	r2, [r7, #8]
 8012242:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8012244:	68fb      	ldr	r3, [r7, #12]
 8012246:	88fa      	ldrh	r2, [r7, #6]
 8012248:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	88fa      	ldrh	r2, [r7, #6]
 8012250:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	2200      	movs	r2, #0
 8012258:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801225a:	68fb      	ldr	r3, [r7, #12]
 801225c:	689b      	ldr	r3, [r3, #8]
 801225e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012262:	d10e      	bne.n	8012282 <UART_Start_Receive_IT+0x52>
 8012264:	68fb      	ldr	r3, [r7, #12]
 8012266:	691b      	ldr	r3, [r3, #16]
 8012268:	2b00      	cmp	r3, #0
 801226a:	d105      	bne.n	8012278 <UART_Start_Receive_IT+0x48>
 801226c:	68fb      	ldr	r3, [r7, #12]
 801226e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8012272:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012276:	e02d      	b.n	80122d4 <UART_Start_Receive_IT+0xa4>
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	22ff      	movs	r2, #255	@ 0xff
 801227c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012280:	e028      	b.n	80122d4 <UART_Start_Receive_IT+0xa4>
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	689b      	ldr	r3, [r3, #8]
 8012286:	2b00      	cmp	r3, #0
 8012288:	d10d      	bne.n	80122a6 <UART_Start_Receive_IT+0x76>
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	691b      	ldr	r3, [r3, #16]
 801228e:	2b00      	cmp	r3, #0
 8012290:	d104      	bne.n	801229c <UART_Start_Receive_IT+0x6c>
 8012292:	68fb      	ldr	r3, [r7, #12]
 8012294:	22ff      	movs	r2, #255	@ 0xff
 8012296:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801229a:	e01b      	b.n	80122d4 <UART_Start_Receive_IT+0xa4>
 801229c:	68fb      	ldr	r3, [r7, #12]
 801229e:	227f      	movs	r2, #127	@ 0x7f
 80122a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80122a4:	e016      	b.n	80122d4 <UART_Start_Receive_IT+0xa4>
 80122a6:	68fb      	ldr	r3, [r7, #12]
 80122a8:	689b      	ldr	r3, [r3, #8]
 80122aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80122ae:	d10d      	bne.n	80122cc <UART_Start_Receive_IT+0x9c>
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	691b      	ldr	r3, [r3, #16]
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d104      	bne.n	80122c2 <UART_Start_Receive_IT+0x92>
 80122b8:	68fb      	ldr	r3, [r7, #12]
 80122ba:	227f      	movs	r2, #127	@ 0x7f
 80122bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80122c0:	e008      	b.n	80122d4 <UART_Start_Receive_IT+0xa4>
 80122c2:	68fb      	ldr	r3, [r7, #12]
 80122c4:	223f      	movs	r2, #63	@ 0x3f
 80122c6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80122ca:	e003      	b.n	80122d4 <UART_Start_Receive_IT+0xa4>
 80122cc:	68fb      	ldr	r3, [r7, #12]
 80122ce:	2200      	movs	r2, #0
 80122d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	2200      	movs	r2, #0
 80122d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80122dc:	68fb      	ldr	r3, [r7, #12]
 80122de:	2222      	movs	r2, #34	@ 0x22
 80122e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	681b      	ldr	r3, [r3, #0]
 80122e8:	3308      	adds	r3, #8
 80122ea:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80122ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80122ee:	e853 3f00 	ldrex	r3, [r3]
 80122f2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80122f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80122f6:	f043 0301 	orr.w	r3, r3, #1
 80122fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80122fe:	68fb      	ldr	r3, [r7, #12]
 8012300:	681b      	ldr	r3, [r3, #0]
 8012302:	3308      	adds	r3, #8
 8012304:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8012308:	673a      	str	r2, [r7, #112]	@ 0x70
 801230a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801230c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801230e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012310:	e841 2300 	strex	r3, r2, [r1]
 8012314:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8012316:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012318:	2b00      	cmp	r3, #0
 801231a:	d1e3      	bne.n	80122e4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 801231c:	68fb      	ldr	r3, [r7, #12]
 801231e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012320:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012324:	d14f      	bne.n	80123c6 <UART_Start_Receive_IT+0x196>
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801232c:	88fa      	ldrh	r2, [r7, #6]
 801232e:	429a      	cmp	r2, r3
 8012330:	d349      	bcc.n	80123c6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	689b      	ldr	r3, [r3, #8]
 8012336:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801233a:	d107      	bne.n	801234c <UART_Start_Receive_IT+0x11c>
 801233c:	68fb      	ldr	r3, [r7, #12]
 801233e:	691b      	ldr	r3, [r3, #16]
 8012340:	2b00      	cmp	r3, #0
 8012342:	d103      	bne.n	801234c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8012344:	68fb      	ldr	r3, [r7, #12]
 8012346:	4a47      	ldr	r2, [pc, #284]	@ (8012464 <UART_Start_Receive_IT+0x234>)
 8012348:	675a      	str	r2, [r3, #116]	@ 0x74
 801234a:	e002      	b.n	8012352 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	4a46      	ldr	r2, [pc, #280]	@ (8012468 <UART_Start_Receive_IT+0x238>)
 8012350:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8012352:	68fb      	ldr	r3, [r7, #12]
 8012354:	691b      	ldr	r3, [r3, #16]
 8012356:	2b00      	cmp	r3, #0
 8012358:	d01a      	beq.n	8012390 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801235a:	68fb      	ldr	r3, [r7, #12]
 801235c:	681b      	ldr	r3, [r3, #0]
 801235e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012360:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012362:	e853 3f00 	ldrex	r3, [r3]
 8012366:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8012368:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801236a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801236e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	461a      	mov	r2, r3
 8012378:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801237c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801237e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012380:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8012382:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8012384:	e841 2300 	strex	r3, r2, [r1]
 8012388:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 801238a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801238c:	2b00      	cmp	r3, #0
 801238e:	d1e4      	bne.n	801235a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	3308      	adds	r3, #8
 8012396:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801239a:	e853 3f00 	ldrex	r3, [r3]
 801239e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80123a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80123a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	3308      	adds	r3, #8
 80123ae:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80123b0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80123b2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80123b4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80123b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80123b8:	e841 2300 	strex	r3, r2, [r1]
 80123bc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80123be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	d1e5      	bne.n	8012390 <UART_Start_Receive_IT+0x160>
 80123c4:	e046      	b.n	8012454 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80123c6:	68fb      	ldr	r3, [r7, #12]
 80123c8:	689b      	ldr	r3, [r3, #8]
 80123ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80123ce:	d107      	bne.n	80123e0 <UART_Start_Receive_IT+0x1b0>
 80123d0:	68fb      	ldr	r3, [r7, #12]
 80123d2:	691b      	ldr	r3, [r3, #16]
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d103      	bne.n	80123e0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80123d8:	68fb      	ldr	r3, [r7, #12]
 80123da:	4a24      	ldr	r2, [pc, #144]	@ (801246c <UART_Start_Receive_IT+0x23c>)
 80123dc:	675a      	str	r2, [r3, #116]	@ 0x74
 80123de:	e002      	b.n	80123e6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	4a23      	ldr	r2, [pc, #140]	@ (8012470 <UART_Start_Receive_IT+0x240>)
 80123e4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80123e6:	68fb      	ldr	r3, [r7, #12]
 80123e8:	691b      	ldr	r3, [r3, #16]
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d019      	beq.n	8012422 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80123ee:	68fb      	ldr	r3, [r7, #12]
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80123f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123f6:	e853 3f00 	ldrex	r3, [r3]
 80123fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80123fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123fe:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8012402:	677b      	str	r3, [r7, #116]	@ 0x74
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	461a      	mov	r2, r3
 801240a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801240c:	637b      	str	r3, [r7, #52]	@ 0x34
 801240e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012410:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8012412:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012414:	e841 2300 	strex	r3, r2, [r1]
 8012418:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801241a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801241c:	2b00      	cmp	r3, #0
 801241e:	d1e6      	bne.n	80123ee <UART_Start_Receive_IT+0x1be>
 8012420:	e018      	b.n	8012454 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8012422:	68fb      	ldr	r3, [r7, #12]
 8012424:	681b      	ldr	r3, [r3, #0]
 8012426:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012428:	697b      	ldr	r3, [r7, #20]
 801242a:	e853 3f00 	ldrex	r3, [r3]
 801242e:	613b      	str	r3, [r7, #16]
   return(result);
 8012430:	693b      	ldr	r3, [r7, #16]
 8012432:	f043 0320 	orr.w	r3, r3, #32
 8012436:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	461a      	mov	r2, r3
 801243e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012440:	623b      	str	r3, [r7, #32]
 8012442:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012444:	69f9      	ldr	r1, [r7, #28]
 8012446:	6a3a      	ldr	r2, [r7, #32]
 8012448:	e841 2300 	strex	r3, r2, [r1]
 801244c:	61bb      	str	r3, [r7, #24]
   return(result);
 801244e:	69bb      	ldr	r3, [r7, #24]
 8012450:	2b00      	cmp	r3, #0
 8012452:	d1e6      	bne.n	8012422 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8012454:	2300      	movs	r3, #0
}
 8012456:	4618      	mov	r0, r3
 8012458:	378c      	adds	r7, #140	@ 0x8c
 801245a:	46bd      	mov	sp, r7
 801245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012460:	4770      	bx	lr
 8012462:	bf00      	nop
 8012464:	08012fd5 	.word	0x08012fd5
 8012468:	08012c71 	.word	0x08012c71
 801246c:	08012ab9 	.word	0x08012ab9
 8012470:	08012901 	.word	0x08012901

08012474 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012474:	b480      	push	{r7}
 8012476:	b095      	sub	sp, #84	@ 0x54
 8012478:	af00      	add	r7, sp, #0
 801247a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012484:	e853 3f00 	ldrex	r3, [r3]
 8012488:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801248a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801248c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012490:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	681b      	ldr	r3, [r3, #0]
 8012496:	461a      	mov	r2, r3
 8012498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801249a:	643b      	str	r3, [r7, #64]	@ 0x40
 801249c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801249e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80124a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80124a2:	e841 2300 	strex	r3, r2, [r1]
 80124a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80124a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124aa:	2b00      	cmp	r3, #0
 80124ac:	d1e6      	bne.n	801247c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	681b      	ldr	r3, [r3, #0]
 80124b2:	3308      	adds	r3, #8
 80124b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80124b6:	6a3b      	ldr	r3, [r7, #32]
 80124b8:	e853 3f00 	ldrex	r3, [r3]
 80124bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80124be:	69fa      	ldr	r2, [r7, #28]
 80124c0:	4b1e      	ldr	r3, [pc, #120]	@ (801253c <UART_EndRxTransfer+0xc8>)
 80124c2:	4013      	ands	r3, r2
 80124c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	681b      	ldr	r3, [r3, #0]
 80124ca:	3308      	adds	r3, #8
 80124cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80124ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80124d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80124d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80124d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80124d6:	e841 2300 	strex	r3, r2, [r1]
 80124da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80124dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d1e5      	bne.n	80124ae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80124e6:	2b01      	cmp	r3, #1
 80124e8:	d118      	bne.n	801251c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	681b      	ldr	r3, [r3, #0]
 80124ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80124f0:	68fb      	ldr	r3, [r7, #12]
 80124f2:	e853 3f00 	ldrex	r3, [r3]
 80124f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80124f8:	68bb      	ldr	r3, [r7, #8]
 80124fa:	f023 0310 	bic.w	r3, r3, #16
 80124fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	461a      	mov	r2, r3
 8012506:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012508:	61bb      	str	r3, [r7, #24]
 801250a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801250c:	6979      	ldr	r1, [r7, #20]
 801250e:	69ba      	ldr	r2, [r7, #24]
 8012510:	e841 2300 	strex	r3, r2, [r1]
 8012514:	613b      	str	r3, [r7, #16]
   return(result);
 8012516:	693b      	ldr	r3, [r7, #16]
 8012518:	2b00      	cmp	r3, #0
 801251a:	d1e6      	bne.n	80124ea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	2220      	movs	r2, #32
 8012520:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	2200      	movs	r2, #0
 8012528:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	2200      	movs	r2, #0
 801252e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8012530:	bf00      	nop
 8012532:	3754      	adds	r7, #84	@ 0x54
 8012534:	46bd      	mov	sp, r7
 8012536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801253a:	4770      	bx	lr
 801253c:	effffffe 	.word	0xeffffffe

08012540 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8012540:	b580      	push	{r7, lr}
 8012542:	b084      	sub	sp, #16
 8012544:	af00      	add	r7, sp, #0
 8012546:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801254c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801254e:	68fb      	ldr	r3, [r7, #12]
 8012550:	2200      	movs	r2, #0
 8012552:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8012556:	68f8      	ldr	r0, [r7, #12]
 8012558:	f7fe ff32 	bl	80113c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801255c:	bf00      	nop
 801255e:	3710      	adds	r7, #16
 8012560:	46bd      	mov	sp, r7
 8012562:	bd80      	pop	{r7, pc}

08012564 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8012564:	b480      	push	{r7}
 8012566:	b08f      	sub	sp, #60	@ 0x3c
 8012568:	af00      	add	r7, sp, #0
 801256a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012572:	2b21      	cmp	r3, #33	@ 0x21
 8012574:	d14c      	bne.n	8012610 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801257c:	b29b      	uxth	r3, r3
 801257e:	2b00      	cmp	r3, #0
 8012580:	d132      	bne.n	80125e8 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012588:	6a3b      	ldr	r3, [r7, #32]
 801258a:	e853 3f00 	ldrex	r3, [r3]
 801258e:	61fb      	str	r3, [r7, #28]
   return(result);
 8012590:	69fb      	ldr	r3, [r7, #28]
 8012592:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012596:	637b      	str	r3, [r7, #52]	@ 0x34
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	681b      	ldr	r3, [r3, #0]
 801259c:	461a      	mov	r2, r3
 801259e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80125a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80125a2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80125a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80125a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80125a8:	e841 2300 	strex	r3, r2, [r1]
 80125ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80125ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d1e6      	bne.n	8012582 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	681b      	ldr	r3, [r3, #0]
 80125b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80125ba:	68fb      	ldr	r3, [r7, #12]
 80125bc:	e853 3f00 	ldrex	r3, [r3]
 80125c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80125c2:	68bb      	ldr	r3, [r7, #8]
 80125c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80125c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	461a      	mov	r2, r3
 80125d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125d2:	61bb      	str	r3, [r7, #24]
 80125d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80125d6:	6979      	ldr	r1, [r7, #20]
 80125d8:	69ba      	ldr	r2, [r7, #24]
 80125da:	e841 2300 	strex	r3, r2, [r1]
 80125de:	613b      	str	r3, [r7, #16]
   return(result);
 80125e0:	693b      	ldr	r3, [r7, #16]
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d1e6      	bne.n	80125b4 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80125e6:	e013      	b.n	8012610 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80125ec:	781a      	ldrb	r2, [r3, #0]
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	681b      	ldr	r3, [r3, #0]
 80125f2:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80125f8:	1c5a      	adds	r2, r3, #1
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8012604:	b29b      	uxth	r3, r3
 8012606:	3b01      	subs	r3, #1
 8012608:	b29a      	uxth	r2, r3
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8012610:	bf00      	nop
 8012612:	373c      	adds	r7, #60	@ 0x3c
 8012614:	46bd      	mov	sp, r7
 8012616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801261a:	4770      	bx	lr

0801261c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 801261c:	b480      	push	{r7}
 801261e:	b091      	sub	sp, #68	@ 0x44
 8012620:	af00      	add	r7, sp, #0
 8012622:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801262a:	2b21      	cmp	r3, #33	@ 0x21
 801262c:	d151      	bne.n	80126d2 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8012634:	b29b      	uxth	r3, r3
 8012636:	2b00      	cmp	r3, #0
 8012638:	d132      	bne.n	80126a0 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	681b      	ldr	r3, [r3, #0]
 801263e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012642:	e853 3f00 	ldrex	r3, [r3]
 8012646:	623b      	str	r3, [r7, #32]
   return(result);
 8012648:	6a3b      	ldr	r3, [r7, #32]
 801264a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801264e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	461a      	mov	r2, r3
 8012656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012658:	633b      	str	r3, [r7, #48]	@ 0x30
 801265a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801265c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801265e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012660:	e841 2300 	strex	r3, r2, [r1]
 8012664:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012668:	2b00      	cmp	r3, #0
 801266a:	d1e6      	bne.n	801263a <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012672:	693b      	ldr	r3, [r7, #16]
 8012674:	e853 3f00 	ldrex	r3, [r3]
 8012678:	60fb      	str	r3, [r7, #12]
   return(result);
 801267a:	68fb      	ldr	r3, [r7, #12]
 801267c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012680:	637b      	str	r3, [r7, #52]	@ 0x34
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	461a      	mov	r2, r3
 8012688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801268a:	61fb      	str	r3, [r7, #28]
 801268c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801268e:	69b9      	ldr	r1, [r7, #24]
 8012690:	69fa      	ldr	r2, [r7, #28]
 8012692:	e841 2300 	strex	r3, r2, [r1]
 8012696:	617b      	str	r3, [r7, #20]
   return(result);
 8012698:	697b      	ldr	r3, [r7, #20]
 801269a:	2b00      	cmp	r3, #0
 801269c:	d1e6      	bne.n	801266c <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 801269e:	e018      	b.n	80126d2 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80126a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80126a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80126a8:	881b      	ldrh	r3, [r3, #0]
 80126aa:	461a      	mov	r2, r3
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80126b4:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80126ba:	1c9a      	adds	r2, r3, #2
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80126c6:	b29b      	uxth	r3, r3
 80126c8:	3b01      	subs	r3, #1
 80126ca:	b29a      	uxth	r2, r3
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 80126d2:	bf00      	nop
 80126d4:	3744      	adds	r7, #68	@ 0x44
 80126d6:	46bd      	mov	sp, r7
 80126d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126dc:	4770      	bx	lr

080126de <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80126de:	b480      	push	{r7}
 80126e0:	b091      	sub	sp, #68	@ 0x44
 80126e2:	af00      	add	r7, sp, #0
 80126e4:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80126ec:	2b21      	cmp	r3, #33	@ 0x21
 80126ee:	d160      	bne.n	80127b2 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80126f6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80126f8:	e057      	b.n	80127aa <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8012700:	b29b      	uxth	r3, r3
 8012702:	2b00      	cmp	r3, #0
 8012704:	d133      	bne.n	801276e <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	3308      	adds	r3, #8
 801270c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801270e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012710:	e853 3f00 	ldrex	r3, [r3]
 8012714:	623b      	str	r3, [r7, #32]
   return(result);
 8012716:	6a3b      	ldr	r3, [r7, #32]
 8012718:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 801271c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801271e:	687b      	ldr	r3, [r7, #4]
 8012720:	681b      	ldr	r3, [r3, #0]
 8012722:	3308      	adds	r3, #8
 8012724:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012726:	633a      	str	r2, [r7, #48]	@ 0x30
 8012728:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801272a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801272c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801272e:	e841 2300 	strex	r3, r2, [r1]
 8012732:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012736:	2b00      	cmp	r3, #0
 8012738:	d1e5      	bne.n	8012706 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012740:	693b      	ldr	r3, [r7, #16]
 8012742:	e853 3f00 	ldrex	r3, [r3]
 8012746:	60fb      	str	r3, [r7, #12]
   return(result);
 8012748:	68fb      	ldr	r3, [r7, #12]
 801274a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801274e:	637b      	str	r3, [r7, #52]	@ 0x34
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	461a      	mov	r2, r3
 8012756:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012758:	61fb      	str	r3, [r7, #28]
 801275a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801275c:	69b9      	ldr	r1, [r7, #24]
 801275e:	69fa      	ldr	r2, [r7, #28]
 8012760:	e841 2300 	strex	r3, r2, [r1]
 8012764:	617b      	str	r3, [r7, #20]
   return(result);
 8012766:	697b      	ldr	r3, [r7, #20]
 8012768:	2b00      	cmp	r3, #0
 801276a:	d1e6      	bne.n	801273a <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 801276c:	e021      	b.n	80127b2 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	69db      	ldr	r3, [r3, #28]
 8012774:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012778:	2b00      	cmp	r3, #0
 801277a:	d013      	beq.n	80127a4 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012780:	781a      	ldrb	r2, [r3, #0]
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	681b      	ldr	r3, [r3, #0]
 8012786:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801278c:	1c5a      	adds	r2, r3, #1
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8012798:	b29b      	uxth	r3, r3
 801279a:	3b01      	subs	r3, #1
 801279c:	b29a      	uxth	r2, r3
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80127a4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80127a6:	3b01      	subs	r3, #1
 80127a8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80127aa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d1a4      	bne.n	80126fa <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80127b0:	e7ff      	b.n	80127b2 <UART_TxISR_8BIT_FIFOEN+0xd4>
 80127b2:	bf00      	nop
 80127b4:	3744      	adds	r7, #68	@ 0x44
 80127b6:	46bd      	mov	sp, r7
 80127b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127bc:	4770      	bx	lr

080127be <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80127be:	b480      	push	{r7}
 80127c0:	b091      	sub	sp, #68	@ 0x44
 80127c2:	af00      	add	r7, sp, #0
 80127c4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80127cc:	2b21      	cmp	r3, #33	@ 0x21
 80127ce:	d165      	bne.n	801289c <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80127d6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80127d8:	e05c      	b.n	8012894 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80127e0:	b29b      	uxth	r3, r3
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d133      	bne.n	801284e <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	3308      	adds	r3, #8
 80127ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80127ee:	6a3b      	ldr	r3, [r7, #32]
 80127f0:	e853 3f00 	ldrex	r3, [r3]
 80127f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80127f6:	69fb      	ldr	r3, [r7, #28]
 80127f8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80127fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	3308      	adds	r3, #8
 8012804:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012806:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8012808:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801280a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801280c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801280e:	e841 2300 	strex	r3, r2, [r1]
 8012812:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012816:	2b00      	cmp	r3, #0
 8012818:	d1e5      	bne.n	80127e6 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	681b      	ldr	r3, [r3, #0]
 801281e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	e853 3f00 	ldrex	r3, [r3]
 8012826:	60bb      	str	r3, [r7, #8]
   return(result);
 8012828:	68bb      	ldr	r3, [r7, #8]
 801282a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801282e:	633b      	str	r3, [r7, #48]	@ 0x30
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	681b      	ldr	r3, [r3, #0]
 8012834:	461a      	mov	r2, r3
 8012836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012838:	61bb      	str	r3, [r7, #24]
 801283a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801283c:	6979      	ldr	r1, [r7, #20]
 801283e:	69ba      	ldr	r2, [r7, #24]
 8012840:	e841 2300 	strex	r3, r2, [r1]
 8012844:	613b      	str	r3, [r7, #16]
   return(result);
 8012846:	693b      	ldr	r3, [r7, #16]
 8012848:	2b00      	cmp	r3, #0
 801284a:	d1e6      	bne.n	801281a <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 801284c:	e026      	b.n	801289c <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	681b      	ldr	r3, [r3, #0]
 8012852:	69db      	ldr	r3, [r3, #28]
 8012854:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012858:	2b00      	cmp	r3, #0
 801285a:	d018      	beq.n	801288e <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012860:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8012862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012864:	881b      	ldrh	r3, [r3, #0]
 8012866:	461a      	mov	r2, r3
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	681b      	ldr	r3, [r3, #0]
 801286c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8012870:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012876:	1c9a      	adds	r2, r3, #2
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8012882:	b29b      	uxth	r3, r3
 8012884:	3b01      	subs	r3, #1
 8012886:	b29a      	uxth	r2, r3
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801288e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8012890:	3b01      	subs	r3, #1
 8012892:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8012894:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8012896:	2b00      	cmp	r3, #0
 8012898:	d19f      	bne.n	80127da <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 801289a:	e7ff      	b.n	801289c <UART_TxISR_16BIT_FIFOEN+0xde>
 801289c:	bf00      	nop
 801289e:	3744      	adds	r7, #68	@ 0x44
 80128a0:	46bd      	mov	sp, r7
 80128a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128a6:	4770      	bx	lr

080128a8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80128a8:	b580      	push	{r7, lr}
 80128aa:	b088      	sub	sp, #32
 80128ac:	af00      	add	r7, sp, #0
 80128ae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80128b6:	68fb      	ldr	r3, [r7, #12]
 80128b8:	e853 3f00 	ldrex	r3, [r3]
 80128bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80128be:	68bb      	ldr	r3, [r7, #8]
 80128c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80128c4:	61fb      	str	r3, [r7, #28]
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	681b      	ldr	r3, [r3, #0]
 80128ca:	461a      	mov	r2, r3
 80128cc:	69fb      	ldr	r3, [r7, #28]
 80128ce:	61bb      	str	r3, [r7, #24]
 80128d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80128d2:	6979      	ldr	r1, [r7, #20]
 80128d4:	69ba      	ldr	r2, [r7, #24]
 80128d6:	e841 2300 	strex	r3, r2, [r1]
 80128da:	613b      	str	r3, [r7, #16]
   return(result);
 80128dc:	693b      	ldr	r3, [r7, #16]
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d1e6      	bne.n	80128b0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	2220      	movs	r2, #32
 80128e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	2200      	movs	r2, #0
 80128ee:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80128f0:	6878      	ldr	r0, [r7, #4]
 80128f2:	f7f2 fb8b 	bl	800500c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80128f6:	bf00      	nop
 80128f8:	3720      	adds	r7, #32
 80128fa:	46bd      	mov	sp, r7
 80128fc:	bd80      	pop	{r7, pc}
	...

08012900 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8012900:	b580      	push	{r7, lr}
 8012902:	b09c      	sub	sp, #112	@ 0x70
 8012904:	af00      	add	r7, sp, #0
 8012906:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801290e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012918:	2b22      	cmp	r3, #34	@ 0x22
 801291a:	f040 80be 	bne.w	8012a9a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	681b      	ldr	r3, [r3, #0]
 8012922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012924:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8012928:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 801292c:	b2d9      	uxtb	r1, r3
 801292e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8012932:	b2da      	uxtb	r2, r3
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012938:	400a      	ands	r2, r1
 801293a:	b2d2      	uxtb	r2, r2
 801293c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012942:	1c5a      	adds	r2, r3, #1
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801294e:	b29b      	uxth	r3, r3
 8012950:	3b01      	subs	r3, #1
 8012952:	b29a      	uxth	r2, r3
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012960:	b29b      	uxth	r3, r3
 8012962:	2b00      	cmp	r3, #0
 8012964:	f040 80a1 	bne.w	8012aaa <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	681b      	ldr	r3, [r3, #0]
 801296c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801296e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012970:	e853 3f00 	ldrex	r3, [r3]
 8012974:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8012976:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012978:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801297c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	461a      	mov	r2, r3
 8012984:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012986:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012988:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801298a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801298c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801298e:	e841 2300 	strex	r3, r2, [r1]
 8012992:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8012994:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012996:	2b00      	cmp	r3, #0
 8012998:	d1e6      	bne.n	8012968 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	681b      	ldr	r3, [r3, #0]
 801299e:	3308      	adds	r3, #8
 80129a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80129a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129a4:	e853 3f00 	ldrex	r3, [r3]
 80129a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80129aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129ac:	f023 0301 	bic.w	r3, r3, #1
 80129b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	3308      	adds	r3, #8
 80129b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80129ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80129bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80129be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80129c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80129c2:	e841 2300 	strex	r3, r2, [r1]
 80129c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80129c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80129ca:	2b00      	cmp	r3, #0
 80129cc:	d1e5      	bne.n	801299a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	2220      	movs	r2, #32
 80129d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	2200      	movs	r2, #0
 80129da:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	2200      	movs	r2, #0
 80129e0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	681b      	ldr	r3, [r3, #0]
 80129e6:	4a33      	ldr	r2, [pc, #204]	@ (8012ab4 <UART_RxISR_8BIT+0x1b4>)
 80129e8:	4293      	cmp	r3, r2
 80129ea:	d01f      	beq.n	8012a2c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	681b      	ldr	r3, [r3, #0]
 80129f0:	685b      	ldr	r3, [r3, #4]
 80129f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80129f6:	2b00      	cmp	r3, #0
 80129f8:	d018      	beq.n	8012a2c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a02:	e853 3f00 	ldrex	r3, [r3]
 8012a06:	623b      	str	r3, [r7, #32]
   return(result);
 8012a08:	6a3b      	ldr	r3, [r7, #32]
 8012a0a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8012a0e:	663b      	str	r3, [r7, #96]	@ 0x60
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	681b      	ldr	r3, [r3, #0]
 8012a14:	461a      	mov	r2, r3
 8012a16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012a18:	633b      	str	r3, [r7, #48]	@ 0x30
 8012a1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012a1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012a20:	e841 2300 	strex	r3, r2, [r1]
 8012a24:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	d1e6      	bne.n	80129fa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012a30:	2b01      	cmp	r3, #1
 8012a32:	d12e      	bne.n	8012a92 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	2200      	movs	r2, #0
 8012a38:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	681b      	ldr	r3, [r3, #0]
 8012a3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a40:	693b      	ldr	r3, [r7, #16]
 8012a42:	e853 3f00 	ldrex	r3, [r3]
 8012a46:	60fb      	str	r3, [r7, #12]
   return(result);
 8012a48:	68fb      	ldr	r3, [r7, #12]
 8012a4a:	f023 0310 	bic.w	r3, r3, #16
 8012a4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	681b      	ldr	r3, [r3, #0]
 8012a54:	461a      	mov	r2, r3
 8012a56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012a58:	61fb      	str	r3, [r7, #28]
 8012a5a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a5c:	69b9      	ldr	r1, [r7, #24]
 8012a5e:	69fa      	ldr	r2, [r7, #28]
 8012a60:	e841 2300 	strex	r3, r2, [r1]
 8012a64:	617b      	str	r3, [r7, #20]
   return(result);
 8012a66:	697b      	ldr	r3, [r7, #20]
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	d1e6      	bne.n	8012a3a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	681b      	ldr	r3, [r3, #0]
 8012a70:	69db      	ldr	r3, [r3, #28]
 8012a72:	f003 0310 	and.w	r3, r3, #16
 8012a76:	2b10      	cmp	r3, #16
 8012a78:	d103      	bne.n	8012a82 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	681b      	ldr	r3, [r3, #0]
 8012a7e:	2210      	movs	r2, #16
 8012a80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8012a88:	4619      	mov	r1, r3
 8012a8a:	6878      	ldr	r0, [r7, #4]
 8012a8c:	f7fe fca2 	bl	80113d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8012a90:	e00b      	b.n	8012aaa <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8012a92:	6878      	ldr	r0, [r7, #4]
 8012a94:	f7f2 faa8 	bl	8004fe8 <HAL_UART_RxCpltCallback>
}
 8012a98:	e007      	b.n	8012aaa <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	699a      	ldr	r2, [r3, #24]
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	681b      	ldr	r3, [r3, #0]
 8012aa4:	f042 0208 	orr.w	r2, r2, #8
 8012aa8:	619a      	str	r2, [r3, #24]
}
 8012aaa:	bf00      	nop
 8012aac:	3770      	adds	r7, #112	@ 0x70
 8012aae:	46bd      	mov	sp, r7
 8012ab0:	bd80      	pop	{r7, pc}
 8012ab2:	bf00      	nop
 8012ab4:	58000c00 	.word	0x58000c00

08012ab8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8012ab8:	b580      	push	{r7, lr}
 8012aba:	b09c      	sub	sp, #112	@ 0x70
 8012abc:	af00      	add	r7, sp, #0
 8012abe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8012ac6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012ad0:	2b22      	cmp	r3, #34	@ 0x22
 8012ad2:	f040 80be 	bne.w	8012c52 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	681b      	ldr	r3, [r3, #0]
 8012ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012adc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012ae4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8012ae6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8012aea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8012aee:	4013      	ands	r3, r2
 8012af0:	b29a      	uxth	r2, r3
 8012af2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012af4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012afa:	1c9a      	adds	r2, r3, #2
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012b06:	b29b      	uxth	r3, r3
 8012b08:	3b01      	subs	r3, #1
 8012b0a:	b29a      	uxth	r2, r3
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012b18:	b29b      	uxth	r3, r3
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	f040 80a1 	bne.w	8012c62 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012b26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012b28:	e853 3f00 	ldrex	r3, [r3]
 8012b2c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8012b2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012b30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012b34:	667b      	str	r3, [r7, #100]	@ 0x64
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	681b      	ldr	r3, [r3, #0]
 8012b3a:	461a      	mov	r2, r3
 8012b3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012b3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8012b40:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b42:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8012b44:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012b46:	e841 2300 	strex	r3, r2, [r1]
 8012b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8012b4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	d1e6      	bne.n	8012b20 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	681b      	ldr	r3, [r3, #0]
 8012b56:	3308      	adds	r3, #8
 8012b58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012b5c:	e853 3f00 	ldrex	r3, [r3]
 8012b60:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b64:	f023 0301 	bic.w	r3, r3, #1
 8012b68:	663b      	str	r3, [r7, #96]	@ 0x60
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	681b      	ldr	r3, [r3, #0]
 8012b6e:	3308      	adds	r3, #8
 8012b70:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8012b72:	643a      	str	r2, [r7, #64]	@ 0x40
 8012b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012b78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012b7a:	e841 2300 	strex	r3, r2, [r1]
 8012b7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d1e5      	bne.n	8012b52 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	2220      	movs	r2, #32
 8012b8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	2200      	movs	r2, #0
 8012b92:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	2200      	movs	r2, #0
 8012b98:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	4a33      	ldr	r2, [pc, #204]	@ (8012c6c <UART_RxISR_16BIT+0x1b4>)
 8012ba0:	4293      	cmp	r3, r2
 8012ba2:	d01f      	beq.n	8012be4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	681b      	ldr	r3, [r3, #0]
 8012ba8:	685b      	ldr	r3, [r3, #4]
 8012baa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8012bae:	2b00      	cmp	r3, #0
 8012bb0:	d018      	beq.n	8012be4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	681b      	ldr	r3, [r3, #0]
 8012bb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012bb8:	6a3b      	ldr	r3, [r7, #32]
 8012bba:	e853 3f00 	ldrex	r3, [r3]
 8012bbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8012bc0:	69fb      	ldr	r3, [r7, #28]
 8012bc2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8012bc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	681b      	ldr	r3, [r3, #0]
 8012bcc:	461a      	mov	r2, r3
 8012bce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012bd2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012bd4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012bd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012bd8:	e841 2300 	strex	r3, r2, [r1]
 8012bdc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d1e6      	bne.n	8012bb2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012be8:	2b01      	cmp	r3, #1
 8012bea:	d12e      	bne.n	8012c4a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	2200      	movs	r2, #0
 8012bf0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012bf8:	68fb      	ldr	r3, [r7, #12]
 8012bfa:	e853 3f00 	ldrex	r3, [r3]
 8012bfe:	60bb      	str	r3, [r7, #8]
   return(result);
 8012c00:	68bb      	ldr	r3, [r7, #8]
 8012c02:	f023 0310 	bic.w	r3, r3, #16
 8012c06:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	681b      	ldr	r3, [r3, #0]
 8012c0c:	461a      	mov	r2, r3
 8012c0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012c10:	61bb      	str	r3, [r7, #24]
 8012c12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012c14:	6979      	ldr	r1, [r7, #20]
 8012c16:	69ba      	ldr	r2, [r7, #24]
 8012c18:	e841 2300 	strex	r3, r2, [r1]
 8012c1c:	613b      	str	r3, [r7, #16]
   return(result);
 8012c1e:	693b      	ldr	r3, [r7, #16]
 8012c20:	2b00      	cmp	r3, #0
 8012c22:	d1e6      	bne.n	8012bf2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	69db      	ldr	r3, [r3, #28]
 8012c2a:	f003 0310 	and.w	r3, r3, #16
 8012c2e:	2b10      	cmp	r3, #16
 8012c30:	d103      	bne.n	8012c3a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	2210      	movs	r2, #16
 8012c38:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8012c40:	4619      	mov	r1, r3
 8012c42:	6878      	ldr	r0, [r7, #4]
 8012c44:	f7fe fbc6 	bl	80113d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8012c48:	e00b      	b.n	8012c62 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8012c4a:	6878      	ldr	r0, [r7, #4]
 8012c4c:	f7f2 f9cc 	bl	8004fe8 <HAL_UART_RxCpltCallback>
}
 8012c50:	e007      	b.n	8012c62 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	681b      	ldr	r3, [r3, #0]
 8012c56:	699a      	ldr	r2, [r3, #24]
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	681b      	ldr	r3, [r3, #0]
 8012c5c:	f042 0208 	orr.w	r2, r2, #8
 8012c60:	619a      	str	r2, [r3, #24]
}
 8012c62:	bf00      	nop
 8012c64:	3770      	adds	r7, #112	@ 0x70
 8012c66:	46bd      	mov	sp, r7
 8012c68:	bd80      	pop	{r7, pc}
 8012c6a:	bf00      	nop
 8012c6c:	58000c00 	.word	0x58000c00

08012c70 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8012c70:	b580      	push	{r7, lr}
 8012c72:	b0ac      	sub	sp, #176	@ 0xb0
 8012c74:	af00      	add	r7, sp, #0
 8012c76:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8012c7e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	681b      	ldr	r3, [r3, #0]
 8012c86:	69db      	ldr	r3, [r3, #28]
 8012c88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	681b      	ldr	r3, [r3, #0]
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	681b      	ldr	r3, [r3, #0]
 8012c9a:	689b      	ldr	r3, [r3, #8]
 8012c9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012ca6:	2b22      	cmp	r3, #34	@ 0x22
 8012ca8:	f040 8181 	bne.w	8012fae <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8012cb2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8012cb6:	e124      	b.n	8012f02 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	681b      	ldr	r3, [r3, #0]
 8012cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cbe:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8012cc2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8012cc6:	b2d9      	uxtb	r1, r3
 8012cc8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8012ccc:	b2da      	uxtb	r2, r3
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012cd2:	400a      	ands	r2, r1
 8012cd4:	b2d2      	uxtb	r2, r2
 8012cd6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012cdc:	1c5a      	adds	r2, r3, #1
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012ce8:	b29b      	uxth	r3, r3
 8012cea:	3b01      	subs	r3, #1
 8012cec:	b29a      	uxth	r2, r3
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	681b      	ldr	r3, [r3, #0]
 8012cf8:	69db      	ldr	r3, [r3, #28]
 8012cfa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8012cfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012d02:	f003 0307 	and.w	r3, r3, #7
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d053      	beq.n	8012db2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8012d0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012d0e:	f003 0301 	and.w	r3, r3, #1
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d011      	beq.n	8012d3a <UART_RxISR_8BIT_FIFOEN+0xca>
 8012d16:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	d00b      	beq.n	8012d3a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	681b      	ldr	r3, [r3, #0]
 8012d26:	2201      	movs	r2, #1
 8012d28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8012d2a:	687b      	ldr	r3, [r7, #4]
 8012d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012d30:	f043 0201 	orr.w	r2, r3, #1
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012d3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012d3e:	f003 0302 	and.w	r3, r3, #2
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d011      	beq.n	8012d6a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8012d46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012d4a:	f003 0301 	and.w	r3, r3, #1
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d00b      	beq.n	8012d6a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	681b      	ldr	r3, [r3, #0]
 8012d56:	2202      	movs	r2, #2
 8012d58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012d60:	f043 0204 	orr.w	r2, r3, #4
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012d6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012d6e:	f003 0304 	and.w	r3, r3, #4
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	d011      	beq.n	8012d9a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8012d76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012d7a:	f003 0301 	and.w	r3, r3, #1
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d00b      	beq.n	8012d9a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	681b      	ldr	r3, [r3, #0]
 8012d86:	2204      	movs	r2, #4
 8012d88:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012d90:	f043 0202 	orr.w	r2, r3, #2
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	d006      	beq.n	8012db2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8012da4:	6878      	ldr	r0, [r7, #4]
 8012da6:	f7fe fb0b 	bl	80113c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	2200      	movs	r2, #0
 8012dae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012db8:	b29b      	uxth	r3, r3
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	f040 80a1 	bne.w	8012f02 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	681b      	ldr	r3, [r3, #0]
 8012dc4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012dc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012dc8:	e853 3f00 	ldrex	r3, [r3]
 8012dcc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8012dce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012dd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012dd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	681b      	ldr	r3, [r3, #0]
 8012ddc:	461a      	mov	r2, r3
 8012dde:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012de2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012de4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012de6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8012de8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8012dea:	e841 2300 	strex	r3, r2, [r1]
 8012dee:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8012df0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d1e4      	bne.n	8012dc0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	681b      	ldr	r3, [r3, #0]
 8012dfa:	3308      	adds	r3, #8
 8012dfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012dfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012e00:	e853 3f00 	ldrex	r3, [r3]
 8012e04:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8012e06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012e08:	4b6f      	ldr	r3, [pc, #444]	@ (8012fc8 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8012e0a:	4013      	ands	r3, r2
 8012e0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	681b      	ldr	r3, [r3, #0]
 8012e14:	3308      	adds	r3, #8
 8012e16:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8012e1a:	66ba      	str	r2, [r7, #104]	@ 0x68
 8012e1c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e1e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8012e20:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012e22:	e841 2300 	strex	r3, r2, [r1]
 8012e26:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8012e28:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d1e3      	bne.n	8012df6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8012e2e:	687b      	ldr	r3, [r7, #4]
 8012e30:	2220      	movs	r2, #32
 8012e32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	2200      	movs	r2, #0
 8012e3a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	2200      	movs	r2, #0
 8012e40:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	681b      	ldr	r3, [r3, #0]
 8012e46:	4a61      	ldr	r2, [pc, #388]	@ (8012fcc <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8012e48:	4293      	cmp	r3, r2
 8012e4a:	d021      	beq.n	8012e90 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	681b      	ldr	r3, [r3, #0]
 8012e50:	685b      	ldr	r3, [r3, #4]
 8012e52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	d01a      	beq.n	8012e90 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	681b      	ldr	r3, [r3, #0]
 8012e5e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012e62:	e853 3f00 	ldrex	r3, [r3]
 8012e66:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8012e68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012e6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8012e6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	681b      	ldr	r3, [r3, #0]
 8012e76:	461a      	mov	r2, r3
 8012e78:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8012e7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8012e7e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e80:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8012e82:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012e84:	e841 2300 	strex	r3, r2, [r1]
 8012e88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8012e8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d1e4      	bne.n	8012e5a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012e94:	2b01      	cmp	r3, #1
 8012e96:	d130      	bne.n	8012efa <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	2200      	movs	r2, #0
 8012e9c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012ea6:	e853 3f00 	ldrex	r3, [r3]
 8012eaa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012eae:	f023 0310 	bic.w	r3, r3, #16
 8012eb2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	681b      	ldr	r3, [r3, #0]
 8012eba:	461a      	mov	r2, r3
 8012ebc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012ec0:	643b      	str	r3, [r7, #64]	@ 0x40
 8012ec2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ec4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012ec6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012ec8:	e841 2300 	strex	r3, r2, [r1]
 8012ecc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d1e4      	bne.n	8012e9e <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	681b      	ldr	r3, [r3, #0]
 8012ed8:	69db      	ldr	r3, [r3, #28]
 8012eda:	f003 0310 	and.w	r3, r3, #16
 8012ede:	2b10      	cmp	r3, #16
 8012ee0:	d103      	bne.n	8012eea <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	681b      	ldr	r3, [r3, #0]
 8012ee6:	2210      	movs	r2, #16
 8012ee8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8012ef0:	4619      	mov	r1, r3
 8012ef2:	6878      	ldr	r0, [r7, #4]
 8012ef4:	f7fe fa6e 	bl	80113d4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8012ef8:	e00e      	b.n	8012f18 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8012efa:	6878      	ldr	r0, [r7, #4]
 8012efc:	f7f2 f874 	bl	8004fe8 <HAL_UART_RxCpltCallback>
        break;
 8012f00:	e00a      	b.n	8012f18 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8012f02:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d006      	beq.n	8012f18 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8012f0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012f0e:	f003 0320 	and.w	r3, r3, #32
 8012f12:	2b00      	cmp	r3, #0
 8012f14:	f47f aed0 	bne.w	8012cb8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012f1e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8012f22:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d049      	beq.n	8012fbe <UART_RxISR_8BIT_FIFOEN+0x34e>
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8012f30:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8012f34:	429a      	cmp	r2, r3
 8012f36:	d242      	bcs.n	8012fbe <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	681b      	ldr	r3, [r3, #0]
 8012f3c:	3308      	adds	r3, #8
 8012f3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f40:	6a3b      	ldr	r3, [r7, #32]
 8012f42:	e853 3f00 	ldrex	r3, [r3]
 8012f46:	61fb      	str	r3, [r7, #28]
   return(result);
 8012f48:	69fb      	ldr	r3, [r7, #28]
 8012f4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8012f4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	681b      	ldr	r3, [r3, #0]
 8012f56:	3308      	adds	r3, #8
 8012f58:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8012f5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8012f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012f62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012f64:	e841 2300 	strex	r3, r2, [r1]
 8012f68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d1e3      	bne.n	8012f38 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	4a17      	ldr	r2, [pc, #92]	@ (8012fd0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8012f74:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8012f76:	687b      	ldr	r3, [r7, #4]
 8012f78:	681b      	ldr	r3, [r3, #0]
 8012f7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f7c:	68fb      	ldr	r3, [r7, #12]
 8012f7e:	e853 3f00 	ldrex	r3, [r3]
 8012f82:	60bb      	str	r3, [r7, #8]
   return(result);
 8012f84:	68bb      	ldr	r3, [r7, #8]
 8012f86:	f043 0320 	orr.w	r3, r3, #32
 8012f8a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	461a      	mov	r2, r3
 8012f94:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012f98:	61bb      	str	r3, [r7, #24]
 8012f9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f9c:	6979      	ldr	r1, [r7, #20]
 8012f9e:	69ba      	ldr	r2, [r7, #24]
 8012fa0:	e841 2300 	strex	r3, r2, [r1]
 8012fa4:	613b      	str	r3, [r7, #16]
   return(result);
 8012fa6:	693b      	ldr	r3, [r7, #16]
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	d1e4      	bne.n	8012f76 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8012fac:	e007      	b.n	8012fbe <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	681b      	ldr	r3, [r3, #0]
 8012fb2:	699a      	ldr	r2, [r3, #24]
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	681b      	ldr	r3, [r3, #0]
 8012fb8:	f042 0208 	orr.w	r2, r2, #8
 8012fbc:	619a      	str	r2, [r3, #24]
}
 8012fbe:	bf00      	nop
 8012fc0:	37b0      	adds	r7, #176	@ 0xb0
 8012fc2:	46bd      	mov	sp, r7
 8012fc4:	bd80      	pop	{r7, pc}
 8012fc6:	bf00      	nop
 8012fc8:	effffffe 	.word	0xeffffffe
 8012fcc:	58000c00 	.word	0x58000c00
 8012fd0:	08012901 	.word	0x08012901

08012fd4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8012fd4:	b580      	push	{r7, lr}
 8012fd6:	b0ae      	sub	sp, #184	@ 0xb8
 8012fd8:	af00      	add	r7, sp, #0
 8012fda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8012fe2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	681b      	ldr	r3, [r3, #0]
 8012fea:	69db      	ldr	r3, [r3, #28]
 8012fec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8012ff0:	687b      	ldr	r3, [r7, #4]
 8012ff2:	681b      	ldr	r3, [r3, #0]
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	681b      	ldr	r3, [r3, #0]
 8012ffe:	689b      	ldr	r3, [r3, #8]
 8013000:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801300a:	2b22      	cmp	r3, #34	@ 0x22
 801300c:	f040 8185 	bne.w	801331a <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8013016:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801301a:	e128      	b.n	801326e <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	681b      	ldr	r3, [r3, #0]
 8013020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013022:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801302a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 801302e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8013032:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8013036:	4013      	ands	r3, r2
 8013038:	b29a      	uxth	r2, r3
 801303a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801303e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013044:	1c9a      	adds	r2, r3, #2
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013050:	b29b      	uxth	r3, r3
 8013052:	3b01      	subs	r3, #1
 8013054:	b29a      	uxth	r2, r3
 8013056:	687b      	ldr	r3, [r7, #4]
 8013058:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	681b      	ldr	r3, [r3, #0]
 8013060:	69db      	ldr	r3, [r3, #28]
 8013062:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8013066:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801306a:	f003 0307 	and.w	r3, r3, #7
 801306e:	2b00      	cmp	r3, #0
 8013070:	d053      	beq.n	801311a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8013072:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013076:	f003 0301 	and.w	r3, r3, #1
 801307a:	2b00      	cmp	r3, #0
 801307c:	d011      	beq.n	80130a2 <UART_RxISR_16BIT_FIFOEN+0xce>
 801307e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013086:	2b00      	cmp	r3, #0
 8013088:	d00b      	beq.n	80130a2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801308a:	687b      	ldr	r3, [r7, #4]
 801308c:	681b      	ldr	r3, [r3, #0]
 801308e:	2201      	movs	r2, #1
 8013090:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013098:	f043 0201 	orr.w	r2, r3, #1
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80130a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80130a6:	f003 0302 	and.w	r3, r3, #2
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d011      	beq.n	80130d2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80130ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80130b2:	f003 0301 	and.w	r3, r3, #1
 80130b6:	2b00      	cmp	r3, #0
 80130b8:	d00b      	beq.n	80130d2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	681b      	ldr	r3, [r3, #0]
 80130be:	2202      	movs	r2, #2
 80130c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80130c8:	f043 0204 	orr.w	r2, r3, #4
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80130d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80130d6:	f003 0304 	and.w	r3, r3, #4
 80130da:	2b00      	cmp	r3, #0
 80130dc:	d011      	beq.n	8013102 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80130de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80130e2:	f003 0301 	and.w	r3, r3, #1
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	d00b      	beq.n	8013102 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	2204      	movs	r2, #4
 80130f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80130f8:	f043 0202 	orr.w	r2, r3, #2
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013108:	2b00      	cmp	r3, #0
 801310a:	d006      	beq.n	801311a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801310c:	6878      	ldr	r0, [r7, #4]
 801310e:	f7fe f957 	bl	80113c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013112:	687b      	ldr	r3, [r7, #4]
 8013114:	2200      	movs	r2, #0
 8013116:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013120:	b29b      	uxth	r3, r3
 8013122:	2b00      	cmp	r3, #0
 8013124:	f040 80a3 	bne.w	801326e <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	681b      	ldr	r3, [r3, #0]
 801312c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801312e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013130:	e853 3f00 	ldrex	r3, [r3]
 8013134:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8013136:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013138:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801313c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	681b      	ldr	r3, [r3, #0]
 8013144:	461a      	mov	r2, r3
 8013146:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801314a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801314e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013150:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8013152:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013156:	e841 2300 	strex	r3, r2, [r1]
 801315a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 801315c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801315e:	2b00      	cmp	r3, #0
 8013160:	d1e2      	bne.n	8013128 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	3308      	adds	r3, #8
 8013168:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801316a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801316c:	e853 3f00 	ldrex	r3, [r3]
 8013170:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8013172:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8013174:	4b6f      	ldr	r3, [pc, #444]	@ (8013334 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8013176:	4013      	ands	r3, r2
 8013178:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	681b      	ldr	r3, [r3, #0]
 8013180:	3308      	adds	r3, #8
 8013182:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013186:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013188:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801318a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801318c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801318e:	e841 2300 	strex	r3, r2, [r1]
 8013192:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8013194:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013196:	2b00      	cmp	r3, #0
 8013198:	d1e3      	bne.n	8013162 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	2220      	movs	r2, #32
 801319e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	2200      	movs	r2, #0
 80131a6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	2200      	movs	r2, #0
 80131ac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	681b      	ldr	r3, [r3, #0]
 80131b2:	4a61      	ldr	r2, [pc, #388]	@ (8013338 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80131b4:	4293      	cmp	r3, r2
 80131b6:	d021      	beq.n	80131fc <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80131b8:	687b      	ldr	r3, [r7, #4]
 80131ba:	681b      	ldr	r3, [r3, #0]
 80131bc:	685b      	ldr	r3, [r3, #4]
 80131be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	d01a      	beq.n	80131fc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	681b      	ldr	r3, [r3, #0]
 80131ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80131cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80131ce:	e853 3f00 	ldrex	r3, [r3]
 80131d2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80131d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80131d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80131da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	461a      	mov	r2, r3
 80131e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80131e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80131ea:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80131ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80131ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80131f0:	e841 2300 	strex	r3, r2, [r1]
 80131f4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80131f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d1e4      	bne.n	80131c6 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013200:	2b01      	cmp	r3, #1
 8013202:	d130      	bne.n	8013266 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	2200      	movs	r2, #0
 8013208:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801320a:	687b      	ldr	r3, [r7, #4]
 801320c:	681b      	ldr	r3, [r3, #0]
 801320e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013212:	e853 3f00 	ldrex	r3, [r3]
 8013216:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801321a:	f023 0310 	bic.w	r3, r3, #16
 801321e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	681b      	ldr	r3, [r3, #0]
 8013226:	461a      	mov	r2, r3
 8013228:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801322c:	647b      	str	r3, [r7, #68]	@ 0x44
 801322e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013230:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013232:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013234:	e841 2300 	strex	r3, r2, [r1]
 8013238:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801323a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801323c:	2b00      	cmp	r3, #0
 801323e:	d1e4      	bne.n	801320a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	681b      	ldr	r3, [r3, #0]
 8013244:	69db      	ldr	r3, [r3, #28]
 8013246:	f003 0310 	and.w	r3, r3, #16
 801324a:	2b10      	cmp	r3, #16
 801324c:	d103      	bne.n	8013256 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	2210      	movs	r2, #16
 8013254:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801325c:	4619      	mov	r1, r3
 801325e:	6878      	ldr	r0, [r7, #4]
 8013260:	f7fe f8b8 	bl	80113d4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8013264:	e00e      	b.n	8013284 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8013266:	6878      	ldr	r0, [r7, #4]
 8013268:	f7f1 febe 	bl	8004fe8 <HAL_UART_RxCpltCallback>
        break;
 801326c:	e00a      	b.n	8013284 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801326e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8013272:	2b00      	cmp	r3, #0
 8013274:	d006      	beq.n	8013284 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8013276:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801327a:	f003 0320 	and.w	r3, r3, #32
 801327e:	2b00      	cmp	r3, #0
 8013280:	f47f aecc 	bne.w	801301c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801328a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801328e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8013292:	2b00      	cmp	r3, #0
 8013294:	d049      	beq.n	801332a <UART_RxISR_16BIT_FIFOEN+0x356>
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801329c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80132a0:	429a      	cmp	r2, r3
 80132a2:	d242      	bcs.n	801332a <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	681b      	ldr	r3, [r3, #0]
 80132a8:	3308      	adds	r3, #8
 80132aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132ae:	e853 3f00 	ldrex	r3, [r3]
 80132b2:	623b      	str	r3, [r7, #32]
   return(result);
 80132b4:	6a3b      	ldr	r3, [r7, #32]
 80132b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80132ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	3308      	adds	r3, #8
 80132c4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80132c8:	633a      	str	r2, [r7, #48]	@ 0x30
 80132ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80132cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80132ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80132d0:	e841 2300 	strex	r3, r2, [r1]
 80132d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80132d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d1e3      	bne.n	80132a4 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	4a17      	ldr	r2, [pc, #92]	@ (801333c <UART_RxISR_16BIT_FIFOEN+0x368>)
 80132e0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	681b      	ldr	r3, [r3, #0]
 80132e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132e8:	693b      	ldr	r3, [r7, #16]
 80132ea:	e853 3f00 	ldrex	r3, [r3]
 80132ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80132f0:	68fb      	ldr	r3, [r7, #12]
 80132f2:	f043 0320 	orr.w	r3, r3, #32
 80132f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	681b      	ldr	r3, [r3, #0]
 80132fe:	461a      	mov	r2, r3
 8013300:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013304:	61fb      	str	r3, [r7, #28]
 8013306:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013308:	69b9      	ldr	r1, [r7, #24]
 801330a:	69fa      	ldr	r2, [r7, #28]
 801330c:	e841 2300 	strex	r3, r2, [r1]
 8013310:	617b      	str	r3, [r7, #20]
   return(result);
 8013312:	697b      	ldr	r3, [r7, #20]
 8013314:	2b00      	cmp	r3, #0
 8013316:	d1e4      	bne.n	80132e2 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013318:	e007      	b.n	801332a <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801331a:	687b      	ldr	r3, [r7, #4]
 801331c:	681b      	ldr	r3, [r3, #0]
 801331e:	699a      	ldr	r2, [r3, #24]
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	681b      	ldr	r3, [r3, #0]
 8013324:	f042 0208 	orr.w	r2, r2, #8
 8013328:	619a      	str	r2, [r3, #24]
}
 801332a:	bf00      	nop
 801332c:	37b8      	adds	r7, #184	@ 0xb8
 801332e:	46bd      	mov	sp, r7
 8013330:	bd80      	pop	{r7, pc}
 8013332:	bf00      	nop
 8013334:	effffffe 	.word	0xeffffffe
 8013338:	58000c00 	.word	0x58000c00
 801333c:	08012ab9 	.word	0x08012ab9

08013340 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8013340:	b480      	push	{r7}
 8013342:	b083      	sub	sp, #12
 8013344:	af00      	add	r7, sp, #0
 8013346:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8013348:	bf00      	nop
 801334a:	370c      	adds	r7, #12
 801334c:	46bd      	mov	sp, r7
 801334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013352:	4770      	bx	lr

08013354 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8013354:	b480      	push	{r7}
 8013356:	b083      	sub	sp, #12
 8013358:	af00      	add	r7, sp, #0
 801335a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801335c:	bf00      	nop
 801335e:	370c      	adds	r7, #12
 8013360:	46bd      	mov	sp, r7
 8013362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013366:	4770      	bx	lr

08013368 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8013368:	b480      	push	{r7}
 801336a:	b083      	sub	sp, #12
 801336c:	af00      	add	r7, sp, #0
 801336e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8013370:	bf00      	nop
 8013372:	370c      	adds	r7, #12
 8013374:	46bd      	mov	sp, r7
 8013376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801337a:	4770      	bx	lr

0801337c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801337c:	b480      	push	{r7}
 801337e:	b085      	sub	sp, #20
 8013380:	af00      	add	r7, sp, #0
 8013382:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801338a:	2b01      	cmp	r3, #1
 801338c:	d101      	bne.n	8013392 <HAL_UARTEx_DisableFifoMode+0x16>
 801338e:	2302      	movs	r3, #2
 8013390:	e027      	b.n	80133e2 <HAL_UARTEx_DisableFifoMode+0x66>
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	2201      	movs	r2, #1
 8013396:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	2224      	movs	r2, #36	@ 0x24
 801339e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	681b      	ldr	r3, [r3, #0]
 80133a6:	681b      	ldr	r3, [r3, #0]
 80133a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	681b      	ldr	r3, [r3, #0]
 80133ae:	681a      	ldr	r2, [r3, #0]
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	681b      	ldr	r3, [r3, #0]
 80133b4:	f022 0201 	bic.w	r2, r2, #1
 80133b8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80133ba:	68fb      	ldr	r3, [r7, #12]
 80133bc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80133c0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	2200      	movs	r2, #0
 80133c6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	681b      	ldr	r3, [r3, #0]
 80133cc:	68fa      	ldr	r2, [r7, #12]
 80133ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80133d0:	687b      	ldr	r3, [r7, #4]
 80133d2:	2220      	movs	r2, #32
 80133d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80133d8:	687b      	ldr	r3, [r7, #4]
 80133da:	2200      	movs	r2, #0
 80133dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80133e0:	2300      	movs	r3, #0
}
 80133e2:	4618      	mov	r0, r3
 80133e4:	3714      	adds	r7, #20
 80133e6:	46bd      	mov	sp, r7
 80133e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ec:	4770      	bx	lr

080133ee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80133ee:	b580      	push	{r7, lr}
 80133f0:	b084      	sub	sp, #16
 80133f2:	af00      	add	r7, sp, #0
 80133f4:	6078      	str	r0, [r7, #4]
 80133f6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80133fe:	2b01      	cmp	r3, #1
 8013400:	d101      	bne.n	8013406 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8013402:	2302      	movs	r3, #2
 8013404:	e02d      	b.n	8013462 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	2201      	movs	r2, #1
 801340a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	2224      	movs	r2, #36	@ 0x24
 8013412:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	681b      	ldr	r3, [r3, #0]
 801341a:	681b      	ldr	r3, [r3, #0]
 801341c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	681b      	ldr	r3, [r3, #0]
 8013422:	681a      	ldr	r2, [r3, #0]
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	681b      	ldr	r3, [r3, #0]
 8013428:	f022 0201 	bic.w	r2, r2, #1
 801342c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801342e:	687b      	ldr	r3, [r7, #4]
 8013430:	681b      	ldr	r3, [r3, #0]
 8013432:	689b      	ldr	r3, [r3, #8]
 8013434:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	681b      	ldr	r3, [r3, #0]
 801343c:	683a      	ldr	r2, [r7, #0]
 801343e:	430a      	orrs	r2, r1
 8013440:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8013442:	6878      	ldr	r0, [r7, #4]
 8013444:	f000 f850 	bl	80134e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	681b      	ldr	r3, [r3, #0]
 801344c:	68fa      	ldr	r2, [r7, #12]
 801344e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	2220      	movs	r2, #32
 8013454:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	2200      	movs	r2, #0
 801345c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8013460:	2300      	movs	r3, #0
}
 8013462:	4618      	mov	r0, r3
 8013464:	3710      	adds	r7, #16
 8013466:	46bd      	mov	sp, r7
 8013468:	bd80      	pop	{r7, pc}

0801346a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801346a:	b580      	push	{r7, lr}
 801346c:	b084      	sub	sp, #16
 801346e:	af00      	add	r7, sp, #0
 8013470:	6078      	str	r0, [r7, #4]
 8013472:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801347a:	2b01      	cmp	r3, #1
 801347c:	d101      	bne.n	8013482 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801347e:	2302      	movs	r3, #2
 8013480:	e02d      	b.n	80134de <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	2201      	movs	r2, #1
 8013486:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	2224      	movs	r2, #36	@ 0x24
 801348e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8013492:	687b      	ldr	r3, [r7, #4]
 8013494:	681b      	ldr	r3, [r3, #0]
 8013496:	681b      	ldr	r3, [r3, #0]
 8013498:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	681b      	ldr	r3, [r3, #0]
 801349e:	681a      	ldr	r2, [r3, #0]
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	681b      	ldr	r3, [r3, #0]
 80134a4:	f022 0201 	bic.w	r2, r2, #1
 80134a8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80134aa:	687b      	ldr	r3, [r7, #4]
 80134ac:	681b      	ldr	r3, [r3, #0]
 80134ae:	689b      	ldr	r3, [r3, #8]
 80134b0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	681b      	ldr	r3, [r3, #0]
 80134b8:	683a      	ldr	r2, [r7, #0]
 80134ba:	430a      	orrs	r2, r1
 80134bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80134be:	6878      	ldr	r0, [r7, #4]
 80134c0:	f000 f812 	bl	80134e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	681b      	ldr	r3, [r3, #0]
 80134c8:	68fa      	ldr	r2, [r7, #12]
 80134ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	2220      	movs	r2, #32
 80134d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	2200      	movs	r2, #0
 80134d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80134dc:	2300      	movs	r3, #0
}
 80134de:	4618      	mov	r0, r3
 80134e0:	3710      	adds	r7, #16
 80134e2:	46bd      	mov	sp, r7
 80134e4:	bd80      	pop	{r7, pc}
	...

080134e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80134e8:	b480      	push	{r7}
 80134ea:	b085      	sub	sp, #20
 80134ec:	af00      	add	r7, sp, #0
 80134ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	d108      	bne.n	801350a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	2201      	movs	r2, #1
 80134fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	2201      	movs	r2, #1
 8013504:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8013508:	e031      	b.n	801356e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801350a:	2310      	movs	r3, #16
 801350c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801350e:	2310      	movs	r3, #16
 8013510:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	681b      	ldr	r3, [r3, #0]
 8013516:	689b      	ldr	r3, [r3, #8]
 8013518:	0e5b      	lsrs	r3, r3, #25
 801351a:	b2db      	uxtb	r3, r3
 801351c:	f003 0307 	and.w	r3, r3, #7
 8013520:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	681b      	ldr	r3, [r3, #0]
 8013526:	689b      	ldr	r3, [r3, #8]
 8013528:	0f5b      	lsrs	r3, r3, #29
 801352a:	b2db      	uxtb	r3, r3
 801352c:	f003 0307 	and.w	r3, r3, #7
 8013530:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8013532:	7bbb      	ldrb	r3, [r7, #14]
 8013534:	7b3a      	ldrb	r2, [r7, #12]
 8013536:	4911      	ldr	r1, [pc, #68]	@ (801357c <UARTEx_SetNbDataToProcess+0x94>)
 8013538:	5c8a      	ldrb	r2, [r1, r2]
 801353a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801353e:	7b3a      	ldrb	r2, [r7, #12]
 8013540:	490f      	ldr	r1, [pc, #60]	@ (8013580 <UARTEx_SetNbDataToProcess+0x98>)
 8013542:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8013544:	fb93 f3f2 	sdiv	r3, r3, r2
 8013548:	b29a      	uxth	r2, r3
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8013550:	7bfb      	ldrb	r3, [r7, #15]
 8013552:	7b7a      	ldrb	r2, [r7, #13]
 8013554:	4909      	ldr	r1, [pc, #36]	@ (801357c <UARTEx_SetNbDataToProcess+0x94>)
 8013556:	5c8a      	ldrb	r2, [r1, r2]
 8013558:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801355c:	7b7a      	ldrb	r2, [r7, #13]
 801355e:	4908      	ldr	r1, [pc, #32]	@ (8013580 <UARTEx_SetNbDataToProcess+0x98>)
 8013560:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8013562:	fb93 f3f2 	sdiv	r3, r3, r2
 8013566:	b29a      	uxth	r2, r3
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801356e:	bf00      	nop
 8013570:	3714      	adds	r7, #20
 8013572:	46bd      	mov	sp, r7
 8013574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013578:	4770      	bx	lr
 801357a:	bf00      	nop
 801357c:	080173a4 	.word	0x080173a4
 8013580:	080173ac 	.word	0x080173ac

08013584 <malloc>:
 8013584:	4b02      	ldr	r3, [pc, #8]	@ (8013590 <malloc+0xc>)
 8013586:	4601      	mov	r1, r0
 8013588:	6818      	ldr	r0, [r3, #0]
 801358a:	f000 b82d 	b.w	80135e8 <_malloc_r>
 801358e:	bf00      	nop
 8013590:	240001c8 	.word	0x240001c8

08013594 <free>:
 8013594:	4b02      	ldr	r3, [pc, #8]	@ (80135a0 <free+0xc>)
 8013596:	4601      	mov	r1, r0
 8013598:	6818      	ldr	r0, [r3, #0]
 801359a:	f001 be67 	b.w	801526c <_free_r>
 801359e:	bf00      	nop
 80135a0:	240001c8 	.word	0x240001c8

080135a4 <sbrk_aligned>:
 80135a4:	b570      	push	{r4, r5, r6, lr}
 80135a6:	4e0f      	ldr	r6, [pc, #60]	@ (80135e4 <sbrk_aligned+0x40>)
 80135a8:	460c      	mov	r4, r1
 80135aa:	6831      	ldr	r1, [r6, #0]
 80135ac:	4605      	mov	r5, r0
 80135ae:	b911      	cbnz	r1, 80135b6 <sbrk_aligned+0x12>
 80135b0:	f001 f816 	bl	80145e0 <_sbrk_r>
 80135b4:	6030      	str	r0, [r6, #0]
 80135b6:	4621      	mov	r1, r4
 80135b8:	4628      	mov	r0, r5
 80135ba:	f001 f811 	bl	80145e0 <_sbrk_r>
 80135be:	1c43      	adds	r3, r0, #1
 80135c0:	d103      	bne.n	80135ca <sbrk_aligned+0x26>
 80135c2:	f04f 34ff 	mov.w	r4, #4294967295
 80135c6:	4620      	mov	r0, r4
 80135c8:	bd70      	pop	{r4, r5, r6, pc}
 80135ca:	1cc4      	adds	r4, r0, #3
 80135cc:	f024 0403 	bic.w	r4, r4, #3
 80135d0:	42a0      	cmp	r0, r4
 80135d2:	d0f8      	beq.n	80135c6 <sbrk_aligned+0x22>
 80135d4:	1a21      	subs	r1, r4, r0
 80135d6:	4628      	mov	r0, r5
 80135d8:	f001 f802 	bl	80145e0 <_sbrk_r>
 80135dc:	3001      	adds	r0, #1
 80135de:	d1f2      	bne.n	80135c6 <sbrk_aligned+0x22>
 80135e0:	e7ef      	b.n	80135c2 <sbrk_aligned+0x1e>
 80135e2:	bf00      	nop
 80135e4:	24006640 	.word	0x24006640

080135e8 <_malloc_r>:
 80135e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135ec:	1ccd      	adds	r5, r1, #3
 80135ee:	f025 0503 	bic.w	r5, r5, #3
 80135f2:	3508      	adds	r5, #8
 80135f4:	2d0c      	cmp	r5, #12
 80135f6:	bf38      	it	cc
 80135f8:	250c      	movcc	r5, #12
 80135fa:	2d00      	cmp	r5, #0
 80135fc:	4606      	mov	r6, r0
 80135fe:	db01      	blt.n	8013604 <_malloc_r+0x1c>
 8013600:	42a9      	cmp	r1, r5
 8013602:	d904      	bls.n	801360e <_malloc_r+0x26>
 8013604:	230c      	movs	r3, #12
 8013606:	6033      	str	r3, [r6, #0]
 8013608:	2000      	movs	r0, #0
 801360a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801360e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80136e4 <_malloc_r+0xfc>
 8013612:	f000 f869 	bl	80136e8 <__malloc_lock>
 8013616:	f8d8 3000 	ldr.w	r3, [r8]
 801361a:	461c      	mov	r4, r3
 801361c:	bb44      	cbnz	r4, 8013670 <_malloc_r+0x88>
 801361e:	4629      	mov	r1, r5
 8013620:	4630      	mov	r0, r6
 8013622:	f7ff ffbf 	bl	80135a4 <sbrk_aligned>
 8013626:	1c43      	adds	r3, r0, #1
 8013628:	4604      	mov	r4, r0
 801362a:	d158      	bne.n	80136de <_malloc_r+0xf6>
 801362c:	f8d8 4000 	ldr.w	r4, [r8]
 8013630:	4627      	mov	r7, r4
 8013632:	2f00      	cmp	r7, #0
 8013634:	d143      	bne.n	80136be <_malloc_r+0xd6>
 8013636:	2c00      	cmp	r4, #0
 8013638:	d04b      	beq.n	80136d2 <_malloc_r+0xea>
 801363a:	6823      	ldr	r3, [r4, #0]
 801363c:	4639      	mov	r1, r7
 801363e:	4630      	mov	r0, r6
 8013640:	eb04 0903 	add.w	r9, r4, r3
 8013644:	f000 ffcc 	bl	80145e0 <_sbrk_r>
 8013648:	4581      	cmp	r9, r0
 801364a:	d142      	bne.n	80136d2 <_malloc_r+0xea>
 801364c:	6821      	ldr	r1, [r4, #0]
 801364e:	1a6d      	subs	r5, r5, r1
 8013650:	4629      	mov	r1, r5
 8013652:	4630      	mov	r0, r6
 8013654:	f7ff ffa6 	bl	80135a4 <sbrk_aligned>
 8013658:	3001      	adds	r0, #1
 801365a:	d03a      	beq.n	80136d2 <_malloc_r+0xea>
 801365c:	6823      	ldr	r3, [r4, #0]
 801365e:	442b      	add	r3, r5
 8013660:	6023      	str	r3, [r4, #0]
 8013662:	f8d8 3000 	ldr.w	r3, [r8]
 8013666:	685a      	ldr	r2, [r3, #4]
 8013668:	bb62      	cbnz	r2, 80136c4 <_malloc_r+0xdc>
 801366a:	f8c8 7000 	str.w	r7, [r8]
 801366e:	e00f      	b.n	8013690 <_malloc_r+0xa8>
 8013670:	6822      	ldr	r2, [r4, #0]
 8013672:	1b52      	subs	r2, r2, r5
 8013674:	d420      	bmi.n	80136b8 <_malloc_r+0xd0>
 8013676:	2a0b      	cmp	r2, #11
 8013678:	d917      	bls.n	80136aa <_malloc_r+0xc2>
 801367a:	1961      	adds	r1, r4, r5
 801367c:	42a3      	cmp	r3, r4
 801367e:	6025      	str	r5, [r4, #0]
 8013680:	bf18      	it	ne
 8013682:	6059      	strne	r1, [r3, #4]
 8013684:	6863      	ldr	r3, [r4, #4]
 8013686:	bf08      	it	eq
 8013688:	f8c8 1000 	streq.w	r1, [r8]
 801368c:	5162      	str	r2, [r4, r5]
 801368e:	604b      	str	r3, [r1, #4]
 8013690:	4630      	mov	r0, r6
 8013692:	f000 f82f 	bl	80136f4 <__malloc_unlock>
 8013696:	f104 000b 	add.w	r0, r4, #11
 801369a:	1d23      	adds	r3, r4, #4
 801369c:	f020 0007 	bic.w	r0, r0, #7
 80136a0:	1ac2      	subs	r2, r0, r3
 80136a2:	bf1c      	itt	ne
 80136a4:	1a1b      	subne	r3, r3, r0
 80136a6:	50a3      	strne	r3, [r4, r2]
 80136a8:	e7af      	b.n	801360a <_malloc_r+0x22>
 80136aa:	6862      	ldr	r2, [r4, #4]
 80136ac:	42a3      	cmp	r3, r4
 80136ae:	bf0c      	ite	eq
 80136b0:	f8c8 2000 	streq.w	r2, [r8]
 80136b4:	605a      	strne	r2, [r3, #4]
 80136b6:	e7eb      	b.n	8013690 <_malloc_r+0xa8>
 80136b8:	4623      	mov	r3, r4
 80136ba:	6864      	ldr	r4, [r4, #4]
 80136bc:	e7ae      	b.n	801361c <_malloc_r+0x34>
 80136be:	463c      	mov	r4, r7
 80136c0:	687f      	ldr	r7, [r7, #4]
 80136c2:	e7b6      	b.n	8013632 <_malloc_r+0x4a>
 80136c4:	461a      	mov	r2, r3
 80136c6:	685b      	ldr	r3, [r3, #4]
 80136c8:	42a3      	cmp	r3, r4
 80136ca:	d1fb      	bne.n	80136c4 <_malloc_r+0xdc>
 80136cc:	2300      	movs	r3, #0
 80136ce:	6053      	str	r3, [r2, #4]
 80136d0:	e7de      	b.n	8013690 <_malloc_r+0xa8>
 80136d2:	230c      	movs	r3, #12
 80136d4:	6033      	str	r3, [r6, #0]
 80136d6:	4630      	mov	r0, r6
 80136d8:	f000 f80c 	bl	80136f4 <__malloc_unlock>
 80136dc:	e794      	b.n	8013608 <_malloc_r+0x20>
 80136de:	6005      	str	r5, [r0, #0]
 80136e0:	e7d6      	b.n	8013690 <_malloc_r+0xa8>
 80136e2:	bf00      	nop
 80136e4:	24006644 	.word	0x24006644

080136e8 <__malloc_lock>:
 80136e8:	4801      	ldr	r0, [pc, #4]	@ (80136f0 <__malloc_lock+0x8>)
 80136ea:	f000 bfc6 	b.w	801467a <__retarget_lock_acquire_recursive>
 80136ee:	bf00      	nop
 80136f0:	24006788 	.word	0x24006788

080136f4 <__malloc_unlock>:
 80136f4:	4801      	ldr	r0, [pc, #4]	@ (80136fc <__malloc_unlock+0x8>)
 80136f6:	f000 bfc1 	b.w	801467c <__retarget_lock_release_recursive>
 80136fa:	bf00      	nop
 80136fc:	24006788 	.word	0x24006788

08013700 <realloc>:
 8013700:	4b02      	ldr	r3, [pc, #8]	@ (801370c <realloc+0xc>)
 8013702:	460a      	mov	r2, r1
 8013704:	4601      	mov	r1, r0
 8013706:	6818      	ldr	r0, [r3, #0]
 8013708:	f000 b802 	b.w	8013710 <_realloc_r>
 801370c:	240001c8 	.word	0x240001c8

08013710 <_realloc_r>:
 8013710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013714:	4607      	mov	r7, r0
 8013716:	4614      	mov	r4, r2
 8013718:	460d      	mov	r5, r1
 801371a:	b921      	cbnz	r1, 8013726 <_realloc_r+0x16>
 801371c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013720:	4611      	mov	r1, r2
 8013722:	f7ff bf61 	b.w	80135e8 <_malloc_r>
 8013726:	b92a      	cbnz	r2, 8013734 <_realloc_r+0x24>
 8013728:	f001 fda0 	bl	801526c <_free_r>
 801372c:	4625      	mov	r5, r4
 801372e:	4628      	mov	r0, r5
 8013730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013734:	f002 f970 	bl	8015a18 <_malloc_usable_size_r>
 8013738:	4284      	cmp	r4, r0
 801373a:	4606      	mov	r6, r0
 801373c:	d802      	bhi.n	8013744 <_realloc_r+0x34>
 801373e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013742:	d8f4      	bhi.n	801372e <_realloc_r+0x1e>
 8013744:	4621      	mov	r1, r4
 8013746:	4638      	mov	r0, r7
 8013748:	f7ff ff4e 	bl	80135e8 <_malloc_r>
 801374c:	4680      	mov	r8, r0
 801374e:	b908      	cbnz	r0, 8013754 <_realloc_r+0x44>
 8013750:	4645      	mov	r5, r8
 8013752:	e7ec      	b.n	801372e <_realloc_r+0x1e>
 8013754:	42b4      	cmp	r4, r6
 8013756:	4622      	mov	r2, r4
 8013758:	4629      	mov	r1, r5
 801375a:	bf28      	it	cs
 801375c:	4632      	movcs	r2, r6
 801375e:	f000 ff8e 	bl	801467e <memcpy>
 8013762:	4629      	mov	r1, r5
 8013764:	4638      	mov	r0, r7
 8013766:	f001 fd81 	bl	801526c <_free_r>
 801376a:	e7f1      	b.n	8013750 <_realloc_r+0x40>

0801376c <__cvt>:
 801376c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801376e:	ed2d 8b02 	vpush	{d8}
 8013772:	eeb0 8b40 	vmov.f64	d8, d0
 8013776:	b085      	sub	sp, #20
 8013778:	4617      	mov	r7, r2
 801377a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801377c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801377e:	ee18 2a90 	vmov	r2, s17
 8013782:	f025 0520 	bic.w	r5, r5, #32
 8013786:	2a00      	cmp	r2, #0
 8013788:	bfb6      	itet	lt
 801378a:	222d      	movlt	r2, #45	@ 0x2d
 801378c:	2200      	movge	r2, #0
 801378e:	eeb1 8b40 	vneglt.f64	d8, d0
 8013792:	2d46      	cmp	r5, #70	@ 0x46
 8013794:	460c      	mov	r4, r1
 8013796:	701a      	strb	r2, [r3, #0]
 8013798:	d004      	beq.n	80137a4 <__cvt+0x38>
 801379a:	2d45      	cmp	r5, #69	@ 0x45
 801379c:	d100      	bne.n	80137a0 <__cvt+0x34>
 801379e:	3401      	adds	r4, #1
 80137a0:	2102      	movs	r1, #2
 80137a2:	e000      	b.n	80137a6 <__cvt+0x3a>
 80137a4:	2103      	movs	r1, #3
 80137a6:	ab03      	add	r3, sp, #12
 80137a8:	9301      	str	r3, [sp, #4]
 80137aa:	ab02      	add	r3, sp, #8
 80137ac:	9300      	str	r3, [sp, #0]
 80137ae:	4622      	mov	r2, r4
 80137b0:	4633      	mov	r3, r6
 80137b2:	eeb0 0b48 	vmov.f64	d0, d8
 80137b6:	f000 fffb 	bl	80147b0 <_dtoa_r>
 80137ba:	2d47      	cmp	r5, #71	@ 0x47
 80137bc:	d114      	bne.n	80137e8 <__cvt+0x7c>
 80137be:	07fb      	lsls	r3, r7, #31
 80137c0:	d50a      	bpl.n	80137d8 <__cvt+0x6c>
 80137c2:	1902      	adds	r2, r0, r4
 80137c4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80137c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137cc:	bf08      	it	eq
 80137ce:	9203      	streq	r2, [sp, #12]
 80137d0:	2130      	movs	r1, #48	@ 0x30
 80137d2:	9b03      	ldr	r3, [sp, #12]
 80137d4:	4293      	cmp	r3, r2
 80137d6:	d319      	bcc.n	801380c <__cvt+0xa0>
 80137d8:	9b03      	ldr	r3, [sp, #12]
 80137da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80137dc:	1a1b      	subs	r3, r3, r0
 80137de:	6013      	str	r3, [r2, #0]
 80137e0:	b005      	add	sp, #20
 80137e2:	ecbd 8b02 	vpop	{d8}
 80137e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80137e8:	2d46      	cmp	r5, #70	@ 0x46
 80137ea:	eb00 0204 	add.w	r2, r0, r4
 80137ee:	d1e9      	bne.n	80137c4 <__cvt+0x58>
 80137f0:	7803      	ldrb	r3, [r0, #0]
 80137f2:	2b30      	cmp	r3, #48	@ 0x30
 80137f4:	d107      	bne.n	8013806 <__cvt+0x9a>
 80137f6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80137fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137fe:	bf1c      	itt	ne
 8013800:	f1c4 0401 	rsbne	r4, r4, #1
 8013804:	6034      	strne	r4, [r6, #0]
 8013806:	6833      	ldr	r3, [r6, #0]
 8013808:	441a      	add	r2, r3
 801380a:	e7db      	b.n	80137c4 <__cvt+0x58>
 801380c:	1c5c      	adds	r4, r3, #1
 801380e:	9403      	str	r4, [sp, #12]
 8013810:	7019      	strb	r1, [r3, #0]
 8013812:	e7de      	b.n	80137d2 <__cvt+0x66>

08013814 <__exponent>:
 8013814:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013816:	2900      	cmp	r1, #0
 8013818:	bfba      	itte	lt
 801381a:	4249      	neglt	r1, r1
 801381c:	232d      	movlt	r3, #45	@ 0x2d
 801381e:	232b      	movge	r3, #43	@ 0x2b
 8013820:	2909      	cmp	r1, #9
 8013822:	7002      	strb	r2, [r0, #0]
 8013824:	7043      	strb	r3, [r0, #1]
 8013826:	dd29      	ble.n	801387c <__exponent+0x68>
 8013828:	f10d 0307 	add.w	r3, sp, #7
 801382c:	461d      	mov	r5, r3
 801382e:	270a      	movs	r7, #10
 8013830:	461a      	mov	r2, r3
 8013832:	fbb1 f6f7 	udiv	r6, r1, r7
 8013836:	fb07 1416 	mls	r4, r7, r6, r1
 801383a:	3430      	adds	r4, #48	@ 0x30
 801383c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8013840:	460c      	mov	r4, r1
 8013842:	2c63      	cmp	r4, #99	@ 0x63
 8013844:	f103 33ff 	add.w	r3, r3, #4294967295
 8013848:	4631      	mov	r1, r6
 801384a:	dcf1      	bgt.n	8013830 <__exponent+0x1c>
 801384c:	3130      	adds	r1, #48	@ 0x30
 801384e:	1e94      	subs	r4, r2, #2
 8013850:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013854:	1c41      	adds	r1, r0, #1
 8013856:	4623      	mov	r3, r4
 8013858:	42ab      	cmp	r3, r5
 801385a:	d30a      	bcc.n	8013872 <__exponent+0x5e>
 801385c:	f10d 0309 	add.w	r3, sp, #9
 8013860:	1a9b      	subs	r3, r3, r2
 8013862:	42ac      	cmp	r4, r5
 8013864:	bf88      	it	hi
 8013866:	2300      	movhi	r3, #0
 8013868:	3302      	adds	r3, #2
 801386a:	4403      	add	r3, r0
 801386c:	1a18      	subs	r0, r3, r0
 801386e:	b003      	add	sp, #12
 8013870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013872:	f813 6b01 	ldrb.w	r6, [r3], #1
 8013876:	f801 6f01 	strb.w	r6, [r1, #1]!
 801387a:	e7ed      	b.n	8013858 <__exponent+0x44>
 801387c:	2330      	movs	r3, #48	@ 0x30
 801387e:	3130      	adds	r1, #48	@ 0x30
 8013880:	7083      	strb	r3, [r0, #2]
 8013882:	70c1      	strb	r1, [r0, #3]
 8013884:	1d03      	adds	r3, r0, #4
 8013886:	e7f1      	b.n	801386c <__exponent+0x58>

08013888 <_printf_float>:
 8013888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801388c:	b08d      	sub	sp, #52	@ 0x34
 801388e:	460c      	mov	r4, r1
 8013890:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8013894:	4616      	mov	r6, r2
 8013896:	461f      	mov	r7, r3
 8013898:	4605      	mov	r5, r0
 801389a:	f000 fe69 	bl	8014570 <_localeconv_r>
 801389e:	f8d0 b000 	ldr.w	fp, [r0]
 80138a2:	4658      	mov	r0, fp
 80138a4:	f7ec fd6c 	bl	8000380 <strlen>
 80138a8:	2300      	movs	r3, #0
 80138aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80138ac:	f8d8 3000 	ldr.w	r3, [r8]
 80138b0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80138b4:	6822      	ldr	r2, [r4, #0]
 80138b6:	9005      	str	r0, [sp, #20]
 80138b8:	3307      	adds	r3, #7
 80138ba:	f023 0307 	bic.w	r3, r3, #7
 80138be:	f103 0108 	add.w	r1, r3, #8
 80138c2:	f8c8 1000 	str.w	r1, [r8]
 80138c6:	ed93 0b00 	vldr	d0, [r3]
 80138ca:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8013b28 <_printf_float+0x2a0>
 80138ce:	eeb0 7bc0 	vabs.f64	d7, d0
 80138d2:	eeb4 7b46 	vcmp.f64	d7, d6
 80138d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138da:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80138de:	dd24      	ble.n	801392a <_printf_float+0xa2>
 80138e0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80138e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138e8:	d502      	bpl.n	80138f0 <_printf_float+0x68>
 80138ea:	232d      	movs	r3, #45	@ 0x2d
 80138ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80138f0:	498f      	ldr	r1, [pc, #572]	@ (8013b30 <_printf_float+0x2a8>)
 80138f2:	4b90      	ldr	r3, [pc, #576]	@ (8013b34 <_printf_float+0x2ac>)
 80138f4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80138f8:	bf8c      	ite	hi
 80138fa:	4688      	movhi	r8, r1
 80138fc:	4698      	movls	r8, r3
 80138fe:	f022 0204 	bic.w	r2, r2, #4
 8013902:	2303      	movs	r3, #3
 8013904:	6123      	str	r3, [r4, #16]
 8013906:	6022      	str	r2, [r4, #0]
 8013908:	f04f 0a00 	mov.w	sl, #0
 801390c:	9700      	str	r7, [sp, #0]
 801390e:	4633      	mov	r3, r6
 8013910:	aa0b      	add	r2, sp, #44	@ 0x2c
 8013912:	4621      	mov	r1, r4
 8013914:	4628      	mov	r0, r5
 8013916:	f000 f9d1 	bl	8013cbc <_printf_common>
 801391a:	3001      	adds	r0, #1
 801391c:	f040 8089 	bne.w	8013a32 <_printf_float+0x1aa>
 8013920:	f04f 30ff 	mov.w	r0, #4294967295
 8013924:	b00d      	add	sp, #52	@ 0x34
 8013926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801392a:	eeb4 0b40 	vcmp.f64	d0, d0
 801392e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013932:	d709      	bvc.n	8013948 <_printf_float+0xc0>
 8013934:	ee10 3a90 	vmov	r3, s1
 8013938:	2b00      	cmp	r3, #0
 801393a:	bfbc      	itt	lt
 801393c:	232d      	movlt	r3, #45	@ 0x2d
 801393e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8013942:	497d      	ldr	r1, [pc, #500]	@ (8013b38 <_printf_float+0x2b0>)
 8013944:	4b7d      	ldr	r3, [pc, #500]	@ (8013b3c <_printf_float+0x2b4>)
 8013946:	e7d5      	b.n	80138f4 <_printf_float+0x6c>
 8013948:	6863      	ldr	r3, [r4, #4]
 801394a:	1c59      	adds	r1, r3, #1
 801394c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8013950:	d139      	bne.n	80139c6 <_printf_float+0x13e>
 8013952:	2306      	movs	r3, #6
 8013954:	6063      	str	r3, [r4, #4]
 8013956:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801395a:	2300      	movs	r3, #0
 801395c:	6022      	str	r2, [r4, #0]
 801395e:	9303      	str	r3, [sp, #12]
 8013960:	ab0a      	add	r3, sp, #40	@ 0x28
 8013962:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8013966:	ab09      	add	r3, sp, #36	@ 0x24
 8013968:	9300      	str	r3, [sp, #0]
 801396a:	6861      	ldr	r1, [r4, #4]
 801396c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013970:	4628      	mov	r0, r5
 8013972:	f7ff fefb 	bl	801376c <__cvt>
 8013976:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801397a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801397c:	4680      	mov	r8, r0
 801397e:	d129      	bne.n	80139d4 <_printf_float+0x14c>
 8013980:	1cc8      	adds	r0, r1, #3
 8013982:	db02      	blt.n	801398a <_printf_float+0x102>
 8013984:	6863      	ldr	r3, [r4, #4]
 8013986:	4299      	cmp	r1, r3
 8013988:	dd41      	ble.n	8013a0e <_printf_float+0x186>
 801398a:	f1a9 0902 	sub.w	r9, r9, #2
 801398e:	fa5f f989 	uxtb.w	r9, r9
 8013992:	3901      	subs	r1, #1
 8013994:	464a      	mov	r2, r9
 8013996:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801399a:	9109      	str	r1, [sp, #36]	@ 0x24
 801399c:	f7ff ff3a 	bl	8013814 <__exponent>
 80139a0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80139a2:	1813      	adds	r3, r2, r0
 80139a4:	2a01      	cmp	r2, #1
 80139a6:	4682      	mov	sl, r0
 80139a8:	6123      	str	r3, [r4, #16]
 80139aa:	dc02      	bgt.n	80139b2 <_printf_float+0x12a>
 80139ac:	6822      	ldr	r2, [r4, #0]
 80139ae:	07d2      	lsls	r2, r2, #31
 80139b0:	d501      	bpl.n	80139b6 <_printf_float+0x12e>
 80139b2:	3301      	adds	r3, #1
 80139b4:	6123      	str	r3, [r4, #16]
 80139b6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	d0a6      	beq.n	801390c <_printf_float+0x84>
 80139be:	232d      	movs	r3, #45	@ 0x2d
 80139c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80139c4:	e7a2      	b.n	801390c <_printf_float+0x84>
 80139c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80139ca:	d1c4      	bne.n	8013956 <_printf_float+0xce>
 80139cc:	2b00      	cmp	r3, #0
 80139ce:	d1c2      	bne.n	8013956 <_printf_float+0xce>
 80139d0:	2301      	movs	r3, #1
 80139d2:	e7bf      	b.n	8013954 <_printf_float+0xcc>
 80139d4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80139d8:	d9db      	bls.n	8013992 <_printf_float+0x10a>
 80139da:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80139de:	d118      	bne.n	8013a12 <_printf_float+0x18a>
 80139e0:	2900      	cmp	r1, #0
 80139e2:	6863      	ldr	r3, [r4, #4]
 80139e4:	dd0b      	ble.n	80139fe <_printf_float+0x176>
 80139e6:	6121      	str	r1, [r4, #16]
 80139e8:	b913      	cbnz	r3, 80139f0 <_printf_float+0x168>
 80139ea:	6822      	ldr	r2, [r4, #0]
 80139ec:	07d0      	lsls	r0, r2, #31
 80139ee:	d502      	bpl.n	80139f6 <_printf_float+0x16e>
 80139f0:	3301      	adds	r3, #1
 80139f2:	440b      	add	r3, r1
 80139f4:	6123      	str	r3, [r4, #16]
 80139f6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80139f8:	f04f 0a00 	mov.w	sl, #0
 80139fc:	e7db      	b.n	80139b6 <_printf_float+0x12e>
 80139fe:	b913      	cbnz	r3, 8013a06 <_printf_float+0x17e>
 8013a00:	6822      	ldr	r2, [r4, #0]
 8013a02:	07d2      	lsls	r2, r2, #31
 8013a04:	d501      	bpl.n	8013a0a <_printf_float+0x182>
 8013a06:	3302      	adds	r3, #2
 8013a08:	e7f4      	b.n	80139f4 <_printf_float+0x16c>
 8013a0a:	2301      	movs	r3, #1
 8013a0c:	e7f2      	b.n	80139f4 <_printf_float+0x16c>
 8013a0e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8013a12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013a14:	4299      	cmp	r1, r3
 8013a16:	db05      	blt.n	8013a24 <_printf_float+0x19c>
 8013a18:	6823      	ldr	r3, [r4, #0]
 8013a1a:	6121      	str	r1, [r4, #16]
 8013a1c:	07d8      	lsls	r0, r3, #31
 8013a1e:	d5ea      	bpl.n	80139f6 <_printf_float+0x16e>
 8013a20:	1c4b      	adds	r3, r1, #1
 8013a22:	e7e7      	b.n	80139f4 <_printf_float+0x16c>
 8013a24:	2900      	cmp	r1, #0
 8013a26:	bfd4      	ite	le
 8013a28:	f1c1 0202 	rsble	r2, r1, #2
 8013a2c:	2201      	movgt	r2, #1
 8013a2e:	4413      	add	r3, r2
 8013a30:	e7e0      	b.n	80139f4 <_printf_float+0x16c>
 8013a32:	6823      	ldr	r3, [r4, #0]
 8013a34:	055a      	lsls	r2, r3, #21
 8013a36:	d407      	bmi.n	8013a48 <_printf_float+0x1c0>
 8013a38:	6923      	ldr	r3, [r4, #16]
 8013a3a:	4642      	mov	r2, r8
 8013a3c:	4631      	mov	r1, r6
 8013a3e:	4628      	mov	r0, r5
 8013a40:	47b8      	blx	r7
 8013a42:	3001      	adds	r0, #1
 8013a44:	d12a      	bne.n	8013a9c <_printf_float+0x214>
 8013a46:	e76b      	b.n	8013920 <_printf_float+0x98>
 8013a48:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8013a4c:	f240 80e0 	bls.w	8013c10 <_printf_float+0x388>
 8013a50:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8013a54:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a5c:	d133      	bne.n	8013ac6 <_printf_float+0x23e>
 8013a5e:	4a38      	ldr	r2, [pc, #224]	@ (8013b40 <_printf_float+0x2b8>)
 8013a60:	2301      	movs	r3, #1
 8013a62:	4631      	mov	r1, r6
 8013a64:	4628      	mov	r0, r5
 8013a66:	47b8      	blx	r7
 8013a68:	3001      	adds	r0, #1
 8013a6a:	f43f af59 	beq.w	8013920 <_printf_float+0x98>
 8013a6e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8013a72:	4543      	cmp	r3, r8
 8013a74:	db02      	blt.n	8013a7c <_printf_float+0x1f4>
 8013a76:	6823      	ldr	r3, [r4, #0]
 8013a78:	07d8      	lsls	r0, r3, #31
 8013a7a:	d50f      	bpl.n	8013a9c <_printf_float+0x214>
 8013a7c:	9b05      	ldr	r3, [sp, #20]
 8013a7e:	465a      	mov	r2, fp
 8013a80:	4631      	mov	r1, r6
 8013a82:	4628      	mov	r0, r5
 8013a84:	47b8      	blx	r7
 8013a86:	3001      	adds	r0, #1
 8013a88:	f43f af4a 	beq.w	8013920 <_printf_float+0x98>
 8013a8c:	f04f 0900 	mov.w	r9, #0
 8013a90:	f108 38ff 	add.w	r8, r8, #4294967295
 8013a94:	f104 0a1a 	add.w	sl, r4, #26
 8013a98:	45c8      	cmp	r8, r9
 8013a9a:	dc09      	bgt.n	8013ab0 <_printf_float+0x228>
 8013a9c:	6823      	ldr	r3, [r4, #0]
 8013a9e:	079b      	lsls	r3, r3, #30
 8013aa0:	f100 8107 	bmi.w	8013cb2 <_printf_float+0x42a>
 8013aa4:	68e0      	ldr	r0, [r4, #12]
 8013aa6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013aa8:	4298      	cmp	r0, r3
 8013aaa:	bfb8      	it	lt
 8013aac:	4618      	movlt	r0, r3
 8013aae:	e739      	b.n	8013924 <_printf_float+0x9c>
 8013ab0:	2301      	movs	r3, #1
 8013ab2:	4652      	mov	r2, sl
 8013ab4:	4631      	mov	r1, r6
 8013ab6:	4628      	mov	r0, r5
 8013ab8:	47b8      	blx	r7
 8013aba:	3001      	adds	r0, #1
 8013abc:	f43f af30 	beq.w	8013920 <_printf_float+0x98>
 8013ac0:	f109 0901 	add.w	r9, r9, #1
 8013ac4:	e7e8      	b.n	8013a98 <_printf_float+0x210>
 8013ac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	dc3b      	bgt.n	8013b44 <_printf_float+0x2bc>
 8013acc:	4a1c      	ldr	r2, [pc, #112]	@ (8013b40 <_printf_float+0x2b8>)
 8013ace:	2301      	movs	r3, #1
 8013ad0:	4631      	mov	r1, r6
 8013ad2:	4628      	mov	r0, r5
 8013ad4:	47b8      	blx	r7
 8013ad6:	3001      	adds	r0, #1
 8013ad8:	f43f af22 	beq.w	8013920 <_printf_float+0x98>
 8013adc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013ae0:	ea59 0303 	orrs.w	r3, r9, r3
 8013ae4:	d102      	bne.n	8013aec <_printf_float+0x264>
 8013ae6:	6823      	ldr	r3, [r4, #0]
 8013ae8:	07d9      	lsls	r1, r3, #31
 8013aea:	d5d7      	bpl.n	8013a9c <_printf_float+0x214>
 8013aec:	9b05      	ldr	r3, [sp, #20]
 8013aee:	465a      	mov	r2, fp
 8013af0:	4631      	mov	r1, r6
 8013af2:	4628      	mov	r0, r5
 8013af4:	47b8      	blx	r7
 8013af6:	3001      	adds	r0, #1
 8013af8:	f43f af12 	beq.w	8013920 <_printf_float+0x98>
 8013afc:	f04f 0a00 	mov.w	sl, #0
 8013b00:	f104 0b1a 	add.w	fp, r4, #26
 8013b04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b06:	425b      	negs	r3, r3
 8013b08:	4553      	cmp	r3, sl
 8013b0a:	dc01      	bgt.n	8013b10 <_printf_float+0x288>
 8013b0c:	464b      	mov	r3, r9
 8013b0e:	e794      	b.n	8013a3a <_printf_float+0x1b2>
 8013b10:	2301      	movs	r3, #1
 8013b12:	465a      	mov	r2, fp
 8013b14:	4631      	mov	r1, r6
 8013b16:	4628      	mov	r0, r5
 8013b18:	47b8      	blx	r7
 8013b1a:	3001      	adds	r0, #1
 8013b1c:	f43f af00 	beq.w	8013920 <_printf_float+0x98>
 8013b20:	f10a 0a01 	add.w	sl, sl, #1
 8013b24:	e7ee      	b.n	8013b04 <_printf_float+0x27c>
 8013b26:	bf00      	nop
 8013b28:	ffffffff 	.word	0xffffffff
 8013b2c:	7fefffff 	.word	0x7fefffff
 8013b30:	080174b9 	.word	0x080174b9
 8013b34:	080174b5 	.word	0x080174b5
 8013b38:	080174c1 	.word	0x080174c1
 8013b3c:	080174bd 	.word	0x080174bd
 8013b40:	080175fe 	.word	0x080175fe
 8013b44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013b46:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013b4a:	4553      	cmp	r3, sl
 8013b4c:	bfa8      	it	ge
 8013b4e:	4653      	movge	r3, sl
 8013b50:	2b00      	cmp	r3, #0
 8013b52:	4699      	mov	r9, r3
 8013b54:	dc37      	bgt.n	8013bc6 <_printf_float+0x33e>
 8013b56:	2300      	movs	r3, #0
 8013b58:	9307      	str	r3, [sp, #28]
 8013b5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013b5e:	f104 021a 	add.w	r2, r4, #26
 8013b62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013b64:	9907      	ldr	r1, [sp, #28]
 8013b66:	9306      	str	r3, [sp, #24]
 8013b68:	eba3 0309 	sub.w	r3, r3, r9
 8013b6c:	428b      	cmp	r3, r1
 8013b6e:	dc31      	bgt.n	8013bd4 <_printf_float+0x34c>
 8013b70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b72:	459a      	cmp	sl, r3
 8013b74:	dc3b      	bgt.n	8013bee <_printf_float+0x366>
 8013b76:	6823      	ldr	r3, [r4, #0]
 8013b78:	07da      	lsls	r2, r3, #31
 8013b7a:	d438      	bmi.n	8013bee <_printf_float+0x366>
 8013b7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b7e:	ebaa 0903 	sub.w	r9, sl, r3
 8013b82:	9b06      	ldr	r3, [sp, #24]
 8013b84:	ebaa 0303 	sub.w	r3, sl, r3
 8013b88:	4599      	cmp	r9, r3
 8013b8a:	bfa8      	it	ge
 8013b8c:	4699      	movge	r9, r3
 8013b8e:	f1b9 0f00 	cmp.w	r9, #0
 8013b92:	dc34      	bgt.n	8013bfe <_printf_float+0x376>
 8013b94:	f04f 0800 	mov.w	r8, #0
 8013b98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013b9c:	f104 0b1a 	add.w	fp, r4, #26
 8013ba0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ba2:	ebaa 0303 	sub.w	r3, sl, r3
 8013ba6:	eba3 0309 	sub.w	r3, r3, r9
 8013baa:	4543      	cmp	r3, r8
 8013bac:	f77f af76 	ble.w	8013a9c <_printf_float+0x214>
 8013bb0:	2301      	movs	r3, #1
 8013bb2:	465a      	mov	r2, fp
 8013bb4:	4631      	mov	r1, r6
 8013bb6:	4628      	mov	r0, r5
 8013bb8:	47b8      	blx	r7
 8013bba:	3001      	adds	r0, #1
 8013bbc:	f43f aeb0 	beq.w	8013920 <_printf_float+0x98>
 8013bc0:	f108 0801 	add.w	r8, r8, #1
 8013bc4:	e7ec      	b.n	8013ba0 <_printf_float+0x318>
 8013bc6:	4642      	mov	r2, r8
 8013bc8:	4631      	mov	r1, r6
 8013bca:	4628      	mov	r0, r5
 8013bcc:	47b8      	blx	r7
 8013bce:	3001      	adds	r0, #1
 8013bd0:	d1c1      	bne.n	8013b56 <_printf_float+0x2ce>
 8013bd2:	e6a5      	b.n	8013920 <_printf_float+0x98>
 8013bd4:	2301      	movs	r3, #1
 8013bd6:	4631      	mov	r1, r6
 8013bd8:	4628      	mov	r0, r5
 8013bda:	9206      	str	r2, [sp, #24]
 8013bdc:	47b8      	blx	r7
 8013bde:	3001      	adds	r0, #1
 8013be0:	f43f ae9e 	beq.w	8013920 <_printf_float+0x98>
 8013be4:	9b07      	ldr	r3, [sp, #28]
 8013be6:	9a06      	ldr	r2, [sp, #24]
 8013be8:	3301      	adds	r3, #1
 8013bea:	9307      	str	r3, [sp, #28]
 8013bec:	e7b9      	b.n	8013b62 <_printf_float+0x2da>
 8013bee:	9b05      	ldr	r3, [sp, #20]
 8013bf0:	465a      	mov	r2, fp
 8013bf2:	4631      	mov	r1, r6
 8013bf4:	4628      	mov	r0, r5
 8013bf6:	47b8      	blx	r7
 8013bf8:	3001      	adds	r0, #1
 8013bfa:	d1bf      	bne.n	8013b7c <_printf_float+0x2f4>
 8013bfc:	e690      	b.n	8013920 <_printf_float+0x98>
 8013bfe:	9a06      	ldr	r2, [sp, #24]
 8013c00:	464b      	mov	r3, r9
 8013c02:	4442      	add	r2, r8
 8013c04:	4631      	mov	r1, r6
 8013c06:	4628      	mov	r0, r5
 8013c08:	47b8      	blx	r7
 8013c0a:	3001      	adds	r0, #1
 8013c0c:	d1c2      	bne.n	8013b94 <_printf_float+0x30c>
 8013c0e:	e687      	b.n	8013920 <_printf_float+0x98>
 8013c10:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8013c14:	f1b9 0f01 	cmp.w	r9, #1
 8013c18:	dc01      	bgt.n	8013c1e <_printf_float+0x396>
 8013c1a:	07db      	lsls	r3, r3, #31
 8013c1c:	d536      	bpl.n	8013c8c <_printf_float+0x404>
 8013c1e:	2301      	movs	r3, #1
 8013c20:	4642      	mov	r2, r8
 8013c22:	4631      	mov	r1, r6
 8013c24:	4628      	mov	r0, r5
 8013c26:	47b8      	blx	r7
 8013c28:	3001      	adds	r0, #1
 8013c2a:	f43f ae79 	beq.w	8013920 <_printf_float+0x98>
 8013c2e:	9b05      	ldr	r3, [sp, #20]
 8013c30:	465a      	mov	r2, fp
 8013c32:	4631      	mov	r1, r6
 8013c34:	4628      	mov	r0, r5
 8013c36:	47b8      	blx	r7
 8013c38:	3001      	adds	r0, #1
 8013c3a:	f43f ae71 	beq.w	8013920 <_printf_float+0x98>
 8013c3e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8013c42:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c4a:	f109 39ff 	add.w	r9, r9, #4294967295
 8013c4e:	d018      	beq.n	8013c82 <_printf_float+0x3fa>
 8013c50:	464b      	mov	r3, r9
 8013c52:	f108 0201 	add.w	r2, r8, #1
 8013c56:	4631      	mov	r1, r6
 8013c58:	4628      	mov	r0, r5
 8013c5a:	47b8      	blx	r7
 8013c5c:	3001      	adds	r0, #1
 8013c5e:	d10c      	bne.n	8013c7a <_printf_float+0x3f2>
 8013c60:	e65e      	b.n	8013920 <_printf_float+0x98>
 8013c62:	2301      	movs	r3, #1
 8013c64:	465a      	mov	r2, fp
 8013c66:	4631      	mov	r1, r6
 8013c68:	4628      	mov	r0, r5
 8013c6a:	47b8      	blx	r7
 8013c6c:	3001      	adds	r0, #1
 8013c6e:	f43f ae57 	beq.w	8013920 <_printf_float+0x98>
 8013c72:	f108 0801 	add.w	r8, r8, #1
 8013c76:	45c8      	cmp	r8, r9
 8013c78:	dbf3      	blt.n	8013c62 <_printf_float+0x3da>
 8013c7a:	4653      	mov	r3, sl
 8013c7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013c80:	e6dc      	b.n	8013a3c <_printf_float+0x1b4>
 8013c82:	f04f 0800 	mov.w	r8, #0
 8013c86:	f104 0b1a 	add.w	fp, r4, #26
 8013c8a:	e7f4      	b.n	8013c76 <_printf_float+0x3ee>
 8013c8c:	2301      	movs	r3, #1
 8013c8e:	4642      	mov	r2, r8
 8013c90:	e7e1      	b.n	8013c56 <_printf_float+0x3ce>
 8013c92:	2301      	movs	r3, #1
 8013c94:	464a      	mov	r2, r9
 8013c96:	4631      	mov	r1, r6
 8013c98:	4628      	mov	r0, r5
 8013c9a:	47b8      	blx	r7
 8013c9c:	3001      	adds	r0, #1
 8013c9e:	f43f ae3f 	beq.w	8013920 <_printf_float+0x98>
 8013ca2:	f108 0801 	add.w	r8, r8, #1
 8013ca6:	68e3      	ldr	r3, [r4, #12]
 8013ca8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013caa:	1a5b      	subs	r3, r3, r1
 8013cac:	4543      	cmp	r3, r8
 8013cae:	dcf0      	bgt.n	8013c92 <_printf_float+0x40a>
 8013cb0:	e6f8      	b.n	8013aa4 <_printf_float+0x21c>
 8013cb2:	f04f 0800 	mov.w	r8, #0
 8013cb6:	f104 0919 	add.w	r9, r4, #25
 8013cba:	e7f4      	b.n	8013ca6 <_printf_float+0x41e>

08013cbc <_printf_common>:
 8013cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013cc0:	4616      	mov	r6, r2
 8013cc2:	4698      	mov	r8, r3
 8013cc4:	688a      	ldr	r2, [r1, #8]
 8013cc6:	690b      	ldr	r3, [r1, #16]
 8013cc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013ccc:	4293      	cmp	r3, r2
 8013cce:	bfb8      	it	lt
 8013cd0:	4613      	movlt	r3, r2
 8013cd2:	6033      	str	r3, [r6, #0]
 8013cd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013cd8:	4607      	mov	r7, r0
 8013cda:	460c      	mov	r4, r1
 8013cdc:	b10a      	cbz	r2, 8013ce2 <_printf_common+0x26>
 8013cde:	3301      	adds	r3, #1
 8013ce0:	6033      	str	r3, [r6, #0]
 8013ce2:	6823      	ldr	r3, [r4, #0]
 8013ce4:	0699      	lsls	r1, r3, #26
 8013ce6:	bf42      	ittt	mi
 8013ce8:	6833      	ldrmi	r3, [r6, #0]
 8013cea:	3302      	addmi	r3, #2
 8013cec:	6033      	strmi	r3, [r6, #0]
 8013cee:	6825      	ldr	r5, [r4, #0]
 8013cf0:	f015 0506 	ands.w	r5, r5, #6
 8013cf4:	d106      	bne.n	8013d04 <_printf_common+0x48>
 8013cf6:	f104 0a19 	add.w	sl, r4, #25
 8013cfa:	68e3      	ldr	r3, [r4, #12]
 8013cfc:	6832      	ldr	r2, [r6, #0]
 8013cfe:	1a9b      	subs	r3, r3, r2
 8013d00:	42ab      	cmp	r3, r5
 8013d02:	dc26      	bgt.n	8013d52 <_printf_common+0x96>
 8013d04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013d08:	6822      	ldr	r2, [r4, #0]
 8013d0a:	3b00      	subs	r3, #0
 8013d0c:	bf18      	it	ne
 8013d0e:	2301      	movne	r3, #1
 8013d10:	0692      	lsls	r2, r2, #26
 8013d12:	d42b      	bmi.n	8013d6c <_printf_common+0xb0>
 8013d14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013d18:	4641      	mov	r1, r8
 8013d1a:	4638      	mov	r0, r7
 8013d1c:	47c8      	blx	r9
 8013d1e:	3001      	adds	r0, #1
 8013d20:	d01e      	beq.n	8013d60 <_printf_common+0xa4>
 8013d22:	6823      	ldr	r3, [r4, #0]
 8013d24:	6922      	ldr	r2, [r4, #16]
 8013d26:	f003 0306 	and.w	r3, r3, #6
 8013d2a:	2b04      	cmp	r3, #4
 8013d2c:	bf02      	ittt	eq
 8013d2e:	68e5      	ldreq	r5, [r4, #12]
 8013d30:	6833      	ldreq	r3, [r6, #0]
 8013d32:	1aed      	subeq	r5, r5, r3
 8013d34:	68a3      	ldr	r3, [r4, #8]
 8013d36:	bf0c      	ite	eq
 8013d38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013d3c:	2500      	movne	r5, #0
 8013d3e:	4293      	cmp	r3, r2
 8013d40:	bfc4      	itt	gt
 8013d42:	1a9b      	subgt	r3, r3, r2
 8013d44:	18ed      	addgt	r5, r5, r3
 8013d46:	2600      	movs	r6, #0
 8013d48:	341a      	adds	r4, #26
 8013d4a:	42b5      	cmp	r5, r6
 8013d4c:	d11a      	bne.n	8013d84 <_printf_common+0xc8>
 8013d4e:	2000      	movs	r0, #0
 8013d50:	e008      	b.n	8013d64 <_printf_common+0xa8>
 8013d52:	2301      	movs	r3, #1
 8013d54:	4652      	mov	r2, sl
 8013d56:	4641      	mov	r1, r8
 8013d58:	4638      	mov	r0, r7
 8013d5a:	47c8      	blx	r9
 8013d5c:	3001      	adds	r0, #1
 8013d5e:	d103      	bne.n	8013d68 <_printf_common+0xac>
 8013d60:	f04f 30ff 	mov.w	r0, #4294967295
 8013d64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d68:	3501      	adds	r5, #1
 8013d6a:	e7c6      	b.n	8013cfa <_printf_common+0x3e>
 8013d6c:	18e1      	adds	r1, r4, r3
 8013d6e:	1c5a      	adds	r2, r3, #1
 8013d70:	2030      	movs	r0, #48	@ 0x30
 8013d72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013d76:	4422      	add	r2, r4
 8013d78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013d7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013d80:	3302      	adds	r3, #2
 8013d82:	e7c7      	b.n	8013d14 <_printf_common+0x58>
 8013d84:	2301      	movs	r3, #1
 8013d86:	4622      	mov	r2, r4
 8013d88:	4641      	mov	r1, r8
 8013d8a:	4638      	mov	r0, r7
 8013d8c:	47c8      	blx	r9
 8013d8e:	3001      	adds	r0, #1
 8013d90:	d0e6      	beq.n	8013d60 <_printf_common+0xa4>
 8013d92:	3601      	adds	r6, #1
 8013d94:	e7d9      	b.n	8013d4a <_printf_common+0x8e>
	...

08013d98 <_printf_i>:
 8013d98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013d9c:	7e0f      	ldrb	r7, [r1, #24]
 8013d9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013da0:	2f78      	cmp	r7, #120	@ 0x78
 8013da2:	4691      	mov	r9, r2
 8013da4:	4680      	mov	r8, r0
 8013da6:	460c      	mov	r4, r1
 8013da8:	469a      	mov	sl, r3
 8013daa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013dae:	d807      	bhi.n	8013dc0 <_printf_i+0x28>
 8013db0:	2f62      	cmp	r7, #98	@ 0x62
 8013db2:	d80a      	bhi.n	8013dca <_printf_i+0x32>
 8013db4:	2f00      	cmp	r7, #0
 8013db6:	f000 80d1 	beq.w	8013f5c <_printf_i+0x1c4>
 8013dba:	2f58      	cmp	r7, #88	@ 0x58
 8013dbc:	f000 80b8 	beq.w	8013f30 <_printf_i+0x198>
 8013dc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013dc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013dc8:	e03a      	b.n	8013e40 <_printf_i+0xa8>
 8013dca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013dce:	2b15      	cmp	r3, #21
 8013dd0:	d8f6      	bhi.n	8013dc0 <_printf_i+0x28>
 8013dd2:	a101      	add	r1, pc, #4	@ (adr r1, 8013dd8 <_printf_i+0x40>)
 8013dd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013dd8:	08013e31 	.word	0x08013e31
 8013ddc:	08013e45 	.word	0x08013e45
 8013de0:	08013dc1 	.word	0x08013dc1
 8013de4:	08013dc1 	.word	0x08013dc1
 8013de8:	08013dc1 	.word	0x08013dc1
 8013dec:	08013dc1 	.word	0x08013dc1
 8013df0:	08013e45 	.word	0x08013e45
 8013df4:	08013dc1 	.word	0x08013dc1
 8013df8:	08013dc1 	.word	0x08013dc1
 8013dfc:	08013dc1 	.word	0x08013dc1
 8013e00:	08013dc1 	.word	0x08013dc1
 8013e04:	08013f43 	.word	0x08013f43
 8013e08:	08013e6f 	.word	0x08013e6f
 8013e0c:	08013efd 	.word	0x08013efd
 8013e10:	08013dc1 	.word	0x08013dc1
 8013e14:	08013dc1 	.word	0x08013dc1
 8013e18:	08013f65 	.word	0x08013f65
 8013e1c:	08013dc1 	.word	0x08013dc1
 8013e20:	08013e6f 	.word	0x08013e6f
 8013e24:	08013dc1 	.word	0x08013dc1
 8013e28:	08013dc1 	.word	0x08013dc1
 8013e2c:	08013f05 	.word	0x08013f05
 8013e30:	6833      	ldr	r3, [r6, #0]
 8013e32:	1d1a      	adds	r2, r3, #4
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	6032      	str	r2, [r6, #0]
 8013e38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013e3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013e40:	2301      	movs	r3, #1
 8013e42:	e09c      	b.n	8013f7e <_printf_i+0x1e6>
 8013e44:	6833      	ldr	r3, [r6, #0]
 8013e46:	6820      	ldr	r0, [r4, #0]
 8013e48:	1d19      	adds	r1, r3, #4
 8013e4a:	6031      	str	r1, [r6, #0]
 8013e4c:	0606      	lsls	r6, r0, #24
 8013e4e:	d501      	bpl.n	8013e54 <_printf_i+0xbc>
 8013e50:	681d      	ldr	r5, [r3, #0]
 8013e52:	e003      	b.n	8013e5c <_printf_i+0xc4>
 8013e54:	0645      	lsls	r5, r0, #25
 8013e56:	d5fb      	bpl.n	8013e50 <_printf_i+0xb8>
 8013e58:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013e5c:	2d00      	cmp	r5, #0
 8013e5e:	da03      	bge.n	8013e68 <_printf_i+0xd0>
 8013e60:	232d      	movs	r3, #45	@ 0x2d
 8013e62:	426d      	negs	r5, r5
 8013e64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013e68:	4858      	ldr	r0, [pc, #352]	@ (8013fcc <_printf_i+0x234>)
 8013e6a:	230a      	movs	r3, #10
 8013e6c:	e011      	b.n	8013e92 <_printf_i+0xfa>
 8013e6e:	6821      	ldr	r1, [r4, #0]
 8013e70:	6833      	ldr	r3, [r6, #0]
 8013e72:	0608      	lsls	r0, r1, #24
 8013e74:	f853 5b04 	ldr.w	r5, [r3], #4
 8013e78:	d402      	bmi.n	8013e80 <_printf_i+0xe8>
 8013e7a:	0649      	lsls	r1, r1, #25
 8013e7c:	bf48      	it	mi
 8013e7e:	b2ad      	uxthmi	r5, r5
 8013e80:	2f6f      	cmp	r7, #111	@ 0x6f
 8013e82:	4852      	ldr	r0, [pc, #328]	@ (8013fcc <_printf_i+0x234>)
 8013e84:	6033      	str	r3, [r6, #0]
 8013e86:	bf14      	ite	ne
 8013e88:	230a      	movne	r3, #10
 8013e8a:	2308      	moveq	r3, #8
 8013e8c:	2100      	movs	r1, #0
 8013e8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013e92:	6866      	ldr	r6, [r4, #4]
 8013e94:	60a6      	str	r6, [r4, #8]
 8013e96:	2e00      	cmp	r6, #0
 8013e98:	db05      	blt.n	8013ea6 <_printf_i+0x10e>
 8013e9a:	6821      	ldr	r1, [r4, #0]
 8013e9c:	432e      	orrs	r6, r5
 8013e9e:	f021 0104 	bic.w	r1, r1, #4
 8013ea2:	6021      	str	r1, [r4, #0]
 8013ea4:	d04b      	beq.n	8013f3e <_printf_i+0x1a6>
 8013ea6:	4616      	mov	r6, r2
 8013ea8:	fbb5 f1f3 	udiv	r1, r5, r3
 8013eac:	fb03 5711 	mls	r7, r3, r1, r5
 8013eb0:	5dc7      	ldrb	r7, [r0, r7]
 8013eb2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013eb6:	462f      	mov	r7, r5
 8013eb8:	42bb      	cmp	r3, r7
 8013eba:	460d      	mov	r5, r1
 8013ebc:	d9f4      	bls.n	8013ea8 <_printf_i+0x110>
 8013ebe:	2b08      	cmp	r3, #8
 8013ec0:	d10b      	bne.n	8013eda <_printf_i+0x142>
 8013ec2:	6823      	ldr	r3, [r4, #0]
 8013ec4:	07df      	lsls	r7, r3, #31
 8013ec6:	d508      	bpl.n	8013eda <_printf_i+0x142>
 8013ec8:	6923      	ldr	r3, [r4, #16]
 8013eca:	6861      	ldr	r1, [r4, #4]
 8013ecc:	4299      	cmp	r1, r3
 8013ece:	bfde      	ittt	le
 8013ed0:	2330      	movle	r3, #48	@ 0x30
 8013ed2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013ed6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013eda:	1b92      	subs	r2, r2, r6
 8013edc:	6122      	str	r2, [r4, #16]
 8013ede:	f8cd a000 	str.w	sl, [sp]
 8013ee2:	464b      	mov	r3, r9
 8013ee4:	aa03      	add	r2, sp, #12
 8013ee6:	4621      	mov	r1, r4
 8013ee8:	4640      	mov	r0, r8
 8013eea:	f7ff fee7 	bl	8013cbc <_printf_common>
 8013eee:	3001      	adds	r0, #1
 8013ef0:	d14a      	bne.n	8013f88 <_printf_i+0x1f0>
 8013ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8013ef6:	b004      	add	sp, #16
 8013ef8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013efc:	6823      	ldr	r3, [r4, #0]
 8013efe:	f043 0320 	orr.w	r3, r3, #32
 8013f02:	6023      	str	r3, [r4, #0]
 8013f04:	4832      	ldr	r0, [pc, #200]	@ (8013fd0 <_printf_i+0x238>)
 8013f06:	2778      	movs	r7, #120	@ 0x78
 8013f08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013f0c:	6823      	ldr	r3, [r4, #0]
 8013f0e:	6831      	ldr	r1, [r6, #0]
 8013f10:	061f      	lsls	r7, r3, #24
 8013f12:	f851 5b04 	ldr.w	r5, [r1], #4
 8013f16:	d402      	bmi.n	8013f1e <_printf_i+0x186>
 8013f18:	065f      	lsls	r7, r3, #25
 8013f1a:	bf48      	it	mi
 8013f1c:	b2ad      	uxthmi	r5, r5
 8013f1e:	6031      	str	r1, [r6, #0]
 8013f20:	07d9      	lsls	r1, r3, #31
 8013f22:	bf44      	itt	mi
 8013f24:	f043 0320 	orrmi.w	r3, r3, #32
 8013f28:	6023      	strmi	r3, [r4, #0]
 8013f2a:	b11d      	cbz	r5, 8013f34 <_printf_i+0x19c>
 8013f2c:	2310      	movs	r3, #16
 8013f2e:	e7ad      	b.n	8013e8c <_printf_i+0xf4>
 8013f30:	4826      	ldr	r0, [pc, #152]	@ (8013fcc <_printf_i+0x234>)
 8013f32:	e7e9      	b.n	8013f08 <_printf_i+0x170>
 8013f34:	6823      	ldr	r3, [r4, #0]
 8013f36:	f023 0320 	bic.w	r3, r3, #32
 8013f3a:	6023      	str	r3, [r4, #0]
 8013f3c:	e7f6      	b.n	8013f2c <_printf_i+0x194>
 8013f3e:	4616      	mov	r6, r2
 8013f40:	e7bd      	b.n	8013ebe <_printf_i+0x126>
 8013f42:	6833      	ldr	r3, [r6, #0]
 8013f44:	6825      	ldr	r5, [r4, #0]
 8013f46:	6961      	ldr	r1, [r4, #20]
 8013f48:	1d18      	adds	r0, r3, #4
 8013f4a:	6030      	str	r0, [r6, #0]
 8013f4c:	062e      	lsls	r6, r5, #24
 8013f4e:	681b      	ldr	r3, [r3, #0]
 8013f50:	d501      	bpl.n	8013f56 <_printf_i+0x1be>
 8013f52:	6019      	str	r1, [r3, #0]
 8013f54:	e002      	b.n	8013f5c <_printf_i+0x1c4>
 8013f56:	0668      	lsls	r0, r5, #25
 8013f58:	d5fb      	bpl.n	8013f52 <_printf_i+0x1ba>
 8013f5a:	8019      	strh	r1, [r3, #0]
 8013f5c:	2300      	movs	r3, #0
 8013f5e:	6123      	str	r3, [r4, #16]
 8013f60:	4616      	mov	r6, r2
 8013f62:	e7bc      	b.n	8013ede <_printf_i+0x146>
 8013f64:	6833      	ldr	r3, [r6, #0]
 8013f66:	1d1a      	adds	r2, r3, #4
 8013f68:	6032      	str	r2, [r6, #0]
 8013f6a:	681e      	ldr	r6, [r3, #0]
 8013f6c:	6862      	ldr	r2, [r4, #4]
 8013f6e:	2100      	movs	r1, #0
 8013f70:	4630      	mov	r0, r6
 8013f72:	f7ec f9b5 	bl	80002e0 <memchr>
 8013f76:	b108      	cbz	r0, 8013f7c <_printf_i+0x1e4>
 8013f78:	1b80      	subs	r0, r0, r6
 8013f7a:	6060      	str	r0, [r4, #4]
 8013f7c:	6863      	ldr	r3, [r4, #4]
 8013f7e:	6123      	str	r3, [r4, #16]
 8013f80:	2300      	movs	r3, #0
 8013f82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013f86:	e7aa      	b.n	8013ede <_printf_i+0x146>
 8013f88:	6923      	ldr	r3, [r4, #16]
 8013f8a:	4632      	mov	r2, r6
 8013f8c:	4649      	mov	r1, r9
 8013f8e:	4640      	mov	r0, r8
 8013f90:	47d0      	blx	sl
 8013f92:	3001      	adds	r0, #1
 8013f94:	d0ad      	beq.n	8013ef2 <_printf_i+0x15a>
 8013f96:	6823      	ldr	r3, [r4, #0]
 8013f98:	079b      	lsls	r3, r3, #30
 8013f9a:	d413      	bmi.n	8013fc4 <_printf_i+0x22c>
 8013f9c:	68e0      	ldr	r0, [r4, #12]
 8013f9e:	9b03      	ldr	r3, [sp, #12]
 8013fa0:	4298      	cmp	r0, r3
 8013fa2:	bfb8      	it	lt
 8013fa4:	4618      	movlt	r0, r3
 8013fa6:	e7a6      	b.n	8013ef6 <_printf_i+0x15e>
 8013fa8:	2301      	movs	r3, #1
 8013faa:	4632      	mov	r2, r6
 8013fac:	4649      	mov	r1, r9
 8013fae:	4640      	mov	r0, r8
 8013fb0:	47d0      	blx	sl
 8013fb2:	3001      	adds	r0, #1
 8013fb4:	d09d      	beq.n	8013ef2 <_printf_i+0x15a>
 8013fb6:	3501      	adds	r5, #1
 8013fb8:	68e3      	ldr	r3, [r4, #12]
 8013fba:	9903      	ldr	r1, [sp, #12]
 8013fbc:	1a5b      	subs	r3, r3, r1
 8013fbe:	42ab      	cmp	r3, r5
 8013fc0:	dcf2      	bgt.n	8013fa8 <_printf_i+0x210>
 8013fc2:	e7eb      	b.n	8013f9c <_printf_i+0x204>
 8013fc4:	2500      	movs	r5, #0
 8013fc6:	f104 0619 	add.w	r6, r4, #25
 8013fca:	e7f5      	b.n	8013fb8 <_printf_i+0x220>
 8013fcc:	080174c5 	.word	0x080174c5
 8013fd0:	080174d6 	.word	0x080174d6

08013fd4 <std>:
 8013fd4:	2300      	movs	r3, #0
 8013fd6:	b510      	push	{r4, lr}
 8013fd8:	4604      	mov	r4, r0
 8013fda:	e9c0 3300 	strd	r3, r3, [r0]
 8013fde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013fe2:	6083      	str	r3, [r0, #8]
 8013fe4:	8181      	strh	r1, [r0, #12]
 8013fe6:	6643      	str	r3, [r0, #100]	@ 0x64
 8013fe8:	81c2      	strh	r2, [r0, #14]
 8013fea:	6183      	str	r3, [r0, #24]
 8013fec:	4619      	mov	r1, r3
 8013fee:	2208      	movs	r2, #8
 8013ff0:	305c      	adds	r0, #92	@ 0x5c
 8013ff2:	f000 fa7f 	bl	80144f4 <memset>
 8013ff6:	4b0d      	ldr	r3, [pc, #52]	@ (801402c <std+0x58>)
 8013ff8:	6263      	str	r3, [r4, #36]	@ 0x24
 8013ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8014030 <std+0x5c>)
 8013ffc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8014034 <std+0x60>)
 8014000:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014002:	4b0d      	ldr	r3, [pc, #52]	@ (8014038 <std+0x64>)
 8014004:	6323      	str	r3, [r4, #48]	@ 0x30
 8014006:	4b0d      	ldr	r3, [pc, #52]	@ (801403c <std+0x68>)
 8014008:	6224      	str	r4, [r4, #32]
 801400a:	429c      	cmp	r4, r3
 801400c:	d006      	beq.n	801401c <std+0x48>
 801400e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014012:	4294      	cmp	r4, r2
 8014014:	d002      	beq.n	801401c <std+0x48>
 8014016:	33d0      	adds	r3, #208	@ 0xd0
 8014018:	429c      	cmp	r4, r3
 801401a:	d105      	bne.n	8014028 <std+0x54>
 801401c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014024:	f000 bb28 	b.w	8014678 <__retarget_lock_init_recursive>
 8014028:	bd10      	pop	{r4, pc}
 801402a:	bf00      	nop
 801402c:	08014341 	.word	0x08014341
 8014030:	08014367 	.word	0x08014367
 8014034:	0801439f 	.word	0x0801439f
 8014038:	080143c3 	.word	0x080143c3
 801403c:	24006648 	.word	0x24006648

08014040 <stdio_exit_handler>:
 8014040:	4a02      	ldr	r2, [pc, #8]	@ (801404c <stdio_exit_handler+0xc>)
 8014042:	4903      	ldr	r1, [pc, #12]	@ (8014050 <stdio_exit_handler+0x10>)
 8014044:	4803      	ldr	r0, [pc, #12]	@ (8014054 <stdio_exit_handler+0x14>)
 8014046:	f000 b869 	b.w	801411c <_fwalk_sglue>
 801404a:	bf00      	nop
 801404c:	24000050 	.word	0x24000050
 8014050:	080166b9 	.word	0x080166b9
 8014054:	240001cc 	.word	0x240001cc

08014058 <cleanup_stdio>:
 8014058:	6841      	ldr	r1, [r0, #4]
 801405a:	4b0c      	ldr	r3, [pc, #48]	@ (801408c <cleanup_stdio+0x34>)
 801405c:	4299      	cmp	r1, r3
 801405e:	b510      	push	{r4, lr}
 8014060:	4604      	mov	r4, r0
 8014062:	d001      	beq.n	8014068 <cleanup_stdio+0x10>
 8014064:	f002 fb28 	bl	80166b8 <_fflush_r>
 8014068:	68a1      	ldr	r1, [r4, #8]
 801406a:	4b09      	ldr	r3, [pc, #36]	@ (8014090 <cleanup_stdio+0x38>)
 801406c:	4299      	cmp	r1, r3
 801406e:	d002      	beq.n	8014076 <cleanup_stdio+0x1e>
 8014070:	4620      	mov	r0, r4
 8014072:	f002 fb21 	bl	80166b8 <_fflush_r>
 8014076:	68e1      	ldr	r1, [r4, #12]
 8014078:	4b06      	ldr	r3, [pc, #24]	@ (8014094 <cleanup_stdio+0x3c>)
 801407a:	4299      	cmp	r1, r3
 801407c:	d004      	beq.n	8014088 <cleanup_stdio+0x30>
 801407e:	4620      	mov	r0, r4
 8014080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014084:	f002 bb18 	b.w	80166b8 <_fflush_r>
 8014088:	bd10      	pop	{r4, pc}
 801408a:	bf00      	nop
 801408c:	24006648 	.word	0x24006648
 8014090:	240066b0 	.word	0x240066b0
 8014094:	24006718 	.word	0x24006718

08014098 <global_stdio_init.part.0>:
 8014098:	b510      	push	{r4, lr}
 801409a:	4b0b      	ldr	r3, [pc, #44]	@ (80140c8 <global_stdio_init.part.0+0x30>)
 801409c:	4c0b      	ldr	r4, [pc, #44]	@ (80140cc <global_stdio_init.part.0+0x34>)
 801409e:	4a0c      	ldr	r2, [pc, #48]	@ (80140d0 <global_stdio_init.part.0+0x38>)
 80140a0:	601a      	str	r2, [r3, #0]
 80140a2:	4620      	mov	r0, r4
 80140a4:	2200      	movs	r2, #0
 80140a6:	2104      	movs	r1, #4
 80140a8:	f7ff ff94 	bl	8013fd4 <std>
 80140ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80140b0:	2201      	movs	r2, #1
 80140b2:	2109      	movs	r1, #9
 80140b4:	f7ff ff8e 	bl	8013fd4 <std>
 80140b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80140bc:	2202      	movs	r2, #2
 80140be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80140c2:	2112      	movs	r1, #18
 80140c4:	f7ff bf86 	b.w	8013fd4 <std>
 80140c8:	24006780 	.word	0x24006780
 80140cc:	24006648 	.word	0x24006648
 80140d0:	08014041 	.word	0x08014041

080140d4 <__sfp_lock_acquire>:
 80140d4:	4801      	ldr	r0, [pc, #4]	@ (80140dc <__sfp_lock_acquire+0x8>)
 80140d6:	f000 bad0 	b.w	801467a <__retarget_lock_acquire_recursive>
 80140da:	bf00      	nop
 80140dc:	24006789 	.word	0x24006789

080140e0 <__sfp_lock_release>:
 80140e0:	4801      	ldr	r0, [pc, #4]	@ (80140e8 <__sfp_lock_release+0x8>)
 80140e2:	f000 bacb 	b.w	801467c <__retarget_lock_release_recursive>
 80140e6:	bf00      	nop
 80140e8:	24006789 	.word	0x24006789

080140ec <__sinit>:
 80140ec:	b510      	push	{r4, lr}
 80140ee:	4604      	mov	r4, r0
 80140f0:	f7ff fff0 	bl	80140d4 <__sfp_lock_acquire>
 80140f4:	6a23      	ldr	r3, [r4, #32]
 80140f6:	b11b      	cbz	r3, 8014100 <__sinit+0x14>
 80140f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80140fc:	f7ff bff0 	b.w	80140e0 <__sfp_lock_release>
 8014100:	4b04      	ldr	r3, [pc, #16]	@ (8014114 <__sinit+0x28>)
 8014102:	6223      	str	r3, [r4, #32]
 8014104:	4b04      	ldr	r3, [pc, #16]	@ (8014118 <__sinit+0x2c>)
 8014106:	681b      	ldr	r3, [r3, #0]
 8014108:	2b00      	cmp	r3, #0
 801410a:	d1f5      	bne.n	80140f8 <__sinit+0xc>
 801410c:	f7ff ffc4 	bl	8014098 <global_stdio_init.part.0>
 8014110:	e7f2      	b.n	80140f8 <__sinit+0xc>
 8014112:	bf00      	nop
 8014114:	08014059 	.word	0x08014059
 8014118:	24006780 	.word	0x24006780

0801411c <_fwalk_sglue>:
 801411c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014120:	4607      	mov	r7, r0
 8014122:	4688      	mov	r8, r1
 8014124:	4614      	mov	r4, r2
 8014126:	2600      	movs	r6, #0
 8014128:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801412c:	f1b9 0901 	subs.w	r9, r9, #1
 8014130:	d505      	bpl.n	801413e <_fwalk_sglue+0x22>
 8014132:	6824      	ldr	r4, [r4, #0]
 8014134:	2c00      	cmp	r4, #0
 8014136:	d1f7      	bne.n	8014128 <_fwalk_sglue+0xc>
 8014138:	4630      	mov	r0, r6
 801413a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801413e:	89ab      	ldrh	r3, [r5, #12]
 8014140:	2b01      	cmp	r3, #1
 8014142:	d907      	bls.n	8014154 <_fwalk_sglue+0x38>
 8014144:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014148:	3301      	adds	r3, #1
 801414a:	d003      	beq.n	8014154 <_fwalk_sglue+0x38>
 801414c:	4629      	mov	r1, r5
 801414e:	4638      	mov	r0, r7
 8014150:	47c0      	blx	r8
 8014152:	4306      	orrs	r6, r0
 8014154:	3568      	adds	r5, #104	@ 0x68
 8014156:	e7e9      	b.n	801412c <_fwalk_sglue+0x10>

08014158 <iprintf>:
 8014158:	b40f      	push	{r0, r1, r2, r3}
 801415a:	b507      	push	{r0, r1, r2, lr}
 801415c:	4906      	ldr	r1, [pc, #24]	@ (8014178 <iprintf+0x20>)
 801415e:	ab04      	add	r3, sp, #16
 8014160:	6808      	ldr	r0, [r1, #0]
 8014162:	f853 2b04 	ldr.w	r2, [r3], #4
 8014166:	6881      	ldr	r1, [r0, #8]
 8014168:	9301      	str	r3, [sp, #4]
 801416a:	f001 ffbb 	bl	80160e4 <_vfiprintf_r>
 801416e:	b003      	add	sp, #12
 8014170:	f85d eb04 	ldr.w	lr, [sp], #4
 8014174:	b004      	add	sp, #16
 8014176:	4770      	bx	lr
 8014178:	240001c8 	.word	0x240001c8

0801417c <_puts_r>:
 801417c:	6a03      	ldr	r3, [r0, #32]
 801417e:	b570      	push	{r4, r5, r6, lr}
 8014180:	6884      	ldr	r4, [r0, #8]
 8014182:	4605      	mov	r5, r0
 8014184:	460e      	mov	r6, r1
 8014186:	b90b      	cbnz	r3, 801418c <_puts_r+0x10>
 8014188:	f7ff ffb0 	bl	80140ec <__sinit>
 801418c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801418e:	07db      	lsls	r3, r3, #31
 8014190:	d405      	bmi.n	801419e <_puts_r+0x22>
 8014192:	89a3      	ldrh	r3, [r4, #12]
 8014194:	0598      	lsls	r0, r3, #22
 8014196:	d402      	bmi.n	801419e <_puts_r+0x22>
 8014198:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801419a:	f000 fa6e 	bl	801467a <__retarget_lock_acquire_recursive>
 801419e:	89a3      	ldrh	r3, [r4, #12]
 80141a0:	0719      	lsls	r1, r3, #28
 80141a2:	d502      	bpl.n	80141aa <_puts_r+0x2e>
 80141a4:	6923      	ldr	r3, [r4, #16]
 80141a6:	2b00      	cmp	r3, #0
 80141a8:	d135      	bne.n	8014216 <_puts_r+0x9a>
 80141aa:	4621      	mov	r1, r4
 80141ac:	4628      	mov	r0, r5
 80141ae:	f000 f94b 	bl	8014448 <__swsetup_r>
 80141b2:	b380      	cbz	r0, 8014216 <_puts_r+0x9a>
 80141b4:	f04f 35ff 	mov.w	r5, #4294967295
 80141b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80141ba:	07da      	lsls	r2, r3, #31
 80141bc:	d405      	bmi.n	80141ca <_puts_r+0x4e>
 80141be:	89a3      	ldrh	r3, [r4, #12]
 80141c0:	059b      	lsls	r3, r3, #22
 80141c2:	d402      	bmi.n	80141ca <_puts_r+0x4e>
 80141c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80141c6:	f000 fa59 	bl	801467c <__retarget_lock_release_recursive>
 80141ca:	4628      	mov	r0, r5
 80141cc:	bd70      	pop	{r4, r5, r6, pc}
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	da04      	bge.n	80141dc <_puts_r+0x60>
 80141d2:	69a2      	ldr	r2, [r4, #24]
 80141d4:	429a      	cmp	r2, r3
 80141d6:	dc17      	bgt.n	8014208 <_puts_r+0x8c>
 80141d8:	290a      	cmp	r1, #10
 80141da:	d015      	beq.n	8014208 <_puts_r+0x8c>
 80141dc:	6823      	ldr	r3, [r4, #0]
 80141de:	1c5a      	adds	r2, r3, #1
 80141e0:	6022      	str	r2, [r4, #0]
 80141e2:	7019      	strb	r1, [r3, #0]
 80141e4:	68a3      	ldr	r3, [r4, #8]
 80141e6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80141ea:	3b01      	subs	r3, #1
 80141ec:	60a3      	str	r3, [r4, #8]
 80141ee:	2900      	cmp	r1, #0
 80141f0:	d1ed      	bne.n	80141ce <_puts_r+0x52>
 80141f2:	2b00      	cmp	r3, #0
 80141f4:	da11      	bge.n	801421a <_puts_r+0x9e>
 80141f6:	4622      	mov	r2, r4
 80141f8:	210a      	movs	r1, #10
 80141fa:	4628      	mov	r0, r5
 80141fc:	f000 f8e5 	bl	80143ca <__swbuf_r>
 8014200:	3001      	adds	r0, #1
 8014202:	d0d7      	beq.n	80141b4 <_puts_r+0x38>
 8014204:	250a      	movs	r5, #10
 8014206:	e7d7      	b.n	80141b8 <_puts_r+0x3c>
 8014208:	4622      	mov	r2, r4
 801420a:	4628      	mov	r0, r5
 801420c:	f000 f8dd 	bl	80143ca <__swbuf_r>
 8014210:	3001      	adds	r0, #1
 8014212:	d1e7      	bne.n	80141e4 <_puts_r+0x68>
 8014214:	e7ce      	b.n	80141b4 <_puts_r+0x38>
 8014216:	3e01      	subs	r6, #1
 8014218:	e7e4      	b.n	80141e4 <_puts_r+0x68>
 801421a:	6823      	ldr	r3, [r4, #0]
 801421c:	1c5a      	adds	r2, r3, #1
 801421e:	6022      	str	r2, [r4, #0]
 8014220:	220a      	movs	r2, #10
 8014222:	701a      	strb	r2, [r3, #0]
 8014224:	e7ee      	b.n	8014204 <_puts_r+0x88>
	...

08014228 <puts>:
 8014228:	4b02      	ldr	r3, [pc, #8]	@ (8014234 <puts+0xc>)
 801422a:	4601      	mov	r1, r0
 801422c:	6818      	ldr	r0, [r3, #0]
 801422e:	f7ff bfa5 	b.w	801417c <_puts_r>
 8014232:	bf00      	nop
 8014234:	240001c8 	.word	0x240001c8

08014238 <sniprintf>:
 8014238:	b40c      	push	{r2, r3}
 801423a:	b530      	push	{r4, r5, lr}
 801423c:	4b18      	ldr	r3, [pc, #96]	@ (80142a0 <sniprintf+0x68>)
 801423e:	1e0c      	subs	r4, r1, #0
 8014240:	681d      	ldr	r5, [r3, #0]
 8014242:	b09d      	sub	sp, #116	@ 0x74
 8014244:	da08      	bge.n	8014258 <sniprintf+0x20>
 8014246:	238b      	movs	r3, #139	@ 0x8b
 8014248:	602b      	str	r3, [r5, #0]
 801424a:	f04f 30ff 	mov.w	r0, #4294967295
 801424e:	b01d      	add	sp, #116	@ 0x74
 8014250:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014254:	b002      	add	sp, #8
 8014256:	4770      	bx	lr
 8014258:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801425c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014260:	f04f 0300 	mov.w	r3, #0
 8014264:	931b      	str	r3, [sp, #108]	@ 0x6c
 8014266:	bf14      	ite	ne
 8014268:	f104 33ff 	addne.w	r3, r4, #4294967295
 801426c:	4623      	moveq	r3, r4
 801426e:	9304      	str	r3, [sp, #16]
 8014270:	9307      	str	r3, [sp, #28]
 8014272:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014276:	9002      	str	r0, [sp, #8]
 8014278:	9006      	str	r0, [sp, #24]
 801427a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801427e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8014280:	ab21      	add	r3, sp, #132	@ 0x84
 8014282:	a902      	add	r1, sp, #8
 8014284:	4628      	mov	r0, r5
 8014286:	9301      	str	r3, [sp, #4]
 8014288:	f001 fc36 	bl	8015af8 <_svfiprintf_r>
 801428c:	1c43      	adds	r3, r0, #1
 801428e:	bfbc      	itt	lt
 8014290:	238b      	movlt	r3, #139	@ 0x8b
 8014292:	602b      	strlt	r3, [r5, #0]
 8014294:	2c00      	cmp	r4, #0
 8014296:	d0da      	beq.n	801424e <sniprintf+0x16>
 8014298:	9b02      	ldr	r3, [sp, #8]
 801429a:	2200      	movs	r2, #0
 801429c:	701a      	strb	r2, [r3, #0]
 801429e:	e7d6      	b.n	801424e <sniprintf+0x16>
 80142a0:	240001c8 	.word	0x240001c8

080142a4 <siprintf>:
 80142a4:	b40e      	push	{r1, r2, r3}
 80142a6:	b510      	push	{r4, lr}
 80142a8:	b09d      	sub	sp, #116	@ 0x74
 80142aa:	ab1f      	add	r3, sp, #124	@ 0x7c
 80142ac:	9002      	str	r0, [sp, #8]
 80142ae:	9006      	str	r0, [sp, #24]
 80142b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80142b4:	480a      	ldr	r0, [pc, #40]	@ (80142e0 <siprintf+0x3c>)
 80142b6:	9107      	str	r1, [sp, #28]
 80142b8:	9104      	str	r1, [sp, #16]
 80142ba:	490a      	ldr	r1, [pc, #40]	@ (80142e4 <siprintf+0x40>)
 80142bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80142c0:	9105      	str	r1, [sp, #20]
 80142c2:	2400      	movs	r4, #0
 80142c4:	a902      	add	r1, sp, #8
 80142c6:	6800      	ldr	r0, [r0, #0]
 80142c8:	9301      	str	r3, [sp, #4]
 80142ca:	941b      	str	r4, [sp, #108]	@ 0x6c
 80142cc:	f001 fc14 	bl	8015af8 <_svfiprintf_r>
 80142d0:	9b02      	ldr	r3, [sp, #8]
 80142d2:	701c      	strb	r4, [r3, #0]
 80142d4:	b01d      	add	sp, #116	@ 0x74
 80142d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80142da:	b003      	add	sp, #12
 80142dc:	4770      	bx	lr
 80142de:	bf00      	nop
 80142e0:	240001c8 	.word	0x240001c8
 80142e4:	ffff0208 	.word	0xffff0208

080142e8 <siscanf>:
 80142e8:	b40e      	push	{r1, r2, r3}
 80142ea:	b570      	push	{r4, r5, r6, lr}
 80142ec:	b09d      	sub	sp, #116	@ 0x74
 80142ee:	ac21      	add	r4, sp, #132	@ 0x84
 80142f0:	2500      	movs	r5, #0
 80142f2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80142f6:	f854 6b04 	ldr.w	r6, [r4], #4
 80142fa:	f8ad 2014 	strh.w	r2, [sp, #20]
 80142fe:	951b      	str	r5, [sp, #108]	@ 0x6c
 8014300:	9002      	str	r0, [sp, #8]
 8014302:	9006      	str	r0, [sp, #24]
 8014304:	f7ec f83c 	bl	8000380 <strlen>
 8014308:	4b0b      	ldr	r3, [pc, #44]	@ (8014338 <siscanf+0x50>)
 801430a:	9003      	str	r0, [sp, #12]
 801430c:	9007      	str	r0, [sp, #28]
 801430e:	480b      	ldr	r0, [pc, #44]	@ (801433c <siscanf+0x54>)
 8014310:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014312:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014316:	f8ad 3016 	strh.w	r3, [sp, #22]
 801431a:	4632      	mov	r2, r6
 801431c:	4623      	mov	r3, r4
 801431e:	a902      	add	r1, sp, #8
 8014320:	6800      	ldr	r0, [r0, #0]
 8014322:	950f      	str	r5, [sp, #60]	@ 0x3c
 8014324:	9514      	str	r5, [sp, #80]	@ 0x50
 8014326:	9401      	str	r4, [sp, #4]
 8014328:	f001 fd3c 	bl	8015da4 <__ssvfiscanf_r>
 801432c:	b01d      	add	sp, #116	@ 0x74
 801432e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014332:	b003      	add	sp, #12
 8014334:	4770      	bx	lr
 8014336:	bf00      	nop
 8014338:	08014363 	.word	0x08014363
 801433c:	240001c8 	.word	0x240001c8

08014340 <__sread>:
 8014340:	b510      	push	{r4, lr}
 8014342:	460c      	mov	r4, r1
 8014344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014348:	f000 f938 	bl	80145bc <_read_r>
 801434c:	2800      	cmp	r0, #0
 801434e:	bfab      	itete	ge
 8014350:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8014352:	89a3      	ldrhlt	r3, [r4, #12]
 8014354:	181b      	addge	r3, r3, r0
 8014356:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801435a:	bfac      	ite	ge
 801435c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801435e:	81a3      	strhlt	r3, [r4, #12]
 8014360:	bd10      	pop	{r4, pc}

08014362 <__seofread>:
 8014362:	2000      	movs	r0, #0
 8014364:	4770      	bx	lr

08014366 <__swrite>:
 8014366:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801436a:	461f      	mov	r7, r3
 801436c:	898b      	ldrh	r3, [r1, #12]
 801436e:	05db      	lsls	r3, r3, #23
 8014370:	4605      	mov	r5, r0
 8014372:	460c      	mov	r4, r1
 8014374:	4616      	mov	r6, r2
 8014376:	d505      	bpl.n	8014384 <__swrite+0x1e>
 8014378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801437c:	2302      	movs	r3, #2
 801437e:	2200      	movs	r2, #0
 8014380:	f000 f90a 	bl	8014598 <_lseek_r>
 8014384:	89a3      	ldrh	r3, [r4, #12]
 8014386:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801438a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801438e:	81a3      	strh	r3, [r4, #12]
 8014390:	4632      	mov	r2, r6
 8014392:	463b      	mov	r3, r7
 8014394:	4628      	mov	r0, r5
 8014396:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801439a:	f000 b931 	b.w	8014600 <_write_r>

0801439e <__sseek>:
 801439e:	b510      	push	{r4, lr}
 80143a0:	460c      	mov	r4, r1
 80143a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80143a6:	f000 f8f7 	bl	8014598 <_lseek_r>
 80143aa:	1c43      	adds	r3, r0, #1
 80143ac:	89a3      	ldrh	r3, [r4, #12]
 80143ae:	bf15      	itete	ne
 80143b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80143b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80143b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80143ba:	81a3      	strheq	r3, [r4, #12]
 80143bc:	bf18      	it	ne
 80143be:	81a3      	strhne	r3, [r4, #12]
 80143c0:	bd10      	pop	{r4, pc}

080143c2 <__sclose>:
 80143c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80143c6:	f000 b8d7 	b.w	8014578 <_close_r>

080143ca <__swbuf_r>:
 80143ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143cc:	460e      	mov	r6, r1
 80143ce:	4614      	mov	r4, r2
 80143d0:	4605      	mov	r5, r0
 80143d2:	b118      	cbz	r0, 80143dc <__swbuf_r+0x12>
 80143d4:	6a03      	ldr	r3, [r0, #32]
 80143d6:	b90b      	cbnz	r3, 80143dc <__swbuf_r+0x12>
 80143d8:	f7ff fe88 	bl	80140ec <__sinit>
 80143dc:	69a3      	ldr	r3, [r4, #24]
 80143de:	60a3      	str	r3, [r4, #8]
 80143e0:	89a3      	ldrh	r3, [r4, #12]
 80143e2:	071a      	lsls	r2, r3, #28
 80143e4:	d501      	bpl.n	80143ea <__swbuf_r+0x20>
 80143e6:	6923      	ldr	r3, [r4, #16]
 80143e8:	b943      	cbnz	r3, 80143fc <__swbuf_r+0x32>
 80143ea:	4621      	mov	r1, r4
 80143ec:	4628      	mov	r0, r5
 80143ee:	f000 f82b 	bl	8014448 <__swsetup_r>
 80143f2:	b118      	cbz	r0, 80143fc <__swbuf_r+0x32>
 80143f4:	f04f 37ff 	mov.w	r7, #4294967295
 80143f8:	4638      	mov	r0, r7
 80143fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80143fc:	6823      	ldr	r3, [r4, #0]
 80143fe:	6922      	ldr	r2, [r4, #16]
 8014400:	1a98      	subs	r0, r3, r2
 8014402:	6963      	ldr	r3, [r4, #20]
 8014404:	b2f6      	uxtb	r6, r6
 8014406:	4283      	cmp	r3, r0
 8014408:	4637      	mov	r7, r6
 801440a:	dc05      	bgt.n	8014418 <__swbuf_r+0x4e>
 801440c:	4621      	mov	r1, r4
 801440e:	4628      	mov	r0, r5
 8014410:	f002 f952 	bl	80166b8 <_fflush_r>
 8014414:	2800      	cmp	r0, #0
 8014416:	d1ed      	bne.n	80143f4 <__swbuf_r+0x2a>
 8014418:	68a3      	ldr	r3, [r4, #8]
 801441a:	3b01      	subs	r3, #1
 801441c:	60a3      	str	r3, [r4, #8]
 801441e:	6823      	ldr	r3, [r4, #0]
 8014420:	1c5a      	adds	r2, r3, #1
 8014422:	6022      	str	r2, [r4, #0]
 8014424:	701e      	strb	r6, [r3, #0]
 8014426:	6962      	ldr	r2, [r4, #20]
 8014428:	1c43      	adds	r3, r0, #1
 801442a:	429a      	cmp	r2, r3
 801442c:	d004      	beq.n	8014438 <__swbuf_r+0x6e>
 801442e:	89a3      	ldrh	r3, [r4, #12]
 8014430:	07db      	lsls	r3, r3, #31
 8014432:	d5e1      	bpl.n	80143f8 <__swbuf_r+0x2e>
 8014434:	2e0a      	cmp	r6, #10
 8014436:	d1df      	bne.n	80143f8 <__swbuf_r+0x2e>
 8014438:	4621      	mov	r1, r4
 801443a:	4628      	mov	r0, r5
 801443c:	f002 f93c 	bl	80166b8 <_fflush_r>
 8014440:	2800      	cmp	r0, #0
 8014442:	d0d9      	beq.n	80143f8 <__swbuf_r+0x2e>
 8014444:	e7d6      	b.n	80143f4 <__swbuf_r+0x2a>
	...

08014448 <__swsetup_r>:
 8014448:	b538      	push	{r3, r4, r5, lr}
 801444a:	4b29      	ldr	r3, [pc, #164]	@ (80144f0 <__swsetup_r+0xa8>)
 801444c:	4605      	mov	r5, r0
 801444e:	6818      	ldr	r0, [r3, #0]
 8014450:	460c      	mov	r4, r1
 8014452:	b118      	cbz	r0, 801445c <__swsetup_r+0x14>
 8014454:	6a03      	ldr	r3, [r0, #32]
 8014456:	b90b      	cbnz	r3, 801445c <__swsetup_r+0x14>
 8014458:	f7ff fe48 	bl	80140ec <__sinit>
 801445c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014460:	0719      	lsls	r1, r3, #28
 8014462:	d422      	bmi.n	80144aa <__swsetup_r+0x62>
 8014464:	06da      	lsls	r2, r3, #27
 8014466:	d407      	bmi.n	8014478 <__swsetup_r+0x30>
 8014468:	2209      	movs	r2, #9
 801446a:	602a      	str	r2, [r5, #0]
 801446c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014470:	81a3      	strh	r3, [r4, #12]
 8014472:	f04f 30ff 	mov.w	r0, #4294967295
 8014476:	e033      	b.n	80144e0 <__swsetup_r+0x98>
 8014478:	0758      	lsls	r0, r3, #29
 801447a:	d512      	bpl.n	80144a2 <__swsetup_r+0x5a>
 801447c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801447e:	b141      	cbz	r1, 8014492 <__swsetup_r+0x4a>
 8014480:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014484:	4299      	cmp	r1, r3
 8014486:	d002      	beq.n	801448e <__swsetup_r+0x46>
 8014488:	4628      	mov	r0, r5
 801448a:	f000 feef 	bl	801526c <_free_r>
 801448e:	2300      	movs	r3, #0
 8014490:	6363      	str	r3, [r4, #52]	@ 0x34
 8014492:	89a3      	ldrh	r3, [r4, #12]
 8014494:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014498:	81a3      	strh	r3, [r4, #12]
 801449a:	2300      	movs	r3, #0
 801449c:	6063      	str	r3, [r4, #4]
 801449e:	6923      	ldr	r3, [r4, #16]
 80144a0:	6023      	str	r3, [r4, #0]
 80144a2:	89a3      	ldrh	r3, [r4, #12]
 80144a4:	f043 0308 	orr.w	r3, r3, #8
 80144a8:	81a3      	strh	r3, [r4, #12]
 80144aa:	6923      	ldr	r3, [r4, #16]
 80144ac:	b94b      	cbnz	r3, 80144c2 <__swsetup_r+0x7a>
 80144ae:	89a3      	ldrh	r3, [r4, #12]
 80144b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80144b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80144b8:	d003      	beq.n	80144c2 <__swsetup_r+0x7a>
 80144ba:	4621      	mov	r1, r4
 80144bc:	4628      	mov	r0, r5
 80144be:	f002 f949 	bl	8016754 <__smakebuf_r>
 80144c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80144c6:	f013 0201 	ands.w	r2, r3, #1
 80144ca:	d00a      	beq.n	80144e2 <__swsetup_r+0x9a>
 80144cc:	2200      	movs	r2, #0
 80144ce:	60a2      	str	r2, [r4, #8]
 80144d0:	6962      	ldr	r2, [r4, #20]
 80144d2:	4252      	negs	r2, r2
 80144d4:	61a2      	str	r2, [r4, #24]
 80144d6:	6922      	ldr	r2, [r4, #16]
 80144d8:	b942      	cbnz	r2, 80144ec <__swsetup_r+0xa4>
 80144da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80144de:	d1c5      	bne.n	801446c <__swsetup_r+0x24>
 80144e0:	bd38      	pop	{r3, r4, r5, pc}
 80144e2:	0799      	lsls	r1, r3, #30
 80144e4:	bf58      	it	pl
 80144e6:	6962      	ldrpl	r2, [r4, #20]
 80144e8:	60a2      	str	r2, [r4, #8]
 80144ea:	e7f4      	b.n	80144d6 <__swsetup_r+0x8e>
 80144ec:	2000      	movs	r0, #0
 80144ee:	e7f7      	b.n	80144e0 <__swsetup_r+0x98>
 80144f0:	240001c8 	.word	0x240001c8

080144f4 <memset>:
 80144f4:	4402      	add	r2, r0
 80144f6:	4603      	mov	r3, r0
 80144f8:	4293      	cmp	r3, r2
 80144fa:	d100      	bne.n	80144fe <memset+0xa>
 80144fc:	4770      	bx	lr
 80144fe:	f803 1b01 	strb.w	r1, [r3], #1
 8014502:	e7f9      	b.n	80144f8 <memset+0x4>

08014504 <strchr>:
 8014504:	b2c9      	uxtb	r1, r1
 8014506:	4603      	mov	r3, r0
 8014508:	4618      	mov	r0, r3
 801450a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801450e:	b112      	cbz	r2, 8014516 <strchr+0x12>
 8014510:	428a      	cmp	r2, r1
 8014512:	d1f9      	bne.n	8014508 <strchr+0x4>
 8014514:	4770      	bx	lr
 8014516:	2900      	cmp	r1, #0
 8014518:	bf18      	it	ne
 801451a:	2000      	movne	r0, #0
 801451c:	4770      	bx	lr

0801451e <strncpy>:
 801451e:	b510      	push	{r4, lr}
 8014520:	3901      	subs	r1, #1
 8014522:	4603      	mov	r3, r0
 8014524:	b132      	cbz	r2, 8014534 <strncpy+0x16>
 8014526:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801452a:	f803 4b01 	strb.w	r4, [r3], #1
 801452e:	3a01      	subs	r2, #1
 8014530:	2c00      	cmp	r4, #0
 8014532:	d1f7      	bne.n	8014524 <strncpy+0x6>
 8014534:	441a      	add	r2, r3
 8014536:	2100      	movs	r1, #0
 8014538:	4293      	cmp	r3, r2
 801453a:	d100      	bne.n	801453e <strncpy+0x20>
 801453c:	bd10      	pop	{r4, pc}
 801453e:	f803 1b01 	strb.w	r1, [r3], #1
 8014542:	e7f9      	b.n	8014538 <strncpy+0x1a>

08014544 <strstr>:
 8014544:	780a      	ldrb	r2, [r1, #0]
 8014546:	b570      	push	{r4, r5, r6, lr}
 8014548:	b96a      	cbnz	r2, 8014566 <strstr+0x22>
 801454a:	bd70      	pop	{r4, r5, r6, pc}
 801454c:	429a      	cmp	r2, r3
 801454e:	d109      	bne.n	8014564 <strstr+0x20>
 8014550:	460c      	mov	r4, r1
 8014552:	4605      	mov	r5, r0
 8014554:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8014558:	2b00      	cmp	r3, #0
 801455a:	d0f6      	beq.n	801454a <strstr+0x6>
 801455c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8014560:	429e      	cmp	r6, r3
 8014562:	d0f7      	beq.n	8014554 <strstr+0x10>
 8014564:	3001      	adds	r0, #1
 8014566:	7803      	ldrb	r3, [r0, #0]
 8014568:	2b00      	cmp	r3, #0
 801456a:	d1ef      	bne.n	801454c <strstr+0x8>
 801456c:	4618      	mov	r0, r3
 801456e:	e7ec      	b.n	801454a <strstr+0x6>

08014570 <_localeconv_r>:
 8014570:	4800      	ldr	r0, [pc, #0]	@ (8014574 <_localeconv_r+0x4>)
 8014572:	4770      	bx	lr
 8014574:	2400014c 	.word	0x2400014c

08014578 <_close_r>:
 8014578:	b538      	push	{r3, r4, r5, lr}
 801457a:	4d06      	ldr	r5, [pc, #24]	@ (8014594 <_close_r+0x1c>)
 801457c:	2300      	movs	r3, #0
 801457e:	4604      	mov	r4, r0
 8014580:	4608      	mov	r0, r1
 8014582:	602b      	str	r3, [r5, #0]
 8014584:	f7f1 f97e 	bl	8005884 <_close>
 8014588:	1c43      	adds	r3, r0, #1
 801458a:	d102      	bne.n	8014592 <_close_r+0x1a>
 801458c:	682b      	ldr	r3, [r5, #0]
 801458e:	b103      	cbz	r3, 8014592 <_close_r+0x1a>
 8014590:	6023      	str	r3, [r4, #0]
 8014592:	bd38      	pop	{r3, r4, r5, pc}
 8014594:	24006784 	.word	0x24006784

08014598 <_lseek_r>:
 8014598:	b538      	push	{r3, r4, r5, lr}
 801459a:	4d07      	ldr	r5, [pc, #28]	@ (80145b8 <_lseek_r+0x20>)
 801459c:	4604      	mov	r4, r0
 801459e:	4608      	mov	r0, r1
 80145a0:	4611      	mov	r1, r2
 80145a2:	2200      	movs	r2, #0
 80145a4:	602a      	str	r2, [r5, #0]
 80145a6:	461a      	mov	r2, r3
 80145a8:	f7f1 f993 	bl	80058d2 <_lseek>
 80145ac:	1c43      	adds	r3, r0, #1
 80145ae:	d102      	bne.n	80145b6 <_lseek_r+0x1e>
 80145b0:	682b      	ldr	r3, [r5, #0]
 80145b2:	b103      	cbz	r3, 80145b6 <_lseek_r+0x1e>
 80145b4:	6023      	str	r3, [r4, #0]
 80145b6:	bd38      	pop	{r3, r4, r5, pc}
 80145b8:	24006784 	.word	0x24006784

080145bc <_read_r>:
 80145bc:	b538      	push	{r3, r4, r5, lr}
 80145be:	4d07      	ldr	r5, [pc, #28]	@ (80145dc <_read_r+0x20>)
 80145c0:	4604      	mov	r4, r0
 80145c2:	4608      	mov	r0, r1
 80145c4:	4611      	mov	r1, r2
 80145c6:	2200      	movs	r2, #0
 80145c8:	602a      	str	r2, [r5, #0]
 80145ca:	461a      	mov	r2, r3
 80145cc:	f7f1 f93d 	bl	800584a <_read>
 80145d0:	1c43      	adds	r3, r0, #1
 80145d2:	d102      	bne.n	80145da <_read_r+0x1e>
 80145d4:	682b      	ldr	r3, [r5, #0]
 80145d6:	b103      	cbz	r3, 80145da <_read_r+0x1e>
 80145d8:	6023      	str	r3, [r4, #0]
 80145da:	bd38      	pop	{r3, r4, r5, pc}
 80145dc:	24006784 	.word	0x24006784

080145e0 <_sbrk_r>:
 80145e0:	b538      	push	{r3, r4, r5, lr}
 80145e2:	4d06      	ldr	r5, [pc, #24]	@ (80145fc <_sbrk_r+0x1c>)
 80145e4:	2300      	movs	r3, #0
 80145e6:	4604      	mov	r4, r0
 80145e8:	4608      	mov	r0, r1
 80145ea:	602b      	str	r3, [r5, #0]
 80145ec:	f7f1 f97e 	bl	80058ec <_sbrk>
 80145f0:	1c43      	adds	r3, r0, #1
 80145f2:	d102      	bne.n	80145fa <_sbrk_r+0x1a>
 80145f4:	682b      	ldr	r3, [r5, #0]
 80145f6:	b103      	cbz	r3, 80145fa <_sbrk_r+0x1a>
 80145f8:	6023      	str	r3, [r4, #0]
 80145fa:	bd38      	pop	{r3, r4, r5, pc}
 80145fc:	24006784 	.word	0x24006784

08014600 <_write_r>:
 8014600:	b538      	push	{r3, r4, r5, lr}
 8014602:	4d07      	ldr	r5, [pc, #28]	@ (8014620 <_write_r+0x20>)
 8014604:	4604      	mov	r4, r0
 8014606:	4608      	mov	r0, r1
 8014608:	4611      	mov	r1, r2
 801460a:	2200      	movs	r2, #0
 801460c:	602a      	str	r2, [r5, #0]
 801460e:	461a      	mov	r2, r3
 8014610:	f7f0 fd0e 	bl	8005030 <_write>
 8014614:	1c43      	adds	r3, r0, #1
 8014616:	d102      	bne.n	801461e <_write_r+0x1e>
 8014618:	682b      	ldr	r3, [r5, #0]
 801461a:	b103      	cbz	r3, 801461e <_write_r+0x1e>
 801461c:	6023      	str	r3, [r4, #0]
 801461e:	bd38      	pop	{r3, r4, r5, pc}
 8014620:	24006784 	.word	0x24006784

08014624 <__errno>:
 8014624:	4b01      	ldr	r3, [pc, #4]	@ (801462c <__errno+0x8>)
 8014626:	6818      	ldr	r0, [r3, #0]
 8014628:	4770      	bx	lr
 801462a:	bf00      	nop
 801462c:	240001c8 	.word	0x240001c8

08014630 <__libc_init_array>:
 8014630:	b570      	push	{r4, r5, r6, lr}
 8014632:	4d0d      	ldr	r5, [pc, #52]	@ (8014668 <__libc_init_array+0x38>)
 8014634:	4c0d      	ldr	r4, [pc, #52]	@ (801466c <__libc_init_array+0x3c>)
 8014636:	1b64      	subs	r4, r4, r5
 8014638:	10a4      	asrs	r4, r4, #2
 801463a:	2600      	movs	r6, #0
 801463c:	42a6      	cmp	r6, r4
 801463e:	d109      	bne.n	8014654 <__libc_init_array+0x24>
 8014640:	4d0b      	ldr	r5, [pc, #44]	@ (8014670 <__libc_init_array+0x40>)
 8014642:	4c0c      	ldr	r4, [pc, #48]	@ (8014674 <__libc_init_array+0x44>)
 8014644:	f002 faee 	bl	8016c24 <_init>
 8014648:	1b64      	subs	r4, r4, r5
 801464a:	10a4      	asrs	r4, r4, #2
 801464c:	2600      	movs	r6, #0
 801464e:	42a6      	cmp	r6, r4
 8014650:	d105      	bne.n	801465e <__libc_init_array+0x2e>
 8014652:	bd70      	pop	{r4, r5, r6, pc}
 8014654:	f855 3b04 	ldr.w	r3, [r5], #4
 8014658:	4798      	blx	r3
 801465a:	3601      	adds	r6, #1
 801465c:	e7ee      	b.n	801463c <__libc_init_array+0xc>
 801465e:	f855 3b04 	ldr.w	r3, [r5], #4
 8014662:	4798      	blx	r3
 8014664:	3601      	adds	r6, #1
 8014666:	e7f2      	b.n	801464e <__libc_init_array+0x1e>
 8014668:	08017748 	.word	0x08017748
 801466c:	08017748 	.word	0x08017748
 8014670:	08017748 	.word	0x08017748
 8014674:	0801774c 	.word	0x0801774c

08014678 <__retarget_lock_init_recursive>:
 8014678:	4770      	bx	lr

0801467a <__retarget_lock_acquire_recursive>:
 801467a:	4770      	bx	lr

0801467c <__retarget_lock_release_recursive>:
 801467c:	4770      	bx	lr

0801467e <memcpy>:
 801467e:	440a      	add	r2, r1
 8014680:	4291      	cmp	r1, r2
 8014682:	f100 33ff 	add.w	r3, r0, #4294967295
 8014686:	d100      	bne.n	801468a <memcpy+0xc>
 8014688:	4770      	bx	lr
 801468a:	b510      	push	{r4, lr}
 801468c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014690:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014694:	4291      	cmp	r1, r2
 8014696:	d1f9      	bne.n	801468c <memcpy+0xe>
 8014698:	bd10      	pop	{r4, pc}

0801469a <quorem>:
 801469a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801469e:	6903      	ldr	r3, [r0, #16]
 80146a0:	690c      	ldr	r4, [r1, #16]
 80146a2:	42a3      	cmp	r3, r4
 80146a4:	4607      	mov	r7, r0
 80146a6:	db7e      	blt.n	80147a6 <quorem+0x10c>
 80146a8:	3c01      	subs	r4, #1
 80146aa:	f101 0814 	add.w	r8, r1, #20
 80146ae:	00a3      	lsls	r3, r4, #2
 80146b0:	f100 0514 	add.w	r5, r0, #20
 80146b4:	9300      	str	r3, [sp, #0]
 80146b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80146ba:	9301      	str	r3, [sp, #4]
 80146bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80146c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80146c4:	3301      	adds	r3, #1
 80146c6:	429a      	cmp	r2, r3
 80146c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80146cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80146d0:	d32e      	bcc.n	8014730 <quorem+0x96>
 80146d2:	f04f 0a00 	mov.w	sl, #0
 80146d6:	46c4      	mov	ip, r8
 80146d8:	46ae      	mov	lr, r5
 80146da:	46d3      	mov	fp, sl
 80146dc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80146e0:	b298      	uxth	r0, r3
 80146e2:	fb06 a000 	mla	r0, r6, r0, sl
 80146e6:	0c02      	lsrs	r2, r0, #16
 80146e8:	0c1b      	lsrs	r3, r3, #16
 80146ea:	fb06 2303 	mla	r3, r6, r3, r2
 80146ee:	f8de 2000 	ldr.w	r2, [lr]
 80146f2:	b280      	uxth	r0, r0
 80146f4:	b292      	uxth	r2, r2
 80146f6:	1a12      	subs	r2, r2, r0
 80146f8:	445a      	add	r2, fp
 80146fa:	f8de 0000 	ldr.w	r0, [lr]
 80146fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014702:	b29b      	uxth	r3, r3
 8014704:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014708:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801470c:	b292      	uxth	r2, r2
 801470e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8014712:	45e1      	cmp	r9, ip
 8014714:	f84e 2b04 	str.w	r2, [lr], #4
 8014718:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801471c:	d2de      	bcs.n	80146dc <quorem+0x42>
 801471e:	9b00      	ldr	r3, [sp, #0]
 8014720:	58eb      	ldr	r3, [r5, r3]
 8014722:	b92b      	cbnz	r3, 8014730 <quorem+0x96>
 8014724:	9b01      	ldr	r3, [sp, #4]
 8014726:	3b04      	subs	r3, #4
 8014728:	429d      	cmp	r5, r3
 801472a:	461a      	mov	r2, r3
 801472c:	d32f      	bcc.n	801478e <quorem+0xf4>
 801472e:	613c      	str	r4, [r7, #16]
 8014730:	4638      	mov	r0, r7
 8014732:	f001 f869 	bl	8015808 <__mcmp>
 8014736:	2800      	cmp	r0, #0
 8014738:	db25      	blt.n	8014786 <quorem+0xec>
 801473a:	4629      	mov	r1, r5
 801473c:	2000      	movs	r0, #0
 801473e:	f858 2b04 	ldr.w	r2, [r8], #4
 8014742:	f8d1 c000 	ldr.w	ip, [r1]
 8014746:	fa1f fe82 	uxth.w	lr, r2
 801474a:	fa1f f38c 	uxth.w	r3, ip
 801474e:	eba3 030e 	sub.w	r3, r3, lr
 8014752:	4403      	add	r3, r0
 8014754:	0c12      	lsrs	r2, r2, #16
 8014756:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801475a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801475e:	b29b      	uxth	r3, r3
 8014760:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014764:	45c1      	cmp	r9, r8
 8014766:	f841 3b04 	str.w	r3, [r1], #4
 801476a:	ea4f 4022 	mov.w	r0, r2, asr #16
 801476e:	d2e6      	bcs.n	801473e <quorem+0xa4>
 8014770:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014774:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014778:	b922      	cbnz	r2, 8014784 <quorem+0xea>
 801477a:	3b04      	subs	r3, #4
 801477c:	429d      	cmp	r5, r3
 801477e:	461a      	mov	r2, r3
 8014780:	d30b      	bcc.n	801479a <quorem+0x100>
 8014782:	613c      	str	r4, [r7, #16]
 8014784:	3601      	adds	r6, #1
 8014786:	4630      	mov	r0, r6
 8014788:	b003      	add	sp, #12
 801478a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801478e:	6812      	ldr	r2, [r2, #0]
 8014790:	3b04      	subs	r3, #4
 8014792:	2a00      	cmp	r2, #0
 8014794:	d1cb      	bne.n	801472e <quorem+0x94>
 8014796:	3c01      	subs	r4, #1
 8014798:	e7c6      	b.n	8014728 <quorem+0x8e>
 801479a:	6812      	ldr	r2, [r2, #0]
 801479c:	3b04      	subs	r3, #4
 801479e:	2a00      	cmp	r2, #0
 80147a0:	d1ef      	bne.n	8014782 <quorem+0xe8>
 80147a2:	3c01      	subs	r4, #1
 80147a4:	e7ea      	b.n	801477c <quorem+0xe2>
 80147a6:	2000      	movs	r0, #0
 80147a8:	e7ee      	b.n	8014788 <quorem+0xee>
 80147aa:	0000      	movs	r0, r0
 80147ac:	0000      	movs	r0, r0
	...

080147b0 <_dtoa_r>:
 80147b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147b4:	ed2d 8b02 	vpush	{d8}
 80147b8:	69c7      	ldr	r7, [r0, #28]
 80147ba:	b091      	sub	sp, #68	@ 0x44
 80147bc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80147c0:	ec55 4b10 	vmov	r4, r5, d0
 80147c4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80147c6:	9107      	str	r1, [sp, #28]
 80147c8:	4681      	mov	r9, r0
 80147ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80147cc:	930d      	str	r3, [sp, #52]	@ 0x34
 80147ce:	b97f      	cbnz	r7, 80147f0 <_dtoa_r+0x40>
 80147d0:	2010      	movs	r0, #16
 80147d2:	f7fe fed7 	bl	8013584 <malloc>
 80147d6:	4602      	mov	r2, r0
 80147d8:	f8c9 001c 	str.w	r0, [r9, #28]
 80147dc:	b920      	cbnz	r0, 80147e8 <_dtoa_r+0x38>
 80147de:	4ba0      	ldr	r3, [pc, #640]	@ (8014a60 <_dtoa_r+0x2b0>)
 80147e0:	21ef      	movs	r1, #239	@ 0xef
 80147e2:	48a0      	ldr	r0, [pc, #640]	@ (8014a64 <_dtoa_r+0x2b4>)
 80147e4:	f002 f8a2 	bl	801692c <__assert_func>
 80147e8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80147ec:	6007      	str	r7, [r0, #0]
 80147ee:	60c7      	str	r7, [r0, #12]
 80147f0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80147f4:	6819      	ldr	r1, [r3, #0]
 80147f6:	b159      	cbz	r1, 8014810 <_dtoa_r+0x60>
 80147f8:	685a      	ldr	r2, [r3, #4]
 80147fa:	604a      	str	r2, [r1, #4]
 80147fc:	2301      	movs	r3, #1
 80147fe:	4093      	lsls	r3, r2
 8014800:	608b      	str	r3, [r1, #8]
 8014802:	4648      	mov	r0, r9
 8014804:	f000 fdce 	bl	80153a4 <_Bfree>
 8014808:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801480c:	2200      	movs	r2, #0
 801480e:	601a      	str	r2, [r3, #0]
 8014810:	1e2b      	subs	r3, r5, #0
 8014812:	bfbb      	ittet	lt
 8014814:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014818:	9303      	strlt	r3, [sp, #12]
 801481a:	2300      	movge	r3, #0
 801481c:	2201      	movlt	r2, #1
 801481e:	bfac      	ite	ge
 8014820:	6033      	strge	r3, [r6, #0]
 8014822:	6032      	strlt	r2, [r6, #0]
 8014824:	4b90      	ldr	r3, [pc, #576]	@ (8014a68 <_dtoa_r+0x2b8>)
 8014826:	9e03      	ldr	r6, [sp, #12]
 8014828:	43b3      	bics	r3, r6
 801482a:	d110      	bne.n	801484e <_dtoa_r+0x9e>
 801482c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801482e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8014832:	6013      	str	r3, [r2, #0]
 8014834:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8014838:	4323      	orrs	r3, r4
 801483a:	f000 84e6 	beq.w	801520a <_dtoa_r+0xa5a>
 801483e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014840:	4f8a      	ldr	r7, [pc, #552]	@ (8014a6c <_dtoa_r+0x2bc>)
 8014842:	2b00      	cmp	r3, #0
 8014844:	f000 84e8 	beq.w	8015218 <_dtoa_r+0xa68>
 8014848:	1cfb      	adds	r3, r7, #3
 801484a:	f000 bce3 	b.w	8015214 <_dtoa_r+0xa64>
 801484e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8014852:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8014856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801485a:	d10a      	bne.n	8014872 <_dtoa_r+0xc2>
 801485c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801485e:	2301      	movs	r3, #1
 8014860:	6013      	str	r3, [r2, #0]
 8014862:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014864:	b113      	cbz	r3, 801486c <_dtoa_r+0xbc>
 8014866:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8014868:	4b81      	ldr	r3, [pc, #516]	@ (8014a70 <_dtoa_r+0x2c0>)
 801486a:	6013      	str	r3, [r2, #0]
 801486c:	4f81      	ldr	r7, [pc, #516]	@ (8014a74 <_dtoa_r+0x2c4>)
 801486e:	f000 bcd3 	b.w	8015218 <_dtoa_r+0xa68>
 8014872:	aa0e      	add	r2, sp, #56	@ 0x38
 8014874:	a90f      	add	r1, sp, #60	@ 0x3c
 8014876:	4648      	mov	r0, r9
 8014878:	eeb0 0b48 	vmov.f64	d0, d8
 801487c:	f001 f874 	bl	8015968 <__d2b>
 8014880:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8014884:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014886:	9001      	str	r0, [sp, #4]
 8014888:	2b00      	cmp	r3, #0
 801488a:	d045      	beq.n	8014918 <_dtoa_r+0x168>
 801488c:	eeb0 7b48 	vmov.f64	d7, d8
 8014890:	ee18 1a90 	vmov	r1, s17
 8014894:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8014898:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801489c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80148a0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80148a4:	2500      	movs	r5, #0
 80148a6:	ee07 1a90 	vmov	s15, r1
 80148aa:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80148ae:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8014a48 <_dtoa_r+0x298>
 80148b2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80148b6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8014a50 <_dtoa_r+0x2a0>
 80148ba:	eea7 6b05 	vfma.f64	d6, d7, d5
 80148be:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8014a58 <_dtoa_r+0x2a8>
 80148c2:	ee07 3a90 	vmov	s15, r3
 80148c6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80148ca:	eeb0 7b46 	vmov.f64	d7, d6
 80148ce:	eea4 7b05 	vfma.f64	d7, d4, d5
 80148d2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80148d6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80148da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80148de:	ee16 8a90 	vmov	r8, s13
 80148e2:	d508      	bpl.n	80148f6 <_dtoa_r+0x146>
 80148e4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80148e8:	eeb4 6b47 	vcmp.f64	d6, d7
 80148ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80148f0:	bf18      	it	ne
 80148f2:	f108 38ff 	addne.w	r8, r8, #4294967295
 80148f6:	f1b8 0f16 	cmp.w	r8, #22
 80148fa:	d82b      	bhi.n	8014954 <_dtoa_r+0x1a4>
 80148fc:	495e      	ldr	r1, [pc, #376]	@ (8014a78 <_dtoa_r+0x2c8>)
 80148fe:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8014902:	ed91 7b00 	vldr	d7, [r1]
 8014906:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801490a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801490e:	d501      	bpl.n	8014914 <_dtoa_r+0x164>
 8014910:	f108 38ff 	add.w	r8, r8, #4294967295
 8014914:	2100      	movs	r1, #0
 8014916:	e01e      	b.n	8014956 <_dtoa_r+0x1a6>
 8014918:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801491a:	4413      	add	r3, r2
 801491c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8014920:	2920      	cmp	r1, #32
 8014922:	bfc1      	itttt	gt
 8014924:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8014928:	408e      	lslgt	r6, r1
 801492a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801492e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8014932:	bfd6      	itet	le
 8014934:	f1c1 0120 	rsble	r1, r1, #32
 8014938:	4331      	orrgt	r1, r6
 801493a:	fa04 f101 	lslle.w	r1, r4, r1
 801493e:	ee07 1a90 	vmov	s15, r1
 8014942:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8014946:	3b01      	subs	r3, #1
 8014948:	ee17 1a90 	vmov	r1, s15
 801494c:	2501      	movs	r5, #1
 801494e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8014952:	e7a8      	b.n	80148a6 <_dtoa_r+0xf6>
 8014954:	2101      	movs	r1, #1
 8014956:	1ad2      	subs	r2, r2, r3
 8014958:	1e53      	subs	r3, r2, #1
 801495a:	9306      	str	r3, [sp, #24]
 801495c:	bf45      	ittet	mi
 801495e:	f1c2 0301 	rsbmi	r3, r2, #1
 8014962:	9304      	strmi	r3, [sp, #16]
 8014964:	2300      	movpl	r3, #0
 8014966:	2300      	movmi	r3, #0
 8014968:	bf4c      	ite	mi
 801496a:	9306      	strmi	r3, [sp, #24]
 801496c:	9304      	strpl	r3, [sp, #16]
 801496e:	f1b8 0f00 	cmp.w	r8, #0
 8014972:	910c      	str	r1, [sp, #48]	@ 0x30
 8014974:	db18      	blt.n	80149a8 <_dtoa_r+0x1f8>
 8014976:	9b06      	ldr	r3, [sp, #24]
 8014978:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801497c:	4443      	add	r3, r8
 801497e:	9306      	str	r3, [sp, #24]
 8014980:	2300      	movs	r3, #0
 8014982:	9a07      	ldr	r2, [sp, #28]
 8014984:	2a09      	cmp	r2, #9
 8014986:	d845      	bhi.n	8014a14 <_dtoa_r+0x264>
 8014988:	2a05      	cmp	r2, #5
 801498a:	bfc4      	itt	gt
 801498c:	3a04      	subgt	r2, #4
 801498e:	9207      	strgt	r2, [sp, #28]
 8014990:	9a07      	ldr	r2, [sp, #28]
 8014992:	f1a2 0202 	sub.w	r2, r2, #2
 8014996:	bfcc      	ite	gt
 8014998:	2400      	movgt	r4, #0
 801499a:	2401      	movle	r4, #1
 801499c:	2a03      	cmp	r2, #3
 801499e:	d844      	bhi.n	8014a2a <_dtoa_r+0x27a>
 80149a0:	e8df f002 	tbb	[pc, r2]
 80149a4:	0b173634 	.word	0x0b173634
 80149a8:	9b04      	ldr	r3, [sp, #16]
 80149aa:	2200      	movs	r2, #0
 80149ac:	eba3 0308 	sub.w	r3, r3, r8
 80149b0:	9304      	str	r3, [sp, #16]
 80149b2:	920a      	str	r2, [sp, #40]	@ 0x28
 80149b4:	f1c8 0300 	rsb	r3, r8, #0
 80149b8:	e7e3      	b.n	8014982 <_dtoa_r+0x1d2>
 80149ba:	2201      	movs	r2, #1
 80149bc:	9208      	str	r2, [sp, #32]
 80149be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80149c0:	eb08 0b02 	add.w	fp, r8, r2
 80149c4:	f10b 0a01 	add.w	sl, fp, #1
 80149c8:	4652      	mov	r2, sl
 80149ca:	2a01      	cmp	r2, #1
 80149cc:	bfb8      	it	lt
 80149ce:	2201      	movlt	r2, #1
 80149d0:	e006      	b.n	80149e0 <_dtoa_r+0x230>
 80149d2:	2201      	movs	r2, #1
 80149d4:	9208      	str	r2, [sp, #32]
 80149d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80149d8:	2a00      	cmp	r2, #0
 80149da:	dd29      	ble.n	8014a30 <_dtoa_r+0x280>
 80149dc:	4693      	mov	fp, r2
 80149de:	4692      	mov	sl, r2
 80149e0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80149e4:	2100      	movs	r1, #0
 80149e6:	2004      	movs	r0, #4
 80149e8:	f100 0614 	add.w	r6, r0, #20
 80149ec:	4296      	cmp	r6, r2
 80149ee:	d926      	bls.n	8014a3e <_dtoa_r+0x28e>
 80149f0:	6079      	str	r1, [r7, #4]
 80149f2:	4648      	mov	r0, r9
 80149f4:	9305      	str	r3, [sp, #20]
 80149f6:	f000 fc95 	bl	8015324 <_Balloc>
 80149fa:	9b05      	ldr	r3, [sp, #20]
 80149fc:	4607      	mov	r7, r0
 80149fe:	2800      	cmp	r0, #0
 8014a00:	d13e      	bne.n	8014a80 <_dtoa_r+0x2d0>
 8014a02:	4b1e      	ldr	r3, [pc, #120]	@ (8014a7c <_dtoa_r+0x2cc>)
 8014a04:	4602      	mov	r2, r0
 8014a06:	f240 11af 	movw	r1, #431	@ 0x1af
 8014a0a:	e6ea      	b.n	80147e2 <_dtoa_r+0x32>
 8014a0c:	2200      	movs	r2, #0
 8014a0e:	e7e1      	b.n	80149d4 <_dtoa_r+0x224>
 8014a10:	2200      	movs	r2, #0
 8014a12:	e7d3      	b.n	80149bc <_dtoa_r+0x20c>
 8014a14:	2401      	movs	r4, #1
 8014a16:	2200      	movs	r2, #0
 8014a18:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8014a1c:	f04f 3bff 	mov.w	fp, #4294967295
 8014a20:	2100      	movs	r1, #0
 8014a22:	46da      	mov	sl, fp
 8014a24:	2212      	movs	r2, #18
 8014a26:	9109      	str	r1, [sp, #36]	@ 0x24
 8014a28:	e7da      	b.n	80149e0 <_dtoa_r+0x230>
 8014a2a:	2201      	movs	r2, #1
 8014a2c:	9208      	str	r2, [sp, #32]
 8014a2e:	e7f5      	b.n	8014a1c <_dtoa_r+0x26c>
 8014a30:	f04f 0b01 	mov.w	fp, #1
 8014a34:	46da      	mov	sl, fp
 8014a36:	465a      	mov	r2, fp
 8014a38:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8014a3c:	e7d0      	b.n	80149e0 <_dtoa_r+0x230>
 8014a3e:	3101      	adds	r1, #1
 8014a40:	0040      	lsls	r0, r0, #1
 8014a42:	e7d1      	b.n	80149e8 <_dtoa_r+0x238>
 8014a44:	f3af 8000 	nop.w
 8014a48:	636f4361 	.word	0x636f4361
 8014a4c:	3fd287a7 	.word	0x3fd287a7
 8014a50:	8b60c8b3 	.word	0x8b60c8b3
 8014a54:	3fc68a28 	.word	0x3fc68a28
 8014a58:	509f79fb 	.word	0x509f79fb
 8014a5c:	3fd34413 	.word	0x3fd34413
 8014a60:	080174fe 	.word	0x080174fe
 8014a64:	08017515 	.word	0x08017515
 8014a68:	7ff00000 	.word	0x7ff00000
 8014a6c:	080174fa 	.word	0x080174fa
 8014a70:	080175ff 	.word	0x080175ff
 8014a74:	080175fe 	.word	0x080175fe
 8014a78:	08017678 	.word	0x08017678
 8014a7c:	0801756d 	.word	0x0801756d
 8014a80:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8014a84:	f1ba 0f0e 	cmp.w	sl, #14
 8014a88:	6010      	str	r0, [r2, #0]
 8014a8a:	d86e      	bhi.n	8014b6a <_dtoa_r+0x3ba>
 8014a8c:	2c00      	cmp	r4, #0
 8014a8e:	d06c      	beq.n	8014b6a <_dtoa_r+0x3ba>
 8014a90:	f1b8 0f00 	cmp.w	r8, #0
 8014a94:	f340 80b4 	ble.w	8014c00 <_dtoa_r+0x450>
 8014a98:	4ac8      	ldr	r2, [pc, #800]	@ (8014dbc <_dtoa_r+0x60c>)
 8014a9a:	f008 010f 	and.w	r1, r8, #15
 8014a9e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8014aa2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8014aa6:	ed92 7b00 	vldr	d7, [r2]
 8014aaa:	ea4f 1128 	mov.w	r1, r8, asr #4
 8014aae:	f000 809b 	beq.w	8014be8 <_dtoa_r+0x438>
 8014ab2:	4ac3      	ldr	r2, [pc, #780]	@ (8014dc0 <_dtoa_r+0x610>)
 8014ab4:	ed92 6b08 	vldr	d6, [r2, #32]
 8014ab8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8014abc:	ed8d 6b02 	vstr	d6, [sp, #8]
 8014ac0:	f001 010f 	and.w	r1, r1, #15
 8014ac4:	2203      	movs	r2, #3
 8014ac6:	48be      	ldr	r0, [pc, #760]	@ (8014dc0 <_dtoa_r+0x610>)
 8014ac8:	2900      	cmp	r1, #0
 8014aca:	f040 808f 	bne.w	8014bec <_dtoa_r+0x43c>
 8014ace:	ed9d 6b02 	vldr	d6, [sp, #8]
 8014ad2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014ad6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014ada:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8014adc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014ae0:	2900      	cmp	r1, #0
 8014ae2:	f000 80b3 	beq.w	8014c4c <_dtoa_r+0x49c>
 8014ae6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8014aea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8014aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014af2:	f140 80ab 	bpl.w	8014c4c <_dtoa_r+0x49c>
 8014af6:	f1ba 0f00 	cmp.w	sl, #0
 8014afa:	f000 80a7 	beq.w	8014c4c <_dtoa_r+0x49c>
 8014afe:	f1bb 0f00 	cmp.w	fp, #0
 8014b02:	dd30      	ble.n	8014b66 <_dtoa_r+0x3b6>
 8014b04:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8014b08:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014b0c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014b10:	f108 31ff 	add.w	r1, r8, #4294967295
 8014b14:	9105      	str	r1, [sp, #20]
 8014b16:	3201      	adds	r2, #1
 8014b18:	465c      	mov	r4, fp
 8014b1a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8014b1e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8014b22:	ee07 2a90 	vmov	s15, r2
 8014b26:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8014b2a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8014b2e:	ee15 2a90 	vmov	r2, s11
 8014b32:	ec51 0b15 	vmov	r0, r1, d5
 8014b36:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8014b3a:	2c00      	cmp	r4, #0
 8014b3c:	f040 808a 	bne.w	8014c54 <_dtoa_r+0x4a4>
 8014b40:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8014b44:	ee36 6b47 	vsub.f64	d6, d6, d7
 8014b48:	ec41 0b17 	vmov	d7, r0, r1
 8014b4c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b54:	f300 826a 	bgt.w	801502c <_dtoa_r+0x87c>
 8014b58:	eeb1 7b47 	vneg.f64	d7, d7
 8014b5c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b64:	d423      	bmi.n	8014bae <_dtoa_r+0x3fe>
 8014b66:	ed8d 8b02 	vstr	d8, [sp, #8]
 8014b6a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014b6c:	2a00      	cmp	r2, #0
 8014b6e:	f2c0 8129 	blt.w	8014dc4 <_dtoa_r+0x614>
 8014b72:	f1b8 0f0e 	cmp.w	r8, #14
 8014b76:	f300 8125 	bgt.w	8014dc4 <_dtoa_r+0x614>
 8014b7a:	4b90      	ldr	r3, [pc, #576]	@ (8014dbc <_dtoa_r+0x60c>)
 8014b7c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8014b80:	ed93 6b00 	vldr	d6, [r3]
 8014b84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	f280 80c8 	bge.w	8014d1c <_dtoa_r+0x56c>
 8014b8c:	f1ba 0f00 	cmp.w	sl, #0
 8014b90:	f300 80c4 	bgt.w	8014d1c <_dtoa_r+0x56c>
 8014b94:	d10b      	bne.n	8014bae <_dtoa_r+0x3fe>
 8014b96:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8014b9a:	ee26 6b07 	vmul.f64	d6, d6, d7
 8014b9e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014ba2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014baa:	f2c0 823c 	blt.w	8015026 <_dtoa_r+0x876>
 8014bae:	2400      	movs	r4, #0
 8014bb0:	4625      	mov	r5, r4
 8014bb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014bb4:	43db      	mvns	r3, r3
 8014bb6:	9305      	str	r3, [sp, #20]
 8014bb8:	463e      	mov	r6, r7
 8014bba:	f04f 0800 	mov.w	r8, #0
 8014bbe:	4621      	mov	r1, r4
 8014bc0:	4648      	mov	r0, r9
 8014bc2:	f000 fbef 	bl	80153a4 <_Bfree>
 8014bc6:	2d00      	cmp	r5, #0
 8014bc8:	f000 80a2 	beq.w	8014d10 <_dtoa_r+0x560>
 8014bcc:	f1b8 0f00 	cmp.w	r8, #0
 8014bd0:	d005      	beq.n	8014bde <_dtoa_r+0x42e>
 8014bd2:	45a8      	cmp	r8, r5
 8014bd4:	d003      	beq.n	8014bde <_dtoa_r+0x42e>
 8014bd6:	4641      	mov	r1, r8
 8014bd8:	4648      	mov	r0, r9
 8014bda:	f000 fbe3 	bl	80153a4 <_Bfree>
 8014bde:	4629      	mov	r1, r5
 8014be0:	4648      	mov	r0, r9
 8014be2:	f000 fbdf 	bl	80153a4 <_Bfree>
 8014be6:	e093      	b.n	8014d10 <_dtoa_r+0x560>
 8014be8:	2202      	movs	r2, #2
 8014bea:	e76c      	b.n	8014ac6 <_dtoa_r+0x316>
 8014bec:	07cc      	lsls	r4, r1, #31
 8014bee:	d504      	bpl.n	8014bfa <_dtoa_r+0x44a>
 8014bf0:	ed90 6b00 	vldr	d6, [r0]
 8014bf4:	3201      	adds	r2, #1
 8014bf6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014bfa:	1049      	asrs	r1, r1, #1
 8014bfc:	3008      	adds	r0, #8
 8014bfe:	e763      	b.n	8014ac8 <_dtoa_r+0x318>
 8014c00:	d022      	beq.n	8014c48 <_dtoa_r+0x498>
 8014c02:	f1c8 0100 	rsb	r1, r8, #0
 8014c06:	4a6d      	ldr	r2, [pc, #436]	@ (8014dbc <_dtoa_r+0x60c>)
 8014c08:	f001 000f 	and.w	r0, r1, #15
 8014c0c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8014c10:	ed92 7b00 	vldr	d7, [r2]
 8014c14:	ee28 7b07 	vmul.f64	d7, d8, d7
 8014c18:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014c1c:	4868      	ldr	r0, [pc, #416]	@ (8014dc0 <_dtoa_r+0x610>)
 8014c1e:	1109      	asrs	r1, r1, #4
 8014c20:	2400      	movs	r4, #0
 8014c22:	2202      	movs	r2, #2
 8014c24:	b929      	cbnz	r1, 8014c32 <_dtoa_r+0x482>
 8014c26:	2c00      	cmp	r4, #0
 8014c28:	f43f af57 	beq.w	8014ada <_dtoa_r+0x32a>
 8014c2c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014c30:	e753      	b.n	8014ada <_dtoa_r+0x32a>
 8014c32:	07ce      	lsls	r6, r1, #31
 8014c34:	d505      	bpl.n	8014c42 <_dtoa_r+0x492>
 8014c36:	ed90 6b00 	vldr	d6, [r0]
 8014c3a:	3201      	adds	r2, #1
 8014c3c:	2401      	movs	r4, #1
 8014c3e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014c42:	1049      	asrs	r1, r1, #1
 8014c44:	3008      	adds	r0, #8
 8014c46:	e7ed      	b.n	8014c24 <_dtoa_r+0x474>
 8014c48:	2202      	movs	r2, #2
 8014c4a:	e746      	b.n	8014ada <_dtoa_r+0x32a>
 8014c4c:	f8cd 8014 	str.w	r8, [sp, #20]
 8014c50:	4654      	mov	r4, sl
 8014c52:	e762      	b.n	8014b1a <_dtoa_r+0x36a>
 8014c54:	4a59      	ldr	r2, [pc, #356]	@ (8014dbc <_dtoa_r+0x60c>)
 8014c56:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8014c5a:	ed12 4b02 	vldr	d4, [r2, #-8]
 8014c5e:	9a08      	ldr	r2, [sp, #32]
 8014c60:	ec41 0b17 	vmov	d7, r0, r1
 8014c64:	443c      	add	r4, r7
 8014c66:	b34a      	cbz	r2, 8014cbc <_dtoa_r+0x50c>
 8014c68:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8014c6c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8014c70:	463e      	mov	r6, r7
 8014c72:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8014c76:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8014c7a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8014c7e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014c82:	ee14 2a90 	vmov	r2, s9
 8014c86:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014c8a:	3230      	adds	r2, #48	@ 0x30
 8014c8c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014c90:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c98:	f806 2b01 	strb.w	r2, [r6], #1
 8014c9c:	d438      	bmi.n	8014d10 <_dtoa_r+0x560>
 8014c9e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8014ca2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8014ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014caa:	d46e      	bmi.n	8014d8a <_dtoa_r+0x5da>
 8014cac:	42a6      	cmp	r6, r4
 8014cae:	f43f af5a 	beq.w	8014b66 <_dtoa_r+0x3b6>
 8014cb2:	ee27 7b03 	vmul.f64	d7, d7, d3
 8014cb6:	ee26 6b03 	vmul.f64	d6, d6, d3
 8014cba:	e7e0      	b.n	8014c7e <_dtoa_r+0x4ce>
 8014cbc:	4621      	mov	r1, r4
 8014cbe:	463e      	mov	r6, r7
 8014cc0:	ee27 7b04 	vmul.f64	d7, d7, d4
 8014cc4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8014cc8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014ccc:	ee14 2a90 	vmov	r2, s9
 8014cd0:	3230      	adds	r2, #48	@ 0x30
 8014cd2:	f806 2b01 	strb.w	r2, [r6], #1
 8014cd6:	42a6      	cmp	r6, r4
 8014cd8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014cdc:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014ce0:	d119      	bne.n	8014d16 <_dtoa_r+0x566>
 8014ce2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8014ce6:	ee37 4b05 	vadd.f64	d4, d7, d5
 8014cea:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8014cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014cf2:	dc4a      	bgt.n	8014d8a <_dtoa_r+0x5da>
 8014cf4:	ee35 5b47 	vsub.f64	d5, d5, d7
 8014cf8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8014cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d00:	f57f af31 	bpl.w	8014b66 <_dtoa_r+0x3b6>
 8014d04:	460e      	mov	r6, r1
 8014d06:	3901      	subs	r1, #1
 8014d08:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014d0c:	2b30      	cmp	r3, #48	@ 0x30
 8014d0e:	d0f9      	beq.n	8014d04 <_dtoa_r+0x554>
 8014d10:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8014d14:	e027      	b.n	8014d66 <_dtoa_r+0x5b6>
 8014d16:	ee26 6b03 	vmul.f64	d6, d6, d3
 8014d1a:	e7d5      	b.n	8014cc8 <_dtoa_r+0x518>
 8014d1c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014d20:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8014d24:	463e      	mov	r6, r7
 8014d26:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8014d2a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8014d2e:	ee15 3a10 	vmov	r3, s10
 8014d32:	3330      	adds	r3, #48	@ 0x30
 8014d34:	f806 3b01 	strb.w	r3, [r6], #1
 8014d38:	1bf3      	subs	r3, r6, r7
 8014d3a:	459a      	cmp	sl, r3
 8014d3c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8014d40:	eea3 7b46 	vfms.f64	d7, d3, d6
 8014d44:	d132      	bne.n	8014dac <_dtoa_r+0x5fc>
 8014d46:	ee37 7b07 	vadd.f64	d7, d7, d7
 8014d4a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8014d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d52:	dc18      	bgt.n	8014d86 <_dtoa_r+0x5d6>
 8014d54:	eeb4 7b46 	vcmp.f64	d7, d6
 8014d58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d5c:	d103      	bne.n	8014d66 <_dtoa_r+0x5b6>
 8014d5e:	ee15 3a10 	vmov	r3, s10
 8014d62:	07db      	lsls	r3, r3, #31
 8014d64:	d40f      	bmi.n	8014d86 <_dtoa_r+0x5d6>
 8014d66:	9901      	ldr	r1, [sp, #4]
 8014d68:	4648      	mov	r0, r9
 8014d6a:	f000 fb1b 	bl	80153a4 <_Bfree>
 8014d6e:	2300      	movs	r3, #0
 8014d70:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014d72:	7033      	strb	r3, [r6, #0]
 8014d74:	f108 0301 	add.w	r3, r8, #1
 8014d78:	6013      	str	r3, [r2, #0]
 8014d7a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	f000 824b 	beq.w	8015218 <_dtoa_r+0xa68>
 8014d82:	601e      	str	r6, [r3, #0]
 8014d84:	e248      	b.n	8015218 <_dtoa_r+0xa68>
 8014d86:	f8cd 8014 	str.w	r8, [sp, #20]
 8014d8a:	4633      	mov	r3, r6
 8014d8c:	461e      	mov	r6, r3
 8014d8e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014d92:	2a39      	cmp	r2, #57	@ 0x39
 8014d94:	d106      	bne.n	8014da4 <_dtoa_r+0x5f4>
 8014d96:	429f      	cmp	r7, r3
 8014d98:	d1f8      	bne.n	8014d8c <_dtoa_r+0x5dc>
 8014d9a:	9a05      	ldr	r2, [sp, #20]
 8014d9c:	3201      	adds	r2, #1
 8014d9e:	9205      	str	r2, [sp, #20]
 8014da0:	2230      	movs	r2, #48	@ 0x30
 8014da2:	703a      	strb	r2, [r7, #0]
 8014da4:	781a      	ldrb	r2, [r3, #0]
 8014da6:	3201      	adds	r2, #1
 8014da8:	701a      	strb	r2, [r3, #0]
 8014daa:	e7b1      	b.n	8014d10 <_dtoa_r+0x560>
 8014dac:	ee27 7b04 	vmul.f64	d7, d7, d4
 8014db0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014db8:	d1b5      	bne.n	8014d26 <_dtoa_r+0x576>
 8014dba:	e7d4      	b.n	8014d66 <_dtoa_r+0x5b6>
 8014dbc:	08017678 	.word	0x08017678
 8014dc0:	08017650 	.word	0x08017650
 8014dc4:	9908      	ldr	r1, [sp, #32]
 8014dc6:	2900      	cmp	r1, #0
 8014dc8:	f000 80e9 	beq.w	8014f9e <_dtoa_r+0x7ee>
 8014dcc:	9907      	ldr	r1, [sp, #28]
 8014dce:	2901      	cmp	r1, #1
 8014dd0:	f300 80cb 	bgt.w	8014f6a <_dtoa_r+0x7ba>
 8014dd4:	2d00      	cmp	r5, #0
 8014dd6:	f000 80c4 	beq.w	8014f62 <_dtoa_r+0x7b2>
 8014dda:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8014dde:	9e04      	ldr	r6, [sp, #16]
 8014de0:	461c      	mov	r4, r3
 8014de2:	9305      	str	r3, [sp, #20]
 8014de4:	9b04      	ldr	r3, [sp, #16]
 8014de6:	4413      	add	r3, r2
 8014de8:	9304      	str	r3, [sp, #16]
 8014dea:	9b06      	ldr	r3, [sp, #24]
 8014dec:	2101      	movs	r1, #1
 8014dee:	4413      	add	r3, r2
 8014df0:	4648      	mov	r0, r9
 8014df2:	9306      	str	r3, [sp, #24]
 8014df4:	f000 fb8a 	bl	801550c <__i2b>
 8014df8:	9b05      	ldr	r3, [sp, #20]
 8014dfa:	4605      	mov	r5, r0
 8014dfc:	b166      	cbz	r6, 8014e18 <_dtoa_r+0x668>
 8014dfe:	9a06      	ldr	r2, [sp, #24]
 8014e00:	2a00      	cmp	r2, #0
 8014e02:	dd09      	ble.n	8014e18 <_dtoa_r+0x668>
 8014e04:	42b2      	cmp	r2, r6
 8014e06:	9904      	ldr	r1, [sp, #16]
 8014e08:	bfa8      	it	ge
 8014e0a:	4632      	movge	r2, r6
 8014e0c:	1a89      	subs	r1, r1, r2
 8014e0e:	9104      	str	r1, [sp, #16]
 8014e10:	9906      	ldr	r1, [sp, #24]
 8014e12:	1ab6      	subs	r6, r6, r2
 8014e14:	1a8a      	subs	r2, r1, r2
 8014e16:	9206      	str	r2, [sp, #24]
 8014e18:	b30b      	cbz	r3, 8014e5e <_dtoa_r+0x6ae>
 8014e1a:	9a08      	ldr	r2, [sp, #32]
 8014e1c:	2a00      	cmp	r2, #0
 8014e1e:	f000 80c5 	beq.w	8014fac <_dtoa_r+0x7fc>
 8014e22:	2c00      	cmp	r4, #0
 8014e24:	f000 80bf 	beq.w	8014fa6 <_dtoa_r+0x7f6>
 8014e28:	4629      	mov	r1, r5
 8014e2a:	4622      	mov	r2, r4
 8014e2c:	4648      	mov	r0, r9
 8014e2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014e30:	f000 fc24 	bl	801567c <__pow5mult>
 8014e34:	9a01      	ldr	r2, [sp, #4]
 8014e36:	4601      	mov	r1, r0
 8014e38:	4605      	mov	r5, r0
 8014e3a:	4648      	mov	r0, r9
 8014e3c:	f000 fb7c 	bl	8015538 <__multiply>
 8014e40:	9901      	ldr	r1, [sp, #4]
 8014e42:	9005      	str	r0, [sp, #20]
 8014e44:	4648      	mov	r0, r9
 8014e46:	f000 faad 	bl	80153a4 <_Bfree>
 8014e4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014e4c:	1b1b      	subs	r3, r3, r4
 8014e4e:	f000 80b0 	beq.w	8014fb2 <_dtoa_r+0x802>
 8014e52:	9905      	ldr	r1, [sp, #20]
 8014e54:	461a      	mov	r2, r3
 8014e56:	4648      	mov	r0, r9
 8014e58:	f000 fc10 	bl	801567c <__pow5mult>
 8014e5c:	9001      	str	r0, [sp, #4]
 8014e5e:	2101      	movs	r1, #1
 8014e60:	4648      	mov	r0, r9
 8014e62:	f000 fb53 	bl	801550c <__i2b>
 8014e66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014e68:	4604      	mov	r4, r0
 8014e6a:	2b00      	cmp	r3, #0
 8014e6c:	f000 81da 	beq.w	8015224 <_dtoa_r+0xa74>
 8014e70:	461a      	mov	r2, r3
 8014e72:	4601      	mov	r1, r0
 8014e74:	4648      	mov	r0, r9
 8014e76:	f000 fc01 	bl	801567c <__pow5mult>
 8014e7a:	9b07      	ldr	r3, [sp, #28]
 8014e7c:	2b01      	cmp	r3, #1
 8014e7e:	4604      	mov	r4, r0
 8014e80:	f300 80a0 	bgt.w	8014fc4 <_dtoa_r+0x814>
 8014e84:	9b02      	ldr	r3, [sp, #8]
 8014e86:	2b00      	cmp	r3, #0
 8014e88:	f040 8096 	bne.w	8014fb8 <_dtoa_r+0x808>
 8014e8c:	9b03      	ldr	r3, [sp, #12]
 8014e8e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8014e92:	2a00      	cmp	r2, #0
 8014e94:	f040 8092 	bne.w	8014fbc <_dtoa_r+0x80c>
 8014e98:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8014e9c:	0d12      	lsrs	r2, r2, #20
 8014e9e:	0512      	lsls	r2, r2, #20
 8014ea0:	2a00      	cmp	r2, #0
 8014ea2:	f000 808d 	beq.w	8014fc0 <_dtoa_r+0x810>
 8014ea6:	9b04      	ldr	r3, [sp, #16]
 8014ea8:	3301      	adds	r3, #1
 8014eaa:	9304      	str	r3, [sp, #16]
 8014eac:	9b06      	ldr	r3, [sp, #24]
 8014eae:	3301      	adds	r3, #1
 8014eb0:	9306      	str	r3, [sp, #24]
 8014eb2:	2301      	movs	r3, #1
 8014eb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014eb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014eb8:	2b00      	cmp	r3, #0
 8014eba:	f000 81b9 	beq.w	8015230 <_dtoa_r+0xa80>
 8014ebe:	6922      	ldr	r2, [r4, #16]
 8014ec0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8014ec4:	6910      	ldr	r0, [r2, #16]
 8014ec6:	f000 fad5 	bl	8015474 <__hi0bits>
 8014eca:	f1c0 0020 	rsb	r0, r0, #32
 8014ece:	9b06      	ldr	r3, [sp, #24]
 8014ed0:	4418      	add	r0, r3
 8014ed2:	f010 001f 	ands.w	r0, r0, #31
 8014ed6:	f000 8081 	beq.w	8014fdc <_dtoa_r+0x82c>
 8014eda:	f1c0 0220 	rsb	r2, r0, #32
 8014ede:	2a04      	cmp	r2, #4
 8014ee0:	dd73      	ble.n	8014fca <_dtoa_r+0x81a>
 8014ee2:	9b04      	ldr	r3, [sp, #16]
 8014ee4:	f1c0 001c 	rsb	r0, r0, #28
 8014ee8:	4403      	add	r3, r0
 8014eea:	9304      	str	r3, [sp, #16]
 8014eec:	9b06      	ldr	r3, [sp, #24]
 8014eee:	4406      	add	r6, r0
 8014ef0:	4403      	add	r3, r0
 8014ef2:	9306      	str	r3, [sp, #24]
 8014ef4:	9b04      	ldr	r3, [sp, #16]
 8014ef6:	2b00      	cmp	r3, #0
 8014ef8:	dd05      	ble.n	8014f06 <_dtoa_r+0x756>
 8014efa:	9901      	ldr	r1, [sp, #4]
 8014efc:	461a      	mov	r2, r3
 8014efe:	4648      	mov	r0, r9
 8014f00:	f000 fc16 	bl	8015730 <__lshift>
 8014f04:	9001      	str	r0, [sp, #4]
 8014f06:	9b06      	ldr	r3, [sp, #24]
 8014f08:	2b00      	cmp	r3, #0
 8014f0a:	dd05      	ble.n	8014f18 <_dtoa_r+0x768>
 8014f0c:	4621      	mov	r1, r4
 8014f0e:	461a      	mov	r2, r3
 8014f10:	4648      	mov	r0, r9
 8014f12:	f000 fc0d 	bl	8015730 <__lshift>
 8014f16:	4604      	mov	r4, r0
 8014f18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	d060      	beq.n	8014fe0 <_dtoa_r+0x830>
 8014f1e:	9801      	ldr	r0, [sp, #4]
 8014f20:	4621      	mov	r1, r4
 8014f22:	f000 fc71 	bl	8015808 <__mcmp>
 8014f26:	2800      	cmp	r0, #0
 8014f28:	da5a      	bge.n	8014fe0 <_dtoa_r+0x830>
 8014f2a:	f108 33ff 	add.w	r3, r8, #4294967295
 8014f2e:	9305      	str	r3, [sp, #20]
 8014f30:	9901      	ldr	r1, [sp, #4]
 8014f32:	2300      	movs	r3, #0
 8014f34:	220a      	movs	r2, #10
 8014f36:	4648      	mov	r0, r9
 8014f38:	f000 fa56 	bl	80153e8 <__multadd>
 8014f3c:	9b08      	ldr	r3, [sp, #32]
 8014f3e:	9001      	str	r0, [sp, #4]
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	f000 8177 	beq.w	8015234 <_dtoa_r+0xa84>
 8014f46:	4629      	mov	r1, r5
 8014f48:	2300      	movs	r3, #0
 8014f4a:	220a      	movs	r2, #10
 8014f4c:	4648      	mov	r0, r9
 8014f4e:	f000 fa4b 	bl	80153e8 <__multadd>
 8014f52:	f1bb 0f00 	cmp.w	fp, #0
 8014f56:	4605      	mov	r5, r0
 8014f58:	dc6e      	bgt.n	8015038 <_dtoa_r+0x888>
 8014f5a:	9b07      	ldr	r3, [sp, #28]
 8014f5c:	2b02      	cmp	r3, #2
 8014f5e:	dc48      	bgt.n	8014ff2 <_dtoa_r+0x842>
 8014f60:	e06a      	b.n	8015038 <_dtoa_r+0x888>
 8014f62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014f64:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8014f68:	e739      	b.n	8014dde <_dtoa_r+0x62e>
 8014f6a:	f10a 34ff 	add.w	r4, sl, #4294967295
 8014f6e:	42a3      	cmp	r3, r4
 8014f70:	db07      	blt.n	8014f82 <_dtoa_r+0x7d2>
 8014f72:	f1ba 0f00 	cmp.w	sl, #0
 8014f76:	eba3 0404 	sub.w	r4, r3, r4
 8014f7a:	db0b      	blt.n	8014f94 <_dtoa_r+0x7e4>
 8014f7c:	9e04      	ldr	r6, [sp, #16]
 8014f7e:	4652      	mov	r2, sl
 8014f80:	e72f      	b.n	8014de2 <_dtoa_r+0x632>
 8014f82:	1ae2      	subs	r2, r4, r3
 8014f84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014f86:	9e04      	ldr	r6, [sp, #16]
 8014f88:	4413      	add	r3, r2
 8014f8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8014f8c:	4652      	mov	r2, sl
 8014f8e:	4623      	mov	r3, r4
 8014f90:	2400      	movs	r4, #0
 8014f92:	e726      	b.n	8014de2 <_dtoa_r+0x632>
 8014f94:	9a04      	ldr	r2, [sp, #16]
 8014f96:	eba2 060a 	sub.w	r6, r2, sl
 8014f9a:	2200      	movs	r2, #0
 8014f9c:	e721      	b.n	8014de2 <_dtoa_r+0x632>
 8014f9e:	9e04      	ldr	r6, [sp, #16]
 8014fa0:	9d08      	ldr	r5, [sp, #32]
 8014fa2:	461c      	mov	r4, r3
 8014fa4:	e72a      	b.n	8014dfc <_dtoa_r+0x64c>
 8014fa6:	9a01      	ldr	r2, [sp, #4]
 8014fa8:	9205      	str	r2, [sp, #20]
 8014faa:	e752      	b.n	8014e52 <_dtoa_r+0x6a2>
 8014fac:	9901      	ldr	r1, [sp, #4]
 8014fae:	461a      	mov	r2, r3
 8014fb0:	e751      	b.n	8014e56 <_dtoa_r+0x6a6>
 8014fb2:	9b05      	ldr	r3, [sp, #20]
 8014fb4:	9301      	str	r3, [sp, #4]
 8014fb6:	e752      	b.n	8014e5e <_dtoa_r+0x6ae>
 8014fb8:	2300      	movs	r3, #0
 8014fba:	e77b      	b.n	8014eb4 <_dtoa_r+0x704>
 8014fbc:	9b02      	ldr	r3, [sp, #8]
 8014fbe:	e779      	b.n	8014eb4 <_dtoa_r+0x704>
 8014fc0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8014fc2:	e778      	b.n	8014eb6 <_dtoa_r+0x706>
 8014fc4:	2300      	movs	r3, #0
 8014fc6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014fc8:	e779      	b.n	8014ebe <_dtoa_r+0x70e>
 8014fca:	d093      	beq.n	8014ef4 <_dtoa_r+0x744>
 8014fcc:	9b04      	ldr	r3, [sp, #16]
 8014fce:	321c      	adds	r2, #28
 8014fd0:	4413      	add	r3, r2
 8014fd2:	9304      	str	r3, [sp, #16]
 8014fd4:	9b06      	ldr	r3, [sp, #24]
 8014fd6:	4416      	add	r6, r2
 8014fd8:	4413      	add	r3, r2
 8014fda:	e78a      	b.n	8014ef2 <_dtoa_r+0x742>
 8014fdc:	4602      	mov	r2, r0
 8014fde:	e7f5      	b.n	8014fcc <_dtoa_r+0x81c>
 8014fe0:	f1ba 0f00 	cmp.w	sl, #0
 8014fe4:	f8cd 8014 	str.w	r8, [sp, #20]
 8014fe8:	46d3      	mov	fp, sl
 8014fea:	dc21      	bgt.n	8015030 <_dtoa_r+0x880>
 8014fec:	9b07      	ldr	r3, [sp, #28]
 8014fee:	2b02      	cmp	r3, #2
 8014ff0:	dd1e      	ble.n	8015030 <_dtoa_r+0x880>
 8014ff2:	f1bb 0f00 	cmp.w	fp, #0
 8014ff6:	f47f addc 	bne.w	8014bb2 <_dtoa_r+0x402>
 8014ffa:	4621      	mov	r1, r4
 8014ffc:	465b      	mov	r3, fp
 8014ffe:	2205      	movs	r2, #5
 8015000:	4648      	mov	r0, r9
 8015002:	f000 f9f1 	bl	80153e8 <__multadd>
 8015006:	4601      	mov	r1, r0
 8015008:	4604      	mov	r4, r0
 801500a:	9801      	ldr	r0, [sp, #4]
 801500c:	f000 fbfc 	bl	8015808 <__mcmp>
 8015010:	2800      	cmp	r0, #0
 8015012:	f77f adce 	ble.w	8014bb2 <_dtoa_r+0x402>
 8015016:	463e      	mov	r6, r7
 8015018:	2331      	movs	r3, #49	@ 0x31
 801501a:	f806 3b01 	strb.w	r3, [r6], #1
 801501e:	9b05      	ldr	r3, [sp, #20]
 8015020:	3301      	adds	r3, #1
 8015022:	9305      	str	r3, [sp, #20]
 8015024:	e5c9      	b.n	8014bba <_dtoa_r+0x40a>
 8015026:	f8cd 8014 	str.w	r8, [sp, #20]
 801502a:	4654      	mov	r4, sl
 801502c:	4625      	mov	r5, r4
 801502e:	e7f2      	b.n	8015016 <_dtoa_r+0x866>
 8015030:	9b08      	ldr	r3, [sp, #32]
 8015032:	2b00      	cmp	r3, #0
 8015034:	f000 8102 	beq.w	801523c <_dtoa_r+0xa8c>
 8015038:	2e00      	cmp	r6, #0
 801503a:	dd05      	ble.n	8015048 <_dtoa_r+0x898>
 801503c:	4629      	mov	r1, r5
 801503e:	4632      	mov	r2, r6
 8015040:	4648      	mov	r0, r9
 8015042:	f000 fb75 	bl	8015730 <__lshift>
 8015046:	4605      	mov	r5, r0
 8015048:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801504a:	2b00      	cmp	r3, #0
 801504c:	d058      	beq.n	8015100 <_dtoa_r+0x950>
 801504e:	6869      	ldr	r1, [r5, #4]
 8015050:	4648      	mov	r0, r9
 8015052:	f000 f967 	bl	8015324 <_Balloc>
 8015056:	4606      	mov	r6, r0
 8015058:	b928      	cbnz	r0, 8015066 <_dtoa_r+0x8b6>
 801505a:	4b82      	ldr	r3, [pc, #520]	@ (8015264 <_dtoa_r+0xab4>)
 801505c:	4602      	mov	r2, r0
 801505e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8015062:	f7ff bbbe 	b.w	80147e2 <_dtoa_r+0x32>
 8015066:	692a      	ldr	r2, [r5, #16]
 8015068:	3202      	adds	r2, #2
 801506a:	0092      	lsls	r2, r2, #2
 801506c:	f105 010c 	add.w	r1, r5, #12
 8015070:	300c      	adds	r0, #12
 8015072:	f7ff fb04 	bl	801467e <memcpy>
 8015076:	2201      	movs	r2, #1
 8015078:	4631      	mov	r1, r6
 801507a:	4648      	mov	r0, r9
 801507c:	f000 fb58 	bl	8015730 <__lshift>
 8015080:	1c7b      	adds	r3, r7, #1
 8015082:	9304      	str	r3, [sp, #16]
 8015084:	eb07 030b 	add.w	r3, r7, fp
 8015088:	9309      	str	r3, [sp, #36]	@ 0x24
 801508a:	9b02      	ldr	r3, [sp, #8]
 801508c:	f003 0301 	and.w	r3, r3, #1
 8015090:	46a8      	mov	r8, r5
 8015092:	9308      	str	r3, [sp, #32]
 8015094:	4605      	mov	r5, r0
 8015096:	9b04      	ldr	r3, [sp, #16]
 8015098:	9801      	ldr	r0, [sp, #4]
 801509a:	4621      	mov	r1, r4
 801509c:	f103 3bff 	add.w	fp, r3, #4294967295
 80150a0:	f7ff fafb 	bl	801469a <quorem>
 80150a4:	4641      	mov	r1, r8
 80150a6:	9002      	str	r0, [sp, #8]
 80150a8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80150ac:	9801      	ldr	r0, [sp, #4]
 80150ae:	f000 fbab 	bl	8015808 <__mcmp>
 80150b2:	462a      	mov	r2, r5
 80150b4:	9006      	str	r0, [sp, #24]
 80150b6:	4621      	mov	r1, r4
 80150b8:	4648      	mov	r0, r9
 80150ba:	f000 fbc1 	bl	8015840 <__mdiff>
 80150be:	68c2      	ldr	r2, [r0, #12]
 80150c0:	4606      	mov	r6, r0
 80150c2:	b9fa      	cbnz	r2, 8015104 <_dtoa_r+0x954>
 80150c4:	4601      	mov	r1, r0
 80150c6:	9801      	ldr	r0, [sp, #4]
 80150c8:	f000 fb9e 	bl	8015808 <__mcmp>
 80150cc:	4602      	mov	r2, r0
 80150ce:	4631      	mov	r1, r6
 80150d0:	4648      	mov	r0, r9
 80150d2:	920a      	str	r2, [sp, #40]	@ 0x28
 80150d4:	f000 f966 	bl	80153a4 <_Bfree>
 80150d8:	9b07      	ldr	r3, [sp, #28]
 80150da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80150dc:	9e04      	ldr	r6, [sp, #16]
 80150de:	ea42 0103 	orr.w	r1, r2, r3
 80150e2:	9b08      	ldr	r3, [sp, #32]
 80150e4:	4319      	orrs	r1, r3
 80150e6:	d10f      	bne.n	8015108 <_dtoa_r+0x958>
 80150e8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80150ec:	d028      	beq.n	8015140 <_dtoa_r+0x990>
 80150ee:	9b06      	ldr	r3, [sp, #24]
 80150f0:	2b00      	cmp	r3, #0
 80150f2:	dd02      	ble.n	80150fa <_dtoa_r+0x94a>
 80150f4:	9b02      	ldr	r3, [sp, #8]
 80150f6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80150fa:	f88b a000 	strb.w	sl, [fp]
 80150fe:	e55e      	b.n	8014bbe <_dtoa_r+0x40e>
 8015100:	4628      	mov	r0, r5
 8015102:	e7bd      	b.n	8015080 <_dtoa_r+0x8d0>
 8015104:	2201      	movs	r2, #1
 8015106:	e7e2      	b.n	80150ce <_dtoa_r+0x91e>
 8015108:	9b06      	ldr	r3, [sp, #24]
 801510a:	2b00      	cmp	r3, #0
 801510c:	db04      	blt.n	8015118 <_dtoa_r+0x968>
 801510e:	9907      	ldr	r1, [sp, #28]
 8015110:	430b      	orrs	r3, r1
 8015112:	9908      	ldr	r1, [sp, #32]
 8015114:	430b      	orrs	r3, r1
 8015116:	d120      	bne.n	801515a <_dtoa_r+0x9aa>
 8015118:	2a00      	cmp	r2, #0
 801511a:	ddee      	ble.n	80150fa <_dtoa_r+0x94a>
 801511c:	9901      	ldr	r1, [sp, #4]
 801511e:	2201      	movs	r2, #1
 8015120:	4648      	mov	r0, r9
 8015122:	f000 fb05 	bl	8015730 <__lshift>
 8015126:	4621      	mov	r1, r4
 8015128:	9001      	str	r0, [sp, #4]
 801512a:	f000 fb6d 	bl	8015808 <__mcmp>
 801512e:	2800      	cmp	r0, #0
 8015130:	dc03      	bgt.n	801513a <_dtoa_r+0x98a>
 8015132:	d1e2      	bne.n	80150fa <_dtoa_r+0x94a>
 8015134:	f01a 0f01 	tst.w	sl, #1
 8015138:	d0df      	beq.n	80150fa <_dtoa_r+0x94a>
 801513a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801513e:	d1d9      	bne.n	80150f4 <_dtoa_r+0x944>
 8015140:	2339      	movs	r3, #57	@ 0x39
 8015142:	f88b 3000 	strb.w	r3, [fp]
 8015146:	4633      	mov	r3, r6
 8015148:	461e      	mov	r6, r3
 801514a:	3b01      	subs	r3, #1
 801514c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8015150:	2a39      	cmp	r2, #57	@ 0x39
 8015152:	d052      	beq.n	80151fa <_dtoa_r+0xa4a>
 8015154:	3201      	adds	r2, #1
 8015156:	701a      	strb	r2, [r3, #0]
 8015158:	e531      	b.n	8014bbe <_dtoa_r+0x40e>
 801515a:	2a00      	cmp	r2, #0
 801515c:	dd07      	ble.n	801516e <_dtoa_r+0x9be>
 801515e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8015162:	d0ed      	beq.n	8015140 <_dtoa_r+0x990>
 8015164:	f10a 0301 	add.w	r3, sl, #1
 8015168:	f88b 3000 	strb.w	r3, [fp]
 801516c:	e527      	b.n	8014bbe <_dtoa_r+0x40e>
 801516e:	9b04      	ldr	r3, [sp, #16]
 8015170:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015172:	f803 ac01 	strb.w	sl, [r3, #-1]
 8015176:	4293      	cmp	r3, r2
 8015178:	d029      	beq.n	80151ce <_dtoa_r+0xa1e>
 801517a:	9901      	ldr	r1, [sp, #4]
 801517c:	2300      	movs	r3, #0
 801517e:	220a      	movs	r2, #10
 8015180:	4648      	mov	r0, r9
 8015182:	f000 f931 	bl	80153e8 <__multadd>
 8015186:	45a8      	cmp	r8, r5
 8015188:	9001      	str	r0, [sp, #4]
 801518a:	f04f 0300 	mov.w	r3, #0
 801518e:	f04f 020a 	mov.w	r2, #10
 8015192:	4641      	mov	r1, r8
 8015194:	4648      	mov	r0, r9
 8015196:	d107      	bne.n	80151a8 <_dtoa_r+0x9f8>
 8015198:	f000 f926 	bl	80153e8 <__multadd>
 801519c:	4680      	mov	r8, r0
 801519e:	4605      	mov	r5, r0
 80151a0:	9b04      	ldr	r3, [sp, #16]
 80151a2:	3301      	adds	r3, #1
 80151a4:	9304      	str	r3, [sp, #16]
 80151a6:	e776      	b.n	8015096 <_dtoa_r+0x8e6>
 80151a8:	f000 f91e 	bl	80153e8 <__multadd>
 80151ac:	4629      	mov	r1, r5
 80151ae:	4680      	mov	r8, r0
 80151b0:	2300      	movs	r3, #0
 80151b2:	220a      	movs	r2, #10
 80151b4:	4648      	mov	r0, r9
 80151b6:	f000 f917 	bl	80153e8 <__multadd>
 80151ba:	4605      	mov	r5, r0
 80151bc:	e7f0      	b.n	80151a0 <_dtoa_r+0x9f0>
 80151be:	f1bb 0f00 	cmp.w	fp, #0
 80151c2:	bfcc      	ite	gt
 80151c4:	465e      	movgt	r6, fp
 80151c6:	2601      	movle	r6, #1
 80151c8:	443e      	add	r6, r7
 80151ca:	f04f 0800 	mov.w	r8, #0
 80151ce:	9901      	ldr	r1, [sp, #4]
 80151d0:	2201      	movs	r2, #1
 80151d2:	4648      	mov	r0, r9
 80151d4:	f000 faac 	bl	8015730 <__lshift>
 80151d8:	4621      	mov	r1, r4
 80151da:	9001      	str	r0, [sp, #4]
 80151dc:	f000 fb14 	bl	8015808 <__mcmp>
 80151e0:	2800      	cmp	r0, #0
 80151e2:	dcb0      	bgt.n	8015146 <_dtoa_r+0x996>
 80151e4:	d102      	bne.n	80151ec <_dtoa_r+0xa3c>
 80151e6:	f01a 0f01 	tst.w	sl, #1
 80151ea:	d1ac      	bne.n	8015146 <_dtoa_r+0x996>
 80151ec:	4633      	mov	r3, r6
 80151ee:	461e      	mov	r6, r3
 80151f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80151f4:	2a30      	cmp	r2, #48	@ 0x30
 80151f6:	d0fa      	beq.n	80151ee <_dtoa_r+0xa3e>
 80151f8:	e4e1      	b.n	8014bbe <_dtoa_r+0x40e>
 80151fa:	429f      	cmp	r7, r3
 80151fc:	d1a4      	bne.n	8015148 <_dtoa_r+0x998>
 80151fe:	9b05      	ldr	r3, [sp, #20]
 8015200:	3301      	adds	r3, #1
 8015202:	9305      	str	r3, [sp, #20]
 8015204:	2331      	movs	r3, #49	@ 0x31
 8015206:	703b      	strb	r3, [r7, #0]
 8015208:	e4d9      	b.n	8014bbe <_dtoa_r+0x40e>
 801520a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801520c:	4f16      	ldr	r7, [pc, #88]	@ (8015268 <_dtoa_r+0xab8>)
 801520e:	b11b      	cbz	r3, 8015218 <_dtoa_r+0xa68>
 8015210:	f107 0308 	add.w	r3, r7, #8
 8015214:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8015216:	6013      	str	r3, [r2, #0]
 8015218:	4638      	mov	r0, r7
 801521a:	b011      	add	sp, #68	@ 0x44
 801521c:	ecbd 8b02 	vpop	{d8}
 8015220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015224:	9b07      	ldr	r3, [sp, #28]
 8015226:	2b01      	cmp	r3, #1
 8015228:	f77f ae2c 	ble.w	8014e84 <_dtoa_r+0x6d4>
 801522c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801522e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015230:	2001      	movs	r0, #1
 8015232:	e64c      	b.n	8014ece <_dtoa_r+0x71e>
 8015234:	f1bb 0f00 	cmp.w	fp, #0
 8015238:	f77f aed8 	ble.w	8014fec <_dtoa_r+0x83c>
 801523c:	463e      	mov	r6, r7
 801523e:	9801      	ldr	r0, [sp, #4]
 8015240:	4621      	mov	r1, r4
 8015242:	f7ff fa2a 	bl	801469a <quorem>
 8015246:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801524a:	f806 ab01 	strb.w	sl, [r6], #1
 801524e:	1bf2      	subs	r2, r6, r7
 8015250:	4593      	cmp	fp, r2
 8015252:	ddb4      	ble.n	80151be <_dtoa_r+0xa0e>
 8015254:	9901      	ldr	r1, [sp, #4]
 8015256:	2300      	movs	r3, #0
 8015258:	220a      	movs	r2, #10
 801525a:	4648      	mov	r0, r9
 801525c:	f000 f8c4 	bl	80153e8 <__multadd>
 8015260:	9001      	str	r0, [sp, #4]
 8015262:	e7ec      	b.n	801523e <_dtoa_r+0xa8e>
 8015264:	0801756d 	.word	0x0801756d
 8015268:	080174f1 	.word	0x080174f1

0801526c <_free_r>:
 801526c:	b538      	push	{r3, r4, r5, lr}
 801526e:	4605      	mov	r5, r0
 8015270:	2900      	cmp	r1, #0
 8015272:	d041      	beq.n	80152f8 <_free_r+0x8c>
 8015274:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015278:	1f0c      	subs	r4, r1, #4
 801527a:	2b00      	cmp	r3, #0
 801527c:	bfb8      	it	lt
 801527e:	18e4      	addlt	r4, r4, r3
 8015280:	f7fe fa32 	bl	80136e8 <__malloc_lock>
 8015284:	4a1d      	ldr	r2, [pc, #116]	@ (80152fc <_free_r+0x90>)
 8015286:	6813      	ldr	r3, [r2, #0]
 8015288:	b933      	cbnz	r3, 8015298 <_free_r+0x2c>
 801528a:	6063      	str	r3, [r4, #4]
 801528c:	6014      	str	r4, [r2, #0]
 801528e:	4628      	mov	r0, r5
 8015290:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015294:	f7fe ba2e 	b.w	80136f4 <__malloc_unlock>
 8015298:	42a3      	cmp	r3, r4
 801529a:	d908      	bls.n	80152ae <_free_r+0x42>
 801529c:	6820      	ldr	r0, [r4, #0]
 801529e:	1821      	adds	r1, r4, r0
 80152a0:	428b      	cmp	r3, r1
 80152a2:	bf01      	itttt	eq
 80152a4:	6819      	ldreq	r1, [r3, #0]
 80152a6:	685b      	ldreq	r3, [r3, #4]
 80152a8:	1809      	addeq	r1, r1, r0
 80152aa:	6021      	streq	r1, [r4, #0]
 80152ac:	e7ed      	b.n	801528a <_free_r+0x1e>
 80152ae:	461a      	mov	r2, r3
 80152b0:	685b      	ldr	r3, [r3, #4]
 80152b2:	b10b      	cbz	r3, 80152b8 <_free_r+0x4c>
 80152b4:	42a3      	cmp	r3, r4
 80152b6:	d9fa      	bls.n	80152ae <_free_r+0x42>
 80152b8:	6811      	ldr	r1, [r2, #0]
 80152ba:	1850      	adds	r0, r2, r1
 80152bc:	42a0      	cmp	r0, r4
 80152be:	d10b      	bne.n	80152d8 <_free_r+0x6c>
 80152c0:	6820      	ldr	r0, [r4, #0]
 80152c2:	4401      	add	r1, r0
 80152c4:	1850      	adds	r0, r2, r1
 80152c6:	4283      	cmp	r3, r0
 80152c8:	6011      	str	r1, [r2, #0]
 80152ca:	d1e0      	bne.n	801528e <_free_r+0x22>
 80152cc:	6818      	ldr	r0, [r3, #0]
 80152ce:	685b      	ldr	r3, [r3, #4]
 80152d0:	6053      	str	r3, [r2, #4]
 80152d2:	4408      	add	r0, r1
 80152d4:	6010      	str	r0, [r2, #0]
 80152d6:	e7da      	b.n	801528e <_free_r+0x22>
 80152d8:	d902      	bls.n	80152e0 <_free_r+0x74>
 80152da:	230c      	movs	r3, #12
 80152dc:	602b      	str	r3, [r5, #0]
 80152de:	e7d6      	b.n	801528e <_free_r+0x22>
 80152e0:	6820      	ldr	r0, [r4, #0]
 80152e2:	1821      	adds	r1, r4, r0
 80152e4:	428b      	cmp	r3, r1
 80152e6:	bf04      	itt	eq
 80152e8:	6819      	ldreq	r1, [r3, #0]
 80152ea:	685b      	ldreq	r3, [r3, #4]
 80152ec:	6063      	str	r3, [r4, #4]
 80152ee:	bf04      	itt	eq
 80152f0:	1809      	addeq	r1, r1, r0
 80152f2:	6021      	streq	r1, [r4, #0]
 80152f4:	6054      	str	r4, [r2, #4]
 80152f6:	e7ca      	b.n	801528e <_free_r+0x22>
 80152f8:	bd38      	pop	{r3, r4, r5, pc}
 80152fa:	bf00      	nop
 80152fc:	24006644 	.word	0x24006644

08015300 <__ascii_mbtowc>:
 8015300:	b082      	sub	sp, #8
 8015302:	b901      	cbnz	r1, 8015306 <__ascii_mbtowc+0x6>
 8015304:	a901      	add	r1, sp, #4
 8015306:	b142      	cbz	r2, 801531a <__ascii_mbtowc+0x1a>
 8015308:	b14b      	cbz	r3, 801531e <__ascii_mbtowc+0x1e>
 801530a:	7813      	ldrb	r3, [r2, #0]
 801530c:	600b      	str	r3, [r1, #0]
 801530e:	7812      	ldrb	r2, [r2, #0]
 8015310:	1e10      	subs	r0, r2, #0
 8015312:	bf18      	it	ne
 8015314:	2001      	movne	r0, #1
 8015316:	b002      	add	sp, #8
 8015318:	4770      	bx	lr
 801531a:	4610      	mov	r0, r2
 801531c:	e7fb      	b.n	8015316 <__ascii_mbtowc+0x16>
 801531e:	f06f 0001 	mvn.w	r0, #1
 8015322:	e7f8      	b.n	8015316 <__ascii_mbtowc+0x16>

08015324 <_Balloc>:
 8015324:	b570      	push	{r4, r5, r6, lr}
 8015326:	69c6      	ldr	r6, [r0, #28]
 8015328:	4604      	mov	r4, r0
 801532a:	460d      	mov	r5, r1
 801532c:	b976      	cbnz	r6, 801534c <_Balloc+0x28>
 801532e:	2010      	movs	r0, #16
 8015330:	f7fe f928 	bl	8013584 <malloc>
 8015334:	4602      	mov	r2, r0
 8015336:	61e0      	str	r0, [r4, #28]
 8015338:	b920      	cbnz	r0, 8015344 <_Balloc+0x20>
 801533a:	4b18      	ldr	r3, [pc, #96]	@ (801539c <_Balloc+0x78>)
 801533c:	4818      	ldr	r0, [pc, #96]	@ (80153a0 <_Balloc+0x7c>)
 801533e:	216b      	movs	r1, #107	@ 0x6b
 8015340:	f001 faf4 	bl	801692c <__assert_func>
 8015344:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015348:	6006      	str	r6, [r0, #0]
 801534a:	60c6      	str	r6, [r0, #12]
 801534c:	69e6      	ldr	r6, [r4, #28]
 801534e:	68f3      	ldr	r3, [r6, #12]
 8015350:	b183      	cbz	r3, 8015374 <_Balloc+0x50>
 8015352:	69e3      	ldr	r3, [r4, #28]
 8015354:	68db      	ldr	r3, [r3, #12]
 8015356:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801535a:	b9b8      	cbnz	r0, 801538c <_Balloc+0x68>
 801535c:	2101      	movs	r1, #1
 801535e:	fa01 f605 	lsl.w	r6, r1, r5
 8015362:	1d72      	adds	r2, r6, #5
 8015364:	0092      	lsls	r2, r2, #2
 8015366:	4620      	mov	r0, r4
 8015368:	f001 fafe 	bl	8016968 <_calloc_r>
 801536c:	b160      	cbz	r0, 8015388 <_Balloc+0x64>
 801536e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015372:	e00e      	b.n	8015392 <_Balloc+0x6e>
 8015374:	2221      	movs	r2, #33	@ 0x21
 8015376:	2104      	movs	r1, #4
 8015378:	4620      	mov	r0, r4
 801537a:	f001 faf5 	bl	8016968 <_calloc_r>
 801537e:	69e3      	ldr	r3, [r4, #28]
 8015380:	60f0      	str	r0, [r6, #12]
 8015382:	68db      	ldr	r3, [r3, #12]
 8015384:	2b00      	cmp	r3, #0
 8015386:	d1e4      	bne.n	8015352 <_Balloc+0x2e>
 8015388:	2000      	movs	r0, #0
 801538a:	bd70      	pop	{r4, r5, r6, pc}
 801538c:	6802      	ldr	r2, [r0, #0]
 801538e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015392:	2300      	movs	r3, #0
 8015394:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015398:	e7f7      	b.n	801538a <_Balloc+0x66>
 801539a:	bf00      	nop
 801539c:	080174fe 	.word	0x080174fe
 80153a0:	0801757e 	.word	0x0801757e

080153a4 <_Bfree>:
 80153a4:	b570      	push	{r4, r5, r6, lr}
 80153a6:	69c6      	ldr	r6, [r0, #28]
 80153a8:	4605      	mov	r5, r0
 80153aa:	460c      	mov	r4, r1
 80153ac:	b976      	cbnz	r6, 80153cc <_Bfree+0x28>
 80153ae:	2010      	movs	r0, #16
 80153b0:	f7fe f8e8 	bl	8013584 <malloc>
 80153b4:	4602      	mov	r2, r0
 80153b6:	61e8      	str	r0, [r5, #28]
 80153b8:	b920      	cbnz	r0, 80153c4 <_Bfree+0x20>
 80153ba:	4b09      	ldr	r3, [pc, #36]	@ (80153e0 <_Bfree+0x3c>)
 80153bc:	4809      	ldr	r0, [pc, #36]	@ (80153e4 <_Bfree+0x40>)
 80153be:	218f      	movs	r1, #143	@ 0x8f
 80153c0:	f001 fab4 	bl	801692c <__assert_func>
 80153c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80153c8:	6006      	str	r6, [r0, #0]
 80153ca:	60c6      	str	r6, [r0, #12]
 80153cc:	b13c      	cbz	r4, 80153de <_Bfree+0x3a>
 80153ce:	69eb      	ldr	r3, [r5, #28]
 80153d0:	6862      	ldr	r2, [r4, #4]
 80153d2:	68db      	ldr	r3, [r3, #12]
 80153d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80153d8:	6021      	str	r1, [r4, #0]
 80153da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80153de:	bd70      	pop	{r4, r5, r6, pc}
 80153e0:	080174fe 	.word	0x080174fe
 80153e4:	0801757e 	.word	0x0801757e

080153e8 <__multadd>:
 80153e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80153ec:	690d      	ldr	r5, [r1, #16]
 80153ee:	4607      	mov	r7, r0
 80153f0:	460c      	mov	r4, r1
 80153f2:	461e      	mov	r6, r3
 80153f4:	f101 0c14 	add.w	ip, r1, #20
 80153f8:	2000      	movs	r0, #0
 80153fa:	f8dc 3000 	ldr.w	r3, [ip]
 80153fe:	b299      	uxth	r1, r3
 8015400:	fb02 6101 	mla	r1, r2, r1, r6
 8015404:	0c1e      	lsrs	r6, r3, #16
 8015406:	0c0b      	lsrs	r3, r1, #16
 8015408:	fb02 3306 	mla	r3, r2, r6, r3
 801540c:	b289      	uxth	r1, r1
 801540e:	3001      	adds	r0, #1
 8015410:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015414:	4285      	cmp	r5, r0
 8015416:	f84c 1b04 	str.w	r1, [ip], #4
 801541a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801541e:	dcec      	bgt.n	80153fa <__multadd+0x12>
 8015420:	b30e      	cbz	r6, 8015466 <__multadd+0x7e>
 8015422:	68a3      	ldr	r3, [r4, #8]
 8015424:	42ab      	cmp	r3, r5
 8015426:	dc19      	bgt.n	801545c <__multadd+0x74>
 8015428:	6861      	ldr	r1, [r4, #4]
 801542a:	4638      	mov	r0, r7
 801542c:	3101      	adds	r1, #1
 801542e:	f7ff ff79 	bl	8015324 <_Balloc>
 8015432:	4680      	mov	r8, r0
 8015434:	b928      	cbnz	r0, 8015442 <__multadd+0x5a>
 8015436:	4602      	mov	r2, r0
 8015438:	4b0c      	ldr	r3, [pc, #48]	@ (801546c <__multadd+0x84>)
 801543a:	480d      	ldr	r0, [pc, #52]	@ (8015470 <__multadd+0x88>)
 801543c:	21ba      	movs	r1, #186	@ 0xba
 801543e:	f001 fa75 	bl	801692c <__assert_func>
 8015442:	6922      	ldr	r2, [r4, #16]
 8015444:	3202      	adds	r2, #2
 8015446:	f104 010c 	add.w	r1, r4, #12
 801544a:	0092      	lsls	r2, r2, #2
 801544c:	300c      	adds	r0, #12
 801544e:	f7ff f916 	bl	801467e <memcpy>
 8015452:	4621      	mov	r1, r4
 8015454:	4638      	mov	r0, r7
 8015456:	f7ff ffa5 	bl	80153a4 <_Bfree>
 801545a:	4644      	mov	r4, r8
 801545c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015460:	3501      	adds	r5, #1
 8015462:	615e      	str	r6, [r3, #20]
 8015464:	6125      	str	r5, [r4, #16]
 8015466:	4620      	mov	r0, r4
 8015468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801546c:	0801756d 	.word	0x0801756d
 8015470:	0801757e 	.word	0x0801757e

08015474 <__hi0bits>:
 8015474:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015478:	4603      	mov	r3, r0
 801547a:	bf36      	itet	cc
 801547c:	0403      	lslcc	r3, r0, #16
 801547e:	2000      	movcs	r0, #0
 8015480:	2010      	movcc	r0, #16
 8015482:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015486:	bf3c      	itt	cc
 8015488:	021b      	lslcc	r3, r3, #8
 801548a:	3008      	addcc	r0, #8
 801548c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015490:	bf3c      	itt	cc
 8015492:	011b      	lslcc	r3, r3, #4
 8015494:	3004      	addcc	r0, #4
 8015496:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801549a:	bf3c      	itt	cc
 801549c:	009b      	lslcc	r3, r3, #2
 801549e:	3002      	addcc	r0, #2
 80154a0:	2b00      	cmp	r3, #0
 80154a2:	db05      	blt.n	80154b0 <__hi0bits+0x3c>
 80154a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80154a8:	f100 0001 	add.w	r0, r0, #1
 80154ac:	bf08      	it	eq
 80154ae:	2020      	moveq	r0, #32
 80154b0:	4770      	bx	lr

080154b2 <__lo0bits>:
 80154b2:	6803      	ldr	r3, [r0, #0]
 80154b4:	4602      	mov	r2, r0
 80154b6:	f013 0007 	ands.w	r0, r3, #7
 80154ba:	d00b      	beq.n	80154d4 <__lo0bits+0x22>
 80154bc:	07d9      	lsls	r1, r3, #31
 80154be:	d421      	bmi.n	8015504 <__lo0bits+0x52>
 80154c0:	0798      	lsls	r0, r3, #30
 80154c2:	bf49      	itett	mi
 80154c4:	085b      	lsrmi	r3, r3, #1
 80154c6:	089b      	lsrpl	r3, r3, #2
 80154c8:	2001      	movmi	r0, #1
 80154ca:	6013      	strmi	r3, [r2, #0]
 80154cc:	bf5c      	itt	pl
 80154ce:	6013      	strpl	r3, [r2, #0]
 80154d0:	2002      	movpl	r0, #2
 80154d2:	4770      	bx	lr
 80154d4:	b299      	uxth	r1, r3
 80154d6:	b909      	cbnz	r1, 80154dc <__lo0bits+0x2a>
 80154d8:	0c1b      	lsrs	r3, r3, #16
 80154da:	2010      	movs	r0, #16
 80154dc:	b2d9      	uxtb	r1, r3
 80154de:	b909      	cbnz	r1, 80154e4 <__lo0bits+0x32>
 80154e0:	3008      	adds	r0, #8
 80154e2:	0a1b      	lsrs	r3, r3, #8
 80154e4:	0719      	lsls	r1, r3, #28
 80154e6:	bf04      	itt	eq
 80154e8:	091b      	lsreq	r3, r3, #4
 80154ea:	3004      	addeq	r0, #4
 80154ec:	0799      	lsls	r1, r3, #30
 80154ee:	bf04      	itt	eq
 80154f0:	089b      	lsreq	r3, r3, #2
 80154f2:	3002      	addeq	r0, #2
 80154f4:	07d9      	lsls	r1, r3, #31
 80154f6:	d403      	bmi.n	8015500 <__lo0bits+0x4e>
 80154f8:	085b      	lsrs	r3, r3, #1
 80154fa:	f100 0001 	add.w	r0, r0, #1
 80154fe:	d003      	beq.n	8015508 <__lo0bits+0x56>
 8015500:	6013      	str	r3, [r2, #0]
 8015502:	4770      	bx	lr
 8015504:	2000      	movs	r0, #0
 8015506:	4770      	bx	lr
 8015508:	2020      	movs	r0, #32
 801550a:	4770      	bx	lr

0801550c <__i2b>:
 801550c:	b510      	push	{r4, lr}
 801550e:	460c      	mov	r4, r1
 8015510:	2101      	movs	r1, #1
 8015512:	f7ff ff07 	bl	8015324 <_Balloc>
 8015516:	4602      	mov	r2, r0
 8015518:	b928      	cbnz	r0, 8015526 <__i2b+0x1a>
 801551a:	4b05      	ldr	r3, [pc, #20]	@ (8015530 <__i2b+0x24>)
 801551c:	4805      	ldr	r0, [pc, #20]	@ (8015534 <__i2b+0x28>)
 801551e:	f240 1145 	movw	r1, #325	@ 0x145
 8015522:	f001 fa03 	bl	801692c <__assert_func>
 8015526:	2301      	movs	r3, #1
 8015528:	6144      	str	r4, [r0, #20]
 801552a:	6103      	str	r3, [r0, #16]
 801552c:	bd10      	pop	{r4, pc}
 801552e:	bf00      	nop
 8015530:	0801756d 	.word	0x0801756d
 8015534:	0801757e 	.word	0x0801757e

08015538 <__multiply>:
 8015538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801553c:	4617      	mov	r7, r2
 801553e:	690a      	ldr	r2, [r1, #16]
 8015540:	693b      	ldr	r3, [r7, #16]
 8015542:	429a      	cmp	r2, r3
 8015544:	bfa8      	it	ge
 8015546:	463b      	movge	r3, r7
 8015548:	4689      	mov	r9, r1
 801554a:	bfa4      	itt	ge
 801554c:	460f      	movge	r7, r1
 801554e:	4699      	movge	r9, r3
 8015550:	693d      	ldr	r5, [r7, #16]
 8015552:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015556:	68bb      	ldr	r3, [r7, #8]
 8015558:	6879      	ldr	r1, [r7, #4]
 801555a:	eb05 060a 	add.w	r6, r5, sl
 801555e:	42b3      	cmp	r3, r6
 8015560:	b085      	sub	sp, #20
 8015562:	bfb8      	it	lt
 8015564:	3101      	addlt	r1, #1
 8015566:	f7ff fedd 	bl	8015324 <_Balloc>
 801556a:	b930      	cbnz	r0, 801557a <__multiply+0x42>
 801556c:	4602      	mov	r2, r0
 801556e:	4b41      	ldr	r3, [pc, #260]	@ (8015674 <__multiply+0x13c>)
 8015570:	4841      	ldr	r0, [pc, #260]	@ (8015678 <__multiply+0x140>)
 8015572:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015576:	f001 f9d9 	bl	801692c <__assert_func>
 801557a:	f100 0414 	add.w	r4, r0, #20
 801557e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8015582:	4623      	mov	r3, r4
 8015584:	2200      	movs	r2, #0
 8015586:	4573      	cmp	r3, lr
 8015588:	d320      	bcc.n	80155cc <__multiply+0x94>
 801558a:	f107 0814 	add.w	r8, r7, #20
 801558e:	f109 0114 	add.w	r1, r9, #20
 8015592:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8015596:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801559a:	9302      	str	r3, [sp, #8]
 801559c:	1beb      	subs	r3, r5, r7
 801559e:	3b15      	subs	r3, #21
 80155a0:	f023 0303 	bic.w	r3, r3, #3
 80155a4:	3304      	adds	r3, #4
 80155a6:	3715      	adds	r7, #21
 80155a8:	42bd      	cmp	r5, r7
 80155aa:	bf38      	it	cc
 80155ac:	2304      	movcc	r3, #4
 80155ae:	9301      	str	r3, [sp, #4]
 80155b0:	9b02      	ldr	r3, [sp, #8]
 80155b2:	9103      	str	r1, [sp, #12]
 80155b4:	428b      	cmp	r3, r1
 80155b6:	d80c      	bhi.n	80155d2 <__multiply+0x9a>
 80155b8:	2e00      	cmp	r6, #0
 80155ba:	dd03      	ble.n	80155c4 <__multiply+0x8c>
 80155bc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80155c0:	2b00      	cmp	r3, #0
 80155c2:	d055      	beq.n	8015670 <__multiply+0x138>
 80155c4:	6106      	str	r6, [r0, #16]
 80155c6:	b005      	add	sp, #20
 80155c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155cc:	f843 2b04 	str.w	r2, [r3], #4
 80155d0:	e7d9      	b.n	8015586 <__multiply+0x4e>
 80155d2:	f8b1 a000 	ldrh.w	sl, [r1]
 80155d6:	f1ba 0f00 	cmp.w	sl, #0
 80155da:	d01f      	beq.n	801561c <__multiply+0xe4>
 80155dc:	46c4      	mov	ip, r8
 80155de:	46a1      	mov	r9, r4
 80155e0:	2700      	movs	r7, #0
 80155e2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80155e6:	f8d9 3000 	ldr.w	r3, [r9]
 80155ea:	fa1f fb82 	uxth.w	fp, r2
 80155ee:	b29b      	uxth	r3, r3
 80155f0:	fb0a 330b 	mla	r3, sl, fp, r3
 80155f4:	443b      	add	r3, r7
 80155f6:	f8d9 7000 	ldr.w	r7, [r9]
 80155fa:	0c12      	lsrs	r2, r2, #16
 80155fc:	0c3f      	lsrs	r7, r7, #16
 80155fe:	fb0a 7202 	mla	r2, sl, r2, r7
 8015602:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8015606:	b29b      	uxth	r3, r3
 8015608:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801560c:	4565      	cmp	r5, ip
 801560e:	f849 3b04 	str.w	r3, [r9], #4
 8015612:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8015616:	d8e4      	bhi.n	80155e2 <__multiply+0xaa>
 8015618:	9b01      	ldr	r3, [sp, #4]
 801561a:	50e7      	str	r7, [r4, r3]
 801561c:	9b03      	ldr	r3, [sp, #12]
 801561e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015622:	3104      	adds	r1, #4
 8015624:	f1b9 0f00 	cmp.w	r9, #0
 8015628:	d020      	beq.n	801566c <__multiply+0x134>
 801562a:	6823      	ldr	r3, [r4, #0]
 801562c:	4647      	mov	r7, r8
 801562e:	46a4      	mov	ip, r4
 8015630:	f04f 0a00 	mov.w	sl, #0
 8015634:	f8b7 b000 	ldrh.w	fp, [r7]
 8015638:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801563c:	fb09 220b 	mla	r2, r9, fp, r2
 8015640:	4452      	add	r2, sl
 8015642:	b29b      	uxth	r3, r3
 8015644:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015648:	f84c 3b04 	str.w	r3, [ip], #4
 801564c:	f857 3b04 	ldr.w	r3, [r7], #4
 8015650:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015654:	f8bc 3000 	ldrh.w	r3, [ip]
 8015658:	fb09 330a 	mla	r3, r9, sl, r3
 801565c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8015660:	42bd      	cmp	r5, r7
 8015662:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015666:	d8e5      	bhi.n	8015634 <__multiply+0xfc>
 8015668:	9a01      	ldr	r2, [sp, #4]
 801566a:	50a3      	str	r3, [r4, r2]
 801566c:	3404      	adds	r4, #4
 801566e:	e79f      	b.n	80155b0 <__multiply+0x78>
 8015670:	3e01      	subs	r6, #1
 8015672:	e7a1      	b.n	80155b8 <__multiply+0x80>
 8015674:	0801756d 	.word	0x0801756d
 8015678:	0801757e 	.word	0x0801757e

0801567c <__pow5mult>:
 801567c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015680:	4615      	mov	r5, r2
 8015682:	f012 0203 	ands.w	r2, r2, #3
 8015686:	4607      	mov	r7, r0
 8015688:	460e      	mov	r6, r1
 801568a:	d007      	beq.n	801569c <__pow5mult+0x20>
 801568c:	4c25      	ldr	r4, [pc, #148]	@ (8015724 <__pow5mult+0xa8>)
 801568e:	3a01      	subs	r2, #1
 8015690:	2300      	movs	r3, #0
 8015692:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015696:	f7ff fea7 	bl	80153e8 <__multadd>
 801569a:	4606      	mov	r6, r0
 801569c:	10ad      	asrs	r5, r5, #2
 801569e:	d03d      	beq.n	801571c <__pow5mult+0xa0>
 80156a0:	69fc      	ldr	r4, [r7, #28]
 80156a2:	b97c      	cbnz	r4, 80156c4 <__pow5mult+0x48>
 80156a4:	2010      	movs	r0, #16
 80156a6:	f7fd ff6d 	bl	8013584 <malloc>
 80156aa:	4602      	mov	r2, r0
 80156ac:	61f8      	str	r0, [r7, #28]
 80156ae:	b928      	cbnz	r0, 80156bc <__pow5mult+0x40>
 80156b0:	4b1d      	ldr	r3, [pc, #116]	@ (8015728 <__pow5mult+0xac>)
 80156b2:	481e      	ldr	r0, [pc, #120]	@ (801572c <__pow5mult+0xb0>)
 80156b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80156b8:	f001 f938 	bl	801692c <__assert_func>
 80156bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80156c0:	6004      	str	r4, [r0, #0]
 80156c2:	60c4      	str	r4, [r0, #12]
 80156c4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80156c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80156cc:	b94c      	cbnz	r4, 80156e2 <__pow5mult+0x66>
 80156ce:	f240 2171 	movw	r1, #625	@ 0x271
 80156d2:	4638      	mov	r0, r7
 80156d4:	f7ff ff1a 	bl	801550c <__i2b>
 80156d8:	2300      	movs	r3, #0
 80156da:	f8c8 0008 	str.w	r0, [r8, #8]
 80156de:	4604      	mov	r4, r0
 80156e0:	6003      	str	r3, [r0, #0]
 80156e2:	f04f 0900 	mov.w	r9, #0
 80156e6:	07eb      	lsls	r3, r5, #31
 80156e8:	d50a      	bpl.n	8015700 <__pow5mult+0x84>
 80156ea:	4631      	mov	r1, r6
 80156ec:	4622      	mov	r2, r4
 80156ee:	4638      	mov	r0, r7
 80156f0:	f7ff ff22 	bl	8015538 <__multiply>
 80156f4:	4631      	mov	r1, r6
 80156f6:	4680      	mov	r8, r0
 80156f8:	4638      	mov	r0, r7
 80156fa:	f7ff fe53 	bl	80153a4 <_Bfree>
 80156fe:	4646      	mov	r6, r8
 8015700:	106d      	asrs	r5, r5, #1
 8015702:	d00b      	beq.n	801571c <__pow5mult+0xa0>
 8015704:	6820      	ldr	r0, [r4, #0]
 8015706:	b938      	cbnz	r0, 8015718 <__pow5mult+0x9c>
 8015708:	4622      	mov	r2, r4
 801570a:	4621      	mov	r1, r4
 801570c:	4638      	mov	r0, r7
 801570e:	f7ff ff13 	bl	8015538 <__multiply>
 8015712:	6020      	str	r0, [r4, #0]
 8015714:	f8c0 9000 	str.w	r9, [r0]
 8015718:	4604      	mov	r4, r0
 801571a:	e7e4      	b.n	80156e6 <__pow5mult+0x6a>
 801571c:	4630      	mov	r0, r6
 801571e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015722:	bf00      	nop
 8015724:	08017640 	.word	0x08017640
 8015728:	080174fe 	.word	0x080174fe
 801572c:	0801757e 	.word	0x0801757e

08015730 <__lshift>:
 8015730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015734:	460c      	mov	r4, r1
 8015736:	6849      	ldr	r1, [r1, #4]
 8015738:	6923      	ldr	r3, [r4, #16]
 801573a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801573e:	68a3      	ldr	r3, [r4, #8]
 8015740:	4607      	mov	r7, r0
 8015742:	4691      	mov	r9, r2
 8015744:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015748:	f108 0601 	add.w	r6, r8, #1
 801574c:	42b3      	cmp	r3, r6
 801574e:	db0b      	blt.n	8015768 <__lshift+0x38>
 8015750:	4638      	mov	r0, r7
 8015752:	f7ff fde7 	bl	8015324 <_Balloc>
 8015756:	4605      	mov	r5, r0
 8015758:	b948      	cbnz	r0, 801576e <__lshift+0x3e>
 801575a:	4602      	mov	r2, r0
 801575c:	4b28      	ldr	r3, [pc, #160]	@ (8015800 <__lshift+0xd0>)
 801575e:	4829      	ldr	r0, [pc, #164]	@ (8015804 <__lshift+0xd4>)
 8015760:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015764:	f001 f8e2 	bl	801692c <__assert_func>
 8015768:	3101      	adds	r1, #1
 801576a:	005b      	lsls	r3, r3, #1
 801576c:	e7ee      	b.n	801574c <__lshift+0x1c>
 801576e:	2300      	movs	r3, #0
 8015770:	f100 0114 	add.w	r1, r0, #20
 8015774:	f100 0210 	add.w	r2, r0, #16
 8015778:	4618      	mov	r0, r3
 801577a:	4553      	cmp	r3, sl
 801577c:	db33      	blt.n	80157e6 <__lshift+0xb6>
 801577e:	6920      	ldr	r0, [r4, #16]
 8015780:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015784:	f104 0314 	add.w	r3, r4, #20
 8015788:	f019 091f 	ands.w	r9, r9, #31
 801578c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015790:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015794:	d02b      	beq.n	80157ee <__lshift+0xbe>
 8015796:	f1c9 0e20 	rsb	lr, r9, #32
 801579a:	468a      	mov	sl, r1
 801579c:	2200      	movs	r2, #0
 801579e:	6818      	ldr	r0, [r3, #0]
 80157a0:	fa00 f009 	lsl.w	r0, r0, r9
 80157a4:	4310      	orrs	r0, r2
 80157a6:	f84a 0b04 	str.w	r0, [sl], #4
 80157aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80157ae:	459c      	cmp	ip, r3
 80157b0:	fa22 f20e 	lsr.w	r2, r2, lr
 80157b4:	d8f3      	bhi.n	801579e <__lshift+0x6e>
 80157b6:	ebac 0304 	sub.w	r3, ip, r4
 80157ba:	3b15      	subs	r3, #21
 80157bc:	f023 0303 	bic.w	r3, r3, #3
 80157c0:	3304      	adds	r3, #4
 80157c2:	f104 0015 	add.w	r0, r4, #21
 80157c6:	4560      	cmp	r0, ip
 80157c8:	bf88      	it	hi
 80157ca:	2304      	movhi	r3, #4
 80157cc:	50ca      	str	r2, [r1, r3]
 80157ce:	b10a      	cbz	r2, 80157d4 <__lshift+0xa4>
 80157d0:	f108 0602 	add.w	r6, r8, #2
 80157d4:	3e01      	subs	r6, #1
 80157d6:	4638      	mov	r0, r7
 80157d8:	612e      	str	r6, [r5, #16]
 80157da:	4621      	mov	r1, r4
 80157dc:	f7ff fde2 	bl	80153a4 <_Bfree>
 80157e0:	4628      	mov	r0, r5
 80157e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80157e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80157ea:	3301      	adds	r3, #1
 80157ec:	e7c5      	b.n	801577a <__lshift+0x4a>
 80157ee:	3904      	subs	r1, #4
 80157f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80157f4:	f841 2f04 	str.w	r2, [r1, #4]!
 80157f8:	459c      	cmp	ip, r3
 80157fa:	d8f9      	bhi.n	80157f0 <__lshift+0xc0>
 80157fc:	e7ea      	b.n	80157d4 <__lshift+0xa4>
 80157fe:	bf00      	nop
 8015800:	0801756d 	.word	0x0801756d
 8015804:	0801757e 	.word	0x0801757e

08015808 <__mcmp>:
 8015808:	690a      	ldr	r2, [r1, #16]
 801580a:	4603      	mov	r3, r0
 801580c:	6900      	ldr	r0, [r0, #16]
 801580e:	1a80      	subs	r0, r0, r2
 8015810:	b530      	push	{r4, r5, lr}
 8015812:	d10e      	bne.n	8015832 <__mcmp+0x2a>
 8015814:	3314      	adds	r3, #20
 8015816:	3114      	adds	r1, #20
 8015818:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801581c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015820:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015824:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015828:	4295      	cmp	r5, r2
 801582a:	d003      	beq.n	8015834 <__mcmp+0x2c>
 801582c:	d205      	bcs.n	801583a <__mcmp+0x32>
 801582e:	f04f 30ff 	mov.w	r0, #4294967295
 8015832:	bd30      	pop	{r4, r5, pc}
 8015834:	42a3      	cmp	r3, r4
 8015836:	d3f3      	bcc.n	8015820 <__mcmp+0x18>
 8015838:	e7fb      	b.n	8015832 <__mcmp+0x2a>
 801583a:	2001      	movs	r0, #1
 801583c:	e7f9      	b.n	8015832 <__mcmp+0x2a>
	...

08015840 <__mdiff>:
 8015840:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015844:	4689      	mov	r9, r1
 8015846:	4606      	mov	r6, r0
 8015848:	4611      	mov	r1, r2
 801584a:	4648      	mov	r0, r9
 801584c:	4614      	mov	r4, r2
 801584e:	f7ff ffdb 	bl	8015808 <__mcmp>
 8015852:	1e05      	subs	r5, r0, #0
 8015854:	d112      	bne.n	801587c <__mdiff+0x3c>
 8015856:	4629      	mov	r1, r5
 8015858:	4630      	mov	r0, r6
 801585a:	f7ff fd63 	bl	8015324 <_Balloc>
 801585e:	4602      	mov	r2, r0
 8015860:	b928      	cbnz	r0, 801586e <__mdiff+0x2e>
 8015862:	4b3f      	ldr	r3, [pc, #252]	@ (8015960 <__mdiff+0x120>)
 8015864:	f240 2137 	movw	r1, #567	@ 0x237
 8015868:	483e      	ldr	r0, [pc, #248]	@ (8015964 <__mdiff+0x124>)
 801586a:	f001 f85f 	bl	801692c <__assert_func>
 801586e:	2301      	movs	r3, #1
 8015870:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015874:	4610      	mov	r0, r2
 8015876:	b003      	add	sp, #12
 8015878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801587c:	bfbc      	itt	lt
 801587e:	464b      	movlt	r3, r9
 8015880:	46a1      	movlt	r9, r4
 8015882:	4630      	mov	r0, r6
 8015884:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015888:	bfba      	itte	lt
 801588a:	461c      	movlt	r4, r3
 801588c:	2501      	movlt	r5, #1
 801588e:	2500      	movge	r5, #0
 8015890:	f7ff fd48 	bl	8015324 <_Balloc>
 8015894:	4602      	mov	r2, r0
 8015896:	b918      	cbnz	r0, 80158a0 <__mdiff+0x60>
 8015898:	4b31      	ldr	r3, [pc, #196]	@ (8015960 <__mdiff+0x120>)
 801589a:	f240 2145 	movw	r1, #581	@ 0x245
 801589e:	e7e3      	b.n	8015868 <__mdiff+0x28>
 80158a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80158a4:	6926      	ldr	r6, [r4, #16]
 80158a6:	60c5      	str	r5, [r0, #12]
 80158a8:	f109 0310 	add.w	r3, r9, #16
 80158ac:	f109 0514 	add.w	r5, r9, #20
 80158b0:	f104 0e14 	add.w	lr, r4, #20
 80158b4:	f100 0b14 	add.w	fp, r0, #20
 80158b8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80158bc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80158c0:	9301      	str	r3, [sp, #4]
 80158c2:	46d9      	mov	r9, fp
 80158c4:	f04f 0c00 	mov.w	ip, #0
 80158c8:	9b01      	ldr	r3, [sp, #4]
 80158ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 80158ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 80158d2:	9301      	str	r3, [sp, #4]
 80158d4:	fa1f f38a 	uxth.w	r3, sl
 80158d8:	4619      	mov	r1, r3
 80158da:	b283      	uxth	r3, r0
 80158dc:	1acb      	subs	r3, r1, r3
 80158de:	0c00      	lsrs	r0, r0, #16
 80158e0:	4463      	add	r3, ip
 80158e2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80158e6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80158ea:	b29b      	uxth	r3, r3
 80158ec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80158f0:	4576      	cmp	r6, lr
 80158f2:	f849 3b04 	str.w	r3, [r9], #4
 80158f6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80158fa:	d8e5      	bhi.n	80158c8 <__mdiff+0x88>
 80158fc:	1b33      	subs	r3, r6, r4
 80158fe:	3b15      	subs	r3, #21
 8015900:	f023 0303 	bic.w	r3, r3, #3
 8015904:	3415      	adds	r4, #21
 8015906:	3304      	adds	r3, #4
 8015908:	42a6      	cmp	r6, r4
 801590a:	bf38      	it	cc
 801590c:	2304      	movcc	r3, #4
 801590e:	441d      	add	r5, r3
 8015910:	445b      	add	r3, fp
 8015912:	461e      	mov	r6, r3
 8015914:	462c      	mov	r4, r5
 8015916:	4544      	cmp	r4, r8
 8015918:	d30e      	bcc.n	8015938 <__mdiff+0xf8>
 801591a:	f108 0103 	add.w	r1, r8, #3
 801591e:	1b49      	subs	r1, r1, r5
 8015920:	f021 0103 	bic.w	r1, r1, #3
 8015924:	3d03      	subs	r5, #3
 8015926:	45a8      	cmp	r8, r5
 8015928:	bf38      	it	cc
 801592a:	2100      	movcc	r1, #0
 801592c:	440b      	add	r3, r1
 801592e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015932:	b191      	cbz	r1, 801595a <__mdiff+0x11a>
 8015934:	6117      	str	r7, [r2, #16]
 8015936:	e79d      	b.n	8015874 <__mdiff+0x34>
 8015938:	f854 1b04 	ldr.w	r1, [r4], #4
 801593c:	46e6      	mov	lr, ip
 801593e:	0c08      	lsrs	r0, r1, #16
 8015940:	fa1c fc81 	uxtah	ip, ip, r1
 8015944:	4471      	add	r1, lr
 8015946:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801594a:	b289      	uxth	r1, r1
 801594c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015950:	f846 1b04 	str.w	r1, [r6], #4
 8015954:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015958:	e7dd      	b.n	8015916 <__mdiff+0xd6>
 801595a:	3f01      	subs	r7, #1
 801595c:	e7e7      	b.n	801592e <__mdiff+0xee>
 801595e:	bf00      	nop
 8015960:	0801756d 	.word	0x0801756d
 8015964:	0801757e 	.word	0x0801757e

08015968 <__d2b>:
 8015968:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801596c:	460f      	mov	r7, r1
 801596e:	2101      	movs	r1, #1
 8015970:	ec59 8b10 	vmov	r8, r9, d0
 8015974:	4616      	mov	r6, r2
 8015976:	f7ff fcd5 	bl	8015324 <_Balloc>
 801597a:	4604      	mov	r4, r0
 801597c:	b930      	cbnz	r0, 801598c <__d2b+0x24>
 801597e:	4602      	mov	r2, r0
 8015980:	4b23      	ldr	r3, [pc, #140]	@ (8015a10 <__d2b+0xa8>)
 8015982:	4824      	ldr	r0, [pc, #144]	@ (8015a14 <__d2b+0xac>)
 8015984:	f240 310f 	movw	r1, #783	@ 0x30f
 8015988:	f000 ffd0 	bl	801692c <__assert_func>
 801598c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015990:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015994:	b10d      	cbz	r5, 801599a <__d2b+0x32>
 8015996:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801599a:	9301      	str	r3, [sp, #4]
 801599c:	f1b8 0300 	subs.w	r3, r8, #0
 80159a0:	d023      	beq.n	80159ea <__d2b+0x82>
 80159a2:	4668      	mov	r0, sp
 80159a4:	9300      	str	r3, [sp, #0]
 80159a6:	f7ff fd84 	bl	80154b2 <__lo0bits>
 80159aa:	e9dd 1200 	ldrd	r1, r2, [sp]
 80159ae:	b1d0      	cbz	r0, 80159e6 <__d2b+0x7e>
 80159b0:	f1c0 0320 	rsb	r3, r0, #32
 80159b4:	fa02 f303 	lsl.w	r3, r2, r3
 80159b8:	430b      	orrs	r3, r1
 80159ba:	40c2      	lsrs	r2, r0
 80159bc:	6163      	str	r3, [r4, #20]
 80159be:	9201      	str	r2, [sp, #4]
 80159c0:	9b01      	ldr	r3, [sp, #4]
 80159c2:	61a3      	str	r3, [r4, #24]
 80159c4:	2b00      	cmp	r3, #0
 80159c6:	bf0c      	ite	eq
 80159c8:	2201      	moveq	r2, #1
 80159ca:	2202      	movne	r2, #2
 80159cc:	6122      	str	r2, [r4, #16]
 80159ce:	b1a5      	cbz	r5, 80159fa <__d2b+0x92>
 80159d0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80159d4:	4405      	add	r5, r0
 80159d6:	603d      	str	r5, [r7, #0]
 80159d8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80159dc:	6030      	str	r0, [r6, #0]
 80159de:	4620      	mov	r0, r4
 80159e0:	b003      	add	sp, #12
 80159e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80159e6:	6161      	str	r1, [r4, #20]
 80159e8:	e7ea      	b.n	80159c0 <__d2b+0x58>
 80159ea:	a801      	add	r0, sp, #4
 80159ec:	f7ff fd61 	bl	80154b2 <__lo0bits>
 80159f0:	9b01      	ldr	r3, [sp, #4]
 80159f2:	6163      	str	r3, [r4, #20]
 80159f4:	3020      	adds	r0, #32
 80159f6:	2201      	movs	r2, #1
 80159f8:	e7e8      	b.n	80159cc <__d2b+0x64>
 80159fa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80159fe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015a02:	6038      	str	r0, [r7, #0]
 8015a04:	6918      	ldr	r0, [r3, #16]
 8015a06:	f7ff fd35 	bl	8015474 <__hi0bits>
 8015a0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015a0e:	e7e5      	b.n	80159dc <__d2b+0x74>
 8015a10:	0801756d 	.word	0x0801756d
 8015a14:	0801757e 	.word	0x0801757e

08015a18 <_malloc_usable_size_r>:
 8015a18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015a1c:	1f18      	subs	r0, r3, #4
 8015a1e:	2b00      	cmp	r3, #0
 8015a20:	bfbc      	itt	lt
 8015a22:	580b      	ldrlt	r3, [r1, r0]
 8015a24:	18c0      	addlt	r0, r0, r3
 8015a26:	4770      	bx	lr

08015a28 <__ascii_wctomb>:
 8015a28:	4603      	mov	r3, r0
 8015a2a:	4608      	mov	r0, r1
 8015a2c:	b141      	cbz	r1, 8015a40 <__ascii_wctomb+0x18>
 8015a2e:	2aff      	cmp	r2, #255	@ 0xff
 8015a30:	d904      	bls.n	8015a3c <__ascii_wctomb+0x14>
 8015a32:	228a      	movs	r2, #138	@ 0x8a
 8015a34:	601a      	str	r2, [r3, #0]
 8015a36:	f04f 30ff 	mov.w	r0, #4294967295
 8015a3a:	4770      	bx	lr
 8015a3c:	700a      	strb	r2, [r1, #0]
 8015a3e:	2001      	movs	r0, #1
 8015a40:	4770      	bx	lr

08015a42 <__ssputs_r>:
 8015a42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015a46:	688e      	ldr	r6, [r1, #8]
 8015a48:	461f      	mov	r7, r3
 8015a4a:	42be      	cmp	r6, r7
 8015a4c:	680b      	ldr	r3, [r1, #0]
 8015a4e:	4682      	mov	sl, r0
 8015a50:	460c      	mov	r4, r1
 8015a52:	4690      	mov	r8, r2
 8015a54:	d82d      	bhi.n	8015ab2 <__ssputs_r+0x70>
 8015a56:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015a5a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015a5e:	d026      	beq.n	8015aae <__ssputs_r+0x6c>
 8015a60:	6965      	ldr	r5, [r4, #20]
 8015a62:	6909      	ldr	r1, [r1, #16]
 8015a64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015a68:	eba3 0901 	sub.w	r9, r3, r1
 8015a6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015a70:	1c7b      	adds	r3, r7, #1
 8015a72:	444b      	add	r3, r9
 8015a74:	106d      	asrs	r5, r5, #1
 8015a76:	429d      	cmp	r5, r3
 8015a78:	bf38      	it	cc
 8015a7a:	461d      	movcc	r5, r3
 8015a7c:	0553      	lsls	r3, r2, #21
 8015a7e:	d527      	bpl.n	8015ad0 <__ssputs_r+0x8e>
 8015a80:	4629      	mov	r1, r5
 8015a82:	f7fd fdb1 	bl	80135e8 <_malloc_r>
 8015a86:	4606      	mov	r6, r0
 8015a88:	b360      	cbz	r0, 8015ae4 <__ssputs_r+0xa2>
 8015a8a:	6921      	ldr	r1, [r4, #16]
 8015a8c:	464a      	mov	r2, r9
 8015a8e:	f7fe fdf6 	bl	801467e <memcpy>
 8015a92:	89a3      	ldrh	r3, [r4, #12]
 8015a94:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015a98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015a9c:	81a3      	strh	r3, [r4, #12]
 8015a9e:	6126      	str	r6, [r4, #16]
 8015aa0:	6165      	str	r5, [r4, #20]
 8015aa2:	444e      	add	r6, r9
 8015aa4:	eba5 0509 	sub.w	r5, r5, r9
 8015aa8:	6026      	str	r6, [r4, #0]
 8015aaa:	60a5      	str	r5, [r4, #8]
 8015aac:	463e      	mov	r6, r7
 8015aae:	42be      	cmp	r6, r7
 8015ab0:	d900      	bls.n	8015ab4 <__ssputs_r+0x72>
 8015ab2:	463e      	mov	r6, r7
 8015ab4:	6820      	ldr	r0, [r4, #0]
 8015ab6:	4632      	mov	r2, r6
 8015ab8:	4641      	mov	r1, r8
 8015aba:	f000 fefa 	bl	80168b2 <memmove>
 8015abe:	68a3      	ldr	r3, [r4, #8]
 8015ac0:	1b9b      	subs	r3, r3, r6
 8015ac2:	60a3      	str	r3, [r4, #8]
 8015ac4:	6823      	ldr	r3, [r4, #0]
 8015ac6:	4433      	add	r3, r6
 8015ac8:	6023      	str	r3, [r4, #0]
 8015aca:	2000      	movs	r0, #0
 8015acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015ad0:	462a      	mov	r2, r5
 8015ad2:	f7fd fe1d 	bl	8013710 <_realloc_r>
 8015ad6:	4606      	mov	r6, r0
 8015ad8:	2800      	cmp	r0, #0
 8015ada:	d1e0      	bne.n	8015a9e <__ssputs_r+0x5c>
 8015adc:	6921      	ldr	r1, [r4, #16]
 8015ade:	4650      	mov	r0, sl
 8015ae0:	f7ff fbc4 	bl	801526c <_free_r>
 8015ae4:	230c      	movs	r3, #12
 8015ae6:	f8ca 3000 	str.w	r3, [sl]
 8015aea:	89a3      	ldrh	r3, [r4, #12]
 8015aec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015af0:	81a3      	strh	r3, [r4, #12]
 8015af2:	f04f 30ff 	mov.w	r0, #4294967295
 8015af6:	e7e9      	b.n	8015acc <__ssputs_r+0x8a>

08015af8 <_svfiprintf_r>:
 8015af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015afc:	4698      	mov	r8, r3
 8015afe:	898b      	ldrh	r3, [r1, #12]
 8015b00:	061b      	lsls	r3, r3, #24
 8015b02:	b09d      	sub	sp, #116	@ 0x74
 8015b04:	4607      	mov	r7, r0
 8015b06:	460d      	mov	r5, r1
 8015b08:	4614      	mov	r4, r2
 8015b0a:	d510      	bpl.n	8015b2e <_svfiprintf_r+0x36>
 8015b0c:	690b      	ldr	r3, [r1, #16]
 8015b0e:	b973      	cbnz	r3, 8015b2e <_svfiprintf_r+0x36>
 8015b10:	2140      	movs	r1, #64	@ 0x40
 8015b12:	f7fd fd69 	bl	80135e8 <_malloc_r>
 8015b16:	6028      	str	r0, [r5, #0]
 8015b18:	6128      	str	r0, [r5, #16]
 8015b1a:	b930      	cbnz	r0, 8015b2a <_svfiprintf_r+0x32>
 8015b1c:	230c      	movs	r3, #12
 8015b1e:	603b      	str	r3, [r7, #0]
 8015b20:	f04f 30ff 	mov.w	r0, #4294967295
 8015b24:	b01d      	add	sp, #116	@ 0x74
 8015b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b2a:	2340      	movs	r3, #64	@ 0x40
 8015b2c:	616b      	str	r3, [r5, #20]
 8015b2e:	2300      	movs	r3, #0
 8015b30:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b32:	2320      	movs	r3, #32
 8015b34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015b38:	f8cd 800c 	str.w	r8, [sp, #12]
 8015b3c:	2330      	movs	r3, #48	@ 0x30
 8015b3e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015cdc <_svfiprintf_r+0x1e4>
 8015b42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015b46:	f04f 0901 	mov.w	r9, #1
 8015b4a:	4623      	mov	r3, r4
 8015b4c:	469a      	mov	sl, r3
 8015b4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015b52:	b10a      	cbz	r2, 8015b58 <_svfiprintf_r+0x60>
 8015b54:	2a25      	cmp	r2, #37	@ 0x25
 8015b56:	d1f9      	bne.n	8015b4c <_svfiprintf_r+0x54>
 8015b58:	ebba 0b04 	subs.w	fp, sl, r4
 8015b5c:	d00b      	beq.n	8015b76 <_svfiprintf_r+0x7e>
 8015b5e:	465b      	mov	r3, fp
 8015b60:	4622      	mov	r2, r4
 8015b62:	4629      	mov	r1, r5
 8015b64:	4638      	mov	r0, r7
 8015b66:	f7ff ff6c 	bl	8015a42 <__ssputs_r>
 8015b6a:	3001      	adds	r0, #1
 8015b6c:	f000 80a7 	beq.w	8015cbe <_svfiprintf_r+0x1c6>
 8015b70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015b72:	445a      	add	r2, fp
 8015b74:	9209      	str	r2, [sp, #36]	@ 0x24
 8015b76:	f89a 3000 	ldrb.w	r3, [sl]
 8015b7a:	2b00      	cmp	r3, #0
 8015b7c:	f000 809f 	beq.w	8015cbe <_svfiprintf_r+0x1c6>
 8015b80:	2300      	movs	r3, #0
 8015b82:	f04f 32ff 	mov.w	r2, #4294967295
 8015b86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015b8a:	f10a 0a01 	add.w	sl, sl, #1
 8015b8e:	9304      	str	r3, [sp, #16]
 8015b90:	9307      	str	r3, [sp, #28]
 8015b92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015b96:	931a      	str	r3, [sp, #104]	@ 0x68
 8015b98:	4654      	mov	r4, sl
 8015b9a:	2205      	movs	r2, #5
 8015b9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015ba0:	484e      	ldr	r0, [pc, #312]	@ (8015cdc <_svfiprintf_r+0x1e4>)
 8015ba2:	f7ea fb9d 	bl	80002e0 <memchr>
 8015ba6:	9a04      	ldr	r2, [sp, #16]
 8015ba8:	b9d8      	cbnz	r0, 8015be2 <_svfiprintf_r+0xea>
 8015baa:	06d0      	lsls	r0, r2, #27
 8015bac:	bf44      	itt	mi
 8015bae:	2320      	movmi	r3, #32
 8015bb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015bb4:	0711      	lsls	r1, r2, #28
 8015bb6:	bf44      	itt	mi
 8015bb8:	232b      	movmi	r3, #43	@ 0x2b
 8015bba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015bbe:	f89a 3000 	ldrb.w	r3, [sl]
 8015bc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8015bc4:	d015      	beq.n	8015bf2 <_svfiprintf_r+0xfa>
 8015bc6:	9a07      	ldr	r2, [sp, #28]
 8015bc8:	4654      	mov	r4, sl
 8015bca:	2000      	movs	r0, #0
 8015bcc:	f04f 0c0a 	mov.w	ip, #10
 8015bd0:	4621      	mov	r1, r4
 8015bd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015bd6:	3b30      	subs	r3, #48	@ 0x30
 8015bd8:	2b09      	cmp	r3, #9
 8015bda:	d94b      	bls.n	8015c74 <_svfiprintf_r+0x17c>
 8015bdc:	b1b0      	cbz	r0, 8015c0c <_svfiprintf_r+0x114>
 8015bde:	9207      	str	r2, [sp, #28]
 8015be0:	e014      	b.n	8015c0c <_svfiprintf_r+0x114>
 8015be2:	eba0 0308 	sub.w	r3, r0, r8
 8015be6:	fa09 f303 	lsl.w	r3, r9, r3
 8015bea:	4313      	orrs	r3, r2
 8015bec:	9304      	str	r3, [sp, #16]
 8015bee:	46a2      	mov	sl, r4
 8015bf0:	e7d2      	b.n	8015b98 <_svfiprintf_r+0xa0>
 8015bf2:	9b03      	ldr	r3, [sp, #12]
 8015bf4:	1d19      	adds	r1, r3, #4
 8015bf6:	681b      	ldr	r3, [r3, #0]
 8015bf8:	9103      	str	r1, [sp, #12]
 8015bfa:	2b00      	cmp	r3, #0
 8015bfc:	bfbb      	ittet	lt
 8015bfe:	425b      	neglt	r3, r3
 8015c00:	f042 0202 	orrlt.w	r2, r2, #2
 8015c04:	9307      	strge	r3, [sp, #28]
 8015c06:	9307      	strlt	r3, [sp, #28]
 8015c08:	bfb8      	it	lt
 8015c0a:	9204      	strlt	r2, [sp, #16]
 8015c0c:	7823      	ldrb	r3, [r4, #0]
 8015c0e:	2b2e      	cmp	r3, #46	@ 0x2e
 8015c10:	d10a      	bne.n	8015c28 <_svfiprintf_r+0x130>
 8015c12:	7863      	ldrb	r3, [r4, #1]
 8015c14:	2b2a      	cmp	r3, #42	@ 0x2a
 8015c16:	d132      	bne.n	8015c7e <_svfiprintf_r+0x186>
 8015c18:	9b03      	ldr	r3, [sp, #12]
 8015c1a:	1d1a      	adds	r2, r3, #4
 8015c1c:	681b      	ldr	r3, [r3, #0]
 8015c1e:	9203      	str	r2, [sp, #12]
 8015c20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015c24:	3402      	adds	r4, #2
 8015c26:	9305      	str	r3, [sp, #20]
 8015c28:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015cec <_svfiprintf_r+0x1f4>
 8015c2c:	7821      	ldrb	r1, [r4, #0]
 8015c2e:	2203      	movs	r2, #3
 8015c30:	4650      	mov	r0, sl
 8015c32:	f7ea fb55 	bl	80002e0 <memchr>
 8015c36:	b138      	cbz	r0, 8015c48 <_svfiprintf_r+0x150>
 8015c38:	9b04      	ldr	r3, [sp, #16]
 8015c3a:	eba0 000a 	sub.w	r0, r0, sl
 8015c3e:	2240      	movs	r2, #64	@ 0x40
 8015c40:	4082      	lsls	r2, r0
 8015c42:	4313      	orrs	r3, r2
 8015c44:	3401      	adds	r4, #1
 8015c46:	9304      	str	r3, [sp, #16]
 8015c48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015c4c:	4824      	ldr	r0, [pc, #144]	@ (8015ce0 <_svfiprintf_r+0x1e8>)
 8015c4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015c52:	2206      	movs	r2, #6
 8015c54:	f7ea fb44 	bl	80002e0 <memchr>
 8015c58:	2800      	cmp	r0, #0
 8015c5a:	d036      	beq.n	8015cca <_svfiprintf_r+0x1d2>
 8015c5c:	4b21      	ldr	r3, [pc, #132]	@ (8015ce4 <_svfiprintf_r+0x1ec>)
 8015c5e:	bb1b      	cbnz	r3, 8015ca8 <_svfiprintf_r+0x1b0>
 8015c60:	9b03      	ldr	r3, [sp, #12]
 8015c62:	3307      	adds	r3, #7
 8015c64:	f023 0307 	bic.w	r3, r3, #7
 8015c68:	3308      	adds	r3, #8
 8015c6a:	9303      	str	r3, [sp, #12]
 8015c6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015c6e:	4433      	add	r3, r6
 8015c70:	9309      	str	r3, [sp, #36]	@ 0x24
 8015c72:	e76a      	b.n	8015b4a <_svfiprintf_r+0x52>
 8015c74:	fb0c 3202 	mla	r2, ip, r2, r3
 8015c78:	460c      	mov	r4, r1
 8015c7a:	2001      	movs	r0, #1
 8015c7c:	e7a8      	b.n	8015bd0 <_svfiprintf_r+0xd8>
 8015c7e:	2300      	movs	r3, #0
 8015c80:	3401      	adds	r4, #1
 8015c82:	9305      	str	r3, [sp, #20]
 8015c84:	4619      	mov	r1, r3
 8015c86:	f04f 0c0a 	mov.w	ip, #10
 8015c8a:	4620      	mov	r0, r4
 8015c8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015c90:	3a30      	subs	r2, #48	@ 0x30
 8015c92:	2a09      	cmp	r2, #9
 8015c94:	d903      	bls.n	8015c9e <_svfiprintf_r+0x1a6>
 8015c96:	2b00      	cmp	r3, #0
 8015c98:	d0c6      	beq.n	8015c28 <_svfiprintf_r+0x130>
 8015c9a:	9105      	str	r1, [sp, #20]
 8015c9c:	e7c4      	b.n	8015c28 <_svfiprintf_r+0x130>
 8015c9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8015ca2:	4604      	mov	r4, r0
 8015ca4:	2301      	movs	r3, #1
 8015ca6:	e7f0      	b.n	8015c8a <_svfiprintf_r+0x192>
 8015ca8:	ab03      	add	r3, sp, #12
 8015caa:	9300      	str	r3, [sp, #0]
 8015cac:	462a      	mov	r2, r5
 8015cae:	4b0e      	ldr	r3, [pc, #56]	@ (8015ce8 <_svfiprintf_r+0x1f0>)
 8015cb0:	a904      	add	r1, sp, #16
 8015cb2:	4638      	mov	r0, r7
 8015cb4:	f7fd fde8 	bl	8013888 <_printf_float>
 8015cb8:	1c42      	adds	r2, r0, #1
 8015cba:	4606      	mov	r6, r0
 8015cbc:	d1d6      	bne.n	8015c6c <_svfiprintf_r+0x174>
 8015cbe:	89ab      	ldrh	r3, [r5, #12]
 8015cc0:	065b      	lsls	r3, r3, #25
 8015cc2:	f53f af2d 	bmi.w	8015b20 <_svfiprintf_r+0x28>
 8015cc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015cc8:	e72c      	b.n	8015b24 <_svfiprintf_r+0x2c>
 8015cca:	ab03      	add	r3, sp, #12
 8015ccc:	9300      	str	r3, [sp, #0]
 8015cce:	462a      	mov	r2, r5
 8015cd0:	4b05      	ldr	r3, [pc, #20]	@ (8015ce8 <_svfiprintf_r+0x1f0>)
 8015cd2:	a904      	add	r1, sp, #16
 8015cd4:	4638      	mov	r0, r7
 8015cd6:	f7fe f85f 	bl	8013d98 <_printf_i>
 8015cda:	e7ed      	b.n	8015cb8 <_svfiprintf_r+0x1c0>
 8015cdc:	080175d7 	.word	0x080175d7
 8015ce0:	080175e1 	.word	0x080175e1
 8015ce4:	08013889 	.word	0x08013889
 8015ce8:	08015a43 	.word	0x08015a43
 8015cec:	080175dd 	.word	0x080175dd

08015cf0 <_sungetc_r>:
 8015cf0:	b538      	push	{r3, r4, r5, lr}
 8015cf2:	1c4b      	adds	r3, r1, #1
 8015cf4:	4614      	mov	r4, r2
 8015cf6:	d103      	bne.n	8015d00 <_sungetc_r+0x10>
 8015cf8:	f04f 35ff 	mov.w	r5, #4294967295
 8015cfc:	4628      	mov	r0, r5
 8015cfe:	bd38      	pop	{r3, r4, r5, pc}
 8015d00:	8993      	ldrh	r3, [r2, #12]
 8015d02:	f023 0320 	bic.w	r3, r3, #32
 8015d06:	8193      	strh	r3, [r2, #12]
 8015d08:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015d0a:	6852      	ldr	r2, [r2, #4]
 8015d0c:	b2cd      	uxtb	r5, r1
 8015d0e:	b18b      	cbz	r3, 8015d34 <_sungetc_r+0x44>
 8015d10:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8015d12:	4293      	cmp	r3, r2
 8015d14:	dd08      	ble.n	8015d28 <_sungetc_r+0x38>
 8015d16:	6823      	ldr	r3, [r4, #0]
 8015d18:	1e5a      	subs	r2, r3, #1
 8015d1a:	6022      	str	r2, [r4, #0]
 8015d1c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8015d20:	6863      	ldr	r3, [r4, #4]
 8015d22:	3301      	adds	r3, #1
 8015d24:	6063      	str	r3, [r4, #4]
 8015d26:	e7e9      	b.n	8015cfc <_sungetc_r+0xc>
 8015d28:	4621      	mov	r1, r4
 8015d2a:	f000 fd88 	bl	801683e <__submore>
 8015d2e:	2800      	cmp	r0, #0
 8015d30:	d0f1      	beq.n	8015d16 <_sungetc_r+0x26>
 8015d32:	e7e1      	b.n	8015cf8 <_sungetc_r+0x8>
 8015d34:	6921      	ldr	r1, [r4, #16]
 8015d36:	6823      	ldr	r3, [r4, #0]
 8015d38:	b151      	cbz	r1, 8015d50 <_sungetc_r+0x60>
 8015d3a:	4299      	cmp	r1, r3
 8015d3c:	d208      	bcs.n	8015d50 <_sungetc_r+0x60>
 8015d3e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8015d42:	42a9      	cmp	r1, r5
 8015d44:	d104      	bne.n	8015d50 <_sungetc_r+0x60>
 8015d46:	3b01      	subs	r3, #1
 8015d48:	3201      	adds	r2, #1
 8015d4a:	6023      	str	r3, [r4, #0]
 8015d4c:	6062      	str	r2, [r4, #4]
 8015d4e:	e7d5      	b.n	8015cfc <_sungetc_r+0xc>
 8015d50:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8015d54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015d58:	6363      	str	r3, [r4, #52]	@ 0x34
 8015d5a:	2303      	movs	r3, #3
 8015d5c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8015d5e:	4623      	mov	r3, r4
 8015d60:	f803 5f46 	strb.w	r5, [r3, #70]!
 8015d64:	6023      	str	r3, [r4, #0]
 8015d66:	2301      	movs	r3, #1
 8015d68:	e7dc      	b.n	8015d24 <_sungetc_r+0x34>

08015d6a <__ssrefill_r>:
 8015d6a:	b510      	push	{r4, lr}
 8015d6c:	460c      	mov	r4, r1
 8015d6e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8015d70:	b169      	cbz	r1, 8015d8e <__ssrefill_r+0x24>
 8015d72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015d76:	4299      	cmp	r1, r3
 8015d78:	d001      	beq.n	8015d7e <__ssrefill_r+0x14>
 8015d7a:	f7ff fa77 	bl	801526c <_free_r>
 8015d7e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015d80:	6063      	str	r3, [r4, #4]
 8015d82:	2000      	movs	r0, #0
 8015d84:	6360      	str	r0, [r4, #52]	@ 0x34
 8015d86:	b113      	cbz	r3, 8015d8e <__ssrefill_r+0x24>
 8015d88:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8015d8a:	6023      	str	r3, [r4, #0]
 8015d8c:	bd10      	pop	{r4, pc}
 8015d8e:	6923      	ldr	r3, [r4, #16]
 8015d90:	6023      	str	r3, [r4, #0]
 8015d92:	2300      	movs	r3, #0
 8015d94:	6063      	str	r3, [r4, #4]
 8015d96:	89a3      	ldrh	r3, [r4, #12]
 8015d98:	f043 0320 	orr.w	r3, r3, #32
 8015d9c:	81a3      	strh	r3, [r4, #12]
 8015d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8015da2:	e7f3      	b.n	8015d8c <__ssrefill_r+0x22>

08015da4 <__ssvfiscanf_r>:
 8015da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015da8:	460c      	mov	r4, r1
 8015daa:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8015dae:	2100      	movs	r1, #0
 8015db0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8015db4:	49a6      	ldr	r1, [pc, #664]	@ (8016050 <__ssvfiscanf_r+0x2ac>)
 8015db6:	91a0      	str	r1, [sp, #640]	@ 0x280
 8015db8:	f10d 0804 	add.w	r8, sp, #4
 8015dbc:	49a5      	ldr	r1, [pc, #660]	@ (8016054 <__ssvfiscanf_r+0x2b0>)
 8015dbe:	4fa6      	ldr	r7, [pc, #664]	@ (8016058 <__ssvfiscanf_r+0x2b4>)
 8015dc0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8015dc4:	4606      	mov	r6, r0
 8015dc6:	91a1      	str	r1, [sp, #644]	@ 0x284
 8015dc8:	9300      	str	r3, [sp, #0]
 8015dca:	f892 9000 	ldrb.w	r9, [r2]
 8015dce:	f1b9 0f00 	cmp.w	r9, #0
 8015dd2:	f000 8158 	beq.w	8016086 <__ssvfiscanf_r+0x2e2>
 8015dd6:	f817 3009 	ldrb.w	r3, [r7, r9]
 8015dda:	f013 0308 	ands.w	r3, r3, #8
 8015dde:	f102 0501 	add.w	r5, r2, #1
 8015de2:	d019      	beq.n	8015e18 <__ssvfiscanf_r+0x74>
 8015de4:	6863      	ldr	r3, [r4, #4]
 8015de6:	2b00      	cmp	r3, #0
 8015de8:	dd0f      	ble.n	8015e0a <__ssvfiscanf_r+0x66>
 8015dea:	6823      	ldr	r3, [r4, #0]
 8015dec:	781a      	ldrb	r2, [r3, #0]
 8015dee:	5cba      	ldrb	r2, [r7, r2]
 8015df0:	0712      	lsls	r2, r2, #28
 8015df2:	d401      	bmi.n	8015df8 <__ssvfiscanf_r+0x54>
 8015df4:	462a      	mov	r2, r5
 8015df6:	e7e8      	b.n	8015dca <__ssvfiscanf_r+0x26>
 8015df8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8015dfa:	3201      	adds	r2, #1
 8015dfc:	9245      	str	r2, [sp, #276]	@ 0x114
 8015dfe:	6862      	ldr	r2, [r4, #4]
 8015e00:	3301      	adds	r3, #1
 8015e02:	3a01      	subs	r2, #1
 8015e04:	6062      	str	r2, [r4, #4]
 8015e06:	6023      	str	r3, [r4, #0]
 8015e08:	e7ec      	b.n	8015de4 <__ssvfiscanf_r+0x40>
 8015e0a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8015e0c:	4621      	mov	r1, r4
 8015e0e:	4630      	mov	r0, r6
 8015e10:	4798      	blx	r3
 8015e12:	2800      	cmp	r0, #0
 8015e14:	d0e9      	beq.n	8015dea <__ssvfiscanf_r+0x46>
 8015e16:	e7ed      	b.n	8015df4 <__ssvfiscanf_r+0x50>
 8015e18:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8015e1c:	f040 8085 	bne.w	8015f2a <__ssvfiscanf_r+0x186>
 8015e20:	9341      	str	r3, [sp, #260]	@ 0x104
 8015e22:	9343      	str	r3, [sp, #268]	@ 0x10c
 8015e24:	7853      	ldrb	r3, [r2, #1]
 8015e26:	2b2a      	cmp	r3, #42	@ 0x2a
 8015e28:	bf02      	ittt	eq
 8015e2a:	2310      	moveq	r3, #16
 8015e2c:	1c95      	addeq	r5, r2, #2
 8015e2e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8015e30:	220a      	movs	r2, #10
 8015e32:	46aa      	mov	sl, r5
 8015e34:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8015e38:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8015e3c:	2b09      	cmp	r3, #9
 8015e3e:	d91e      	bls.n	8015e7e <__ssvfiscanf_r+0xda>
 8015e40:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801605c <__ssvfiscanf_r+0x2b8>
 8015e44:	2203      	movs	r2, #3
 8015e46:	4658      	mov	r0, fp
 8015e48:	f7ea fa4a 	bl	80002e0 <memchr>
 8015e4c:	b138      	cbz	r0, 8015e5e <__ssvfiscanf_r+0xba>
 8015e4e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8015e50:	eba0 000b 	sub.w	r0, r0, fp
 8015e54:	2301      	movs	r3, #1
 8015e56:	4083      	lsls	r3, r0
 8015e58:	4313      	orrs	r3, r2
 8015e5a:	9341      	str	r3, [sp, #260]	@ 0x104
 8015e5c:	4655      	mov	r5, sl
 8015e5e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015e62:	2b78      	cmp	r3, #120	@ 0x78
 8015e64:	d806      	bhi.n	8015e74 <__ssvfiscanf_r+0xd0>
 8015e66:	2b57      	cmp	r3, #87	@ 0x57
 8015e68:	d810      	bhi.n	8015e8c <__ssvfiscanf_r+0xe8>
 8015e6a:	2b25      	cmp	r3, #37	@ 0x25
 8015e6c:	d05d      	beq.n	8015f2a <__ssvfiscanf_r+0x186>
 8015e6e:	d857      	bhi.n	8015f20 <__ssvfiscanf_r+0x17c>
 8015e70:	2b00      	cmp	r3, #0
 8015e72:	d075      	beq.n	8015f60 <__ssvfiscanf_r+0x1bc>
 8015e74:	2303      	movs	r3, #3
 8015e76:	9347      	str	r3, [sp, #284]	@ 0x11c
 8015e78:	230a      	movs	r3, #10
 8015e7a:	9342      	str	r3, [sp, #264]	@ 0x108
 8015e7c:	e088      	b.n	8015f90 <__ssvfiscanf_r+0x1ec>
 8015e7e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8015e80:	fb02 1103 	mla	r1, r2, r3, r1
 8015e84:	3930      	subs	r1, #48	@ 0x30
 8015e86:	9143      	str	r1, [sp, #268]	@ 0x10c
 8015e88:	4655      	mov	r5, sl
 8015e8a:	e7d2      	b.n	8015e32 <__ssvfiscanf_r+0x8e>
 8015e8c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8015e90:	2a20      	cmp	r2, #32
 8015e92:	d8ef      	bhi.n	8015e74 <__ssvfiscanf_r+0xd0>
 8015e94:	a101      	add	r1, pc, #4	@ (adr r1, 8015e9c <__ssvfiscanf_r+0xf8>)
 8015e96:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8015e9a:	bf00      	nop
 8015e9c:	08015f6f 	.word	0x08015f6f
 8015ea0:	08015e75 	.word	0x08015e75
 8015ea4:	08015e75 	.word	0x08015e75
 8015ea8:	08015fc9 	.word	0x08015fc9
 8015eac:	08015e75 	.word	0x08015e75
 8015eb0:	08015e75 	.word	0x08015e75
 8015eb4:	08015e75 	.word	0x08015e75
 8015eb8:	08015e75 	.word	0x08015e75
 8015ebc:	08015e75 	.word	0x08015e75
 8015ec0:	08015e75 	.word	0x08015e75
 8015ec4:	08015e75 	.word	0x08015e75
 8015ec8:	08015fdf 	.word	0x08015fdf
 8015ecc:	08015fc5 	.word	0x08015fc5
 8015ed0:	08015f27 	.word	0x08015f27
 8015ed4:	08015f27 	.word	0x08015f27
 8015ed8:	08015f27 	.word	0x08015f27
 8015edc:	08015e75 	.word	0x08015e75
 8015ee0:	08015f81 	.word	0x08015f81
 8015ee4:	08015e75 	.word	0x08015e75
 8015ee8:	08015e75 	.word	0x08015e75
 8015eec:	08015e75 	.word	0x08015e75
 8015ef0:	08015e75 	.word	0x08015e75
 8015ef4:	08015fef 	.word	0x08015fef
 8015ef8:	08015f89 	.word	0x08015f89
 8015efc:	08015f67 	.word	0x08015f67
 8015f00:	08015e75 	.word	0x08015e75
 8015f04:	08015e75 	.word	0x08015e75
 8015f08:	08015feb 	.word	0x08015feb
 8015f0c:	08015e75 	.word	0x08015e75
 8015f10:	08015fc5 	.word	0x08015fc5
 8015f14:	08015e75 	.word	0x08015e75
 8015f18:	08015e75 	.word	0x08015e75
 8015f1c:	08015f6f 	.word	0x08015f6f
 8015f20:	3b45      	subs	r3, #69	@ 0x45
 8015f22:	2b02      	cmp	r3, #2
 8015f24:	d8a6      	bhi.n	8015e74 <__ssvfiscanf_r+0xd0>
 8015f26:	2305      	movs	r3, #5
 8015f28:	e031      	b.n	8015f8e <__ssvfiscanf_r+0x1ea>
 8015f2a:	6863      	ldr	r3, [r4, #4]
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	dd0d      	ble.n	8015f4c <__ssvfiscanf_r+0x1a8>
 8015f30:	6823      	ldr	r3, [r4, #0]
 8015f32:	781a      	ldrb	r2, [r3, #0]
 8015f34:	454a      	cmp	r2, r9
 8015f36:	f040 80a6 	bne.w	8016086 <__ssvfiscanf_r+0x2e2>
 8015f3a:	3301      	adds	r3, #1
 8015f3c:	6862      	ldr	r2, [r4, #4]
 8015f3e:	6023      	str	r3, [r4, #0]
 8015f40:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8015f42:	3a01      	subs	r2, #1
 8015f44:	3301      	adds	r3, #1
 8015f46:	6062      	str	r2, [r4, #4]
 8015f48:	9345      	str	r3, [sp, #276]	@ 0x114
 8015f4a:	e753      	b.n	8015df4 <__ssvfiscanf_r+0x50>
 8015f4c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8015f4e:	4621      	mov	r1, r4
 8015f50:	4630      	mov	r0, r6
 8015f52:	4798      	blx	r3
 8015f54:	2800      	cmp	r0, #0
 8015f56:	d0eb      	beq.n	8015f30 <__ssvfiscanf_r+0x18c>
 8015f58:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8015f5a:	2800      	cmp	r0, #0
 8015f5c:	f040 808b 	bne.w	8016076 <__ssvfiscanf_r+0x2d2>
 8015f60:	f04f 30ff 	mov.w	r0, #4294967295
 8015f64:	e08b      	b.n	801607e <__ssvfiscanf_r+0x2da>
 8015f66:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8015f68:	f042 0220 	orr.w	r2, r2, #32
 8015f6c:	9241      	str	r2, [sp, #260]	@ 0x104
 8015f6e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8015f70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8015f74:	9241      	str	r2, [sp, #260]	@ 0x104
 8015f76:	2210      	movs	r2, #16
 8015f78:	2b6e      	cmp	r3, #110	@ 0x6e
 8015f7a:	9242      	str	r2, [sp, #264]	@ 0x108
 8015f7c:	d902      	bls.n	8015f84 <__ssvfiscanf_r+0x1e0>
 8015f7e:	e005      	b.n	8015f8c <__ssvfiscanf_r+0x1e8>
 8015f80:	2300      	movs	r3, #0
 8015f82:	9342      	str	r3, [sp, #264]	@ 0x108
 8015f84:	2303      	movs	r3, #3
 8015f86:	e002      	b.n	8015f8e <__ssvfiscanf_r+0x1ea>
 8015f88:	2308      	movs	r3, #8
 8015f8a:	9342      	str	r3, [sp, #264]	@ 0x108
 8015f8c:	2304      	movs	r3, #4
 8015f8e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8015f90:	6863      	ldr	r3, [r4, #4]
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	dd39      	ble.n	801600a <__ssvfiscanf_r+0x266>
 8015f96:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8015f98:	0659      	lsls	r1, r3, #25
 8015f9a:	d404      	bmi.n	8015fa6 <__ssvfiscanf_r+0x202>
 8015f9c:	6823      	ldr	r3, [r4, #0]
 8015f9e:	781a      	ldrb	r2, [r3, #0]
 8015fa0:	5cba      	ldrb	r2, [r7, r2]
 8015fa2:	0712      	lsls	r2, r2, #28
 8015fa4:	d438      	bmi.n	8016018 <__ssvfiscanf_r+0x274>
 8015fa6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8015fa8:	2b02      	cmp	r3, #2
 8015faa:	dc47      	bgt.n	801603c <__ssvfiscanf_r+0x298>
 8015fac:	466b      	mov	r3, sp
 8015fae:	4622      	mov	r2, r4
 8015fb0:	a941      	add	r1, sp, #260	@ 0x104
 8015fb2:	4630      	mov	r0, r6
 8015fb4:	f000 f9ae 	bl	8016314 <_scanf_chars>
 8015fb8:	2801      	cmp	r0, #1
 8015fba:	d064      	beq.n	8016086 <__ssvfiscanf_r+0x2e2>
 8015fbc:	2802      	cmp	r0, #2
 8015fbe:	f47f af19 	bne.w	8015df4 <__ssvfiscanf_r+0x50>
 8015fc2:	e7c9      	b.n	8015f58 <__ssvfiscanf_r+0x1b4>
 8015fc4:	220a      	movs	r2, #10
 8015fc6:	e7d7      	b.n	8015f78 <__ssvfiscanf_r+0x1d4>
 8015fc8:	4629      	mov	r1, r5
 8015fca:	4640      	mov	r0, r8
 8015fcc:	f000 fbfe 	bl	80167cc <__sccl>
 8015fd0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8015fd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015fd6:	9341      	str	r3, [sp, #260]	@ 0x104
 8015fd8:	4605      	mov	r5, r0
 8015fda:	2301      	movs	r3, #1
 8015fdc:	e7d7      	b.n	8015f8e <__ssvfiscanf_r+0x1ea>
 8015fde:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8015fe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015fe4:	9341      	str	r3, [sp, #260]	@ 0x104
 8015fe6:	2300      	movs	r3, #0
 8015fe8:	e7d1      	b.n	8015f8e <__ssvfiscanf_r+0x1ea>
 8015fea:	2302      	movs	r3, #2
 8015fec:	e7cf      	b.n	8015f8e <__ssvfiscanf_r+0x1ea>
 8015fee:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8015ff0:	06c3      	lsls	r3, r0, #27
 8015ff2:	f53f aeff 	bmi.w	8015df4 <__ssvfiscanf_r+0x50>
 8015ff6:	9b00      	ldr	r3, [sp, #0]
 8015ff8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8015ffa:	1d19      	adds	r1, r3, #4
 8015ffc:	9100      	str	r1, [sp, #0]
 8015ffe:	681b      	ldr	r3, [r3, #0]
 8016000:	07c0      	lsls	r0, r0, #31
 8016002:	bf4c      	ite	mi
 8016004:	801a      	strhmi	r2, [r3, #0]
 8016006:	601a      	strpl	r2, [r3, #0]
 8016008:	e6f4      	b.n	8015df4 <__ssvfiscanf_r+0x50>
 801600a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801600c:	4621      	mov	r1, r4
 801600e:	4630      	mov	r0, r6
 8016010:	4798      	blx	r3
 8016012:	2800      	cmp	r0, #0
 8016014:	d0bf      	beq.n	8015f96 <__ssvfiscanf_r+0x1f2>
 8016016:	e79f      	b.n	8015f58 <__ssvfiscanf_r+0x1b4>
 8016018:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801601a:	3201      	adds	r2, #1
 801601c:	9245      	str	r2, [sp, #276]	@ 0x114
 801601e:	6862      	ldr	r2, [r4, #4]
 8016020:	3a01      	subs	r2, #1
 8016022:	2a00      	cmp	r2, #0
 8016024:	6062      	str	r2, [r4, #4]
 8016026:	dd02      	ble.n	801602e <__ssvfiscanf_r+0x28a>
 8016028:	3301      	adds	r3, #1
 801602a:	6023      	str	r3, [r4, #0]
 801602c:	e7b6      	b.n	8015f9c <__ssvfiscanf_r+0x1f8>
 801602e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016030:	4621      	mov	r1, r4
 8016032:	4630      	mov	r0, r6
 8016034:	4798      	blx	r3
 8016036:	2800      	cmp	r0, #0
 8016038:	d0b0      	beq.n	8015f9c <__ssvfiscanf_r+0x1f8>
 801603a:	e78d      	b.n	8015f58 <__ssvfiscanf_r+0x1b4>
 801603c:	2b04      	cmp	r3, #4
 801603e:	dc0f      	bgt.n	8016060 <__ssvfiscanf_r+0x2bc>
 8016040:	466b      	mov	r3, sp
 8016042:	4622      	mov	r2, r4
 8016044:	a941      	add	r1, sp, #260	@ 0x104
 8016046:	4630      	mov	r0, r6
 8016048:	f000 f9be 	bl	80163c8 <_scanf_i>
 801604c:	e7b4      	b.n	8015fb8 <__ssvfiscanf_r+0x214>
 801604e:	bf00      	nop
 8016050:	08015cf1 	.word	0x08015cf1
 8016054:	08015d6b 	.word	0x08015d6b
 8016058:	080173b5 	.word	0x080173b5
 801605c:	080175dd 	.word	0x080175dd
 8016060:	4b0a      	ldr	r3, [pc, #40]	@ (801608c <__ssvfiscanf_r+0x2e8>)
 8016062:	2b00      	cmp	r3, #0
 8016064:	f43f aec6 	beq.w	8015df4 <__ssvfiscanf_r+0x50>
 8016068:	466b      	mov	r3, sp
 801606a:	4622      	mov	r2, r4
 801606c:	a941      	add	r1, sp, #260	@ 0x104
 801606e:	4630      	mov	r0, r6
 8016070:	f3af 8000 	nop.w
 8016074:	e7a0      	b.n	8015fb8 <__ssvfiscanf_r+0x214>
 8016076:	89a3      	ldrh	r3, [r4, #12]
 8016078:	065b      	lsls	r3, r3, #25
 801607a:	f53f af71 	bmi.w	8015f60 <__ssvfiscanf_r+0x1bc>
 801607e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8016082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016086:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8016088:	e7f9      	b.n	801607e <__ssvfiscanf_r+0x2da>
 801608a:	bf00      	nop
 801608c:	00000000 	.word	0x00000000

08016090 <__sfputc_r>:
 8016090:	6893      	ldr	r3, [r2, #8]
 8016092:	3b01      	subs	r3, #1
 8016094:	2b00      	cmp	r3, #0
 8016096:	b410      	push	{r4}
 8016098:	6093      	str	r3, [r2, #8]
 801609a:	da08      	bge.n	80160ae <__sfputc_r+0x1e>
 801609c:	6994      	ldr	r4, [r2, #24]
 801609e:	42a3      	cmp	r3, r4
 80160a0:	db01      	blt.n	80160a6 <__sfputc_r+0x16>
 80160a2:	290a      	cmp	r1, #10
 80160a4:	d103      	bne.n	80160ae <__sfputc_r+0x1e>
 80160a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80160aa:	f7fe b98e 	b.w	80143ca <__swbuf_r>
 80160ae:	6813      	ldr	r3, [r2, #0]
 80160b0:	1c58      	adds	r0, r3, #1
 80160b2:	6010      	str	r0, [r2, #0]
 80160b4:	7019      	strb	r1, [r3, #0]
 80160b6:	4608      	mov	r0, r1
 80160b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80160bc:	4770      	bx	lr

080160be <__sfputs_r>:
 80160be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160c0:	4606      	mov	r6, r0
 80160c2:	460f      	mov	r7, r1
 80160c4:	4614      	mov	r4, r2
 80160c6:	18d5      	adds	r5, r2, r3
 80160c8:	42ac      	cmp	r4, r5
 80160ca:	d101      	bne.n	80160d0 <__sfputs_r+0x12>
 80160cc:	2000      	movs	r0, #0
 80160ce:	e007      	b.n	80160e0 <__sfputs_r+0x22>
 80160d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80160d4:	463a      	mov	r2, r7
 80160d6:	4630      	mov	r0, r6
 80160d8:	f7ff ffda 	bl	8016090 <__sfputc_r>
 80160dc:	1c43      	adds	r3, r0, #1
 80160de:	d1f3      	bne.n	80160c8 <__sfputs_r+0xa>
 80160e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080160e4 <_vfiprintf_r>:
 80160e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160e8:	460d      	mov	r5, r1
 80160ea:	b09d      	sub	sp, #116	@ 0x74
 80160ec:	4614      	mov	r4, r2
 80160ee:	4698      	mov	r8, r3
 80160f0:	4606      	mov	r6, r0
 80160f2:	b118      	cbz	r0, 80160fc <_vfiprintf_r+0x18>
 80160f4:	6a03      	ldr	r3, [r0, #32]
 80160f6:	b90b      	cbnz	r3, 80160fc <_vfiprintf_r+0x18>
 80160f8:	f7fd fff8 	bl	80140ec <__sinit>
 80160fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80160fe:	07d9      	lsls	r1, r3, #31
 8016100:	d405      	bmi.n	801610e <_vfiprintf_r+0x2a>
 8016102:	89ab      	ldrh	r3, [r5, #12]
 8016104:	059a      	lsls	r2, r3, #22
 8016106:	d402      	bmi.n	801610e <_vfiprintf_r+0x2a>
 8016108:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801610a:	f7fe fab6 	bl	801467a <__retarget_lock_acquire_recursive>
 801610e:	89ab      	ldrh	r3, [r5, #12]
 8016110:	071b      	lsls	r3, r3, #28
 8016112:	d501      	bpl.n	8016118 <_vfiprintf_r+0x34>
 8016114:	692b      	ldr	r3, [r5, #16]
 8016116:	b99b      	cbnz	r3, 8016140 <_vfiprintf_r+0x5c>
 8016118:	4629      	mov	r1, r5
 801611a:	4630      	mov	r0, r6
 801611c:	f7fe f994 	bl	8014448 <__swsetup_r>
 8016120:	b170      	cbz	r0, 8016140 <_vfiprintf_r+0x5c>
 8016122:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016124:	07dc      	lsls	r4, r3, #31
 8016126:	d504      	bpl.n	8016132 <_vfiprintf_r+0x4e>
 8016128:	f04f 30ff 	mov.w	r0, #4294967295
 801612c:	b01d      	add	sp, #116	@ 0x74
 801612e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016132:	89ab      	ldrh	r3, [r5, #12]
 8016134:	0598      	lsls	r0, r3, #22
 8016136:	d4f7      	bmi.n	8016128 <_vfiprintf_r+0x44>
 8016138:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801613a:	f7fe fa9f 	bl	801467c <__retarget_lock_release_recursive>
 801613e:	e7f3      	b.n	8016128 <_vfiprintf_r+0x44>
 8016140:	2300      	movs	r3, #0
 8016142:	9309      	str	r3, [sp, #36]	@ 0x24
 8016144:	2320      	movs	r3, #32
 8016146:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801614a:	f8cd 800c 	str.w	r8, [sp, #12]
 801614e:	2330      	movs	r3, #48	@ 0x30
 8016150:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016300 <_vfiprintf_r+0x21c>
 8016154:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016158:	f04f 0901 	mov.w	r9, #1
 801615c:	4623      	mov	r3, r4
 801615e:	469a      	mov	sl, r3
 8016160:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016164:	b10a      	cbz	r2, 801616a <_vfiprintf_r+0x86>
 8016166:	2a25      	cmp	r2, #37	@ 0x25
 8016168:	d1f9      	bne.n	801615e <_vfiprintf_r+0x7a>
 801616a:	ebba 0b04 	subs.w	fp, sl, r4
 801616e:	d00b      	beq.n	8016188 <_vfiprintf_r+0xa4>
 8016170:	465b      	mov	r3, fp
 8016172:	4622      	mov	r2, r4
 8016174:	4629      	mov	r1, r5
 8016176:	4630      	mov	r0, r6
 8016178:	f7ff ffa1 	bl	80160be <__sfputs_r>
 801617c:	3001      	adds	r0, #1
 801617e:	f000 80a7 	beq.w	80162d0 <_vfiprintf_r+0x1ec>
 8016182:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016184:	445a      	add	r2, fp
 8016186:	9209      	str	r2, [sp, #36]	@ 0x24
 8016188:	f89a 3000 	ldrb.w	r3, [sl]
 801618c:	2b00      	cmp	r3, #0
 801618e:	f000 809f 	beq.w	80162d0 <_vfiprintf_r+0x1ec>
 8016192:	2300      	movs	r3, #0
 8016194:	f04f 32ff 	mov.w	r2, #4294967295
 8016198:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801619c:	f10a 0a01 	add.w	sl, sl, #1
 80161a0:	9304      	str	r3, [sp, #16]
 80161a2:	9307      	str	r3, [sp, #28]
 80161a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80161a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80161aa:	4654      	mov	r4, sl
 80161ac:	2205      	movs	r2, #5
 80161ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80161b2:	4853      	ldr	r0, [pc, #332]	@ (8016300 <_vfiprintf_r+0x21c>)
 80161b4:	f7ea f894 	bl	80002e0 <memchr>
 80161b8:	9a04      	ldr	r2, [sp, #16]
 80161ba:	b9d8      	cbnz	r0, 80161f4 <_vfiprintf_r+0x110>
 80161bc:	06d1      	lsls	r1, r2, #27
 80161be:	bf44      	itt	mi
 80161c0:	2320      	movmi	r3, #32
 80161c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80161c6:	0713      	lsls	r3, r2, #28
 80161c8:	bf44      	itt	mi
 80161ca:	232b      	movmi	r3, #43	@ 0x2b
 80161cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80161d0:	f89a 3000 	ldrb.w	r3, [sl]
 80161d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80161d6:	d015      	beq.n	8016204 <_vfiprintf_r+0x120>
 80161d8:	9a07      	ldr	r2, [sp, #28]
 80161da:	4654      	mov	r4, sl
 80161dc:	2000      	movs	r0, #0
 80161de:	f04f 0c0a 	mov.w	ip, #10
 80161e2:	4621      	mov	r1, r4
 80161e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80161e8:	3b30      	subs	r3, #48	@ 0x30
 80161ea:	2b09      	cmp	r3, #9
 80161ec:	d94b      	bls.n	8016286 <_vfiprintf_r+0x1a2>
 80161ee:	b1b0      	cbz	r0, 801621e <_vfiprintf_r+0x13a>
 80161f0:	9207      	str	r2, [sp, #28]
 80161f2:	e014      	b.n	801621e <_vfiprintf_r+0x13a>
 80161f4:	eba0 0308 	sub.w	r3, r0, r8
 80161f8:	fa09 f303 	lsl.w	r3, r9, r3
 80161fc:	4313      	orrs	r3, r2
 80161fe:	9304      	str	r3, [sp, #16]
 8016200:	46a2      	mov	sl, r4
 8016202:	e7d2      	b.n	80161aa <_vfiprintf_r+0xc6>
 8016204:	9b03      	ldr	r3, [sp, #12]
 8016206:	1d19      	adds	r1, r3, #4
 8016208:	681b      	ldr	r3, [r3, #0]
 801620a:	9103      	str	r1, [sp, #12]
 801620c:	2b00      	cmp	r3, #0
 801620e:	bfbb      	ittet	lt
 8016210:	425b      	neglt	r3, r3
 8016212:	f042 0202 	orrlt.w	r2, r2, #2
 8016216:	9307      	strge	r3, [sp, #28]
 8016218:	9307      	strlt	r3, [sp, #28]
 801621a:	bfb8      	it	lt
 801621c:	9204      	strlt	r2, [sp, #16]
 801621e:	7823      	ldrb	r3, [r4, #0]
 8016220:	2b2e      	cmp	r3, #46	@ 0x2e
 8016222:	d10a      	bne.n	801623a <_vfiprintf_r+0x156>
 8016224:	7863      	ldrb	r3, [r4, #1]
 8016226:	2b2a      	cmp	r3, #42	@ 0x2a
 8016228:	d132      	bne.n	8016290 <_vfiprintf_r+0x1ac>
 801622a:	9b03      	ldr	r3, [sp, #12]
 801622c:	1d1a      	adds	r2, r3, #4
 801622e:	681b      	ldr	r3, [r3, #0]
 8016230:	9203      	str	r2, [sp, #12]
 8016232:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016236:	3402      	adds	r4, #2
 8016238:	9305      	str	r3, [sp, #20]
 801623a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016310 <_vfiprintf_r+0x22c>
 801623e:	7821      	ldrb	r1, [r4, #0]
 8016240:	2203      	movs	r2, #3
 8016242:	4650      	mov	r0, sl
 8016244:	f7ea f84c 	bl	80002e0 <memchr>
 8016248:	b138      	cbz	r0, 801625a <_vfiprintf_r+0x176>
 801624a:	9b04      	ldr	r3, [sp, #16]
 801624c:	eba0 000a 	sub.w	r0, r0, sl
 8016250:	2240      	movs	r2, #64	@ 0x40
 8016252:	4082      	lsls	r2, r0
 8016254:	4313      	orrs	r3, r2
 8016256:	3401      	adds	r4, #1
 8016258:	9304      	str	r3, [sp, #16]
 801625a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801625e:	4829      	ldr	r0, [pc, #164]	@ (8016304 <_vfiprintf_r+0x220>)
 8016260:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016264:	2206      	movs	r2, #6
 8016266:	f7ea f83b 	bl	80002e0 <memchr>
 801626a:	2800      	cmp	r0, #0
 801626c:	d03f      	beq.n	80162ee <_vfiprintf_r+0x20a>
 801626e:	4b26      	ldr	r3, [pc, #152]	@ (8016308 <_vfiprintf_r+0x224>)
 8016270:	bb1b      	cbnz	r3, 80162ba <_vfiprintf_r+0x1d6>
 8016272:	9b03      	ldr	r3, [sp, #12]
 8016274:	3307      	adds	r3, #7
 8016276:	f023 0307 	bic.w	r3, r3, #7
 801627a:	3308      	adds	r3, #8
 801627c:	9303      	str	r3, [sp, #12]
 801627e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016280:	443b      	add	r3, r7
 8016282:	9309      	str	r3, [sp, #36]	@ 0x24
 8016284:	e76a      	b.n	801615c <_vfiprintf_r+0x78>
 8016286:	fb0c 3202 	mla	r2, ip, r2, r3
 801628a:	460c      	mov	r4, r1
 801628c:	2001      	movs	r0, #1
 801628e:	e7a8      	b.n	80161e2 <_vfiprintf_r+0xfe>
 8016290:	2300      	movs	r3, #0
 8016292:	3401      	adds	r4, #1
 8016294:	9305      	str	r3, [sp, #20]
 8016296:	4619      	mov	r1, r3
 8016298:	f04f 0c0a 	mov.w	ip, #10
 801629c:	4620      	mov	r0, r4
 801629e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80162a2:	3a30      	subs	r2, #48	@ 0x30
 80162a4:	2a09      	cmp	r2, #9
 80162a6:	d903      	bls.n	80162b0 <_vfiprintf_r+0x1cc>
 80162a8:	2b00      	cmp	r3, #0
 80162aa:	d0c6      	beq.n	801623a <_vfiprintf_r+0x156>
 80162ac:	9105      	str	r1, [sp, #20]
 80162ae:	e7c4      	b.n	801623a <_vfiprintf_r+0x156>
 80162b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80162b4:	4604      	mov	r4, r0
 80162b6:	2301      	movs	r3, #1
 80162b8:	e7f0      	b.n	801629c <_vfiprintf_r+0x1b8>
 80162ba:	ab03      	add	r3, sp, #12
 80162bc:	9300      	str	r3, [sp, #0]
 80162be:	462a      	mov	r2, r5
 80162c0:	4b12      	ldr	r3, [pc, #72]	@ (801630c <_vfiprintf_r+0x228>)
 80162c2:	a904      	add	r1, sp, #16
 80162c4:	4630      	mov	r0, r6
 80162c6:	f7fd fadf 	bl	8013888 <_printf_float>
 80162ca:	4607      	mov	r7, r0
 80162cc:	1c78      	adds	r0, r7, #1
 80162ce:	d1d6      	bne.n	801627e <_vfiprintf_r+0x19a>
 80162d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80162d2:	07d9      	lsls	r1, r3, #31
 80162d4:	d405      	bmi.n	80162e2 <_vfiprintf_r+0x1fe>
 80162d6:	89ab      	ldrh	r3, [r5, #12]
 80162d8:	059a      	lsls	r2, r3, #22
 80162da:	d402      	bmi.n	80162e2 <_vfiprintf_r+0x1fe>
 80162dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80162de:	f7fe f9cd 	bl	801467c <__retarget_lock_release_recursive>
 80162e2:	89ab      	ldrh	r3, [r5, #12]
 80162e4:	065b      	lsls	r3, r3, #25
 80162e6:	f53f af1f 	bmi.w	8016128 <_vfiprintf_r+0x44>
 80162ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80162ec:	e71e      	b.n	801612c <_vfiprintf_r+0x48>
 80162ee:	ab03      	add	r3, sp, #12
 80162f0:	9300      	str	r3, [sp, #0]
 80162f2:	462a      	mov	r2, r5
 80162f4:	4b05      	ldr	r3, [pc, #20]	@ (801630c <_vfiprintf_r+0x228>)
 80162f6:	a904      	add	r1, sp, #16
 80162f8:	4630      	mov	r0, r6
 80162fa:	f7fd fd4d 	bl	8013d98 <_printf_i>
 80162fe:	e7e4      	b.n	80162ca <_vfiprintf_r+0x1e6>
 8016300:	080175d7 	.word	0x080175d7
 8016304:	080175e1 	.word	0x080175e1
 8016308:	08013889 	.word	0x08013889
 801630c:	080160bf 	.word	0x080160bf
 8016310:	080175dd 	.word	0x080175dd

08016314 <_scanf_chars>:
 8016314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016318:	4615      	mov	r5, r2
 801631a:	688a      	ldr	r2, [r1, #8]
 801631c:	4680      	mov	r8, r0
 801631e:	460c      	mov	r4, r1
 8016320:	b932      	cbnz	r2, 8016330 <_scanf_chars+0x1c>
 8016322:	698a      	ldr	r2, [r1, #24]
 8016324:	2a00      	cmp	r2, #0
 8016326:	bf14      	ite	ne
 8016328:	f04f 32ff 	movne.w	r2, #4294967295
 801632c:	2201      	moveq	r2, #1
 801632e:	608a      	str	r2, [r1, #8]
 8016330:	6822      	ldr	r2, [r4, #0]
 8016332:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80163c4 <_scanf_chars+0xb0>
 8016336:	06d1      	lsls	r1, r2, #27
 8016338:	bf5f      	itttt	pl
 801633a:	681a      	ldrpl	r2, [r3, #0]
 801633c:	1d11      	addpl	r1, r2, #4
 801633e:	6019      	strpl	r1, [r3, #0]
 8016340:	6816      	ldrpl	r6, [r2, #0]
 8016342:	2700      	movs	r7, #0
 8016344:	69a0      	ldr	r0, [r4, #24]
 8016346:	b188      	cbz	r0, 801636c <_scanf_chars+0x58>
 8016348:	2801      	cmp	r0, #1
 801634a:	d107      	bne.n	801635c <_scanf_chars+0x48>
 801634c:	682b      	ldr	r3, [r5, #0]
 801634e:	781a      	ldrb	r2, [r3, #0]
 8016350:	6963      	ldr	r3, [r4, #20]
 8016352:	5c9b      	ldrb	r3, [r3, r2]
 8016354:	b953      	cbnz	r3, 801636c <_scanf_chars+0x58>
 8016356:	2f00      	cmp	r7, #0
 8016358:	d031      	beq.n	80163be <_scanf_chars+0xaa>
 801635a:	e022      	b.n	80163a2 <_scanf_chars+0x8e>
 801635c:	2802      	cmp	r0, #2
 801635e:	d120      	bne.n	80163a2 <_scanf_chars+0x8e>
 8016360:	682b      	ldr	r3, [r5, #0]
 8016362:	781b      	ldrb	r3, [r3, #0]
 8016364:	f819 3003 	ldrb.w	r3, [r9, r3]
 8016368:	071b      	lsls	r3, r3, #28
 801636a:	d41a      	bmi.n	80163a2 <_scanf_chars+0x8e>
 801636c:	6823      	ldr	r3, [r4, #0]
 801636e:	06da      	lsls	r2, r3, #27
 8016370:	bf5e      	ittt	pl
 8016372:	682b      	ldrpl	r3, [r5, #0]
 8016374:	781b      	ldrbpl	r3, [r3, #0]
 8016376:	f806 3b01 	strbpl.w	r3, [r6], #1
 801637a:	682a      	ldr	r2, [r5, #0]
 801637c:	686b      	ldr	r3, [r5, #4]
 801637e:	3201      	adds	r2, #1
 8016380:	602a      	str	r2, [r5, #0]
 8016382:	68a2      	ldr	r2, [r4, #8]
 8016384:	3b01      	subs	r3, #1
 8016386:	3a01      	subs	r2, #1
 8016388:	606b      	str	r3, [r5, #4]
 801638a:	3701      	adds	r7, #1
 801638c:	60a2      	str	r2, [r4, #8]
 801638e:	b142      	cbz	r2, 80163a2 <_scanf_chars+0x8e>
 8016390:	2b00      	cmp	r3, #0
 8016392:	dcd7      	bgt.n	8016344 <_scanf_chars+0x30>
 8016394:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8016398:	4629      	mov	r1, r5
 801639a:	4640      	mov	r0, r8
 801639c:	4798      	blx	r3
 801639e:	2800      	cmp	r0, #0
 80163a0:	d0d0      	beq.n	8016344 <_scanf_chars+0x30>
 80163a2:	6823      	ldr	r3, [r4, #0]
 80163a4:	f013 0310 	ands.w	r3, r3, #16
 80163a8:	d105      	bne.n	80163b6 <_scanf_chars+0xa2>
 80163aa:	68e2      	ldr	r2, [r4, #12]
 80163ac:	3201      	adds	r2, #1
 80163ae:	60e2      	str	r2, [r4, #12]
 80163b0:	69a2      	ldr	r2, [r4, #24]
 80163b2:	b102      	cbz	r2, 80163b6 <_scanf_chars+0xa2>
 80163b4:	7033      	strb	r3, [r6, #0]
 80163b6:	6923      	ldr	r3, [r4, #16]
 80163b8:	443b      	add	r3, r7
 80163ba:	6123      	str	r3, [r4, #16]
 80163bc:	2000      	movs	r0, #0
 80163be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80163c2:	bf00      	nop
 80163c4:	080173b5 	.word	0x080173b5

080163c8 <_scanf_i>:
 80163c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80163cc:	4698      	mov	r8, r3
 80163ce:	4b74      	ldr	r3, [pc, #464]	@ (80165a0 <_scanf_i+0x1d8>)
 80163d0:	460c      	mov	r4, r1
 80163d2:	4682      	mov	sl, r0
 80163d4:	4616      	mov	r6, r2
 80163d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80163da:	b087      	sub	sp, #28
 80163dc:	ab03      	add	r3, sp, #12
 80163de:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80163e2:	4b70      	ldr	r3, [pc, #448]	@ (80165a4 <_scanf_i+0x1dc>)
 80163e4:	69a1      	ldr	r1, [r4, #24]
 80163e6:	4a70      	ldr	r2, [pc, #448]	@ (80165a8 <_scanf_i+0x1e0>)
 80163e8:	2903      	cmp	r1, #3
 80163ea:	bf08      	it	eq
 80163ec:	461a      	moveq	r2, r3
 80163ee:	68a3      	ldr	r3, [r4, #8]
 80163f0:	9201      	str	r2, [sp, #4]
 80163f2:	1e5a      	subs	r2, r3, #1
 80163f4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80163f8:	bf88      	it	hi
 80163fa:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80163fe:	4627      	mov	r7, r4
 8016400:	bf82      	ittt	hi
 8016402:	eb03 0905 	addhi.w	r9, r3, r5
 8016406:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801640a:	60a3      	strhi	r3, [r4, #8]
 801640c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8016410:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8016414:	bf98      	it	ls
 8016416:	f04f 0900 	movls.w	r9, #0
 801641a:	6023      	str	r3, [r4, #0]
 801641c:	463d      	mov	r5, r7
 801641e:	f04f 0b00 	mov.w	fp, #0
 8016422:	6831      	ldr	r1, [r6, #0]
 8016424:	ab03      	add	r3, sp, #12
 8016426:	7809      	ldrb	r1, [r1, #0]
 8016428:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801642c:	2202      	movs	r2, #2
 801642e:	f7e9 ff57 	bl	80002e0 <memchr>
 8016432:	b328      	cbz	r0, 8016480 <_scanf_i+0xb8>
 8016434:	f1bb 0f01 	cmp.w	fp, #1
 8016438:	d159      	bne.n	80164ee <_scanf_i+0x126>
 801643a:	6862      	ldr	r2, [r4, #4]
 801643c:	b92a      	cbnz	r2, 801644a <_scanf_i+0x82>
 801643e:	6822      	ldr	r2, [r4, #0]
 8016440:	2108      	movs	r1, #8
 8016442:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8016446:	6061      	str	r1, [r4, #4]
 8016448:	6022      	str	r2, [r4, #0]
 801644a:	6822      	ldr	r2, [r4, #0]
 801644c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8016450:	6022      	str	r2, [r4, #0]
 8016452:	68a2      	ldr	r2, [r4, #8]
 8016454:	1e51      	subs	r1, r2, #1
 8016456:	60a1      	str	r1, [r4, #8]
 8016458:	b192      	cbz	r2, 8016480 <_scanf_i+0xb8>
 801645a:	6832      	ldr	r2, [r6, #0]
 801645c:	1c51      	adds	r1, r2, #1
 801645e:	6031      	str	r1, [r6, #0]
 8016460:	7812      	ldrb	r2, [r2, #0]
 8016462:	f805 2b01 	strb.w	r2, [r5], #1
 8016466:	6872      	ldr	r2, [r6, #4]
 8016468:	3a01      	subs	r2, #1
 801646a:	2a00      	cmp	r2, #0
 801646c:	6072      	str	r2, [r6, #4]
 801646e:	dc07      	bgt.n	8016480 <_scanf_i+0xb8>
 8016470:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8016474:	4631      	mov	r1, r6
 8016476:	4650      	mov	r0, sl
 8016478:	4790      	blx	r2
 801647a:	2800      	cmp	r0, #0
 801647c:	f040 8085 	bne.w	801658a <_scanf_i+0x1c2>
 8016480:	f10b 0b01 	add.w	fp, fp, #1
 8016484:	f1bb 0f03 	cmp.w	fp, #3
 8016488:	d1cb      	bne.n	8016422 <_scanf_i+0x5a>
 801648a:	6863      	ldr	r3, [r4, #4]
 801648c:	b90b      	cbnz	r3, 8016492 <_scanf_i+0xca>
 801648e:	230a      	movs	r3, #10
 8016490:	6063      	str	r3, [r4, #4]
 8016492:	6863      	ldr	r3, [r4, #4]
 8016494:	4945      	ldr	r1, [pc, #276]	@ (80165ac <_scanf_i+0x1e4>)
 8016496:	6960      	ldr	r0, [r4, #20]
 8016498:	1ac9      	subs	r1, r1, r3
 801649a:	f000 f997 	bl	80167cc <__sccl>
 801649e:	f04f 0b00 	mov.w	fp, #0
 80164a2:	68a3      	ldr	r3, [r4, #8]
 80164a4:	6822      	ldr	r2, [r4, #0]
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	d03d      	beq.n	8016526 <_scanf_i+0x15e>
 80164aa:	6831      	ldr	r1, [r6, #0]
 80164ac:	6960      	ldr	r0, [r4, #20]
 80164ae:	f891 c000 	ldrb.w	ip, [r1]
 80164b2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80164b6:	2800      	cmp	r0, #0
 80164b8:	d035      	beq.n	8016526 <_scanf_i+0x15e>
 80164ba:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80164be:	d124      	bne.n	801650a <_scanf_i+0x142>
 80164c0:	0510      	lsls	r0, r2, #20
 80164c2:	d522      	bpl.n	801650a <_scanf_i+0x142>
 80164c4:	f10b 0b01 	add.w	fp, fp, #1
 80164c8:	f1b9 0f00 	cmp.w	r9, #0
 80164cc:	d003      	beq.n	80164d6 <_scanf_i+0x10e>
 80164ce:	3301      	adds	r3, #1
 80164d0:	f109 39ff 	add.w	r9, r9, #4294967295
 80164d4:	60a3      	str	r3, [r4, #8]
 80164d6:	6873      	ldr	r3, [r6, #4]
 80164d8:	3b01      	subs	r3, #1
 80164da:	2b00      	cmp	r3, #0
 80164dc:	6073      	str	r3, [r6, #4]
 80164de:	dd1b      	ble.n	8016518 <_scanf_i+0x150>
 80164e0:	6833      	ldr	r3, [r6, #0]
 80164e2:	3301      	adds	r3, #1
 80164e4:	6033      	str	r3, [r6, #0]
 80164e6:	68a3      	ldr	r3, [r4, #8]
 80164e8:	3b01      	subs	r3, #1
 80164ea:	60a3      	str	r3, [r4, #8]
 80164ec:	e7d9      	b.n	80164a2 <_scanf_i+0xda>
 80164ee:	f1bb 0f02 	cmp.w	fp, #2
 80164f2:	d1ae      	bne.n	8016452 <_scanf_i+0x8a>
 80164f4:	6822      	ldr	r2, [r4, #0]
 80164f6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80164fa:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80164fe:	d1c4      	bne.n	801648a <_scanf_i+0xc2>
 8016500:	2110      	movs	r1, #16
 8016502:	6061      	str	r1, [r4, #4]
 8016504:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8016508:	e7a2      	b.n	8016450 <_scanf_i+0x88>
 801650a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801650e:	6022      	str	r2, [r4, #0]
 8016510:	780b      	ldrb	r3, [r1, #0]
 8016512:	f805 3b01 	strb.w	r3, [r5], #1
 8016516:	e7de      	b.n	80164d6 <_scanf_i+0x10e>
 8016518:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801651c:	4631      	mov	r1, r6
 801651e:	4650      	mov	r0, sl
 8016520:	4798      	blx	r3
 8016522:	2800      	cmp	r0, #0
 8016524:	d0df      	beq.n	80164e6 <_scanf_i+0x11e>
 8016526:	6823      	ldr	r3, [r4, #0]
 8016528:	05d9      	lsls	r1, r3, #23
 801652a:	d50d      	bpl.n	8016548 <_scanf_i+0x180>
 801652c:	42bd      	cmp	r5, r7
 801652e:	d909      	bls.n	8016544 <_scanf_i+0x17c>
 8016530:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8016534:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8016538:	4632      	mov	r2, r6
 801653a:	4650      	mov	r0, sl
 801653c:	4798      	blx	r3
 801653e:	f105 39ff 	add.w	r9, r5, #4294967295
 8016542:	464d      	mov	r5, r9
 8016544:	42bd      	cmp	r5, r7
 8016546:	d028      	beq.n	801659a <_scanf_i+0x1d2>
 8016548:	6822      	ldr	r2, [r4, #0]
 801654a:	f012 0210 	ands.w	r2, r2, #16
 801654e:	d113      	bne.n	8016578 <_scanf_i+0x1b0>
 8016550:	702a      	strb	r2, [r5, #0]
 8016552:	6863      	ldr	r3, [r4, #4]
 8016554:	9e01      	ldr	r6, [sp, #4]
 8016556:	4639      	mov	r1, r7
 8016558:	4650      	mov	r0, sl
 801655a:	47b0      	blx	r6
 801655c:	f8d8 3000 	ldr.w	r3, [r8]
 8016560:	6821      	ldr	r1, [r4, #0]
 8016562:	1d1a      	adds	r2, r3, #4
 8016564:	f8c8 2000 	str.w	r2, [r8]
 8016568:	f011 0f20 	tst.w	r1, #32
 801656c:	681b      	ldr	r3, [r3, #0]
 801656e:	d00f      	beq.n	8016590 <_scanf_i+0x1c8>
 8016570:	6018      	str	r0, [r3, #0]
 8016572:	68e3      	ldr	r3, [r4, #12]
 8016574:	3301      	adds	r3, #1
 8016576:	60e3      	str	r3, [r4, #12]
 8016578:	6923      	ldr	r3, [r4, #16]
 801657a:	1bed      	subs	r5, r5, r7
 801657c:	445d      	add	r5, fp
 801657e:	442b      	add	r3, r5
 8016580:	6123      	str	r3, [r4, #16]
 8016582:	2000      	movs	r0, #0
 8016584:	b007      	add	sp, #28
 8016586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801658a:	f04f 0b00 	mov.w	fp, #0
 801658e:	e7ca      	b.n	8016526 <_scanf_i+0x15e>
 8016590:	07ca      	lsls	r2, r1, #31
 8016592:	bf4c      	ite	mi
 8016594:	8018      	strhmi	r0, [r3, #0]
 8016596:	6018      	strpl	r0, [r3, #0]
 8016598:	e7eb      	b.n	8016572 <_scanf_i+0x1aa>
 801659a:	2001      	movs	r0, #1
 801659c:	e7f2      	b.n	8016584 <_scanf_i+0x1bc>
 801659e:	bf00      	nop
 80165a0:	080172f4 	.word	0x080172f4
 80165a4:	08016a85 	.word	0x08016a85
 80165a8:	08016b65 	.word	0x08016b65
 80165ac:	080175f8 	.word	0x080175f8

080165b0 <__sflush_r>:
 80165b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80165b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80165b8:	0716      	lsls	r6, r2, #28
 80165ba:	4605      	mov	r5, r0
 80165bc:	460c      	mov	r4, r1
 80165be:	d454      	bmi.n	801666a <__sflush_r+0xba>
 80165c0:	684b      	ldr	r3, [r1, #4]
 80165c2:	2b00      	cmp	r3, #0
 80165c4:	dc02      	bgt.n	80165cc <__sflush_r+0x1c>
 80165c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	dd48      	ble.n	801665e <__sflush_r+0xae>
 80165cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80165ce:	2e00      	cmp	r6, #0
 80165d0:	d045      	beq.n	801665e <__sflush_r+0xae>
 80165d2:	2300      	movs	r3, #0
 80165d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80165d8:	682f      	ldr	r7, [r5, #0]
 80165da:	6a21      	ldr	r1, [r4, #32]
 80165dc:	602b      	str	r3, [r5, #0]
 80165de:	d030      	beq.n	8016642 <__sflush_r+0x92>
 80165e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80165e2:	89a3      	ldrh	r3, [r4, #12]
 80165e4:	0759      	lsls	r1, r3, #29
 80165e6:	d505      	bpl.n	80165f4 <__sflush_r+0x44>
 80165e8:	6863      	ldr	r3, [r4, #4]
 80165ea:	1ad2      	subs	r2, r2, r3
 80165ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80165ee:	b10b      	cbz	r3, 80165f4 <__sflush_r+0x44>
 80165f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80165f2:	1ad2      	subs	r2, r2, r3
 80165f4:	2300      	movs	r3, #0
 80165f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80165f8:	6a21      	ldr	r1, [r4, #32]
 80165fa:	4628      	mov	r0, r5
 80165fc:	47b0      	blx	r6
 80165fe:	1c43      	adds	r3, r0, #1
 8016600:	89a3      	ldrh	r3, [r4, #12]
 8016602:	d106      	bne.n	8016612 <__sflush_r+0x62>
 8016604:	6829      	ldr	r1, [r5, #0]
 8016606:	291d      	cmp	r1, #29
 8016608:	d82b      	bhi.n	8016662 <__sflush_r+0xb2>
 801660a:	4a2a      	ldr	r2, [pc, #168]	@ (80166b4 <__sflush_r+0x104>)
 801660c:	40ca      	lsrs	r2, r1
 801660e:	07d6      	lsls	r6, r2, #31
 8016610:	d527      	bpl.n	8016662 <__sflush_r+0xb2>
 8016612:	2200      	movs	r2, #0
 8016614:	6062      	str	r2, [r4, #4]
 8016616:	04d9      	lsls	r1, r3, #19
 8016618:	6922      	ldr	r2, [r4, #16]
 801661a:	6022      	str	r2, [r4, #0]
 801661c:	d504      	bpl.n	8016628 <__sflush_r+0x78>
 801661e:	1c42      	adds	r2, r0, #1
 8016620:	d101      	bne.n	8016626 <__sflush_r+0x76>
 8016622:	682b      	ldr	r3, [r5, #0]
 8016624:	b903      	cbnz	r3, 8016628 <__sflush_r+0x78>
 8016626:	6560      	str	r0, [r4, #84]	@ 0x54
 8016628:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801662a:	602f      	str	r7, [r5, #0]
 801662c:	b1b9      	cbz	r1, 801665e <__sflush_r+0xae>
 801662e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016632:	4299      	cmp	r1, r3
 8016634:	d002      	beq.n	801663c <__sflush_r+0x8c>
 8016636:	4628      	mov	r0, r5
 8016638:	f7fe fe18 	bl	801526c <_free_r>
 801663c:	2300      	movs	r3, #0
 801663e:	6363      	str	r3, [r4, #52]	@ 0x34
 8016640:	e00d      	b.n	801665e <__sflush_r+0xae>
 8016642:	2301      	movs	r3, #1
 8016644:	4628      	mov	r0, r5
 8016646:	47b0      	blx	r6
 8016648:	4602      	mov	r2, r0
 801664a:	1c50      	adds	r0, r2, #1
 801664c:	d1c9      	bne.n	80165e2 <__sflush_r+0x32>
 801664e:	682b      	ldr	r3, [r5, #0]
 8016650:	2b00      	cmp	r3, #0
 8016652:	d0c6      	beq.n	80165e2 <__sflush_r+0x32>
 8016654:	2b1d      	cmp	r3, #29
 8016656:	d001      	beq.n	801665c <__sflush_r+0xac>
 8016658:	2b16      	cmp	r3, #22
 801665a:	d11e      	bne.n	801669a <__sflush_r+0xea>
 801665c:	602f      	str	r7, [r5, #0]
 801665e:	2000      	movs	r0, #0
 8016660:	e022      	b.n	80166a8 <__sflush_r+0xf8>
 8016662:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016666:	b21b      	sxth	r3, r3
 8016668:	e01b      	b.n	80166a2 <__sflush_r+0xf2>
 801666a:	690f      	ldr	r7, [r1, #16]
 801666c:	2f00      	cmp	r7, #0
 801666e:	d0f6      	beq.n	801665e <__sflush_r+0xae>
 8016670:	0793      	lsls	r3, r2, #30
 8016672:	680e      	ldr	r6, [r1, #0]
 8016674:	bf08      	it	eq
 8016676:	694b      	ldreq	r3, [r1, #20]
 8016678:	600f      	str	r7, [r1, #0]
 801667a:	bf18      	it	ne
 801667c:	2300      	movne	r3, #0
 801667e:	eba6 0807 	sub.w	r8, r6, r7
 8016682:	608b      	str	r3, [r1, #8]
 8016684:	f1b8 0f00 	cmp.w	r8, #0
 8016688:	dde9      	ble.n	801665e <__sflush_r+0xae>
 801668a:	6a21      	ldr	r1, [r4, #32]
 801668c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801668e:	4643      	mov	r3, r8
 8016690:	463a      	mov	r2, r7
 8016692:	4628      	mov	r0, r5
 8016694:	47b0      	blx	r6
 8016696:	2800      	cmp	r0, #0
 8016698:	dc08      	bgt.n	80166ac <__sflush_r+0xfc>
 801669a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801669e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80166a2:	81a3      	strh	r3, [r4, #12]
 80166a4:	f04f 30ff 	mov.w	r0, #4294967295
 80166a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80166ac:	4407      	add	r7, r0
 80166ae:	eba8 0800 	sub.w	r8, r8, r0
 80166b2:	e7e7      	b.n	8016684 <__sflush_r+0xd4>
 80166b4:	20400001 	.word	0x20400001

080166b8 <_fflush_r>:
 80166b8:	b538      	push	{r3, r4, r5, lr}
 80166ba:	690b      	ldr	r3, [r1, #16]
 80166bc:	4605      	mov	r5, r0
 80166be:	460c      	mov	r4, r1
 80166c0:	b913      	cbnz	r3, 80166c8 <_fflush_r+0x10>
 80166c2:	2500      	movs	r5, #0
 80166c4:	4628      	mov	r0, r5
 80166c6:	bd38      	pop	{r3, r4, r5, pc}
 80166c8:	b118      	cbz	r0, 80166d2 <_fflush_r+0x1a>
 80166ca:	6a03      	ldr	r3, [r0, #32]
 80166cc:	b90b      	cbnz	r3, 80166d2 <_fflush_r+0x1a>
 80166ce:	f7fd fd0d 	bl	80140ec <__sinit>
 80166d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80166d6:	2b00      	cmp	r3, #0
 80166d8:	d0f3      	beq.n	80166c2 <_fflush_r+0xa>
 80166da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80166dc:	07d0      	lsls	r0, r2, #31
 80166de:	d404      	bmi.n	80166ea <_fflush_r+0x32>
 80166e0:	0599      	lsls	r1, r3, #22
 80166e2:	d402      	bmi.n	80166ea <_fflush_r+0x32>
 80166e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80166e6:	f7fd ffc8 	bl	801467a <__retarget_lock_acquire_recursive>
 80166ea:	4628      	mov	r0, r5
 80166ec:	4621      	mov	r1, r4
 80166ee:	f7ff ff5f 	bl	80165b0 <__sflush_r>
 80166f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80166f4:	07da      	lsls	r2, r3, #31
 80166f6:	4605      	mov	r5, r0
 80166f8:	d4e4      	bmi.n	80166c4 <_fflush_r+0xc>
 80166fa:	89a3      	ldrh	r3, [r4, #12]
 80166fc:	059b      	lsls	r3, r3, #22
 80166fe:	d4e1      	bmi.n	80166c4 <_fflush_r+0xc>
 8016700:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016702:	f7fd ffbb 	bl	801467c <__retarget_lock_release_recursive>
 8016706:	e7dd      	b.n	80166c4 <_fflush_r+0xc>

08016708 <__swhatbuf_r>:
 8016708:	b570      	push	{r4, r5, r6, lr}
 801670a:	460c      	mov	r4, r1
 801670c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016710:	2900      	cmp	r1, #0
 8016712:	b096      	sub	sp, #88	@ 0x58
 8016714:	4615      	mov	r5, r2
 8016716:	461e      	mov	r6, r3
 8016718:	da0d      	bge.n	8016736 <__swhatbuf_r+0x2e>
 801671a:	89a3      	ldrh	r3, [r4, #12]
 801671c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016720:	f04f 0100 	mov.w	r1, #0
 8016724:	bf14      	ite	ne
 8016726:	2340      	movne	r3, #64	@ 0x40
 8016728:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801672c:	2000      	movs	r0, #0
 801672e:	6031      	str	r1, [r6, #0]
 8016730:	602b      	str	r3, [r5, #0]
 8016732:	b016      	add	sp, #88	@ 0x58
 8016734:	bd70      	pop	{r4, r5, r6, pc}
 8016736:	466a      	mov	r2, sp
 8016738:	f000 f8d6 	bl	80168e8 <_fstat_r>
 801673c:	2800      	cmp	r0, #0
 801673e:	dbec      	blt.n	801671a <__swhatbuf_r+0x12>
 8016740:	9901      	ldr	r1, [sp, #4]
 8016742:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8016746:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801674a:	4259      	negs	r1, r3
 801674c:	4159      	adcs	r1, r3
 801674e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016752:	e7eb      	b.n	801672c <__swhatbuf_r+0x24>

08016754 <__smakebuf_r>:
 8016754:	898b      	ldrh	r3, [r1, #12]
 8016756:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016758:	079d      	lsls	r5, r3, #30
 801675a:	4606      	mov	r6, r0
 801675c:	460c      	mov	r4, r1
 801675e:	d507      	bpl.n	8016770 <__smakebuf_r+0x1c>
 8016760:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016764:	6023      	str	r3, [r4, #0]
 8016766:	6123      	str	r3, [r4, #16]
 8016768:	2301      	movs	r3, #1
 801676a:	6163      	str	r3, [r4, #20]
 801676c:	b003      	add	sp, #12
 801676e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016770:	ab01      	add	r3, sp, #4
 8016772:	466a      	mov	r2, sp
 8016774:	f7ff ffc8 	bl	8016708 <__swhatbuf_r>
 8016778:	9f00      	ldr	r7, [sp, #0]
 801677a:	4605      	mov	r5, r0
 801677c:	4639      	mov	r1, r7
 801677e:	4630      	mov	r0, r6
 8016780:	f7fc ff32 	bl	80135e8 <_malloc_r>
 8016784:	b948      	cbnz	r0, 801679a <__smakebuf_r+0x46>
 8016786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801678a:	059a      	lsls	r2, r3, #22
 801678c:	d4ee      	bmi.n	801676c <__smakebuf_r+0x18>
 801678e:	f023 0303 	bic.w	r3, r3, #3
 8016792:	f043 0302 	orr.w	r3, r3, #2
 8016796:	81a3      	strh	r3, [r4, #12]
 8016798:	e7e2      	b.n	8016760 <__smakebuf_r+0xc>
 801679a:	89a3      	ldrh	r3, [r4, #12]
 801679c:	6020      	str	r0, [r4, #0]
 801679e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80167a2:	81a3      	strh	r3, [r4, #12]
 80167a4:	9b01      	ldr	r3, [sp, #4]
 80167a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80167aa:	b15b      	cbz	r3, 80167c4 <__smakebuf_r+0x70>
 80167ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80167b0:	4630      	mov	r0, r6
 80167b2:	f000 f8ab 	bl	801690c <_isatty_r>
 80167b6:	b128      	cbz	r0, 80167c4 <__smakebuf_r+0x70>
 80167b8:	89a3      	ldrh	r3, [r4, #12]
 80167ba:	f023 0303 	bic.w	r3, r3, #3
 80167be:	f043 0301 	orr.w	r3, r3, #1
 80167c2:	81a3      	strh	r3, [r4, #12]
 80167c4:	89a3      	ldrh	r3, [r4, #12]
 80167c6:	431d      	orrs	r5, r3
 80167c8:	81a5      	strh	r5, [r4, #12]
 80167ca:	e7cf      	b.n	801676c <__smakebuf_r+0x18>

080167cc <__sccl>:
 80167cc:	b570      	push	{r4, r5, r6, lr}
 80167ce:	780b      	ldrb	r3, [r1, #0]
 80167d0:	4604      	mov	r4, r0
 80167d2:	2b5e      	cmp	r3, #94	@ 0x5e
 80167d4:	bf0b      	itete	eq
 80167d6:	784b      	ldrbeq	r3, [r1, #1]
 80167d8:	1c4a      	addne	r2, r1, #1
 80167da:	1c8a      	addeq	r2, r1, #2
 80167dc:	2100      	movne	r1, #0
 80167de:	bf08      	it	eq
 80167e0:	2101      	moveq	r1, #1
 80167e2:	3801      	subs	r0, #1
 80167e4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80167e8:	f800 1f01 	strb.w	r1, [r0, #1]!
 80167ec:	42a8      	cmp	r0, r5
 80167ee:	d1fb      	bne.n	80167e8 <__sccl+0x1c>
 80167f0:	b90b      	cbnz	r3, 80167f6 <__sccl+0x2a>
 80167f2:	1e50      	subs	r0, r2, #1
 80167f4:	bd70      	pop	{r4, r5, r6, pc}
 80167f6:	f081 0101 	eor.w	r1, r1, #1
 80167fa:	54e1      	strb	r1, [r4, r3]
 80167fc:	4610      	mov	r0, r2
 80167fe:	4602      	mov	r2, r0
 8016800:	f812 5b01 	ldrb.w	r5, [r2], #1
 8016804:	2d2d      	cmp	r5, #45	@ 0x2d
 8016806:	d005      	beq.n	8016814 <__sccl+0x48>
 8016808:	2d5d      	cmp	r5, #93	@ 0x5d
 801680a:	d016      	beq.n	801683a <__sccl+0x6e>
 801680c:	2d00      	cmp	r5, #0
 801680e:	d0f1      	beq.n	80167f4 <__sccl+0x28>
 8016810:	462b      	mov	r3, r5
 8016812:	e7f2      	b.n	80167fa <__sccl+0x2e>
 8016814:	7846      	ldrb	r6, [r0, #1]
 8016816:	2e5d      	cmp	r6, #93	@ 0x5d
 8016818:	d0fa      	beq.n	8016810 <__sccl+0x44>
 801681a:	42b3      	cmp	r3, r6
 801681c:	dcf8      	bgt.n	8016810 <__sccl+0x44>
 801681e:	3002      	adds	r0, #2
 8016820:	461a      	mov	r2, r3
 8016822:	3201      	adds	r2, #1
 8016824:	4296      	cmp	r6, r2
 8016826:	54a1      	strb	r1, [r4, r2]
 8016828:	dcfb      	bgt.n	8016822 <__sccl+0x56>
 801682a:	1af2      	subs	r2, r6, r3
 801682c:	3a01      	subs	r2, #1
 801682e:	1c5d      	adds	r5, r3, #1
 8016830:	42b3      	cmp	r3, r6
 8016832:	bfa8      	it	ge
 8016834:	2200      	movge	r2, #0
 8016836:	18ab      	adds	r3, r5, r2
 8016838:	e7e1      	b.n	80167fe <__sccl+0x32>
 801683a:	4610      	mov	r0, r2
 801683c:	e7da      	b.n	80167f4 <__sccl+0x28>

0801683e <__submore>:
 801683e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016842:	460c      	mov	r4, r1
 8016844:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8016846:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801684a:	4299      	cmp	r1, r3
 801684c:	d11d      	bne.n	801688a <__submore+0x4c>
 801684e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8016852:	f7fc fec9 	bl	80135e8 <_malloc_r>
 8016856:	b918      	cbnz	r0, 8016860 <__submore+0x22>
 8016858:	f04f 30ff 	mov.w	r0, #4294967295
 801685c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016860:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016864:	63a3      	str	r3, [r4, #56]	@ 0x38
 8016866:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801686a:	6360      	str	r0, [r4, #52]	@ 0x34
 801686c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8016870:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8016874:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8016878:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801687c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8016880:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8016884:	6020      	str	r0, [r4, #0]
 8016886:	2000      	movs	r0, #0
 8016888:	e7e8      	b.n	801685c <__submore+0x1e>
 801688a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801688c:	0077      	lsls	r7, r6, #1
 801688e:	463a      	mov	r2, r7
 8016890:	f7fc ff3e 	bl	8013710 <_realloc_r>
 8016894:	4605      	mov	r5, r0
 8016896:	2800      	cmp	r0, #0
 8016898:	d0de      	beq.n	8016858 <__submore+0x1a>
 801689a:	eb00 0806 	add.w	r8, r0, r6
 801689e:	4601      	mov	r1, r0
 80168a0:	4632      	mov	r2, r6
 80168a2:	4640      	mov	r0, r8
 80168a4:	f7fd feeb 	bl	801467e <memcpy>
 80168a8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80168ac:	f8c4 8000 	str.w	r8, [r4]
 80168b0:	e7e9      	b.n	8016886 <__submore+0x48>

080168b2 <memmove>:
 80168b2:	4288      	cmp	r0, r1
 80168b4:	b510      	push	{r4, lr}
 80168b6:	eb01 0402 	add.w	r4, r1, r2
 80168ba:	d902      	bls.n	80168c2 <memmove+0x10>
 80168bc:	4284      	cmp	r4, r0
 80168be:	4623      	mov	r3, r4
 80168c0:	d807      	bhi.n	80168d2 <memmove+0x20>
 80168c2:	1e43      	subs	r3, r0, #1
 80168c4:	42a1      	cmp	r1, r4
 80168c6:	d008      	beq.n	80168da <memmove+0x28>
 80168c8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80168cc:	f803 2f01 	strb.w	r2, [r3, #1]!
 80168d0:	e7f8      	b.n	80168c4 <memmove+0x12>
 80168d2:	4402      	add	r2, r0
 80168d4:	4601      	mov	r1, r0
 80168d6:	428a      	cmp	r2, r1
 80168d8:	d100      	bne.n	80168dc <memmove+0x2a>
 80168da:	bd10      	pop	{r4, pc}
 80168dc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80168e0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80168e4:	e7f7      	b.n	80168d6 <memmove+0x24>
	...

080168e8 <_fstat_r>:
 80168e8:	b538      	push	{r3, r4, r5, lr}
 80168ea:	4d07      	ldr	r5, [pc, #28]	@ (8016908 <_fstat_r+0x20>)
 80168ec:	2300      	movs	r3, #0
 80168ee:	4604      	mov	r4, r0
 80168f0:	4608      	mov	r0, r1
 80168f2:	4611      	mov	r1, r2
 80168f4:	602b      	str	r3, [r5, #0]
 80168f6:	f7ee ffd1 	bl	800589c <_fstat>
 80168fa:	1c43      	adds	r3, r0, #1
 80168fc:	d102      	bne.n	8016904 <_fstat_r+0x1c>
 80168fe:	682b      	ldr	r3, [r5, #0]
 8016900:	b103      	cbz	r3, 8016904 <_fstat_r+0x1c>
 8016902:	6023      	str	r3, [r4, #0]
 8016904:	bd38      	pop	{r3, r4, r5, pc}
 8016906:	bf00      	nop
 8016908:	24006784 	.word	0x24006784

0801690c <_isatty_r>:
 801690c:	b538      	push	{r3, r4, r5, lr}
 801690e:	4d06      	ldr	r5, [pc, #24]	@ (8016928 <_isatty_r+0x1c>)
 8016910:	2300      	movs	r3, #0
 8016912:	4604      	mov	r4, r0
 8016914:	4608      	mov	r0, r1
 8016916:	602b      	str	r3, [r5, #0]
 8016918:	f7ee ffd0 	bl	80058bc <_isatty>
 801691c:	1c43      	adds	r3, r0, #1
 801691e:	d102      	bne.n	8016926 <_isatty_r+0x1a>
 8016920:	682b      	ldr	r3, [r5, #0]
 8016922:	b103      	cbz	r3, 8016926 <_isatty_r+0x1a>
 8016924:	6023      	str	r3, [r4, #0]
 8016926:	bd38      	pop	{r3, r4, r5, pc}
 8016928:	24006784 	.word	0x24006784

0801692c <__assert_func>:
 801692c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801692e:	4614      	mov	r4, r2
 8016930:	461a      	mov	r2, r3
 8016932:	4b09      	ldr	r3, [pc, #36]	@ (8016958 <__assert_func+0x2c>)
 8016934:	681b      	ldr	r3, [r3, #0]
 8016936:	4605      	mov	r5, r0
 8016938:	68d8      	ldr	r0, [r3, #12]
 801693a:	b14c      	cbz	r4, 8016950 <__assert_func+0x24>
 801693c:	4b07      	ldr	r3, [pc, #28]	@ (801695c <__assert_func+0x30>)
 801693e:	9100      	str	r1, [sp, #0]
 8016940:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016944:	4906      	ldr	r1, [pc, #24]	@ (8016960 <__assert_func+0x34>)
 8016946:	462b      	mov	r3, r5
 8016948:	f000 f90e 	bl	8016b68 <fiprintf>
 801694c:	f000 f91e 	bl	8016b8c <abort>
 8016950:	4b04      	ldr	r3, [pc, #16]	@ (8016964 <__assert_func+0x38>)
 8016952:	461c      	mov	r4, r3
 8016954:	e7f3      	b.n	801693e <__assert_func+0x12>
 8016956:	bf00      	nop
 8016958:	240001c8 	.word	0x240001c8
 801695c:	08017603 	.word	0x08017603
 8016960:	08017610 	.word	0x08017610
 8016964:	0801763e 	.word	0x0801763e

08016968 <_calloc_r>:
 8016968:	b570      	push	{r4, r5, r6, lr}
 801696a:	fba1 5402 	umull	r5, r4, r1, r2
 801696e:	b934      	cbnz	r4, 801697e <_calloc_r+0x16>
 8016970:	4629      	mov	r1, r5
 8016972:	f7fc fe39 	bl	80135e8 <_malloc_r>
 8016976:	4606      	mov	r6, r0
 8016978:	b928      	cbnz	r0, 8016986 <_calloc_r+0x1e>
 801697a:	4630      	mov	r0, r6
 801697c:	bd70      	pop	{r4, r5, r6, pc}
 801697e:	220c      	movs	r2, #12
 8016980:	6002      	str	r2, [r0, #0]
 8016982:	2600      	movs	r6, #0
 8016984:	e7f9      	b.n	801697a <_calloc_r+0x12>
 8016986:	462a      	mov	r2, r5
 8016988:	4621      	mov	r1, r4
 801698a:	f7fd fdb3 	bl	80144f4 <memset>
 801698e:	e7f4      	b.n	801697a <_calloc_r+0x12>

08016990 <_strtol_l.isra.0>:
 8016990:	2b24      	cmp	r3, #36	@ 0x24
 8016992:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016996:	4686      	mov	lr, r0
 8016998:	4690      	mov	r8, r2
 801699a:	d801      	bhi.n	80169a0 <_strtol_l.isra.0+0x10>
 801699c:	2b01      	cmp	r3, #1
 801699e:	d106      	bne.n	80169ae <_strtol_l.isra.0+0x1e>
 80169a0:	f7fd fe40 	bl	8014624 <__errno>
 80169a4:	2316      	movs	r3, #22
 80169a6:	6003      	str	r3, [r0, #0]
 80169a8:	2000      	movs	r0, #0
 80169aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80169ae:	4834      	ldr	r0, [pc, #208]	@ (8016a80 <_strtol_l.isra.0+0xf0>)
 80169b0:	460d      	mov	r5, r1
 80169b2:	462a      	mov	r2, r5
 80169b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80169b8:	5d06      	ldrb	r6, [r0, r4]
 80169ba:	f016 0608 	ands.w	r6, r6, #8
 80169be:	d1f8      	bne.n	80169b2 <_strtol_l.isra.0+0x22>
 80169c0:	2c2d      	cmp	r4, #45	@ 0x2d
 80169c2:	d110      	bne.n	80169e6 <_strtol_l.isra.0+0x56>
 80169c4:	782c      	ldrb	r4, [r5, #0]
 80169c6:	2601      	movs	r6, #1
 80169c8:	1c95      	adds	r5, r2, #2
 80169ca:	f033 0210 	bics.w	r2, r3, #16
 80169ce:	d115      	bne.n	80169fc <_strtol_l.isra.0+0x6c>
 80169d0:	2c30      	cmp	r4, #48	@ 0x30
 80169d2:	d10d      	bne.n	80169f0 <_strtol_l.isra.0+0x60>
 80169d4:	782a      	ldrb	r2, [r5, #0]
 80169d6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80169da:	2a58      	cmp	r2, #88	@ 0x58
 80169dc:	d108      	bne.n	80169f0 <_strtol_l.isra.0+0x60>
 80169de:	786c      	ldrb	r4, [r5, #1]
 80169e0:	3502      	adds	r5, #2
 80169e2:	2310      	movs	r3, #16
 80169e4:	e00a      	b.n	80169fc <_strtol_l.isra.0+0x6c>
 80169e6:	2c2b      	cmp	r4, #43	@ 0x2b
 80169e8:	bf04      	itt	eq
 80169ea:	782c      	ldrbeq	r4, [r5, #0]
 80169ec:	1c95      	addeq	r5, r2, #2
 80169ee:	e7ec      	b.n	80169ca <_strtol_l.isra.0+0x3a>
 80169f0:	2b00      	cmp	r3, #0
 80169f2:	d1f6      	bne.n	80169e2 <_strtol_l.isra.0+0x52>
 80169f4:	2c30      	cmp	r4, #48	@ 0x30
 80169f6:	bf14      	ite	ne
 80169f8:	230a      	movne	r3, #10
 80169fa:	2308      	moveq	r3, #8
 80169fc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8016a00:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016a04:	2200      	movs	r2, #0
 8016a06:	fbbc f9f3 	udiv	r9, ip, r3
 8016a0a:	4610      	mov	r0, r2
 8016a0c:	fb03 ca19 	mls	sl, r3, r9, ip
 8016a10:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8016a14:	2f09      	cmp	r7, #9
 8016a16:	d80f      	bhi.n	8016a38 <_strtol_l.isra.0+0xa8>
 8016a18:	463c      	mov	r4, r7
 8016a1a:	42a3      	cmp	r3, r4
 8016a1c:	dd1b      	ble.n	8016a56 <_strtol_l.isra.0+0xc6>
 8016a1e:	1c57      	adds	r7, r2, #1
 8016a20:	d007      	beq.n	8016a32 <_strtol_l.isra.0+0xa2>
 8016a22:	4581      	cmp	r9, r0
 8016a24:	d314      	bcc.n	8016a50 <_strtol_l.isra.0+0xc0>
 8016a26:	d101      	bne.n	8016a2c <_strtol_l.isra.0+0x9c>
 8016a28:	45a2      	cmp	sl, r4
 8016a2a:	db11      	blt.n	8016a50 <_strtol_l.isra.0+0xc0>
 8016a2c:	fb00 4003 	mla	r0, r0, r3, r4
 8016a30:	2201      	movs	r2, #1
 8016a32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016a36:	e7eb      	b.n	8016a10 <_strtol_l.isra.0+0x80>
 8016a38:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8016a3c:	2f19      	cmp	r7, #25
 8016a3e:	d801      	bhi.n	8016a44 <_strtol_l.isra.0+0xb4>
 8016a40:	3c37      	subs	r4, #55	@ 0x37
 8016a42:	e7ea      	b.n	8016a1a <_strtol_l.isra.0+0x8a>
 8016a44:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8016a48:	2f19      	cmp	r7, #25
 8016a4a:	d804      	bhi.n	8016a56 <_strtol_l.isra.0+0xc6>
 8016a4c:	3c57      	subs	r4, #87	@ 0x57
 8016a4e:	e7e4      	b.n	8016a1a <_strtol_l.isra.0+0x8a>
 8016a50:	f04f 32ff 	mov.w	r2, #4294967295
 8016a54:	e7ed      	b.n	8016a32 <_strtol_l.isra.0+0xa2>
 8016a56:	1c53      	adds	r3, r2, #1
 8016a58:	d108      	bne.n	8016a6c <_strtol_l.isra.0+0xdc>
 8016a5a:	2322      	movs	r3, #34	@ 0x22
 8016a5c:	f8ce 3000 	str.w	r3, [lr]
 8016a60:	4660      	mov	r0, ip
 8016a62:	f1b8 0f00 	cmp.w	r8, #0
 8016a66:	d0a0      	beq.n	80169aa <_strtol_l.isra.0+0x1a>
 8016a68:	1e69      	subs	r1, r5, #1
 8016a6a:	e006      	b.n	8016a7a <_strtol_l.isra.0+0xea>
 8016a6c:	b106      	cbz	r6, 8016a70 <_strtol_l.isra.0+0xe0>
 8016a6e:	4240      	negs	r0, r0
 8016a70:	f1b8 0f00 	cmp.w	r8, #0
 8016a74:	d099      	beq.n	80169aa <_strtol_l.isra.0+0x1a>
 8016a76:	2a00      	cmp	r2, #0
 8016a78:	d1f6      	bne.n	8016a68 <_strtol_l.isra.0+0xd8>
 8016a7a:	f8c8 1000 	str.w	r1, [r8]
 8016a7e:	e794      	b.n	80169aa <_strtol_l.isra.0+0x1a>
 8016a80:	080173b5 	.word	0x080173b5

08016a84 <_strtol_r>:
 8016a84:	f7ff bf84 	b.w	8016990 <_strtol_l.isra.0>

08016a88 <_strtoul_l.isra.0>:
 8016a88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016a8c:	4e34      	ldr	r6, [pc, #208]	@ (8016b60 <_strtoul_l.isra.0+0xd8>)
 8016a8e:	4686      	mov	lr, r0
 8016a90:	460d      	mov	r5, r1
 8016a92:	4628      	mov	r0, r5
 8016a94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016a98:	5d37      	ldrb	r7, [r6, r4]
 8016a9a:	f017 0708 	ands.w	r7, r7, #8
 8016a9e:	d1f8      	bne.n	8016a92 <_strtoul_l.isra.0+0xa>
 8016aa0:	2c2d      	cmp	r4, #45	@ 0x2d
 8016aa2:	d110      	bne.n	8016ac6 <_strtoul_l.isra.0+0x3e>
 8016aa4:	782c      	ldrb	r4, [r5, #0]
 8016aa6:	2701      	movs	r7, #1
 8016aa8:	1c85      	adds	r5, r0, #2
 8016aaa:	f033 0010 	bics.w	r0, r3, #16
 8016aae:	d115      	bne.n	8016adc <_strtoul_l.isra.0+0x54>
 8016ab0:	2c30      	cmp	r4, #48	@ 0x30
 8016ab2:	d10d      	bne.n	8016ad0 <_strtoul_l.isra.0+0x48>
 8016ab4:	7828      	ldrb	r0, [r5, #0]
 8016ab6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8016aba:	2858      	cmp	r0, #88	@ 0x58
 8016abc:	d108      	bne.n	8016ad0 <_strtoul_l.isra.0+0x48>
 8016abe:	786c      	ldrb	r4, [r5, #1]
 8016ac0:	3502      	adds	r5, #2
 8016ac2:	2310      	movs	r3, #16
 8016ac4:	e00a      	b.n	8016adc <_strtoul_l.isra.0+0x54>
 8016ac6:	2c2b      	cmp	r4, #43	@ 0x2b
 8016ac8:	bf04      	itt	eq
 8016aca:	782c      	ldrbeq	r4, [r5, #0]
 8016acc:	1c85      	addeq	r5, r0, #2
 8016ace:	e7ec      	b.n	8016aaa <_strtoul_l.isra.0+0x22>
 8016ad0:	2b00      	cmp	r3, #0
 8016ad2:	d1f6      	bne.n	8016ac2 <_strtoul_l.isra.0+0x3a>
 8016ad4:	2c30      	cmp	r4, #48	@ 0x30
 8016ad6:	bf14      	ite	ne
 8016ad8:	230a      	movne	r3, #10
 8016ada:	2308      	moveq	r3, #8
 8016adc:	f04f 38ff 	mov.w	r8, #4294967295
 8016ae0:	2600      	movs	r6, #0
 8016ae2:	fbb8 f8f3 	udiv	r8, r8, r3
 8016ae6:	fb03 f908 	mul.w	r9, r3, r8
 8016aea:	ea6f 0909 	mvn.w	r9, r9
 8016aee:	4630      	mov	r0, r6
 8016af0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8016af4:	f1bc 0f09 	cmp.w	ip, #9
 8016af8:	d810      	bhi.n	8016b1c <_strtoul_l.isra.0+0x94>
 8016afa:	4664      	mov	r4, ip
 8016afc:	42a3      	cmp	r3, r4
 8016afe:	dd1e      	ble.n	8016b3e <_strtoul_l.isra.0+0xb6>
 8016b00:	f1b6 3fff 	cmp.w	r6, #4294967295
 8016b04:	d007      	beq.n	8016b16 <_strtoul_l.isra.0+0x8e>
 8016b06:	4580      	cmp	r8, r0
 8016b08:	d316      	bcc.n	8016b38 <_strtoul_l.isra.0+0xb0>
 8016b0a:	d101      	bne.n	8016b10 <_strtoul_l.isra.0+0x88>
 8016b0c:	45a1      	cmp	r9, r4
 8016b0e:	db13      	blt.n	8016b38 <_strtoul_l.isra.0+0xb0>
 8016b10:	fb00 4003 	mla	r0, r0, r3, r4
 8016b14:	2601      	movs	r6, #1
 8016b16:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016b1a:	e7e9      	b.n	8016af0 <_strtoul_l.isra.0+0x68>
 8016b1c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8016b20:	f1bc 0f19 	cmp.w	ip, #25
 8016b24:	d801      	bhi.n	8016b2a <_strtoul_l.isra.0+0xa2>
 8016b26:	3c37      	subs	r4, #55	@ 0x37
 8016b28:	e7e8      	b.n	8016afc <_strtoul_l.isra.0+0x74>
 8016b2a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8016b2e:	f1bc 0f19 	cmp.w	ip, #25
 8016b32:	d804      	bhi.n	8016b3e <_strtoul_l.isra.0+0xb6>
 8016b34:	3c57      	subs	r4, #87	@ 0x57
 8016b36:	e7e1      	b.n	8016afc <_strtoul_l.isra.0+0x74>
 8016b38:	f04f 36ff 	mov.w	r6, #4294967295
 8016b3c:	e7eb      	b.n	8016b16 <_strtoul_l.isra.0+0x8e>
 8016b3e:	1c73      	adds	r3, r6, #1
 8016b40:	d106      	bne.n	8016b50 <_strtoul_l.isra.0+0xc8>
 8016b42:	2322      	movs	r3, #34	@ 0x22
 8016b44:	f8ce 3000 	str.w	r3, [lr]
 8016b48:	4630      	mov	r0, r6
 8016b4a:	b932      	cbnz	r2, 8016b5a <_strtoul_l.isra.0+0xd2>
 8016b4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016b50:	b107      	cbz	r7, 8016b54 <_strtoul_l.isra.0+0xcc>
 8016b52:	4240      	negs	r0, r0
 8016b54:	2a00      	cmp	r2, #0
 8016b56:	d0f9      	beq.n	8016b4c <_strtoul_l.isra.0+0xc4>
 8016b58:	b106      	cbz	r6, 8016b5c <_strtoul_l.isra.0+0xd4>
 8016b5a:	1e69      	subs	r1, r5, #1
 8016b5c:	6011      	str	r1, [r2, #0]
 8016b5e:	e7f5      	b.n	8016b4c <_strtoul_l.isra.0+0xc4>
 8016b60:	080173b5 	.word	0x080173b5

08016b64 <_strtoul_r>:
 8016b64:	f7ff bf90 	b.w	8016a88 <_strtoul_l.isra.0>

08016b68 <fiprintf>:
 8016b68:	b40e      	push	{r1, r2, r3}
 8016b6a:	b503      	push	{r0, r1, lr}
 8016b6c:	4601      	mov	r1, r0
 8016b6e:	ab03      	add	r3, sp, #12
 8016b70:	4805      	ldr	r0, [pc, #20]	@ (8016b88 <fiprintf+0x20>)
 8016b72:	f853 2b04 	ldr.w	r2, [r3], #4
 8016b76:	6800      	ldr	r0, [r0, #0]
 8016b78:	9301      	str	r3, [sp, #4]
 8016b7a:	f7ff fab3 	bl	80160e4 <_vfiprintf_r>
 8016b7e:	b002      	add	sp, #8
 8016b80:	f85d eb04 	ldr.w	lr, [sp], #4
 8016b84:	b003      	add	sp, #12
 8016b86:	4770      	bx	lr
 8016b88:	240001c8 	.word	0x240001c8

08016b8c <abort>:
 8016b8c:	b508      	push	{r3, lr}
 8016b8e:	2006      	movs	r0, #6
 8016b90:	f000 f82c 	bl	8016bec <raise>
 8016b94:	2001      	movs	r0, #1
 8016b96:	f7ee fe4d 	bl	8005834 <_exit>

08016b9a <_raise_r>:
 8016b9a:	291f      	cmp	r1, #31
 8016b9c:	b538      	push	{r3, r4, r5, lr}
 8016b9e:	4605      	mov	r5, r0
 8016ba0:	460c      	mov	r4, r1
 8016ba2:	d904      	bls.n	8016bae <_raise_r+0x14>
 8016ba4:	2316      	movs	r3, #22
 8016ba6:	6003      	str	r3, [r0, #0]
 8016ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8016bac:	bd38      	pop	{r3, r4, r5, pc}
 8016bae:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016bb0:	b112      	cbz	r2, 8016bb8 <_raise_r+0x1e>
 8016bb2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016bb6:	b94b      	cbnz	r3, 8016bcc <_raise_r+0x32>
 8016bb8:	4628      	mov	r0, r5
 8016bba:	f000 f831 	bl	8016c20 <_getpid_r>
 8016bbe:	4622      	mov	r2, r4
 8016bc0:	4601      	mov	r1, r0
 8016bc2:	4628      	mov	r0, r5
 8016bc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016bc8:	f000 b818 	b.w	8016bfc <_kill_r>
 8016bcc:	2b01      	cmp	r3, #1
 8016bce:	d00a      	beq.n	8016be6 <_raise_r+0x4c>
 8016bd0:	1c59      	adds	r1, r3, #1
 8016bd2:	d103      	bne.n	8016bdc <_raise_r+0x42>
 8016bd4:	2316      	movs	r3, #22
 8016bd6:	6003      	str	r3, [r0, #0]
 8016bd8:	2001      	movs	r0, #1
 8016bda:	e7e7      	b.n	8016bac <_raise_r+0x12>
 8016bdc:	2100      	movs	r1, #0
 8016bde:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016be2:	4620      	mov	r0, r4
 8016be4:	4798      	blx	r3
 8016be6:	2000      	movs	r0, #0
 8016be8:	e7e0      	b.n	8016bac <_raise_r+0x12>
	...

08016bec <raise>:
 8016bec:	4b02      	ldr	r3, [pc, #8]	@ (8016bf8 <raise+0xc>)
 8016bee:	4601      	mov	r1, r0
 8016bf0:	6818      	ldr	r0, [r3, #0]
 8016bf2:	f7ff bfd2 	b.w	8016b9a <_raise_r>
 8016bf6:	bf00      	nop
 8016bf8:	240001c8 	.word	0x240001c8

08016bfc <_kill_r>:
 8016bfc:	b538      	push	{r3, r4, r5, lr}
 8016bfe:	4d07      	ldr	r5, [pc, #28]	@ (8016c1c <_kill_r+0x20>)
 8016c00:	2300      	movs	r3, #0
 8016c02:	4604      	mov	r4, r0
 8016c04:	4608      	mov	r0, r1
 8016c06:	4611      	mov	r1, r2
 8016c08:	602b      	str	r3, [r5, #0]
 8016c0a:	f7ee fe03 	bl	8005814 <_kill>
 8016c0e:	1c43      	adds	r3, r0, #1
 8016c10:	d102      	bne.n	8016c18 <_kill_r+0x1c>
 8016c12:	682b      	ldr	r3, [r5, #0]
 8016c14:	b103      	cbz	r3, 8016c18 <_kill_r+0x1c>
 8016c16:	6023      	str	r3, [r4, #0]
 8016c18:	bd38      	pop	{r3, r4, r5, pc}
 8016c1a:	bf00      	nop
 8016c1c:	24006784 	.word	0x24006784

08016c20 <_getpid_r>:
 8016c20:	f7ee bdf0 	b.w	8005804 <_getpid>

08016c24 <_init>:
 8016c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c26:	bf00      	nop
 8016c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016c2a:	bc08      	pop	{r3}
 8016c2c:	469e      	mov	lr, r3
 8016c2e:	4770      	bx	lr

08016c30 <_fini>:
 8016c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c32:	bf00      	nop
 8016c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016c36:	bc08      	pop	{r3}
 8016c38:	469e      	mov	lr, r3
 8016c3a:	4770      	bx	lr
