# RV_CORE
My own implementation of a RISC-V core
