

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Fri Jul 09 22:56:58 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,split=1,delta=2
     7                           	psect	text1,local,class=CODE,merge=1,delta=2
     8                           	psect	text2,local,class=CODE,merge=1,delta=2
     9                           	psect	intentry,global,class=CODE,delta=2
    10                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    11                           	dabs	1,0x7E,2
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC16F887 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     	;# 
    48  0001                     	;# 
    49  0002                     	;# 
    50  0003                     	;# 
    51  0004                     	;# 
    52  0005                     	;# 
    53  0006                     	;# 
    54  0007                     	;# 
    55  0008                     	;# 
    56  0009                     	;# 
    57  000A                     	;# 
    58  000B                     	;# 
    59  000C                     	;# 
    60  000D                     	;# 
    61  000E                     	;# 
    62  000E                     	;# 
    63  000F                     	;# 
    64  0010                     	;# 
    65  0011                     	;# 
    66  0012                     	;# 
    67  0013                     	;# 
    68  0014                     	;# 
    69  0015                     	;# 
    70  0015                     	;# 
    71  0016                     	;# 
    72  0017                     	;# 
    73  0018                     	;# 
    74  0019                     	;# 
    75  001A                     	;# 
    76  001B                     	;# 
    77  001B                     	;# 
    78  001C                     	;# 
    79  001D                     	;# 
    80  001E                     	;# 
    81  001F                     	;# 
    82  0081                     	;# 
    83  0085                     	;# 
    84  0086                     	;# 
    85  0087                     	;# 
    86  0088                     	;# 
    87  0089                     	;# 
    88  008C                     	;# 
    89  008D                     	;# 
    90  008E                     	;# 
    91  008F                     	;# 
    92  0090                     	;# 
    93  0091                     	;# 
    94  0092                     	;# 
    95  0093                     	;# 
    96  0093                     	;# 
    97  0093                     	;# 
    98  0094                     	;# 
    99  0095                     	;# 
   100  0096                     	;# 
   101  0097                     	;# 
   102  0098                     	;# 
   103  0099                     	;# 
   104  009A                     	;# 
   105  009B                     	;# 
   106  009C                     	;# 
   107  009D                     	;# 
   108  009E                     	;# 
   109  009F                     	;# 
   110  0105                     	;# 
   111  0107                     	;# 
   112  0108                     	;# 
   113  0109                     	;# 
   114  010C                     	;# 
   115  010C                     	;# 
   116  010D                     	;# 
   117  010E                     	;# 
   118  010F                     	;# 
   119  0185                     	;# 
   120  0187                     	;# 
   121  0188                     	;# 
   122  0189                     	;# 
   123  018C                     	;# 
   124  018D                     	;# 
   125  0000                     	;# 
   126  0001                     	;# 
   127  0002                     	;# 
   128  0003                     	;# 
   129  0004                     	;# 
   130  0005                     	;# 
   131  0006                     	;# 
   132  0007                     	;# 
   133  0008                     	;# 
   134  0009                     	;# 
   135  000A                     	;# 
   136  000B                     	;# 
   137  000C                     	;# 
   138  000D                     	;# 
   139  000E                     	;# 
   140  000E                     	;# 
   141  000F                     	;# 
   142  0010                     	;# 
   143  0011                     	;# 
   144  0012                     	;# 
   145  0013                     	;# 
   146  0014                     	;# 
   147  0015                     	;# 
   148  0015                     	;# 
   149  0016                     	;# 
   150  0017                     	;# 
   151  0018                     	;# 
   152  0019                     	;# 
   153  001A                     	;# 
   154  001B                     	;# 
   155  001B                     	;# 
   156  001C                     	;# 
   157  001D                     	;# 
   158  001E                     	;# 
   159  001F                     	;# 
   160  0081                     	;# 
   161  0085                     	;# 
   162  0086                     	;# 
   163  0087                     	;# 
   164  0088                     	;# 
   165  0089                     	;# 
   166  008C                     	;# 
   167  008D                     	;# 
   168  008E                     	;# 
   169  008F                     	;# 
   170  0090                     	;# 
   171  0091                     	;# 
   172  0092                     	;# 
   173  0093                     	;# 
   174  0093                     	;# 
   175  0093                     	;# 
   176  0094                     	;# 
   177  0095                     	;# 
   178  0096                     	;# 
   179  0097                     	;# 
   180  0098                     	;# 
   181  0099                     	;# 
   182  009A                     	;# 
   183  009B                     	;# 
   184  009C                     	;# 
   185  009D                     	;# 
   186  009E                     	;# 
   187  009F                     	;# 
   188  0105                     	;# 
   189  0107                     	;# 
   190  0108                     	;# 
   191  0109                     	;# 
   192  010C                     	;# 
   193  010C                     	;# 
   194  010D                     	;# 
   195  010E                     	;# 
   196  010F                     	;# 
   197  0185                     	;# 
   198  0187                     	;# 
   199  0188                     	;# 
   200  0189                     	;# 
   201  018C                     	;# 
   202  018D                     	;# 
   203  000C                     _PIR1bits	set	12
   204  000B                     _INTCONbits	set	11
   205  0005                     _PORTA	set	5
   206  008C                     _PIE1bits	set	140
   207  0095                     _WPUBbits	set	149
   208  0081                     _OPTION_REGbits	set	129
   209  008F                     _OSCCONbits	set	143
   210  0085                     _TRISA	set	133
   211  0189                     _ANSELH	set	393
   212  0188                     _ANSEL	set	392
   213                           
   214                           	psect	cinit
   215  000F                     start_initialization:	
   216                           ; #config settings
   217                           
   218  000F                     __initialization:
   219  000F                     end_of_initialization:	
   220                           ;End of C runtime variable initialization code
   221                           
   222  000F                     __end_of__initialization:
   223  000F  0183               	clrf	3
   224  0010  120A  118A  2813   	ljmp	_main	;jump to C main() function
   225                           
   226                           	psect	cstackCOMMON
   227  0070                     __pcstackCOMMON:
   228  0070                     ?_setup:
   229  0070                     ?_isr:	
   230                           ; 1 bytes @ 0x0
   231                           
   232  0070                     ??_isr:	
   233                           ; 1 bytes @ 0x0
   234                           
   235  0070                     ?_main:	
   236                           ; 1 bytes @ 0x0
   237                           
   238                           
   239                           ; 1 bytes @ 0x0
   240  0070                     	ds	2
   241  0072                     ??_setup:
   242  0072                     ??_main:	
   243                           ; 1 bytes @ 0x2
   244                           
   245                           
   246                           ; 1 bytes @ 0x2
   247  0072                     	ds	3
   248                           
   249                           	psect	maintext
   250  0013                     __pmaintext:	
   251 ;;
   252 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   253 ;;
   254 ;; *************** function _main *****************
   255 ;; Defined at:
   256 ;;		line 64 in file "wenas_prueba_lab0.c"
   257 ;; Parameters:    Size  Location     Type
   258 ;;		None
   259 ;; Auto vars:     Size  Location     Type
   260 ;;		None
   261 ;; Return value:  Size  Location     Type
   262 ;;                  1    wreg      void 
   263 ;; Registers used:
   264 ;;		wreg, status,2, status,0, pclath, cstack
   265 ;; Tracked objects:
   266 ;;		On entry : B00/0
   267 ;;		On exit  : 0/0
   268 ;;		Unchanged: 0/0
   269 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   270 ;;      Params:         0       0       0       0       0
   271 ;;      Locals:         0       0       0       0       0
   272 ;;      Temps:          3       0       0       0       0
   273 ;;      Totals:         3       0       0       0       0
   274 ;;Total ram usage:        3 bytes
   275 ;; Hardware stack levels required when called:    2
   276 ;; This function calls:
   277 ;;		_setup
   278 ;; This function is called by:
   279 ;;		Startup code after reset
   280 ;; This function uses a non-reentrant model
   281 ;;
   282                           
   283                           
   284                           ;psect for function _main
   285  0013                     _main:
   286  0013                     l662:	
   287                           ;incstack = 0
   288                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   289                           
   290                           
   291                           ;wenas_prueba_lab0.c: 66:     setup();
   292  0013  120A  118A  203D  120A  118A  	fcall	_setup
   293  0018                     l664:
   294                           
   295                           ;wenas_prueba_lab0.c: 68:     {;wenas_prueba_lab0.c: 69:         PORTA=0xff;
   296  0018  30FF               	movlw	255
   297  0019  1283               	bcf	3,5	;RP0=0, select bank0
   298  001A  1303               	bcf	3,6	;RP1=0, select bank0
   299  001B  0085               	movwf	5	;volatile
   300  001C                     l666:
   301                           
   302                           ;wenas_prueba_lab0.c: 70:         _delay((unsigned long)((500)*(4000000/4000.0)));
   303  001C  3003               	movlw	3
   304  001D  00F4               	movwf	??_main+2
   305  001E  308A               	movlw	138
   306  001F  00F3               	movwf	??_main+1
   307  0020  3055               	movlw	85
   308  0021  00F2               	movwf	??_main
   309  0022                     u17:
   310  0022  0BF2               	decfsz	??_main,f
   311  0023  2822               	goto	u17
   312  0024  0BF3               	decfsz	??_main+1,f
   313  0025  2822               	goto	u17
   314  0026  0BF4               	decfsz	??_main+2,f
   315  0027  2822               	goto	u17
   316  0028  2829               	nop2
   317  0029                     l668:
   318                           
   319                           ;wenas_prueba_lab0.c: 71:         PORTA=0x00;
   320  0029  1283               	bcf	3,5	;RP0=0, select bank0
   321  002A  1303               	bcf	3,6	;RP1=0, select bank0
   322  002B  0185               	clrf	5	;volatile
   323  002C                     l670:
   324                           
   325                           ;wenas_prueba_lab0.c: 72:         _delay((unsigned long)((500)*(4000000/4000.0)));
   326  002C  3003               	movlw	3
   327  002D  00F4               	movwf	??_main+2
   328  002E  308A               	movlw	138
   329  002F  00F3               	movwf	??_main+1
   330  0030  3055               	movlw	85
   331  0031  00F2               	movwf	??_main
   332  0032                     u27:
   333  0032  0BF2               	decfsz	??_main,f
   334  0033  2832               	goto	u27
   335  0034  0BF3               	decfsz	??_main+1,f
   336  0035  2832               	goto	u27
   337  0036  0BF4               	decfsz	??_main+2,f
   338  0037  2832               	goto	u27
   339  0038  2839               	nop2
   340  0039  2818               	goto	l664
   341  003A  120A  118A  280C   	ljmp	start
   342  003D                     __end_of_main:
   343                           
   344                           	psect	text1
   345  003D                     __ptext1:	
   346 ;; *************** function _setup *****************
   347 ;; Defined at:
   348 ;;		line 78 in file "wenas_prueba_lab0.c"
   349 ;; Parameters:    Size  Location     Type
   350 ;;		None
   351 ;; Auto vars:     Size  Location     Type
   352 ;;		None
   353 ;; Return value:  Size  Location     Type
   354 ;;                  1    wreg      void 
   355 ;; Registers used:
   356 ;;		wreg, status,2, status,0
   357 ;; Tracked objects:
   358 ;;		On entry : 0/0
   359 ;;		On exit  : 0/0
   360 ;;		Unchanged: 0/0
   361 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   362 ;;      Params:         0       0       0       0       0
   363 ;;      Locals:         0       0       0       0       0
   364 ;;      Temps:          0       0       0       0       0
   365 ;;      Totals:         0       0       0       0       0
   366 ;;Total ram usage:        0 bytes
   367 ;; Hardware stack levels used:    1
   368 ;; Hardware stack levels required when called:    1
   369 ;; This function calls:
   370 ;;		Nothing
   371 ;; This function is called by:
   372 ;;		_main
   373 ;; This function uses a non-reentrant model
   374 ;;
   375                           
   376                           
   377                           ;psect for function _setup
   378  003D                     _setup:
   379  003D                     l632:	
   380                           ;incstack = 0
   381                           ; Regs used in _setup: [wreg+status,2+status,0]
   382                           
   383                           
   384                           ;wenas_prueba_lab0.c: 81:     ANSEL=0;
   385  003D  1683               	bsf	3,5	;RP0=1, select bank3
   386  003E  1703               	bsf	3,6	;RP1=1, select bank3
   387  003F  0188               	clrf	8	;volatile
   388                           
   389                           ;wenas_prueba_lab0.c: 82:     ANSELH=0;
   390  0040  0189               	clrf	9	;volatile
   391                           
   392                           ;wenas_prueba_lab0.c: 85:     TRISA=0;
   393  0041  1683               	bsf	3,5	;RP0=1, select bank1
   394  0042  1303               	bcf	3,6	;RP1=0, select bank1
   395  0043  0185               	clrf	5	;volatile
   396                           
   397                           ;wenas_prueba_lab0.c: 87:     PORTA=0;
   398  0044  1283               	bcf	3,5	;RP0=0, select bank0
   399  0045  1303               	bcf	3,6	;RP1=0, select bank0
   400  0046  0185               	clrf	5	;volatile
   401  0047                     l634:
   402                           
   403                           ;wenas_prueba_lab0.c: 90:     OSCCONbits.IRCF = 0b110;
   404  0047  1683               	bsf	3,5	;RP0=1, select bank1
   405  0048  1303               	bcf	3,6	;RP1=0, select bank1
   406  0049  080F               	movf	15,w	;volatile
   407  004A  398F               	andlw	-113
   408  004B  3860               	iorlw	96
   409  004C  008F               	movwf	15	;volatile
   410  004D                     l636:
   411                           
   412                           ;wenas_prueba_lab0.c: 91:     OSCCONbits.SCS = 1;
   413  004D  140F               	bsf	15,0	;volatile
   414  004E                     l638:
   415                           
   416                           ;wenas_prueba_lab0.c: 94:     OPTION_REGbits.nRBPU = 0;
   417  004E  1381               	bcf	1,7	;volatile
   418  004F                     l640:
   419                           
   420                           ;wenas_prueba_lab0.c: 95:     WPUBbits.WPUB0 = 1;
   421  004F  1415               	bsf	21,0	;volatile
   422  0050                     l642:
   423                           
   424                           ;wenas_prueba_lab0.c: 96:     WPUBbits.WPUB1 = 1;
   425  0050  1495               	bsf	21,1	;volatile
   426  0051                     l644:
   427                           
   428                           ;wenas_prueba_lab0.c: 97:     WPUBbits.WPUB2 = 1;
   429  0051  1515               	bsf	21,2	;volatile
   430  0052                     l646:
   431                           
   432                           ;wenas_prueba_lab0.c: 100:     INTCONbits.GIE=1;
   433  0052  178B               	bsf	11,7	;volatile
   434  0053                     l648:
   435                           
   436                           ;wenas_prueba_lab0.c: 101:     INTCONbits.T0IE=1;
   437  0053  168B               	bsf	11,5	;volatile
   438  0054                     l650:
   439                           
   440                           ;wenas_prueba_lab0.c: 102:     INTCONbits.TMR0IF=0;
   441  0054  110B               	bcf	11,2	;volatile
   442  0055                     l652:
   443                           
   444                           ;wenas_prueba_lab0.c: 103:     INTCONbits.TMR0IE=1;
   445  0055  168B               	bsf	11,5	;volatile
   446  0056                     l654:
   447                           
   448                           ;wenas_prueba_lab0.c: 104:     INTCONbits.RBIF=0;
   449  0056  100B               	bcf	11,0	;volatile
   450  0057                     l656:
   451                           
   452                           ;wenas_prueba_lab0.c: 105:     PIE1bits.TMR1IE=1;
   453  0057  140C               	bsf	12,0	;volatile
   454  0058                     l658:
   455                           
   456                           ;wenas_prueba_lab0.c: 106:     PIR1bits.TMR1IF=0;
   457  0058  1283               	bcf	3,5	;RP0=0, select bank0
   458  0059  1303               	bcf	3,6	;RP1=0, select bank0
   459  005A  100C               	bcf	12,0	;volatile
   460  005B                     l40:
   461  005B  0008               	return
   462  005C                     __end_of_setup:
   463                           
   464                           	psect	text2
   465  005C                     __ptext2:	
   466 ;; *************** function _isr *****************
   467 ;; Defined at:
   468 ;;		line 56 in file "wenas_prueba_lab0.c"
   469 ;; Parameters:    Size  Location     Type
   470 ;;		None
   471 ;; Auto vars:     Size  Location     Type
   472 ;;		None
   473 ;; Return value:  Size  Location     Type
   474 ;;                  1    wreg      void 
   475 ;; Registers used:
   476 ;;		None
   477 ;; Tracked objects:
   478 ;;		On entry : 0/0
   479 ;;		On exit  : 0/0
   480 ;;		Unchanged: 0/0
   481 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   482 ;;      Params:         0       0       0       0       0
   483 ;;      Locals:         0       0       0       0       0
   484 ;;      Temps:          2       0       0       0       0
   485 ;;      Totals:         2       0       0       0       0
   486 ;;Total ram usage:        2 bytes
   487 ;; Hardware stack levels used:    1
   488 ;; This function calls:
   489 ;;		Nothing
   490 ;; This function is called by:
   491 ;;		Interrupt level 1
   492 ;; This function uses a non-reentrant model
   493 ;;
   494                           
   495                           
   496                           ;psect for function _isr
   497  005C                     _isr:
   498  005C                     i1l29:
   499  005C  0871               	movf	??_isr+1,w
   500  005D  008A               	movwf	10
   501  005E  0E70               	swapf	??_isr,w
   502  005F  0083               	movwf	3
   503  0060  0EFE               	swapf	btemp,f
   504  0061  0E7E               	swapf	btemp,w
   505  0062  0009               	retfie
   506  0063                     __end_of_isr:
   507  007E                     btemp	set	126	;btemp
   508  007E                     wtemp0	set	126
   509                           
   510                           	psect	intentry
   511  0004                     __pintentry:	
   512                           ;incstack = 0
   513                           ; Regs used in _isr: []
   514                           
   515  0004                     interrupt_function:
   516  007E                     saved_w	set	btemp
   517  0004  00FE               	movwf	btemp
   518  0005  0E03               	swapf	3,w
   519  0006  00F0               	movwf	??_isr
   520  0007  080A               	movf	10,w
   521  0008  00F1               	movwf	??_isr+1
   522  0009  120A  118A  285C   	ljmp	_isr
   523                           
   524                           	psect	config
   525                           
   526                           ;Config register CONFIG1 @ 0x2007
   527                           ;	Oscillator Selection bits
   528                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
   529                           ;	Watchdog Timer Enable bit
   530                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   531                           ;	Power-up Timer Enable bit
   532                           ;	PWRTE = OFF, PWRT disabled
   533                           ;	RE3/MCLR pin function select bit
   534                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
   535                           ;	Code Protection bit
   536                           ;	CP = OFF, Program memory code protection is disabled
   537                           ;	Data Code Protection bit
   538                           ;	CPD = OFF, Data memory code protection is disabled
   539                           ;	Brown Out Reset Selection bits
   540                           ;	BOREN = OFF, BOR disabled
   541                           ;	Internal External Switchover bit
   542                           ;	IESO = OFF, Internal/External Switchover mode is disabled
   543                           ;	Fail-Safe Clock Monitor Enabled bit
   544                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
   545                           ;	Low Voltage Programming Enable bit
   546                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   547                           ;	In-Circuit Debugger Mode bit
   548                           ;	DEBUG = 0x1, unprogrammed default
   549  2007                     	org	8199
   550  2007  20D4               	dw	8404
   551                           
   552                           ;Config register CONFIG2 @ 0x2008
   553                           ;	Brown-out Reset Selection bit
   554                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
   555                           ;	Flash Program Memory Self Write Enable bits
   556                           ;	WRT = OFF, Write protection off
   557  2008                     	org	8200
   558  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      5       5
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _isr in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0       0
                                              2 COMMON     3     3      0
                              _setup
 ---------------------------------------------------------------------------------
 (1) _setup                                                0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _isr                                                  2     2      0       0
                                              0 COMMON     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _setup

 _isr (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      5       5       1       35.7%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50      0       0       5        0.0%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0       0      12        0.0%


Microchip Technology PIC Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Fri Jul 09 22:56:58 2021

                     l40 005B                       u17 0022                       u27 0032  
                    l640 004F                      l632 003D                      l650 0054  
                    l642 0050                      l634 0047                      l652 0055  
                    l644 0051                      l636 004D                      l654 0056  
                    l646 0052                      l638 004E                      l670 002C  
                    l662 0013                      l656 0057                      l648 0053  
                    l664 0018                      l658 0058                      l666 001C  
                    l668 0029                      _isr 005C                     ?_isr 0070  
                   i1l29 005C                     _main 0013                     btemp 007E  
                   start 000C                    ??_isr 0070                    ?_main 0070  
                  _ANSEL 0188                    _PORTA 0005                    _TRISA 0085  
                  _setup 003D                    pclath 000A                    status 0003  
                  wtemp0 007E          __initialization 000F             __end_of_main 003D  
                 ??_main 0072                   ?_setup 0070                   _ANSELH 0189  
                 saved_w 007E  __end_of__initialization 000F           __pcstackCOMMON 0070  
          __end_of_setup 005C           _OPTION_REGbits 0081                  ??_setup 0072  
             __pmaintext 0013               __pintentry 0004                  __ptext1 003D  
                __ptext2 005C             __size_of_isr 0007     end_of_initialization 000F  
    start_initialization 000F              __end_of_isr 0063                ___latbits 0002  
         __size_of_setup 001F        interrupt_function 0004                 _PIE1bits 008C  
               _PIR1bits 000C                 _WPUBbits 0095            __size_of_main 002A  
             _INTCONbits 000B                 intlevel1 0000               _OSCCONbits 008F  
