# Forth CPU

Let's write a (simple?) Forth CPU, which uses a few stacks to keep track of
things instead of explicit registers.

## Documentation

- [Software](software.md)
- [Plan](plan.md)

## Verilog Modules

- [FIFO](src/fifo/readme.md)
