library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity registrador is
port(
		d : in std_logic_vector (15 downto 0);
		q : out std_logic_vector (15 downto 0);
		clr,clk,ld : in std_logic
		
);
end registrador;

architecture arch of registrador is
begin
	process (clk, clr, ld)
	begin
	if(clr = '1') then q<= x"0000";

	elsif(rising_edge(clk) and ld = '1') then q <= d; 
	
	end if;
	end process;
end arch;
