<?xml version="1.0" encoding="UTF-8"?>
<device schemaVersion="1.0" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_0.xsd" >
  <name>TOP</name>
  <version>1.0</version>
  <description><![CDATA[]]></description>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <size>32</size>
  <access>read-write</access>
  <resetMask>0xFFFFFFFF</resetMask>
  <peripherals>
<peripheral>
<name>GPT3</name>
<description><![CDATA[]]></description>
<baseAddress>0x40013000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>CFG</name>
    <description><![CDATA[GPTM Configuration]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>CFG</name>
    <description><![CDATA[GPTM Configuration -  The GPTMCFG values are defined as follows:  Value Description 0x0 32-bit timer configuration.  0x1 32-bit real-time clock 0x2 Reserved 0x3 Reserved 0x4 16-bit timer configuration.  The function is controlled by bits 1:0 of GPTMTAMR and GPTMTBMR.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAMR</name>
    <description><![CDATA[GPTM Timer A Mode (GPTMTAMR), Offset 0x004]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>TCACT</name>
    <description><![CDATA[Timer Compare Action Select 0: Disable compare operations 1: Toggle State on Time-Out 2: Clear CCP on Time-Out 3: Set CCP on Time-Out 4: Set CCP immediately and toggle on Time-Out 5: Clear CCP immediately and toggle on Time-Out 6: Set CCP immediately and clear on Time-Out 7: Clear CCP immediately and set on Time-Out]]></description>
    <bitRange>[15:13]</bitRange>
  </field>
  <field>
    <name>TACINTD</name>
    <description><![CDATA[One-Shot/Periodic Interrupt Mode 0: Normal Time-Out Interrupt 1: Mask Time-Out Interrupt]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TAPLO</name>
    <description><![CDATA[Legacy PWM operation 0: Legacy operation 1: CCP is set to 1 on time-out]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>TAMRSU</name>
    <description><![CDATA[Timer A Match Register Update mode 0: Update the GPTMAMATCHR and the GPTMAPR, if used on the next cycle.  1: Update the GPTMAMATCHR and the GPTMAPR, if used on the next time-out.  If the timer is disabled (TAEN is clear) when this bit is set, GPTMTAMATCHR and GPTMTAPR are updated when the timer is enabled. If the timer is stalled (TASTALL is set), GPTMTAMATCHR and GPTMTAPR are updated according to the configuration of this bit.]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>TAPWMIE</name>
    <description><![CDATA[GPTM Timer A PWM Interrupt Enable This bit enables interrupts in PWM mode on rising, falling, or both edges of the CCP output 0: Interrupt is disabled.  1: Interrupt is enabled.  This bit is only valid in PWM mode.]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TAILD</name>
    <description><![CDATA[GPTM Timer A PWM Interval Load Write 0: Update the GPTMTAR register with the value in the GPTMTAILR register on the next clock cycle. If the pre-scaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next clock cycle.  1: Update the GPTMTAR register with the value in the GPTMTAILR register on the next timeout. If the prescaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next timeout.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>TASNAPS</name>
    <description><![CDATA[GPTM Timer A Snap-Shot Mode 0: Snap-shot mode is disabled.  1: If Timer A is configured in the periodic mode, the actual free-running value of Timer A is loaded at the time-out event into the GPTM Timer A (GPTMTAR) register.]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TAWOT</name>
    <description><![CDATA[GPTM Timer A Wait-On-Trigger 0: Timer A begins counting as soon as it is enabled.  1: If Timer A is enabled (TAEN is set in the GPTMCTL register), Timer A does not begin counting until it receives a trigger from the timer in the previous position in the daisy chain. This bit must be clear for GP Timer Module 0, Timer A]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TAMIE</name>
    <description><![CDATA[GPTM Timer A Match Interrupt Enable -0: The match interrupt is disabled.  -1: An interrupt is generated when the match value in the GPTMTAMATCHR register is reached in the one-shot and periodic modes.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TACDIR</name>
    <description><![CDATA[GPTM Timer A Count Direction -0: The timer counts down.  -1: The timer counts up. When counting up, the timer starts from a value of 0x0.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TAAMS</name>
    <description><![CDATA[GPTM Timer A Alternate Mode -0: Capture/Compare mode is enabled.  -1: PWM mode is enabled.  -Note: To enable PWM mode, you must also clear the TACM bit and configure the TAMR field to 0x2.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TACM</name>
    <description><![CDATA[GPTM Timer A Capture Mode -0: Edge-Count mode -1: Edge-Time mode]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TAMR</name>
    <description><![CDATA[GPTM Timer A Mode-0x0 Reserved -0x1 One-Shot Timer mode -0x2 Periodic Timer mode -0x3 Capture mode -The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBMR</name>
    <description><![CDATA[GPTM Timer B Mode (GPTMTBMR)]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>TCACT</name>
    <description><![CDATA[Timer Compare Action Select0: Disable compare operations 1: Toggle State on Time-Out 2: Clear CCP on Time-Out 3: Set CCP on Time-Out 4: Set CCP immediately and toggle on Time-Out 5: Clear CCP immediately and toggle on Time-Out 6: Set CCP immediately and clear on Time-Out 7: Clear CCP immediately and set on Time-Out ]]></description>
    <bitRange>[15:13]</bitRange>
  </field>
  <field>
    <name>TBCINTD</name>
    <description><![CDATA[One-Shot/Periodic Interrupt Mode0: Normal Time-Out Interrupt 1: Mask Time-Out Interrupt ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBPLO</name>
    <description><![CDATA[Legacy PWM operation0: Legacy operation 1: CCP is set to 1 on time-out ]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>TBMRSU</name>
    <description><![CDATA[Timer B Match RegisterUpdate mode 0: Update the GPTMBMATCHR and the GPTMBPR]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>TBPWMIE</name>
    <description><![CDATA[GPTM Timer B PWM Interrupt EnableThis bit enables interrupts in PWM mode on rising]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBILD</name>
    <description><![CDATA[GPTM Timer A PWM Interval Load Write 0: Update the GPTMTAR register with the value in the GPTMTAILR register on the next clock cycle. If the pre-scaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next clock cycle.  1: Update the GPTMTAR register with the value in the GPTMTAILR register on the next timeout. If the prescaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next timeout.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>TBSNAPS</name>
    <description><![CDATA[GPTM Timer B Snap-Shot Mode0: Snap-shot mode is disabled. 1: If Timer B is configured in the periodic mode]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TBWOT</name>
    <description><![CDATA[GPTM Timer B Wait-On-Trigger0: Timer B begins counting as soon as it is enabled. 1: If Timer B is enabled (TBEN is set in the GPTMCTL register)]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TBMIE</name>
    <description><![CDATA[GPTM Timer B Match Interrupt Enable0: The match interrupt is disabled. 1: An interrupt is generated when the match value in the GPTMTBMATCHR register is reached in the one-shot and periodic modes. ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TBCDIR</name>
    <description><![CDATA[GPTM Timer B Count Direction0: The timer counts down. 1: The timer counts up. When counting up]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TBAMS</name>
    <description><![CDATA[GPTM Timer B Alternate Mode0: Capture/Compare mode is enabled. 1: PWM mode is enabled. Note: To enable PWM mode]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TBCM</name>
    <description><![CDATA[GPTM Timer B Capture Mode0: Edge-Count mode GPTM1632S Specification version 0.5 Page 21 TI Confidential  NDA Restrictions 1: Edge-Time mode ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TBMR</name>
    <description><![CDATA[GPTM Timer B Mode0x0 Reserved 0x1 One-Shot Timer mode 0x2 Periodic Timer mode 0x3 Capture mode The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register. ]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CTL</name>
    <description><![CDATA[GPTM Control (GPTMCTL)]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of areserved bit. To provide compatibility with future products]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>TBPWML</name>
    <description><![CDATA[GPTM Timer B PWM Output Level0: Output is unaffected. 1: Output is inverted. ]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>TBOTE</name>
    <description><![CDATA[GPTM Timer B Output Trigger Enable0: The output Timer B ADC trigger is disabled. 1: The output Timer B ADC trigger is enabled. ]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of areserved bit. To provide compatibility with future products]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBEVENT</name>
    <description><![CDATA[GPTM Timer B Event Mode0x0 Positive edge 0x1 Negative edge 0x2 Reserved 0x3 Both edges ]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>TBSTALL</name>
    <description><![CDATA[GPTM Timer B Stall Enable0: Timer B continues counting while the processor is halted by the debugger. 1: Timer B freezes counting while the processor is halted by the debugger. ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBEN</name>
    <description><![CDATA[GPTM Timer B Enable0: Timer B is disabled. 1: Timer B is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of areserved bit. To provide compatibility with future products]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TAPWML</name>
    <description><![CDATA[GPTM Timer A PWM Output Level0: Output is unaffected. 1: Output is inverted. ]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TAOTE</name>
    <description><![CDATA[GPTM Timer A Output Trigger Enable0: The output Timer A ADC trigger is disabled. 1: The output Timer A ADC trigger is enabled. ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RTCEN</name>
    <description><![CDATA[GPTM RTC Enable0: RTC counting is disabled. 1: RTC counting is enabled. ]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TAEVENT</name>
    <description><![CDATA[GPTM Timer A Event Mode0x0 Positive edge 0x1 Negative edge 0x2 Reserved 0x3 Both edges ]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>TASTALL</name>
    <description><![CDATA[GPTM Timer A Stall Enable0: Timer A continues counting while the processor is halted by the debugger. 1: Timer A freezes counting while the processor is halted by the debugger. ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TAEN</name>
    <description><![CDATA[GPTM Timer A Enable0: Timer A is disabled. 1: Timer A is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNC</name>
    <description><![CDATA[GPTM Synch Register (GPTMSYNC),]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>SYNC11</name>
    <description><![CDATA[Synchronize GPTM Timer 110x0 GPTM11 is not affected. 0x1 A timeout event for Timer A of GPTM11 is triggered. 0x2 A timeout event for Timer B of GPTM11 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM11 is triggered. ]]></description>
    <bitRange>[23:22]</bitRange>
  </field>
  <field>
    <name>SYNC10</name>
    <description><![CDATA[Synchronize GPTM Timer 100x0 GPTM10 is not affected. 0x1 A timeout event for Timer A of GPTM10 is triggered. 0x2 A timeout event for Timer B of GPTM10 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM10 is triggered. ]]></description>
    <bitRange>[21:20]</bitRange>
  </field>
  <field>
    <name>SYNC9</name>
    <description><![CDATA[Synchronize GPTM Timer 90x0 GPTM9 is not affected. 0x1 A timeout event for Timer A of GPTM9 is triggered. 0x2 A timeout event for Timer B of GPTM9 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM9 is triggered. ]]></description>
    <bitRange>[19:18]</bitRange>
  </field>
  <field>
    <name>SYNC8</name>
    <description><![CDATA[Synchronize GPTM Timer 80x0 GPTM8 is not affected. 0x1 A timeout event for Timer A of GPTM8 is triggered. 0x2 A timeout event for Timer B of GPTM8 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM8 is triggered. ]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>SYNC7</name>
    <description><![CDATA[Synchronize GPTM Timer 70x0 GPT7 is not affected. GPTM1632S Specification version 0.5 Page 25 TI Confidential  NDA Restrictions 0x1 A timeout event for Timer A of GPTM7 is triggered. 0x2 A timeout event for Timer B of GPTM7 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM7 is triggered. ]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>SYNC6</name>
    <description><![CDATA[Synchronize GPTM Timer 60x0 GPTM6 is not affected. 0x1 A timeout event for Timer A of GPTM6 is triggered. 0x2 A timeout event for Timer B of GPTM6 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM6 is triggered. ]]></description>
    <bitRange>[13:12]</bitRange>
  </field>
  <field>
    <name>SYNC5</name>
    <description><![CDATA[Synchronize GPTM Timer 50x0 GPTM5 is not affected. 0x1 A timeout event for Timer A of GPTM5 is triggered. 0x2 A timeout event for Timer B of GPTM5 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM5 is triggered. ]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>SYNC4</name>
    <description><![CDATA[Synchronize GPTM Timer 40x0 GPTM4 is not affected. 0x1 A timeout event for Timer A of GPTM4 is triggered. 0x2 A timeout event for Timer B of GPTM4 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM4 is triggered. ]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>SYNC3</name>
    <description><![CDATA[Synchronize GPTM Timer 30x0 GPTM3 is not affected. 0x1 A timeout event for Timer A of GPTM3 is triggered. 0x2 A timeout event for Timer B of GPTM3 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM3 is triggered. ]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>SYNC2</name>
    <description><![CDATA[Synchronize GPTM Timer 20x0 GPTM2 is not affected. 0x1 A timeout event for Timer A of GPTM2 is triggered. 0x2 A timeout event for Timer B of GPTM2 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM2 is triggered. ]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>SYNC1</name>
    <description><![CDATA[Synchronize GPTM Timer 10x0 GPTM1 is not affected. 0x1 A timeout event for Timer A of GPTM1 is triggered. GPTM1632S Specification version 0.5 Page 26 TI Confidential  NDA Restrictions 0x2 A timeout event for Timer B of GPTM1 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM1 is triggered. ]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>SYNC0</name>
    <description><![CDATA[Synchronize GPTM Timer 00x0 GPTM0 is not affected. 0x1 A timeout event for Timer A of GPTM0 is triggered. 0x2 A timeout event for Timer B of GPTM0 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM0 is triggered. ]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IMR</name>
    <description><![CDATA[GPTM Interrupt Mask (GPTMIMR)]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WUMIS</name>
    <description><![CDATA[GPTM Write Update Error Interrupt Mask]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABIM</name>
    <description><![CDATA[GPTM Timer B DMA DONE Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMIM</name>
    <description><![CDATA[GPTM Timer B Match Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEIM</name>
    <description><![CDATA[GPTM Timer B Capture Event Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMIM</name>
    <description><![CDATA[GPTM Timer B Capture Match Interrupt Mask0: Interrupt is disabled.  1: Interrupt is enabled. ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOIM</name>
    <description><![CDATA[GPTM Timer B Time-out Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAAIM</name>
    <description><![CDATA[GPTM Timer A DMA DONE Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMIM</name>
    <description><![CDATA[GPTM Timer A Match Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCIM</name>
    <description><![CDATA[GPTM RTC Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled ]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEIM</name>
    <description><![CDATA[GPTM Timer A Capture Event Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMIM</name>
    <description><![CDATA[GPTM Timer A Capture Match Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOIM</name>
    <description><![CDATA[GPTM Timer A Time-out Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RIS</name>
    <description><![CDATA[GPTM Raw Interrupt Status (GPTMRIS)]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WURIS</name>
    <description><![CDATA[GPTM Write Update Error Raw Interrupt0: No error. 1: Either Timer A or B was written twice in a Row or Timer A was written before the corresponding Timer B was written. ]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABRIS</name>
    <description><![CDATA[GPTM Timer B DMA Done Raw Interrupt]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMRIS</name>
    <description><![CDATA[GPTM Timer B Match Raw Interrupt]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBERIS</name>
    <description><![CDATA[GPTM Timer B Capture Event Raw Interrupt]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMRIS</name>
    <description><![CDATA[GPTM Timer B Capture Match Raw Interrupt]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTORIS</name>
    <description><![CDATA[GPTM Timer B Time-out Raw Interrupt]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAARIS</name>
    <description><![CDATA[GPTM Timer A DMA DONE Raw Interrupt]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMRIS</name>
    <description><![CDATA[GPTM Timer A Match Raw Interrupt]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCRIS</name>
    <description><![CDATA[GPTM RTC Raw Interrupt]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAERIS</name>
    <description><![CDATA[GPTM Timer A Capture Event Raw Interrupt]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMRIS</name>
    <description><![CDATA[GPTM Timer A Capture Match Raw Interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATORIS</name>
    <description><![CDATA[GPTM Timer A Time-out Raw Interrupt]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MIS</name>
    <description><![CDATA[GPTM Masked Interrupt Status (GPTMMIS),]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WUEMIS</name>
    <description><![CDATA[GPTM Write Update Error Masked Interrupt0: No error. 1: Either Timer A or B was written twice in a Row or Timer A was written before the corresponding Timer B was written. ]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABMIS</name>
    <description><![CDATA[GPTM Timer B DMA DONE Masked Interrupt]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMMIS</name>
    <description><![CDATA[GPTM Timer B Match Masked Interrupt]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEMIS</name>
    <description><![CDATA[GPTM Timer B Capture Event Masked Interrupt]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMMIS</name>
    <description><![CDATA[GPTM Timer B Capture Match Masked Interrupt]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOMIS</name>
    <description><![CDATA[GPTM Timer B Time-out Masked Interrupt]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAAMIS</name>
    <description><![CDATA[GPTM Timer A DMA DONE Masked Interrupt]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMRIS</name>
    <description><![CDATA[GPTM Timer A Match Raw Interrupt]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCMIS</name>
    <description><![CDATA[GPTM RTC Masked Interrupt]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEMIS</name>
    <description><![CDATA[GPTM Timer A Capture Event Raw Interrupt]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMMIS</name>
    <description><![CDATA[GPTM Timer A Capture Match Raw Interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOMIS</name>
    <description><![CDATA[GPTM Timer A Time-out Raw Interrupt ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ICLR</name>
    <description><![CDATA[GPTM Interrupt Clear (GPTMICLR),]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WUECINT</name>
    <description><![CDATA[GPTM Write Update Error Interrupt Clear]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABINT</name>
    <description><![CDATA[GPTM Timer B DMA DONE Interrupt Clear]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMCINT</name>
    <description><![CDATA[GPTM Timer B Match Interrupt Clear]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBECINT</name>
    <description><![CDATA[GPTM Timer B Capture Event Interrupt Clear]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMCINT</name>
    <description><![CDATA[GPTM Timer B Capture Match Interrupt Clear]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOCINT</name>
    <description><![CDATA[GPTM Timer B Time-out Interrupt Clear]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAAINT</name>
    <description><![CDATA[GPTM Timer A DMA DONE Interrupt Clear]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMCINT</name>
    <description><![CDATA[GPTM Timer A Match Interrupt Clear]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCCINT</name>
    <description><![CDATA[GPTM RTC Interrupt Clear]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAECINT</name>
    <description><![CDATA[GPTM Timer A Capture Event Interrupt Clear]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMCINT</name>
    <description><![CDATA[GPTM Timer A Capture Match Interrupt Clear]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOCINT</name>
    <description><![CDATA[GPTM Timer A Time-out Interrupt Clear ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAILR</name>
    <description><![CDATA[GPTM Timer A Interval Load  Register]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAILR</name>
    <description><![CDATA[GPTM Timer A Interval Load  Register (GPTMTAILR)]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBILR</name>
    <description><![CDATA[GPTM Timer B Interval Load  Register]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TBILR</name>
    <description><![CDATA[GPTM Timer B Interval Load  Register (GPTMTBILR)]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAMATCHR</name>
    <description><![CDATA[GPTM TimerA Match Register]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAMATCHR</name>
    <description><![CDATA[GPTM TimerA Match Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBMATCHR</name>
    <description><![CDATA[GPTM TimerB Match Register]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TBMATCHR</name>
    <description><![CDATA[GPTM TimerB Match Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPR</name>
    <description><![CDATA[GPTM Timer A Pre-scale (GPTMTAPR)]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TAPSR</name>
    <description><![CDATA[GPTM Timer A Pre-scale]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPR</name>
    <description><![CDATA[GPTM Timer B Pre-scale (GPTMTBPR)]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TBPSR</name>
    <description><![CDATA[GPTM Timer B Match Pre-scaleRegister 16: GPTM Timer A Pre-scale Match (GPTMTAPMR)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPMR</name>
    <description><![CDATA[GPTM Timer A Pre-scale Match (GPTMTAPMR)]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TAPSMR</name>
    <description><![CDATA[GPTM Timer A Pre-scale Match]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPMR</name>
    <description><![CDATA[GPTM Timer B Pre-scale Match (GPTMTBPMR)]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TBPSMR</name>
    <description><![CDATA[GPTM Timer B Pre-scale Match Register ]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAR</name>
    <description><![CDATA[GPTM Timer A This register shows the current value of 16-bit Timer A except for Edge-Event Time and Count modes. In the Input Edge Count mode]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAR</name>
    <description><![CDATA[GPTM Timer A Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBR</name>
    <description><![CDATA[GPTM Timer B This register shows the current value of 16-bit Timer B except for Edge-Event Time and Count modes. In the Input Edge Count mode]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TBR</name>
    <description><![CDATA[GPTM Timer B Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAV</name>
    <description><![CDATA[GPTM Timer A Value This register shows the current value of the free running 16-bit Timer A. In the 32-bit mode]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAV</name>
    <description><![CDATA[GPTM Timer A Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBV</name>
    <description><![CDATA[GPTM Timer B Value This register shows the current value of the free running 16-bit Timer B. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count  1. ]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAV</name>
    <description><![CDATA[GPTM Timer B Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RTCPD</name>
    <description><![CDATA[GPTM RTC Pre-divide Value This register shows the current value of the RTC pre-divider in RTC mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count  -1. ]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00007FFF</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>RTCPD</name>
    <description><![CDATA[GPTM RTC Pre-divider]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPS</name>
    <description><![CDATA[GPTM Timer A Pre-scale Snap-shot This register shows the current value of the Timer A pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count -1. ]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSS</name>
    <description><![CDATA[GPTM Timer A Pre-scaler]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPS</name>
    <description><![CDATA[GPTM Timer A Pre-scale Snap-shot This register shows the current value of the Timer B pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count -1. ]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on thevalue of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSS</name>
    <description><![CDATA[GPTM Timer B Pre-scaler ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPV</name>
    <description><![CDATA[GPTM Timer A Pre-scale Value This register shows the current value of the Timer A free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count  1. ]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSV</name>
    <description><![CDATA[GPTM Timer A Pre-scaler Value]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPV</name>
    <description><![CDATA[GPTM Timer B Pre-scale Value This register shows the current value of the Timer B free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count-1. ]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSV</name>
    <description><![CDATA[GPTM Timer B Pre-scaler Value ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DMAEV</name>
    <description><![CDATA[GPTM DMA Event This register allows software to enable/disable GPTM DMA trigger events. ]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>TBMDMAEN</name>
    <description><![CDATA[GPTM Timer B Match DMA Trigger Enable]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEDMAEN</name>
    <description><![CDATA[GPTM Timer B Capture Event DMA TriggerEnable ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMDMAEN</name>
    <description><![CDATA[GPTM Timer B Capture Match DMA TriggerEnable ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTODMAEN</name>
    <description><![CDATA[GPTM Timer B Time-Out DMA TriggerEnable ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>TAMDMAEN</name>
    <description><![CDATA[GPTM Timer A Match DMA Trigger Enable]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCDMAEN</name>
    <description><![CDATA[GPTM RTC Match DMA Trigger Enable]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEDMAEN</name>
    <description><![CDATA[GPTM Timer A Capture Event DMA TriggerEnable ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMDMAEN</name>
    <description><![CDATA[GPTM Timer A Capture Match DMA TriggerEnable ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATODMAEN</name>
    <description><![CDATA[GPTM Timer A Time-Out DMA TriggerEnable  ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADCEV</name>
    <description><![CDATA[GPTM DMA Event This register allows software to enable/disable GPTM ADC trigger events. ]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>TBMADCEN</name>
    <description><![CDATA[GPTM Timer B Match ADC Trigger Enable]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEADCEN</name>
    <description><![CDATA[GPTM Timer B Capture Event ADC TriggerEnable ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMADCEN</name>
    <description><![CDATA[GPTM Timer B Capture Match ADC TriggerEnable ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOADCEN</name>
    <description><![CDATA[GPTM Timer B Time-Out ADC TriggerEnable ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>TAMADCEN</name>
    <description><![CDATA[GPTM Timer A Match ADC Trigger Enable]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCADCEN</name>
    <description><![CDATA[GPTM RTC Match ADC Trigger Enable]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEADCEN</name>
    <description><![CDATA[GPTM Timer A Capture Event ADC TriggerEnable ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMADCEN</name>
    <description><![CDATA[GPTM Timer A Capture Match ADC TriggerEnable ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOADCEN</name>
    <description><![CDATA[GPTM Timer A Time-Out ADC TriggerEnable ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VERSION</name>
    <description><![CDATA[GPTM Peripheral Properties This register provides information regarding the GPTM ]]></description>
    <addressOffset>0x00000FB0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000400</resetValue>
<fields>
  <field>
    <name>VERSION</name>
    <description><![CDATA[Timer Size  0: Timer A/B are 16-bits wide with 8-bit prescale 1: Timer A/B are 32-bits wide with 16-bit prescale. ]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ANDCPP</name>
    <description><![CDATA[This register is used to logically AND PWM output pairs for each timer]]></description>
    <addressOffset>0x00000FB4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>CPP_AND_EN</name>
    <description><![CDATA[Bit 0 enables anding of the CPP outputs for timers A and B ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>GPT2</name>
<description><![CDATA[]]></description>
<baseAddress>0x40012000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>CFG</name>
    <description><![CDATA[GPTM Configuration]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>CFG</name>
    <description><![CDATA[GPTM Configuration -  The GPTMCFG values are defined as follows:  Value Description 0x0 32-bit timer configuration.  0x1 32-bit real-time clock 0x2 Reserved 0x3 Reserved 0x4 16-bit timer configuration.  The function is controlled by bits 1:0 of GPTMTAMR and GPTMTBMR.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAMR</name>
    <description><![CDATA[GPTM Timer A Mode (GPTMTAMR), Offset 0x004]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>TCACT</name>
    <description><![CDATA[Timer Compare Action Select 0: Disable compare operations 1: Toggle State on Time-Out 2: Clear CCP on Time-Out 3: Set CCP on Time-Out 4: Set CCP immediately and toggle on Time-Out 5: Clear CCP immediately and toggle on Time-Out 6: Set CCP immediately and clear on Time-Out 7: Clear CCP immediately and set on Time-Out]]></description>
    <bitRange>[15:13]</bitRange>
  </field>
  <field>
    <name>TACINTD</name>
    <description><![CDATA[One-Shot/Periodic Interrupt Mode 0: Normal Time-Out Interrupt 1: Mask Time-Out Interrupt]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TAPLO</name>
    <description><![CDATA[Legacy PWM operation 0: Legacy operation 1: CCP is set to 1 on time-out]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>TAMRSU</name>
    <description><![CDATA[Timer A Match Register Update mode 0: Update the GPTMAMATCHR and the GPTMAPR, if used on the next cycle.  1: Update the GPTMAMATCHR and the GPTMAPR, if used on the next time-out.  If the timer is disabled (TAEN is clear) when this bit is set, GPTMTAMATCHR and GPTMTAPR are updated when the timer is enabled. If the timer is stalled (TASTALL is set), GPTMTAMATCHR and GPTMTAPR are updated according to the configuration of this bit.]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>TAPWMIE</name>
    <description><![CDATA[GPTM Timer A PWM Interrupt Enable This bit enables interrupts in PWM mode on rising, falling, or both edges of the CCP output 0: Interrupt is disabled.  1: Interrupt is enabled.  This bit is only valid in PWM mode.]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TAILD</name>
    <description><![CDATA[GPTM Timer A PWM Interval Load Write 0: Update the GPTMTAR register with the value in the GPTMTAILR register on the next clock cycle. If the pre-scaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next clock cycle.  1: Update the GPTMTAR register with the value in the GPTMTAILR register on the next timeout. If the prescaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next timeout.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>TASNAPS</name>
    <description><![CDATA[GPTM Timer A Snap-Shot Mode 0: Snap-shot mode is disabled.  1: If Timer A is configured in the periodic mode, the actual free-running value of Timer A is loaded at the time-out event into the GPTM Timer A (GPTMTAR) register.]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TAWOT</name>
    <description><![CDATA[GPTM Timer A Wait-On-Trigger 0: Timer A begins counting as soon as it is enabled.  1: If Timer A is enabled (TAEN is set in the GPTMCTL register), Timer A does not begin counting until it receives a trigger from the timer in the previous position in the daisy chain. This bit must be clear for GP Timer Module 0, Timer A]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TAMIE</name>
    <description><![CDATA[GPTM Timer A Match Interrupt Enable -0: The match interrupt is disabled.  -1: An interrupt is generated when the match value in the GPTMTAMATCHR register is reached in the one-shot and periodic modes.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TACDIR</name>
    <description><![CDATA[GPTM Timer A Count Direction -0: The timer counts down.  -1: The timer counts up. When counting up, the timer starts from a value of 0x0.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TAAMS</name>
    <description><![CDATA[GPTM Timer A Alternate Mode -0: Capture/Compare mode is enabled.  -1: PWM mode is enabled.  -Note: To enable PWM mode, you must also clear the TACM bit and configure the TAMR field to 0x2.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TACM</name>
    <description><![CDATA[GPTM Timer A Capture Mode -0: Edge-Count mode -1: Edge-Time mode]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TAMR</name>
    <description><![CDATA[GPTM Timer A Mode-0x0 Reserved -0x1 One-Shot Timer mode -0x2 Periodic Timer mode -0x3 Capture mode -The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBMR</name>
    <description><![CDATA[GPTM Timer B Mode (GPTMTBMR)]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>TCACT</name>
    <description><![CDATA[Timer Compare Action Select0: Disable compare operations 1: Toggle State on Time-Out 2: Clear CCP on Time-Out 3: Set CCP on Time-Out 4: Set CCP immediately and toggle on Time-Out 5: Clear CCP immediately and toggle on Time-Out 6: Set CCP immediately and clear on Time-Out 7: Clear CCP immediately and set on Time-Out ]]></description>
    <bitRange>[15:13]</bitRange>
  </field>
  <field>
    <name>TBCINTD</name>
    <description><![CDATA[One-Shot/Periodic Interrupt Mode0: Normal Time-Out Interrupt 1: Mask Time-Out Interrupt ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBPLO</name>
    <description><![CDATA[Legacy PWM operation0: Legacy operation 1: CCP is set to 1 on time-out ]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>TBMRSU</name>
    <description><![CDATA[Timer B Match RegisterUpdate mode 0: Update the GPTMBMATCHR and the GPTMBPR]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>TBPWMIE</name>
    <description><![CDATA[GPTM Timer B PWM Interrupt EnableThis bit enables interrupts in PWM mode on rising]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBILD</name>
    <description><![CDATA[GPTM Timer A PWM Interval Load Write 0: Update the GPTMTAR register with the value in the GPTMTAILR register on the next clock cycle. If the pre-scaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next clock cycle.  1: Update the GPTMTAR register with the value in the GPTMTAILR register on the next timeout. If the prescaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next timeout.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>TBSNAPS</name>
    <description><![CDATA[GPTM Timer B Snap-Shot Mode0: Snap-shot mode is disabled. 1: If Timer B is configured in the periodic mode]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TBWOT</name>
    <description><![CDATA[GPTM Timer B Wait-On-Trigger0: Timer B begins counting as soon as it is enabled. 1: If Timer B is enabled (TBEN is set in the GPTMCTL register)]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TBMIE</name>
    <description><![CDATA[GPTM Timer B Match Interrupt Enable0: The match interrupt is disabled. 1: An interrupt is generated when the match value in the GPTMTBMATCHR register is reached in the one-shot and periodic modes. ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TBCDIR</name>
    <description><![CDATA[GPTM Timer B Count Direction0: The timer counts down. 1: The timer counts up. When counting up]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TBAMS</name>
    <description><![CDATA[GPTM Timer B Alternate Mode0: Capture/Compare mode is enabled. 1: PWM mode is enabled. Note: To enable PWM mode]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TBCM</name>
    <description><![CDATA[GPTM Timer B Capture Mode0: Edge-Count mode GPTM1632S Specification version 0.5 Page 21 TI Confidential  NDA Restrictions 1: Edge-Time mode ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TBMR</name>
    <description><![CDATA[GPTM Timer B Mode0x0 Reserved 0x1 One-Shot Timer mode 0x2 Periodic Timer mode 0x3 Capture mode The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register. ]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CTL</name>
    <description><![CDATA[GPTM Control (GPTMCTL)]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of areserved bit. To provide compatibility with future products]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>TBPWML</name>
    <description><![CDATA[GPTM Timer B PWM Output Level0: Output is unaffected. 1: Output is inverted. ]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>TBOTE</name>
    <description><![CDATA[GPTM Timer B Output Trigger Enable0: The output Timer B ADC trigger is disabled. 1: The output Timer B ADC trigger is enabled. ]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of areserved bit. To provide compatibility with future products]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBEVENT</name>
    <description><![CDATA[GPTM Timer B Event Mode0x0 Positive edge 0x1 Negative edge 0x2 Reserved 0x3 Both edges ]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>TBSTALL</name>
    <description><![CDATA[GPTM Timer B Stall Enable0: Timer B continues counting while the processor is halted by the debugger. 1: Timer B freezes counting while the processor is halted by the debugger. ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBEN</name>
    <description><![CDATA[GPTM Timer B Enable0: Timer B is disabled. 1: Timer B is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of areserved bit. To provide compatibility with future products]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TAPWML</name>
    <description><![CDATA[GPTM Timer A PWM Output Level0: Output is unaffected. 1: Output is inverted. ]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TAOTE</name>
    <description><![CDATA[GPTM Timer A Output Trigger Enable0: The output Timer A ADC trigger is disabled. 1: The output Timer A ADC trigger is enabled. ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RTCEN</name>
    <description><![CDATA[GPTM RTC Enable0: RTC counting is disabled. 1: RTC counting is enabled. ]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TAEVENT</name>
    <description><![CDATA[GPTM Timer A Event Mode0x0 Positive edge 0x1 Negative edge 0x2 Reserved 0x3 Both edges ]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>TASTALL</name>
    <description><![CDATA[GPTM Timer A Stall Enable0: Timer A continues counting while the processor is halted by the debugger. 1: Timer A freezes counting while the processor is halted by the debugger. ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TAEN</name>
    <description><![CDATA[GPTM Timer A Enable0: Timer A is disabled. 1: Timer A is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNC</name>
    <description><![CDATA[GPTM Synch Register (GPTMSYNC),]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>SYNC11</name>
    <description><![CDATA[Synchronize GPTM Timer 110x0 GPTM11 is not affected. 0x1 A timeout event for Timer A of GPTM11 is triggered. 0x2 A timeout event for Timer B of GPTM11 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM11 is triggered. ]]></description>
    <bitRange>[23:22]</bitRange>
  </field>
  <field>
    <name>SYNC10</name>
    <description><![CDATA[Synchronize GPTM Timer 100x0 GPTM10 is not affected. 0x1 A timeout event for Timer A of GPTM10 is triggered. 0x2 A timeout event for Timer B of GPTM10 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM10 is triggered. ]]></description>
    <bitRange>[21:20]</bitRange>
  </field>
  <field>
    <name>SYNC9</name>
    <description><![CDATA[Synchronize GPTM Timer 90x0 GPTM9 is not affected. 0x1 A timeout event for Timer A of GPTM9 is triggered. 0x2 A timeout event for Timer B of GPTM9 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM9 is triggered. ]]></description>
    <bitRange>[19:18]</bitRange>
  </field>
  <field>
    <name>SYNC8</name>
    <description><![CDATA[Synchronize GPTM Timer 80x0 GPTM8 is not affected. 0x1 A timeout event for Timer A of GPTM8 is triggered. 0x2 A timeout event for Timer B of GPTM8 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM8 is triggered. ]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>SYNC7</name>
    <description><![CDATA[Synchronize GPTM Timer 70x0 GPT7 is not affected. GPTM1632S Specification version 0.5 Page 25 TI Confidential  NDA Restrictions 0x1 A timeout event for Timer A of GPTM7 is triggered. 0x2 A timeout event for Timer B of GPTM7 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM7 is triggered. ]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>SYNC6</name>
    <description><![CDATA[Synchronize GPTM Timer 60x0 GPTM6 is not affected. 0x1 A timeout event for Timer A of GPTM6 is triggered. 0x2 A timeout event for Timer B of GPTM6 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM6 is triggered. ]]></description>
    <bitRange>[13:12]</bitRange>
  </field>
  <field>
    <name>SYNC5</name>
    <description><![CDATA[Synchronize GPTM Timer 50x0 GPTM5 is not affected. 0x1 A timeout event for Timer A of GPTM5 is triggered. 0x2 A timeout event for Timer B of GPTM5 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM5 is triggered. ]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>SYNC4</name>
    <description><![CDATA[Synchronize GPTM Timer 40x0 GPTM4 is not affected. 0x1 A timeout event for Timer A of GPTM4 is triggered. 0x2 A timeout event for Timer B of GPTM4 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM4 is triggered. ]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>SYNC3</name>
    <description><![CDATA[Synchronize GPTM Timer 30x0 GPTM3 is not affected. 0x1 A timeout event for Timer A of GPTM3 is triggered. 0x2 A timeout event for Timer B of GPTM3 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM3 is triggered. ]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>SYNC2</name>
    <description><![CDATA[Synchronize GPTM Timer 20x0 GPTM2 is not affected. 0x1 A timeout event for Timer A of GPTM2 is triggered. 0x2 A timeout event for Timer B of GPTM2 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM2 is triggered. ]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>SYNC1</name>
    <description><![CDATA[Synchronize GPTM Timer 10x0 GPTM1 is not affected. 0x1 A timeout event for Timer A of GPTM1 is triggered. GPTM1632S Specification version 0.5 Page 26 TI Confidential  NDA Restrictions 0x2 A timeout event for Timer B of GPTM1 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM1 is triggered. ]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>SYNC0</name>
    <description><![CDATA[Synchronize GPTM Timer 00x0 GPTM0 is not affected. 0x1 A timeout event for Timer A of GPTM0 is triggered. 0x2 A timeout event for Timer B of GPTM0 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM0 is triggered. ]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IMR</name>
    <description><![CDATA[GPTM Interrupt Mask (GPTMIMR)]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WUMIS</name>
    <description><![CDATA[GPTM Write Update Error Interrupt Mask]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABIM</name>
    <description><![CDATA[GPTM Timer B DMA DONE Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMIM</name>
    <description><![CDATA[GPTM Timer B Match Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEIM</name>
    <description><![CDATA[GPTM Timer B Capture Event Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMIM</name>
    <description><![CDATA[GPTM Timer B Capture Match Interrupt Mask0: Interrupt is disabled.  1: Interrupt is enabled. ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOIM</name>
    <description><![CDATA[GPTM Timer B Time-out Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAAIM</name>
    <description><![CDATA[GPTM Timer A DMA DONE Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMIM</name>
    <description><![CDATA[GPTM Timer A Match Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCIM</name>
    <description><![CDATA[GPTM RTC Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled ]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEIM</name>
    <description><![CDATA[GPTM Timer A Capture Event Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMIM</name>
    <description><![CDATA[GPTM Timer A Capture Match Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOIM</name>
    <description><![CDATA[GPTM Timer A Time-out Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RIS</name>
    <description><![CDATA[GPTM Raw Interrupt Status (GPTMRIS)]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WURIS</name>
    <description><![CDATA[GPTM Write Update Error Raw Interrupt0: No error. 1: Either Timer A or B was written twice in a Row or Timer A was written before the corresponding Timer B was written. ]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABRIS</name>
    <description><![CDATA[GPTM Timer B DMA Done Raw Interrupt]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMRIS</name>
    <description><![CDATA[GPTM Timer B Match Raw Interrupt]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBERIS</name>
    <description><![CDATA[GPTM Timer B Capture Event Raw Interrupt]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMRIS</name>
    <description><![CDATA[GPTM Timer B Capture Match Raw Interrupt]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTORIS</name>
    <description><![CDATA[GPTM Timer B Time-out Raw Interrupt]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAARIS</name>
    <description><![CDATA[GPTM Timer A DMA DONE Raw Interrupt]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMRIS</name>
    <description><![CDATA[GPTM Timer A Match Raw Interrupt]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCRIS</name>
    <description><![CDATA[GPTM RTC Raw Interrupt]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAERIS</name>
    <description><![CDATA[GPTM Timer A Capture Event Raw Interrupt]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMRIS</name>
    <description><![CDATA[GPTM Timer A Capture Match Raw Interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATORIS</name>
    <description><![CDATA[GPTM Timer A Time-out Raw Interrupt]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MIS</name>
    <description><![CDATA[GPTM Masked Interrupt Status (GPTMMIS),]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WUEMIS</name>
    <description><![CDATA[GPTM Write Update Error Masked Interrupt0: No error. 1: Either Timer A or B was written twice in a Row or Timer A was written before the corresponding Timer B was written. ]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABMIS</name>
    <description><![CDATA[GPTM Timer B DMA DONE Masked Interrupt]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMMIS</name>
    <description><![CDATA[GPTM Timer B Match Masked Interrupt]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEMIS</name>
    <description><![CDATA[GPTM Timer B Capture Event Masked Interrupt]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMMIS</name>
    <description><![CDATA[GPTM Timer B Capture Match Masked Interrupt]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOMIS</name>
    <description><![CDATA[GPTM Timer B Time-out Masked Interrupt]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAAMIS</name>
    <description><![CDATA[GPTM Timer A DMA DONE Masked Interrupt]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMRIS</name>
    <description><![CDATA[GPTM Timer A Match Raw Interrupt]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCMIS</name>
    <description><![CDATA[GPTM RTC Masked Interrupt]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEMIS</name>
    <description><![CDATA[GPTM Timer A Capture Event Raw Interrupt]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMMIS</name>
    <description><![CDATA[GPTM Timer A Capture Match Raw Interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOMIS</name>
    <description><![CDATA[GPTM Timer A Time-out Raw Interrupt ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ICLR</name>
    <description><![CDATA[GPTM Interrupt Clear (GPTMICLR),]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WUECINT</name>
    <description><![CDATA[GPTM Write Update Error Interrupt Clear]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABINT</name>
    <description><![CDATA[GPTM Timer B DMA DONE Interrupt Clear]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMCINT</name>
    <description><![CDATA[GPTM Timer B Match Interrupt Clear]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBECINT</name>
    <description><![CDATA[GPTM Timer B Capture Event Interrupt Clear]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMCINT</name>
    <description><![CDATA[GPTM Timer B Capture Match Interrupt Clear]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOCINT</name>
    <description><![CDATA[GPTM Timer B Time-out Interrupt Clear]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAAINT</name>
    <description><![CDATA[GPTM Timer A DMA DONE Interrupt Clear]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMCINT</name>
    <description><![CDATA[GPTM Timer A Match Interrupt Clear]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCCINT</name>
    <description><![CDATA[GPTM RTC Interrupt Clear]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAECINT</name>
    <description><![CDATA[GPTM Timer A Capture Event Interrupt Clear]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMCINT</name>
    <description><![CDATA[GPTM Timer A Capture Match Interrupt Clear]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOCINT</name>
    <description><![CDATA[GPTM Timer A Time-out Interrupt Clear ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAILR</name>
    <description><![CDATA[GPTM Timer A Interval Load  Register]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAILR</name>
    <description><![CDATA[GPTM Timer A Interval Load  Register (GPTMTAILR)]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBILR</name>
    <description><![CDATA[GPTM Timer B Interval Load  Register]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TBILR</name>
    <description><![CDATA[GPTM Timer B Interval Load  Register (GPTMTBILR)]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAMATCHR</name>
    <description><![CDATA[GPTM TimerA Match Register]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAMATCHR</name>
    <description><![CDATA[GPTM TimerA Match Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBMATCHR</name>
    <description><![CDATA[GPTM TimerB Match Register]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TBMATCHR</name>
    <description><![CDATA[GPTM TimerB Match Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPR</name>
    <description><![CDATA[GPTM Timer A Pre-scale (GPTMTAPR)]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TAPSR</name>
    <description><![CDATA[GPTM Timer A Pre-scale]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPR</name>
    <description><![CDATA[GPTM Timer B Pre-scale (GPTMTBPR)]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TBPSR</name>
    <description><![CDATA[GPTM Timer B Match Pre-scaleRegister 16: GPTM Timer A Pre-scale Match (GPTMTAPMR)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPMR</name>
    <description><![CDATA[GPTM Timer A Pre-scale Match (GPTMTAPMR)]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TAPSMR</name>
    <description><![CDATA[GPTM Timer A Pre-scale Match]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPMR</name>
    <description><![CDATA[GPTM Timer B Pre-scale Match (GPTMTBPMR)]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TBPSMR</name>
    <description><![CDATA[GPTM Timer B Pre-scale Match Register ]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAR</name>
    <description><![CDATA[GPTM Timer A This register shows the current value of 16-bit Timer A except for Edge-Event Time and Count modes. In the Input Edge Count mode]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAR</name>
    <description><![CDATA[GPTM Timer A Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBR</name>
    <description><![CDATA[GPTM Timer B This register shows the current value of 16-bit Timer B except for Edge-Event Time and Count modes. In the Input Edge Count mode]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TBR</name>
    <description><![CDATA[GPTM Timer B Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAV</name>
    <description><![CDATA[GPTM Timer A Value This register shows the current value of the free running 16-bit Timer A. In the 32-bit mode]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAV</name>
    <description><![CDATA[GPTM Timer A Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBV</name>
    <description><![CDATA[GPTM Timer B Value This register shows the current value of the free running 16-bit Timer B. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count  1. ]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAV</name>
    <description><![CDATA[GPTM Timer B Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RTCPD</name>
    <description><![CDATA[GPTM RTC Pre-divide Value This register shows the current value of the RTC pre-divider in RTC mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count  -1. ]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00007FFF</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>RTCPD</name>
    <description><![CDATA[GPTM RTC Pre-divider]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPS</name>
    <description><![CDATA[GPTM Timer A Pre-scale Snap-shot This register shows the current value of the Timer A pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count -1. ]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSS</name>
    <description><![CDATA[GPTM Timer A Pre-scaler]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPS</name>
    <description><![CDATA[GPTM Timer A Pre-scale Snap-shot This register shows the current value of the Timer B pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count -1. ]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on thevalue of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSS</name>
    <description><![CDATA[GPTM Timer B Pre-scaler ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPV</name>
    <description><![CDATA[GPTM Timer A Pre-scale Value This register shows the current value of the Timer A free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count  1. ]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSV</name>
    <description><![CDATA[GPTM Timer A Pre-scaler Value]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPV</name>
    <description><![CDATA[GPTM Timer B Pre-scale Value This register shows the current value of the Timer B free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count-1. ]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSV</name>
    <description><![CDATA[GPTM Timer B Pre-scaler Value ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DMAEV</name>
    <description><![CDATA[GPTM DMA Event This register allows software to enable/disable GPTM DMA trigger events. ]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>TBMDMAEN</name>
    <description><![CDATA[GPTM Timer B Match DMA Trigger Enable]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEDMAEN</name>
    <description><![CDATA[GPTM Timer B Capture Event DMA TriggerEnable ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMDMAEN</name>
    <description><![CDATA[GPTM Timer B Capture Match DMA TriggerEnable ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTODMAEN</name>
    <description><![CDATA[GPTM Timer B Time-Out DMA TriggerEnable ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>TAMDMAEN</name>
    <description><![CDATA[GPTM Timer A Match DMA Trigger Enable]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCDMAEN</name>
    <description><![CDATA[GPTM RTC Match DMA Trigger Enable]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEDMAEN</name>
    <description><![CDATA[GPTM Timer A Capture Event DMA TriggerEnable ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMDMAEN</name>
    <description><![CDATA[GPTM Timer A Capture Match DMA TriggerEnable ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATODMAEN</name>
    <description><![CDATA[GPTM Timer A Time-Out DMA TriggerEnable  ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADCEV</name>
    <description><![CDATA[GPTM DMA Event This register allows software to enable/disable GPTM ADC trigger events. ]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>TBMADCEN</name>
    <description><![CDATA[GPTM Timer B Match ADC Trigger Enable]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEADCEN</name>
    <description><![CDATA[GPTM Timer B Capture Event ADC TriggerEnable ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMADCEN</name>
    <description><![CDATA[GPTM Timer B Capture Match ADC TriggerEnable ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOADCEN</name>
    <description><![CDATA[GPTM Timer B Time-Out ADC TriggerEnable ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>TAMADCEN</name>
    <description><![CDATA[GPTM Timer A Match ADC Trigger Enable]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCADCEN</name>
    <description><![CDATA[GPTM RTC Match ADC Trigger Enable]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEADCEN</name>
    <description><![CDATA[GPTM Timer A Capture Event ADC TriggerEnable ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMADCEN</name>
    <description><![CDATA[GPTM Timer A Capture Match ADC TriggerEnable ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOADCEN</name>
    <description><![CDATA[GPTM Timer A Time-Out ADC TriggerEnable ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VERSION</name>
    <description><![CDATA[GPTM Peripheral Properties This register provides information regarding the GPTM ]]></description>
    <addressOffset>0x00000FB0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000400</resetValue>
<fields>
  <field>
    <name>VERSION</name>
    <description><![CDATA[Timer Size  0: Timer A/B are 16-bits wide with 8-bit prescale 1: Timer A/B are 32-bits wide with 16-bit prescale. ]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ANDCPP</name>
    <description><![CDATA[This register is used to logically AND PWM output pairs for each timer]]></description>
    <addressOffset>0x00000FB4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>CPP_AND_EN</name>
    <description><![CDATA[Bit 0 enables anding of the CPP outputs for timers A and B ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>GPT1</name>
<description><![CDATA[]]></description>
<baseAddress>0x40011000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>CFG</name>
    <description><![CDATA[GPTM Configuration]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>CFG</name>
    <description><![CDATA[GPTM Configuration -  The GPTMCFG values are defined as follows:  Value Description 0x0 32-bit timer configuration.  0x1 32-bit real-time clock 0x2 Reserved 0x3 Reserved 0x4 16-bit timer configuration.  The function is controlled by bits 1:0 of GPTMTAMR and GPTMTBMR.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAMR</name>
    <description><![CDATA[GPTM Timer A Mode (GPTMTAMR), Offset 0x004]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>TCACT</name>
    <description><![CDATA[Timer Compare Action Select 0: Disable compare operations 1: Toggle State on Time-Out 2: Clear CCP on Time-Out 3: Set CCP on Time-Out 4: Set CCP immediately and toggle on Time-Out 5: Clear CCP immediately and toggle on Time-Out 6: Set CCP immediately and clear on Time-Out 7: Clear CCP immediately and set on Time-Out]]></description>
    <bitRange>[15:13]</bitRange>
  </field>
  <field>
    <name>TACINTD</name>
    <description><![CDATA[One-Shot/Periodic Interrupt Mode 0: Normal Time-Out Interrupt 1: Mask Time-Out Interrupt]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TAPLO</name>
    <description><![CDATA[Legacy PWM operation 0: Legacy operation 1: CCP is set to 1 on time-out]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>TAMRSU</name>
    <description><![CDATA[Timer A Match Register Update mode 0: Update the GPTMAMATCHR and the GPTMAPR, if used on the next cycle.  1: Update the GPTMAMATCHR and the GPTMAPR, if used on the next time-out.  If the timer is disabled (TAEN is clear) when this bit is set, GPTMTAMATCHR and GPTMTAPR are updated when the timer is enabled. If the timer is stalled (TASTALL is set), GPTMTAMATCHR and GPTMTAPR are updated according to the configuration of this bit.]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>TAPWMIE</name>
    <description><![CDATA[GPTM Timer A PWM Interrupt Enable This bit enables interrupts in PWM mode on rising, falling, or both edges of the CCP output 0: Interrupt is disabled.  1: Interrupt is enabled.  This bit is only valid in PWM mode.]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TAILD</name>
    <description><![CDATA[GPTM Timer A PWM Interval Load Write 0: Update the GPTMTAR register with the value in the GPTMTAILR register on the next clock cycle. If the pre-scaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next clock cycle.  1: Update the GPTMTAR register with the value in the GPTMTAILR register on the next timeout. If the prescaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next timeout.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>TASNAPS</name>
    <description><![CDATA[GPTM Timer A Snap-Shot Mode 0: Snap-shot mode is disabled.  1: If Timer A is configured in the periodic mode, the actual free-running value of Timer A is loaded at the time-out event into the GPTM Timer A (GPTMTAR) register.]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TAWOT</name>
    <description><![CDATA[GPTM Timer A Wait-On-Trigger 0: Timer A begins counting as soon as it is enabled.  1: If Timer A is enabled (TAEN is set in the GPTMCTL register), Timer A does not begin counting until it receives a trigger from the timer in the previous position in the daisy chain. This bit must be clear for GP Timer Module 0, Timer A]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TAMIE</name>
    <description><![CDATA[GPTM Timer A Match Interrupt Enable -0: The match interrupt is disabled.  -1: An interrupt is generated when the match value in the GPTMTAMATCHR register is reached in the one-shot and periodic modes.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TACDIR</name>
    <description><![CDATA[GPTM Timer A Count Direction -0: The timer counts down.  -1: The timer counts up. When counting up, the timer starts from a value of 0x0.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TAAMS</name>
    <description><![CDATA[GPTM Timer A Alternate Mode -0: Capture/Compare mode is enabled.  -1: PWM mode is enabled.  -Note: To enable PWM mode, you must also clear the TACM bit and configure the TAMR field to 0x2.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TACM</name>
    <description><![CDATA[GPTM Timer A Capture Mode -0: Edge-Count mode -1: Edge-Time mode]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TAMR</name>
    <description><![CDATA[GPTM Timer A Mode-0x0 Reserved -0x1 One-Shot Timer mode -0x2 Periodic Timer mode -0x3 Capture mode -The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBMR</name>
    <description><![CDATA[GPTM Timer B Mode (GPTMTBMR)]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>TCACT</name>
    <description><![CDATA[Timer Compare Action Select0: Disable compare operations 1: Toggle State on Time-Out 2: Clear CCP on Time-Out 3: Set CCP on Time-Out 4: Set CCP immediately and toggle on Time-Out 5: Clear CCP immediately and toggle on Time-Out 6: Set CCP immediately and clear on Time-Out 7: Clear CCP immediately and set on Time-Out ]]></description>
    <bitRange>[15:13]</bitRange>
  </field>
  <field>
    <name>TBCINTD</name>
    <description><![CDATA[One-Shot/Periodic Interrupt Mode0: Normal Time-Out Interrupt 1: Mask Time-Out Interrupt ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBPLO</name>
    <description><![CDATA[Legacy PWM operation0: Legacy operation 1: CCP is set to 1 on time-out ]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>TBMRSU</name>
    <description><![CDATA[Timer B Match RegisterUpdate mode 0: Update the GPTMBMATCHR and the GPTMBPR]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>TBPWMIE</name>
    <description><![CDATA[GPTM Timer B PWM Interrupt EnableThis bit enables interrupts in PWM mode on rising]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBILD</name>
    <description><![CDATA[GPTM Timer A PWM Interval Load Write 0: Update the GPTMTAR register with the value in the GPTMTAILR register on the next clock cycle. If the pre-scaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next clock cycle.  1: Update the GPTMTAR register with the value in the GPTMTAILR register on the next timeout. If the prescaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next timeout.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>TBSNAPS</name>
    <description><![CDATA[GPTM Timer B Snap-Shot Mode0: Snap-shot mode is disabled. 1: If Timer B is configured in the periodic mode]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TBWOT</name>
    <description><![CDATA[GPTM Timer B Wait-On-Trigger0: Timer B begins counting as soon as it is enabled. 1: If Timer B is enabled (TBEN is set in the GPTMCTL register)]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TBMIE</name>
    <description><![CDATA[GPTM Timer B Match Interrupt Enable0: The match interrupt is disabled. 1: An interrupt is generated when the match value in the GPTMTBMATCHR register is reached in the one-shot and periodic modes. ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TBCDIR</name>
    <description><![CDATA[GPTM Timer B Count Direction0: The timer counts down. 1: The timer counts up. When counting up]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TBAMS</name>
    <description><![CDATA[GPTM Timer B Alternate Mode0: Capture/Compare mode is enabled. 1: PWM mode is enabled. Note: To enable PWM mode]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TBCM</name>
    <description><![CDATA[GPTM Timer B Capture Mode0: Edge-Count mode GPTM1632S Specification version 0.5 Page 21 TI Confidential  NDA Restrictions 1: Edge-Time mode ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TBMR</name>
    <description><![CDATA[GPTM Timer B Mode0x0 Reserved 0x1 One-Shot Timer mode 0x2 Periodic Timer mode 0x3 Capture mode The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register. ]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CTL</name>
    <description><![CDATA[GPTM Control (GPTMCTL)]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of areserved bit. To provide compatibility with future products]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>TBPWML</name>
    <description><![CDATA[GPTM Timer B PWM Output Level0: Output is unaffected. 1: Output is inverted. ]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>TBOTE</name>
    <description><![CDATA[GPTM Timer B Output Trigger Enable0: The output Timer B ADC trigger is disabled. 1: The output Timer B ADC trigger is enabled. ]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of areserved bit. To provide compatibility with future products]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBEVENT</name>
    <description><![CDATA[GPTM Timer B Event Mode0x0 Positive edge 0x1 Negative edge 0x2 Reserved 0x3 Both edges ]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>TBSTALL</name>
    <description><![CDATA[GPTM Timer B Stall Enable0: Timer B continues counting while the processor is halted by the debugger. 1: Timer B freezes counting while the processor is halted by the debugger. ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBEN</name>
    <description><![CDATA[GPTM Timer B Enable0: Timer B is disabled. 1: Timer B is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of areserved bit. To provide compatibility with future products]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TAPWML</name>
    <description><![CDATA[GPTM Timer A PWM Output Level0: Output is unaffected. 1: Output is inverted. ]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TAOTE</name>
    <description><![CDATA[GPTM Timer A Output Trigger Enable0: The output Timer A ADC trigger is disabled. 1: The output Timer A ADC trigger is enabled. ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RTCEN</name>
    <description><![CDATA[GPTM RTC Enable0: RTC counting is disabled. 1: RTC counting is enabled. ]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TAEVENT</name>
    <description><![CDATA[GPTM Timer A Event Mode0x0 Positive edge 0x1 Negative edge 0x2 Reserved 0x3 Both edges ]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>TASTALL</name>
    <description><![CDATA[GPTM Timer A Stall Enable0: Timer A continues counting while the processor is halted by the debugger. 1: Timer A freezes counting while the processor is halted by the debugger. ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TAEN</name>
    <description><![CDATA[GPTM Timer A Enable0: Timer A is disabled. 1: Timer A is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNC</name>
    <description><![CDATA[GPTM Synch Register (GPTMSYNC),]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>SYNC11</name>
    <description><![CDATA[Synchronize GPTM Timer 110x0 GPTM11 is not affected. 0x1 A timeout event for Timer A of GPTM11 is triggered. 0x2 A timeout event for Timer B of GPTM11 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM11 is triggered. ]]></description>
    <bitRange>[23:22]</bitRange>
  </field>
  <field>
    <name>SYNC10</name>
    <description><![CDATA[Synchronize GPTM Timer 100x0 GPTM10 is not affected. 0x1 A timeout event for Timer A of GPTM10 is triggered. 0x2 A timeout event for Timer B of GPTM10 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM10 is triggered. ]]></description>
    <bitRange>[21:20]</bitRange>
  </field>
  <field>
    <name>SYNC9</name>
    <description><![CDATA[Synchronize GPTM Timer 90x0 GPTM9 is not affected. 0x1 A timeout event for Timer A of GPTM9 is triggered. 0x2 A timeout event for Timer B of GPTM9 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM9 is triggered. ]]></description>
    <bitRange>[19:18]</bitRange>
  </field>
  <field>
    <name>SYNC8</name>
    <description><![CDATA[Synchronize GPTM Timer 80x0 GPTM8 is not affected. 0x1 A timeout event for Timer A of GPTM8 is triggered. 0x2 A timeout event for Timer B of GPTM8 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM8 is triggered. ]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>SYNC7</name>
    <description><![CDATA[Synchronize GPTM Timer 70x0 GPT7 is not affected. GPTM1632S Specification version 0.5 Page 25 TI Confidential  NDA Restrictions 0x1 A timeout event for Timer A of GPTM7 is triggered. 0x2 A timeout event for Timer B of GPTM7 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM7 is triggered. ]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>SYNC6</name>
    <description><![CDATA[Synchronize GPTM Timer 60x0 GPTM6 is not affected. 0x1 A timeout event for Timer A of GPTM6 is triggered. 0x2 A timeout event for Timer B of GPTM6 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM6 is triggered. ]]></description>
    <bitRange>[13:12]</bitRange>
  </field>
  <field>
    <name>SYNC5</name>
    <description><![CDATA[Synchronize GPTM Timer 50x0 GPTM5 is not affected. 0x1 A timeout event for Timer A of GPTM5 is triggered. 0x2 A timeout event for Timer B of GPTM5 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM5 is triggered. ]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>SYNC4</name>
    <description><![CDATA[Synchronize GPTM Timer 40x0 GPTM4 is not affected. 0x1 A timeout event for Timer A of GPTM4 is triggered. 0x2 A timeout event for Timer B of GPTM4 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM4 is triggered. ]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>SYNC3</name>
    <description><![CDATA[Synchronize GPTM Timer 30x0 GPTM3 is not affected. 0x1 A timeout event for Timer A of GPTM3 is triggered. 0x2 A timeout event for Timer B of GPTM3 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM3 is triggered. ]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>SYNC2</name>
    <description><![CDATA[Synchronize GPTM Timer 20x0 GPTM2 is not affected. 0x1 A timeout event for Timer A of GPTM2 is triggered. 0x2 A timeout event for Timer B of GPTM2 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM2 is triggered. ]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>SYNC1</name>
    <description><![CDATA[Synchronize GPTM Timer 10x0 GPTM1 is not affected. 0x1 A timeout event for Timer A of GPTM1 is triggered. GPTM1632S Specification version 0.5 Page 26 TI Confidential  NDA Restrictions 0x2 A timeout event for Timer B of GPTM1 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM1 is triggered. ]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>SYNC0</name>
    <description><![CDATA[Synchronize GPTM Timer 00x0 GPTM0 is not affected. 0x1 A timeout event for Timer A of GPTM0 is triggered. 0x2 A timeout event for Timer B of GPTM0 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM0 is triggered. ]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IMR</name>
    <description><![CDATA[GPTM Interrupt Mask (GPTMIMR)]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WUMIS</name>
    <description><![CDATA[GPTM Write Update Error Interrupt Mask]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABIM</name>
    <description><![CDATA[GPTM Timer B DMA DONE Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMIM</name>
    <description><![CDATA[GPTM Timer B Match Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEIM</name>
    <description><![CDATA[GPTM Timer B Capture Event Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMIM</name>
    <description><![CDATA[GPTM Timer B Capture Match Interrupt Mask0: Interrupt is disabled.  1: Interrupt is enabled. ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOIM</name>
    <description><![CDATA[GPTM Timer B Time-out Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAAIM</name>
    <description><![CDATA[GPTM Timer A DMA DONE Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMIM</name>
    <description><![CDATA[GPTM Timer A Match Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCIM</name>
    <description><![CDATA[GPTM RTC Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled ]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEIM</name>
    <description><![CDATA[GPTM Timer A Capture Event Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMIM</name>
    <description><![CDATA[GPTM Timer A Capture Match Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOIM</name>
    <description><![CDATA[GPTM Timer A Time-out Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RIS</name>
    <description><![CDATA[GPTM Raw Interrupt Status (GPTMRIS)]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WURIS</name>
    <description><![CDATA[GPTM Write Update Error Raw Interrupt0: No error. 1: Either Timer A or B was written twice in a Row or Timer A was written before the corresponding Timer B was written. ]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABRIS</name>
    <description><![CDATA[GPTM Timer B DMA Done Raw Interrupt]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMRIS</name>
    <description><![CDATA[GPTM Timer B Match Raw Interrupt]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBERIS</name>
    <description><![CDATA[GPTM Timer B Capture Event Raw Interrupt]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMRIS</name>
    <description><![CDATA[GPTM Timer B Capture Match Raw Interrupt]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTORIS</name>
    <description><![CDATA[GPTM Timer B Time-out Raw Interrupt]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAARIS</name>
    <description><![CDATA[GPTM Timer A DMA DONE Raw Interrupt]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMRIS</name>
    <description><![CDATA[GPTM Timer A Match Raw Interrupt]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCRIS</name>
    <description><![CDATA[GPTM RTC Raw Interrupt]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAERIS</name>
    <description><![CDATA[GPTM Timer A Capture Event Raw Interrupt]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMRIS</name>
    <description><![CDATA[GPTM Timer A Capture Match Raw Interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATORIS</name>
    <description><![CDATA[GPTM Timer A Time-out Raw Interrupt]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MIS</name>
    <description><![CDATA[GPTM Masked Interrupt Status (GPTMMIS),]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WUEMIS</name>
    <description><![CDATA[GPTM Write Update Error Masked Interrupt0: No error. 1: Either Timer A or B was written twice in a Row or Timer A was written before the corresponding Timer B was written. ]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABMIS</name>
    <description><![CDATA[GPTM Timer B DMA DONE Masked Interrupt]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMMIS</name>
    <description><![CDATA[GPTM Timer B Match Masked Interrupt]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEMIS</name>
    <description><![CDATA[GPTM Timer B Capture Event Masked Interrupt]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMMIS</name>
    <description><![CDATA[GPTM Timer B Capture Match Masked Interrupt]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOMIS</name>
    <description><![CDATA[GPTM Timer B Time-out Masked Interrupt]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAAMIS</name>
    <description><![CDATA[GPTM Timer A DMA DONE Masked Interrupt]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMRIS</name>
    <description><![CDATA[GPTM Timer A Match Raw Interrupt]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCMIS</name>
    <description><![CDATA[GPTM RTC Masked Interrupt]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEMIS</name>
    <description><![CDATA[GPTM Timer A Capture Event Raw Interrupt]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMMIS</name>
    <description><![CDATA[GPTM Timer A Capture Match Raw Interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOMIS</name>
    <description><![CDATA[GPTM Timer A Time-out Raw Interrupt ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ICLR</name>
    <description><![CDATA[GPTM Interrupt Clear (GPTMICLR),]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WUECINT</name>
    <description><![CDATA[GPTM Write Update Error Interrupt Clear]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABINT</name>
    <description><![CDATA[GPTM Timer B DMA DONE Interrupt Clear]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMCINT</name>
    <description><![CDATA[GPTM Timer B Match Interrupt Clear]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBECINT</name>
    <description><![CDATA[GPTM Timer B Capture Event Interrupt Clear]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMCINT</name>
    <description><![CDATA[GPTM Timer B Capture Match Interrupt Clear]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOCINT</name>
    <description><![CDATA[GPTM Timer B Time-out Interrupt Clear]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAAINT</name>
    <description><![CDATA[GPTM Timer A DMA DONE Interrupt Clear]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMCINT</name>
    <description><![CDATA[GPTM Timer A Match Interrupt Clear]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCCINT</name>
    <description><![CDATA[GPTM RTC Interrupt Clear]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAECINT</name>
    <description><![CDATA[GPTM Timer A Capture Event Interrupt Clear]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMCINT</name>
    <description><![CDATA[GPTM Timer A Capture Match Interrupt Clear]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOCINT</name>
    <description><![CDATA[GPTM Timer A Time-out Interrupt Clear ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAILR</name>
    <description><![CDATA[GPTM Timer A Interval Load  Register]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAILR</name>
    <description><![CDATA[GPTM Timer A Interval Load  Register (GPTMTAILR)]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBILR</name>
    <description><![CDATA[GPTM Timer B Interval Load  Register]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TBILR</name>
    <description><![CDATA[GPTM Timer B Interval Load  Register (GPTMTBILR)]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAMATCHR</name>
    <description><![CDATA[GPTM TimerA Match Register]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAMATCHR</name>
    <description><![CDATA[GPTM TimerA Match Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBMATCHR</name>
    <description><![CDATA[GPTM TimerB Match Register]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TBMATCHR</name>
    <description><![CDATA[GPTM TimerB Match Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPR</name>
    <description><![CDATA[GPTM Timer A Pre-scale (GPTMTAPR)]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TAPSR</name>
    <description><![CDATA[GPTM Timer A Pre-scale]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPR</name>
    <description><![CDATA[GPTM Timer B Pre-scale (GPTMTBPR)]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TBPSR</name>
    <description><![CDATA[GPTM Timer B Match Pre-scaleRegister 16: GPTM Timer A Pre-scale Match (GPTMTAPMR)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPMR</name>
    <description><![CDATA[GPTM Timer A Pre-scale Match (GPTMTAPMR)]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TAPSMR</name>
    <description><![CDATA[GPTM Timer A Pre-scale Match]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPMR</name>
    <description><![CDATA[GPTM Timer B Pre-scale Match (GPTMTBPMR)]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TBPSMR</name>
    <description><![CDATA[GPTM Timer B Pre-scale Match Register ]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAR</name>
    <description><![CDATA[GPTM Timer A This register shows the current value of 16-bit Timer A except for Edge-Event Time and Count modes. In the Input Edge Count mode]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAR</name>
    <description><![CDATA[GPTM Timer A Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBR</name>
    <description><![CDATA[GPTM Timer B This register shows the current value of 16-bit Timer B except for Edge-Event Time and Count modes. In the Input Edge Count mode]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TBR</name>
    <description><![CDATA[GPTM Timer B Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAV</name>
    <description><![CDATA[GPTM Timer A Value This register shows the current value of the free running 16-bit Timer A. In the 32-bit mode]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAV</name>
    <description><![CDATA[GPTM Timer A Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBV</name>
    <description><![CDATA[GPTM Timer B Value This register shows the current value of the free running 16-bit Timer B. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count  1. ]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAV</name>
    <description><![CDATA[GPTM Timer B Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RTCPD</name>
    <description><![CDATA[GPTM RTC Pre-divide Value This register shows the current value of the RTC pre-divider in RTC mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count  -1. ]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00007FFF</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>RTCPD</name>
    <description><![CDATA[GPTM RTC Pre-divider]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPS</name>
    <description><![CDATA[GPTM Timer A Pre-scale Snap-shot This register shows the current value of the Timer A pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count -1. ]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSS</name>
    <description><![CDATA[GPTM Timer A Pre-scaler]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPS</name>
    <description><![CDATA[GPTM Timer A Pre-scale Snap-shot This register shows the current value of the Timer B pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count -1. ]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on thevalue of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSS</name>
    <description><![CDATA[GPTM Timer B Pre-scaler ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPV</name>
    <description><![CDATA[GPTM Timer A Pre-scale Value This register shows the current value of the Timer A free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count  1. ]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSV</name>
    <description><![CDATA[GPTM Timer A Pre-scaler Value]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPV</name>
    <description><![CDATA[GPTM Timer B Pre-scale Value This register shows the current value of the Timer B free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count-1. ]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSV</name>
    <description><![CDATA[GPTM Timer B Pre-scaler Value ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DMAEV</name>
    <description><![CDATA[GPTM DMA Event This register allows software to enable/disable GPTM DMA trigger events. ]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>TBMDMAEN</name>
    <description><![CDATA[GPTM Timer B Match DMA Trigger Enable]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEDMAEN</name>
    <description><![CDATA[GPTM Timer B Capture Event DMA TriggerEnable ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMDMAEN</name>
    <description><![CDATA[GPTM Timer B Capture Match DMA TriggerEnable ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTODMAEN</name>
    <description><![CDATA[GPTM Timer B Time-Out DMA TriggerEnable ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>TAMDMAEN</name>
    <description><![CDATA[GPTM Timer A Match DMA Trigger Enable]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCDMAEN</name>
    <description><![CDATA[GPTM RTC Match DMA Trigger Enable]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEDMAEN</name>
    <description><![CDATA[GPTM Timer A Capture Event DMA TriggerEnable ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMDMAEN</name>
    <description><![CDATA[GPTM Timer A Capture Match DMA TriggerEnable ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATODMAEN</name>
    <description><![CDATA[GPTM Timer A Time-Out DMA TriggerEnable  ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADCEV</name>
    <description><![CDATA[GPTM DMA Event This register allows software to enable/disable GPTM ADC trigger events. ]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>TBMADCEN</name>
    <description><![CDATA[GPTM Timer B Match ADC Trigger Enable]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEADCEN</name>
    <description><![CDATA[GPTM Timer B Capture Event ADC TriggerEnable ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMADCEN</name>
    <description><![CDATA[GPTM Timer B Capture Match ADC TriggerEnable ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOADCEN</name>
    <description><![CDATA[GPTM Timer B Time-Out ADC TriggerEnable ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>TAMADCEN</name>
    <description><![CDATA[GPTM Timer A Match ADC Trigger Enable]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCADCEN</name>
    <description><![CDATA[GPTM RTC Match ADC Trigger Enable]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEADCEN</name>
    <description><![CDATA[GPTM Timer A Capture Event ADC TriggerEnable ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMADCEN</name>
    <description><![CDATA[GPTM Timer A Capture Match ADC TriggerEnable ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOADCEN</name>
    <description><![CDATA[GPTM Timer A Time-Out ADC TriggerEnable ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VERSION</name>
    <description><![CDATA[GPTM Peripheral Properties This register provides information regarding the GPTM ]]></description>
    <addressOffset>0x00000FB0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000400</resetValue>
<fields>
  <field>
    <name>VERSION</name>
    <description><![CDATA[Timer Size  0: Timer A/B are 16-bits wide with 8-bit prescale 1: Timer A/B are 32-bits wide with 16-bit prescale. ]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ANDCPP</name>
    <description><![CDATA[This register is used to logically AND PWM output pairs for each timer]]></description>
    <addressOffset>0x00000FB4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>CPP_AND_EN</name>
    <description><![CDATA[Bit 0 enables anding of the CPP outputs for timers A and B ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>GPT0</name>
<description><![CDATA[]]></description>
<baseAddress>0x40010000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>CFG</name>
    <description><![CDATA[GPTM Configuration]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>CFG</name>
    <description><![CDATA[GPTM Configuration -  The GPTMCFG values are defined as follows:  Value Description 0x0 32-bit timer configuration.  0x1 32-bit real-time clock 0x2 Reserved 0x3 Reserved 0x4 16-bit timer configuration.  The function is controlled by bits 1:0 of GPTMTAMR and GPTMTBMR.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAMR</name>
    <description><![CDATA[GPTM Timer A Mode (GPTMTAMR), Offset 0x004]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>TCACT</name>
    <description><![CDATA[Timer Compare Action Select 0: Disable compare operations 1: Toggle State on Time-Out 2: Clear CCP on Time-Out 3: Set CCP on Time-Out 4: Set CCP immediately and toggle on Time-Out 5: Clear CCP immediately and toggle on Time-Out 6: Set CCP immediately and clear on Time-Out 7: Clear CCP immediately and set on Time-Out]]></description>
    <bitRange>[15:13]</bitRange>
  </field>
  <field>
    <name>TACINTD</name>
    <description><![CDATA[One-Shot/Periodic Interrupt Mode 0: Normal Time-Out Interrupt 1: Mask Time-Out Interrupt]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TAPLO</name>
    <description><![CDATA[Legacy PWM operation 0: Legacy operation 1: CCP is set to 1 on time-out]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>TAMRSU</name>
    <description><![CDATA[Timer A Match Register Update mode 0: Update the GPTMAMATCHR and the GPTMAPR, if used on the next cycle.  1: Update the GPTMAMATCHR and the GPTMAPR, if used on the next time-out.  If the timer is disabled (TAEN is clear) when this bit is set, GPTMTAMATCHR and GPTMTAPR are updated when the timer is enabled. If the timer is stalled (TASTALL is set), GPTMTAMATCHR and GPTMTAPR are updated according to the configuration of this bit.]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>TAPWMIE</name>
    <description><![CDATA[GPTM Timer A PWM Interrupt Enable This bit enables interrupts in PWM mode on rising, falling, or both edges of the CCP output 0: Interrupt is disabled.  1: Interrupt is enabled.  This bit is only valid in PWM mode.]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TAILD</name>
    <description><![CDATA[GPTM Timer A PWM Interval Load Write 0: Update the GPTMTAR register with the value in the GPTMTAILR register on the next clock cycle. If the pre-scaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next clock cycle.  1: Update the GPTMTAR register with the value in the GPTMTAILR register on the next timeout. If the prescaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next timeout.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>TASNAPS</name>
    <description><![CDATA[GPTM Timer A Snap-Shot Mode 0: Snap-shot mode is disabled.  1: If Timer A is configured in the periodic mode, the actual free-running value of Timer A is loaded at the time-out event into the GPTM Timer A (GPTMTAR) register.]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TAWOT</name>
    <description><![CDATA[GPTM Timer A Wait-On-Trigger 0: Timer A begins counting as soon as it is enabled.  1: If Timer A is enabled (TAEN is set in the GPTMCTL register), Timer A does not begin counting until it receives a trigger from the timer in the previous position in the daisy chain. This bit must be clear for GP Timer Module 0, Timer A]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TAMIE</name>
    <description><![CDATA[GPTM Timer A Match Interrupt Enable -0: The match interrupt is disabled.  -1: An interrupt is generated when the match value in the GPTMTAMATCHR register is reached in the one-shot and periodic modes.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TACDIR</name>
    <description><![CDATA[GPTM Timer A Count Direction -0: The timer counts down.  -1: The timer counts up. When counting up, the timer starts from a value of 0x0.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TAAMS</name>
    <description><![CDATA[GPTM Timer A Alternate Mode -0: Capture/Compare mode is enabled.  -1: PWM mode is enabled.  -Note: To enable PWM mode, you must also clear the TACM bit and configure the TAMR field to 0x2.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TACM</name>
    <description><![CDATA[GPTM Timer A Capture Mode -0: Edge-Count mode -1: Edge-Time mode]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TAMR</name>
    <description><![CDATA[GPTM Timer A Mode-0x0 Reserved -0x1 One-Shot Timer mode -0x2 Periodic Timer mode -0x3 Capture mode -The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBMR</name>
    <description><![CDATA[GPTM Timer B Mode (GPTMTBMR)]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>TCACT</name>
    <description><![CDATA[Timer Compare Action Select0: Disable compare operations 1: Toggle State on Time-Out 2: Clear CCP on Time-Out 3: Set CCP on Time-Out 4: Set CCP immediately and toggle on Time-Out 5: Clear CCP immediately and toggle on Time-Out 6: Set CCP immediately and clear on Time-Out 7: Clear CCP immediately and set on Time-Out ]]></description>
    <bitRange>[15:13]</bitRange>
  </field>
  <field>
    <name>TBCINTD</name>
    <description><![CDATA[One-Shot/Periodic Interrupt Mode0: Normal Time-Out Interrupt 1: Mask Time-Out Interrupt ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBPLO</name>
    <description><![CDATA[Legacy PWM operation0: Legacy operation 1: CCP is set to 1 on time-out ]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>TBMRSU</name>
    <description><![CDATA[Timer B Match RegisterUpdate mode 0: Update the GPTMBMATCHR and the GPTMBPR]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>TBPWMIE</name>
    <description><![CDATA[GPTM Timer B PWM Interrupt EnableThis bit enables interrupts in PWM mode on rising]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBILD</name>
    <description><![CDATA[GPTM Timer A PWM Interval Load Write 0: Update the GPTMTAR register with the value in the GPTMTAILR register on the next clock cycle. If the pre-scaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next clock cycle.  1: Update the GPTMTAR register with the value in the GPTMTAILR register on the next timeout. If the prescaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next timeout.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>TBSNAPS</name>
    <description><![CDATA[GPTM Timer B Snap-Shot Mode0: Snap-shot mode is disabled. 1: If Timer B is configured in the periodic mode]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TBWOT</name>
    <description><![CDATA[GPTM Timer B Wait-On-Trigger0: Timer B begins counting as soon as it is enabled. 1: If Timer B is enabled (TBEN is set in the GPTMCTL register)]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TBMIE</name>
    <description><![CDATA[GPTM Timer B Match Interrupt Enable0: The match interrupt is disabled. 1: An interrupt is generated when the match value in the GPTMTBMATCHR register is reached in the one-shot and periodic modes. ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TBCDIR</name>
    <description><![CDATA[GPTM Timer B Count Direction0: The timer counts down. 1: The timer counts up. When counting up]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TBAMS</name>
    <description><![CDATA[GPTM Timer B Alternate Mode0: Capture/Compare mode is enabled. 1: PWM mode is enabled. Note: To enable PWM mode]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TBCM</name>
    <description><![CDATA[GPTM Timer B Capture Mode0: Edge-Count mode GPTM1632S Specification version 0.5 Page 21 TI Confidential  NDA Restrictions 1: Edge-Time mode ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TBMR</name>
    <description><![CDATA[GPTM Timer B Mode0x0 Reserved 0x1 One-Shot Timer mode 0x2 Periodic Timer mode 0x3 Capture mode The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register. ]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CTL</name>
    <description><![CDATA[GPTM Control (GPTMCTL)]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of areserved bit. To provide compatibility with future products]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>TBPWML</name>
    <description><![CDATA[GPTM Timer B PWM Output Level0: Output is unaffected. 1: Output is inverted. ]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>TBOTE</name>
    <description><![CDATA[GPTM Timer B Output Trigger Enable0: The output Timer B ADC trigger is disabled. 1: The output Timer B ADC trigger is enabled. ]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of areserved bit. To provide compatibility with future products]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBEVENT</name>
    <description><![CDATA[GPTM Timer B Event Mode0x0 Positive edge 0x1 Negative edge 0x2 Reserved 0x3 Both edges ]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>TBSTALL</name>
    <description><![CDATA[GPTM Timer B Stall Enable0: Timer B continues counting while the processor is halted by the debugger. 1: Timer B freezes counting while the processor is halted by the debugger. ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBEN</name>
    <description><![CDATA[GPTM Timer B Enable0: Timer B is disabled. 1: Timer B is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of areserved bit. To provide compatibility with future products]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TAPWML</name>
    <description><![CDATA[GPTM Timer A PWM Output Level0: Output is unaffected. 1: Output is inverted. ]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TAOTE</name>
    <description><![CDATA[GPTM Timer A Output Trigger Enable0: The output Timer A ADC trigger is disabled. 1: The output Timer A ADC trigger is enabled. ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RTCEN</name>
    <description><![CDATA[GPTM RTC Enable0: RTC counting is disabled. 1: RTC counting is enabled. ]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TAEVENT</name>
    <description><![CDATA[GPTM Timer A Event Mode0x0 Positive edge 0x1 Negative edge 0x2 Reserved 0x3 Both edges ]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>TASTALL</name>
    <description><![CDATA[GPTM Timer A Stall Enable0: Timer A continues counting while the processor is halted by the debugger. 1: Timer A freezes counting while the processor is halted by the debugger. ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TAEN</name>
    <description><![CDATA[GPTM Timer A Enable0: Timer A is disabled. 1: Timer A is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNC</name>
    <description><![CDATA[GPTM Synch Register (GPTMSYNC),]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>SYNC11</name>
    <description><![CDATA[Synchronize GPTM Timer 110x0 GPTM11 is not affected. 0x1 A timeout event for Timer A of GPTM11 is triggered. 0x2 A timeout event for Timer B of GPTM11 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM11 is triggered. ]]></description>
    <bitRange>[23:22]</bitRange>
  </field>
  <field>
    <name>SYNC10</name>
    <description><![CDATA[Synchronize GPTM Timer 100x0 GPTM10 is not affected. 0x1 A timeout event for Timer A of GPTM10 is triggered. 0x2 A timeout event for Timer B of GPTM10 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM10 is triggered. ]]></description>
    <bitRange>[21:20]</bitRange>
  </field>
  <field>
    <name>SYNC9</name>
    <description><![CDATA[Synchronize GPTM Timer 90x0 GPTM9 is not affected. 0x1 A timeout event for Timer A of GPTM9 is triggered. 0x2 A timeout event for Timer B of GPTM9 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM9 is triggered. ]]></description>
    <bitRange>[19:18]</bitRange>
  </field>
  <field>
    <name>SYNC8</name>
    <description><![CDATA[Synchronize GPTM Timer 80x0 GPTM8 is not affected. 0x1 A timeout event for Timer A of GPTM8 is triggered. 0x2 A timeout event for Timer B of GPTM8 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM8 is triggered. ]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>SYNC7</name>
    <description><![CDATA[Synchronize GPTM Timer 70x0 GPT7 is not affected. GPTM1632S Specification version 0.5 Page 25 TI Confidential  NDA Restrictions 0x1 A timeout event for Timer A of GPTM7 is triggered. 0x2 A timeout event for Timer B of GPTM7 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM7 is triggered. ]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>SYNC6</name>
    <description><![CDATA[Synchronize GPTM Timer 60x0 GPTM6 is not affected. 0x1 A timeout event for Timer A of GPTM6 is triggered. 0x2 A timeout event for Timer B of GPTM6 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM6 is triggered. ]]></description>
    <bitRange>[13:12]</bitRange>
  </field>
  <field>
    <name>SYNC5</name>
    <description><![CDATA[Synchronize GPTM Timer 50x0 GPTM5 is not affected. 0x1 A timeout event for Timer A of GPTM5 is triggered. 0x2 A timeout event for Timer B of GPTM5 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM5 is triggered. ]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>SYNC4</name>
    <description><![CDATA[Synchronize GPTM Timer 40x0 GPTM4 is not affected. 0x1 A timeout event for Timer A of GPTM4 is triggered. 0x2 A timeout event for Timer B of GPTM4 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM4 is triggered. ]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>SYNC3</name>
    <description><![CDATA[Synchronize GPTM Timer 30x0 GPTM3 is not affected. 0x1 A timeout event for Timer A of GPTM3 is triggered. 0x2 A timeout event for Timer B of GPTM3 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM3 is triggered. ]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>SYNC2</name>
    <description><![CDATA[Synchronize GPTM Timer 20x0 GPTM2 is not affected. 0x1 A timeout event for Timer A of GPTM2 is triggered. 0x2 A timeout event for Timer B of GPTM2 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM2 is triggered. ]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>SYNC1</name>
    <description><![CDATA[Synchronize GPTM Timer 10x0 GPTM1 is not affected. 0x1 A timeout event for Timer A of GPTM1 is triggered. GPTM1632S Specification version 0.5 Page 26 TI Confidential  NDA Restrictions 0x2 A timeout event for Timer B of GPTM1 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM1 is triggered. ]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>SYNC0</name>
    <description><![CDATA[Synchronize GPTM Timer 00x0 GPTM0 is not affected. 0x1 A timeout event for Timer A of GPTM0 is triggered. 0x2 A timeout event for Timer B of GPTM0 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM0 is triggered. ]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IMR</name>
    <description><![CDATA[GPTM Interrupt Mask (GPTMIMR)]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WUMIS</name>
    <description><![CDATA[GPTM Write Update Error Interrupt Mask]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABIM</name>
    <description><![CDATA[GPTM Timer B DMA DONE Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMIM</name>
    <description><![CDATA[GPTM Timer B Match Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEIM</name>
    <description><![CDATA[GPTM Timer B Capture Event Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMIM</name>
    <description><![CDATA[GPTM Timer B Capture Match Interrupt Mask0: Interrupt is disabled.  1: Interrupt is enabled. ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOIM</name>
    <description><![CDATA[GPTM Timer B Time-out Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAAIM</name>
    <description><![CDATA[GPTM Timer A DMA DONE Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMIM</name>
    <description><![CDATA[GPTM Timer A Match Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCIM</name>
    <description><![CDATA[GPTM RTC Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled ]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEIM</name>
    <description><![CDATA[GPTM Timer A Capture Event Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMIM</name>
    <description><![CDATA[GPTM Timer A Capture Match Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOIM</name>
    <description><![CDATA[GPTM Timer A Time-out Interrupt Mask0: Interrupt is disabled. 1: Interrupt is enabled. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RIS</name>
    <description><![CDATA[GPTM Raw Interrupt Status (GPTMRIS)]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WURIS</name>
    <description><![CDATA[GPTM Write Update Error Raw Interrupt0: No error. 1: Either Timer A or B was written twice in a Row or Timer A was written before the corresponding Timer B was written. ]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABRIS</name>
    <description><![CDATA[GPTM Timer B DMA Done Raw Interrupt]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMRIS</name>
    <description><![CDATA[GPTM Timer B Match Raw Interrupt]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBERIS</name>
    <description><![CDATA[GPTM Timer B Capture Event Raw Interrupt]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMRIS</name>
    <description><![CDATA[GPTM Timer B Capture Match Raw Interrupt]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTORIS</name>
    <description><![CDATA[GPTM Timer B Time-out Raw Interrupt]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAARIS</name>
    <description><![CDATA[GPTM Timer A DMA DONE Raw Interrupt]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMRIS</name>
    <description><![CDATA[GPTM Timer A Match Raw Interrupt]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCRIS</name>
    <description><![CDATA[GPTM RTC Raw Interrupt]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAERIS</name>
    <description><![CDATA[GPTM Timer A Capture Event Raw Interrupt]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMRIS</name>
    <description><![CDATA[GPTM Timer A Capture Match Raw Interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATORIS</name>
    <description><![CDATA[GPTM Timer A Time-out Raw Interrupt]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MIS</name>
    <description><![CDATA[GPTM Masked Interrupt Status (GPTMMIS),]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WUEMIS</name>
    <description><![CDATA[GPTM Write Update Error Masked Interrupt0: No error. 1: Either Timer A or B was written twice in a Row or Timer A was written before the corresponding Timer B was written. ]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABMIS</name>
    <description><![CDATA[GPTM Timer B DMA DONE Masked Interrupt]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMMIS</name>
    <description><![CDATA[GPTM Timer B Match Masked Interrupt]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEMIS</name>
    <description><![CDATA[GPTM Timer B Capture Event Masked Interrupt]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMMIS</name>
    <description><![CDATA[GPTM Timer B Capture Match Masked Interrupt]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOMIS</name>
    <description><![CDATA[GPTM Timer B Time-out Masked Interrupt]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAAMIS</name>
    <description><![CDATA[GPTM Timer A DMA DONE Masked Interrupt]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMRIS</name>
    <description><![CDATA[GPTM Timer A Match Raw Interrupt]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCMIS</name>
    <description><![CDATA[GPTM RTC Masked Interrupt]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEMIS</name>
    <description><![CDATA[GPTM Timer A Capture Event Raw Interrupt]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMMIS</name>
    <description><![CDATA[GPTM Timer A Capture Match Raw Interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOMIS</name>
    <description><![CDATA[GPTM Timer A Time-out Raw Interrupt ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ICLR</name>
    <description><![CDATA[GPTM Interrupt Clear (GPTMICLR),]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_3</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>WUECINT</name>
    <description><![CDATA[GPTM Write Update Error Interrupt Clear]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>DMABINT</name>
    <description><![CDATA[GPTM Timer B DMA DONE Interrupt Clear]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TBMCINT</name>
    <description><![CDATA[GPTM Timer B Match Interrupt Clear]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBECINT</name>
    <description><![CDATA[GPTM Timer B Capture Event Interrupt Clear]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMCINT</name>
    <description><![CDATA[GPTM Timer B Capture Match Interrupt Clear]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOCINT</name>
    <description><![CDATA[GPTM Timer B Time-out Interrupt Clear]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>DMAAINT</name>
    <description><![CDATA[GPTM Timer A DMA DONE Interrupt Clear]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TAMCINT</name>
    <description><![CDATA[GPTM Timer A Match Interrupt Clear]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCCINT</name>
    <description><![CDATA[GPTM RTC Interrupt Clear]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAECINT</name>
    <description><![CDATA[GPTM Timer A Capture Event Interrupt Clear]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMCINT</name>
    <description><![CDATA[GPTM Timer A Capture Match Interrupt Clear]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOCINT</name>
    <description><![CDATA[GPTM Timer A Time-out Interrupt Clear ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAILR</name>
    <description><![CDATA[GPTM Timer A Interval Load  Register]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAILR</name>
    <description><![CDATA[GPTM Timer A Interval Load  Register (GPTMTAILR)]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBILR</name>
    <description><![CDATA[GPTM Timer B Interval Load  Register]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TBILR</name>
    <description><![CDATA[GPTM Timer B Interval Load  Register (GPTMTBILR)]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAMATCHR</name>
    <description><![CDATA[GPTM TimerA Match Register]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAMATCHR</name>
    <description><![CDATA[GPTM TimerA Match Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBMATCHR</name>
    <description><![CDATA[GPTM TimerB Match Register]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TBMATCHR</name>
    <description><![CDATA[GPTM TimerB Match Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPR</name>
    <description><![CDATA[GPTM Timer A Pre-scale (GPTMTAPR)]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TAPSR</name>
    <description><![CDATA[GPTM Timer A Pre-scale]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPR</name>
    <description><![CDATA[GPTM Timer B Pre-scale (GPTMTBPR)]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TBPSR</name>
    <description><![CDATA[GPTM Timer B Match Pre-scaleRegister 16: GPTM Timer A Pre-scale Match (GPTMTAPMR)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPMR</name>
    <description><![CDATA[GPTM Timer A Pre-scale Match (GPTMTAPMR)]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TAPSMR</name>
    <description><![CDATA[GPTM Timer A Pre-scale Match]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPMR</name>
    <description><![CDATA[GPTM Timer B Pre-scale Match (GPTMTBPMR)]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TBPSMR</name>
    <description><![CDATA[GPTM Timer B Pre-scale Match Register ]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAR</name>
    <description><![CDATA[GPTM Timer A This register shows the current value of 16-bit Timer A except for Edge-Event Time and Count modes. In the Input Edge Count mode]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAR</name>
    <description><![CDATA[GPTM Timer A Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBR</name>
    <description><![CDATA[GPTM Timer B This register shows the current value of 16-bit Timer B except for Edge-Event Time and Count modes. In the Input Edge Count mode]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TBR</name>
    <description><![CDATA[GPTM Timer B Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAV</name>
    <description><![CDATA[GPTM Timer A Value This register shows the current value of the free running 16-bit Timer A. In the 32-bit mode]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAV</name>
    <description><![CDATA[GPTM Timer A Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBV</name>
    <description><![CDATA[GPTM Timer B Value This register shows the current value of the free running 16-bit Timer B. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count  1. ]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>TAV</name>
    <description><![CDATA[GPTM Timer B Register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RTCPD</name>
    <description><![CDATA[GPTM RTC Pre-divide Value This register shows the current value of the RTC pre-divider in RTC mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count  -1. ]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00007FFF</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>RTCPD</name>
    <description><![CDATA[GPTM RTC Pre-divider]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPS</name>
    <description><![CDATA[GPTM Timer A Pre-scale Snap-shot This register shows the current value of the Timer A pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count -1. ]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSS</name>
    <description><![CDATA[GPTM Timer A Pre-scaler]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPS</name>
    <description><![CDATA[GPTM Timer A Pre-scale Snap-shot This register shows the current value of the Timer B pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count -1. ]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on thevalue of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSS</name>
    <description><![CDATA[GPTM Timer B Pre-scaler ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TAPV</name>
    <description><![CDATA[GPTM Timer A Pre-scale Value This register shows the current value of the Timer A free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count  1. ]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSV</name>
    <description><![CDATA[GPTM Timer A Pre-scaler Value]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TBPV</name>
    <description><![CDATA[GPTM Timer B Pre-scale Value This register shows the current value of the Timer B free running pre-scaler in the 16-bit mode. Note: When the alternate timer clock (TIMCLK) is enabled; a read of a timer value will return the current count-1. ]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PSV</name>
    <description><![CDATA[GPTM Timer B Pre-scaler Value ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DMAEV</name>
    <description><![CDATA[GPTM DMA Event This register allows software to enable/disable GPTM DMA trigger events. ]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>TBMDMAEN</name>
    <description><![CDATA[GPTM Timer B Match DMA Trigger Enable]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEDMAEN</name>
    <description><![CDATA[GPTM Timer B Capture Event DMA TriggerEnable ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMDMAEN</name>
    <description><![CDATA[GPTM Timer B Capture Match DMA TriggerEnable ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTODMAEN</name>
    <description><![CDATA[GPTM Timer B Time-Out DMA TriggerEnable ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>TAMDMAEN</name>
    <description><![CDATA[GPTM Timer A Match DMA Trigger Enable]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCDMAEN</name>
    <description><![CDATA[GPTM RTC Match DMA Trigger Enable]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEDMAEN</name>
    <description><![CDATA[GPTM Timer A Capture Event DMA TriggerEnable ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMDMAEN</name>
    <description><![CDATA[GPTM Timer A Capture Match DMA TriggerEnable ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATODMAEN</name>
    <description><![CDATA[GPTM Timer A Time-Out DMA TriggerEnable  ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADCEV</name>
    <description><![CDATA[GPTM DMA Event This register allows software to enable/disable GPTM ADC trigger events. ]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>TBMADCEN</name>
    <description><![CDATA[GPTM Timer B Match ADC Trigger Enable]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CBEADCEN</name>
    <description><![CDATA[GPTM Timer B Capture Event ADC TriggerEnable ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CBMADCEN</name>
    <description><![CDATA[GPTM Timer B Capture Match ADC TriggerEnable ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TBTOADCEN</name>
    <description><![CDATA[GPTM Timer B Time-Out ADC TriggerEnable ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>TAMADCEN</name>
    <description><![CDATA[GPTM Timer A Match ADC Trigger Enable]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RTCADCEN</name>
    <description><![CDATA[GPTM RTC Match ADC Trigger Enable]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CAEADCEN</name>
    <description><![CDATA[GPTM Timer A Capture Event ADC TriggerEnable ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CAMADCEN</name>
    <description><![CDATA[GPTM Timer A Capture Match ADC TriggerEnable ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TATOADCEN</name>
    <description><![CDATA[GPTM Timer A Time-Out ADC TriggerEnable ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VERSION</name>
    <description><![CDATA[GPTM Peripheral Properties This register provides information regarding the GPTM ]]></description>
    <addressOffset>0x00000FB0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000400</resetValue>
<fields>
  <field>
    <name>VERSION</name>
    <description><![CDATA[Timer Size  0: Timer A/B are 16-bits wide with 8-bit prescale 1: Timer A/B are 32-bits wide with 16-bit prescale. ]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ANDCPP</name>
    <description><![CDATA[This register is used to logically AND PWM output pairs for each timer]]></description>
    <addressOffset>0x00000FB4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>CPP_AND_EN</name>
    <description><![CDATA[Bit 0 enables anding of the CPP outputs for timers A and B ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>VIMS</name>
<description><![CDATA[]]></description>
<baseAddress>0x40034000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000400</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>STATUS</name>
    <description><![CDATA[VIMS status]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Unused – reserved]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>LBDISABLED</name>
    <description><![CDATA[0: SYSBUS linebuffer is enabled or in transition to disabled
1: SYSBUS linebuffer is disabled and flushed]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>MODECHANGE</name>
    <description><![CDATA[0 : VIMS is in the mode defined by bit[1:0]
1 : VIMS is in the process of changing to  the mode specified in the control register]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>INV</name>
    <description><![CDATA[Invalidate in progress]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>MODE</name>
    <description><![CDATA[Current mode
00 : Disabled
01 : Enabled
10 : Split
11 : Off]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONTROL</name>
    <description><![CDATA[VIMS control]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CLRSTAT</name>
    <description><![CDATA[Set to clear statistic counters.]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>ENSTAT</name>
    <description><![CDATA[Set to enable statistic counters.]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[29:5]</bitRange>
  </field>
  <field>
    <name>LBDISABLE</name>
    <description><![CDATA[0: SYSBUS linebuffer enable request (default)
1: SYSBUS linebuffer disable request]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>ARBITRATION</name>
    <description><![CDATA[Arbitration priority between sysbus and icode/dcode
0 : Static ( icode/docde > sysbus)
1: round-robin]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>PREFETCH</name>
    <description><![CDATA[Enable tag-prefetch]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>MODE</name>
    <description><![CDATA[VIMS mode request
00 : Disabled
01 : Enabled
10 : Split
11 : Off]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT0</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000100</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>HITS</name>
    <description><![CDATA[Cache hit counter.
Increments on every cache hit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT1</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000104</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>MISS</name>
    <description><![CDATA[Cache miss counter.
Increments on every cache miss]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT2</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000108</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>LBHITS</name>
    <description><![CDATA[Cache linebuffer hit counter.
Increments on every read from linebuffer]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT3</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x0000010C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>PFHIT</name>
    <description><![CDATA[Cache prefetch hit counter.
Increments if prefetched tag is used in next access]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT4</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000110</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>ICODESTALL</name>
    <description><![CDATA[Icode stall counter.
Increments every cycle where icode is stalled (HREADY==0)]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT5</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000114</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DCODESTALL</name>
    <description><![CDATA[Dcode stall counter.
Increments every cycle where dcode is stalled (HREADY=0)]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT6DEBUG</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000118</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>WAY0HIT</name>
    <description><![CDATA[Cache hit counter – way0]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT7DEBUG</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x0000011C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>WAY1HIT</name>
    <description><![CDATA[Cache hit counter – way1]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT8DEBUG</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000120</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>WAY2HIT</name>
    <description><![CDATA[Cache hit counter – way2]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT9DEBUG</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000124</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>WAY3HIT</name>
    <description><![CDATA[Cache hit counter – way3]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT10DEBUG</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000128</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FBOVERFLOW</name>
    <description><![CDATA[Fill buffer overflow counter]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT11DEBUG</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x0000012C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>PFCNT</name>
    <description><![CDATA[Tag prefetch counter]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT12DEBUG</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000130</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>TAGCACHE</name>
    <description><![CDATA[Tag versus cache writes]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT13DEBUG</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000134</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>ICODERUN</name>
    <description><![CDATA[Icode run counter]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT14DEBUG</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000138</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DCODERUN</name>
    <description><![CDATA[Dcode run counter]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT15DEBUG</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x0000013C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FLASHCACHEREQ</name>
    <description><![CDATA[Flash request from cache block]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT16DEBUG</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000140</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FLASHIDREQ</name>
    <description><![CDATA[Flash requests from idbus]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT17DEBUG</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000144</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CACHEREQ</name>
    <description><![CDATA[Cache read requests]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STAT18DEBUG</name>
    <description><![CDATA[Cache statistics]]></description>
    <addressOffset>0x00000148</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>BROMIDREQ</name>
    <description><![CDATA[Boot ROM read requests from icode/dcode]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>ADI2</name>
<description><![CDATA[Analog Digital Interface]]></description>
<baseAddress>0x40086000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000200</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>DIR03</name>
    <description><![CDATA[Direct access for  adi byte offsets 0 to 3]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to ADI register 3]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to ADI register 2]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to ADI register 1]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to ADI register 0]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR47</name>
    <description><![CDATA[Direct access for  adi byte offsets 4 to 7]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to ADI register 7]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to ADI register 6]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to ADI register 5]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to ADI register 4]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR811</name>
    <description><![CDATA[Direct access for  adi byte offsets 8 to 11]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to ADI register 11]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to ADI register 10]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to ADI register 9]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to ADI register 8]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR1215</name>
    <description><![CDATA[Direct access for  adi byte offsets 12 to 15]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to ADI register 15]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to ADI register 14]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to ADI register 13]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to ADI register 12]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET03</name>
    <description><![CDATA[Set register for ADI byte offsets 0 to 3]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 3. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 2. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 1. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 0. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET47</name>
    <description><![CDATA[Set register for ADI byte offsets 4 to 7]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 7. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 6. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 5. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 4. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET811</name>
    <description><![CDATA[Set register for ADI byte offsets 8 to 11]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 11. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 10. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 9. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 8. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET1215</name>
    <description><![CDATA[Set register for ADI byte offsets 12 to 15]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 15. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 14. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 13. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 12. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR03</name>
    <description><![CDATA[Clear register for ADI byte offsets 0 to 3]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 3]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 2]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 1]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 0]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR47</name>
    <description><![CDATA[Clear register for ADI byte offsets 4 to 7]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 7]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 6]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 5]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 4]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR811</name>
    <description><![CDATA[Clear register for ADI byte offsets 8 to 11]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 11]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 10]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 9]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 8]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR1215</name>
    <description><![CDATA[Clear register for ADI byte offsets 12 to 15]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 15]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 14]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 13]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 12]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SLAVESTAT</name>
    <description><![CDATA[ADI Slave status register]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>DI_REQ</name>
    <description><![CDATA[Read current value of DI_REQ signal. Writing 0 to this bit forces a sync with slave, ensuring that req will be 0. It is recommended to write 0 to this register before power down of the master.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DI_ACK</name>
    <description><![CDATA[Read current value of DI_ACK signal]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SLAVECLR</name>
    <description><![CDATA[ADI Slave reset register]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>RESETLOCK</name>
    <description><![CDATA[This register is no longer accessible when this bit is set.  (unless sticky_bit_overwrite is asserted on top module)]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[6:1]</bitRange>
  </field>
  <field>
    <name>RESET</name>
    <description><![CDATA[Write 1 to reset the ADI slave]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SLAVECONF</name>
    <description><![CDATA[ADI Master configuration register]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000004</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CONFLOCK</name>
    <description><![CDATA[This register is no longer accessible when this bit is set.  (unless sticky_bit_overwrite is asserted on top module)]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[6:3]</bitRange>
  </field>
  <field>
    <name>WAITFORACK</name>
    <description><![CDATA[A transaction on the ADI interface does not end until ack has been received from the slave when this bit is set.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>ADICLKSPEED</name>
    <description><![CDATA[Sets the period of an ADI transactions. All transactions takes an even number of clock cycles,- ADI clock rising edge occurs in the middle of the period. Data and ctrl to slave is set up in beginning of cycle, and data from slave is read in after the transaction
00: An ADI transaction takes 2 master clock cyclkes
01: An ADI transaction takes 4 master clock cycles
10: And ADI Transaction takes 8 master clock cycles
11: An ADI transaction takes 16 master clock cycles]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B01</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 0 and 1]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 1]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 1, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 1]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 1, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 0]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 0, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 0]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 0, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B23</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 2 and 3]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 3]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 3, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 3]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 3, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 2]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 2, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 2]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 2, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B45</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 4 and 5]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 5]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 5, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 5]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 5, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 4]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 4, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 4]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 4, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B67</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 6 and 7]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 7]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 7, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 7]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 7, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 6]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 6, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 6]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 6, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B89</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 8 and 9]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 9]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 9, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 9]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 9, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 8]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 8, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 8]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 8, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1011</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 10 and 11]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 11]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 11, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 11]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 11, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 10]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 10, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 10]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 10, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1213</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 12 and 13]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 13]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 13, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 13]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 13, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 12]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 12, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 12]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 12, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1415</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 14 and 15]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 15]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 15, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 15]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 15, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 14]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 14, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 14]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 14, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B01</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 0 and 1]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 1]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 1, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 0]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 0, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B23</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 2 and 3]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 3]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 3, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 2]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 2, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B45</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 4 and 5]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 5]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 5, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 4]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 4, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B67</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 6 and 7]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 7]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 7, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 6]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 6, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B89</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 8 and 9]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 9]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 9, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 8]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 8, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1011</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 10 and 11]]></description>
    <addressOffset>0x00000074</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 11]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 11, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 10]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 10, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1213</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 12 and 13]]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 13]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 13, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 12]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 12, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1415</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 14 and 15]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 15]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 15, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 14]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 14, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B01</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 0 and 1]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 0 and 1]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  0 and 1, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B23</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 2 and 3]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 2 and 3]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  2 and 3, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B45</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 4 and 5]]></description>
    <addressOffset>0x00000088</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 4 and 5]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  4 and 5, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B67</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 6 and 7]]></description>
    <addressOffset>0x0000008C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 6 and 7]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  6 and 7, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B89</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 8 and 9]]></description>
    <addressOffset>0x00000090</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 8 and 9]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  8 and 9, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1011</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 10 and 11]]></description>
    <addressOffset>0x00000094</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 10 and 11]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  10 and 11, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1213</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 12 and 13]]></description>
    <addressOffset>0x00000098</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 12 and 13]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  12 and 13, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1415</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 14 and 15]]></description>
    <addressOffset>0x0000009C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 14 and 15]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  14 and 15, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AUX_ADI</name>
<description><![CDATA[Analog Digital Interface]]></description>
<baseAddress>0x400CB000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000200</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>DIR03</name>
    <description><![CDATA[Direct access for  adi byte offsets 0 to 3]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to ADI register 3]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to ADI register 2]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to ADI register 1]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to ADI register 0]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR47</name>
    <description><![CDATA[Direct access for  adi byte offsets 4 to 7]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to ADI register 7]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to ADI register 6]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to ADI register 5]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to ADI register 4]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR811</name>
    <description><![CDATA[Direct access for  adi byte offsets 8 to 11]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to ADI register 11]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to ADI register 10]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to ADI register 9]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to ADI register 8]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR1215</name>
    <description><![CDATA[Direct access for  adi byte offsets 12 to 15]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to ADI register 15]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to ADI register 14]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to ADI register 13]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to ADI register 12]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET03</name>
    <description><![CDATA[Set register for ADI byte offsets 0 to 3]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 3. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 2. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 1. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 0. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET47</name>
    <description><![CDATA[Set register for ADI byte offsets 4 to 7]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 7. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 6. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 5. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 4. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET811</name>
    <description><![CDATA[Set register for ADI byte offsets 8 to 11]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 11. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 10. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 9. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 8. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET1215</name>
    <description><![CDATA[Set register for ADI byte offsets 12 to 15]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 15. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 14. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 13. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 12. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR03</name>
    <description><![CDATA[Clear register for ADI byte offsets 0 to 3]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 3]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 2]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 1]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 0]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR47</name>
    <description><![CDATA[Clear register for ADI byte offsets 4 to 7]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 7]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 6]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 5]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 4]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR811</name>
    <description><![CDATA[Clear register for ADI byte offsets 8 to 11]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 11]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 10]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 9]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 8]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR1215</name>
    <description><![CDATA[Clear register for ADI byte offsets 12 to 15]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 15]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 14]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 13]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 12]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SLAVESTAT</name>
    <description><![CDATA[ADI Slave status register]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>DI_REQ</name>
    <description><![CDATA[Read current value of DI_REQ signal. Writing 0 to this bit forces a sync with slave, ensuring that req will be 0. It is recommended to write 0 to this register before power down of the master.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DI_ACK</name>
    <description><![CDATA[Read current value of DI_ACK signal]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SLAVECLR</name>
    <description><![CDATA[ADI Slave reset register]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>RESETLOCK</name>
    <description><![CDATA[This register is no longer accessible when this bit is set.  (unless sticky_bit_overwrite is asserted on top module)]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[6:1]</bitRange>
  </field>
  <field>
    <name>RESET</name>
    <description><![CDATA[Write 1 to reset the ADI slave]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SLAVECONF</name>
    <description><![CDATA[ADI Master configuration register]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000004</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CONFLOCK</name>
    <description><![CDATA[This register is no longer accessible when this bit is set.  (unless sticky_bit_overwrite is asserted on top module)]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[6:3]</bitRange>
  </field>
  <field>
    <name>WAITFORACK</name>
    <description><![CDATA[A transaction on the ADI interface does not end until ack has been received from the slave when this bit is set.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>ADICLKSPEED</name>
    <description><![CDATA[Sets the period of an ADI transactions. All transactions takes an even number of clock cycles,- ADI clock rising edge occurs in the middle of the period. Data and ctrl to slave is set up in beginning of cycle, and data from slave is read in after the transaction
00: An ADI transaction takes 2 master clock cyclkes
01: An ADI transaction takes 4 master clock cycles
10: And ADI Transaction takes 8 master clock cycles
11: An ADI transaction takes 16 master clock cycles]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B01</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 0 and 1]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 1]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 1, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 1]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 1, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 0]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 0, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 0]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 0, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B23</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 2 and 3]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 3]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 3, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 3]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 3, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 2]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 2, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 2]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 2, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B45</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 4 and 5]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 5]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 5, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 5]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 5, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 4]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 4, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 4]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 4, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B67</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 6 and 7]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 7]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 7, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 7]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 7, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 6]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 6, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 6]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 6, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B89</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 8 and 9]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 9]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 9, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 9]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 9, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 8]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 8, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 8]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 8, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1011</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 10 and 11]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 11]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 11, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 11]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 11, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 10]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 10, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 10]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 10, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1213</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 12 and 13]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 13]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 13, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 13]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 13, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 12]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 12, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 12]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 12, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1415</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 14 and 15]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 15]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 15, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 15]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 15, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 14]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 14, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 14]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 14, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B01</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 0 and 1]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 1]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 1, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 0]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 0, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B23</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 2 and 3]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 3]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 3, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 2]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 2, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B45</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 4 and 5]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 5]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 5, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 4]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 4, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B67</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 6 and 7]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 7]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 7, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 6]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 6, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B89</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 8 and 9]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 9]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 9, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 8]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 8, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1011</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 10 and 11]]></description>
    <addressOffset>0x00000074</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 11]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 11, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 10]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 10, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1213</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 12 and 13]]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 13]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 13, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 12]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 12, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1415</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 14 and 15]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 15]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 15, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 14]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 14, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B01</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 0 and 1]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 0 and 1]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  0 and 1, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B23</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 2 and 3]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 2 and 3]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  2 and 3, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B45</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 4 and 5]]></description>
    <addressOffset>0x00000088</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 4 and 5]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  4 and 5, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B67</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 6 and 7]]></description>
    <addressOffset>0x0000008C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 6 and 7]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  6 and 7, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B89</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 8 and 9]]></description>
    <addressOffset>0x00000090</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 8 and 9]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  8 and 9, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1011</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 10 and 11]]></description>
    <addressOffset>0x00000094</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 10 and 11]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  10 and 11, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1213</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 12 and 13]]></description>
    <addressOffset>0x00000098</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 12 and 13]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  12 and 13, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1415</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 14 and 15]]></description>
    <addressOffset>0x0000009C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 14 and 15]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  14 and 15, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>ADI3</name>
<description><![CDATA[Analog Digital Interface]]></description>
<baseAddress>0x40086200</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000200</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>DIR03</name>
    <description><![CDATA[Direct access for  adi byte offsets 0 to 3]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to ADI register 3]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to ADI register 2]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to ADI register 1]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to ADI register 0]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR47</name>
    <description><![CDATA[Direct access for  adi byte offsets 4 to 7]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to ADI register 7]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to ADI register 6]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to ADI register 5]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to ADI register 4]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR811</name>
    <description><![CDATA[Direct access for  adi byte offsets 8 to 11]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to ADI register 11]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to ADI register 10]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to ADI register 9]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to ADI register 8]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR1215</name>
    <description><![CDATA[Direct access for  adi byte offsets 12 to 15]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to ADI register 15]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to ADI register 14]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to ADI register 13]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to ADI register 12]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET03</name>
    <description><![CDATA[Set register for ADI byte offsets 0 to 3]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 3. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 2. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 1. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 0. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET47</name>
    <description><![CDATA[Set register for ADI byte offsets 4 to 7]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 7. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 6. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 5. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 4. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET811</name>
    <description><![CDATA[Set register for ADI byte offsets 8 to 11]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 11. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 10. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 9. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 8. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET1215</name>
    <description><![CDATA[Set register for ADI byte offsets 12 to 15]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 15. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 14. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 13. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in ADI register 12. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR03</name>
    <description><![CDATA[Clear register for ADI byte offsets 0 to 3]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 3]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 2]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 1]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 0]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR47</name>
    <description><![CDATA[Clear register for ADI byte offsets 4 to 7]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 7]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 6]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 5]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 4]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR811</name>
    <description><![CDATA[Clear register for ADI byte offsets 8 to 11]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 11]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 10]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 9]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 8]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR1215</name>
    <description><![CDATA[Clear register for ADI byte offsets 12 to 15]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 15]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 14]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 13]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in ADI register 12]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SLAVESTAT</name>
    <description><![CDATA[ADI Slave status register]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>DI_REQ</name>
    <description><![CDATA[Read current value of DI_REQ signal. Writing 0 to this bit forces a sync with slave, ensuring that req will be 0. It is recommended to write 0 to this register before power down of the master.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DI_ACK</name>
    <description><![CDATA[Read current value of DI_ACK signal]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SLAVECLR</name>
    <description><![CDATA[ADI Slave reset register]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>RESETLOCK</name>
    <description><![CDATA[This register is no longer accessible when this bit is set.  (unless sticky_bit_overwrite is asserted on top module)]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[6:1]</bitRange>
  </field>
  <field>
    <name>RESET</name>
    <description><![CDATA[Write 1 to reset the ADI slave]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SLAVECONF</name>
    <description><![CDATA[ADI Master configuration register]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000004</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CONFLOCK</name>
    <description><![CDATA[This register is no longer accessible when this bit is set.  (unless sticky_bit_overwrite is asserted on top module)]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[6:3]</bitRange>
  </field>
  <field>
    <name>WAITFORACK</name>
    <description><![CDATA[A transaction on the ADI interface does not end until ack has been received from the slave when this bit is set.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>ADICLKSPEED</name>
    <description><![CDATA[Sets the period of an ADI transactions. All transactions takes an even number of clock cycles,- ADI clock rising edge occurs in the middle of the period. Data and ctrl to slave is set up in beginning of cycle, and data from slave is read in after the transaction
00: An ADI transaction takes 2 master clock cyclkes
01: An ADI transaction takes 4 master clock cycles
10: And ADI Transaction takes 8 master clock cycles
11: An ADI transaction takes 16 master clock cycles]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B01</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 0 and 1]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 1]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 1, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 1]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 1, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 0]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 0, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 0]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 0, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B23</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 2 and 3]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 3]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 3, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 3]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 3, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 2]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 2, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 2]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 2, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B45</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 4 and 5]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 5]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 5, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 5]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 5, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 4]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 4, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 4]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 4, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B67</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 6 and 7]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 7]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 7, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 7]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 7, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 6]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 6, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 6]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 6, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B89</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 8 and 9]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 9]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 9, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 9]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 9, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 8]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 8, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 8]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 8, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1011</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 10 and 11]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 11]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 11, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 11]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 11, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 10]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 10, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 10]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 10, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1213</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 12 and 13]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 13]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 13, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 13]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 13, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 12]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 12, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 12]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 12, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1415</name>
    <description><![CDATA[Masked access (4m/4d) for ADI Registers at byte offsets 14 and 15]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 15]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 15, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 15]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 15, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in ADI register 14]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in ADI register 14, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in ADI register 14]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in ADI register 14, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B01</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 0 and 1]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 1]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 1, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 0]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 0, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B23</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 2 and 3]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 3]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 3, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 2]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 2, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B45</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 4 and 5]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 5]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 5, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 4]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 4, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B67</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 6 and 7]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 7]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 7, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 6]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 6, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B89</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 8 and 9]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 9]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 9, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 8]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 8, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1011</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 10 and 11]]></description>
    <addressOffset>0x00000074</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 11]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 11, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 10]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 10, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1213</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 12 and 13]]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 13]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 13, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 12]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 12, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1415</name>
    <description><![CDATA[Masked access (8m/8d) for ADI Registers at byte offsets 14 and 15]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  ADI register 15]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for ADI register 15, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  ADI register 14]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for ADI register 14, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B01</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 0 and 1]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 0 and 1]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  0 and 1, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B23</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 2 and 3]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 2 and 3]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  2 and 3, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B45</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 4 and 5]]></description>
    <addressOffset>0x00000088</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 4 and 5]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  4 and 5, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B67</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 6 and 7]]></description>
    <addressOffset>0x0000008C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 6 and 7]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  6 and 7, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B89</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 8 and 9]]></description>
    <addressOffset>0x00000090</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 8 and 9]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  8 and 9, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1011</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 10 and 11]]></description>
    <addressOffset>0x00000094</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 10 and 11]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  10 and 11, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1213</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 12 and 13]]></description>
    <addressOffset>0x00000098</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 12 and 13]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  12 and 13, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1415</name>
    <description><![CDATA[Masked access (16m/16d) for ADI Registers at byte offsets 14 and 15]]></description>
    <addressOffset>0x0000009C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for ADI register 14 and 15]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for ADI register at offsets  14 and 15, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>TRNG</name>
<description><![CDATA[True Random Number generator]]></description>
<baseAddress>0x40028000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00002000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>OUTLOW</name>
    <description><![CDATA[Output register for LSW randon number
read  access to LSW of 64-bit random number]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>OUT</name>
    <description><![CDATA[Least significant word half of 64-bit word of random data, only valid when the 'ready'
bit in the TRNG_STATUS register has value '1'.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>OUTHI</name>
    <description><![CDATA[To Read MSW of Random Number
read access to MSW of 64-bit random number]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>OUT</name>
    <description><![CDATA[Most significant word half of 64-bit word of random data, only valid when the 'ready'
bit in the TRNG_STATUS register has value '1'.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STATUS</name>
    <description><![CDATA[Status register]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>NEED_CLOCK</name>
    <description><![CDATA[1' indicates that the TRNG is busy generating entropy or is in one of its test modes - clocks may not be turned off and the power supply voltage must be kept stable. This bit is a direct mirror of the 'TRNG_need_clock' output signal of the module.]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[30:2]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN_OFLO</name>
    <description><![CDATA[1' = the number of FROs shut down after a second 'error event' (i.e. the number of
'1' bits in the TRNG_ALARMSTOP register) has exceeded the threshold set by 'shutdown_threshold' in the TRNG_ERRORCNT register. Writing a '1' to bit [1] of the TRNG_INTACK register clears this bit to '0' again.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>READY</name>
    <description><![CDATA[1' = data is available in the TRNG_OUTPUT_H/L registers. Acknowledging this state by writing a '1' to bit [0] of the TRNG_INTACK register clears this bit to '0', if a new number is already available in the internal register of the TRNG, the number is directly clocked into the result register. In this case the status bit is asserted again, after one clock cycle.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>INTMASK</name>
    <description><![CDATA[Interrupt mask register]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN_OFLO</name>
    <description><![CDATA[1' = allow the 'shutdown_oflo' bit in the TRNG_STATUS register to activate the
(active LOW) 'SINTREQUEST' output.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>READY</name>
    <description><![CDATA[1' = allow the 'ready' bit in the TRNG_STATUS register to activate the (active LOW)
'SINTREQUEST' output.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>INTACK</name>
    <description><![CDATA[Interrupt acknowledge register]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN_OFLO</name>
    <description><![CDATA[Write a '1' to clear the 'shutdown_oflo' bit in the TRNG_STATUS register. Need not
be written with a '0' after writing a '1', always reads '0'.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>READY</name>
    <description><![CDATA[Write a '1' to clear the 'ready' bit in the TRNG_STATUS register. Need not be written with a '0' after writing a '1', always reads '0'.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONTROL</name>
    <description><![CDATA[Control register]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>STARTUP_CYCLES</name>
    <description><![CDATA[This field determines the number of samples (between 28 and 224) taken to gather entropy from the FROs during startup. If the written value of this field is zero, the number of samples is 224, otherwise the number of samples equals the written value
times 28.
This field can only be written when 'enable_trng' was '0' before the write.]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:11]</bitRange>
  </field>
  <field>
    <name>ENABLE_TRNG</name>
    <description><![CDATA[Setting this bit to '1' starts the TRNG, gathering entropy from the FROs for the
number of samples determined by the value in the 'startup_cycles' field. Resetting this bit to '0' forces all TRNG logic back into the idle state immediately.]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[9:3]</bitRange>
  </field>
  <field>
    <name>NO_LFSR_FB</name>
    <description><![CDATA[1' = Remove XNOR feedback from the main LFSR, converting it into a normal shift
register for the XOR-ed outputs of the FROs (shifting data in on the LSB side). A '1' also forces the LFSR to sample continuously.
This bit can only be set to '1' when 'test_mode' is also set to '1'.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TEST_MODE</name>
    <description><![CDATA[1' = Enables access to the TRNG_COUNT and TRNG_LFSR_L/M/H registers (the latter are cleared before enabling access)  and keep 'TRNG_need_clock' output active
HIGH for testing purposes.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG</name>
    <description><![CDATA[Contains the seed]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>MAX_REFILL_CYCLES</name>
    <description><![CDATA[This field determines the maximum number of samples (between 28 and 224) taken to re-generate entropy from the FROs after reading out a 64 bits random number. If the written value of this field is zero, the number of samples is 224, otherwise the number of samples equals the written value times 28.
This field can only be modified while 'enable_trng' in TRNG_CONTROL is '0'.]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>SAMPLE_DIV</name>
    <description><![CDATA[This field directly controls the number of CLK input cycles between samples taken
from the FROs. Default value 0 indicates that samples are taken every CLK cycle,
maximum value 15d takes one sample every 16 CLK cycles.
This field must be set to a value such that the slowest FRO (even under worst-case
conditions) has a cycle time less than twice the sample period.
This field can only be modified while 'enable_trng' in TRNG_CONTROL is '0'.]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>MIN_REFILL_CYCLES</name>
    <description><![CDATA[This field determines the minimum number of samples (between 26 and 224) taken to re-generate entropy from the FROs after reading out a 64 bits random number. If the value of this field is zero, the number of samples is fixed to the value determined by the 'max_refill_cycles' field, otherwise the minimum number of samples equals the written value times 64 (which can be up to 214). The number of samples defined here
cannot be higher than the number defined by the 'max_refill_cycles' field (i.e. that field takes precedence).
This field can only be modified while 'enable_trng' in TRNG_CONTROL is '0'.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALARMCNT</name>
    <description><![CDATA[Shutdown interr cntrl registers]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000FF</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:30]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN_COUNT</name>
    <description><![CDATA[Read-only, indicates the number of '1' bits in the TRNG_ALARMSTOP register.
This field is 6 bits wide to allow up to 32 'ones' to be indicated; the actual maximum
value equals the number of FROs.]]></description>
    <bitRange>[29:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN_THRESHOLD</name>
    <description><![CDATA[Threshold setting for generating the 'shutdown_oflo' interrupt, which is activated
when the 'shutdown_count' value in this register exceeds the value set here.]]></description>
    <bitRange>[20:16]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>ALARM_THRESHOLD</name>
    <description><![CDATA[Alarm detection threshold for the repeating pattern detectors on each FRO. An FRO 'alarm event' is declared when a repeating pattern (of up to four samples length) is detected continuously for the number of samples defined by this field's value. Reset value 255d should keep the number of 'alarm events' to a manageable level.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FROENABLE</name>
    <description><![CDATA[FRO enable register]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00FFFFFF</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>FRO_ENABLES</name>
    <description><![CDATA[Enable bits for the individual FROs, a '1' in bit [n] enables FRO 'n'. Default state is all '1's to enable all FROs after power-up (note that they are not actually started up before the 'enable_trng' bit in the TRNG_CONTROL register is set to '1'). Bits are automatically forced to '0' here (and cannot be written to '1') while the corresponding bit in the TRNG_ALARMSTOP register has value '1'.]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FRODETUNE</name>
    <description><![CDATA[FRO de-tune bits register]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>FRO_DETUNES</name>
    <description><![CDATA[De-tune bits for the individual FROs, a '1' in bit [n] lets FRO 'n' run approximately 5% faster. The value of one of these bits may only be changed while the corresponding FRO is turned off (by temporarily writing a '0' in the corresponding
bit of the TRNG_FROENABLE register).]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALARMMASK</name>
    <description><![CDATA[Alarm event log register]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>FRO_ALARMMASKS</name>
    <description><![CDATA[Logging bits for the 'alarm events' of individual FROs. A '1' in bit [n] indicates FRO 'n' experienced an 'alarm event'.]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALARMSTOP</name>
    <description><![CDATA[Alarm shutdown register]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>FRO_ALARMSTOPS</name>
    <description><![CDATA[Logging bits for the 'alarm events' of individual FROs, a '1' in bit [n] indicates FRO 'n' experienced more than one 'alarm event' in quick succession and has been turned off. A '1' in this field forces the corresponding bit in the  TRNG_FROENABLE register to '0'.]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>LFSR_L</name>
    <description><![CDATA[Main LFSR bits [31:0]]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>LFSR_31_0</name>
    <description><![CDATA[Bits [31:0] of the main entropy accumulation LFSR. Register can only be accessed when 'test_mode' bit in TRNG_CONTROL is set to '1', register contents will be
cleared to zero before access is enabled.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>LFSR_M</name>
    <description><![CDATA[Main LFSR bits [63:32]]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>LFSR_63_32</name>
    <description><![CDATA[Bits [63:32] of the main entropy accumulation LFSR. Register can only be accessed when 'test_mode' bit in TRNG_CONTROL is set to '1', register contents will be cleared to zero before access is enabled.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>LFSR_H</name>
    <description><![CDATA[Main LFSR bits [80:64]]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>LFSR_80_64</name>
    <description><![CDATA[Bits [80:64] of the main entropy accumulation LFSR. Register can only be accessed
when 'test_mode' bit in TRNG_CONTROL is set to '1', register contents will be
cleared to zero before access is enabled.]]></description>
    <bitRange>[16:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>COUNT</name>
    <description><![CDATA[Revision number
]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>SAMPLE_COUNTER</name>
    <description><![CDATA[Sample counter used by control FSM. Counter can only be accessed when 'test_mode' bit in TRNG_CONTROL is set to '1'.]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TEST</name>
    <description><![CDATA[Engine options information]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>TEST_PATTERN</name>
    <description><![CDATA[Repeating sequence of bits to be fed into the selected FRO delay chain ('test_patt_fro'
= '1') and/or the selected FRO error detection circuit ('test_patt_det' = '1'). This field is rotated right over one bit once every sample period when either of these control bits is '1', bit [16] is the actual pattern bit fed into the test target.]]></description>
    <bitRange>[27:16]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Bits should be written with a '0' and should be ignored on a read.]]></description>
    <bitRange>[15:13]</bitRange>
  </field>
  <field>
    <name>TEST_SELECT</name>
    <description><![CDATA[Number of the FRO to be tested, value should be in range 0 - 23.]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:3]</bitRange>
  </field>
  <field>
    <name>TEST_PATT_DET</name>
    <description><![CDATA[1' = Repeatedly feed 'test_pattern' into the error detection circuit of the FRO selected by the 'test_select' field.
This bit can only be set to '1' when 'test_mode' in TRNG_CONTROL is '1' too.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TEST_PATT_FRO</name>
    <description><![CDATA[1' = Repeatedly feed 'test_pattern' into the delay chain of the FRO selected by the 'test_select' field by forcing the corresponding 'TEST_fro_enable' output LOW and forcing the corresponding 'TEST_fro_testin' output to the state of bit [16] of this
register.
This bit can only be set to '1' when 'test_mode' in TRNG_CONTROL is '1' too.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TEST_EN_OUT</name>
    <description><![CDATA[1' = Enable the 'tst_fro_clk_out' output, connecting to the FRO selected by the 'test_select' field.
This bit can only be set to '1' when 'test_mode' in TRNG_CONTROL is '1' too.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>OPTIONS</name>
    <description><![CDATA[Engine options information]]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000600</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>NR_OF_FROS</name>
    <description><![CDATA[Number of FROs implemented in this TRNG, value 24 (decimal) for now.]]></description>
    <bitRange>[11:6]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EIP_REV</name>
    <description><![CDATA[EIP number and core revision]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0200B44B</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>MAJOR_HW_REVISION</name>
    <description><![CDATA[4 bits binary encoding of the major hardware revision number.]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>MINOR_HW_REVISION</name>
    <description><![CDATA[4 bits binary encoding of the minor hardware revision number.]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>HW_PATCH_LEVEL</name>
    <description><![CDATA[4 bits binary encoding of the hardware patch level, initial release will carry value zero.]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>COMPLEMENT_OF_BASIC_EIP_NUMBER</name>
    <description><![CDATA[Bit-by-bit logic complement of bits [7:0], EIP 75t gives 0xB4.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>BASIC_EIP_NUMBER</name>
    <description><![CDATA[8 bits binary encoding of the EIP number, EIP 75t gives 0x4B.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MMR_STATUS_EN</name>
    <description><![CDATA[A read only reg indicating the Overall interrupt status]]></description>
    <addressOffset>0x00001FD8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN_OFLO</name>
    <description><![CDATA[]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>READY</name>
    <description><![CDATA[Indicates that when asserted Random number ready to be
read out.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>REV</name>
    <description><![CDATA[EIP-75t Module revision number]]></description>
    <addressOffset>0x00001FE0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000020</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>REVISION</name>
    <description><![CDATA[The revision number of this module is Rev 2.0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYSCONF</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00001FE4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>IDLE_TYPE</name>
    <description><![CDATA["00" for Force idle & "10" for smart idle]]></description>
    <bitRange>[4:3]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[2:1]</bitRange>
  </field>
  <field>
    <name>AUTOIDLE</name>
    <description><![CDATA[]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MMR_STATUS_SET</name>
    <description><![CDATA[A read write register where the contents of mmr_status_raw can be read from this address.]]></description>
    <addressOffset>0x00001FEC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>SW_INT</name>
    <description><![CDATA[To set interrupts for testability purpose by soft ware]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SOFTRESET</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00001FF0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SOFT_RESET</name>
    <description><![CDATA[Write '1' to soft reset , reset will be low for 4-5 clock cycles.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IRQ_EOI_REG</name>
    <description><![CDATA[To clear top_intr_req]]></description>
    <addressOffset>0x00001FF4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>PULSE_INT_CLEAR</name>
    <description><![CDATA[write 1 to clear the pulse interrupt]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IRQSTATUS</name>
    <description><![CDATA[Interrupt Status]]></description>
    <addressOffset>0x00001FF8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[These bits should be written with zero and ignored on reads]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[TRNG Interrupt status.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IRQENABLE</name>
    <description><![CDATA[The TRNG_IRQENABLE is a read write register that enables the interrupt of the TRNG engine]]></description>
    <addressOffset>0x00001FFC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>ENABLE</name>
    <description><![CDATA[Enable the TRNG Interrupt.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>SPIS</name>
<description><![CDATA[SPI Slave Component]]></description>
<baseAddress>0x40085000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>GPF</name>
    <description><![CDATA[Register: GP_FLAGS

This register contains some general purpose SPI related flags. All flag bits herein are set ('1') by the peripheral when the respective event occurs. If an event occurs while the MCU domain is off, the event flag will be set when the MCU domain is powered on. This allows the MCU software to notice and take action on events that have occurred while the MCU domain has been off. Flags are sticky '1' until cleared by software by writing '0' to the respective bit field. Writing '1' to bit fields does not set the respective flag.]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>BYTEDONEEV</name>
    <description><![CDATA[BYTE_DONE_EV: A complete byte transfer event. This event is also available from SPIS Core to the AON Event Fabric. The event is cleared by accessing this register bit field.

1 = 	A complete byte transfer (TX/RX) has taken place.

0 = 	No byte done event detected since last cleared by SW.
]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>PRXOFEV</name>
    <description><![CDATA[PRX_OF_EV: SPI-Core Parallel RX data overflow event.

1 =  An overflow condition of sampled SI-pin data is detected in the SPI-Core due to that the MCU-SPI module has not been able to sample the PRX data bus. The SPI Core is able to buffer one byte of data sampled on the SI-pin. This event is eventually to occur during SPI traffic when the MCU domain is in power-down. Later, when the MCU wakes up, the overflow condition is registered - and this flag is set.

0 =  No overflow condition is detected since last cleared by SW.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>INCOMEV</name>
    <description><![CDATA[INCOM_EV: Incomplete SPI transaction event.

1 =  Chip select has been de-asserted during an ongoing incomplete byte transfer.

0 =  No SPI incomplete event detected since last cleared by SW.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CSEV</name>
    <description><![CDATA[CS_EV: Chip select event.

1 =  Chip select assertion is detected.

0 =  Chip select has not been asserted since last cleared by SW.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPFD</name>
    <description><![CDATA[Register: GP_FLAGS_DEBUG

This register is intended for debug access only. The bit fields are aligned equally as the GP_FLAGS register. The bit fields are only settable, and are not readable. A read attempt will only result in 0x00. The main purpose of this register is to use it in combination with respective event signals for interrupt debugging.]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>BYTEDONE</name>
    <description><![CDATA[ - ]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>PRXOF</name>
    <description><![CDATA[ - ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>SPIINCOM</name>
    <description><![CDATA[ - ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CS</name>
    <description><![CDATA[ - ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPFEM</name>
    <description><![CDATA[Register: GP_FLAGS_EVENT_MASK

The flag event signal is a combination of all flag associated bit fields that is defined for the peripheral. One or more flags can be enabled as event triggers - and may be polled in SW in order to determine the event source. This register defines a mask for which of the flags defined in the GP_FLAGS register that are to be enabled as flag event sources.]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>DMADONERXF</name>
    <description><![CDATA[DMA_DONE_RXF: Enable bit for DMA-done RX FIFO-channel.

1 =	Flag is enabled as an event source.
0 = 	Flag is not an event source.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>DMADONETXF</name>
    <description><![CDATA[DMA_DONE_TXF: Enable bit for DMA-done TX FIFO-channel.

1 =	Flag is enabled as an event source.
0 = 	Flag is not an event source.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>BYTEDONE</name>
    <description><![CDATA[BYTE_DONE: Enable bit for GP_FLAGS<BYTE_DONE_EV> as event signal.

1 =	Flag is enabled as an event source.
0 = 	Flag is not an event source.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>PRXOF</name>
    <description><![CDATA[PRX_OF: Enable bit for GP_FLAGS<PRX_OF_EV> as event signal.

1 = Flag is enabled as an event source.
0 =  Flag is not an event source.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>INCOM</name>
    <description><![CDATA[INCOM: Enable bit for GP_FLAGS<INCOM_EV> as event signal.

1 = Flag is enabled as an event source.
0 =  Flag is not an event source.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CS</name>
    <description><![CDATA[CS: Enable bit for GP_FLAGS<CS_EV> as event signal.

1 = Flag is enabled as an event source.
0 =  Flag is not an event source.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CFG</name>
    <description><![CDATA[Register: CONFIG

This register is used to define the SPI clock polarity, configuration of first bit MOSI and MISO LSB/MSB SPI data and selection of whether to use the single request or request to the DMA controller. Both the TX FIFO and RX FIFO have their own unique DMA channel. The ?X_FIFO_STATUS_EVENT_SEL registers are used to select the source that will trigger the DMA.]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>RXFDMAREQTP</name>
    <description><![CDATA[RXF_DMA_REQ_TP: RX FIFO DMA request type select.

1 = 	Single request is chosen (request output is set to '0').
0 = 	Request is chosen (single request output is set to '0').]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TXFDMAREQTP</name>
    <description><![CDATA[TXF_DMA_REQ_TP: TX FIFO DMA request type select.

1 = 	Single request is chosen (request output is set to '0').
0 = 	Request is chosen (single request output is set to '0').]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>PRXSWP</name>
    <description><![CDATA[PRXSWP: MOSI first bit configuration.

1 =	First bit is MSB.
0 = 	First bit is LSB.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>PTXSWP</name>
    <description><![CDATA[PTXSWP: MISO first bit configuration.

1 =	First bit is MSB.
0 = 	First bit is LSB.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>POL</name>
    <description><![CDATA[POL: SPI clock polarity.

A copy of the polarity value is latched in the AON SPI-Core module. Consequently, if the MCU domain is powered down, the polarity value is withheld and this bit field is updated once MCU powers up.

1 =	CPOL=1	CPHA=0
0 = 	CPOL=0	CPHA=0]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TXFF</name>
    <description><![CDATA[Register: TX_FIFO_FLAGS

All flag bits herein are set ('1') by the peripheral when the respective condition is met. Flags are sticky '1' until cleared by software by writing '0' to the respective bit field. Writing '1' to bit fields does not set the respective flag. If software attempts to clear a flag that still is in condition to be set, the peripheral takes precedence and the flag remains set.]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000E</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>OFLOW</name>
    <description><![CDATA[O_FLOW: TX FIFO overflow flag.

1 =  The TX FIFO has experienced overflow due to that the MCU has attempted to write data into an already full TX FIFO (sticky high until cleared by SW).

0 = The TX FIFO has not experienced overflow since last cleared by SW.]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>UFLOW</name>
    <description><![CDATA[U_FLOW: TX FIFO underflow flag.

1 =  The TX FIFO has experienced underflow due to data request from the SPI Slave Core while TX FIFO is empty (sticky high until cleared by SW). Default 'empty' data sent out from the TX FIFO is 0x00.

0 =  The TX FIFO has not experienced underflow since last cleared by SW.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>HASDATA</name>
    <description><![CDATA[HAS_DATA: TX FIFO has one or more bytes flag.

1 =  Number of bytes in TX FIFO has become greater than zero (not empty) (sticky high until cleared by SW). If SW attempts to clear the flag while the TX FIFO has data (not empty), the flag remains set.

0 =  Number of bytes in TX FIFO has not become greater than zero (i.e. is empty) since last cleared by SW.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>LEWM</name>
    <description><![CDATA[LE_WM: TX FIFO less than or equal to TX FIFO water mark level flag.
1 =  Number of bytes in TX FIFO has become equal to or less than TX FIFO water mark level (sticky high until cleared by SW). If SW attempts to clear the flag while number of bytes in TX FIFO is equal to or less than TX FIFO water mark level, the flag remains set.
0 =  Number of bytes in TX FIFO has not become equal to or less than the TX FIFO water mark level since last cleared by SW.
]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>GEWM</name>
    <description><![CDATA[GE_WM: TX FIFO greater than or equal to TX FIFO water mark level flag.

1 =  Number of bytes in TX FIFO has become equal to or greater than TX FIFO water mark level (sticky high until cleared by SW). If SW attempts to clear the flag while number of bytes in TX FIFO is equal to or greater than TX FIFO water mark level, the flag remains set.

0 =  Number of bytes in TX FIFO has not become equal to or greater than the TX FIFO water mark level since last cleared by SW.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>EMPTY</name>
    <description><![CDATA[EMPTY: TX FIFO empty flag.

1 =  TX FIFO has become empty or is empty (sticky high until cleared by SW). If SW attempts to clear the flag while the TX FIFO is empty, the flag remains set.

0 =  TX FIFO has not become empty since last cleared by SW.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>FULL</name>
    <description><![CDATA[FULL: TX FIFO full flag.

1 =  TX FIFO has become full or is full (sticky high until cleared by SW). If SW attempts to clear the flag while the TX FIFO is full, the flag remains set.

0 =  TX FIFO has not become full since last cleared by SW.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TXFFD</name>
    <description><![CDATA[Register: TX_FIFO_FLAGS_DEBUG

This register is intended for debug access only. The bit fields are aligned equally as the TX_FIFO_FLAGS register. The bit fields are only settable, and are not readable. A read attempt will only result in 0x00. The main purpose of this register is to use it in combination with respective event signals for interrupt debugging. Neither the FIFO conditions nor the status register are modified due to actions performed on this register.]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>OFLOW</name>
    <description><![CDATA[OFLOW: TX FIFO overflow flag.
1 = 	TX FIFO overflow event is forced to 1]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>UFLOW</name>
    <description><![CDATA[UFLOW: TX FIFO underflow flag.
1 = 	TX FIFO underflow event is forced to 1]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>HASDATA</name>
    <description><![CDATA[HASDATA: TX FIFO has data  flag.
1 = 	TX FIFO has data event is forced to 1]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>LEWM</name>
    <description><![CDATA[LEWM: TX FIFO water mark level event.
1 = TX FIFO lower than water mark event is forced to 1]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>GEWM</name>
    <description><![CDATA[GEWM: TX FIFO GE water mark level event.
1 = 	TX FIFO greater than or equal event is forced to 1]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>EMPTY</name>
    <description><![CDATA[EMPTY: TX FIFO empty event.
1 = 	TX FIFO empty event is forced to 1]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>FULL</name>
    <description><![CDATA[FULL: TX FIFO full event.
1 =  TX FIFO full event is forced to 1]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TXFFEM</name>
    <description><![CDATA[Register: TX_FIFO_FLAGS_EVENT_MASK

The flag event signal is a combination of all flag associated bit fields that is defined for the peripheral. One or more flags can be enabled as event triggers - and may be polled in SW in order to determine the event source. This register defines a mask for which of the flags defined in the TX_FIFO_FLAGS register that are to be enabled as flag event sources.]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>OFLOW</name>
    <description><![CDATA[O_FLOW: Enable bit for TX_FIFO_FLAGS<O_FLOW> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source.]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>UFLOW</name>
    <description><![CDATA[U_FLOW: Enable bit for TX_FIFO_FLAGS<U_FLOW> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>HASDATA</name>
    <description><![CDATA[HAS_DATA: Enable bit for TX_FIFO_FLAGS<HAS_DATA> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>LEWM</name>
    <description><![CDATA[LE_WM: Enable bit for TX_FIFO_FLAGS<LE_WM> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source. ]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>GEWM</name>
    <description><![CDATA[GE_WM: Enable bit for TX_FIFO_FLAGS<GE_WM> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>EMPTY</name>
    <description><![CDATA[EMPTY: Enable bit for TX_FIFO_FLAGS<EMPTY> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>FULL</name>
    <description><![CDATA[FULL: Enable bit for TX_FIFO_FLAGS<FULL> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TXFS</name>
    <description><![CDATA[Register: TX_FIFO_STATUS

This register reflects the current status of the TX FIFO.]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000E</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>HASDATA</name>
    <description><![CDATA[HAS_DATA: TX FIFO has one or more bytes status.

1 = Number of bytes in TX FIFO is greater than zero (not empty).

0 = Number of bytes in TX FIFO is zero (empty).]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>LEWM</name>
    <description><![CDATA[LE_WM: TX FIFO less than or equal to TX FIFO water mark level status.

1 =  Number of bytes in TX FIFO is equal to or less than TX FIFO water mark level.

0 =  Number of bytes in TX FIFO is greater than TX FIFO water mark level.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>GEWM</name>
    <description><![CDATA[GE_WM: TX FIFO greater than or equal to TX FIFO water mark level status.

1 =  Number of bytes in TX FIFO is equal to or greater than TX FIFO water mark level.

0 = Number of bytes in TX FIFO is less than TX FIFO water mark level.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>EMPTY</name>
    <description><![CDATA[EMPTY: TX FIFO empty status.

1 =  TX FIFO is empty.

0 =  TX FIFO is not empty.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>FULL</name>
    <description><![CDATA[FULL: TX FIFO full status.

1 = TX FIFO is full.

0 = TX FIFO is not full.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TXFSES</name>
    <description><![CDATA[Register: TX_FIFO_STATUS_EVENT_SEL

This register is used to select one of the status bit fields in the TX_FIFO_STATUS register as source for an event output - typically to be used together with a DMA controller.]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000007</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>SEL</name>
    <description><![CDATA[TX FIFO Status source select]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TXFWM</name>
    <description><![CDATA[Register: TX_FIFO_WM

This register defines the water mark threshold level of the TX FIFO. When a water mark threshold is defined, it may be used in conjunction with the respective water mark related bit fields in both the status register and flag register. An appropriate water mark flag can be enabled as an interrupt source in order for SW to act on the FIFO. Likewise, a suitable water mark status bit field can be selected as a DMA event source in order for the DMA controller to act on the FIFO and offload the MCU.]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>WM</name>
    <description><![CDATA[THRESHOLD:

0b0000 - 0 bytes
0b0001 - 1 byte
0b0010 - 2 bytes
...
0b1110 - 14 bytes
0b1111 - 15 bytes]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TXFPUSH</name>
    <description><![CDATA[Register: TX_FIFO_PUSH

This register is used to push data into the TX FIFO.]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data to be pushed into TX FIFO. ]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TXFFLUSH</name>
    <description><![CDATA[Register: TX_FIFO_FLUSH

This register is used to flush the contents of the TX FIFO. Related status fields will update accordingly. Related flag fields are not cleared by flushing the FIFO. Some related flag fields may be set due to that the FIFO becomes empty.]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>EXEC</name>
    <description><![CDATA[EXEC: Execute TX FIFO flush command.

1 = TX FIFO is flushed.

0 = TX FIFO is not flushed (untouched).]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TXFSRP</name>
    <description><![CDATA[Register: TX_FIFO_SNIFF_READ_POINTER

This register returns the TX FIFO read pointer. The FIFO is circular. The read pointer points to the location of the FIFO element which is the next byte that is to be popped/read out of the FIFO.]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>RP</name>
    <description><![CDATA[RP<3:0> Read pointer at FIFO element #

0b0000 - Read Pointer at FIFO element #0
0b0001 - Read Pointer at FIFO element #1
...
0b1110 - Read Pointer at FIFO element #14
0b1111 - Read Pointer at FIFO element #15]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TXFSWP</name>
    <description><![CDATA[Register: TX_FIFO_SNIFF_WRITE_POINTER

This register returns the TX FIFO write pointer. The FIFO is circular. The write pointer points to the location in the FIFO where the next element that is to be pushed/written will be stored.]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>WP</name>
    <description><![CDATA[WP<3:0> Write pointer at FIFO element #

0b0000 - Write Pointer at FIFO element #0
0b0001 - Write Pointer at FIFO element #1
...
0b1110 - Write Pointer at FIFO element #14
0b1111 - Write Pointer at FIFO element #15]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TXFSNB</name>
    <description><![CDATA[Register: TX_FIFO_SNIFF_NUM_BYTES

This register returns the number of bytes that resides inside the FIFO.]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>NB</name>
    <description><![CDATA[NB<4:0> Number of bytes in FIFO

0b00000 - 0 bytes in FIFO
0b00001 - 1 bytes in FIFO
...
0b01110 - 14 bytes in FIFO
0b01111 - 15 bytes in FIFO
0b10000 - 16 bytes in FIFO
0b10001 to 0b11111  - unreachable values]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RXFF</name>
    <description><![CDATA[Register: RX_FIFO_FLAGS

All flag bits herein are set ('1') by the peripheral when the respective condition is met. Flags are sticky '1' until cleared by software by writing '0' to the respective bit field. Writing '1' to bit fields does not set the respective flag. If software attempts to clear a flag that still is in condition to be set, the peripheral takes precedence and the flag remains set.]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000E</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>OFLOW</name>
    <description><![CDATA[O_FLOW: RX FIFO overflow flag.

1 =  The RX FIFO has experienced overflow due to that the MCU has attempted to write data into an already full RX FIFO (sticky high until cleared by SW).

0 = The RX FIFO has not experienced overflow since last cleared by SW.]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>UFLOW</name>
    <description><![CDATA[U_FLOW: RX FIFO underflow flag.

1 =  The RX FIFO has experienced underflow due to data request from the SPI Slave Core while RX FIFO is empty (sticky high until cleared by SW). Default 'empty' data sent out from the RX FIFO is 0x00.

0 =  The RX FIFO has not experienced underflow since last cleared by SW.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>HASDATA</name>
    <description><![CDATA[HAS_DATA: RX FIFO has one or more bytes flag.

1 =  Number of bytes in RX FIFO has become greater than zero (not empty) (sticky high until cleared by SW). If SW attempts to clear the flag while the RX FIFO has data (not empty), the flag remains set.

0 =  Number of bytes in RX FIFO has not become greater than zero (i.e. is empty) since last cleared by SW.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>LEWM</name>
    <description><![CDATA[LE_WM: RX FIFO less than or equal to RX FIFO water mark level flag.
1 =  Number of bytes in RX FIFO has become equal to or less than RX FIFO water mark level (sticky high until cleared by SW). If SW attempts to clear the flag while number of bytes in RX FIFO is equal to or less than RX FIFO water mark level, the flag remains set.
0 =  Number of bytes in RX FIFO has not become equal to or less than the RX FIFO water mark level since last cleared by SW.
]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>GEWM</name>
    <description><![CDATA[GE_WM: RX FIFO greater than or equal to RX FIFO water mark level flag.

1 =  Number of bytes in RX FIFO has become equal to or greater than RX FIFO water mark level (sticky high until cleared by SW). If SW attempts to clear the flag while number of bytes in RX FIFO is equal to or greater than RX FIFO water mark level, the flag remains set.

0 =  Number of bytes in RX FIFO has not become equal to or greater than the RX FIFO water mark level since last cleared by SW.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>EMPTY</name>
    <description><![CDATA[EMPTY: RX FIFO empty flag.

1 =  RX FIFO has become empty or is empty (sticky high until cleared by SW). If SW attempts to clear the flag while the RX FIFO is empty, the flag remains set.

0 =  RX FIFO has not become empty since last cleared by SW.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>FULL</name>
    <description><![CDATA[FULL: RX FIFO full flag.

1 =  RX FIFO has become full or is full (sticky high until cleared by SW). If SW attempts to clear the flag while the RX FIFO is full, the flag remains set.

0 =  RX FIFO has not become full since last cleared by SW.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RXFFD</name>
    <description><![CDATA[Register: RX_FIFO_FLAGS_DEBUG

This register is intended for debug access only. The bit fields are aligned equally as the RX_FIFO_FLAGS register. The bit fields are only settable, and are not readable. A read attempt will only result in 0x00. The main purpose of this register is to use it in combination with respective event signals for interrupt debugging. Neither the FIFO conditions nor the status register are modified due to actions performed on this register.]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>OFLOW</name>
    <description><![CDATA[OFLOW: RX FIFO overflow flag.
1 = 	RX FIFO overflow event is forced to 1]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>UFLOW</name>
    <description><![CDATA[UFLOW: RX FIFO underflow flag.
1 = 	RX FIFO underflow event is forced to 1]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>HASDATA</name>
    <description><![CDATA[HASDATA: RX FIFO has data  flag.
1 = 	RX FIFO has data event is forced to 1]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>LEWM</name>
    <description><![CDATA[LEWM: RX FIFO water mark level event.
1 = 	RX FIFO lower than water mark event is forced to 1]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>GEWM</name>
    <description><![CDATA[GEWM: RX FIFO GE water mark level event.
1 = 	RX FIFO greater than or equal event is forced to 1]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>EMPTY</name>
    <description><![CDATA[EMPTY: RX FIFO empty event.
1 = 	RX FIFO empty event is forced to 1]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>FULL</name>
    <description><![CDATA[FULL: RX FIFO full event.
1 =  RX FIFO full event is forced to 1]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RXFFEM</name>
    <description><![CDATA[Register: RX_FIFO_FLAGS_EVENT_MASK

The flag event signal is a combination of all flag associated bit fields that is defined for the peripheral. One or more flags can be enabled as event triggers - and may be polled in SW in order to determine the event source. This register defines a mask for which of the flags defined in the RX_FIFO_FLAGS register that are to be enabled as flag event sources.]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>OFLOW</name>
    <description><![CDATA[O_FLOW: Enable bit for RX_FIFO_FLAGS<O_FLOW> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source.]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>UFLOW</name>
    <description><![CDATA[U_FLOW: Enable bit for RX_FIFO_FLAGS<U_FLOW> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>HASDATA</name>
    <description><![CDATA[HAS_DATA: Enable bit for RX_FIFO_FLAGS<HAS_DATA> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>LEWM</name>
    <description><![CDATA[LE_WM: Enable bit for RX_FIFO_FLAGS<LE_WM> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source. ]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>GEWM</name>
    <description><![CDATA[GE_WM: Enable bit for RX_FIFO_FLAGS<GE_WM> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>EMPTY</name>
    <description><![CDATA[EMPTY: Enable bit for RX_FIFO_FLAGS<EMPTY> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>FULL</name>
    <description><![CDATA[FULL: Enable bit for RX_FIFO_FLAGS<FULL> as event signal.

1 = Flag is enabled as an event source.

0 = Flag is not an event source.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RXFS</name>
    <description><![CDATA[Register: RX_FIFO_STATUS

This register reflects the current status of the RX FIFO.]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000E</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>HASDATA</name>
    <description><![CDATA[HAS_DATA: RX FIFO has one or more bytes status.

1 = Number of bytes in RX FIFO is greater than zero (not empty).

0 = Number of bytes in RX FIFO is zero (empty).]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>LEWM</name>
    <description><![CDATA[LE_WM: RX FIFO less than or equal to RX FIFO water mark level status.

1 =  Number of bytes in RX FIFO is equal to or less than RX FIFO water mark level.

0 =  Number of bytes in RX FIFO is greater than RX FIFO water mark level.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>GEWM</name>
    <description><![CDATA[GE_WM: RX FIFO greater than or equal to RX FIFO water mark level status.

1 =  Number of bytes in RX FIFO is equal to or greater than RX FIFO water mark level.

0 = Number of bytes in RX FIFO is less than RX FIFO water mark level.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>EMPTY</name>
    <description><![CDATA[EMPTY: RX FIFO empty status.

1 =  RX FIFO is empty.

0 =  RX FIFO is not empty.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>FULL</name>
    <description><![CDATA[FULL: RX FIFO full status.

1 = RX FIFO is full.

0 = RX FIFO is not full.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RXFSES</name>
    <description><![CDATA[Register: RX_FIFO_STATUS_EVENT_SEL

This register is used to select one of the status bit fields in the RX_FIFO_STATUS register as source for an event output - typically to be used together with a DMA controller.]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000007</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>SEL</name>
    <description><![CDATA[RX FIFO Status source select]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RXFWM</name>
    <description><![CDATA[Register: RX_FIFO_WM

This register defines the water mark threshold level of the RX FIFO. When a water mark threshold is defined, it may be used in conjunction with the respective water mark related bit fields in both the status register and flag register. An appropriate water mark flag can be enabled as an interrupt source in order for SW to act on the FIFO. Likewise, a suitable water mark status bit field can be selected as a DMA event source in order for the DMA controller to act on the FIFO and offload the MCU.]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>WM</name>
    <description><![CDATA[THRESHOLD:

0b0000 - 0 bytes
0b0001 - 1 byte
0b0010 - 2 bytes
...
0b1110 - 14 bytes
0b1111 - 15 bytes]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RXFPOP</name>
    <description><![CDATA[Register: RX_FIFO_POP

This register is used to pop data from the RX FIFO. Access to an empty RX FIFO returns a read value of 0x00 - while also causing an underflow condition.]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data popped from RX FIFO. ]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RXFFLUSH</name>
    <description><![CDATA[Register: RX_FIFO_FLUSH

This register is used to flush the contents of the RX FIFO. Related status fields will update accordingly. Related flag fields are not cleared by flushing the FIFO. Some related flag fields may be set due to that the FIFO becomes empty.]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>EXEC</name>
    <description><![CDATA[EXEC: Execute RX FIFO flush command.

1 = RX FIFO is flushed.

0 = RX FIFO is not flushed (untouched).]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RXFSRP</name>
    <description><![CDATA[Register: RX_FIFO_SNIFF_READ_POINTER

This register returns the RX FIFO read pointer. The FIFO is circular. The read pointer points to the location of the FIFO element which is the next byte that is to be popped/read out of the FIFO.]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>RP</name>
    <description><![CDATA[RP<3:0> Read pointer at FIFO element #

0b0000 - Read Pointer at FIFO element #0
0b0001 - Read Pointer at FIFO element #1
...
0b1110 - Read Pointer at FIFO element #14
0b1111 - Read Pointer at FIFO element #15]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RXFSWP</name>
    <description><![CDATA[Register: RX_FIFO_SNIFF_WRITE_POINTER

This register returns the RX FIFO write pointer. The FIFO is circular. The write pointer points to the location in the FIFO where the next element that is to be pushed/written will be stored.]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>WP</name>
    <description><![CDATA[WP<3:0> Write pointer at FIFO element #

0b0000 - Write Pointer at FIFO element #0
0b0001 - Write Pointer at FIFO element #1
...
0b1110 - Write Pointer at FIFO element #14
0b1111 - Write Pointer at FIFO element #15]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RXFSNB</name>
    <description><![CDATA[Register: RX_FIFO_SNIFF_NUM_BYTES

This register returns the number of bytes that resides inside the FIFO.]]></description>
    <addressOffset>0x00000088</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>NB</name>
    <description><![CDATA[NB<4:0> Number of bytes in FIFO

0b00000 - 0 bytes in FIFO
0b00001 - 1 bytes in FIFO
...
0b01110 - 14 bytes in FIFO
0b01111 - 15 bytes in FIFO
0b10000 - 16 bytes in FIFO
0b10001 to 0b11111  - unreachable values]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TXFSD</name>
    <description><![CDATA[Register: TX_FIFO_SNIFF_DATA

The contents of the TX FIFO can be read through direct access of the internal memory elements without intervention to the FIFO controller logic. The FIFO works as a ring buffer. There are 16 memory elements, each eight bits wide.]]></description>
    <addressOffset>0x00000400</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>EL</name>
    <description><![CDATA[FIFO element]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RXFSD</name>
    <description><![CDATA[Register: RX_FIFO_SNIFF_DATA

The contents of the RX FIFO can be read through direct access of the internal memory elements without intervention to the FIFO controller logic. The FIFO works as a ring buffer. There are 16 memory elements, each eight bits wide.]]></description>
    <addressOffset>0x00000800</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>EL</name>
    <description><![CDATA[FIFO element]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>FLASH</name>
<description><![CDATA[]]></description>
<baseAddress>0x40030000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00004000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>WAITSTATES</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>WAITSTATES</name>
    <description><![CDATA[Flash reading wait states (USERCODE range). Number of clock cycles to acces flash.Range 1 to 255, Default 3, Setting 0 will behave like minimum = 1]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SAMPLE_PERIOD</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>SAMPLE_PERIOD</name>
    <description><![CDATA[Sample and hold timing
Time between sampling. In clock cyclces prescaled by SAMP_PRE. Default 999 (1 ms with prescaler to 1 us)]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PRE_SAMPLE</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PRE_SAMPLE</name>
    <description><![CDATA[Prescaler for SAMPLE_PERIOD.  Default 47 (Prescaler 1 MHz / 1 us )]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SAMHOLD_SA</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>SAMHOLD_SA</name>
    <description><![CDATA[Sample and hold timing Time for sampling pulse width. In clockcycles. Default 47 (1 us)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SAMHOLD_SU</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>SAMHOLD_SU</name>
    <description><![CDATA[Sample and hold timing
Time for enable setup before sampling pulse. In clockcycles. Default 47 (1 us)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>BANK_0_EFUSE</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>BANK_0_EFUSE</name>
    <description><![CDATA[Bank 0 Efuse register. To be written with factory configuration data before flash module can initialize. Default (For first simulation): 00100011010111011010011011000101]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STATUS</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EFUSE_BLANK</name>
    <description><![CDATA[Efuse scanning detected a blank efuse ROM]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>EFUSE_TIMEOUT</name>
    <description><![CDATA[Efuse scanning resulted in timeout error.]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>EFUSE_CRC_ERROR</name>
    <description><![CDATA[Efuse scanning resulted in scan chain CRC error.]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>EFUSE_ERRCODE</name>
    <description><![CDATA[Same as EFUSEERROR.CODE[4:0]]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[]]></description>
    <bitRange>[7:3]</bitRange>
  </field>
  <field>
    <name>SAMHOLD_DIS</name>
    <description><![CDATA[1' when sample and hold are disabled and stable]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>BUSY</name>
    <description><![CDATA[Fast version of the FMC FMSTAT:BUSY bit.
This flag is valid immediately after the operation setting it (FMSTAT is delayed some cycles)]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>POWER_MODE</name>
    <description><![CDATA[Actual low power mode.
0 : Low power
1 : Active]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>WAIT_SYSCODE</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>WAIT_SYSCODE</name>
    <description><![CDATA[Flash reading wait states (SYSCODE range). Number of clock cycles to acces flash.Range 1 to 255, Default 3, Setting 0 will behave like minimum = 1]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CONFIGURED</name>
    <description><![CDATA[Sticky. Module configured. Disable write access to some configuration registers.]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[30:5]</bitRange>
  </field>
  <field>
    <name>DIS_READACCESS</name>
    <description><![CDATA[Disable read access to flash. This bit will disable all read accesses to the flash. The purpose is to block read access from other masters when changing the 48 MHz clock source. Firmware has to disable all CPU accesses to the flash before setting this bit.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>ENABLE_SWINTF</name>
    <description><![CDATA[Enable Software Interface read access.  This bit is writeprotected by the 'CONFIGURED' bit.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>PROTECTCFG</name>
    <description><![CDATA[Activate CFG read protection. Range defined in PCFGSTART and PCFGEND registers.  This bit is writeprotected by the 'CONFIGURED' bit.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>DIS_STANDBY</name>
    <description><![CDATA[Disable standby functionality in read idle state]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DIS_IDLE</name>
    <description><![CDATA[Disable sample and hold functionality in read idle state]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYSCODE_START</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>SYSCODE_START</name>
    <description><![CDATA[Syscode addressing offset. This register will point to the sector number in the flash where syscode starts. The pupose of syscode is to emulate ROM code in a flash version of cc26xx. The ROM code is placed in the flash from the specified sector. Sectorsize is 4 Kbyte.]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FLASH_SIZE</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>SECTORS</name>
    <description><![CDATA[Flash size. The number of flash sectors in the configured device. Read access to sectors equal to this number or higher will result in an error. The CCFG is the sector (FLASH_SIZE - 1) Writing to this register is disabled by the CONFIG:CONFIGURED bit.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCFGSTART</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>ADDR</name>
    <description><![CDATA[CFG Read protect.Start address of the protected range. Address is byte address but must be 32 bit aligned.Writing to this register is disabled by the CONFIG:CONFIGURED bit.]]></description>
    <bitRange>[14:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCFGEND</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>ADDR</name>
    <description><![CDATA[CFG Read protect. Last address of the protected range. Address is byte address but must be 32 bit aligned.Writing to this register is disabled by the CONFIG:CONFIGURED bit.]]></description>
    <bitRange>[14:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FWLOCK</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>FWLOCK</name>
    <description><![CDATA[LOCK register for FWFLAG. Writing to FWFLAG requires  FWLOCK = 5]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FWFLAG</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED32</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>FWFLAG</name>
    <description><![CDATA[Flags available for Firmware. Writing to FWFLAG requires  FWLOCK = 5]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EFUSE</name>
    <description><![CDATA[The instruction register holds the code that is to be executed by the eFuse controller. The codes for each instruction, along with the description of each instruction, are detailed in the eFuse controller instructions section. Unlike the other registers, the instruction register is written and read from bits [34:30] of the eFuse controller's JTAG/IEEE1500 control register. With the exception of the DumpWord instruction, when the instruction register is written, bits [29:0] of the controller are ignored. The reason for this is to shorten test time by scanning only 10 bits into the controller's JTAG/IEEE1500 control register to initiate an instruction. The DumpWord instruction expects the address to dump as bits [15:0]. Once an instruction code is loaded, the controller immediately executes the instruction. For this reason, all of the other registers that supply data for the instruction should be written before the Instruction register is written. Loading any instruction while the controller is executing a previously loaded instruction causes the controller to interrupt the previous instruction, report an error (depending on the previous instruction), and start executing the newinstruction. This can cause problems, depending on the interrupted instruction, and should be avoided.]]></description>
    <addressOffset>0x00001000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:29]</bitRange>
  </field>
  <field>
    <name>INSTRUCTION</name>
    <description><![CDATA[Holds the eFuse controller instruction.]]></description>
    <bitRange>[28:24]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>DUMPWORD</name>
    <description><![CDATA[Holds the address to use for the DumpWord instruction. All other
instructions ignore these bits.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EFUSEADDR</name>
    <description><![CDATA[The address register is used to select the FuseROM and FuseROM row
to be read or written]]></description>
    <addressOffset>0x00001004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>BLOCK</name>
    <description><![CDATA[FuseROM block select. These five bits select which of the 32 possible FuseROMs is used in the following instruction.]]></description>
    <bitRange>[15:11]</bitRange>
  </field>
  <field>
    <name>ROW</name>
    <description><![CDATA[FuseROMrow address. Given the FuseROMselected by the FuseROM block select, these 11 bits select which row of the FuseROM is used in the following instruction. Since the maximum number of rows for a FuseROM is 64, only bits [5:0] of the FuseROM row address should be used. Address bits [10:6] should be set low ('0').]]></description>
    <bitRange>[10:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DATAUPPER</name>
    <description><![CDATA[The data register holds the FuseROM row data selected by the address register.]]></description>
    <addressOffset>0x00001008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>SPARE</name>
    <description><![CDATA[Unused range]]></description>
    <bitRange>[7:3]</bitRange>
  </field>
  <field>
    <name>P</name>
    <description><![CDATA[Protect (P). Once this bit is set high (1), the other bits in the row can no longer be programmed or read back. A dumpword instruction will return all zeroes. The actual data of that row will still be loaded into the fuse scan chain during an autoload operation.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>R</name>
    <description><![CDATA[Redundant (R). Once this bit is set high (1), the row is marked as having a failure and is replaced by a redundant row.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>EEN</name>
    <description><![CDATA[ECC Enable (EEN). When set high (1), this bit marks the row as a Time N repair row. Data bits [31:26] are used as ECC for data bits [25:0]. The data is read and only 26 bits are sent to the fuse scan chain from the row during autoload]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DATALOWER</name>
    <description><![CDATA[ROW 0 has a special description of the bitfields!]]></description>
    <addressOffset>0x0000100C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DATA</name>
    <description><![CDATA[FuseROM row data. These 32 bits are written to or read from the FuseROM. These 32 bits are also the fuse data that is scanned into the fuse scan chain during an autoload operation. The order that the bits are scanned into the chain is bit [0] (LSB) to bit [31] (MSB).]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EFUSECONFIG</name>
    <description><![CDATA[OCP standard system configuration register]]></description>
    <addressOffset>0x00001010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED_N</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>RESERVED_12</name>
    <description><![CDATA[]]></description>
    <bitRange>[13:12]</bitRange>
  </field>
  <field>
    <name>RESERVED_9</name>
    <description><![CDATA[]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>IDLEGATING</name>
    <description><![CDATA[Control of clock internal gating while module is idle. There is one bit per clock. The actual register width depends on the number of functional clocks controlled.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED_7</name>
    <description><![CDATA[]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RESERVED_6</name>
    <description><![CDATA[]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>RESERVED_5</name>
    <description><![CDATA[]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>SLAVEPOWER</name>
    <description><![CDATA[Slave interface power management control. Idle request/acknowledge control]]></description>
    <bitRange>[4:3]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>GATING</name>
    <description><![CDATA[Internal autogating control.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EFUSESTATUS</name>
    <description><![CDATA[System Status]]></description>
    <addressOffset>0x00001014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>RESETDONE</name>
    <description><![CDATA[Reset Done, This is the OCP interface reset done. Will be '1' before access to register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ACC</name>
    <description><![CDATA[Several instructions use this register to count various aspects of their execution. The specific value held in this register is explained in the discussion of each instruction.]]></description>
    <addressOffset>0x00001018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>ACCUMULATOR</name>
    <description><![CDATA[hese bits hold data after the execution of various instructions]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>BOUNDARY</name>
    <description><![CDATA[The boundary register is used during testing. If the register is enabled, the inputs listed on the register block the input ports and drive the controller's internal circuitry with the value stored in the register. The boundary register can also be used to drive the output signals. The following input signals can be set using the boundary register: EFC_FDI , SYS_WS_READ_STATES , SYS_ECC_OVERRIDE_EN , SYS_DIEID_AUTOLOAD_EN , SYS_REPAIR_EN The following output signals can be set using the boundary register: , EFC_AUTOLOAD_ERROR , EFC_INSTRUCTION_ERROR , EFC_INSTRUCTION_INFO, EFC_SELF_TEST_ERROR ]]></description>
    <addressOffset>0x0000101C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>DISROW0</name>
    <description><![CDATA[Disable read row 0. When high, disables read of row 0 during initial access of FuseROM.]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>SPARE</name>
    <description><![CDATA[]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>EFC_SELF_TEST_ERROR</name>
    <description><![CDATA[Drives the error signal output when the Output enable is set.]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>EFC_INSTRUCTION_INFO</name>
    <description><![CDATA[Drives the error signal output when the Output enable is set.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>EFC_INSTRUCTION_ERROR</name>
    <description><![CDATA[Drives the error signal output when the Output enable is set.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EFC_AUTOLOAD_ERROR</name>
    <description><![CDATA[Drives the error signal output when the Output enable is set.]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>OUTPUTENABLE</name>
    <description><![CDATA[The error output signals are driven by the values of the boundary register if the signal is set high (4'b1111).]]></description>
    <bitRange>[17:14]</bitRange>
  </field>
  <field>
    <name>YS_ECC_SELF_TEST_EN</name>
    <description><![CDATA[Drives the SYS_ECC_SELF_TEST_EN input when the Input enable is set.]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>SYS_ECC_OVERRIDE_EN</name>
    <description><![CDATA[This bit drives the SYS_ECC_OVERRIDE_EN input when Input enable is set.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>EFC_FDI</name>
    <description><![CDATA[This bit drives the EFC_FDI input when Input enable is set.]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>SYS_DIEID_AUTOLOAD_EN</name>
    <description><![CDATA[This bit drives the SYS_DIEID_AUTOLOAD_EN input when Input enable is set.]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>SYS_REPAIR_EN</name>
    <description><![CDATA[This bus sets the SYS_REPAIR_EN inputs when Input enable is set.]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>SYS_WS_READ_STATES</name>
    <description><![CDATA[These bits drive the SYS_WS_READ_STATES inputs when Input enable is set.]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>INPUTENABLE</name>
    <description><![CDATA[Input enable. These bit are used to control whether the input ports or the boundary register drives the inputs. If set high (4'b1111), the inputs to the controller are driven by the values of the boundary register. The Self-Test Signals register and Self-Test cycles register are also controlled by these bits.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EFUSEFLAG</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00001020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>KEY</name>
    <description><![CDATA[Key flag. If the proper key is loaded into the key code bits, this bit will
read a 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EFUSEKEY</name>
    <description><![CDATA[The eFuse controller does not have to be reset during power-up of the system. To protect the FuseROMs from an inadvertent power-up in program mode, the key register must first be set with the hexadecimal value of 96969696h before the program instruction will work.]]></description>
    <addressOffset>0x00001024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CODE</name>
    <description><![CDATA[Key code. These 32 bits are used to set the key (96969696h) for the program instruction.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EFUSERELEASE</name>
    <description><![CDATA[For every release of the FuseFarm controller soft macro, the release register is hard-coded with a date-stamp that identifies when the controllerwas released. TheRTL used to create the FuseFarmcontroller soft macro design can then be determined from this register]]></description>
    <addressOffset>0x00001028</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>ODPYEAR</name>
    <description><![CDATA[Release code indicating year of ODP controller macro release]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>ODPMONTH</name>
    <description><![CDATA[Release code indicating month of ODP controller macro release.]]></description>
    <bitRange>[24:21]</bitRange>
  </field>
  <field>
    <name>ODPDAY</name>
    <description><![CDATA[Release code indicating day of ODP controller macro release.]]></description>
    <bitRange>[20:16]</bitRange>
  </field>
  <field>
    <name>EFUSEYEAR</name>
    <description><![CDATA[Release code indicating year of eFuse controller macro release.]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>EFUSEMONTH</name>
    <description><![CDATA[Release code indicating month of eFuse controller macro release.]]></description>
    <bitRange>[8:5]</bitRange>
  </field>
  <field>
    <name>EFUSEDAY</name>
    <description><![CDATA[Release code indicating day of eFuse controller macro release.]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EFUSEPINS</name>
    <description><![CDATA[The pins register is used during testing. The pins register can be read at any time and returns the current values of the following ports of the controller. If the boundary register is controlling the inputs to the eFuse controller, the pins register return the input port values, not the values stored in the boundary register.]]></description>
    <addressOffset>0x0000102C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EFC_SELF_TEST_DONE</name>
    <description><![CDATA[Output pin]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>EFC_SELF_TEST_ERROR</name>
    <description><![CDATA[Output pin]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>SYS_ECC_SELF_TEST_EN</name>
    <description><![CDATA[Input pin]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>EFC_INSTRUCTION_INFO</name>
    <description><![CDATA[Output pin]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>EFC_INSTRUCTION_ERROR</name>
    <description><![CDATA[Output pin]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>EFC_AUTOLOAD_ERROR</name>
    <description><![CDATA[Output pin]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>SYS_ECC_OVERRIDE_EN</name>
    <description><![CDATA[Input pin]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>EFC_READY</name>
    <description><![CDATA[Output pin]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>EFC_FCLRZ</name>
    <description><![CDATA[Output pin]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>SYS_DIEID_AUTOLOAD_EN</name>
    <description><![CDATA[Input pin]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>SYS_REPAIR_EN</name>
    <description><![CDATA[Input pins]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>SYS_WS_READ_STATES</name>
    <description><![CDATA[Input pin]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EFUSECRA</name>
    <description><![CDATA[This register stores the column repair address (CRA) data bits to be programmed into the addressed FuseROM row's CRA bits.]]></description>
    <addressOffset>0x00001030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>DATA</name>
    <description><![CDATA[Data bits to be programmed into the CRA bits of the addressed row]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EFUSEREAD</name>
    <description><![CDATA[The read register is used to control the ROM clock read pulse width and set the sense amp margin limits.]]></description>
    <addressOffset>0x00001034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>DATABIT</name>
    <description><![CDATA[Read data bit. If the protect (P) bit is set in any row, only P bits are reported during a read, and the other bits are zero. See Table 20 for details on the behavior of the read_data_bit.]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>READCLOCK</name>
    <description><![CDATA[ROM clock read pulse width. Active high. Specifies the number of internal clock cycles that the FuseROM clock (pin FROM_CLK) is high ('1'). These bits override the SYS_WS_READ_STATE[3:0] ports. Values are:
Bit                                   Width
 (4b'0000)           1 * SYS_CLK period
 (4b'0001)           1 * SYS_CLK period
 (4b'0010)           2 * SYS_CLK period
 (4b'0011)           3 * SYS_CLK period
 (4b'0100)           4 * SYS_CLK period
 (4b'0101)          5 * SYS_CLK period
 (4b'0110) - (4b'1111)   Not used
]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>DEBUG</name>
    <description><![CDATA[Used for debug purposes. Keep low for normal operation.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>SPARE</name>
    <description><![CDATA[Unused bit]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>MARGIN</name>
    <description><![CDATA[Combined margin. The bits set the sense amp margin limits according to the following table. The FuseROM Compiler section in the GS60 Customer In-field Programmable FuseROM specification shows more information on combined margin.
Margin(1:0) Trip Point Label Description
00 5K Normal Normal read
01 2K Margin 0 Margin test for unblown fuses. An unblown fuse should have a resistance below the trip point.
10 22K Margin 1A Margin test for blown fuses. Higher compare resistance than normal.
11 60K Margin 1B Margin test for blown fuses. Higher margin resistance than normal or Margin 1A.]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EFUSEPROGRAM</name>
    <description><![CDATA[When the program instruction is executed, the data register's value is used to determine which bits are blown in the FuseROM row selected by the address register. One sweep of all the FuseROM bits is made: The bits that are low ('0') in the FuseROM are not blown, but high ('1') bits in the data register are blown by the controller. The first attempt at blowing aFuseROMbitmay not be successful, and more than one sweep of the FuseROM row may be needed. If this is the case, the FuseROM row may be swept again. The programregister controls several aspects of the programoperation]]></description>
    <addressOffset>0x00001038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>COMPAREDISABLE</name>
    <description><![CDATA[Compare disable. Before any FuseROM bit is actually blown, the value of the data register is compared to the FuseROM data bits in the row selected by the address register. If the data register is already equal to the FuseROMrowdata, the rowis not blown, and the programinstruction is aborted. Error code 5b 01101 (for more information, see FuseFarm error codes) is placed on EFC_ERROR ports. To avoid this and force the program instruction to continue, set this bit to 1.]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>CLOCKSTALL</name>
    <description><![CDATA[16-bit FuseROM clock stall pulse width. Active low. After the controller attempts to program the data register value into the FuseROM row selected by the address register, the FROM_CLK signal is held low ('0') for a specified number of internal clock cycles to separate each pass of the controller. These bits determine the number of clock cycles that the controller pauses between each sweep of the FuseROM row.]]></description>
    <bitRange>[29:14]</bitRange>
  </field>
  <field>
    <name>VPPTOVDD</name>
    <description><![CDATA[Programsignal for FuseROMVPP-to-VDD shorting switch. This bitmust be set high before executing the program instruction and low after program is completed. The eFuse controller output FROM_ENSW is created from this signal. The FROM_ENSW signal is used to disable ('1') and enable ('0') the FuseROM VPP-to-VDD shorting switch during program operation.]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>ITERATIONS</name>
    <description><![CDATA[4-bit maximum write iterations. This register sets the maximum number of sweeps that the program instruction uses to make the FuseROM row equal to the value in the data register. If the eFuse controller sweeps the number of times set in the maximum write iterations bits, an error code (5b'00111 or 5b'01000) is reported ((for more information, see FuseFarm error codes), and the program instruction sets the EFC_READY port high ('1') and JTAG_TDO high ('1') for one clock cycle]]></description>
    <bitRange>[12:9]</bitRange>
  </field>
  <field>
    <name>WRITECLOCK</name>
    <description><![CDATA[9-bit FuseROMclock write pulse width. Active low. These bits determine the width of the write phase (i.e., FROM_CLK = '0') of the FROM_CLK signal. In most instances, the width of the FROM_CLK write phase relative to the internal clock is simply equal to the unsigned decimal equivalent of the binary code. However, when this value is less than or equal to one, the following table should be used:
 Read pulse width Write pulse width FROM_CLK == '0' FROM_CLK == '1'
000 000000000 raw raw
000 000000001 1 1
001 000000000 1 1
001 000000001 1 1
The FROM_CLK signal in Figure 38 shows the write pulse signal for various program register values.]]></description>
    <bitRange>[8:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EFUSEERROR</name>
    <description><![CDATA[Some instructions return an error/status code when completed. This code is the same value that appears on the EFC_ERROR port of the eFuse controller. An error/status code of 00000 means that the instruction completed successfully.]]></description>
    <addressOffset>0x0000103C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>DONE</name>
    <description><![CDATA[Instruction done. Set after each instruction is done. Should be cleared by the interfaces.
Updated by hardware but writable to clear.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>CODE</name>
    <description><![CDATA[Error/Status code. These five bits hold the error or status code that was returned by the instruction that was executed. Updated by hardware but writable to clear.]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SINGLEBIT</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00001040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FROMN</name>
    <description><![CDATA[Is set if any row in the entire FROM has a single-bit error. For each FROM, one bit is selected. For FuseROM2, bit 1 is set. For FuseROM3, bit 2 is set. Only rows that have the EEN bit set can contribute to this error. If the sys_ecc_override_en bit is set, then any row can contribute to this error.]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>FROM0</name>
    <description><![CDATA[Is set if any row that has its EEN bit set from rows 3-N has a single-bit error for FROM 0. If the sys_ecc_override_en bit is set, then all rows from 3-N can contribute to this error.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TWOBIT</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00001044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FROMN</name>
    <description><![CDATA[Is set if any row in the entire FROM has a two-bit error. For each FROM, one bit is selected. For FuseROM2, bit 1 is set. For FuseROM3, bit 2 is set. Only rows that have the EEN bit set can contribute to this error. If the sys_ecc_override_en bit is set, then any row can contribute to this error.]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>FROM0</name>
    <description><![CDATA[Is set if any row that has its EEN bit set from rows 3-N has a two-bit error for FROM 0. If the sys_ecc_override_en bit is set, then all rows from 3- N can contribute to this error.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SELFTESTCYC</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00001048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CYCLES</name>
    <description><![CDATA[The self-test cycles register can override the value on the port sys_ecc_self_test_cycles. It drives the input upon the setting of bits [3:0] of the boundary register to 4'b1111.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SELFTESTSIGN</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000104C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>SIGNATURE</name>
    <description><![CDATA[The self-test signature register can override the value on the port sys_ecc_self_test_signature. It drives the input upon the setting of bit [3:0] of the boundary register to 4'b1111.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FRDCNTL</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000200</resetValue>
<fields>
  <field>
    <name>FRDCNTL_RESERVED_31_28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>IFLUSH_HOLD</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>FRDCNTL_RESERVED_23_17</name>
    <description><![CDATA[Reserved ]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>IDLEN</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>FRDCNTL_RESERVED_15_12</name>
    <description><![CDATA[Reserved ]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>RWAIT</name>
    <description><![CDATA[Read Wait State. This field contains the number of wait states in a read access. FCLK_period = HCLK_period X (RWAIT + 1), FSM state machine operations is usually twice this amount. ]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>FRDCNTL_RESERVED_07_05</name>
    <description><![CDATA[Reserved ]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>ASWSTEN</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>FRDCNTL_RESERVED_03_01</name>
    <description><![CDATA[Reserved ]]></description>
    <bitRange>[3:1]</bitRange>
  </field>
  <field>
    <name>RM</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSPRD</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSPRD_RESERVED_31_28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>ROM_KEY</name>
    <description><![CDATA[ROM configurations only. When configured to talk to ROMs instead of flash memory, these four bits provide an activation key to the ROM test bank. Writing a "1010" to this field will enable the ROM test bank. Any other value will disable this bank. If the ROM_KEY is active then any read in the test ROM range will be considered good and if it is not active all reads to this range will return an abort. The test ROM range is usually bigger than the actual ROM.]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>FSPRD_RESERVED_23_17</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>DIS_PREEMPT</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RMBSEM</name>
    <description><![CDATA[Read Margin Bank Select. When either RM1 or RM0 is set the RMBSELx with each bit corresponds to a bank forces the selected bank(s) to be read in the chosen margin mode. The unselected bank(s) will still be read in normal mode. The selected read margin mode will remain in effect on the bank until changed. Because read margin needs several cycles of setup time to take effect the bank must have a couple of dummy reads before it can return the true read margin values.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>FSPRD_RESERVED_07_02</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:2]</bitRange>
  </field>
  <field>
    <name>RM1</name>
    <description><![CDATA[Read Margin 1. When set enables Read Margin 1 mode]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RM0</name>
    <description><![CDATA[Read Margin 0. When set enables Read Margin 0 mode]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FEDACCTRL1</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FEDACCTRL1_RESERVED_31_25</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>SUSP_IGNR</name>
    <description><![CDATA[Suspend Ignore. 1=ignore the CPU_EMUSUSP and VBUSP_EMUDBG suspend signals and allows the error bits to set even in suspend mode. It also allows the FMC to un-freeze the error bits and other registers by reading the FUNC_ERR_ADDR register even in with suspend active. 0=FMC blocks all errors from setting the error bits in suspend mode and blocks the un-freezing of the bits and registers by reading the FUNC_ERR_ADDR register. The CPU_EMUSUSP and VBUSP_EMUDBG signals have normal functions. The CPU suspend signal should not be confused with the suspend command in the FSM. ]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>FEDACCTRL1_RESERVED_23_20</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>EDACMODE</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>FEDACCTRL1_RESERVED_15_11</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:11]</bitRange>
  </field>
  <field>
    <name>EOFEN</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>EZFEN</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>EPEN</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>FEDACCTRL1_RESERVED_07_06</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>EOCV</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>EZCV</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>EDACEN</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FEDACCTRL2</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000200C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FEDACCTRL2_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>SEC_THRESHOLD</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCOR_ERR_CNT</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FCOR_ERR_CNT_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>COR_ERR_CNT</name>
    <description><![CDATA[Not Used in CC26.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCOR_ERR_ADD</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FCOR_ERR_ADD</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCOR_ERR_POS</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FCOR_ERR_POS_RESERVED_31_10</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>B2_ERR</name>
    <description><![CDATA[Not used on CC26. ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>ECC_ERR</name>
    <description><![CDATA[Not Used in CC26.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>SERR_POS</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FEDACSTATUS</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000201C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FEDACSTATUS_RESERVED_31_26</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:26]</bitRange>
  </field>
  <field>
    <name>RVF_INT</name>
    <description><![CDATA[When this bit is one, it indicates that FSM command `read_verify' has found a mismatch and has suspended. The error event and this status bit are enabled by setting the RV_INT_EN bit in the FSM_ST_MACHINE register. This flag must be cleared by writing a one to this bit in order to clear the event generation. ]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>FSM_DONE</name>
    <description><![CDATA[When this bit is one, it indicates that FSM has finished its operation after the FSM_EXECUTE was set. The event and this status bit are enabled by setting the FSM_INT_EN bit in the FSM_ST_MACHINE register. Check the FMSTAT flag register, for any error that might have resulted from this FSM operation. Check the BUSY bit in the FMSTAT register if polling is used instead of interrupts. ]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>COM3_MAL_GOOD</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>COM2_MAL_GOOD</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>ECC3_MAL_ERR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>ECC2_MAL_ERR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>COMB2_BUS_MAL_GOOD</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>ECCB2_MAL_ERR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>B2_UNC_ERR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>B2_COR_ERR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>FEDACSTATUS_RESERVED_15_14</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>B2_ERR_IS_EE</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>D_UNC_ERR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>ADD_TAG_ERR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>ADD_PAR_ERR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>BUF_PAR_ERR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>ECC_MUL_ERR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>COM1_MAL_GOOD</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>COM0_MAL_GOOD</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>ECC1_MAL_ERR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>ECC0_MAL_ERR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>D_COR_ERR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>ERR_ONE_FLG</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>ERR_ZERO_FLG</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>ERR_PRF_FLG</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FUNC_ERR_ADD</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FUNC_ERR_ADD</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FEDACSDIS</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x00002024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>BANKID1_INVERSE</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[31:29]</bitRange>
  </field>
  <field>
    <name>FEDACSDIS_RESERVED_28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>SECTORID1_INVERSE</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>BANKID1</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>FEDACSDIS_RESERVED_20</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>SECTORID1</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>BANKID0_INVERSE</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[15:13]</bitRange>
  </field>
  <field>
    <name>FEDACSDIS_RESERVED_12</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>SECTORID0_INVERSE</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>BANKID0</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>FEDACSDIS_RESERVED_04</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>SECTORID0</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FPRIM_ADD_TAG</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x00002028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FPRIM_ADD_TAG_RESERVED_31_23</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:23]</bitRange>
  </field>
  <field>
    <name>PRIM_ADD_TAG</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[22:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FREDU_ADD_TAG</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x0000202C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FREDU_ADD_TAG_RESERVED_31_23</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:23]</bitRange>
  </field>
  <field>
    <name>REDU_ADD_TAG</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[22:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FBPROT</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FBPROT_RESERVED_31_01</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>PROTL1DIS</name>
    <description><![CDATA[Level 1 Protection Disable bit. Setting this bit disables protection from writing to the OTPPROTDIS bits as well as the Sector Enable registers FBSE for all banks. Clearing this bit enables protection and disables write access to the OTPPROTDIS register bits and FBSE register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FBSE</name>
    <description><![CDATA[This is a special in that there is a separate BSE internal field for each bank. Accesses to this field will only affect the internal field pointed to by the FMAC register's BANK field. The FMAC must be set to the desired bank before accessing this register. When set, a bit enables the corresponding numbered sector for program or erase access. The FBSE register has both a hardware and software protection. The contents of FBSE register can only be changed when the MMR bus protection signal is active and PROTL1DIS bit is 1. The hardware protection using bus protection achieves higher protection over software ]]></description>
    <addressOffset>0x00002034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FBSE_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>BSE</name>
    <description><![CDATA[The contents of FBSE register enables or disables the corresponding numbered sector for program or erase access. Unimplemented sectors will still show a BSE bit but it will have no effect on the flash logic. The BSE register cannot handle more than 16 sectors in a bank so special provisions apply if the FLEE or FLES memory has more than 16 sectors. For more than 16 sectors, then all 16 BSE bits must be high to do an erase or program of any sector. The sector_erased bits in the FSM_SECTOR1 register and FSM_SECTOR2 register provide additional protection and control of the upper sectors.
]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FBBUSY</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002038</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000FE</resetValue>
<fields>
  <field>
    <name>FBBUSY_RESERVED_31_08</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>BUSY</name>
    <description><![CDATA[This read-only location allows the host system to determine if any flash bank is busy performing an FSM command operation (erase, program, sector validation, etc.) or is busy with a Bus2 operation. It displays the states of the BUSY signals from each bank simultaneously. Each bit corresponds to one flash bank. These bits are read-only. Writes have no effect. Unimplemented banks always show ones.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FBAC</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000203C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000F</resetValue>
<fields>
  <field>
    <name>FBAC_RESERVED_31_24</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>OTPPROTDIS_RESEREVED_7_1</name>
    <description><![CDATA[Reserved for addional banks 1 to 7]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>OTPPROTDIS</name>
    <description><![CDATA[OTP Sector Protection Disable. Each bit corresponds to an flash bank. When this bit is set, it enables programming and erasing of the OTP sector. This bit can be set only when PROTL1DIS = 1 and the MMR bus protection is active. ]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>BAGP</name>
    <description><![CDATA[These bits contain the starting count value for the BAGP down counter. Any access to a given bank causes its BAGP counter to reload the common BAGP value into the individual bank counter for that bank. After the last access to this flash bank, the down counter delays from 0 to 255 prescaled HCLK clock cycles before putting the bank into one of the fallback power modes as determined by BNKPWR in this register. This value must be greater than 1 when the fallback mode is not ACTIVE. Note: The prescaled clock used for the BAGP down counter is a clock divided by 16 from input HCLK. ]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>VREADS</name>
    <description><![CDATA[These bits contain the starting count value for the VREAD to CPWRDNZ setup time counter. When Pump module is in active power state at which time the VREAD power supply becomes stable, the VREADST down counter delays from 0 to VREADST HCLK clock cycles before starting the bank power up sequencing. Reset value depends on given clock speed.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FBFALLBACK</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002040</addressOffset>
    <access>read-write</access>
    <resetValue>0x0505FFFF</resetValue>
<fields>
  <field>
    <name>FBAC_RESERVED_31_28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>FSM_PWRSAV</name>
    <description><![CDATA[When this register is not "1010" the FMC uses power saving logic in many of the Finite State Machine (FSM) logic registers. If the register is "1010" then this power saving feature is turned off. This register also controls the following internal clocks:  clk_all_late, clk_fsm, clk_fsmv, clk_read, clk_read_mmr, clk_read_early.]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>FBAC_RESERVED_23_20</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>REG_PWRSAV</name>
    <description><![CDATA[When this register is not "1010" the FMC uses power saving logic in many of the Register control registers. If the register is "1010" then this power saving feature is turned off. This register control the following clocks: clk_all, clk_bus2, clk_vbus_late, clk_vbus_ctl, clk_test, clk_edac.]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>BANKPWR7</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>BANKPWR6</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[13:12]</bitRange>
  </field>
  <field>
    <name>BANKPWR5</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>BANKPWR4</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>BANKPWR3</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>BANKPWR2</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>BANKPWR1</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>BANKPWR0</name>
    <description><![CDATA[Bank power mode. 00= sleep (Sense amplifiers and sense reference disabled), 01= deep standby (Sense amplifiers disabled, but sense reference enabled), 10=reserved (same as active now), 11=active (Both sense amplifiers and sense reference enabled). It is recommended that the power mode for a bank only be changed while that bank is in the active mode. ]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FBPRDY</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00FF00FE</resetValue>
<fields>
  <field>
    <name>FBPRDY_RESERVED_31_24</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>BANKBUSY_RESERVED_7_1</name>
    <description><![CDATA[Reserved for additonal banks 1 to 7]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>BANKBUSY</name>
    <description><![CDATA[Bank Busy with FSM, SW_INTF This register will indicate which banks are currently busy with a FSM, or Software_interface operation. It will also read a one if the bank is not ready.  ]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>PUMPRDY</name>
    <description><![CDATA[When set, it means that the charge pump is in active power state. If an access is made to a bank which is not ready then wait states is asserted until it becomes ready.]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>FBPRDY_RESERVED_14_08</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>BANKRDY_RESERVED_7_1</name>
    <description><![CDATA[Reserved for additonal banks 1 to 7]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>BANKRDY</name>
    <description><![CDATA[This is a read-only register which allows software to determine if the corresponding bank is ready for flash access before the access is attempted. When a corresponding bit is set, it means that the bank is in active power state. User should wait for both the pump and the targeted bank to be ready before attempting an access. When the banks enter the low power modes, sleep modes or standby modes then the bank ready signal for that bank or pump will go low as some as it exits the active state.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FBAC1</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002048</addressOffset>
    <access>read-write</access>
    <resetValue>0x02080001</resetValue>
<fields>
  <field>
    <name>FBAC1_RESERVED_31_27</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>PSLEEPTDIS</name>
    <description><![CDATA[Reset value depends on clock speed. These bits determine the time the FMC waits for the pump voltages to become valid after the PWRDNZ goes high when waking up from sleep. The reset value of this field is determined by the PUMP_CONSTANT keyword in the input configuration file. The pump requires 20 us for this time. PSLEEP  = PSLEEP_REQ_ns / 2 / HCLK_period_ns  520 = 20,000 / 2 / 19.23    when HCLK= 52 MHz. This value is also used as the pump RESETZ minimum hold time. The pump must remain with RESETZ low for at least the on-half the PSLEEP time before the RESETZ can go high again. ]]></description>
    <bitRange>[27:16]</bitRange>
  </field>
  <field>
    <name>FBAC1_RESERVED_15_01</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:1]</bitRange>
  </field>
  <field>
    <name>PUMPPWR</name>
    <description><![CDATA[This bit selects what power mode the charge pump enters after the pump active grace period (PAGP) counter has timed out. 0=pump_sleep, 1= pump_active. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FBAC2</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000204C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FBAC2_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PAGP</name>
    <description><![CDATA[Contains the starting count value for the PAGP mode down counter. Any access to flash memory causes the counter to reload with the PAGP value. After the last bank has gone to sleep, the down counter delays this number of prescaled HCLK clock cycles before entering one of the charge pump fallback power modes as determined by PUMPPWR in the PAC1 register. The PAGP uses a divided by 16 of HCLK.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FMAC</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FMAC_RESERVED_31_03</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>BANK</name>
    <description><![CDATA[These bits select which bank is enabled for operations using the FSM or Software_interface and some registers (FBSE, FSM_SECTOR). The bank field must match the bank pointed to by the FADDR register during FSM operation or an error will result.
Only exising bank numbers are accepted.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FMSTAT</name>
    <description><![CDATA[Use the clear_status or clear_more FSM command to clear bits in this register. This should be done be issuing any new FSM commands.]]></description>
    <addressOffset>0x00002054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FMSTAT_RESERVED_31_18</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:18]</bitRange>
  </field>
  <field>
    <name>RVSUSP</name>
    <description><![CDATA[Read Verify Suspend. When set, this bit indicates that the flash module has received and processed a suspend command during a read-verify operation. This bit remains set until the read-verify-resume command has been issued or the Clear_More command is run. ]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>RDVER</name>
    <description><![CDATA[Read verify command currently underway. When set, this bit indicates that the flash module is actively performing a read-verify operation. This bit is set when read-verify starts and is cleared when it is complete. It is also cleared when the read-verify is suspended and set when the read-verify resumes. ]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RVF</name>
    <description><![CDATA[Read Verify Failure When set, indicates that a read verify mismatch is detected using the Read Verify command. This bit remains set until clear_status or clear_more FSM commands are run. ]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>ILA</name>
    <description><![CDATA[illegal Address. When set, indicates that an illegal address is detected. These conditions can set illegal address flag. 1=Writing to a hole (un-implemented logical address space) within a flash bank. 2=Writing to an address location to an un-implemented flash space. 3=Input address for write is decoded to select a different bank from the bank ID register FMAC register. 4=The address range does not match the type of FSM command. For example, the erase_sector and erase_OTP commands must match the address regions. 5=TI-OTP address selected but CMD_EN in FSM_ST_MACHINE is not set. ]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>DBF</name>
    <description><![CDATA[This bit sets during a Program Sector command when the FSM first reads an address and it is not all ones. Controlled by DIS_TST_EN of the FSM_ST_MACHINE register.]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>PGV</name>
    <description><![CDATA[Program verify. When set, indicates that a word is not successfully programmed after the maximum allowed number of program pulses are given for program operation.]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>PCV</name>
    <description><![CDATA[Precondition verify. When set, indicates that a sector is not successfully preconditioned (pre-erased) after the maximum allowed number of program pulses are given for precondition operation for any applied command such as Erase Sector command. During Precondition verify command, this flag is set immediately if a flash bit is found to be 1.f Precondition Terminate Enable bit is cleared then PCV is not set when preconditioning fails. Setting Precondition Terminate Enable bit allows FSM to terminate the command immediately if precondition operation fails during any type of erase commands. ]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>EV</name>
    <description><![CDATA[Erase verify. When set, indicates that a sector is not successfully erased after the maximum allowed number of erase pulses are given for erase operation. During Erase verify command, this flag is set immediately if a bit is found to be 0.]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CV</name>
    <description><![CDATA[Compact Verify. When set, indicates that a sector contains one or more bits in depletion after an erase operation with CMPV_ALLOWED set. During compact verify command, this flag is set immediately if a bit is found to be 1]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>BUSY</name>
    <description><![CDATA[When set, this bit indicates that a program, erase, or suspend operation is being processed.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>ERS</name>
    <description><![CDATA[Erase Active. When set, this bit indicates that the flash module is actively performing an erase operation. This bit is set when erasing starts and is cleared when erasing is complete. It is also cleared when the erase is suspended and set when the erase resumes.]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>PGM</name>
    <description><![CDATA[Program Active. When set, this bit indicates that the flash module is currently performing a program operation. This bit is set when programming starts and is cleared when programming is complete. It is also cleared when programming is suspended and set when programming is resumes.]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>INVDAT</name>
    <description><![CDATA[Invalid Data. When set, this bit indicates that the user attempted to program a "1" where a "0" was already present.   This bit is cleared by the Clear Status command.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>CSTAT</name>
    <description><![CDATA[Command Status. Once the FSM starts any failure will set this bit. When set, this bit informs the host that the program, erase, or validate sector command failed and the command was stopped. This bit is cleared by the Clear Status command. For some errors, this will be the only indication of an FSM error because the cause does not fall within the other error bit types.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>VOLSTAT</name>
    <description><![CDATA[Core Voltage Status. When set, this bit indicates that the core voltage generator of the pump power supply dipped below the lower limit allowable during a program or erase operation. This bit is cleared by the Clear Status command.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>ESUSP</name>
    <description><![CDATA[Erase Suspend. When set, this bit indicates that the flash module has received and processed an erase suspend operation. This bit remains set until the erase resume command has been issued or until the Clear_More command is run]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>PSUSP</name>
    <description><![CDATA[Program Suspend. When set, this bit indicates that the flash module has received and processed a program suspend operation. This bit remains set until the program resume command has been issued or until the Clear_More command is run.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>SLOCK</name>
    <description><![CDATA[Sector Lock Status. When set, this bit indicates that the operation was halted because the target sector was locked for erasing and programming either by the sector protect bit or by OTP write protection disable bits. (Bits BSE in FBSE register or OTPPROTDIS in register FBAC). This bit is cleared by the Clear Status command. No SLOCK FSM error will occur if all sectors in a bank erase operation are set to 1. All the sectors will be checked but no SLOCK will be set if no operation occurs due to the SECT_ERASED bits being set to all ones. A SLOCK error will occur if attempting to do a sector erase with either BSE is cleared or SECT_ERASED is set ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FEMU_DMSW</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FEMU_DMSW</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FEMU_DLSW</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000205C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FEMU_DLSW</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FEMU_ECC</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FEMU_ECC_RESERVED_31_08</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>EMU_ECC</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FLOCK</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002064</addressOffset>
    <access>read-write</access>
    <resetValue>0x000055AA</resetValue>
<fields>
  <field>
    <name>FLOCK_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>ENCOM</name>
    <description><![CDATA[If the user writes 0xAA55 to this register, it enables Software Interface and connects the "Command" register bits to the respective bank and pump signals. The user can now manipulate the pump and bank signals directly via software to the selected bank. Writing any value other than 0xAA55 will disable Software Interface and prevent the "Command" registers from having any effect on the bank and pump signals. The CPU can only write to registers location 08xh, and 100h-10Ch when this register is AA55h. These contain the voltage control registers and the bank control signals. No ECC checking is enabled in software interface mode for the bank selected in the FMAC register. If the device does the ECC in the CPU then the FMC will calculate the ECC from the data and output it to the CPU. This effectively disables the ECC stored in the flash bank. Writing 0xAA55 to this register will prevent the bank pointed to by the FMAC BANK field from being accessed normally. All CPU access to the selected bank will use the FADDR register as the base address and not the CPU address. This is part of the Software Interface and PMT mode operation. The value AAAA will allow writes to the voltage registers and to the SWINTF registers without entering the software interface mode. This allows easier setup of the registers.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FEMU_ADDR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x00002068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FEMU_ADDR_RESERVED_31_22</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:22]</bitRange>
  </field>
  <field>
    <name>EMU_ADDR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[21:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FDIAGCTRL</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x0000206C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FDIAGCTRL_RESERVED_31_25</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>DIAG_TRIG</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>FDIAGCTRL_RESERVED_23_20</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>DIAG_EN_KEY</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>FDIAGCTRL_RESERVED_15</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>DIAG_ECC_SEL</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[14:12]</bitRange>
  </field>
  <field>
    <name>FDIAGCTRL_RESERVED_11_10</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>DIAG_BUF_SEL</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>FDIAGCTRL_RESERVED_07_03</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:3]</bitRange>
  </field>
  <field>
    <name>DIAGMODE</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FRAW_DATAH</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x00002070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FRAW_DATAH</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FRAW_DATAL</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x00002074</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FRAW_DATAL</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FRAW_ECC</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x00002078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FRAW_ECC_RESERVED_31_08</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>RAW_ECC</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FPAR_OVR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x0000207C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FPAR_OVR_RESERVED_31_17</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>BNK_INV_PAR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>BUS_PAR_DIS</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>PAR_OVR_KEY</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>ADD_INV_PAR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>DAT_INV_PAR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FVREADCT</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000008</resetValue>
<fields>
  <field>
    <name>FVREADCT_RESERVED_31_04</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>VREADCT</name>
    <description><![CDATA[[Configured by boot firmware]
These bits control the voltage level for the specified pump voltage of wordline power supply for read mode.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FVHVCT1</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002084</addressOffset>
    <access>read-write</access>
    <resetValue>0x00840088</resetValue>
<fields>
  <field>
    <name>FVHVCT1_RESERVED_31_25</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>TRIM13_E</name>
    <description><![CDATA[[Configured by boot firmware]
These bits control the voltage level for the specified pump voltage of high voltage supply input during erase operation.]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>VHVCT_E</name>
    <description><![CDATA[[Configured by boot firmware]
These bits control the voltage level for the specified pump voltage of high voltage supply input during erase operation.]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>FVHVCT1_RESERVED_15_09</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>TRIM13_PV</name>
    <description><![CDATA[[Configured by boot firmware]
These bits control the voltage level for the specified pump voltage of high voltage supply input during program verify operation.]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>VHVCT_PV</name>
    <description><![CDATA[[Configured by boot firmware]
These bits control the voltage level for the specified pump voltage of high voltage supply input during program verify operation.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FVHVCT2</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002088</addressOffset>
    <access>read-write</access>
    <resetValue>0x00A20000</resetValue>
<fields>
  <field>
    <name>FVHVCT2_RESERVED_31_25</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>TRIM13_P</name>
    <description><![CDATA[[Configured by boot firmware]
These bits control the voltage level for the specified pump voltage of high voltage supply input during program operation.]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>VHVCT_P</name>
    <description><![CDATA[[Configured by boot firmware]
These bits control the voltage level for the specified pump voltage of high voltage supply input during program operation.]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>FVHVCT2_RESERVED_15_09</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FVHVCT3</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000208C</addressOffset>
    <access>read-write</access>
    <resetValue>0x000F0000</resetValue>
<fields>
  <field>
    <name>FVHVCT3_RESERVED_31_20</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>WCT</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>FVHVCT3_RESERVED_15_09</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:4]</bitRange>
  </field>
  <field>
    <name>VHVCT_READ</name>
    <description><![CDATA[These bits control the voltage level for the specified pump voltage of high voltage supply input during TCR mode read operation.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FVNVCT</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002090</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000800</resetValue>
<fields>
  <field>
    <name>FVNVCT_RESERVED_31_13</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>VCG2P5CT</name>
    <description><![CDATA[[Configured by boot firmware]
These bits control the voltage level for the VCG 2.5 CT pump voltage. ]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>FVNVCT_RESERVED_07_05</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>VIN_CT</name>
    <description><![CDATA[These bits control the voltage level for the specified pump VINCT voltage. ]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FVSLP</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002094</addressOffset>
    <access>read-write</access>
    <resetValue>0x00007000</resetValue>
<fields>
  <field>
    <name>FVLSP_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>VSL_P</name>
    <description><![CDATA[[Configured by boot firmware]
These bits control the voltage level for the specified pump voltage of high current power input during program operation.]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>FVLSP_RESERVED_11_00</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FVWLCT</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002098</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000008</resetValue>
<fields>
  <field>
    <name>FVWLCT_RESERVED_31_05</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>VWLCT_P</name>
    <description><![CDATA[[Configured by boot firmware]
These bits control the voltage level for the specified pump voltage of wordline power supply during programming operations. ]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FEFUSECTRL</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000209C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0701010A</resetValue>
<fields>
  <field>
    <name>FEFUSECTRL_RESERVED_31_27</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:27]</bitRange>
  </field>
  <field>
    <name>CHAIN_SEL</name>
    <description><![CDATA[These bits are used by the flash banks to control which scan chain is used. Scan chain zero is by default the EFUSE scan chain. Consult the bank or pump specification for more detail. Keep CHAIN_SEL at 7 when not being used to de-select the scan operation. Chains_sel to the banks are 7 when EFUSE_EN is not 5.]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>FEFUSECTRL_RESERVED_23_18</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:18]</bitRange>
  </field>
  <field>
    <name>WRITE_EN</name>
    <description><![CDATA[If this bit is zero then the EFUSE controller only reads the selected bank and chain. The FDO shift output is looped around to both the FDI shift input and to the EFUSE_DATA register. Writing to byte 0 of the EFUSEDATA register will start the read shifting but the EFUSEDATA will not be shifted into the BANK nor PUMP. Also the EF_CLRZ function is blocked when the WRITE_EN is 0. If the WRITE_EN is one then the EFUSEDATA will be shifted into the BANK or PUMP and the current BANK or PUMP data is shifted into the EFUSEDATA register at the same time. The EF_CLRZ also works when the WRITE_EN is 1.]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>BP_SEL</name>
    <description><![CDATA[If zero then the pumps are select and if one the FMAC register determines which bank is selected. BP_SEL is only looked at by the logic if CHAIN_SEL is zero. Banks are selected regardless of BP_SEL if CHAIN_SEL is not zero.]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>FEFUSECTRL_RESERVED_15_09</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>EF_CLRZ</name>
    <description><![CDATA[This value is driven on the bank selected by the FMAC register immediately. Change the FMAC register to every bank to clear the EFUSE data from every bank. Change the BPSEL to clear the pump values 0=Drive 0 on the FCLRZ signal(clear) ; 1=Drive 1 on the FCLRZ signal (not cleared)]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>FEFUSECTRL_RESERVED_07_05</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>EF_TEST</name>
    <description><![CDATA[Efuse Test. This pin may or may not be connected to the flash bank. This value is driven immediately on the all banks and pumps. ]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>EFUSE_EN</name>
    <description><![CDATA[Efuse Soft test enable. 0101=Soft test is enabled. When enabled, the wrapper will steer the multiplex to select flash wrapper as the efuse controller for controlling FCLK, FCLRZ, TEST, FDI and FDO. Soft test is disabled for any other value. The pump or bank must be in low power sleep mode before scanning. For the pump this usually means running out of RAM.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FEFUSESTAT</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x000020A0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FEFUSE_RESERVED_31_01</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SHIFT_DONE</name>
    <description><![CDATA[When set it means the data in FEFUSEDATA register has been scanned out. CPU can either write 1 to clear this bit or write anything to byte 0 of the FEFUSEDATA register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FEFUSEDATA</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x000020A4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FEFUSEDATA</name>
    <description><![CDATA[This register is a shift register. If Efuse Soft test is enabled with proper key written to EFUSEEN then EFUSEDATA acts as a shift register. When byte zero is written, the shift will start. If Efuse Soft test is not enabled then writing to this register will only store the data into the register. No shift operation will happen. Data is shifted out LSB first. The pump or bank must be in low power sleep mode before scanning. For the pump this usually means running out of RAM.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSEQPMP</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x000020A8</addressOffset>
    <access>read-write</access>
    <resetValue>0x85080000</resetValue>
<fields>
  <field>
    <name>TRIM_13</name>
    <description><![CDATA[This register goes directly to the pump's TRIM_13 port pins when VIN_BY_PASS is 1.]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>TRIM_3P4</name>
    <description><![CDATA[This register goes directly to the pump's TRIM_3P4 port pins when VIN_BY_PASS is 1.]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>FSEQPMP_RESERVED23_22</name>
    <description><![CDATA[Reserved ]]></description>
    <bitRange>[23:22]</bitRange>
  </field>
  <field>
    <name>TRIM_1P7</name>
    <description><![CDATA[This register goes directly to the pump's TRIM_1P7 port pins when VIN_BY_PASS is 1.]]></description>
    <bitRange>[21:20]</bitRange>
  </field>
  <field>
    <name>TRIM_0P8</name>
    <description><![CDATA[This register goes directly to the pump's TRIM_0P8 port pins when VIN_BY_PASS is 1.]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>FSEQPMP_RESERVED15</name>
    <description><![CDATA[Reserved ]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>VIN_AT_X</name>
    <description><![CDATA[This register goes to the pump's VIN_AT_XPX port pins with the following encoding; if VIN_BYPASS=0 then VIN_AT_xxx is equal to VIN_AT_XIN input port. If VIN_BYPASS=1 and VIN_AT_X=0 then all VIN_AT_XXX signals are 0.
VIN_AT_X=1 then VIN_AT_1P7 is set. VIN_AT_X=2 then VIN_AT_2P1 is also set. VIN_AT_X=3 then VIN_AT_2P4 is also set. VIN_AT_X=4-7 then VIN_AT_3P0 is also set (all VIN_AT_XXX signals are 1). ]]></description>
    <bitRange>[14:12]</bitRange>
  </field>
  <field>
    <name>FSEQPMP_RESERVED11_9</name>
    <description><![CDATA[Reserved ]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>VIN_BY_PASS</name>
    <description><![CDATA[When this bit is a zero the VIN_AT_XPX port comes from the FMC input port VIN_AT_XIN. When this bit is a one the VIN_AT_XPX port comes from the VIN_AT_X bits in 14:12.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>SEQ_PUMP</name>
    <description><![CDATA[This register is used to sequence the voltages in the pump. The values and operation of this register is TBD for now.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCLKTRIM</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x000020AC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FCLKTRIM_RESERVED_31_19</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:19]</bitRange>
  </field>
  <field>
    <name>IFRF_TRIM</name>
    <description><![CDATA[This value is used to trim the 15 ma current register in the pump. Register bit 17 (IREF_TRIM bit 4) is inverted from its true value. A register value of 0 gives an IREF_TRIM of 10h. ]]></description>
    <bitRange>[18:13]</bitRange>
  </field>
  <field>
    <name>OSC_TRIM</name>
    <description><![CDATA[Pump Clock Oscillator trimming. This value is used to trim the pump oscillator clock. This pump clock provides a constant frequency independent of the HCLK or FLCLK clocks and can be used to time some of the FSM delay times if the FMS_GLBCTRL bit 0 is register set to 1. Register bit 12 (OSC_TRIM bit 5) is inverted from its true value. A register value of 0 gives an OSC_TRIM of 20h. ]]></description>
    <bitRange>[12:7]</bitRange>
  </field>
  <field>
    <name>BANDGAP_TRIM</name>
    <description><![CDATA[This value is used to trim the VBGTRIM register. Bit 5 (VBGTRIM bit 4) is inverted from its true value. Register value 0 gives a VBGTRIM value of 10h. ]]></description>
    <bitRange>[6:1]</bitRange>
  </field>
  <field>
    <name>TRIM_EN</name>
    <description><![CDATA[If this value is one then the pump will take the OSC_TRIM, BANDGAP_TRIM and IREF_TRIM values instead of the EFUSE register's values stored in the pump. If it is zero then the pump uses the pump's EFUSE register values. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ROM_TEST</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x000020B0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>ROM_TEST</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>ROM_TEST_RESERVED_07_04</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>ROM_KEY</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FEDACSDIS2</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x000020C0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>BANKID3_INVERSE</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[31:29]</bitRange>
  </field>
  <field>
    <name>FEDACSDIS2_RESERVED_28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>SECTORID3_INVERSE</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>BANKID3</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>FEDACSDIS2_RESERVED_20</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>SECTORID3</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>BANKID2_INVERSE</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[15:13]</bitRange>
  </field>
  <field>
    <name>FEDACSDIS2_RESERVED_12</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>SECTORID2_INVERSE</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>BANKID2</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>FEDACSDIS2_RESERVED_4</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>SECTORID2</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FBSTROBES</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002100</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000104</resetValue>
<fields>
  <field>
    <name>FBSTROBES_RESERVED_31_25</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>ECBIT</name>
    <description><![CDATA[Used for reading ECC bits in Software interface mode. In CC26 this function is TBD.]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>FBSTROBES_RESERVED_23_18</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:19]</bitRange>
  </field>
  <field>
    <name>RWAIT2_FCLK</name>
    <description><![CDATA[If this bit is one then the FLCLK uses wait states.
FLCLK period  = 2 * (RWAIT + 1) ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>RWAIT_FCLK</name>
    <description><![CDATA[If this bit is one then the FLCLK uses wait states.
FLCLK period  = (RWAIT + 1) ]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>FCLKEN</name>
    <description><![CDATA[Flash Clock Enable. When set, the flash clock is generated and driven to flash bank. When clear, the flash clock is inactively low. Flash clock is used to synchronize flash bank inputs, control the flash bank internal state machine and generate internal timing.]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>FBSTROBES_RESERVED_15_9</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>CTRLENZ</name>
    <description><![CDATA[Control Enable, active low, enables all special operations. Reading from the main flash arrays is the only non-special operation. When low, MODE[2:0], OTP, CUST_OTP, NOROWRED, and PRECOL, are gated in the bank allowing all modes of operation. When inactive, the bank is in standard READ mode, regardless of the listed signal's states. When active, and all above signals are inactive then the bank is also in standard read mode.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>FBSTROBES_RESERVED_07</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>NOCOLRED</name>
    <description><![CDATA[Active high, disables addressing of redundant stick (for pre-erase programming of redundant columns).]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>PRECOL</name>
    <description><![CDATA[Active high, enables addressing of redundant stick (for pre-erase programming of redundant columns).]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TI_OTP</name>
    <description><![CDATA[When TI_OTP is active high, access allowed to the customer OTP section. This section is also called the TI Engineering sector. The TEST_EN bit must also be set to program or erase this area.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>OTP</name>
    <description><![CDATA[When OTP is active high, access allowed to the Customer OTP sector. ]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TEZ</name>
    <description><![CDATA[Test Enable, active low, enables TESTBANK input/output for a bank, gates TCR inputs (in the banks only, not in the pump module). When inactive, no special test modes are enabled in the bank, regardless of the states of the TCR inputs. When active, all standard operations are allowed.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>FBSTROBES_RESERVED_01_00</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FPSTROBES</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002104</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000103</resetValue>
<fields>
  <field>
    <name>FPSTROBES_RESERVED_31_09</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>EXECUTEZ</name>
    <description><![CDATA[Active low. Used to gate pump outputs during program, erase, etc. Signal for pump module only.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>FBSTROBES_RESERVED_07_02</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:2]</bitRange>
  </field>
  <field>
    <name>V3PWRDNZ</name>
    <description><![CDATA[Active low forces the 3V pump module to power-down mode. When TESTEN bit of FTCTRL register is set, the 3VPWRDNZ bit can be used to directly control 3VPWRDNZ signal going into the 3V pump module. If TESTEN bit is clear then 3VPWRDNZ signal is directly controlled by the power control logic.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>V5PWRDNZ</name>
    <description><![CDATA[Active low forces the 5V pump module to power-down mode. When TESTEN bit of FTCTRL register is set, the 5VPWRDNZ bit can be used to directly control 5VPWRDNZ signal going into the 5V pump module. If TESTEN bit is clear then 5VPWRDNZ signal is directly controlled by the power control logic.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FBMODE</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002108</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FBMODE_RESERVED_31_03</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>MODE</name>
    <description><![CDATA[This field is sent to the bank and pump when the software interface FLOCK register is AA55 (enabled). This field is also used during PMT modes. Also see the bank and pump specifications. The MODE should be set to zero and then wait for about 55 flash clock cycles before exiting the software interface mode in order to allow the banks to fully switch back to the flash read mode. The MODE must be changed according to bank and pump specifications.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FTCR</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000210C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FTCR_RESERVED_31_07</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>TCR</name>
    <description><![CDATA[Test Control Register mode for Banks and Pumps. This field is sent to the bank and pump when the software interface FLOCK register is AA55 (enabled). This allows the Flash memory to execute test modes. This field is also used during PMT modes. See page 302. Only Bank_Erase, Read_margin_0 and Read_margin_1 should be used by the customer. All other TCR modes are reserved for Texas Instruments use only. This field is also used by the FSM when it is not doing a bank erase.]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FADDR</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002110</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FADDR</name>
    <description><![CDATA[For software interface modes, this register contains the address relative to the first address in the selected bank to be programmed, erased or verified. This is the relative mode. For FSM mode, this register contains the absolute address of the data that the CPU would use to access the location. This is the absolute mode. For relative modes, the base address bits and the bank select bits are not stored; only the address bits common to all the banks are stored in this register. Therefore, the correct bank ID must be specified before write operation occurs. For FSM operations this register can contain the OTP or Customer OTP addresses. The ECC regions at 0xF01x_xxxx or 0xF02x_xxxx are illegal regions because the ECC programs must be done using the address of the data and the FWPWRITE_ECC register. Normally during software interface verify access modes, the host CPU can just read from a flash memory location directly by giving an address to flash module after all the flash bank timing requirements are met. To prevent a flash bank row address from being changed while EXECUTEZ is active the flash wrapper will only take BUS1 HADDR[7:0] as the column address and keep ADDR[22:8] in FADDR register for row address. Writing to the FADDR will set the FWPWRITEx register and clear its byte enables. The byte enables are used by the FSM to program only those bytes that are recently written.
It is not required to have a cycle between writing to the FADDR and writing to the FWPWRITEx registers. (The FMC requirement is handle by the MMR hardware).]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FPMT_CTRL</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x00002114</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FPMT_CTRL_RESERVED_31_21</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:21]</bitRange>
  </field>
  <field>
    <name>SW_MODE</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>WDAT_CHANGE</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[19:18]</bitRange>
  </field>
  <field>
    <name>TP_DATA_SEL</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>FL_DATAIN_SEL</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>TP_BUSY_SEL</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[13:11]</bitRange>
  </field>
  <field>
    <name>ADDR_INCR</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[10:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PBIST_CTRL</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <addressOffset>0x00002118</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>PBIST_CTRL_RESERVED_31_05</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>GRP1_EN</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>PBIST_KEY</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FTCTRL</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000211C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FTCTRL_RESERVED_31_25</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>AUTOCALC_EN</name>
    <description><![CDATA[Not Used in CC26]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>FTCTRL_RESERVED_23_17</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>WDATA_BLK_CLR</name>
    <description><![CDATA[Block clearing of FWPWRITE register. Usually, The flash write data register FWPWRITEx is set at the end of an FSM operation or when the FADDR register is written. Setting this bit to a 1 will block the FWPWRITEx register from setting under these two conditions. The FWPWRITEx byte write enables are also blocked from clearing in the same manner. This bit is writable for any FLOCK register value.]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>FTCTRL_RESERVED_15_02</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:2]</bitRange>
  </field>
  <field>
    <name>TEST_EN</name>
    <description><![CDATA[Enable Test commands. Programming and erasing to TI OTP sectors in the software interface mode can only occur when this bit is a one. This bit is writable only when the FLOCK register (064h) is AA55 ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>FTCTRL_RESERVED_00</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FWPWRITE0</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002120</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>FWPWRITE0</name>
    <description><![CDATA[This register contains the data to write the flash memory. Each write will set data bits and another internal byte enable bit for each byte that enables that byte to be written by the FSM. The FWPWRITE register is get set to all ones after writing to the FADDR register or when the FSM completes an operation. The internal byte enables will also get cleared. The FSM completing an operation will not affect this register if the checkerboard or random bits are set in the FSM_ST_MACHINE register but writing to the FADDR register will still set it. Checkerboard mode uses 27Ch-1 (INVERT) and Random mode uses 27Ch-19. The WDAT_BLK_CLR bit (11C-16)above will also prevent the clearing of this register. During the Random mode of operation, this register will change values to match the data desired in the Flash bank. These modes are activated by the FSM_ST_MACHINE register. This mode are mainly used for program_sector and read_verify. This register will not change during FSM checkerboard pattern operations. For 128-144 bit devices, only FWPWRITE0-3 are used in bank operations. FWPWRITE4-7 are unused for most bank operations. For FLEE and FLES 64 bit memories, use only FWPWRITE0-1 for bank operations. FADDR will select which word to use. Unused bits can be written and read but they will not be part of the bank operations. Unused bits are mainly used to process the 288 bit seed during the Random LFSR modes. Note: Do not write to this register while a FSM operation is active. Do not write to this register in software interface mode while doing a program operation or any other operation that would violate bank timing requirements.      ]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FWPWRITE1</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002124</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>FWPWRITE1</name>
    <description><![CDATA[Same as FWPWRITE0]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FWPWRITE2</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <addressOffset>0x00002128</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>FWPWRITE2</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FWPWRITE3</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <addressOffset>0x0000212C</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>FWPWRITE3</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FWPWRITE4</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <addressOffset>0x00002130</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>FWPWRITE4</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FWPWRITE5</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <addressOffset>0x00002134</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>FWPWRITE5</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FWPWRITE6</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <addressOffset>0x00002138</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>FWPWRITE6</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FWPWRITE7</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <addressOffset>0x0000213C</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>FWPWRITE7</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FWPWRITE_ECC</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002140</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>ECCBYTES07_00</name>
    <description><![CDATA[This register contains the error bits for the FWPWRITE7:0 registers. The location of the error bits corresponding to the data depends on the device configuration. The five currently supported configurations are shown above. Unused bits can be written and read but they will not be part of the bank operations. Unused bits are mainly used to process the 288 bit seed during the Random LFSR modes. This register is an extension of the FWPWRITE register and it will also change during the Random mode. Do not write to this register while a FSM or Software_interface operation is active. This register is set to all ones just like the FWPWRITEx registers.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>ECCBYTES15_08</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>ECCBYTES23_16</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>ECCBYTES31_24</name>
    <description><![CDATA[Not Useful in CC26]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSWSTAT</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002144</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>FSWSTAT_RESERVED_31_01</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SAFELV</name>
    <description><![CDATA[This is a low voltage signal replica of the high voltage SAFE signal from the pump module. When high, it indicates that the pump has discharged high voltage power supply for a given MODE of operation after the EXECUTEZ is de-asserted and it is SAFE to change the MODE input. This signal is useful for pump mode hold time calculations only. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_GLBCTRL</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002200</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>FSM_GLBCTRL_RESERVED_31_01</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>CLKSEL</name>
    <description><![CDATA[1=Use system clock, Value is hardcoded]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_STATE</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002204</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000C00</resetValue>
<fields>
  <field>
    <name>FSM_STATE_RESERVED_31_12</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>CTRLENZ</name>
    <description><![CDATA[CTRLENZ signal value. This is an internal CTRLENZ generated by the FSM. This is not the final CTRLENZ driven out to the bank. This signal is usually low for FSM operations and goes high when operations are done.]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>EXECUTEZ</name>
    <description><![CDATA[EXECUTEZ signal value. This is an internal EXECTUEZ generated by the FSM. This is not the final EXECTUEZ driven out to the bank. This signal will go low when an operation is occurring. ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>FSM_STATE_RESERVED_09</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>FSM_ACT</name>
    <description><![CDATA[Flash State Machine is now active. This signal goes high when performing FSM operations or has control of the bank. ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>TIOTP_ACT</name>
    <description><![CDATA[TI OTP (Engineering) array signal is active. This bit goes high when the FSM works on the TI OTP array. ]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>OTP_ACT</name>
    <description><![CDATA[One Time Programmable array signal is active. This bit goes high when the FSM works on the OTP array. ]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>FSM_STATE_RESERVED_05_00</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_STATUS</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00002208</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000004</resetValue>
<fields>
  <field>
    <name>FSM_STATUS_RESERVED_31_03</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>NON_OP</name>
    <description><![CDATA[Not currently doing an operation where EXECUTEZ is low. Will remain low while an operation like program, or erase is underway. ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>OVR_PUL_CNT</name>
    <description><![CDATA[Over Pulse Count. The FSM has exceeded the pulse counts set in the registers. This will be active only if OVERRIDE is set in the FSM_ST_MACHINE register (027Ch) ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>INV_DAT</name>
    <description><![CDATA[Invalid Data is detected. This has the same function as INV_DAT in the FMSTAT register (004Ch). It sets when a `1' is programed into the flash array that is already `0'; Program operations can only change flash bits from a `1' to a `0'.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_COMMAND</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000220C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_COMMAND_RESERVED_31_06</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>FSMCMD</name>
    <description><![CDATA[Flash State Machine Command. Refer to the FMC specification. Writes to this register are blocked if the state machine is busy.]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_PE_OSU</name>
    <description><![CDATA[FSM Program/Erase Operation Setup  ]]></description>
    <addressOffset>0x00002210</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_PE_OSU_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PGM_OSU</name>
    <description><![CDATA[[Configured by boot firmware]
Program Operation Setup time. This determines the flash clocks from the mode change to program to the start of the program pulse. ]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>ERA_OSU</name>
    <description><![CDATA[[Configured by boot firmware]
Erase Operation Setup time. This determines the flash clocks from the mode change to the start of the erase pulse. ]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_VSTAT</name>
    <description><![CDATA[FSM Voltage Status Setup  ]]></description>
    <addressOffset>0x00002214</addressOffset>
    <access>read-write</access>
    <resetValue>0x00003000</resetValue>
<fields>
  <field>
    <name>FSM_VSTAT_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>VSTAT_CNT</name>
    <description><![CDATA[[Configured by boot firmware]
Voltage Status Count. Gives the number of consecutive hclk pulses that must be out of range before a voltage-out-of-range status error is given in FMSTAT bit 3. One pulse in range will reset the counter. This is mainly a glitch filter on the voltage status pump signal.]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>FSM_VSTAT_RESERVED_11_00</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_PE_VSU</name>
    <description><![CDATA[FSM Program/Erase Verify Setup  ]]></description>
    <addressOffset>0x00002218</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_PE_VSU_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PGM_VSU</name>
    <description><![CDATA[[Configured by boot firmware]
Program Verify Setup time. This determines the flash clocks from the mode change to program verify to the change of address and the beginning of the address setup time.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>ERA_VSU</name>
    <description><![CDATA[[Configured by boot firmware]
Erase Verify Setup time. This determines the flash clocks from the mode change to erase verify to the change of address and the beginning of the address setup time. ]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_CMP_VSU</name>
    <description><![CDATA[FSM Compare Verify setup]]></description>
    <addressOffset>0x0000221C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_CMP_VSU_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>ADD_EXZ</name>
    <description><![CDATA[[Configured by boot firmware]
Address to EXECUTEZ low setup time. This determines the flash clocks from the row address change to the time EXECUTEZ goes low. All operations use this value.]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>FSM_CMP_VSU_RESERVED_15_0</name>
    <description><![CDATA[]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_EX_VAL</name>
    <description><![CDATA[FSM EXECUTEZ to Valid Data  ]]></description>
    <addressOffset>0x00002220</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000301</resetValue>
<fields>
  <field>
    <name>FSM_EX_VAL_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>REP_VSU</name>
    <description><![CDATA[[Configured by boot firmware]
Repeat Verify action setup. If a program or erase operation advances to the program_verify or erase_verify then this special shorter mode transition time will be used in place of PRG_VSU or ERA_VSU times. ]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>EXE_VALD</name>
    <description><![CDATA[[Configured by boot firmware]
EXECUTEZ low to valid Data. Determines the number con constant or Flash clock cycles from EXECUTEZ going low to the time the verify data can be read in the program verify mode. Erase and compact verify is always a constant value which is currently set at one flash clock. This value must be greater than 0. ]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_RD_H</name>
    <description><![CDATA[FSM Read Mode Hold  ]]></description>
    <addressOffset>0x00002224</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000005A</resetValue>
<fields>
  <field>
    <name>FSM_RD_H_RESERVED_31_08</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>RD_H</name>
    <description><![CDATA[[Configured by boot firmware]
Read mode hold. This determines the number of flash clocks from the start of the Read mode at the end of the operations until the FSM clears the BUSY bit in FMSTAT. Writing a zero to this register will result in a value of 1. The reset value of this register is 3Ah before version 3.0.10.0 and 5Ah after this version.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_P_OH</name>
    <description><![CDATA[FSM Program Hold]]></description>
    <addressOffset>0x00002228</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000100</resetValue>
<fields>
  <field>
    <name>FSM_P_OH_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PGM_OH</name>
    <description><![CDATA[[Configured by boot firmware]
EXECUTEZ high to mode change. This value determines the flash clocks from the EXECUTEZ going high at the end of a program operation to the time the mode can change. This value must be greater than or equal to one.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>FSM_P_OH_RESERVED_07_00</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_ERA_OH</name>
    <description><![CDATA[FSM Erase Operation Hold ]]></description>
    <addressOffset>0x0000222C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>FSM_ERA_OH_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>ERA_OH</name>
    <description><![CDATA[[Configured by boot firmware]
EXECUTEZ high to mode change. Determines the flash clocks from EXECUTEZ going high at the end of an erase operation to the time the mode can change. If a bank erase happening, then this is the time to the TEZ and TCR values for bank erase are released. The mode changes 10 flash clocks after they are released. This value must be greater than or equal to one. ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_SAV_PPUL</name>
    <description><![CDATA[FSM Saved Program Pulses ]]></description>
    <addressOffset>0x00002230</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_SAV_PPUL_RESERVED_31_12</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>SAV_P_PUL</name>
    <description><![CDATA[Saved Program Pulses. Contains the number of pulses allowable in a suspended program operation. The current pulse counter is saved here when suspending a program operation. ]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_PE_VH</name>
    <description><![CDATA[FSM Program/Erase Verify Hold ]]></description>
    <addressOffset>0x00002234</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000100</resetValue>
<fields>
  <field>
    <name>FSM_PE_VH_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PGM_VH</name>
    <description><![CDATA[[Configured by boot firmware]
Program Verify Hold. This register determines the flash clocks from EXECUTEZ going high after a program verify to a mode change. This value must be greater than or equal to one]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>ERA_VH</name>
    <description><![CDATA[Reserved ]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_PRG_PW</name>
    <description><![CDATA[FSM Program Pulse Width ]]></description>
    <addressOffset>0x00002240</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_PRG_PW_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PROG_PUL_WIDTH</name>
    <description><![CDATA[[Configured by boot firmware]
This register gives the number of constant or flash  clocks that the EXECUTEZ ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_ERA_PW</name>
    <description><![CDATA[FSM Erase Pulse Width ]]></description>
    <addressOffset>0x00002244</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_ERA_PW</name>
    <description><![CDATA[[Configured by boot firmware]
Erase Pulse width. This register gives the number flash clocks the EXECUTEZ signal is low in a erase operation.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_SAV_ERA_PUL</name>
    <description><![CDATA[FSM Saved Erased Pulses ]]></description>
    <addressOffset>0x00002254</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_SAV_ERA_PUL_RESERVED_31_12</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>SAV_ERA_PUL</name>
    <description><![CDATA[Saved Erase Pulses. The register contains the pulse counter value during suspend operations. The pulse counter is a count down counter that starts at the PULSE_CNT value.]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_TIMER</name>
    <description><![CDATA[FSM Timer  ]]></description>
    <addressOffset>0x00002258</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_TIMER</name>
    <description><![CDATA[Current Timer. The register contains the current number of flash clocks left in the current operation. The values from the other registers get transferred into this register and the this register counts down the value to zero.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_MODE</name>
    <description><![CDATA[FSM MODE register ]]></description>
    <addressOffset>0x0000225C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_MODE_RESERVED_31_20</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>RDV_SUBMODE</name>
    <description><![CDATA[Submode saved during read_verify suspend. These bits contain the submode field saved during the read_verify suspend mode. ]]></description>
    <bitRange>[19:18]</bitRange>
  </field>
  <field>
    <name>PGM_SUBMODE</name>
    <description><![CDATA[Submode saved during program suspend. These bits contain the submode field saved during the program suspend mode. ]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>ERA_SUBMODE</name>
    <description><![CDATA[Submode saved during erase suspend. These bits contain the submode field saved during the erase suspend mode. ]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>SUBMODE</name>
    <description><![CDATA[Current submode of the FSM operation. 00=normal, 01=Redundant column operation, 10=OTP operations, 11=TI OTP operations.]]></description>
    <bitRange>[13:12]</bitRange>
  </field>
  <field>
    <name>SAV_PGM_CMD</name>
    <description><![CDATA[Command saved during program suspend. These bits contain the command field saved during the program suspend mode.]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>SAV_ERA_MODE</name>
    <description><![CDATA[Mode saved during erase suspend. These bits contain the mode field saved during the erase suspend mode.]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>MODE</name>
    <description><![CDATA[Current Flash mode operation.]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>CMD</name>
    <description><![CDATA[Current Flash command operation.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_PGM</name>
    <description><![CDATA[FSM Program bits register ]]></description>
    <addressOffset>0x00002260</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_PGM_RESERVED_31_26</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:26]</bitRange>
  </field>
  <field>
    <name>PGM_BANK</name>
    <description><![CDATA[Saved Bank during Program Suspend. Saves the bank during program suspend operations]]></description>
    <bitRange>[25:23]</bitRange>
  </field>
  <field>
    <name>PGM_ADDR</name>
    <description><![CDATA[Saved Address During Program Suspend. Saves the current address during program suspend operations. ]]></description>
    <bitRange>[22:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_ERA</name>
    <description><![CDATA[FSM Erase bits register ]]></description>
    <addressOffset>0x00002264</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_ERA_RESERVED_31_26</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:26]</bitRange>
  </field>
  <field>
    <name>ERA_BANK</name>
    <description><![CDATA[Saved Bank during Erase Suspend. Saves the bank during erase suspend operations.]]></description>
    <bitRange>[25:23]</bitRange>
  </field>
  <field>
    <name>ERA_ADDR</name>
    <description><![CDATA[Saved Address During Erase Suspend. Saves the current address during erase suspend operations.]]></description>
    <bitRange>[22:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_PRG_PUL</name>
    <description><![CDATA[FSM Maximum Programming Pulses ]]></description>
    <addressOffset>0x00002268</addressOffset>
    <access>read-write</access>
    <resetValue>0x00040032</resetValue>
<fields>
  <field>
    <name>FSM_PRG_PUL_RESERVED_31_20</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>BEG_EC_LEVEL</name>
    <description><![CDATA[[Configured by boot firmware]
Beginning level for VHVCT. This determines the beginning level for VHVCT that is used during erase modes. The pump voltage control registers supply the other values that do not change during FSM operations. The reset value is the same as VHVCT_E in the FVHVCT1 register]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>FSM_PRG_PUL_RESERVED_15_12</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>MAX_PRG_PUL</name>
    <description><![CDATA[[Configured by boot firmware]
Maximum Programming Pulses. This register contains the maximum number of programming pulses allowed at one address. If it takes any more than this amount during a programming operation then the FSM will exit with an error and with the program violation, PGV bit 12, set and the general error bit 4 set of FMSTAT. Setting the OVERRIDE bit 0 in ST_MACHINE will allow more than this maximum value to occur without an error. During pre-conditioning for an erase operation the FSM programs all the bits to zero. If the maximum number of programming pulses is reached for an address, the FSM will continue with the next address and set the PCV bit 11 and the general error bit 4. If the Precondition_stop_enable bit 4 is set in the ST_MACHINE register then the FSM will stop with errors when more than the maximum number of pulses is needed. The OVERRIDE bit will take priority over the Precondition_stop_enable bit 4 and continue doing pulses without setting the error bits. Suspend operations will count a pulse if the program operation began no matter how long the pulse lasted before is was suspended. Frequent suspend or auto-suspend operations could result in max_pulse count error.]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_ERA_PUL</name>
    <description><![CDATA[FSM Maximum Erase Pulses  ]]></description>
    <addressOffset>0x0000226C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00040BB8</resetValue>
<fields>
  <field>
    <name>FSM_ERA_PUL_RESERVED_31_20</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>MAX_EC_LEVEL</name>
    <description><![CDATA[Maximum VHVCT Level. This determines the maximum level for VHVCT that is used during erase modes. The FSM will stop advancing VHVCT once it counts up to the MAX_EC_LEVEL level from the beginning level. The MAX_EC_LEVEL + EC_STEP_HEIGHT must be less than 200h. The reset value is the same as VHVCT_E in the FVHVCT1 register.]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>FSM_ERA_PUL_RESERVED_15_12</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>MAX_ERA_PUL</name>
    <description><![CDATA[[Configured by boot firmware]
Maximum Erase Pulses. This register contains the maximum number of erase pulses allowed at one address. If it takes any more than this amount the FSM will exit with an error and with the EV bit 10 and bit 4 set of FMSTAT. Setting the OVERRIDE bit 0 in ST_MACHINE will allow more than this maximum value to occur without an error. Suspend operations will count a pulse if the erase operation began no matter how long the pulse lasted before is was suspended. Frequent suspend or auto-suspend operations could result in max_pulse count error.]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_STEP_SIZE</name>
    <description><![CDATA[FSM EC Step Size ]]></description>
    <addressOffset>0x00002270</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_STEP_SIZE_RESERVED_31_25</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>EC_STEP_SIZE</name>
    <description><![CDATA[[Configured by boot firmware]
VHVCT Step Size. This is the number of erase pulses that must be completed for each level before the FSM increments the CUR_EC_LEVEL to the next higher level. Actual erase pulses per level equals (EC_STEP_SIZE +1). The stepping is only needed for the VHVCT voltage.]]></description>
    <bitRange>[24:16]</bitRange>
  </field>
  <field>
    <name>FSM_STEP_SIZE_RESERVED_15_00</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_PUL_CNTR</name>
    <description><![CDATA[FSM Pulse Counter  ]]></description>
    <addressOffset>0x00002274</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_PUL_CNTR_RESERVED_31_25</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>CUR_EC_LEVEL</name>
    <description><![CDATA[Current VHVCT Level. This is the current VHVCT level used during the erase pulses. It is set to the BEG_EC_LEVEL value at the beginning of every FSM command. ]]></description>
    <bitRange>[24:16]</bitRange>
  </field>
  <field>
    <name>FSM_PUL_CNTR_RESERVED_15_12</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>PUL_CNTR</name>
    <description><![CDATA[Pulse Counter. This register contains the current number of operation pulses allowed at one address at a time. It is loaded at the start of a program, or erase operation from the FSM_xxx_PUL registers and it counts down to zero.]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_EC_STEP_HEIGHT</name>
    <description><![CDATA[FSM EC Step Height ]]></description>
    <addressOffset>0x00002278</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_EC_STEP_HEIGHT_RESERVED_31_4</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>EC_STEP_HEIGHT</name>
    <description><![CDATA[Height of each EC step. This is the number of counts that the CUR_EC_LEVEL will increment when going to a new level. Actual count size equals (EC_STEP_HEIGHT + 1). The stepping applies only to the VHVCT voltage. If adding the height to the CUR_EC_LEVEL results in a value higher than the MAX_EC_LEVEL then the CUR_EC_LEVEL will be lowered to the MAX LEVEL well before it is used in the next erase pulse.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_ST_MACHINE</name>
    <description><![CDATA[FSM_ST_MACHINE ]]></description>
    <addressOffset>0x0000227C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00800500</resetValue>
<fields>
  <field>
    <name>FSM_ST_MACHINE_RESERVED_31_24</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>DO_PRECOND</name>
    <description><![CDATA[Do preconditioning. When this bit is a one, the FSM will precondition the sector or bank before doing an erase operation. When zero, the FSM will just begin with the erase verify and skip the preconditioning.]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>FSM_INT_EN</name>
    <description><![CDATA[FSM event enable. When this bit is one, the FSM_DONE event is enabled. The FSM_DONE event and register bit will set when the FSM finishes its operations after the EXECUTE field in the FSM_EXECUTE register is activated. The FSM_DONE event flag resides in the FEDACSTATUS register. This FSM_DONE flag must be cleared by writing a one to this bit in order for the event signal to stop.]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>ALL_BANKS</name>
    <description><![CDATA[All bank operations. When this bit is one some operations range over every main data space address of every bank. Only some of the commands are supported by the ALL_BANKs bit and the unsupported commands should not have the bit set. The currently supported FSM commands are: Read_verify-Each command can do either Main, OTP, or TI-OTP regions. Only if RV_SEC_EN is zero. Read_verify_resume-same as read verify. Erase_bank-This will sequentially erase all banks (one bank at a time) (future versions may do all banks at once). OTP / TI_OTP areas will not be affected by a bank erase. All FBSE register bits for all banks should be set before starting Erase_Bank or a SLOCK error will result.]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>CMPV_ALLOWED</name>
    <description><![CDATA[Compaction Verify allowed. When one, the FSM can execute compaction verify operations during an erase command. Any mismatch during compaction verify is a sign of a major programming/erase issue. This is usually only used for debugging purposes and may be left zero for other operations. Split gate flash banks can not do compaction operations. This bit should be set to do any compact verify operations. ]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>RANDOM</name>
    <description><![CDATA[Enable Pseudo-Random Pattern Generation. This bit only has effect on Program Sector and Read Verify commands. When set, the built-in PRPG will first be initialized with a seed value stored in the FWPWRITE register. As the state machine increments the address to either program or read the next location, the PRPG will generate the next pattern and write it back to the FWPWRITE register. The new random pattern is written to the flash for Program Sector command or the random pattern is compared with the flash read data in Read Verify command. See page 124 This bit has priority over the INV_DATA bit above.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>RV_SEC_EN</name>
    <description><![CDATA[Read Verify Sector Enable. When set, the Read Verify command acts on the selected sector. By default, the Read Verify command acts on the selected bank. Flash wrapper selects the sector to act on by decoding FADDR.]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>RV_RES</name>
    <description><![CDATA[Read Verify Resume. When this bit is set to `1' the FMC will resume the Read Verify command operation upon invoking the Read Verify Resume command.]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>RV_INT_EN</name>
    <description><![CDATA[Read Verify Event Enable. When this bit is set to `1' the FMC will suspend the Read Verify command upon detecting a verify mismatch and generate an event. If this bit is zero then the read verify command will set error bits on a mismatch but continue checking additional locations. Mismatches will also increment the FSM_ACC_PP register. The FEDACSTATUS RV_FAIL flag will NOT be set.]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>FSM_ST_MACHINE_RESERVED_15</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>ONE_TIME_GOOD</name>
    <description><![CDATA[One Time Good function. If this bit is a one then the `One Time Good' function is enabled for all program operations. This includes operations inside the erase functions and other functions. When zero, this function is disabled for all modes. When doing the One Time Good function, the FSM will attempt to program a location with data. If a desired zero bit reads back from the flash one time as good then that bit is blocked from writing a zero to the flash array again for this address. When the address changes, all bits are unblocked. This prevents a bit from reading 0 in one programming pulse and then 1 in the next programming pulse. On the second time the bit would get a programming pulse even though it read 0 in an earlier read. If this bit is a zero then the zero bits will be masked for each program verify operation. It is recommended for this bit to be set to 1. ]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>RESTRT_ADDR</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>FSM_ST_MACHINE_RESERVED_12</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>DO_REDU_COL</name>
    <description><![CDATA[Do Redundant Columns. If one, the FSM will perform operations on the redundant columns when doing sector erasing. When zero the FSM will not perform operations on the redundant columns. This recommend value for this register is zero.]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>DBG_SHORT_ROW</name>
    <description><![CDATA[Debugging Short rows. This field allows easier debugging of some algorithms and is mainly used for simulations and not physical devices. When set to "0101" the FSM sees only about two rows in any sector. Any other value will allow the full range of operations. This register reset to the opposite value of "1010" so that four bits must change to enter this mode. ]]></description>
    <bitRange>[10:7]</bitRange>
  </field>
  <field>
    <name>BNK_ERA_MODE</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>PGM_SEC_COF_EN</name>
    <description><![CDATA[Program Sector Continue on Failure Enable. If this field is zero the program sector command will stop and exit with error bits set if the program operation takes more than the maximum number of programming pulses as specified by the FSM_PGM_PUL register. If one, the FSM will set the same error bits PGV and CSTAT in the FMSTAT register but continue with the next address. The OVERRIDE bit below will take priority over this bit. ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>PREC_STOP_EN</name>
    <description><![CDATA[Pre-condition Stop Enable. If this field is zero the FSM will continue with the next address if the pre-condition portion of an erase command takes more than the maximum number of program pulses as specified by the FSM_PGM_PUL register. The PCV and CSTAT bits of the FMSTAT register will be set but the FSM will not stop. If the bit is zero, the FSM will set the same error bits and stop the FSM operation. The OVERRIDE bit below will take priority over this bit. ]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>DIS_TST_EN</name>
    <description><![CDATA[Disturbance Test Enable. When doing a program sector command for the first time after an erase, the FSM expects all addresses to initially read as all ones. If programming a value in any other address causes an address to change then it will not read as all ones on the initial access. When this bit is a one and the FSM finds a disturbance then the DBT and CSTAT bits of the FMSTAT register are set and the FSM stops. If this bit is zero the FSM does not check for this condition.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CMD_EN</name>
    <description><![CDATA[Command Enable. This bit must be one to allow any FSM TEST command to begin. If this bit is zero, any FSM test command is ignored. The test commands are the FSM commands 20h and higher. ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>INV_DATA</name>
    <description><![CDATA[Invert Data for checkerboard and other patterns. When this bit is one and the command is a program_sector command then the FSM will write every sequential row address with the one's complement or inverse of the current data. This makes all odd rows to have inverted data from the even rows. Within a row the internal data is inverted every wide word (the FWPWRITE register will not change). This is useful in making checkerboard patterns in the flash memory. When zero, no inversion occurs. A checkerboard pattern will have each physical bit in the flash surrounded by its opposite value on the top, bottom, left and right. The pattern and the FSM behavior depends on the data width and mux factor. The read_verify command can also use this bit to check the checkerboard pattern programmed by the program_sector command. The RANDOM bit in this register has priority over this bit.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>OVERRIDE</name>
    <description><![CDATA[Override Max Pulse. This bit overrides the maximum pulse registers for FSM_PGM_PUL and FSM_ERA_PUL and allows an unlimited number of operation pulses to happen. This bit also overrides PREC_STOP_EN bits above and will not set errors on those bit's conditions. When the FSM attempts an operation that is greater than the maximum pulse count, the CSTAT bit is set along with the appropriate PGV, PCV, EV or CV bit. This bit is mainly for debugging purposes and should remain zero for normal operations. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_FLES</name>
    <description><![CDATA[FLES Memory Control Bits]]></description>
    <addressOffset>0x00002280</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_FLES_RESERVED_31_12</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>BLK_TIOTP</name>
    <description><![CDATA[Reserved. ]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>BLK_OTP</name>
    <description><![CDATA[FLES/FLEE  memory block OTP. When this bit is a one, the corresponding sector in the FLES OTP memory is neither programmed nor erased during an OTP command. FLEE memories have one combined OTP/TI-OTP and is controlled through bit 0. All other bits are unused.  ]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_STICKY</name>
    <description><![CDATA[FSM Sticky bits]]></description>
    <addressOffset>0x00002284</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>OTP_LOCK</name>
    <description><![CDATA[If this bit is a one then writing to the OTPPROTDIS bits in register 3Ch is blocked. Once set to one this OTP_LOCK bit cannot be cleared except through a reset or if the input signal `sticky_bit_override' is a one and the write data is zero. The OTPPROTDIS bits prevents programming or erasing of the OTP and ENGR regions of a bank.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>VOLT_LOCK</name>
    <description><![CDATA[If this bit is a one then writing to the voltage registers in addresses 80h to B0h is blocked. Once set to one this VOLT_LOCK bit cannot be cleared except through a reset or if the input signal `sticky_bit_override' is a one and the write data is zero. The FLOCK register (64h) bits should be set to AAAAh to allow writing to these registers. AA55 will also work but this value will also put the bank selected by BANK (50h) into the software interface mode.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_WR_ENA</name>
    <description><![CDATA[FSM Register Write Enable  ]]></description>
    <addressOffset>0x00002288</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000002</resetValue>
<fields>
  <field>
    <name>FSM_WR_ENA_RESERVED_31_03</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>WR_ENA</name>
    <description><![CDATA[FSM Write Enable. This register must contain "101" in order to write to any other FSM register. If any other value is in this register, the FSM registers cannot be written. This is the first register written when setting up the FSM.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_ACC_PP</name>
    <description><![CDATA[FSM Accumulate Program Pulses ]]></description>
    <addressOffset>0x0000228C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_ACC_PP</name>
    <description><![CDATA[The register is cleared at the start of every FSM command and counts the total number of program pulses executed. This register is not cleared when executing a Program resume or Erase resume command. During the read_verify command, this register counts the number of locations that did not match the reference value. Each reference value is one wide word so it can span several addresses.  ]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_ACC_EP</name>
    <description><![CDATA[FSM Accumulate Erase Pulses ]]></description>
    <addressOffset>0x00002290</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_ACC_EP_RESERVED_31_16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>ACC_EP</name>
    <description><![CDATA[Accumulate Erase Pulses. The register is cleared at the start of every FSM command and counts the total number of erase pulses executed. This register is not cleared when executing an Erase resume command. ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_ADDR</name>
    <description><![CDATA[FSM Address ]]></description>
    <addressOffset>0x000022A0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_ADDR_RESERVED_31</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>BANK</name>
    <description><![CDATA[Current Bank. This field displays the current bank used by the FSM.]]></description>
    <bitRange>[30:28]</bitRange>
  </field>
  <field>
    <name>CUR_ADDR</name>
    <description><![CDATA[Current Address. This is the current address used by the FSM. It may either be an absolute or a bank relative address. The first address of a bank is zero in a bank relative address. ]]></description>
    <bitRange>[27:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_SECTOR</name>
    <description><![CDATA[Treat this as reserved]]></description>
    <addressOffset>0x000022A4</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFF0000</resetValue>
<fields>
  <field>
    <name>SECT_ERASED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>FSM_SECTOR_EXTENSION</name>
    <description><![CDATA[FLEE or FLES sector extension bits. This field contains the extra bits needed by the FLEE or FLES memory when the these memory contains more than 16 sectors. It is an extension of the SECTOR field in bits 7:4.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>SECTOR</name>
    <description><![CDATA[Sector. This is the current sector used by the FSM. It is mainly used by the bank erase command and read_verify commands and should not be used outside of these commands.]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>SEC_OUT</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FMC_REV_ID</name>
    <description><![CDATA[FMC Revision Identification]]></description>
    <addressOffset>0x000022A8</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>MOD_VERSION</name>
    <description><![CDATA[Module Version. This read only field contains the five part version number of the module. Most version numbers come in a four part form like 1.2.3.4. Each part of the number takes 4 bits and the number is modulo 16. Example: 1.12.20.2 becomes "0001_1100_0100_0010" (31:16). Some version numbers contain a fifth letter for some special circumstances. This would be a number like 1.2.3.4.A where the fifth character is a letter. This letter is translated to a binary number modulo 16. A=1, B=2,... Zero means no special digit is used.]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>CONFIG_CRC</name>
    <description><![CDATA[Configuration Magic Number code. This field provides a unique 12 bit number that reflects all the configuration options of the FMC. It reduces about 1000 bits of configuration information provided by the configuration input file, (see page 368), into 12 bits. Two modules with the same configuration options will result in the same number regardless of the module version but any difference in options between the two configurations will produce significantly different CRC numbers. This number is produced when the module is extracted from the database during the device design. You cannot discern configuration options from the CRC number. Text formatting of the configuration input file does not affect this number. ]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_ERR_ADDR</name>
    <description><![CDATA[FSM Error Address ]]></description>
    <addressOffset>0x000022AC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_ERR_ADDR</name>
    <description><![CDATA[FSM Error Bank. When any operation fails, the current bank is stored here. Additionally, the bank that sets the FSM_PGM_MAX_PUL register is saved here. The address stored in FSM_ERR_ADDR is relative to the selected bank and the address is aligned to the data width of the flash bank. All banks are seen as starting at zero in a bank relative address. This is true even for banks not aligned by a power of 2. See page 375. This is also a wide word address for most commands which means the lower 4 or 5 bits of the address become zero. This entire register is cleared during the at the start of any new FSM operation.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>FSM_ERR_ADDR_RESERVED_27_24</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>FSM_ERR_BANK</name>
    <description><![CDATA[FSM Error Address. When any operation fails, the current address is stored here. Additionally, the address that sets the FSM_PGM_MAX_PUL register is saved here.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_PGM_MAXPUL</name>
    <description><![CDATA[FSM Maximum Program Pulse ]]></description>
    <addressOffset>0x000022B0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_PGM_MAXPUL</name>
    <description><![CDATA[FSM Program Maximum pulses used. This register records the highest number of program pulses used for a particular address during a program or precondition program operation. The address with the maximum pulses is stored in the FSM_ERR_ADDR register. This register is cleared during the Clear_More command.]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>FSM_PGM_MAXPUL_RESERVED_31_12</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[19:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_EXECUTE</name>
    <description><![CDATA[FSM Command Execute ]]></description>
    <addressOffset>0x000022B4</addressOffset>
    <access>read-write</access>
    <resetValue>0x000A000A</resetValue>
<fields>
  <field>
    <name>FSM_EXECUTE_RESERVED_31_20</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>SUSPEND_NOW</name>
    <description><![CDATA[FSM Command Suspend. Writing a 5 to this register will suspend the Program (02), Erase sector (06) or Read_verify(22h) commands. Writes to this register are ignored unless the FSM is busy with one of these commands. This field resets to `1010' when the FSM enters the standby state where it waits for the next command. It will not retain the written value for long. The Bank erase command, program sector command and every command except those three commands above are not suspendable and will ignore the suspend command. A suspend operation will exit the FSM with the proper setup and hold times for the various modes. When the FMC enters the auto-suspend mode this register is set to 5 to suspend the FSM. It will be exactly like this field was written with a 5 by the CPU. ]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>FSM_EXECUTE_RESERVED_15_05</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:5]</bitRange>
  </field>
  <field>
    <name>FSMEXECUTE</name>
    <description><![CDATA[FSM Command Execute. To invoke a FSM command this register must be written an value of 10101. This register is reset back to 01010 by the FSM upon completion of the command operation. Writes to this register are ignored while the FSM is busy. All others registers must be set up before writing to this command. Writing a 15h to this field is the last step to starting an FSM operation. When the FMC restarts the FSM during the auto-suspend sequence, this register is set to 5 to start the FSM. It will be exactly like this field was written with a 5 by the CPU.]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EEPROM_CONFIG</name>
    <description><![CDATA[EEPROM Emulation configuration ]]></description>
    <addressOffset>0x000022B8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00010000</resetValue>
<fields>
  <field>
    <name>EEPROM_CONFIG_RESERVED_31_20</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>EWAIT</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>EEPROM_CONFIG_RESERVED_15_09</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>AUTOSUSP_EN</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>AUTOSTART_GRACE</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_SECTOR1</name>
    <description><![CDATA[FSM Sector 1  ]]></description>
    <addressOffset>0x000022C0</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>FSM_SECTOR1</name>
    <description><![CDATA[Sector erased. This field can be written with ones before a bank erase command to block the sector erase from affecting the sector. This field actually has one unique value per bank and whatever bank the FMAC register is pointing to is the field that gets written or read. The FMAC must be set to each bank and then this field written in order to access every SECT_ERASED(bank) field. The FLES memory wrappers have only one SECT_ERASED field for all banks due to the increased number of bits needed for the FLES memory. During a bank erase operation, this register keeps track of which sectors have been erased. The FSM sets the bit to a one when the sector is erased. All SECT_ERASED fields are set during the Clear_More FSM command. These bits go to the flash bank to disable the flash banks from erasing the sectors. Either FSM busy, PMT mode or FLOCK register=AA55 will send these values to the flash banks. Otherwise the sect_erased signals going to the banks are all ones. This field is also usable in SoftWare_INTerFace modes. Standard bank can have up to 16 sectors but the FLEE EEPROM bank can have up to 64 sectors and each sector is always 4 k bytes. If present, the FLEE will always reside in bank 7. FSM_SECTOR2 controls bits 63:32 of the FLEE bank if present. The BSE register can not handle more than 16 sectors in a bank so special provisions apply if the FLEE memory is bigger than 64 k bytes If the FLEE has more than 16 sectors, then all 16 BSE bits must high to do an erase of any sector. Unimplemented sectors are reserved bits. Only those bits that have a corresponding sector can be programmed.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_SECTOR2</name>
    <description><![CDATA[FSM Sector 2 ]]></description>
    <addressOffset>0x000022C4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_SECTOR2</name>
    <description><![CDATA[Continuation of FSM Sector 1.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_BSLE0</name>
    <description><![CDATA[FSM Bank Sector Lock Erase 0]]></description>
    <addressOffset>0x000022E0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_BSLE0</name>
    <description><![CDATA[This registers description applies only to devices with FLEE main memories and provides additional protection over the FBSE register at 34h. Writing a one to a bit will lock the corresponding sector and prevent any erasing from occurring. Once written it can only be cleared after a reset or when the `sticky_bit_override' signal is high. When this bit is a one, the bank will cause a sector lock error if a sector erase operation is attempted. A bank erase will not cause a sector lock error but it will skip any protected sectors and only erase the unprotected sectors. This register can only be written when the FSM_WR_ENA (288h) is set to '5'.
This register will protect the register from erasing even in software interface mode by setting the ERASEPORT signals on the flash bank.
If there is more than 1 bank in the main array using FLEE then the FMAC BANK(50) field will select the correct overlaying register bits at the same address in a manner similar to the FBSE register.
FLEE memories have up to 64 sectors with 4 Kbytes sectors. This field is up to 64 register bits to support these banks.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_BSLE1</name>
    <description><![CDATA[FSM Bank Sector Lock Erase 1]]></description>
    <addressOffset>0x000022E4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_BSL1</name>
    <description><![CDATA[Continuation of FSM Bank Sector Lock Erase 0 and contains bit for sectors 32 to 63 if present. If not available then these bits are reserved.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_BSLP0</name>
    <description><![CDATA[FSM Bank Sector Lock Program 0]]></description>
    <addressOffset>0x000022F0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_BSLP0</name>
    <description><![CDATA[This registers description applies only to devices with FLEE main memories and provides additional protection over the FBSE register at 34h. Writing a one to a bit will lock the corresponding sector and prevent any erasing from occurring. Once written it can only be cleared after a reset or when the `sticky_bit_override' signal is high. When this bit is a one, the bank will cause a sector lock error if a sector erase operation is attempted. A bank erase will not cause a sector lock error but it will skip any protected sectors and only erase the unprotected sectors. This register can only be written when the FSM_WR_ENA (288h) is set to '5'.
This register will protect the register from erasing even in software interface mode by setting the ERASEPORT signals on the flash bank.
If there is more than 1 bank in the main array using FLEE then the FMAC BANK(50) field will select the correct overlaying register bits at the same address in a manner similar to the FBSE register.
FLEE memories have up to 64 sectors with 4 Kbytes sectors. This field is up to 64 register bits to support these banks.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FSM_BSLP1</name>
    <description><![CDATA[FSM Bank Sector Lock Program 1]]></description>
    <addressOffset>0x000022F4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FSM_BSL1</name>
    <description><![CDATA[Continuation of FSM Bank Sector Lock Program 0 and contains bit for sectors 32 to 63 if present. If not available then these bits are reserved.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_BANK</name>
    <description><![CDATA[Flash configuration Bank ]]></description>
    <addressOffset>0x00002400</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000401</resetValue>
<fields>
  <field>
    <name>EE_BANK_WIDTH</name>
    <description><![CDATA[The Width of the dedicated EEPROM memory. This field is the number of bits in a wide word of a dedicated Flash EEPROM emulation memory. This can be 64]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>EE_NUM_BANK</name>
    <description><![CDATA[The number of dedicated EEPROM banks. This field is the number of dedicated EEPROM bank in the modules and ranges from 0 to 8. Zero mean no EEPROM bank is present. Currently, only zero and one are allowed. The starting address for the EEPROM bank is always shown as zero in these registers. The dedicated EEPROM bank always resides at bank 7 and the data begins at F020_0000h.]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>MAIN_BANK_WIDTH</name>
    <description><![CDATA[The Width of the main data space banks. This field is the number of bits in a wide word of the main data space banks. This can be 128]]></description>
    <bitRange>[15:4]</bitRange>
  </field>
  <field>
    <name>MAIN_NUM_BANK</name>
    <description><![CDATA[The number of main data space banks. This field is the number of main data space banks in the modules and ranges from 1 to 8.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_WRAPPER</name>
    <description><![CDATA[Flash Wrapper Configuration ]]></description>
    <addressOffset>0x00002404</addressOffset>
    <access>read-write</access>
    <resetValue>0x50009007</resetValue>
<fields>
  <field>
    <name>FAMILY_TYPE</name>
    <description><![CDATA[Major type of device. This field denotes this major type of device used]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>FCFG_WRAPPER_RESERVED_23_21</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>MEM_MAP</name>
    <description><![CDATA[Memory map type. 0 = Standard 16 MB map; 1 = Older 8 MB map;]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>CPU2</name>
    <description><![CDATA[CPU Type 2. TBD. Currently reads as zeros.]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>EE_IN_MAIN</name>
    <description><![CDATA[EEPROM emulation in Main data space. The field describes the way the module handles EEPROM emulations functions in the main data space memory. ( ]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>ROM</name>
    <description><![CDATA[Replace Flash banks with ROMs. If one then the flash bank have been replaced with ROMs. Many other logic functions are also removed especially those that write to the Flash memory like the FSM and software interface.]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>IFLUSH</name>
    <description><![CDATA[CC26=0, Instruction Flush Supported. If this field is one then the CPU is an ARM M3 with IFLUSH capability. This mean it can accept the ECC error signal one cycle late and still flush the instruction from the CPU execution pipeline.]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>SIL3</name>
    <description><![CDATA[CC26=0, SIL3 configuration. If this field is one then the module has extra logic to check critical buses.]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>ECCA</name>
    <description><![CDATA[ECC has an Address component. If this bit is one then the ECC include address bits 21:3 in the logic in order to verify the data came from the correct location. ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>AUTO_SUSP</name>
    <description><![CDATA[Auto-suspend logic. Auto-suspend will suspend an active FSM operation if the CPU is requesting an access to the same bank as the FSM. After the access the FSM will restart and finish the operation. ]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>UERR</name>
    <description><![CDATA[Uncorrectable Error Type. The module can either find an UERR and freeze the external UERR port from further UERR action or it can issue a UERR pulse for every uncorrectable error the module finds. 00=UERR frozen after 1st occurrence, 01=UERR issued for every occurrence.]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>CPU_TYPE1</name>
    <description><![CDATA[CPU Type. This field reflects the current CPU controlling the FMC. CC26= 0111.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_BNK_TYPE</name>
    <description><![CDATA[Flash Bank Type]]></description>
    <addressOffset>0x00002408</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000003</resetValue>
<fields>
  <field>
    <name>B7_TYPE</name>
    <description><![CDATA[same for bank 7 ]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B6_TYPE</name>
    <description><![CDATA[same for bank 6 ]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>B5_TYPE</name>
    <description><![CDATA[same for bank 5 ]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>B4_TYPE</name>
    <description><![CDATA[same for bank 4]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>B3_TYPE</name>
    <description><![CDATA[same for bank 3 ]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>B2_TYPE</name>
    <description><![CDATA[same for bank 2]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>B1_TYPE</name>
    <description><![CDATA[same for bank 1]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>B0_TYPE</name>
    <description><![CDATA[Type of memory in Bank 0. This field is the type of memory in bank 0. 0=FLEP, 1=FLEE, 2=FLES, 3=FLEE/CC26, other=TBD.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B0_START</name>
    <description><![CDATA[Flash Bank 0 Starting Address  ]]></description>
    <addressOffset>0x00002410</addressOffset>
    <access>read-write</access>
    <resetValue>0x02000000</resetValue>
<fields>
  <field>
    <name>B0_MAX_SECTOR</name>
    <description><![CDATA[Number of highest sector in Bank 0. This field is the number of the highest sector in bank 0 and ranges from 0 to 15. This is one less than the total number of sector for bank 0. For a FLEE or FLES bank with more than 16 sectors, this number will be set to "0h" and ignored. The number of sectors for FLES and FLEE is given in FCFG_Bx_SSIZE0 bits 23:16.]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B0_MUX_FACTOR</name>
    <description><![CDATA[Mux Factor of Bank 0 divided by 8. This field is the mux factor of bank 0 and give the number of wide words on a flash row. The number in the field is the mux factor divided by 8. 1-Bank has 08 wide words on a row (not currently used);2-Bank has 16 wide words on a row;4-Bank has 32 wide words on a row]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>B0_START_ADDR</name>
    <description><![CDATA[Starting Address of Bank 0. This field is the first absolute address of bank 0. For a FEE memory in bank 7, This value will always be zero. ]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B1_START</name>
    <description><![CDATA[Flash Bank 1 Starting Address ]]></description>
    <addressOffset>0x00002414</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B1_MAX_SECTOR</name>
    <description><![CDATA[Same as bank 0.]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B1_MUX_FACTOR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>B1_START_ADDR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B2_START</name>
    <description><![CDATA[Flash Bank 2 Starting Address ]]></description>
    <addressOffset>0x00002418</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B2_MAX_SECTOR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B2_MUX_FACTOR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>B2_START_ADDR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B3_START</name>
    <description><![CDATA[Flash Bank 3 Starting Address ]]></description>
    <addressOffset>0x0000241C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3_MAX_SECTOR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B3_MUX_FACTOR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>B3_START_ADDR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B4_START</name>
    <description><![CDATA[Flash Bank 4 Starting Address ]]></description>
    <addressOffset>0x00002420</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B4_MAX_SECTOR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B4_MUX_FACTOR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>B4_START_ADDR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B5_START</name>
    <description><![CDATA[Flash Bank 5 Starting Address ]]></description>
    <addressOffset>0x00002424</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B5_MAX_SECTOR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B5_MUX_FACTOR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>B5_START_ADDR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B6_START</name>
    <description><![CDATA[Flash Bank 6 Starting Address ]]></description>
    <addressOffset>0x00002428</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B6_MAX_SECTOR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B6_MUX_FACTOR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>B6_START_ADDR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B7_START</name>
    <description><![CDATA[Flash Bank 7 Starting Address ]]></description>
    <addressOffset>0x0000242C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B7_MAX_SECTOR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B7_MUX_FACTOR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>B7_START_ADDR</name>
    <description><![CDATA[Same as bank 0. ]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B0_SSIZE0</name>
    <description><![CDATA[Flash Bank 0 Sector Size 0  ]]></description>
    <addressOffset>0x00002430</addressOffset>
    <access>read-write</access>
    <resetValue>0x00200004</resetValue>
<fields>
  <field>
    <name>FCFG_B0_SSIZE0_RESERVED_31_28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B0_NUM_SECTORS</name>
    <description><![CDATA[Number of sectors in Bank 0. Number of Sectors in this bank. Ranges from 0 to 2048]]></description>
    <bitRange>[27:16]</bitRange>
  </field>
  <field>
    <name>FCFG_B0_SSIZE0_RESERVED_15_4</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:4]</bitRange>
  </field>
  <field>
    <name>B0_SECT_SIZE</name>
    <description><![CDATA[Size of sectors in Bank 0. Common sector size for all sectors in the bank in 1 K bytes multiples. 0= 0K bytes, 1= 1K bytes(FLES), 2= 2K bytes, 4=4K bytes (FLEE) and so on.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B0_SSIZE1</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002434</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B0_SSIZE2</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002438</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B0_SSIZE3</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x0000243C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B1_SSIZE0</name>
    <description><![CDATA[Flash Bank 1 Sector Size 0  ]]></description>
    <addressOffset>0x00002440</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FCFG_B1_SSIZE0_RESERVED_31_28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B1_NUM_SECTORS</name>
    <description><![CDATA[Number of sectors in Bank 1. Number of Sectors in this bank. Ranges from 0 to 2048]]></description>
    <bitRange>[27:16]</bitRange>
  </field>
  <field>
    <name>FCFG_B0_SSIZE0_RESERVED_15_4</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:4]</bitRange>
  </field>
  <field>
    <name>B1_SECT_SIZE</name>
    <description><![CDATA[Size of sectors in Bank 1. Common sector size for all sectors in the bank in 1 K bytes multiples. 0= 0K bytes, 1= 1K bytes(FLES), 2= 2K bytes, 4=4K bytes (FLEE) and so on.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B1_SSIZE1</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002444</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B1_SSIZE2</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002448</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B1_SSIZE3</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x0000244C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B2_SSIZE0</name>
    <description><![CDATA[Flash Bank 2 Sector Size 0  ]]></description>
    <addressOffset>0x00002450</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FCFG_B2_SSIZE0_RESERVED_31_28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B2_NUM_SECTORS</name>
    <description><![CDATA[Number of sectors in Bank 2. Number of Sectors in this bank. Ranges from 0 to 2048]]></description>
    <bitRange>[27:16]</bitRange>
  </field>
  <field>
    <name>FCFG_B2_SSIZE0_RESERVED_15_4</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:4]</bitRange>
  </field>
  <field>
    <name>B2_SECT_SIZE</name>
    <description><![CDATA[Size of sectors in Bank 2. Common sector size for all sectors in the bank in 1 K bytes multiples. 0= 0K bytes, 1= 1K bytes(FLES), 2= 2K bytes, 4=4K bytes (FLEE) and so on.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B2_SSIZE1</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002454</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B2_SSIZE2</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002458</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B2_SSIZE3</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x0000245C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B3_SSIZE0</name>
    <description><![CDATA[Flash Bank 3 Sector Size 0  ]]></description>
    <addressOffset>0x00002460</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FCFG_B3_SSIZE0_RESERVED_31_28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B3_NUM_SECTORS</name>
    <description><![CDATA[Number of sectors in Bank 3. Number of Sectors in this bank. Ranges from 0 to 2048]]></description>
    <bitRange>[27:16]</bitRange>
  </field>
  <field>
    <name>FCFG_B3_SSIZE0_RESERVED_15_4</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:4]</bitRange>
  </field>
  <field>
    <name>B3_SECT_SIZE</name>
    <description><![CDATA[Size of sectors in Bank 3. Common sector size for all sectors in the bank in 1 K bytes multiples. 0= 0K bytes, 1= 1K bytes(FLES), 2= 2K bytes, 4=4K bytes (FLEE) and so on.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B3_SSIZE1</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002464</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B3_SSIZE2</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002468</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B3_SSIZE3</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x0000246C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B4_SSIZE0</name>
    <description><![CDATA[Flash Bank 4 Sector Size 0  ]]></description>
    <addressOffset>0x00002470</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FCFG_B4_SSIZE0_RESERVED_31_28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B4_NUM_SECTORS</name>
    <description><![CDATA[Number of sectors in Bank 4. Number of Sectors in this bank. Ranges from 0 to 2048]]></description>
    <bitRange>[27:16]</bitRange>
  </field>
  <field>
    <name>FCFG_B4_SSIZE0_RESERVED_15_4</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:4]</bitRange>
  </field>
  <field>
    <name>B4_SECT_SIZE</name>
    <description><![CDATA[Size of sectors in Bank 4. Common sector size for all sectors in the bank in 1 K bytes multiples. 0= 0K bytes, 1= 1K bytes(FLES), 2= 2K bytes, 4=4K bytes (FLEE) and so on.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B4_SSIZE1</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002474</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B4_SSIZE2</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002478</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B4_SSIZE3</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x0000247C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B5_SSIZE0</name>
    <description><![CDATA[Flash Bank 5 Sector Size 0  ]]></description>
    <addressOffset>0x00002480</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FCFG_B5_SSIZE0_RESERVED_31_28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B5_NUM_SECTORS</name>
    <description><![CDATA[Number of sectors in Bank 5. Number of Sectors in this bank. Ranges from 0 to 2048]]></description>
    <bitRange>[27:16]</bitRange>
  </field>
  <field>
    <name>FCFG_B5_SSIZE0_RESERVED_15_4</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:4]</bitRange>
  </field>
  <field>
    <name>B5_SECT_SIZE</name>
    <description><![CDATA[Size of sectors in Bank 5. Common sector size for all sectors in the bank in 1 K bytes multiples. 0= 0K bytes, 1= 1K bytes(FLES), 2= 2K bytes, 4=4K bytes (FLEE) and so on.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B5_SSIZE1</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002484</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B5_SSIZE2</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002488</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B5_SSIZE3</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x0000248C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B6_SSIZE0</name>
    <description><![CDATA[Flash Bank 6 Sector Size 0  ]]></description>
    <addressOffset>0x00002490</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FCFG_B6_SSIZE0_RESERVED_31_28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B6_NUM_SECTORS</name>
    <description><![CDATA[Number of sectors in Bank 6. Number of Sectors in this bank. Ranges from 0 to 2048]]></description>
    <bitRange>[27:16]</bitRange>
  </field>
  <field>
    <name>FCFG_B6_SSIZE0_RESERVED_15_4</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:4]</bitRange>
  </field>
  <field>
    <name>B6_SECT_SIZE</name>
    <description><![CDATA[Size of sectors in Bank 6. Common sector size for all sectors in the bank in 1 K bytes multiples. 0= 0K bytes, 1= 1K bytes(FLES), 2= 2K bytes, 4=4K bytes (FLEE) and so on.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B6_SSIZE1</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002494</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B6_SSIZE2</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x00002498</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B6_SSIZE3</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x0000249C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B7_SSIZE0</name>
    <description><![CDATA[Flash Bank 7 Sector Size 0  ]]></description>
    <addressOffset>0x000024A0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FCFG_B7_SSIZE0_RESERVED_31_28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>B7_NUM_SECTORS</name>
    <description><![CDATA[Number of sectors in Bank 7. Number of Sectors in this bank. Ranges from 0 to 2048]]></description>
    <bitRange>[27:16]</bitRange>
  </field>
  <field>
    <name>FCFG_B7_SSIZE0_RESERVED_15_4</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:4]</bitRange>
  </field>
  <field>
    <name>B7_SECT_SIZE</name>
    <description><![CDATA[Size of sectors in Bank 7. Common sector size for all sectors in the bank in 1 K bytes multiples. 0= 0K bytes, 1= 1K bytes(FLES), 2= 2K bytes, 4=4K bytes (FLEE) and so on.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B7_SSIZE1</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x000024A4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B7_SSIZE2</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x000024A8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FCFG_B7_SSIZE3</name>
    <description><![CDATA[Not Used in CC26 ]]></description>
    <addressOffset>0x000024AC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>FLASHMEM</name>
<description><![CDATA[Flash memory area]]></description>
<baseAddress>0x00000000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00020000</size>
<usage>registers</usage>
</addressBlock>
<registers>
</registers>
</peripheral>
<peripheral>
<name>FLASHMEM_ALIAS</name>
<description><![CDATA[Flash memory area]]></description>
<baseAddress>0xA0000000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00020000</size>
<usage>registers</usage>
</addressBlock>
<registers>
</registers>
</peripheral>
<peripheral>
<name>WDT</name>
<description><![CDATA[]]></description>
<baseAddress>0x40080000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>LOAD</name>
    <description><![CDATA[WDT Configuration]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>WDTLOAD</name>
    <description><![CDATA[This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the WDTLOAD register is loaded with 0x0000.0000, an interrupt is immediately generated.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VALUE</name>
    <description><![CDATA[Watchdog Value]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>WDTVALUE</name>
    <description><![CDATA[ This register contains the current count value of the timer.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CTL</name>
    <description><![CDATA[WDT Control]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x80000000</resetValue>
<fields>
  <field>
    <name>WRC</name>
    <description><![CDATA[Write Complete The WRC values are defined as follows:  Value Description 0 A write access to one of the WDT1 registers is in progress.  A write access is not in progress, and WDT1 registers can be
read or written.  ]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[30:3]</bitRange>
  </field>
  <field>
    <name>INTTYPE</name>
    <description><![CDATA[Watchdog Interrupt Type Watchdog Interrupt Type
The INTTYPE values are defined as follows:
  Value Description 0 Watchdog interrupt is a standard interrupt.  1 Watchdog interrupt is a non-maskable interrupt. ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RESEN</name>
    <description><![CDATA[Watchdog Reset Enable The RESEN values are defined as follows: Value Description 0 Disabled.  1 Enable the Watchdog module reset output.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>INTEN</name>
    <description><![CDATA[Watchdog Interrupt Enable The INTEN values are defined as follows: Value Description 0 Interrupt event disabled (once this bit is set, it can only be cleared by a hardware reset).  1 Interrupt event enabled. Once enabled, all writes are ignored.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ICR</name>
    <description><![CDATA[WDT Interrupt Clear (WDTICR),]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>WDTICR</name>
    <description><![CDATA[This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the WDTLOAD register. Value for a read or reset is indeterminate.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RIS</name>
    <description><![CDATA[WDT Raw Interrupt Status]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>WDTRIS</name>
    <description><![CDATA[This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.  Watchdog Raw Interrupt Status Value Description 1 A watchdog time-out event has occurred.  0 The watchdog has not timed out.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MIS</name>
    <description><![CDATA[WDT Masked Interrupt Status]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>WDTMIS</name>
    <description><![CDATA[This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the WDT interrupt enable bit.  WDT Masked Interrupt Status Value Description: 1 An unmasked watchdog time-out event has occurred.  0 The watchdog has not timed out or is masked.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TEST</name>
    <description><![CDATA[WDT Test  This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.]]></description>
    <addressOffset>0x00000418</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. ]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>STALL</name>
    <description><![CDATA[Watchdog Stall Enable, Value Description, 1 If the microcontroller is stopped with a debugger, the watchdog timer stops counting. Once the microcontroller is restarted, the watchdog timer resumes counting.  0 The watchdog timer continues counting if the microcontroller is stopped with a debugger.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>LOCK</name>
    <description><![CDATA[WDT Lock (WDTLOCK)  Writing 0x1ACC.E551 to the WDTLOCK register enables write access to all other registers. Writing any other value to the WDTLOCK register re-enables the locked state for register writes to all the other registers. Reading the WDTLOCK register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the WDTLOCK register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).]]></description>
    <addressOffset>0x00000C00</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>WDTLOCK</name>
    <description><![CDATA[ Watchdog Lock A write of the value 0x1ACC.E551 unlocks the watchdog registers for write access. A write of any other value reapplies the lock, preventing any register updates.  A read of this register returns the following values: Value Description 0x0000.0001 Locked 0x0000.0000 Unlocked]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID4</name>
    <description><![CDATA[The PERIPHIDn registers are hard-coded and the fields within the register determine the reset value.]]></description>
    <addressOffset>0x00000FD0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PID4</name>
    <description><![CDATA[WDT Peripheral ID Register [7:0]]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID5</name>
    <description><![CDATA[The PERIPHIDn registers are hard-coded and the fields within the register determine the reset value.]]></description>
    <addressOffset>0x00000FD4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PID5</name>
    <description><![CDATA[WDT Peripheral ID Register [15:0]]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID6</name>
    <description><![CDATA[The PERIPHIDn registers are hard-coded and the fields within the register determine the reset value.]]></description>
    <addressOffset>0x00000FD8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PID6</name>
    <description><![CDATA[WDT Peripheral ID Register [23:16]]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID7</name>
    <description><![CDATA[The PERIPHIDn registers are hard-coded and the fields within the register determine the reset value.]]></description>
    <addressOffset>0x00000FDC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PID7</name>
    <description><![CDATA[WDT Peripheral ID Register [31:24]]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID0</name>
    <description><![CDATA[The PERIPHIDn registers are hard-coded and the fields within the register determine the reset value.]]></description>
    <addressOffset>0x00000FE0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000005</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PID0</name>
    <description><![CDATA[WDT Peripheral ID Register [7:0]]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID1</name>
    <description><![CDATA[The PERIPHIDn registers are hard-coded and the fields within the register determine the reset value.]]></description>
    <addressOffset>0x00000FE4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000018</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PID1</name>
    <description><![CDATA[WDT Peripheral ID Register [15:8]]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID2</name>
    <description><![CDATA[The PERIPHIDn registers are hard-coded and the fields within the register determine the reset value.]]></description>
    <addressOffset>0x00000FE8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000018</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PID2</name>
    <description><![CDATA[WDT Peripheral ID Register [23:16]]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID3</name>
    <description><![CDATA[The PERIPHIDn registers are hard-coded and the fields within the register determine the reset value.]]></description>
    <addressOffset>0x00000FEC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PID1</name>
    <description><![CDATA[WDT Peripheral ID Register [31:24]]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELID0</name>
    <description><![CDATA[The PCELIDn registers are hard-coded and the fields within the register determine the reset value.]]></description>
    <addressOffset>0x00000FF0</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000D</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CID0</name>
    <description><![CDATA[WDT PrimeCell ID Register [7:0]]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELID1</name>
    <description><![CDATA[The PCELIDn registers are hard-coded and the fields within the register determine the reset value.]]></description>
    <addressOffset>0x00000FF4</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000F0</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CID1</name>
    <description><![CDATA[WDT PrimeCell ID Register [15:8]]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELID2</name>
    <description><![CDATA[The PCELIDn registers are hard-coded and the fields within the register determine the reset value.]]></description>
    <addressOffset>0x00000FF8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000006</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CID2</name>
    <description><![CDATA[WDT PrimeCell ID Register [23:16]]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELID3</name>
    <description><![CDATA[The PCELIDn registers are hard-coded and the fields within the register determine the reset value.]]></description>
    <addressOffset>0x00000FFC</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000B1</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CID3</name>
    <description><![CDATA[WDT PrimeCell ID Register [31:24]]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>SSP0</name>
<description><![CDATA[SSP Component]]></description>
<baseAddress>0x40000000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>CR0</name>
    <description><![CDATA[Control register 0]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>SCR</name>
    <description><![CDATA[Serial clock rate]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>SPH</name>
    <description><![CDATA[SSPCLKOUT phase (Motorola SPI frame format only)]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>SPO</name>
    <description><![CDATA[SSPCLKOUT polarity (Motorola SPI frame format only)]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>FRF</name>
    <description><![CDATA[Frame format]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>DSS</name>
    <description><![CDATA[Data Size Select]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CR1</name>
    <description><![CDATA[Control register 1]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>SOD</name>
    <description><![CDATA[Slave-mode output disabled]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>MS</name>
    <description><![CDATA[Master or slave mode select]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>SSE</name>
    <description><![CDATA[Synchronous serial port enable]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>LBM</name>
    <description><![CDATA[Loop back mode]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DR</name>
    <description><![CDATA[Receive FIFO (read) and transmit FIFO data register (write)]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>DATA</name>
    <description><![CDATA[Transmit/receive data]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SR</name>
    <description><![CDATA[Status register]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000003</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>BSY</name>
    <description><![CDATA[PrimeCell SSP busy flag]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RFF</name>
    <description><![CDATA[Receive FIFO full]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>RNE</name>
    <description><![CDATA[Receive FIFO not empty]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TNF</name>
    <description><![CDATA[Transmit FIFO not full]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TFE</name>
    <description><![CDATA[Transmit FIFO empty]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CPSR</name>
    <description><![CDATA[Clock prescale register]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CPSDVSR</name>
    <description><![CDATA[Clock prescale divisor]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IMSC</name>
    <description><![CDATA[Interrupt mask set and clear register]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>TXIM</name>
    <description><![CDATA[Transmit FIFO interrupt mask]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>RXIM</name>
    <description><![CDATA[Receive FIFO interrupt mask]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RTIM</name>
    <description><![CDATA[Receive timeout interrupt mask]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RORIM</name>
    <description><![CDATA[Receive overrun interrupt mask]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RIS</name>
    <description><![CDATA[Raw interrupt status register]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000008</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>TXRIS</name>
    <description><![CDATA[Raw interrupt state of transmit FIFO interrupt]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>RXRIS</name>
    <description><![CDATA[Raw interrupt state of receive FIFO interrupt]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RTRIS</name>
    <description><![CDATA[Raw interrupt state of receive timeout interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RORRIS</name>
    <description><![CDATA[Raw interrupt state of receive overrun interrupt]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MIS</name>
    <description><![CDATA[Masked interrupt status register]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>TXMIS</name>
    <description><![CDATA[Masked interrupt state of transmit FIFO interrupt]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>RXMIS</name>
    <description><![CDATA[Masked interrupt state of receive FIFO interrupt]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RTMIS</name>
    <description><![CDATA[Masked interrupt state of receive timeout interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RORMIS</name>
    <description><![CDATA[Masked interrupt state of receive overrun interrupt]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ICR</name>
    <description><![CDATA[Interrupt clear register]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>RTIC</name>
    <description><![CDATA[Clear the receive timeout interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RORIC</name>
    <description><![CDATA[Clear the receive overrun interrupt]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DMACR</name>
    <description><![CDATA[DMA control register]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>TXDMAE</name>
    <description><![CDATA[Transmit DMA Enable]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RXDMAE</name>
    <description><![CDATA[Receive DMA Enable]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESERVED1</name>
    <description><![CDATA[SSP Reserved area]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TCR</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ITIP</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ITOP</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000088</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TDR</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000008C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESERVED2</name>
    <description><![CDATA[SSP Reserved area]]></description>
    <addressOffset>0x00000090</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID0</name>
    <description><![CDATA[Peripheral Identification 0]]></description>
    <addressOffset>0x00000FE0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000022</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved, read undefined must read as zeros]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PARTNUMBER0</name>
    <description><![CDATA[Identifies the peripheral]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID1</name>
    <description><![CDATA[Peripheral Identification 1]]></description>
    <addressOffset>0x00000FE4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000010</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved, read undefined must read as zeros]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>DESIGNER0</name>
    <description><![CDATA[Identifies the designer (ARM)]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>PARTNUMBER1</name>
    <description><![CDATA[Identifies the peripheral]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID2</name>
    <description><![CDATA[Peripheral Identification 2]]></description>
    <addressOffset>0x00000FE8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000024</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved, read undefined must read as zeros]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>REVISION</name>
    <description><![CDATA[Peripheral revision]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>DESIGNER1</name>
    <description><![CDATA[Identifies the designer (ARM)]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID3</name>
    <description><![CDATA[Peripheral Identification 3]]></description>
    <addressOffset>0x00000FEC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved, read undefined must read as zeros]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CONFIGURATION</name>
    <description><![CDATA[The configuration option of the SSP.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELLID0</name>
    <description><![CDATA[PrimeCell identification 0]]></description>
    <addressOffset>0x00000FF0</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000D</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELLID1</name>
    <description><![CDATA[PrimeCell identification 1]]></description>
    <addressOffset>0x00000FF4</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000F0</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELLID2</name>
    <description><![CDATA[PrimeCell identification 2]]></description>
    <addressOffset>0x00000FF8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000005</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELLID3</name>
    <description><![CDATA[PrimeCell identification 3]]></description>
    <addressOffset>0x00000FFC</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000B1</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>SSP1</name>
<description><![CDATA[SSP Component]]></description>
<baseAddress>0x40008000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>CR0</name>
    <description><![CDATA[Control register 0]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>SCR</name>
    <description><![CDATA[Serial clock rate]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>SPH</name>
    <description><![CDATA[SSPCLKOUT phase (Motorola SPI frame format only)]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>SPO</name>
    <description><![CDATA[SSPCLKOUT polarity (Motorola SPI frame format only)]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>FRF</name>
    <description><![CDATA[Frame format]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>DSS</name>
    <description><![CDATA[Data Size Select]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CR1</name>
    <description><![CDATA[Control register 1]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>SOD</name>
    <description><![CDATA[Slave-mode output disabled]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>MS</name>
    <description><![CDATA[Master or slave mode select]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>SSE</name>
    <description><![CDATA[Synchronous serial port enable]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>LBM</name>
    <description><![CDATA[Loop back mode]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DR</name>
    <description><![CDATA[Receive FIFO (read) and transmit FIFO data register (write)]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>DATA</name>
    <description><![CDATA[Transmit/receive data]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SR</name>
    <description><![CDATA[Status register]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000003</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>BSY</name>
    <description><![CDATA[PrimeCell SSP busy flag]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RFF</name>
    <description><![CDATA[Receive FIFO full]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>RNE</name>
    <description><![CDATA[Receive FIFO not empty]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TNF</name>
    <description><![CDATA[Transmit FIFO not full]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TFE</name>
    <description><![CDATA[Transmit FIFO empty]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CPSR</name>
    <description><![CDATA[Clock prescale register]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CPSDVSR</name>
    <description><![CDATA[Clock prescale divisor]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IMSC</name>
    <description><![CDATA[Interrupt mask set and clear register]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>TXIM</name>
    <description><![CDATA[Transmit FIFO interrupt mask]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>RXIM</name>
    <description><![CDATA[Receive FIFO interrupt mask]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RTIM</name>
    <description><![CDATA[Receive timeout interrupt mask]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RORIM</name>
    <description><![CDATA[Receive overrun interrupt mask]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RIS</name>
    <description><![CDATA[Raw interrupt status register]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000008</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>TXRIS</name>
    <description><![CDATA[Raw interrupt state of transmit FIFO interrupt]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>RXRIS</name>
    <description><![CDATA[Raw interrupt state of receive FIFO interrupt]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RTRIS</name>
    <description><![CDATA[Raw interrupt state of receive timeout interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RORRIS</name>
    <description><![CDATA[Raw interrupt state of receive overrun interrupt]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MIS</name>
    <description><![CDATA[Masked interrupt status register]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>TXMIS</name>
    <description><![CDATA[Masked interrupt state of transmit FIFO interrupt]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>RXMIS</name>
    <description><![CDATA[Masked interrupt state of receive FIFO interrupt]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RTMIS</name>
    <description><![CDATA[Masked interrupt state of receive timeout interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RORMIS</name>
    <description><![CDATA[Masked interrupt state of receive overrun interrupt]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ICR</name>
    <description><![CDATA[Interrupt clear register]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>RTIC</name>
    <description><![CDATA[Clear the receive timeout interrupt]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RORIC</name>
    <description><![CDATA[Clear the receive overrun interrupt]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DMACR</name>
    <description><![CDATA[DMA control register]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>TXDMAE</name>
    <description><![CDATA[Transmit DMA Enable]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RXDMAE</name>
    <description><![CDATA[Receive DMA Enable]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESERVED1</name>
    <description><![CDATA[SSP Reserved area]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TCR</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ITIP</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ITOP</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000088</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TDR</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000008C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESERVED2</name>
    <description><![CDATA[SSP Reserved area]]></description>
    <addressOffset>0x00000090</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID0</name>
    <description><![CDATA[Peripheral Identification 0]]></description>
    <addressOffset>0x00000FE0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000022</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved, read undefined must read as zeros]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PARTNUMBER0</name>
    <description><![CDATA[Identifies the peripheral]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID1</name>
    <description><![CDATA[Peripheral Identification 1]]></description>
    <addressOffset>0x00000FE4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000010</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved, read undefined must read as zeros]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>DESIGNER0</name>
    <description><![CDATA[Identifies the designer (ARM)]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>PARTNUMBER1</name>
    <description><![CDATA[Identifies the peripheral]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID2</name>
    <description><![CDATA[Peripheral Identification 2]]></description>
    <addressOffset>0x00000FE8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000024</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved, read undefined must read as zeros]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>REVISION</name>
    <description><![CDATA[Peripheral revision]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>DESIGNER1</name>
    <description><![CDATA[Identifies the designer (ARM)]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID3</name>
    <description><![CDATA[Peripheral Identification 3]]></description>
    <addressOffset>0x00000FEC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved, read undefined must read as zeros]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CONFIGURATION</name>
    <description><![CDATA[The configuration option of the SSP.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELLID0</name>
    <description><![CDATA[PrimeCell identification 0]]></description>
    <addressOffset>0x00000FF0</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000D</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELLID1</name>
    <description><![CDATA[PrimeCell identification 1]]></description>
    <addressOffset>0x00000FF4</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000F0</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELLID2</name>
    <description><![CDATA[PrimeCell identification 2]]></description>
    <addressOffset>0x00000FF8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000005</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELLID3</name>
    <description><![CDATA[PrimeCell identification 3]]></description>
    <addressOffset>0x00000FFC</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000B1</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>I2C0</name>
<description><![CDATA[Registers Fields should be considered STATIC unless otherwise noted (as DYNAMIC)]]></description>
<baseAddress>0x40002000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>SOAR</name>
    <description><![CDATA[I2C Slave Own Address
This register consists of seven address bits that identify this I2C device on the I2C bus.]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>OAR</name>
    <description><![CDATA[I2C slave own address
This field specifies bits A6 through A0 of the slave address.]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SSTAT</name>
    <description><![CDATA[I2C Slave Control/Status
This register functions as a control register when written, and a status register when read.]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>FBR</name>
    <description><![CDATA[First byte received
1: The first byte following the slave's own address has been received.
0: The first byte has not been received.
This bit is only valid when the RREQ bit is set and is automatically cleared when data has been read from the I2CSDR register.
Note: This bit is not used for slave transmit operations.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TREQ</name>
    <description><![CDATA[Transmit request
1: The I2C controller has been addressed as a slave transmitter and is using clock stretching to delay the master until data has been written to the I2CSDR register.
0: No outstanding transmit request.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RREQ</name>
    <description><![CDATA[Receive request
1: The I2C controller has outstanding receive data from the I2C master and is using clock stretching to delay the master until data has been read from the I2CSDR register.
0: No outstanding receive data]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SCTRL</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>DA</name>
    <description><![CDATA[Device active
0: Disables the I2C slave operation
1: Enables the I2C slave operation]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SDR</name>
    <description><![CDATA[I2C Slave Data
This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>DATA</name>
    <description><![CDATA[Data for transfer
This field contains the data for transfer during a slave receive or transmit operation.  When written this register is used to transmit data.  When read, this address returns the last data received.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SIMR</name>
    <description><![CDATA[I2C Slave Interrupt Mask
This register controls whether a raw interrupt is promoted to a controller interrupt.]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>STOPIM</name>
    <description><![CDATA[Stop condition interrupt mask
1: The STOP condition interrupt is sent to the interrupt controller when the STOPRIS bit in the I2CSRIS register is set.
0: The STOPRIS interrupt is supressed and not sent to the interrupt controller.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>STARTIM</name>
    <description><![CDATA[Start condition interrupt mask
1: The START condition interrupt is sent to the interrupt controller when the STARTRIS bit in the I2CSRIS register is set.
0: The STARTRIS interrupt is supressed and not sent to the interrupt controller.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DATAIM</name>
    <description><![CDATA[Data interrupt mask
1: The data received or data requested interrupt is sent to the interrupt controller when the DATARIS bit in the I2CSRIS register is set.
0: The DATARIS interrupt is surpressed and not sent to the interrupt controller.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SRIS</name>
    <description><![CDATA[I2C Slave Raw Interrupt Status
This register specifies whether an interrupt is pending.]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>STOPRIS</name>
    <description><![CDATA[Stop condition raw interrupt status
1: A STOP condition interrupt is pending.
0: No interrupt
This bit is cleared by writing a 1 to the STOPIC bit in the I2CSICR register.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>STARTRIS</name>
    <description><![CDATA[Start condition raw interrupt status
1: A START condition interrupt is pending.
0: No interrupt
This bit is cleared by writing a 1 to the STARTIC bit in the I2CSICR register.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DATARIS</name>
    <description><![CDATA[Data raw interrupt status
1: A data received or data requested interrupt is pending.
0: No interrupt
This bit is cleared by writing a 1 to the DATAIC bit in the I2CSICR register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMIS</name>
    <description><![CDATA[I2C Slave Masked Interrupt Status
This register specifies whether an interrupt was signaled.]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>STOPMIS</name>
    <description><![CDATA[Stop condition masked interrupt status
1: An unmasked STOP condition interrupt is pending.
0: An interrupt has not occurred or is masked.
This bit is cleared by writing a 1 to the STOPIC bit in the I2CSICR register.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>STARTMIS</name>
    <description><![CDATA[Start condition masked interrupt status
1: An unmasked START condition interrupt is pending.
0: An interrupt has not occurred or is masked.
This bit is cleared by writing a 1 to the STARTIC bit in the I2CSICR register.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DATAMIS</name>
    <description><![CDATA[Data masked interrupt status
1: An unmasked data received or data requested interrupt is pending.
0: An interrupt has not occurred or is masked.
This bit is cleared by writing a 1 to the DATAIC bit in the I2CSICR register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SICR</name>
    <description><![CDATA[I2C Slave Interrupt Clear
This register clears the raw interrupt. A read of this register returns no meaningful data.]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>STOPIC</name>
    <description><![CDATA[Stop condition interrupt clear
Writing 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register.
A read of this register returns no meaningful data.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>STARTIC</name>
    <description><![CDATA[Start condition interrupt vlear
Writing 1 to this bit clears the STARTRIS bit in the I2CSRIS register and the STARTMIS bit in the I2CSMIS register.
A read of this register returns no meaningful data.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DATAIC</name>
    <description><![CDATA[Data interrupt clear
Writing 1 to this bit clears the DATARIS bit in the I2CSRIS register and the DATAMIS bit in the I2CSMIS register.
A read of this register returns no meaningful data.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MSA</name>
    <description><![CDATA[This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which
determines if the next operation is a Receive (High), or Transmit (Low).]]></description>
    <addressOffset>0x00000800</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>SA</name>
    <description><![CDATA[I2C slave address]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>RS</name>
    <description><![CDATA[Receive and send
The R/S bit specifies if the next operation is a receive (high) or transmit (low).
0: Transmit
1: Receive]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MSTAT</name>
    <description><![CDATA[I2C Master Control/Status
This register accesses status bits when read and control bits when written. When read, the status register indicates the state of the I2C bus controller. When written, the control register configures the I2C controller
operation.
The START bit generates the START or REPEATED START condition. The STOP bit determines if the cycle stops at the end of the data cycle or continues on to a repeated START condition. To generate a single transmit cycle, the I2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is cleared, and this register is written with ACK=X (0 or 1), STOP=1, START=1, and
RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), an interrupt becomes active and the data may be read from the I2CMDR register. When the I2C module operates in Master receiver mode, the ACK bit is normally set, causing the I2C bus controller to transmit an acknowledge automatically after each byte. This bit must be cleared when the I2C bus controller
requires no further data to be transmitted from the slave transmitter.]]></description>
    <addressOffset>0x00000804</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000020</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>BUSBSY</name>
    <description><![CDATA[Bus busy
0: The I2C bus is idle.
1: The I2C bus is busy.
The bit changes based on the START and STOP conditions.]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>IDLE</name>
    <description><![CDATA[I2C idle
0: The I2C controller is not idle.
1: The I2C controller is idle.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>ARBLST</name>
    <description><![CDATA[Arbitration lost
0: The I2C controller won arbitration.
1: The I2C controller lost arbitration.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>DATACK</name>
    <description><![CDATA[Acknowledge data
0: The transmited data was acknowledged.
1: The transmited data was not acknowledged.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>ADRACK</name>
    <description><![CDATA[Acknowledge address
0: The transmited address was acknowledged.
1: The transmited address was not acknowledged.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>ERROR</name>
    <description><![CDATA[Error
0: No error was detected on the last operation.
1: An error occurred on the last operation.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>BUSY</name>
    <description><![CDATA[I2C busy
0: The controller is idle.
1: The controller is busy.
When the BUSY bit is set, the other status bits are not valid.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCTRL</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000804</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>ACK</name>
    <description><![CDATA[Data acknowledge enable
0: The received data byte is not acknowledged automatically by the master.
1: The received data byte is acknowledged automatically by the master.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>STOP</name>
    <description><![CDATA[Generate STOP
0: The controller does not generate the STOP condition.
1: The controller generates the STOP condition.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>START</name>
    <description><![CDATA[Generate START
0: The controller does not generate the START condition.
1: The controller generates the START condition.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RUN</name>
    <description><![CDATA[I2C master enable
0: The master is disabled.
1: The master is enabled to transmit or receive data.
When the BUSY bit is set, the other status bits are not valid.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDR</name>
    <description><![CDATA[I2C Master Data
This register contains the data to be transmitted when in the Master Transmit state and the data received when in the Master Receive state.]]></description>
    <addressOffset>0x00000808</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>DATA</name>
    <description><![CDATA[When read: last RX Data is returned
When Written: Data is transferred during TX  transaction]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MTPR</name>
    <description><![CDATA[I2C Master Timer Period
This register specifies the period of the SCL clock.]]></description>
    <addressOffset>0x0000080C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TPR_7</name>
    <description><![CDATA[Must be written to '0' to set the TPR field]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TPR</name>
    <description><![CDATA[SCL clock period
This field specifies the period of the SCL clock.
SCL_PRD = 2 * (1+TPR)*(SCL_LP + SCL_HP)*CLK_PRD
where:
SCL_PRD is the SCL line period (I2C clock).
TPR is the timer period register value (range of 1 to 255)
SCL_LP is the SCL low period (fixed at 6).
SCL_HP is the SCL high period (fixed at 4).
CLK_PRD is the system clock period in ns.]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MIMR</name>
    <description><![CDATA[I2C Master Interrupt Mask
This register controls whether a raw interrupt is promoted to a controller interrupt.]]></description>
    <addressOffset>0x00000810</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>IM</name>
    <description><![CDATA[Interrupt mask
1: The master interrupt is sent to the interrupt controller when the RIS bit in the I2CMRIS register is set.
0: The RIS interrupt is suppressed and not sent to the interrupt controller.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MRIS</name>
    <description><![CDATA[I2C Master Raw Interrupt Status
This register specifies whether an interrupt is pending.]]></description>
    <addressOffset>0x00000814</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>RIS</name>
    <description><![CDATA[Raw interrupt status
1: A master interrupt is pending.
0: No interrupt
This bit is cleared by writing 1 to the IC bit in the I2CMICR register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MMIS</name>
    <description><![CDATA[I2C Master Masked Interrupt Status
This register specifies whether an interrupt was signaled.]]></description>
    <addressOffset>0x00000818</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>MIS</name>
    <description><![CDATA[Masked interrupt status
1: An unmasked master interrupt is pending.
0: An interrupt has not occurred or is masked.
This bit is cleared by writing 1 to the IC bit in the I2CMICR register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MICR</name>
    <description><![CDATA[I2C Master Interrupt Clear
This register clears the raw and masked interrupts.]]></description>
    <addressOffset>0x0000081C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>IC</name>
    <description><![CDATA[Interrupt clear
Writing 1 to this bit clears the RIS bit in the I2CMRIS register and the MIS bit in the I2CMMIS register.
Reading this register returns no meaningful data.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCR</name>
    <description><![CDATA[I2C Master Configuration
This register configures the mode (Master or Slave) and sets the interface for test mode loopback.]]></description>
    <addressOffset>0x00000820</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>RESERVED_RW</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>SFE</name>
    <description><![CDATA[I2C slave function enable
1: Slave mode is enabled.
0: Slave mode is disabled.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>MFE</name>
    <description><![CDATA[I2C master function enable
1: Master mode is enabled.
0: Master mode is disabled.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.]]></description>
    <bitRange>[3:1]</bitRange>
  </field>
  <field>
    <name>LPBK</name>
    <description><![CDATA[I2C loopback
1: The controller in a test mode loopback configuration.
0: Normal operation]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>SEMAPHORE</name>
<description><![CDATA[MCU SEMAPHORE component]]></description>
<baseAddress>0x40084000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>SEMA0</name>
    <description><![CDATA[MCU SEMAPHORE 0]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken
Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA1</name>
    <description><![CDATA[MCU SEMAPHORE 1]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken
Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA2</name>
    <description><![CDATA[MCU SEMAPHORE 2]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken
Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA3</name>
    <description><![CDATA[MCU SEMAPHORE 3]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA4</name>
    <description><![CDATA[MCU SEMAPHORE 4]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA5</name>
    <description><![CDATA[MCU SEMAPHORE 5]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA6</name>
    <description><![CDATA[MCU SEMAPHORE 6]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA7</name>
    <description><![CDATA[MCU SEMAPHORE 7]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA8</name>
    <description><![CDATA[MCU SEMAPHORE 8]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA9</name>
    <description><![CDATA[MCU SEMAPHORE 9]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA10</name>
    <description><![CDATA[MCU SEMAPHORE 10]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA11</name>
    <description><![CDATA[MCU SEMAPHORE 11]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA12</name>
    <description><![CDATA[MCU SEMAPHORE 12]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA13</name>
    <description><![CDATA[MCU SEMAPHORE 13]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA14</name>
    <description><![CDATA[MCU SEMAPHORE 14]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA15</name>
    <description><![CDATA[MCU SEMAPHORE 15]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA16</name>
    <description><![CDATA[MCU SEMAPHORE 16]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA17</name>
    <description><![CDATA[MCU SEMAPHORE 17]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA18</name>
    <description><![CDATA[MCU SEMAPHORE 18]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA19</name>
    <description><![CDATA[MCU SEMAPHORE 19]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA20</name>
    <description><![CDATA[MCU SEMAPHORE 20]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA21</name>
    <description><![CDATA[MCU SEMAPHORE 21]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA22</name>
    <description><![CDATA[MCU SEMAPHORE 22]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA23</name>
    <description><![CDATA[MCU SEMAPHORE 23]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA24</name>
    <description><![CDATA[MCU SEMAPHORE 24]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA25</name>
    <description><![CDATA[MCU SEMAPHORE 25]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA26</name>
    <description><![CDATA[MCU SEMAPHORE 26]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA27</name>
    <description><![CDATA[MCU SEMAPHORE 27]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA28</name>
    <description><![CDATA[MCU SEMAPHORE 28]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA29</name>
    <description><![CDATA[MCU SEMAPHORE 29]]></description>
    <addressOffset>0x00000074</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA30</name>
    <description><![CDATA[MCU SEMAPHORE 30]]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEMA31</name>
    <description><![CDATA[MCU SEMAPHORE 31]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Reading the register causes it to change value to 0. Releasing the semaphore is done by writing 1.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS0</name>
    <description><![CDATA[MCU SEMAPHORE 0 ALIAS]]></description>
    <addressOffset>0x00000800</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS1</name>
    <description><![CDATA[MCU SEMAPHORE 1 ALIAS]]></description>
    <addressOffset>0x00000804</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS2</name>
    <description><![CDATA[MCU SEMAPHORE 2 ALIAS]]></description>
    <addressOffset>0x00000808</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS3</name>
    <description><![CDATA[MCU SEMAPHORE 3 ALIAS]]></description>
    <addressOffset>0x0000080C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS4</name>
    <description><![CDATA[MCU SEMAPHORE 4 ALIAS]]></description>
    <addressOffset>0x00000810</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS5</name>
    <description><![CDATA[MCU SEMAPHORE 5 ALIAS]]></description>
    <addressOffset>0x00000814</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS6</name>
    <description><![CDATA[MCU SEMAPHORE 6 ALIAS]]></description>
    <addressOffset>0x00000818</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS7</name>
    <description><![CDATA[MCU SEMAPHORE 7 ALIAS]]></description>
    <addressOffset>0x0000081C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS8</name>
    <description><![CDATA[MCU SEMAPHORE 8 ALIAS]]></description>
    <addressOffset>0x00000820</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS9</name>
    <description><![CDATA[MCU SEMAPHORE 9 ALIAS]]></description>
    <addressOffset>0x00000824</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS10</name>
    <description><![CDATA[MCU SEMAPHORE 10 ALIAS]]></description>
    <addressOffset>0x00000828</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS11</name>
    <description><![CDATA[MCU SEMAPHORE 11 ALIAS]]></description>
    <addressOffset>0x0000082C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS12</name>
    <description><![CDATA[MCU SEMAPHORE 12 ALIAS]]></description>
    <addressOffset>0x00000830</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS13</name>
    <description><![CDATA[MCU SEMAPHORE 13 ALIAS]]></description>
    <addressOffset>0x00000834</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS14</name>
    <description><![CDATA[MCU SEMAPHORE 14 ALIAS]]></description>
    <addressOffset>0x00000838</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS15</name>
    <description><![CDATA[MCU SEMAPHORE 15 ALIAS]]></description>
    <addressOffset>0x0000083C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS16</name>
    <description><![CDATA[MCU SEMAPHORE 16 ALIAS]]></description>
    <addressOffset>0x00000840</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS17</name>
    <description><![CDATA[MCU SEMAPHORE 17 ALIAS]]></description>
    <addressOffset>0x00000844</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS18</name>
    <description><![CDATA[MCU SEMAPHORE 18 ALIAS]]></description>
    <addressOffset>0x00000848</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS19</name>
    <description><![CDATA[MCU SEMAPHORE 19 ALIAS]]></description>
    <addressOffset>0x0000084C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS20</name>
    <description><![CDATA[MCU SEMAPHORE 20 ALIAS]]></description>
    <addressOffset>0x00000850</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS21</name>
    <description><![CDATA[MCU SEMAPHORE 21 ALIAS]]></description>
    <addressOffset>0x00000854</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS22</name>
    <description><![CDATA[MCU SEMAPHORE 22 ALIAS]]></description>
    <addressOffset>0x00000858</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS23</name>
    <description><![CDATA[MCU SEMAPHORE 23 ALIAS]]></description>
    <addressOffset>0x0000085C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS24</name>
    <description><![CDATA[MCU SEMAPHORE 24 ALIAS]]></description>
    <addressOffset>0x00000860</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS25</name>
    <description><![CDATA[MCU SEMAPHORE 25 ALIAS]]></description>
    <addressOffset>0x00000864</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS26</name>
    <description><![CDATA[MCU SEMAPHORE 26 ALIAS]]></description>
    <addressOffset>0x00000868</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS27</name>
    <description><![CDATA[MCU SEMAPHORE 27 ALIAS]]></description>
    <addressOffset>0x0000086C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS28</name>
    <description><![CDATA[MCU SEMAPHORE 28 ALIAS]]></description>
    <addressOffset>0x00000870</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS29</name>
    <description><![CDATA[MCU SEMAPHORE 29 ALIAS]]></description>
    <addressOffset>0x00000874</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS30</name>
    <description><![CDATA[MCU SEMAPHORE 30 ALIAS]]></description>
    <addressOffset>0x00000878</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALIAS31</name>
    <description><![CDATA[MCU SEMAPHORE 31 ALIAS]]></description>
    <addressOffset>0x0000087C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Not used]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status when reading:
1: Semaphore is available
0: Semaphore is taken

Used for semaphore debugging. A read operation will not change register value. Register writing is not possible. ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>RF24_RAT</name>
<description><![CDATA[Component for rat register bank]]></description>
<baseAddress>0x40043000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000100</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>RATCFG</name>
    <description><![CDATA[Radio Timer Configuration]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>FRACRAT</name>
    <description><![CDATA[Fractional Radio Timer.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TIMEN</name>
    <description><![CDATA[Timer enable.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCOUNT</name>
    <description><![CDATA[Radio Timer Counter Value]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>COUNT</name>
    <description><![CDATA[Counter value. This is only writable when the timer counter has been disabled.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATADJ</name>
    <description><![CDATA[Radio Timer Adjust Register]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>ADJ</name>
    <description><![CDATA[Value to add to the timer at the next tick. The adjustment value is applied only once. Adjustments can only be performed while the timer is enabled.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATARMSET</name>
    <description><![CDATA[Capture Arm Register]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>ARM</name>
    <description><![CDATA[Arm Channel]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATARMCLR</name>
    <description><![CDATA[Capture Arm Clear Register]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>ARM</name>
    <description><![CDATA[Arm Channel]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATEVT</name>
    <description><![CDATA[Output Event Selector]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>OEVT7</name>
    <description><![CDATA[Output Event 7 Selector (ch id)]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>OEVT6</name>
    <description><![CDATA[Output Event 6 Selector (ch id)]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>OEVT5</name>
    <description><![CDATA[Output Event 5 Selector (ch id)]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>OEVT4</name>
    <description><![CDATA[Output Event 4 Selector (ch id)]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>OEVT3</name>
    <description><![CDATA[Output Event 3 Selector (ch id)]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>OEVT2</name>
    <description><![CDATA[Output Event 2 Selector (ch id)]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>OEVT1</name>
    <description><![CDATA[Output Event 1 Selector (ch id)]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>OEVT0</name>
    <description><![CDATA[Output Event 0 Selector (ch id)]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATOUT</name>
    <description><![CDATA[Output Mode Configuration]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>OUT7</name>
    <description><![CDATA[Current state of output 7]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>OMODE7</name>
    <description><![CDATA[Output 7 mode (see OMODE0)]]></description>
    <bitRange>[30:28]</bitRange>
  </field>
  <field>
    <name>OUT6</name>
    <description><![CDATA[Current state of output 6]]></description>
    <bitRange>[27:27]</bitRange>
  </field>
  <field>
    <name>OMODE6</name>
    <description><![CDATA[Output 6 mode (see OMODE0)]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>OUT5</name>
    <description><![CDATA[Current state of output 5]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>OMODE5</name>
    <description><![CDATA[Output 5 mode (see OMODE0)]]></description>
    <bitRange>[22:20]</bitRange>
  </field>
  <field>
    <name>OUT4</name>
    <description><![CDATA[Current state of output 4]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>OMODE4</name>
    <description><![CDATA[Output 4 mode (see OMODE0)]]></description>
    <bitRange>[18:16]</bitRange>
  </field>
  <field>
    <name>OUT3</name>
    <description><![CDATA[Current state of output 3]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>OMODE3</name>
    <description><![CDATA[Output 3 mode (see OMODE0)]]></description>
    <bitRange>[14:12]</bitRange>
  </field>
  <field>
    <name>OUT2</name>
    <description><![CDATA[Current state of output 2]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>OMODE2</name>
    <description><![CDATA[Output 2 mode (see OMODE0)]]></description>
    <bitRange>[10:8]</bitRange>
  </field>
  <field>
    <name>OUT1</name>
    <description><![CDATA[Current state of output 1]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>OMODE1</name>
    <description><![CDATA[Output 1 mode (see OMODE0)]]></description>
    <bitRange>[6:4]</bitRange>
  </field>
  <field>
    <name>OUT0</name>
    <description><![CDATA[Current state of output 0]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>OMODE0</name>
    <description><![CDATA[Output 0 mode]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCOMP</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>RATCOMP</name>
    <description><![CDATA[Signed RAT-Compensate value]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH0CFG</name>
    <description><![CDATA[Timer Channel 0 Configuration]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>CH0SRC</name>
    <description><![CDATA[Identifier of the source used for capture]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>CH0INP</name>
    <description><![CDATA[Input mode]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>CH0MODE</name>
    <description><![CDATA[Channel mode. A mode change will automatically disarm the channel.]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH1CFG</name>
    <description><![CDATA[Timer Channel 1 Configuration]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>CH1SRC</name>
    <description><![CDATA[Identifier of the source used for capture]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>CH1INP</name>
    <description><![CDATA[Input mode]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>CH1MODE</name>
    <description><![CDATA[Channel mode]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH2CFG</name>
    <description><![CDATA[Timer Channel 2 Configuration]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>CH2SRC</name>
    <description><![CDATA[Identifier of the source used for capture]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>CH2INP</name>
    <description><![CDATA[Input mode]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>CH2MODE</name>
    <description><![CDATA[Channel mode]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH3CFG</name>
    <description><![CDATA[Timer Channel 3 Configuration]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>CH3SRC</name>
    <description><![CDATA[Identifier of the source used for capture]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>CH3INP</name>
    <description><![CDATA[Input mode]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>CH3MODE</name>
    <description><![CDATA[Channel mode]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH4CFG</name>
    <description><![CDATA[Timer Channel 4 Configuration]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>CH4SRC</name>
    <description><![CDATA[Identifier of the source used for capture]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>CH4INP</name>
    <description><![CDATA[Input mode]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>CH4MODE</name>
    <description><![CDATA[Channel mode]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH5CFG</name>
    <description><![CDATA[Timer Channel 5 Configuration]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>CH5SRC</name>
    <description><![CDATA[Identifier of the source used for capture]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>CH5INP</name>
    <description><![CDATA[Input mode]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>CH5MODE</name>
    <description><![CDATA[Channel mode]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH6CFG</name>
    <description><![CDATA[Timer Channel 6 Configuration]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>CH6SRC</name>
    <description><![CDATA[Identifier of the source used for capture]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>CH6INP</name>
    <description><![CDATA[Input mode]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>CH6MODE</name>
    <description><![CDATA[Channel mode]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH7CFG</name>
    <description><![CDATA[Timer Channel 7 Configuration]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>CH7SRC</name>
    <description><![CDATA[Identifier of the source used for capture]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>CH7INP</name>
    <description><![CDATA[Input mode]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>CH7MODE</name>
    <description><![CDATA[Channel mode]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH0VAL</name>
    <description><![CDATA[Timer Channel 0 Capture/Compare Register]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>VAL</name>
    <description><![CDATA[Capture/Compare value. Only writable when the channel is configured for compare mode. In compare mode; a write to this register will auto-arm the channel.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH1VAL</name>
    <description><![CDATA[Timer Channel 1 Capture/Compare Register]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>VAL</name>
    <description><![CDATA[Capture/Compare value. Only writable when the channel is configured for compare mode. In compare mode; a write to this register will auto-arm the channel.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH2VAL</name>
    <description><![CDATA[Timer Channel 2 Capture/Compare Register]]></description>
    <addressOffset>0x00000088</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>VAL</name>
    <description><![CDATA[Capture/Compare value. Only writable when the channel is configured for compare mode. In compare mode; a write to this register will auto-arm the channel.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH3VAL</name>
    <description><![CDATA[Timer Channel 3 Capture/Compare Register]]></description>
    <addressOffset>0x0000008C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>VAL</name>
    <description><![CDATA[Capture/Compare value. Only writable when the channel is configured for compare mode. In compare mode; a write to this register will auto-arm the channel.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH4VAL</name>
    <description><![CDATA[Timer Channel 4 Capture/Compare Register]]></description>
    <addressOffset>0x00000090</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>VAL</name>
    <description><![CDATA[Capture/Compare value. Only writable when the channel is configured for compare mode. In compare mode; a write to this register will auto-arm the channel.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH5VAL</name>
    <description><![CDATA[Timer Channel 5 Capture/Compare Register]]></description>
    <addressOffset>0x00000094</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>VAL</name>
    <description><![CDATA[Capture/Compare value. Only writable when the channel is configured for compare mode. In compare mode; a write to this register will auto-arm the channel.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH6VAL</name>
    <description><![CDATA[Timer Channel 6 Capture/Compare Register]]></description>
    <addressOffset>0x00000098</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>VAL</name>
    <description><![CDATA[Capture/Compare value. Only writable when the channel is configured for compare mode. In compare mode; a write to this register will auto-arm the channel.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RATCH7VAL</name>
    <description><![CDATA[Timer Channel 7 Capture/Compare Register]]></description>
    <addressOffset>0x0000009C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>VAL</name>
    <description><![CDATA[Capture/Compare value. Only writable when the channel is configured for compare mode. In compare mode; a write to this register will auto-arm the channel.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>RF24_TRC</name>
<description><![CDATA[Component for rfctrc register bank]]></description>
<baseAddress>0x40047000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000040</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>TRCCFG</name>
    <description><![CDATA[Tracer Configuration]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PRESCAL</name>
    <description><![CDATA[Data rate prescaler]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>TSCLR</name>
    <description><![CDATA[Writing  1 to this bit clears the TX timer]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TSEN</name>
    <description><![CDATA[Enables the Timestamp]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>CH3EN</name>
    <description><![CDATA[Enables CH3 traces]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CH2EN</name>
    <description><![CDATA[Enables CH2 traces]]></description>
    <bitRange>[2:1]</bitRange>
  </field>
  <field>
    <name>CH1EN</name>
    <description><![CDATA[Enables CH1 traces]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRCCH1CMD</name>
    <description><![CDATA[Channel 1 Command Register]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CH1PKTHDR</name>
    <description><![CDATA[Header Byte. Reverts back to 0 when ready to transmit. A Write starts a transmission sequence.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:3]</bitRange>
  </field>
  <field>
    <name>CH1PARCNT</name>
    <description><![CDATA[Number of parameters to transmit. Reverts back to 0 when ready to transmit. A Write starts a transmission sequence.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRCCH2CMD</name>
    <description><![CDATA[Channel 2 Command Register]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CH2PKTHDR</name>
    <description><![CDATA[Header Byte. Reverts back to 0 when ready to transmit. A Write starts a transmission sequence.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:3]</bitRange>
  </field>
  <field>
    <name>CH2PARCNT</name>
    <description><![CDATA[Number of parameters to transmit. Reverts back to 0 when ready to transmit. A Write starts a transmission sequence.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRCCH3CMD</name>
    <description><![CDATA[Channel 3 Command Register]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CH3PKTHDR</name>
    <description><![CDATA[Header Byte. Reverts back to 0 when ready to transmit. A Write starts a transmission sequence.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:3]</bitRange>
  </field>
  <field>
    <name>CH3PARCNT</name>
    <description><![CDATA[Number of parameters to transmit. Reverts back to 0 when ready to transmit. A Write starts a transmission sequence.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRCCH1PAR01</name>
    <description><![CDATA[Channel 1 Parameter 0/1 Register]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CH1PAR1</name>
    <description><![CDATA[Parameter 1 for Channel 1]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CH1PAR0</name>
    <description><![CDATA[Parameter 0 for Channel 1]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRCCH2PAR01</name>
    <description><![CDATA[Channel 2 Parameter 0/1 Register]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CH2PAR1</name>
    <description><![CDATA[Parameter 1 for Channel 2]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CH2PAR0</name>
    <description><![CDATA[Parameter 0 for Channel 2]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRCCH3PAR01</name>
    <description><![CDATA[Channel 3 Parameter 0/1 Register]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CH3PAR1</name>
    <description><![CDATA[Parameter 1 for Channel 3]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CH3PAR0</name>
    <description><![CDATA[Parameter 0 for Channel 3]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRCCH1PAR23</name>
    <description><![CDATA[Channel 1 Parameter 2/3 Register]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CH1PAR3</name>
    <description><![CDATA[Parameter 3 for Channel 1]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CH1PAR2</name>
    <description><![CDATA[Parameter 2 for Channel 1]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRCCH2PAR23</name>
    <description><![CDATA[Channel 2 Parameter 2/3 Register]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CH2PAR3</name>
    <description><![CDATA[Parameter 3 for Channel 2]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CH2PAR2</name>
    <description><![CDATA[Parameter 2 for Channel 2]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRCCH3PAR23</name>
    <description><![CDATA[Channel 3 Parameter 2/3 Register]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CH3PAR3</name>
    <description><![CDATA[Parameter 3 for Channel 3]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CH3PAR2</name>
    <description><![CDATA[Parameter 2 for Channel 3]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>RF24_PHA</name>
<description><![CDATA[Component for pha register bank]]></description>
<baseAddress>0x40042000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000400</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>PHAPOLY0</name>
    <description><![CDATA[LFSR 0 Polynomial Definition]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>POLY0</name>
    <description><![CDATA[LFSR 0 polynomial taps]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHAPOLY1</name>
    <description><![CDATA[LFSR 1 Polynomial Definition]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>POLY1</name>
    <description><![CDATA[LFSR 1 polynomial taps]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHACFG</name>
    <description><![CDATA[Packet Handler Accelerator Config Register]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>MODE1</name>
    <description><![CDATA[Dual LFSR operating mode]]></description>
    <bitRange>[2:1]</bitRange>
  </field>
  <field>
    <name>MODE0</name>
    <description><![CDATA[LFSR 0 operating mode]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHASTA</name>
    <description><![CDATA[Packet Handler Accelerator Status]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>BUSY</name>
    <description><![CDATA[Status busy flags.]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0VAL</name>
    <description><![CDATA[LFSR 0 Current Value]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>LFSR0VAL</name>
    <description><![CDATA[LFSR 0 value]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1VAL</name>
    <description><![CDATA[LFSR 1 Current Value]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>LFSR1VAL</name>
    <description><![CDATA[LFSR 1 value]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0VALBR</name>
    <description><![CDATA[LFSR 0 Current Value]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>LFSR0VAL</name>
    <description><![CDATA[LFSR 0 value; bit reversed order]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1VALBR</name>
    <description><![CDATA[LFSR 1 Current Value]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>LFSR1VAL</name>
    <description><![CDATA[LFSR 1 value; bit reversed order]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHAOUT0</name>
    <description><![CDATA[LFSR 0 Output]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>OUT0</name>
    <description><![CDATA[Output value of LFSR0]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHAOUT0BR</name>
    <description><![CDATA[LFSR 0 Output]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>OUT0</name>
    <description><![CDATA[Output value of LFSR0 in bit reversed order]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHAHAMENCIN</name>
    <description><![CDATA[PHA Hamming Encoder Input]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>HAMENCIN</name>
    <description><![CDATA[Data to be Hamming encoded]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHAHAMENCOUT</name>
    <description><![CDATA[PHA Hamming Encoder Output]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>HAMENCOUT</name>
    <description><![CDATA[When read; the Hamming encoded value of HAMENCIN is returned]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHAHAMDECIN</name>
    <description><![CDATA[PHA Hamming Decoder Input]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>HAMDECIN</name>
    <description><![CDATA[Data to be Hamming decoded]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHAHAMDECOUT</name>
    <description><![CDATA[PHA Hamming Decoder Output]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>HAMMERR1</name>
    <description><![CDATA[Uncorrected errors when decoding PHAHAMDECIN[15:8]]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>HAMMERR0</name>
    <description><![CDATA[Uncorrected errors when decoding PHAHAMDECIN[7:0]]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>HAMDECOUT</name>
    <description><![CDATA[When read; the decoded value of the HAMDECIN is returned]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL1</name>
    <description><![CDATA[LFSR 0 1-bit Input]]></description>
    <addressOffset>0x00000100</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL2</name>
    <description><![CDATA[LFSR 0 2-bit Input]]></description>
    <addressOffset>0x00000104</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL3</name>
    <description><![CDATA[LFSR 0 3-bit Input]]></description>
    <addressOffset>0x00000108</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL4</name>
    <description><![CDATA[LFSR 0 4-bit Input]]></description>
    <addressOffset>0x0000010C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL5</name>
    <description><![CDATA[LFSR 0 5-bit Input]]></description>
    <addressOffset>0x00000110</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED5</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL6</name>
    <description><![CDATA[LFSR 0 6-bit Input]]></description>
    <addressOffset>0x00000114</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED6</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL7</name>
    <description><![CDATA[LFSR 0 7-bit Input]]></description>
    <addressOffset>0x00000118</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL8</name>
    <description><![CDATA[LFSR 0 8-bit Input]]></description>
    <addressOffset>0x0000011C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL9</name>
    <description><![CDATA[LFSR 0 9-bit Input]]></description>
    <addressOffset>0x00000120</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED9</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[8:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL10</name>
    <description><![CDATA[LFSR 0 10-bit Input]]></description>
    <addressOffset>0x00000124</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[9:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL11</name>
    <description><![CDATA[LFSR 0 11-bit Input]]></description>
    <addressOffset>0x00000128</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED11</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[10:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL12</name>
    <description><![CDATA[LFSR 0 12-bit Input]]></description>
    <addressOffset>0x0000012C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL13</name>
    <description><![CDATA[LFSR 0 13-bit Input]]></description>
    <addressOffset>0x00000130</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL14</name>
    <description><![CDATA[LFSR 0 14-bit Input]]></description>
    <addressOffset>0x00000134</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED14</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[13:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL15</name>
    <description><![CDATA[LFSR 0 15-bit Input]]></description>
    <addressOffset>0x00000138</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED15</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[14:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL16</name>
    <description><![CDATA[LFSR 0 16-bit Input]]></description>
    <addressOffset>0x0000013C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL17</name>
    <description><![CDATA[LFSR 0 17-bit Input]]></description>
    <addressOffset>0x00000140</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED17</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[16:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL18</name>
    <description><![CDATA[LFSR 0 18-bit Input]]></description>
    <addressOffset>0x00000144</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED18</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:18]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[17:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL19</name>
    <description><![CDATA[LFSR 0 19-bit Input]]></description>
    <addressOffset>0x00000148</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED19</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:19]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[18:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL20</name>
    <description><![CDATA[LFSR 0 20-bit Input]]></description>
    <addressOffset>0x0000014C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED20</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[19:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL21</name>
    <description><![CDATA[LFSR 0 21-bit Input]]></description>
    <addressOffset>0x00000150</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED21</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:21]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[20:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL22</name>
    <description><![CDATA[LFSR 0 22-bit Input]]></description>
    <addressOffset>0x00000154</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED22</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:22]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[21:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL23</name>
    <description><![CDATA[LFSR 0 23-bit Input]]></description>
    <addressOffset>0x00000158</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED23</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:23]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[22:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL24</name>
    <description><![CDATA[LFSR 0 24-bit Input]]></description>
    <addressOffset>0x0000015C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED24</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL25</name>
    <description><![CDATA[LFSR 0 25-bit Input]]></description>
    <addressOffset>0x00000160</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED25</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[24:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL26</name>
    <description><![CDATA[LFSR 0 26-bit Input]]></description>
    <addressOffset>0x00000164</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED26</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:26]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[25:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL27</name>
    <description><![CDATA[LFSR 0 27-bit Input]]></description>
    <addressOffset>0x00000168</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED27</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:27]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[26:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL28</name>
    <description><![CDATA[LFSR 0 28-bit Input]]></description>
    <addressOffset>0x0000016C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED28</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[27:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL29</name>
    <description><![CDATA[LFSR 0 29-bit Input]]></description>
    <addressOffset>0x00000170</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED29</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:29]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[28:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL30</name>
    <description><![CDATA[LFSR 0 30-bit Input]]></description>
    <addressOffset>0x00000174</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED30</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:30]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[29:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL31</name>
    <description><![CDATA[LFSR 0 31-bit Input]]></description>
    <addressOffset>0x00000178</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED31</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[30:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INL32</name>
    <description><![CDATA[LFSR 0 32-bit Input]]></description>
    <addressOffset>0x0000017C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>LFSR0IN</name>
    <description><![CDATA[LFSR 0 input value LSB first]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM1</name>
    <description><![CDATA[LFSR 0 1-bit Input]]></description>
    <addressOffset>0x00000180</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM2</name>
    <description><![CDATA[LFSR 0 2-bit Input]]></description>
    <addressOffset>0x00000184</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM3</name>
    <description><![CDATA[LFSR 0 3-bit Input]]></description>
    <addressOffset>0x00000188</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM4</name>
    <description><![CDATA[LFSR 0 4-bit Input]]></description>
    <addressOffset>0x0000018C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM5</name>
    <description><![CDATA[LFSR 0 5-bit Input]]></description>
    <addressOffset>0x00000190</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED5</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM6</name>
    <description><![CDATA[LFSR 0 6-bit Input]]></description>
    <addressOffset>0x00000194</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED6</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM7</name>
    <description><![CDATA[LFSR 0 7-bit Input]]></description>
    <addressOffset>0x00000198</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM8</name>
    <description><![CDATA[LFSR 0 8-bit Input]]></description>
    <addressOffset>0x0000019C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM9</name>
    <description><![CDATA[LFSR 0 9-bit Input]]></description>
    <addressOffset>0x000001A0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED9</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[8:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM10</name>
    <description><![CDATA[LFSR 0 10-bit Input]]></description>
    <addressOffset>0x000001A4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[9:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM11</name>
    <description><![CDATA[LFSR 0 11-bit Input]]></description>
    <addressOffset>0x000001A8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED11</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[10:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM12</name>
    <description><![CDATA[LFSR 0 12-bit Input]]></description>
    <addressOffset>0x000001AC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM13</name>
    <description><![CDATA[LFSR 0 13-bit Input]]></description>
    <addressOffset>0x000001B0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM14</name>
    <description><![CDATA[LFSR 0 14-bit Input]]></description>
    <addressOffset>0x000001B4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED14</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[13:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM15</name>
    <description><![CDATA[LFSR 0 15-bit Input]]></description>
    <addressOffset>0x000001B8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED15</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[14:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM16</name>
    <description><![CDATA[LFSR 0 16-bit Input]]></description>
    <addressOffset>0x000001BC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM17</name>
    <description><![CDATA[LFSR 0 17-bit Input]]></description>
    <addressOffset>0x000001C0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED17</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[16:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM18</name>
    <description><![CDATA[LFSR 0 18-bit Input]]></description>
    <addressOffset>0x000001C4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED18</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:18]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[17:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM19</name>
    <description><![CDATA[LFSR 0 19-bit Input]]></description>
    <addressOffset>0x000001C8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED19</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:19]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[18:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM20</name>
    <description><![CDATA[LFSR 0 20-bit Input]]></description>
    <addressOffset>0x000001CC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED20</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[19:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM21</name>
    <description><![CDATA[LFSR 0 21-bit Input]]></description>
    <addressOffset>0x000001D0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED21</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:21]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[20:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM22</name>
    <description><![CDATA[LFSR 0 22-bit Input]]></description>
    <addressOffset>0x000001D4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED22</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:22]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[21:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM23</name>
    <description><![CDATA[LFSR 0 23-bit Input]]></description>
    <addressOffset>0x000001D8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED23</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:23]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[22:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM24</name>
    <description><![CDATA[LFSR 0 24-bit Input]]></description>
    <addressOffset>0x000001DC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED24</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM25</name>
    <description><![CDATA[LFSR 0 25-bit Input]]></description>
    <addressOffset>0x000001E0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED25</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[24:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM26</name>
    <description><![CDATA[LFSR 0 26-bit Input]]></description>
    <addressOffset>0x000001E4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED26</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:26]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[25:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM27</name>
    <description><![CDATA[LFSR 0 27-bit Input]]></description>
    <addressOffset>0x000001E8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED27</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:27]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[26:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM28</name>
    <description><![CDATA[LFSR 0 28-bit Input]]></description>
    <addressOffset>0x000001EC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED28</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[27:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM29</name>
    <description><![CDATA[LFSR 0 29-bit Input]]></description>
    <addressOffset>0x000001F0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED29</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:29]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[28:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM30</name>
    <description><![CDATA[LFSR 0 30-bit Input]]></description>
    <addressOffset>0x000001F4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED30</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:30]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[29:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM31</name>
    <description><![CDATA[LFSR 0 31-bit Input]]></description>
    <addressOffset>0x000001F8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED31</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[30:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR0INM32</name>
    <description><![CDATA[LFSR 0 32-bit Input]]></description>
    <addressOffset>0x000001FC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>LFSR0INR</name>
    <description><![CDATA[LFSR 0 input value MSB first]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL1</name>
    <description><![CDATA[LFSR 1 1-bit Input]]></description>
    <addressOffset>0x00000200</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL2</name>
    <description><![CDATA[LFSR 1 2-bit Input]]></description>
    <addressOffset>0x00000204</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL3</name>
    <description><![CDATA[LFSR 1 3-bit Input]]></description>
    <addressOffset>0x00000208</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL4</name>
    <description><![CDATA[LFSR 1 4-bit Input]]></description>
    <addressOffset>0x0000020C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL5</name>
    <description><![CDATA[LFSR 1 5-bit Input]]></description>
    <addressOffset>0x00000210</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED5</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL6</name>
    <description><![CDATA[LFSR 1 6-bit Input]]></description>
    <addressOffset>0x00000214</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED6</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL7</name>
    <description><![CDATA[LFSR 1 7-bit Input]]></description>
    <addressOffset>0x00000218</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL8</name>
    <description><![CDATA[LFSR 1 8-bit Input]]></description>
    <addressOffset>0x0000021C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL9</name>
    <description><![CDATA[LFSR 1 9-bit Input]]></description>
    <addressOffset>0x00000220</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED9</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[8:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL10</name>
    <description><![CDATA[LFSR 1 10-bit Input]]></description>
    <addressOffset>0x00000224</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[9:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL11</name>
    <description><![CDATA[LFSR 1 11-bit Input]]></description>
    <addressOffset>0x00000228</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED11</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[10:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL12</name>
    <description><![CDATA[LFSR 1 12-bit Input]]></description>
    <addressOffset>0x0000022C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL13</name>
    <description><![CDATA[LFSR 1 13-bit Input]]></description>
    <addressOffset>0x00000230</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL14</name>
    <description><![CDATA[LFSR 1 14-bit Input]]></description>
    <addressOffset>0x00000234</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED14</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[13:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL15</name>
    <description><![CDATA[LFSR 1 15-bit Input]]></description>
    <addressOffset>0x00000238</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED15</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[14:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL16</name>
    <description><![CDATA[LFSR 1 16-bit Input]]></description>
    <addressOffset>0x0000023C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL17</name>
    <description><![CDATA[LFSR 1 17-bit Input]]></description>
    <addressOffset>0x00000240</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED17</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[16:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL18</name>
    <description><![CDATA[LFSR 1 18-bit Input]]></description>
    <addressOffset>0x00000244</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED18</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:18]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[17:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL19</name>
    <description><![CDATA[LFSR 1 19-bit Input]]></description>
    <addressOffset>0x00000248</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED19</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:19]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[18:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL20</name>
    <description><![CDATA[LFSR 1 20-bit Input]]></description>
    <addressOffset>0x0000024C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED20</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[19:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL21</name>
    <description><![CDATA[LFSR 1 21-bit Input]]></description>
    <addressOffset>0x00000250</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED21</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:21]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[20:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL22</name>
    <description><![CDATA[LFSR 1 22-bit Input]]></description>
    <addressOffset>0x00000254</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED22</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:22]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[21:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL23</name>
    <description><![CDATA[LFSR 1 23-bit Input]]></description>
    <addressOffset>0x00000258</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED23</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:23]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[22:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL24</name>
    <description><![CDATA[LFSR 1 24-bit Input]]></description>
    <addressOffset>0x0000025C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED24</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL25</name>
    <description><![CDATA[LFSR 1 25-bit Input]]></description>
    <addressOffset>0x00000260</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED25</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[24:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL26</name>
    <description><![CDATA[LFSR 1 26-bit Input]]></description>
    <addressOffset>0x00000264</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED26</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:26]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[25:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL27</name>
    <description><![CDATA[LFSR 1 27-bit Input]]></description>
    <addressOffset>0x00000268</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED27</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:27]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[26:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL28</name>
    <description><![CDATA[LFSR 1 28-bit Input]]></description>
    <addressOffset>0x0000026C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED28</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[27:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL29</name>
    <description><![CDATA[LFSR 1 29-bit Input]]></description>
    <addressOffset>0x00000270</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED29</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:29]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[28:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL30</name>
    <description><![CDATA[LFSR 1 30-bit Input]]></description>
    <addressOffset>0x00000274</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED30</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:30]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[29:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL31</name>
    <description><![CDATA[LFSR 1 31-bit Input]]></description>
    <addressOffset>0x00000278</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED31</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[30:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INL32</name>
    <description><![CDATA[LFSR 1 32-bit Input]]></description>
    <addressOffset>0x0000027C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>LFSR1IN</name>
    <description><![CDATA[LFSR 1 input value LSB first]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM1</name>
    <description><![CDATA[LFSR 1 1-bit Input]]></description>
    <addressOffset>0x00000280</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM2</name>
    <description><![CDATA[LFSR 1 2-bit Input]]></description>
    <addressOffset>0x00000284</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM3</name>
    <description><![CDATA[LFSR 1 3-bit Input]]></description>
    <addressOffset>0x00000288</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM4</name>
    <description><![CDATA[LFSR 1 4-bit Input]]></description>
    <addressOffset>0x0000028C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM5</name>
    <description><![CDATA[LFSR 1 5-bit Input]]></description>
    <addressOffset>0x00000290</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED5</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM6</name>
    <description><![CDATA[LFSR 1 6-bit Input]]></description>
    <addressOffset>0x00000294</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED6</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM7</name>
    <description><![CDATA[LFSR 1 7-bit Input]]></description>
    <addressOffset>0x00000298</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM8</name>
    <description><![CDATA[LFSR 1 8-bit Input]]></description>
    <addressOffset>0x0000029C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM9</name>
    <description><![CDATA[LFSR 1 9-bit Input]]></description>
    <addressOffset>0x000002A0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED9</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[8:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM10</name>
    <description><![CDATA[LFSR 1 10-bit Input]]></description>
    <addressOffset>0x000002A4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[9:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM11</name>
    <description><![CDATA[LFSR 1 11-bit Input]]></description>
    <addressOffset>0x000002A8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED11</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[10:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM12</name>
    <description><![CDATA[LFSR 1 12-bit Input]]></description>
    <addressOffset>0x000002AC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM13</name>
    <description><![CDATA[LFSR 1 13-bit Input]]></description>
    <addressOffset>0x000002B0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM14</name>
    <description><![CDATA[LFSR 1 14-bit Input]]></description>
    <addressOffset>0x000002B4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED14</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[13:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM15</name>
    <description><![CDATA[LFSR 1 15-bit Input]]></description>
    <addressOffset>0x000002B8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED15</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[14:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM16</name>
    <description><![CDATA[LFSR 1 16-bit Input]]></description>
    <addressOffset>0x000002BC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM17</name>
    <description><![CDATA[LFSR 1 17-bit Input]]></description>
    <addressOffset>0x000002C0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED17</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[16:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM18</name>
    <description><![CDATA[LFSR 1 18-bit Input]]></description>
    <addressOffset>0x000002C4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED18</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:18]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[17:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM19</name>
    <description><![CDATA[LFSR 1 19-bit Input]]></description>
    <addressOffset>0x000002C8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED19</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:19]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[18:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM20</name>
    <description><![CDATA[LFSR 1 20-bit Input]]></description>
    <addressOffset>0x000002CC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED20</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[19:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM21</name>
    <description><![CDATA[LFSR 1 21-bit Input]]></description>
    <addressOffset>0x000002D0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED21</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:21]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[20:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM22</name>
    <description><![CDATA[LFSR 1 22-bit Input]]></description>
    <addressOffset>0x000002D4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED22</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:22]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[21:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM23</name>
    <description><![CDATA[LFSR 1 23-bit Input]]></description>
    <addressOffset>0x000002D8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED23</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:23]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[22:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM24</name>
    <description><![CDATA[LFSR 1 24-bit Input]]></description>
    <addressOffset>0x000002DC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED24</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM25</name>
    <description><![CDATA[LFSR 1 25-bit Input]]></description>
    <addressOffset>0x000002E0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED25</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[24:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM26</name>
    <description><![CDATA[LFSR 1 26-bit Input]]></description>
    <addressOffset>0x000002E4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED26</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:26]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[25:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM27</name>
    <description><![CDATA[LFSR 1 27-bit Input]]></description>
    <addressOffset>0x000002E8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED27</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:27]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[26:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM28</name>
    <description><![CDATA[LFSR 1 28-bit Input]]></description>
    <addressOffset>0x000002EC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED28</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[27:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM29</name>
    <description><![CDATA[LFSR 1 29-bit Input]]></description>
    <addressOffset>0x000002F0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED29</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:29]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[28:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM30</name>
    <description><![CDATA[LFSR 1 30-bit Input]]></description>
    <addressOffset>0x000002F4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED30</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:30]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[29:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM31</name>
    <description><![CDATA[LFSR 1 31-bit Input]]></description>
    <addressOffset>0x000002F8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED31</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[30:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PHALFSR1INM32</name>
    <description><![CDATA[LFSR 1 32-bit Input]]></description>
    <addressOffset>0x000002FC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>LFSR1INR</name>
    <description><![CDATA[LFSR 1 input value MSB first]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>RF24_DBELL</name>
<description><![CDATA[Component for rdbell register bank]]></description>
<baseAddress>0x40041000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000040</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>CMDR</name>
    <description><![CDATA[Doorbell Command Register]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CMD</name>
    <description><![CDATA[Command register. Raises IRQ to Radio CPU upon write.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CMDSTA</name>
    <description><![CDATA[Doorbell Command Status Register]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Status of the last command used]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFHWIFG</name>
    <description><![CDATA[Interrupt Flags From RF HW Modules]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED20</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>RATCH7</name>
    <description><![CDATA[Radio timer channel 7 interrupt flag]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>RATCH6</name>
    <description><![CDATA[Radio timer channel 6 interrupt flag]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>RATCH5</name>
    <description><![CDATA[Radio timer channel 5 interrupt flag]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>RATCH4</name>
    <description><![CDATA[Radio timer channel 4 interrupt flag]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RATCH3</name>
    <description><![CDATA[Radio timer channel 3 interrupt flag]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>RATCH2</name>
    <description><![CDATA[Radio timer channel 2 interrupt flag]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>RATCH1</name>
    <description><![CDATA[Radio timer channel 1 interrupt flag]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RATCH0</name>
    <description><![CDATA[Radio timer channel 0 interrupt flag]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>RFESOFT2</name>
    <description><![CDATA[RFE soft defined interrupt 2 flag]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>RFESOFT1</name>
    <description><![CDATA[RFE soft defined interrupt 1 flag]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>RFESOFT0</name>
    <description><![CDATA[RFE soft defined interrupt 0 flag]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>RFEDONE</name>
    <description><![CDATA[RFE done interrupt flag]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TRCTK</name>
    <description><![CDATA[Debug tracer system tick interrupt flag]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>MDMSOFT</name>
    <description><![CDATA[Modem soft defined interrupt flag]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>MDMOUT</name>
    <description><![CDATA[Modem FIFO output interrupt flag]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>MDMIN</name>
    <description><![CDATA[Modem FIFO input interrupt flag]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>MDMDONE</name>
    <description><![CDATA[Modem done interrupt flag]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>FSCA</name>
    <description><![CDATA[FSCA interrupt flag]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFHWIEN</name>
    <description><![CDATA[Interrupt Enable For Interrupts From RF HW Modules]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED20</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>RATCH7</name>
    <description><![CDATA[Radio timer channel 7 interrupt enable]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>RATCH6</name>
    <description><![CDATA[Radio timer channel 6 interrupt enable]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>RATCH5</name>
    <description><![CDATA[Radio timer channel 5 interrupt enable]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>RATCH4</name>
    <description><![CDATA[Radio timer channel 4 interrupt enable]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RATCH3</name>
    <description><![CDATA[Radio timer channel 3 interrupt enable]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>RATCH2</name>
    <description><![CDATA[Radio timer channel 2 interrupt enable]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>RATCH1</name>
    <description><![CDATA[Radio timer channel 1 interrupt enable]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>RATCH0</name>
    <description><![CDATA[Radio timer channel 0 interrupt enable]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>RFESOFT2</name>
    <description><![CDATA[RFE soft defined interrupt 2 enable]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>RFESOFT1</name>
    <description><![CDATA[RFE soft defined interrupt 1 enable]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>RFESOFT0</name>
    <description><![CDATA[RFE soft defined interrupt 0 enable]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>RFEDONE</name>
    <description><![CDATA[RFE done interrupt enable]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TRCTK</name>
    <description><![CDATA[Debug tracer system tick interrupt enable]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>MDMSOFT</name>
    <description><![CDATA[Modem soft defined interrupt enable]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>MDMOUT</name>
    <description><![CDATA[Modem FIFO output interrupt enable]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>MDMIN</name>
    <description><![CDATA[Modem FIFO input interrupt enable]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>MDMDONE</name>
    <description><![CDATA[Modem done interrupt enable]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>FSCA</name>
    <description><![CDATA[FSCA interrupt enable]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCPEIFG</name>
    <description><![CDATA[Interrupt Flags For CPE Generated Interrupts]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>IRQ31</name>
    <description><![CDATA[CPE generated interrupt 31]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IRQ30</name>
    <description><![CDATA[CPE generated interrupt 30]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IRQ29</name>
    <description><![CDATA[CPE generated interrupt 29]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>IRQ28</name>
    <description><![CDATA[CPE generated interrupt 28]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>IRQ27</name>
    <description><![CDATA[CPE generated interrupt 27]]></description>
    <bitRange>[27:27]</bitRange>
  </field>
  <field>
    <name>IRQ26</name>
    <description><![CDATA[CPE generated interrupt 26]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>IRQ25</name>
    <description><![CDATA[CPE generated interrupt 25]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>IRQ24</name>
    <description><![CDATA[CPE generated interrupt 24]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>IRQ23</name>
    <description><![CDATA[CPE generated interrupt 23]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>IRQ22</name>
    <description><![CDATA[CPE generated interrupt 22]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>IRQ21</name>
    <description><![CDATA[CPE generated interrupt 21]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>IRQ20</name>
    <description><![CDATA[CPE generated interrupt 20]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>IRQ19</name>
    <description><![CDATA[CPE generated interrupt 19]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>IRQ18</name>
    <description><![CDATA[CPE generated interrupt 18]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>IRQ17</name>
    <description><![CDATA[CPE generated interrupt 17]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>IRQ16</name>
    <description><![CDATA[CPE generated interrupt 16]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>IRQ15</name>
    <description><![CDATA[CPE generated interrupt 15]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>IRQ14</name>
    <description><![CDATA[CPE generated interrupt 14]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>IRQ13</name>
    <description><![CDATA[CPE generated interrupt 13]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>IRQ12</name>
    <description><![CDATA[CPE generated interrupt 12]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IRQ11</name>
    <description><![CDATA[CPE generated interrupt 11]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>IRQ10</name>
    <description><![CDATA[CPE generated interrupt 10]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>IRQ9</name>
    <description><![CDATA[CPE generated interrupt 9]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>IRQ8</name>
    <description><![CDATA[CPE generated interrupt 8]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>IRQ7</name>
    <description><![CDATA[CPE generated interrupt 7]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>IRQ6</name>
    <description><![CDATA[CPE generated interrupt 6]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>IRQ5</name>
    <description><![CDATA[CPE generated interrupt 5]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>IRQ4</name>
    <description><![CDATA[CPE generated interrupt 4]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>IRQ3</name>
    <description><![CDATA[CPE generated interrupt 3]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>IRQ2</name>
    <description><![CDATA[CPE generated interrupt 2]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>IRQ1</name>
    <description><![CDATA[CPE generated interrupt 1]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>IRQ0</name>
    <description><![CDATA[CPE generated interrupt 0]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCPEIEN</name>
    <description><![CDATA[Interrupt Enable For CPE Generated Interrupts]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFFFFFF</resetValue>
<fields>
  <field>
    <name>IRQ31</name>
    <description><![CDATA[CPE generated interrupt 31 enable]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IRQ30</name>
    <description><![CDATA[CPE generated interrupt 30 enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IRQ29</name>
    <description><![CDATA[CPE generated interrupt 29 enable]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>IRQ28</name>
    <description><![CDATA[CPE generated interrupt 28 enable]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>IRQ27</name>
    <description><![CDATA[CPE generated interrupt 27 enable]]></description>
    <bitRange>[27:27]</bitRange>
  </field>
  <field>
    <name>IRQ26</name>
    <description><![CDATA[CPE generated interrupt 26 enable]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>IRQ25</name>
    <description><![CDATA[CPE generated interrupt 25 enable]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>IRQ24</name>
    <description><![CDATA[CPE generated interrupt 24 enable]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>IRQ23</name>
    <description><![CDATA[CPE generated interrupt 23 enable]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>IRQ22</name>
    <description><![CDATA[CPE generated interrupt 22 enable]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>IRQ21</name>
    <description><![CDATA[CPE generated interrupt 21 enable]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>IRQ20</name>
    <description><![CDATA[CPE generated interrupt 20 enable]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>IRQ19</name>
    <description><![CDATA[CPE generated interrupt 19 enable]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>IRQ18</name>
    <description><![CDATA[CPE generated interrupt 18 enable]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>IRQ17</name>
    <description><![CDATA[CPE generated interrupt 17 enable]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>IRQ16</name>
    <description><![CDATA[CPE generated interrupt 16 enable]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>IRQ15</name>
    <description><![CDATA[CPE generated interrupt 15 enable]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>IRQ14</name>
    <description><![CDATA[CPE generated interrupt 14 enable]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>IRQ13</name>
    <description><![CDATA[CPE generated interrupt 13 enable]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>IRQ12</name>
    <description><![CDATA[CPE generated interrupt 12 enable]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IRQ11</name>
    <description><![CDATA[CPE generated interrupt 11 enable]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>IRQ10</name>
    <description><![CDATA[CPE generated interrupt 10 enable]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>IRQ9</name>
    <description><![CDATA[CPE generated interrupt 9 enable]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>IRQ8</name>
    <description><![CDATA[CPE generated interrupt 8 enable]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>IRQ7</name>
    <description><![CDATA[CPE generated interrupt 7 enable]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>IRQ6</name>
    <description><![CDATA[CPE generated interrupt 6 enable]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>IRQ5</name>
    <description><![CDATA[CPE generated interrupt 5 enable]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>IRQ4</name>
    <description><![CDATA[CPE generated interrupt 4 enable]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>IRQ3</name>
    <description><![CDATA[CPE generated interrupt 3 enable]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>IRQ2</name>
    <description><![CDATA[CPE generated interrupt 2 enable]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>IRQ1</name>
    <description><![CDATA[CPE generated interrupt 1 enable]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>IRQ0</name>
    <description><![CDATA[CPE generated interrupt 0 enable]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCPEISL</name>
    <description><![CDATA[Interrupt Vector Selection For CPE Generated Interrupts]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFF0000</resetValue>
<fields>
  <field>
    <name>IRQ31</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 31]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IRQ30</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 30]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IRQ29</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 29]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>IRQ28</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 28]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>IRQ27</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 27]]></description>
    <bitRange>[27:27]</bitRange>
  </field>
  <field>
    <name>IRQ26</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 26]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>IRQ25</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 25]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>IRQ24</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 24]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>IRQ23</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 23]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>IRQ22</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 22]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>IRQ21</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 21]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>IRQ20</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 20]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>IRQ19</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 19]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>IRQ18</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 18]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>IRQ17</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 17]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>IRQ16</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 16]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>IRQ15</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 15]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>IRQ14</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 14]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>IRQ13</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 13]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>IRQ12</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 12]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IRQ11</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 11]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>IRQ10</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 10]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>IRQ9</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 9]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>IRQ8</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 8]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>IRQ7</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 7]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>IRQ6</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 6]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>IRQ5</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 5]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>IRQ4</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 4]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>IRQ3</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 3]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>IRQ2</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 2]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>IRQ1</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 1]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>IRQ0</name>
    <description><![CDATA[Interrupt vector select for CPE generated interrupt 0]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFACKIFG</name>
    <description><![CDATA[Doorbell Command Acknowledgement Interrupt Flag]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>ACKFLAG</name>
    <description><![CDATA[Interrupt flag for Command ACK]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYSGPOCTRL</name>
    <description><![CDATA[RF Core General Purpose Output Control]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>GPOCTRL3</name>
    <description><![CDATA[GPO control bit 3. Selects which signal to output on the GPO line.]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>GPOCTRL2</name>
    <description><![CDATA[GPO control bit 2. Selects which signal to output on the GPO line.]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>GPOCTRL1</name>
    <description><![CDATA[GPO control bit 1. Selects which signal to output on the GPO line.]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>GPOCTRL0</name>
    <description><![CDATA[GPO control bit 0. Selects which signal to output on the GPO line.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCIDLESTATUS</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>IDLE</name>
    <description><![CDATA[The RF Core is IDLE and can be switched off]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>RF24_S2R</name>
<description><![CDATA[Component for s2r register bank]]></description>
<baseAddress>0x40048000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000010</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>S2RCFG</name>
    <description><![CDATA[Sample2RAM Config Register]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED6</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>TRIGGER</name>
    <description><![CDATA[Trigger a new sample capture (or arm it if the trigger mode is trigger on event)]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TRIGGERMODE</name>
    <description><![CDATA[Trigger mode]]></description>
    <bitRange>[4:3]</bitRange>
  </field>
  <field>
    <name>SELECT</name>
    <description><![CDATA[Select sample source]]></description>
    <bitRange>[2:1]</bitRange>
  </field>
  <field>
    <name>ENABLED</name>
    <description><![CDATA[Sample2RAM module enable]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>S2RSTART</name>
    <description><![CDATA[Sample2RAM Start Address Register]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED11</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>START</name>
    <description><![CDATA[Memory start address for where to dump the samples. A custom; unified 32-bit word oriented memory map is used; MCERAM at 0-511; RFERAM at 512-1023; CPERAM at 1024-2047.]]></description>
    <bitRange>[10:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>S2RSTOP</name>
    <description><![CDATA[Sample2RAM Stop Address Register]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED11</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>STOP</name>
    <description><![CDATA[Memory stop address for where to dump the samples. A custom; unified 32-bit word oriented memory map is used; MCERAM at 0-511; RFERAM at 512-1023; CPERAM at 1024-2047.]]></description>
    <bitRange>[10:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>S2RON</name>
    <description><![CDATA[Sample2RAM Status Register]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x07FF0000</resetValue>
<fields>
  <field>
    <name>RESERVED27</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:27]</bitRange>
  </field>
  <field>
    <name>ADDRCNT</name>
    <description><![CDATA[Current address counter value]]></description>
    <bitRange>[26:16]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[15:1]</bitRange>
  </field>
  <field>
    <name>RUNNING</name>
    <description><![CDATA[S2R running status]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>RF24_PWR</name>
<description><![CDATA[Component for rfcpwm register bank]]></description>
<baseAddress>0x40040000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000004</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>PWMCLKENABLE</name>
    <description><![CDATA[RF Core Clock Enable]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED11</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>RFCTRC</name>
    <description><![CDATA[Enable clk to RFCTRC]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>FSCA</name>
    <description><![CDATA[Enable clk to FSCA]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>PHA</name>
    <description><![CDATA[Enable clk to PHA]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RAT</name>
    <description><![CDATA[Enable clk to RAT]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RFERAM</name>
    <description><![CDATA[Enable clk to RFERAM]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>RFE</name>
    <description><![CDATA[Enable clk to RFE]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>MDMRAM</name>
    <description><![CDATA[Enable clk to MDMRAM]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>MDM</name>
    <description><![CDATA[Enable clk to MDM]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CPERAM</name>
    <description><![CDATA[Enable clk to CPERAM]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CPE</name>
    <description><![CDATA[Enable hclk into CPE and CPEROM]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RFCORE</name>
    <description><![CDATA[Enable interconnect; DBELL; and sclk for CPE]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>RF24_MDM</name>
<description><![CDATA[Component for mdm register bank]]></description>
<baseAddress>0x40045000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000400</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>MDMENABLE</name>
    <description><![CDATA[Modem Enable Register]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>VITACC</name>
    <description><![CDATA[Enables the Viterbi Accelator]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>ADCDIG</name>
    <description><![CDATA[Enables the ADC Digital interface]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>SMI</name>
    <description><![CDATA[Enables the Serial Modem Interface]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>DEMODULATOR</name>
    <description><![CDATA[Enables the Demodulator]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>MODULATOR</name>
    <description><![CDATA[Enables the Modulator]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TIMEBASE</name>
    <description><![CDATA[Enables the Modem Timebase]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TXRXFIFO</name>
    <description><![CDATA[Enables the TX/RX FIFO]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TOPSM</name>
    <description><![CDATA[Enables the TOPsm (MCE)]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMINIT</name>
    <description><![CDATA[Modem Initialize Register]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>VITACC</name>
    <description><![CDATA[Synch reset Viterbi Accelator]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>ADCDIG</name>
    <description><![CDATA[Synch reset ADC Digital interface]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>SMI</name>
    <description><![CDATA[Synch reset Serial Modem Interface]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>DEMODULATOR</name>
    <description><![CDATA[Synch reset Demodulator]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>MODULATOR</name>
    <description><![CDATA[Synch reset Modulator]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TIMEBASE</name>
    <description><![CDATA[Synch reset Modem Timebase]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TXRXFIFO</name>
    <description><![CDATA[Synch reset TX/RX FIFO]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TOPSM</name>
    <description><![CDATA[Synch reset TOPsm (MCE)]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMPDREQ</name>
    <description><![CDATA[Modem Power Down Request Register]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>TOPSMPDREQ</name>
    <description><![CDATA[Requests power-down for TOPsm core]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMENABLE0</name>
    <description><![CDATA[Demodulator Enable Register 0]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>FE23</name>
    <description><![CDATA[Enables the FEC 2/3 module]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>FE13</name>
    <description><![CDATA[Enables the FEC 1/3 module]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>FELP</name>
    <description><![CDATA[Enables the FrontEnd Low Pass filter]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>THRD</name>
    <description><![CDATA[Enables the threshold decision module]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>FRAC</name>
    <description><![CDATA[Enables the fractional resampler]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>FIDC</name>
    <description><![CDATA[Enables the fine DC estimator]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CHFI</name>
    <description><![CDATA[Enables the channel filter]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>BDEC</name>
    <description><![CDATA[Enables the cascaded dec-by-2 stages]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>IQMC</name>
    <description><![CDATA[Enables the IQ complex multiplier]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>MGE2</name>
    <description><![CDATA[Enables the magnitude estimator engine #2]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>MGE1</name>
    <description><![CDATA[Enables the magnitude estimator engine #1]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>CODC</name>
    <description><![CDATA[Enables the coarse DC estimator]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CMI4</name>
    <description><![CDATA[Enables the 1/4 complex mixer]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CMIX</name>
    <description><![CDATA[Enables the N/1024 complex mixer]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>HILB</name>
    <description><![CDATA[Enables the Hilbert filter]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMENABLE1</name>
    <description><![CDATA[Demodulator Enable Register 1]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>VITE</name>
    <description><![CDATA[Enables the Viterbi module]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>MLSE</name>
    <description><![CDATA[Enables the MLSE module]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>SOFD</name>
    <description><![CDATA[Enables the soft decision module]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>SWQU</name>
    <description><![CDATA[Enables the sync word qualifier]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>MAFC</name>
    <description><![CDATA[Enables the manual frequencycompensation]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>MAFI</name>
    <description><![CDATA[Enables the mathced filter]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>FIFE</name>
    <description><![CDATA[Enables the fine frequency offset estimator]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>PDIF</name>
    <description><![CDATA[Enables the phase differentiation]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>CA2P</name>
    <description><![CDATA[Enables the cart 2 polar conversion]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>FECP</name>
    <description><![CDATA[Enables the fecp module]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>FEC5</name>
    <description><![CDATA[Enables the fec5 module]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>C1BE</name>
    <description><![CDATA[Enables the 1b correlation engine]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>LQIE</name>
    <description><![CDATA[Enables the LQI engine]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>F4BA</name>
    <description><![CDATA[Enables the clock-domain crossing fifo]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>STIM</name>
    <description><![CDATA[Enables the symbol timing tracker]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DSBU</name>
    <description><![CDATA[Enables the dynamic sample buffer]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMINIT0</name>
    <description><![CDATA[Demodulator Initialize Register 0]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>FE23</name>
    <description><![CDATA[Synch reset FEC 2/3 module]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>FE13</name>
    <description><![CDATA[Synch reset FEC 1/3 module]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>FELP</name>
    <description><![CDATA[Synch reset FrontEnd Low Pass filter]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>THRD</name>
    <description><![CDATA[Synch reset threshold decision module]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>FRAC</name>
    <description><![CDATA[Synch reset fractional resampler]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>FIDC</name>
    <description><![CDATA[Synch reset fine DC estimator]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CHFI</name>
    <description><![CDATA[Synch reset channel filter]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>BDEC</name>
    <description><![CDATA[Synch reset cascaded dec-by-2 stages]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>IQMC</name>
    <description><![CDATA[Synch reset IQ complex multiplier]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>MGE2</name>
    <description><![CDATA[Synch reset magnitude estimator engine #2]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>MGE1</name>
    <description><![CDATA[Synch reset magnitude estimator engine #1]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>CODC</name>
    <description><![CDATA[Synch reset coarse DC estimator]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CMI4</name>
    <description><![CDATA[Synch reset 1/4 complex mixer]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CMIX</name>
    <description><![CDATA[Synch reset N/1024 complex mixer]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>HILB</name>
    <description><![CDATA[Synch reset Hilbert filter]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMINIT1</name>
    <description><![CDATA[Demodulator Initialize Register 1]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>VITE</name>
    <description><![CDATA[Synch reset Viterbi Module]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>MLSE</name>
    <description><![CDATA[Synch reset MLSE module]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>SOFD</name>
    <description><![CDATA[Synch reset soft decision module]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>SWQU</name>
    <description><![CDATA[Synch reset sync word qualifyer]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>MAFC</name>
    <description><![CDATA[Synch reset manual frequency compensation]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>MAFI</name>
    <description><![CDATA[Synch reset mathced filter]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>FIFE</name>
    <description><![CDATA[Synch reset fine frequency offset estimator]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>PDIF</name>
    <description><![CDATA[Synch reset phase differentiation]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>CA2P</name>
    <description><![CDATA[Synch reset cart 2 polar conversion]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>FECP</name>
    <description><![CDATA[Synch reset fecp module]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>FEC5</name>
    <description><![CDATA[Synch reset fec5 module]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>C1BE</name>
    <description><![CDATA[Synch reset 1b correlation engine]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>LQIE</name>
    <description><![CDATA[Synch reset LQI engine]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>F4BA</name>
    <description><![CDATA[Synch reset clock-domain crossing fifo]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>STIM</name>
    <description><![CDATA[Synch reset symbol timing tracker]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DSBU</name>
    <description><![CDATA[Synch reset dynamic sample buffer]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCESTROBES0</name>
    <description><![CDATA[Modem Command Engine (MCE) Strobe Register 0]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>VITACCSTART</name>
    <description><![CDATA[Viterbi Accelerator Start]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>MLSETERM</name>
    <description><![CDATA[Terminate MLSE unit]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>EVENT3</name>
    <description><![CDATA[FW defined RAT event and IRQ]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>EVENT2</name>
    <description><![CDATA[FW defined RAT event and IRQ]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>EVENT1</name>
    <description><![CDATA[FW defined RAT event and IRQ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>EVENT0</name>
    <description><![CDATA[FW defined RAT event and IRQ]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>MCETIMBALIGN</name>
    <description><![CDATA[Align the 1baud to the next 4baud event]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>DSBURESTART</name>
    <description><![CDATA[Restart DSBU]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CMDDONE</name>
    <description><![CDATA[Signal command done to CPE]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCESTROBES1</name>
    <description><![CDATA[Modem Command Engine (MCE) Strobe Register 1]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>C1BEPEAKABCMD</name>
    <description><![CDATA[Restart peak A and B search]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>C1BEPEAKCCMD</name>
    <description><![CDATA[Restart peak C search]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>C1BEPEAKBCMD</name>
    <description><![CDATA[Restart peak B search]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>C1BEPEAKACMD</name>
    <description><![CDATA[Restart peak A search]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>C1BEADVANCECMD</name>
    <description><![CDATA[Speed up correlator autocopy]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>C1BESTALLCMD</name>
    <description><![CDATA[Slow down correlator autocopy]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>C1BEROTCMD</name>
    <description><![CDATA[Correlator rotate command]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>C1BECOPYCMD</name>
    <description><![CDATA[Copy shift reg A to shift reg B]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCEEVENT0</name>
    <description><![CDATA[MCE Event Flag Register 0]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENT</name>
    <description><![CDATA[Event flags for timer; timebase and fifo events]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCEEVENT1</name>
    <description><![CDATA[MCE Event Flag Register 1]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENT</name>
    <description><![CDATA[Event flags for modulator events]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCEEVENT2</name>
    <description><![CDATA[MCE Event Flag Register 2]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENT</name>
    <description><![CDATA[Event flags for demodulator events]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCEEVENTMSK0</name>
    <description><![CDATA[MCE Event Mask Register 0]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENTMSK</name>
    <description><![CDATA[Event mask for timer; timebase and fifo events]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCEEVENTMSK1</name>
    <description><![CDATA[MCE Event Mask Register 1]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENTMSK</name>
    <description><![CDATA[Event mask for modulator events]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCEEVENTMSK2</name>
    <description><![CDATA[MCE Event Mask Register 2]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENTMSK</name>
    <description><![CDATA[Event mask for demodulator events]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCEEVENTCLR0</name>
    <description><![CDATA[MCE Event Clear Register 0]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENTCLR</name>
    <description><![CDATA[Clear event flag for timer; timebase and fifo events]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCEEVENTCLR1</name>
    <description><![CDATA[MCE Event Clear Register 1]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENTCLR</name>
    <description><![CDATA[Clear event flag for modulator events]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCEEVENTCLR2</name>
    <description><![CDATA[MCE Event Clear Register 2]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENTCLR</name>
    <description><![CDATA[Clear event flag for demodulator events]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCEPROGRAMSRC</name>
    <description><![CDATA[MCE Program Source Configuration]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>ROMBANK</name>
    <description><![CDATA[MCE ROM configuration]]></description>
    <bitRange>[3:1]</bitRange>
  </field>
  <field>
    <name>RAMROM</name>
    <description><![CDATA[Map MCE RAM as ROM]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMAPI</name>
    <description><![CDATA[Modem API Command Register]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PROTOCOLID</name>
    <description><![CDATA[Protocol ID]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>MDMCMD</name>
    <description><![CDATA[Modem command]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMCMDPAR0</name>
    <description><![CDATA[Modem Command Parameter 0]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PAR0</name>
    <description><![CDATA[Parameter 0]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMCMDPAR1</name>
    <description><![CDATA[Modem Command Parameter 1]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PAR1</name>
    <description><![CDATA[Parameter 1]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMCMDPAR2</name>
    <description><![CDATA[Modem Command Parameter 2]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PAR</name>
    <description><![CDATA[Parameter 2]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMRFCHANNEL</name>
    <description><![CDATA[Modem RF Channel Register]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>VALUE</name>
    <description><![CDATA[RF channel in MHz (i.e. 2432)]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMSTATUS</name>
    <description><![CDATA[Modem Command Status Register]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>VALUE</name>
    <description><![CDATA[Diverse status; error; report bits]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMFIFOWR</name>
    <description><![CDATA[Modem FIFO Write Register]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PAYLOADIN</name>
    <description><![CDATA[FIFO write port. The actual port size is configurable.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMFIFORD</name>
    <description><![CDATA[Modem FIFO Read Register]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PAYLOADOUT</name>
    <description><![CDATA[FIFO read port. The actual port size is configurable.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMFIFOWRCTRL</name>
    <description><![CDATA[Modem FIFO Write Configuration]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED5</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>FIFOWRPORT</name>
    <description><![CDATA[FIFO write port mapping]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>WORDSZWR</name>
    <description><![CDATA[Actual bits in every word write access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMFIFORDCTRL</name>
    <description><![CDATA[Modem FIFO Read Configuration]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED5</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>FIFORDPORT</name>
    <description><![CDATA[FIFO read port mapping]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>WORDSZRD</name>
    <description><![CDATA[Actual bits in every word read access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMFIFOCFG</name>
    <description><![CDATA[Modem FIFO Configuration for Watermark Thresholds]]></description>
    <addressOffset>0x00000074</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>AFULLTHR</name>
    <description><![CDATA[Almost full threshold value in bits. This threshold affects the 'almostfull' and 'txready' status bits in MDMFIFOSTA. The FIFO can hold up to 64 bits.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>AEMPTYTHR</name>
    <description><![CDATA[Almost empty threshold in bits. This threshold affects the 'almostempty' and 'rxvalid' status bits in MDMFIFOSTA. The FIFO can hold up to 64 bits.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMFIFOSTA</name>
    <description><![CDATA[Modem FIFO Status Flags]]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED6</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>OVERFLOW</name>
    <description><![CDATA[FIFO overflow error. If this flag is asserted the modem FIFO must be re-initialized to clear it. Note that re-initializing will flush the FIFO.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>ALMOSTFULL</name>
    <description><![CDATA[FIFO is almost full. Asserts when the FIFO fill level is above the almost full threshold.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>ALMOSTEMPTY</name>
    <description><![CDATA[FIFO is almost empty. Asserts when the FIFO fill level is below the almost empty threshold.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>UNDERFLOW</name>
    <description><![CDATA[FIFO underflow error. If this flag is asserted the modem FIFO must be re-initialized to clear it.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RXVALID</name>
    <description><![CDATA[A full data word is valid and can be read in MDMRXFIFO register read port.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TXREADY</name>
    <description><![CDATA[The MDMTXFIFO register write port is ready to receive a data word.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CPEFWEVENT</name>
    <description><![CDATA[CPE-to-MCE Firmware Triggered Events]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>EVENT3</name>
    <description><![CDATA[Generic FW CPE-driven event to MCE]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>EVENT2</name>
    <description><![CDATA[Generic FW CPE-driven event to MCE]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>EVENT1</name>
    <description><![CDATA[Generic FW CPE-driven event to MCE]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>EVENT0</name>
    <description><![CDATA[Generic FW CPE-driven event to MCE]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFESEND</name>
    <description><![CDATA[MCE-to-RFE Send Command Register]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>MCECMD</name>
    <description><![CDATA[Command to send to RFE]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFERCEV</name>
    <description><![CDATA[RFE-to-MCE Receive Command Register]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>RFECMD</name>
    <description><![CDATA[Command received from RFE]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMICONF</name>
    <description><![CDATA[Serial Modem Interface Configuration]]></description>
    <addressOffset>0x00000088</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED9</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>SMIENABLE</name>
    <description><![CDATA[Enables the SMI interface]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>PRESCALER</name>
    <description><![CDATA[Configures the SMI rate]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>MLENGTH</name>
    <description><![CDATA[Configures the Message Length]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMIDLOUTG</name>
    <description><![CDATA[Serial Modem Interface Data Output Register]]></description>
    <addressOffset>0x0000008C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>DL</name>
    <description><![CDATA[Outgoing data link message]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMICLOUTG</name>
    <description><![CDATA[Serial Modem Interface Control Output Register]]></description>
    <addressOffset>0x00000090</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CL</name>
    <description><![CDATA[Outgoing command link message]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMIDLINC</name>
    <description><![CDATA[Serial Modem Interface Data Input Register]]></description>
    <addressOffset>0x00000094</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>DL</name>
    <description><![CDATA[Incoming data link message]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMICLINC</name>
    <description><![CDATA[Serial Modem Interface Control Input Register]]></description>
    <addressOffset>0x00000098</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CL</name>
    <description><![CDATA[Incoming command link message]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMISTA</name>
    <description><![CDATA[Serial Modem Interface Status Register]]></description>
    <addressOffset>0x0000009C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>INCCLERROR</name>
    <description><![CDATA[Incoming command link has errors]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>INCDLERROR</name>
    <description><![CDATA[Incoming data link has errors]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADCDIGCONF</name>
    <description><![CDATA[ADC Digital Interface Configuration]]></description>
    <addressOffset>0x000000A0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>QBRANCHEN</name>
    <description><![CDATA[Enables Q component data branch in ADCDIG]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>IBRANCHEN</name>
    <description><![CDATA[Enables I component data branch in ADCDIG]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODPRECTRL</name>
    <description><![CDATA[Modulator Preamble Control]]></description>
    <addressOffset>0x000000A4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>REPS</name>
    <description><![CDATA[Number of preamble repetitions]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>SIZE</name>
    <description><![CDATA[Preamble size in bits]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODSYMMAP0</name>
    <description><![CDATA[Modulator Symbol Mapping Register 0]]></description>
    <addressOffset>0x000000A8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>SYM3</name>
    <description><![CDATA[Decimal value for bits '11']]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>SYM2</name>
    <description><![CDATA[Decimal value for bits '01']]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>SYM1</name>
    <description><![CDATA[Decimal value for bit '1']]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>SYM0</name>
    <description><![CDATA[Decimal value for bit '0']]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODSYMMAP1</name>
    <description><![CDATA[Modulator Symbol Mapping Register 1]]></description>
    <addressOffset>0x000000AC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>SYM7</name>
    <description><![CDATA[Decimal value for bits '111']]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>SYM6</name>
    <description><![CDATA[Decimal value for bits '110']]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>SYM5</name>
    <description><![CDATA[Decimal value for bits '101']]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>SYM4</name>
    <description><![CDATA[Decimal value for bits '100']]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODSOFTTX</name>
    <description><![CDATA[Modulator Soft Symbol Transmit]]></description>
    <addressOffset>0x000000B0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>SOFTSYMBOL</name>
    <description><![CDATA[Soft symbol {-7..+7} used when MODCTRL.softtx is enabled]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMBAUD</name>
    <description><![CDATA[Modem Baud Rate Control]]></description>
    <addressOffset>0x000000B4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>RATEWORD</name>
    <description><![CDATA[Rate word (bits [20:5])]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMBAUDPRE</name>
    <description><![CDATA[Modem Baud Rate Prescaler Control]]></description>
    <addressOffset>0x000000B8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>EXTRATEWORD</name>
    <description><![CDATA[Extended Rate Word (5 LSBs [4:0])]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>ALIGNVALUE</name>
    <description><![CDATA[Align value for timebase after sync]]></description>
    <bitRange>[6:4]</bitRange>
  </field>
  <field>
    <name>PRESCALER</name>
    <description><![CDATA[Prescaler value; range 1 to 15]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODMAIN</name>
    <description><![CDATA[Modulator Main Config Register]]></description>
    <addressOffset>0x000000BC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>SPREADFACTOR</name>
    <description><![CDATA[Modem spreading factor]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>FECSELECT</name>
    <description><![CDATA[Forward Error Correction Selection]]></description>
    <bitRange>[5:2]</bitRange>
  </field>
  <field>
    <name>MODLEVELS</name>
    <description><![CDATA[Number of modulation levels]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMMISC0</name>
    <description><![CDATA[Demodulator Config Register 0]]></description>
    <addressOffset>0x000000C0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>CMI4FMIXSIGN</name>
    <description><![CDATA[Demodulator front-end complex Fs/4 mixer setting]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>HILBREMOVEREAL</name>
    <description><![CDATA[Demodulator front-end Hilbert filter setting]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>HILBEN</name>
    <description><![CDATA[Demodulator front-end Hilbert filter control]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CMIXN</name>
    <description><![CDATA[Signed factor of mixer phasor; Fmix=Fs/1024*n]]></description>
    <bitRange>[9:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMMISC1</name>
    <description><![CDATA[Demodulator Config Register 1]]></description>
    <addressOffset>0x000000C4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>MGE2SRCSEL</name>
    <description><![CDATA[Source select second magnitude estimator]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>CHFIBW</name>
    <description><![CDATA[Select BW of demodulator channel filter]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMMISC2</name>
    <description><![CDATA[Demodulator Config Register 2]]></description>
    <addressOffset>0x000000C8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>LQIPERIOD</name>
    <description><![CDATA[LQI measurement period]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>MLSERUN</name>
    <description><![CDATA[Enable MLSE desicions]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>MAFCGAIN</name>
    <description><![CDATA[Set gain in MAFC. Multiplies symbols with 2^N before symbol recovery stage]]></description>
    <bitRange>[12:11]</bitRange>
  </field>
  <field>
    <name>STIMESTONLY</name>
    <description><![CDATA[Only perform symbol timing error estimate in STIM; without doing timing correction]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>STIMTEAPERIOD</name>
    <description><![CDATA[Symbol timing error accumulator period (8 to 256 symbols) in STIM]]></description>
    <bitRange>[9:7]</bitRange>
  </field>
  <field>
    <name>STIMTEAGAIN</name>
    <description><![CDATA[Symbol timing error accumulator gain in STIM]]></description>
    <bitRange>[6:4]</bitRange>
  </field>
  <field>
    <name>PDIFLINPREDEN</name>
    <description><![CDATA[Enable linear predictor in PDIF at CORDIC output]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>PDIFDESPECKLEREN</name>
    <description><![CDATA[Enable despeckler in PDIF at CORDIC output]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>PDIFIQCONJEN</name>
    <description><![CDATA[IQ conjugate in PDIF]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>PDIFLIMITRANGE</name>
    <description><![CDATA[Limit range on maximal PDIF]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMMISC3</name>
    <description><![CDATA[Demodulator Config Register 3]]></description>
    <addressOffset>0x000000CC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>BDE1NUMSTAGES</name>
    <description><![CDATA[00 : DIV1  : Decimate by 1 (no decimation)]]></description>
    <bitRange>[6:5]</bitRange>
  </field>
  <field>
    <name>PDIFDECIM</name>
    <description><![CDATA[Additional decimation in PDIF]]></description>
    <bitRange>[4:3]</bitRange>
  </field>
  <field>
    <name>BDECNUMSTAGES</name>
    <description><![CDATA[Baseband decimation filter setting]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMIQMC0</name>
    <description><![CDATA[Demodulator I/Q Mismatch Compensation Register]]></description>
    <addressOffset>0x000000D0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>GAINFACTOR</name>
    <description><![CDATA[Gain Factor (128 = 1.0 gain)]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>PHASEFACTOR</name>
    <description><![CDATA[Phase Factor [-128;127] = [-0.5;0.496]]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMDSBU</name>
    <description><![CDATA[Dynamic Sample Buffer Config Register]]></description>
    <addressOffset>0x000000D4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>DSBUAVGLENGTH</name>
    <description><![CDATA[Length for moving average of the newest DSBU samples]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>DSBUDELAY</name>
    <description><![CDATA[Output delay from sample buffer; as offset between write and read pointers]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMCODC0</name>
    <description><![CDATA[Demodulator Coarse DC Offset Estimator Register 0]]></description>
    <addressOffset>0x000000D8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>ESTSEL</name>
    <description><![CDATA[Select which estimator to show as readable output]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>COMPSEL</name>
    <description><![CDATA[Select estimator to use for coarse DC offset compensation]]></description>
    <bitRange>[10:9]</bitRange>
  </field>
  <field>
    <name>IIRUSEINITIAL</name>
    <description><![CDATA[When enabled; a configurable value is loaded to initialize IIR filter when CODC estimator is re-initialized.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>IIRGAIN</name>
    <description><![CDATA[Adjust first-order IIR filter adaptation which controls filter bandwidth]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>IIREN</name>
    <description><![CDATA[Enable first-order IIR filter inside CODC]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>ACCCONTMODE</name>
    <description><![CDATA[Accumulator mode]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>ACCPERIOD</name>
    <description><![CDATA[Integration period for accumulator estimator]]></description>
    <bitRange>[2:1]</bitRange>
  </field>
  <field>
    <name>ACCEN</name>
    <description><![CDATA[Enable accumulator based estimator inside CODC]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFIDC0</name>
    <description><![CDATA[Demodulator Fine DC Offset Estimator Register 0]]></description>
    <addressOffset>0x000000DC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED6</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>COMPSEL</name>
    <description><![CDATA[Select estimator to use for fine DC offset compensation]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>ACCPERIOD</name>
    <description><![CDATA[Integration period for accumulator estimator]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>ACCCONTMODE</name>
    <description><![CDATA[Accumulator mode]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>ACCEN</name>
    <description><![CDATA[Enable accumulator based estimator inside FIDC]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFEXB0</name>
    <description><![CDATA[Demodulator Front-End Crossbar Register 0]]></description>
    <addressOffset>0x000000E0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED14</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>OUT2PASSTHROUGH</name>
    <description><![CDATA[Let crossbar main input passthrough as XBAR output #2]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>OUT2SRCSEL</name>
    <description><![CDATA[Source select for XBAR output #2]]></description>
    <bitRange>[12:11]</bitRange>
  </field>
  <field>
    <name>OUT1PASSTHROUGH</name>
    <description><![CDATA[Let crossbar main input passthrough as XBAR output #1]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>OUT1SRCSEL</name>
    <description><![CDATA[Source select for XBAR output #1]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>B4SRCSEL</name>
    <description><![CDATA[Source select for CODC (XBAR block #4)]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>B3SRCSEL</name>
    <description><![CDATA[Source select for CMI4 (XBAR block #3)]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>B2SRCSEL</name>
    <description><![CDATA[Source select for CMIX (XBAR block #2)]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>B1SRCSEL</name>
    <description><![CDATA[Source select for HILB (XBAR block #1)]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMDSXB0</name>
    <description><![CDATA[Demodulator Decode Stage Crossbar Register 0]]></description>
    <addressOffset>0x000000E4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED14</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>OUT2PASSTHROUGH</name>
    <description><![CDATA[Ouput 2 is directly input]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>OUT1PASSTHROUGH</name>
    <description><![CDATA[Ouput 1 is directly input]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>OUTSRCSEL2</name>
    <description><![CDATA[Source select XBAR output; branch 1 (baud branch)]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>OUTSRCSEL1</name>
    <description><![CDATA[Source select for XBAR output; branch 2 (flushed branch)]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED6</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>B3SRCSEL</name>
    <description><![CDATA[Source select for C1BE (XBAR block #3)]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>B2SRCSEL</name>
    <description><![CDATA[Source select for MAFI (XBAR block #2)]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>B1SRCSEL</name>
    <description><![CDATA[Source select for FIFE (XBAR block #1)]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMD2XB0</name>
    <description><![CDATA[Demodulator Decode Stage Second Crossbar Register 0]]></description>
    <addressOffset>0x000000E8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>OUT2PASSTHROUGH</name>
    <description><![CDATA[Ouput 2 is directly INPUT]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>OUT1PASSTHROUGH</name>
    <description><![CDATA[Ouput 1 is directly INPUT]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>OUTSRCSEL2</name>
    <description><![CDATA[Source select XBAR output; branch 1 (towards MLSE)]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>OUTSRCSEL1</name>
    <description><![CDATA[Source select for XBAR output; branch 2 (towards SOFD)]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>B2SRCSEL</name>
    <description><![CDATA[Source select for STIM (XBAR block #2)]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>B1SRCSEL</name>
    <description><![CDATA[Source select for MAFC (XBAR block #1)]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFIFE0</name>
    <description><![CDATA[Demodulator Fine Frequency Offset Estimator Register 0]]></description>
    <addressOffset>0x000000EC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>FINEFOESEL</name>
    <description><![CDATA[Select which estimator to show as readable output]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>FOCFFSEL</name>
    <description><![CDATA[Select which estimate source to be used in feed-forward compensation point]]></description>
    <bitRange>[10:9]</bitRange>
  </field>
  <field>
    <name>ACCCNTMODE</name>
    <description><![CDATA[Accumulator mode]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>ACCPERIOD</name>
    <description><![CDATA[Integration period for accumulator]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>ACCEN</name>
    <description><![CDATA[Enable accumulator based frequency offset estimator inside FIFE]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>IIRUSEINITIAL</name>
    <description><![CDATA[When enabled; a configurable value is loaded to initialize IIR filter when FIFE estimator is re-initialized.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>IIRGAIN</name>
    <description><![CDATA[Adjust first-order IIR filter adaptation which controls filter bandwidth]]></description>
    <bitRange>[3:1]</bitRange>
  </field>
  <field>
    <name>IIREN</name>
    <description><![CDATA[Enable first-order IIR filter based freq offset estimator inside CODC]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMMAFI0</name>
    <description><![CDATA[Demodulator Matched Filter Register 0]]></description>
    <addressOffset>0x000000F0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>C1C7</name>
    <description><![CDATA[Filter coefficient c1 (and c7)]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>C0C8</name>
    <description><![CDATA[Filter coefficient c0 (and c8)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMMAFI1</name>
    <description><![CDATA[Demodulator Matched Filter Register 1]]></description>
    <addressOffset>0x000000F4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>C3C5</name>
    <description><![CDATA[Filter coefficient c3 (and c5)]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>C2C6</name>
    <description><![CDATA[Filter coefficient c2 (and c6)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMMAFI2</name>
    <description><![CDATA[Demodulator Matched Filter Register 2]]></description>
    <addressOffset>0x000000F8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED9</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>C4</name>
    <description><![CDATA[Filter coefficient c4. The matched filter will have unity gain when the sum of all coefficients c0 to c8 equals 512.]]></description>
    <bitRange>[8:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMMAFI3</name>
    <description><![CDATA[Demodulator Matched Filter Register 3]]></description>
    <addressOffset>0x000000FC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED9</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>K</name>
    <description><![CDATA[Output level adjustment. Adjusting LSB of k will adjust LSB of matched filter output accordingly.]]></description>
    <bitRange>[8:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMC1BE0</name>
    <description><![CDATA[Demodulator Correlator 1-bit Engine Register 0]]></description>
    <addressOffset>0x00000100</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>MASKB</name>
    <description><![CDATA[Mask for correlator B to select the correlator length to use. The number specifies number of nibbles (i.e. 4-bit block; which typically corresponds to one symbol) of the correlator holding the oldest samples that will be ignored in computations.]]></description>
    <bitRange>[15:11]</bitRange>
  </field>
  <field>
    <name>MASKA</name>
    <description><![CDATA[Mask for correlator A to select the correlator length to use. The number specifies number of nibbles (i.e. 4-bit block; which typically corresponds to one symbol) of the correlator holding the oldest samples that will be ignored in computations.]]></description>
    <bitRange>[10:6]</bitRange>
  </field>
  <field>
    <name>CASCCONF</name>
    <description><![CDATA[Correlator cascade configuration]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>COPYCONF</name>
    <description><![CDATA[Control auto copy of contents from corr A to corr B]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMC1BE1</name>
    <description><![CDATA[Demodulator Correlator 1-bit Engine Register 1]]></description>
    <addressOffset>0x00000104</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>THRESHOLDB</name>
    <description><![CDATA[Correlation threshold value for correlator B]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>THRESHOLDA</name>
    <description><![CDATA[Correlation threshold value for correlator A]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMC1BE2</name>
    <description><![CDATA[Demodulator Correlator 1-bit Engine Register 2]]></description>
    <addressOffset>0x00000108</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>PEAKCONF</name>
    <description><![CDATA[Configuration to control peak event generation]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>THRESHOLDC</name>
    <description><![CDATA[Correlation threshold value for correlator C (corr C is corr A+B combined)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMSYNC0</name>
    <description><![CDATA[Modem Sync Word Register 0]]></description>
    <addressOffset>0x0000010C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>SWA15C0</name>
    <description><![CDATA[Sync word A bits 15:0. Sync words shorter than 32 bits must be stored as most signicant bits of sync word A. The sync word is expected to be transmitted/received in lsb to msb order.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMSYNC1</name>
    <description><![CDATA[Modem Sync Word Register 1]]></description>
    <addressOffset>0x00000110</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>SWA31C16</name>
    <description><![CDATA[Sync word A bits 31:16. Sync words shorter than 32 bits must be stored as most significant bits of sync word A. The sync word is expected to be transmitted/received in lsb to msb order.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMSYNC2</name>
    <description><![CDATA[Modem Sync Word Register 2]]></description>
    <addressOffset>0x00000114</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>SWB15C0</name>
    <description><![CDATA[Sync word B bits 15:0. Sync words shorter than 32 bits must be stored as most significant bits of sync word B. The sync word is expected to be transmitted/received in lsb to msb order.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MDMSYNC3</name>
    <description><![CDATA[Modem Sync Word Register 3]]></description>
    <addressOffset>0x00000118</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>SWB31C16</name>
    <description><![CDATA[Sync word B bits 31:16. Sync words shorter than 32 bits must be stored as most significant bits of sync word B. The sync word is expected to be transmitted/received in lsb to msb order.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMSWQU0</name>
    <description><![CDATA[Demodulator Sync Word Qualifier Register 0]]></description>
    <addressOffset>0x0000011C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>AUTOMAFC</name>
    <description><![CDATA[Let sync word qualifier automatically control the manual frequency offset compensation (MAFC) block when it is running]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>RUN</name>
    <description><![CDATA[Start/stop sync word qualifier]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>REFLEN</name>
    <description><![CDATA[Bit length of sync word qualifier reference vector; constituted by (reflen + 1) most significant bits of sync word A and/or B.]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODCTRL</name>
    <description><![CDATA[Dynamic Modem Control Signals from MCE]]></description>
    <addressOffset>0x00000120</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>EARLYLATE</name>
    <description><![CDATA[Set the C1BE in special early/late mode]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>SOFTPDIFFMODE</name>
    <description><![CDATA[Enable Soft PDIFF mode for RX]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>SOFTTXENABLE</name>
    <description><![CDATA[Enable SOFT TX mode]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>FECENABLE</name>
    <description><![CDATA[Global FEC modes enable]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>FEC5TERMINATE</name>
    <description><![CDATA[Goes into termination mode in 5Mbps TX FEC]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TONEINSERT</name>
    <description><![CDATA[Inserts a tone]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>PREAMBLEINSERT</name>
    <description><![CDATA[Inserts preamble]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODPREAMBLE</name>
    <description><![CDATA[Dynamic Modulator Preamble Register]]></description>
    <addressOffset>0x00000124</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>WORD</name>
    <description><![CDATA[16 bit preamble word]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFRAC0</name>
    <description><![CDATA[Demodulator Fractional Resampler Register 0]]></description>
    <addressOffset>0x00000128</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>P15C0</name>
    <description><![CDATA[Downsampler P[15:0]]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFRAC1</name>
    <description><![CDATA[Demodulator Fractional Resampler Register 1]]></description>
    <addressOffset>0x0000012C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>P27C16</name>
    <description><![CDATA[Downsampler P[27:16]]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFRAC2</name>
    <description><![CDATA[Demodulator Fractional Resampler Register 2]]></description>
    <addressOffset>0x00000130</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>Q15C0</name>
    <description><![CDATA[Downsampler Q[15:0]]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFRAC3</name>
    <description><![CDATA[Demodulator Fractional Resampler Register 3]]></description>
    <addressOffset>0x00000134</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>Q27C16</name>
    <description><![CDATA[Downsampler Q[27:16]]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMCODC1</name>
    <description><![CDATA[Demodulator Coarse DC Offset Estimator Register 1]]></description>
    <addressOffset>0x00000138</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>COMPIVAL</name>
    <description><![CDATA[Compensation value; I branch]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMCODC2</name>
    <description><![CDATA[Demodulator Coarse DC Offset Estimator Register 2]]></description>
    <addressOffset>0x0000013C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>COMPQVAL</name>
    <description><![CDATA[Compensation value; Q branch]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFIDC1</name>
    <description><![CDATA[Demodulator Fine DC Offset Estimator Register 1]]></description>
    <addressOffset>0x00000140</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>COMPIVAL</name>
    <description><![CDATA[Compensation value for I path]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFIDC2</name>
    <description><![CDATA[Demodulator Fine DC Offset Estimator Register 2]]></description>
    <addressOffset>0x00000144</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>COMPQVAL</name>
    <description><![CDATA[Compensation value for Q path]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFIFE1</name>
    <description><![CDATA[Demodulator Fine Frequency Offset Estimator Register 1]]></description>
    <addressOffset>0x00000148</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>FOCFBREGVAL</name>
    <description><![CDATA[Value for feed-back compensation point (signed)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMTHRD0</name>
    <description><![CDATA[Demodulator Soft Decision Threshold Register 0]]></description>
    <addressOffset>0x0000014C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED15</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>THR2</name>
    <description><![CDATA[Threshold 2 (between +3 and +5 symbols)]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>THR1</name>
    <description><![CDATA[Threshold 1 (between +1 and +3 symbols)]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMTHRD1</name>
    <description><![CDATA[Demodulator Soft Decision Threshold Register 0]]></description>
    <addressOffset>0x00000150</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>THR3</name>
    <description><![CDATA[Threshold 3 (between +5 and +7 symbols)]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMMAFC0</name>
    <description><![CDATA[Demodulator Manual Frequency Compensation Register 0]]></description>
    <addressOffset>0x00000154</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>COMPVAL</name>
    <description><![CDATA[Value for manual compensation (signed)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMMAFI4</name>
    <description><![CDATA[Demodulator Matched Filter Register 4]]></description>
    <addressOffset>0x00000158</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TERM_VAL</name>
    <description><![CDATA[Input value to terminate matched filter with; writing triggers termination]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMSWIMBAL</name>
    <description><![CDATA[Demodulator Sync Word DC Imbalance Register]]></description>
    <addressOffset>0x0000015C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>IMBALB</name>
    <description><![CDATA[DC imbalance in sync word B; applied via SWQU upon C1BE correlator A peak event]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>IMBALA</name>
    <description><![CDATA[DC imbalance in sync word A; applied via SWQU upon C1BE correlator B peak event]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMSOFTPDIFF</name>
    <description><![CDATA[Demodulator Soft PDIFF Value Register]]></description>
    <addressOffset>0x00000160</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>SOFTPDIFF</name>
    <description><![CDATA[Replaces PDIFF output when in Soft PDIFF Mode]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMDEBUG</name>
    <description><![CDATA[Demodulator Debug Register]]></description>
    <addressOffset>0x00000164</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED9</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>DECSTAGEDEBUG</name>
    <description><![CDATA[Dectage Selection]]></description>
    <bitRange>[8:5]</bitRange>
  </field>
  <field>
    <name>FRONTENDDEBUG</name>
    <description><![CDATA[Frontend Selection]]></description>
    <bitRange>[4:1]</bitRange>
  </field>
  <field>
    <name>LOOPBACKMODE</name>
    <description><![CDATA[Enables loopback mode]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITCTRL</name>
    <description><![CDATA[Viterbi Control Register]]></description>
    <addressOffset>0x00000168</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>READEPTH</name>
    <description><![CDATA[Depth of the REA algorithm]]></description>
    <bitRange>[9:6]</bitRange>
  </field>
  <field>
    <name>APMRDBACKSEL</name>
    <description><![CDATA[Selects the APM to read back]]></description>
    <bitRange>[5:2]</bitRange>
  </field>
  <field>
    <name>ACSITERATIONS</name>
    <description><![CDATA[Number of iterations per ACS element]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>SOFTMETRICS</name>
    <description><![CDATA[Enable Soft Metrics]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITCOMPUTE</name>
    <description><![CDATA[Viterbi Compute Register]]></description>
    <addressOffset>0x0000016C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>COMPUTE</name>
    <description><![CDATA[Initiates a compute cycle]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITAPMRDBACK</name>
    <description><![CDATA[Viterbi APM Readback Register]]></description>
    <addressOffset>0x00000170</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>VALUE</name>
    <description><![CDATA[APM for element i (selected in VITCTRL)]]></description>
    <bitRange>[9:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITSTATE</name>
    <description><![CDATA[Viterbi State Register]]></description>
    <addressOffset>0x00000174</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>VALUE</name>
    <description><![CDATA[Current Winning State]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITBRMETRIC10</name>
    <description><![CDATA[Viterbi Branch Metric 1 and 0 Register]]></description>
    <addressOffset>0x00000178</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>MET1</name>
    <description><![CDATA[Branch Metric 1]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>MET0</name>
    <description><![CDATA[Branch Metric 0]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITBRMETRIC32</name>
    <description><![CDATA[Viterbi Branch Metric 3 and 2 Register]]></description>
    <addressOffset>0x0000017C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>MET3</name>
    <description><![CDATA[Branch Metric 3]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>MET2</name>
    <description><![CDATA[Branch Metric 2]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITBRMETRIC54</name>
    <description><![CDATA[Viterbi Branch Metric 5 and 4 Register]]></description>
    <addressOffset>0x00000180</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>MET5</name>
    <description><![CDATA[Branch Metric 5]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>MET4</name>
    <description><![CDATA[Branch Metric 4]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITBRMETRIC76</name>
    <description><![CDATA[Viterbi Branch Metric 7 and 6 Register]]></description>
    <addressOffset>0x00000184</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>MET7</name>
    <description><![CDATA[Branch Metric 7]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>MET6</name>
    <description><![CDATA[Branch Metric 6]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITBRSEL0</name>
    <description><![CDATA[Viterbi Branch Select Register 0]]></description>
    <addressOffset>0x00000188</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>BR3MUX</name>
    <description><![CDATA[ACS Element 0; Branch Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>BR2MUX</name>
    <description><![CDATA[ACS Element 0; Branch Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>BR1MUX</name>
    <description><![CDATA[ACS Element 0; Branch Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>BR0MUX</name>
    <description><![CDATA[ACS Element 0; Branch Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITAPMSEL0</name>
    <description><![CDATA[Viterbi APM Select Register 0]]></description>
    <addressOffset>0x0000018C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>APM3MUX</name>
    <description><![CDATA[ACS Element 0; Accumulated Path Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>APM2MUX</name>
    <description><![CDATA[ACS Element 0; Accumulated Path Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>APM1MUX</name>
    <description><![CDATA[ACS Element 0; Accumulated Path Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>APM0MUX</name>
    <description><![CDATA[ACS Element 0; Accumulated Path Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITBRSEL1</name>
    <description><![CDATA[Viterbi Branch Select Register 1]]></description>
    <addressOffset>0x00000190</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>BR3MUX</name>
    <description><![CDATA[ACS Element 1; Branch Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>BR2MUX</name>
    <description><![CDATA[ACS Element 1; Branch Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>BR1MUX</name>
    <description><![CDATA[ACS Element 1; Branch Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>BR0MUX</name>
    <description><![CDATA[ACS Element 1; Branch Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITAPMSEL1</name>
    <description><![CDATA[Viterbi APM Select Register 1]]></description>
    <addressOffset>0x00000194</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>APM3MUX</name>
    <description><![CDATA[ACS Element 1; Accumulated Path Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>APM2MUX</name>
    <description><![CDATA[ACS Element 1; Accumulated Path Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>APM1MUX</name>
    <description><![CDATA[ACS Element 1; Accumulated Path Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>APM0MUX</name>
    <description><![CDATA[ACS Element 1; Accumulated Path Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITBRSEL2</name>
    <description><![CDATA[Viterbi Branch Select Register 2]]></description>
    <addressOffset>0x00000198</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>BR3MUX</name>
    <description><![CDATA[ACS Element 2; Branch Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>BR2MUX</name>
    <description><![CDATA[ACS Element 2; Branch Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>BR1MUX</name>
    <description><![CDATA[ACS Element 2; Branch Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>BR0MUX</name>
    <description><![CDATA[ACS Element 2; Branch Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITAPMSEL2</name>
    <description><![CDATA[Viterbi APM Select Register 2]]></description>
    <addressOffset>0x0000019C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>APM3MUX</name>
    <description><![CDATA[ACS Element 2; Accumulated Path Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>APM2MUX</name>
    <description><![CDATA[ACS Element 2; Accumulated Path Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>APM1MUX</name>
    <description><![CDATA[ACS Element 2; Accumulated Path Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>APM0MUX</name>
    <description><![CDATA[ACS Element 2; Accumulated Path Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITBRSEL3</name>
    <description><![CDATA[Viterbi Branch Select Register 3]]></description>
    <addressOffset>0x000001A0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>BR3MUX</name>
    <description><![CDATA[ACS Element 3; Branch Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>BR2MUX</name>
    <description><![CDATA[ACS Element 3; Branch Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>BR1MUX</name>
    <description><![CDATA[ACS Element 3; Branch Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>BR0MUX</name>
    <description><![CDATA[ACS Element 3; Branch Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITAPMSEL3</name>
    <description><![CDATA[Viterbi APM Select Register 3]]></description>
    <addressOffset>0x000001A4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>APM3MUX</name>
    <description><![CDATA[ACS Element 3; Accumulated Path Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>APM2MUX</name>
    <description><![CDATA[ACS Element 3; Accumulated Path Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>APM1MUX</name>
    <description><![CDATA[ACS Element 3; Accumulated Path Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>APM0MUX</name>
    <description><![CDATA[ACS Element 3; Accumulated Path Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITBRSEL4</name>
    <description><![CDATA[Viterbi Branch Select Register 4]]></description>
    <addressOffset>0x000001A8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>BR3MUX</name>
    <description><![CDATA[ACS Element 4; Branch Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>BR2MUX</name>
    <description><![CDATA[ACS Element 4; Branch Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>BR1MUX</name>
    <description><![CDATA[ACS Element 4; Branch Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>BR0MUX</name>
    <description><![CDATA[ACS Element 4; Branch Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITAPMSEL4</name>
    <description><![CDATA[Viterbi APM Select Register 4]]></description>
    <addressOffset>0x000001AC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>APM3MUX</name>
    <description><![CDATA[ACS Element 4; Accumulated Path Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>APM2MUX</name>
    <description><![CDATA[ACS Element 4; Accumulated Path Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>APM1MUX</name>
    <description><![CDATA[ACS Element 4; Accumulated Path Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>APM0MUX</name>
    <description><![CDATA[ACS Element 4; Accumulated Path Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITBRSEL5</name>
    <description><![CDATA[Viterbi Branch Select Register 5]]></description>
    <addressOffset>0x000001B0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>BR3MUX</name>
    <description><![CDATA[ACS Element 5; Branch Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>BR2MUX</name>
    <description><![CDATA[ACS Element 5; Branch Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>BR1MUX</name>
    <description><![CDATA[ACS Element 5; Branch Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>BR0MUX</name>
    <description><![CDATA[ACS Element 5; Branch Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITAPMSEL5</name>
    <description><![CDATA[Viterbi APM Select Register 5]]></description>
    <addressOffset>0x000001B4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>APM3MUX</name>
    <description><![CDATA[ACS Element 5; Accumulated Path Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>APM2MUX</name>
    <description><![CDATA[ACS Element 5; Accumulated Path Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>APM1MUX</name>
    <description><![CDATA[ACS Element 5; Accumulated Path Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>APM0MUX</name>
    <description><![CDATA[ACS Element 5; Accumulated Path Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITBRSEL6</name>
    <description><![CDATA[Viterbi Branch Select Register 6]]></description>
    <addressOffset>0x000001B8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>BR3MUX</name>
    <description><![CDATA[ACS Element 6; Branch Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>BR2MUX</name>
    <description><![CDATA[ACS Element 6; Branch Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>BR1MUX</name>
    <description><![CDATA[ACS Element 6; Branch Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>BR0MUX</name>
    <description><![CDATA[ACS Element 6; Branch Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITAPMSEL6</name>
    <description><![CDATA[Viterbi APM Select Register 6]]></description>
    <addressOffset>0x000001BC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>APM3MUX</name>
    <description><![CDATA[ACS Element 6; Accumulated Path Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>APM2MUX</name>
    <description><![CDATA[ACS Element 6; Accumulated Path Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>APM1MUX</name>
    <description><![CDATA[ACS Element 6; Accumulated Path Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>APM0MUX</name>
    <description><![CDATA[ACS Element 6; Accumulated Path Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITBRSEL7</name>
    <description><![CDATA[Viterbi Branch Select Register 7]]></description>
    <addressOffset>0x000001C0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>BR3MUX</name>
    <description><![CDATA[ACS Element 7; Branch Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>BR2MUX</name>
    <description><![CDATA[ACS Element 7; Branch Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>BR1MUX</name>
    <description><![CDATA[ACS Element 7; Branch Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>BR0MUX</name>
    <description><![CDATA[ACS Element 7; Branch Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITAPMSEL7</name>
    <description><![CDATA[Viterbi APM Select Register 7]]></description>
    <addressOffset>0x000001C4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>APM3MUX</name>
    <description><![CDATA[ACS Element 7; Accumulated Path Metric Mux 3]]></description>
    <bitRange>[11:9]</bitRange>
  </field>
  <field>
    <name>APM2MUX</name>
    <description><![CDATA[ACS Element 7; Accumulated Path Metric Mux 2]]></description>
    <bitRange>[8:6]</bitRange>
  </field>
  <field>
    <name>APM1MUX</name>
    <description><![CDATA[ACS Element 7; Accumulated Path Metric Mux 1]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>APM0MUX</name>
    <description><![CDATA[ACS Element 7; Accumulated Path Metric Mux 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>LOCMULTA</name>
    <description><![CDATA[Local Serial Multiplier Factor A Input Register]]></description>
    <addressOffset>0x000001C8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>AVALUE</name>
    <description><![CDATA[16-bit A factor]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>LOCMULTB</name>
    <description><![CDATA[Local Serial Multiplier Factor B Input Register]]></description>
    <addressOffset>0x000001CC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>BVALUE</name>
    <description><![CDATA[16-bit B factor]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>LOCMULTC0</name>
    <description><![CDATA[Local Serial Multiplier Product Output Register]]></description>
    <addressOffset>0x000001D0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>C15C0</name>
    <description><![CDATA[C = B*A; bits [15:0]]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>LOCMULTC1</name>
    <description><![CDATA[Local Serial Multiplier Product Output Register]]></description>
    <addressOffset>0x000001D4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>C31C16</name>
    <description><![CDATA[C = B*A; bits [31:16]]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TIMCTRL</name>
    <description><![CDATA[Modem Timer and Counter Control Register]]></description>
    <addressOffset>0x000001D8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED14</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>CAPTURESOURCE</name>
    <description><![CDATA[Selects bit number from event bus for a counter capture. Event number in range 0 to 63.]]></description>
    <bitRange>[13:8]</bitRange>
  </field>
  <field>
    <name>ENABLECAPTURE</name>
    <description><![CDATA[Enable counter capture on event]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>COUNTERSOURCE</name>
    <description><![CDATA[Select event source for counter]]></description>
    <bitRange>[6:5]</bitRange>
  </field>
  <field>
    <name>CLEARCOUNTER</name>
    <description><![CDATA[Reset counter when set to 1]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>ENABLECOUNTER</name>
    <description><![CDATA[Enable counter when set to 1]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TIMERSOURCE</name>
    <description><![CDATA[Select timer tick source for timer]]></description>
    <bitRange>[2:1]</bitRange>
  </field>
  <field>
    <name>ENABLETIMER</name>
    <description><![CDATA[Enable timer. Note internal timer value is not readable from the MCE. If this is needed the counter should be used instead of the timer.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TIMINC</name>
    <description><![CDATA[Modem Counter Increment Configuration]]></description>
    <addressOffset>0x000001DC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>INCUNIT</name>
    <description><![CDATA[Counter = Counter + (IncUnit + 1)]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TIMPERIOD</name>
    <description><![CDATA[Modem Timer/Counter Period Configuration]]></description>
    <addressOffset>0x000001E0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PERIOD</name>
    <description><![CDATA[Configurable 16 bit period that can be used for either the timer or the counter. In timer context; when timer value reach the timer period (i.e. it expires) a TIMER_IRQ event will occur; and the timer will restart from zero (until the timer is manually disabled). In counter context; a COUNTER_IRQ event will occur when the counter is equal to or higher than the period value.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TIMCOUNTER</name>
    <description><![CDATA[Modem Counter Value]]></description>
    <addressOffset>0x000001E4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>VALUE</name>
    <description><![CDATA[16 bit counter value that can be read by the MCE.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TIMCAPT</name>
    <description><![CDATA[Modem Counter Capture Value]]></description>
    <addressOffset>0x000001E8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>VALUE</name>
    <description><![CDATA[Captured value of counter]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TIMEBASE</name>
    <description><![CDATA[Modem Timebase Control Register]]></description>
    <addressOffset>0x000001EC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>FLUSH</name>
    <description><![CDATA[Controls flush mode]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>COUNT1IN</name>
    <description><![CDATA[Local Count Ones Input Register]]></description>
    <addressOffset>0x000001F0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>VAL</name>
    <description><![CDATA[Input data; which we shall find the number of 1's in]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>COUNT1RES</name>
    <description><![CDATA[Local Count Ones Result Register]]></description>
    <addressOffset>0x000001F4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED5</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>COUNT</name>
    <description><![CDATA[Number of 1's in the COUNT1IN register]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>BRMACC0</name>
    <description><![CDATA[Local Branch Metric Accelerator Register 0]]></description>
    <addressOffset>0x000001F8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>SYM1ST</name>
    <description><![CDATA[Symbol 1st (first; left one)]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>SYM2ND</name>
    <description><![CDATA[Symbol 2nd (last; right one)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>BRMACC1</name>
    <description><![CDATA[Local Branch Metric Accelerator Module Register 1]]></description>
    <addressOffset>0x000001FC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>METRIC01</name>
    <description><![CDATA[Metric to 00 (-1 -1) symbol]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>METRIC00</name>
    <description><![CDATA[Metric to 01 (-1 +1) symbol]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>BRMACC2</name>
    <description><![CDATA[Local Branch Metric Accelerator Module Register 2]]></description>
    <addressOffset>0x00000200</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>METRIC11</name>
    <description><![CDATA[Metric to 10 (+1 -1) symbol]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>METRIC10</name>
    <description><![CDATA[Metric to 11 (+1 +1) symbol]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITACCCTRL</name>
    <description><![CDATA[Viterbi Accelerator Control Register]]></description>
    <addressOffset>0x00000204</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>POLYNOM1</name>
    <description><![CDATA[Polynom 1]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>POLYNOM0</name>
    <description><![CDATA[Polynom 0]]></description>
    <bitRange>[8:2]</bitRange>
  </field>
  <field>
    <name>CODELENGTH</name>
    <description><![CDATA[Code Length K=5/6/7]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VITACCRDBIT</name>
    <description><![CDATA[Viterbi Accelerator Read Register]]></description>
    <addressOffset>0x00000208</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>RXBIT</name>
    <description><![CDATA[Decoded bit]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCETRCSEND</name>
    <description><![CDATA[MCE Tracer Send Trigger Register]]></description>
    <addressOffset>0x0000020C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SEND</name>
    <description><![CDATA[Sends a command to the tracer]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCETRCBUSY</name>
    <description><![CDATA[MCE Tracer Status Register]]></description>
    <addressOffset>0x00000210</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>BUSY</name>
    <description><![CDATA[Checks if the tracer is busy]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCETRCCMD</name>
    <description><![CDATA[MCE Tracer Command Register]]></description>
    <addressOffset>0x00000214</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>PARCNT</name>
    <description><![CDATA[Num of parameters]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>PKTHDR</name>
    <description><![CDATA[Packet Header]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCETRCPAR0</name>
    <description><![CDATA[MCE Tracer Command Parameter Register 0]]></description>
    <addressOffset>0x00000218</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PAR0</name>
    <description><![CDATA[Parameter 0]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCETRCPAR1</name>
    <description><![CDATA[MCE Tracer Command Parameter Register 1]]></description>
    <addressOffset>0x0000021C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PAR1</name>
    <description><![CDATA[Parameter 1]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RDCAPT0</name>
    <description><![CDATA[Modem Readback Capture Register]]></description>
    <addressOffset>0x00000220</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>DEMDSBU1</name>
    <description><![CDATA[Capture DEMDSBU1 RC register]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>DEMC1BEX</name>
    <description><![CDATA[Capture DEMC1BEx RC registers (x = 3;4;5)]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>DEMSOFD0</name>
    <description><![CDATA[Capture DEMSOFD0 RC register]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>DEMLQIE0</name>
    <description><![CDATA[Capture DEMLQIE0 RC register]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>DEMSTIM1</name>
    <description><![CDATA[Capture DEMSTIM1 RC register]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>DEMSTIM0</name>
    <description><![CDATA[Capture DEMSTIM0 RC register]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>DEMFIFE2</name>
    <description><![CDATA[Capture DEMFIFE2 RC register]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>DEMPDIF0</name>
    <description><![CDATA[Capture DEMPDIF0 RC register]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>DEMCA2P0</name>
    <description><![CDATA[Capture DEMCA2P0 RC register]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>DEMFIDC4</name>
    <description><![CDATA[Capture DEMFIDC4 RC register]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>DEMFIDC3</name>
    <description><![CDATA[Capture DEMFIDC3 RC register]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>DEMMGEX2</name>
    <description><![CDATA[Capture DEMMGEX2 RC register]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>DEMMGEX1</name>
    <description><![CDATA[Capture DEMMGEX1 RC register]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>DEMDSBU0</name>
    <description><![CDATA[Capture DEMDSBU0 RC register]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>DEMCODC4</name>
    <description><![CDATA[Capture DEMCODC4 RC register]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DEMCODC3</name>
    <description><![CDATA[Capture DEMCODC3 RC register]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMCODC3</name>
    <description><![CDATA[Demodulator Coarse DC Estimator Register 3]]></description>
    <addressOffset>0x00000224</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>ESTOUTI</name>
    <description><![CDATA[Readback value; I channel]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMCODC4</name>
    <description><![CDATA[Demodulator Coarse DC Estimator Register 4]]></description>
    <addressOffset>0x00000228</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>ESTOUTQ</name>
    <description><![CDATA[Readback value; Q channel]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMMGEX1</name>
    <description><![CDATA[Demodulator Magnitude Estimator #1]]></description>
    <addressOffset>0x0000022C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>MGE1ESTOUT</name>
    <description><![CDATA[Magnitude estimate from estimator 1]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMMGEX2</name>
    <description><![CDATA[Demodulator Magnitude Estimator #2]]></description>
    <addressOffset>0x00000230</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>MGE2ESTOUT</name>
    <description><![CDATA[Magnitude estimate from estimator 2]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFIDC3</name>
    <description><![CDATA[Demodulator Fine DC Estimator Register 3]]></description>
    <addressOffset>0x00000234</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>ESTOUTI</name>
    <description><![CDATA[Fine DC estimate I channel]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFIDC4</name>
    <description><![CDATA[Demodulator Fine DC Estimator Register 4]]></description>
    <addressOffset>0x00000238</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>ESTOUTQ</name>
    <description><![CDATA[Fine DC estimate Q channel]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMCA2P0</name>
    <description><![CDATA[Demodulator Cartesian To Polar Register 0]]></description>
    <addressOffset>0x0000023C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED9</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>PHASE</name>
    <description><![CDATA[Phase of current sample]]></description>
    <bitRange>[8:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMPDIF0</name>
    <description><![CDATA[Demodulator Phase Differentiator Register 0]]></description>
    <addressOffset>0x00000240</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PDIFF</name>
    <description><![CDATA[Instfreq of current samples]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMC1BE3</name>
    <description><![CDATA[Demodulator Correlator 1-bit Engine Register 3]]></description>
    <addressOffset>0x00000244</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CORRVALUEA</name>
    <description><![CDATA[Correlation calue correlator A]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMC1BE4</name>
    <description><![CDATA[Demodulator Correlator 1-bit Engine Register 4]]></description>
    <addressOffset>0x00000248</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CORRVALUEB</name>
    <description><![CDATA[Correlation value correlator B]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMC1BE5</name>
    <description><![CDATA[Demodulator Correlator 1-bit Engine Register 5]]></description>
    <addressOffset>0x0000024C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CORRVALUEC</name>
    <description><![CDATA[Correlation value combined correlator]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFIFE2</name>
    <description><![CDATA[Demodulator Fine Frequency Offset Estimator Register 2]]></description>
    <addressOffset>0x00000250</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>FINEFOCEST</name>
    <description><![CDATA[Frequency offset estimate fine foc]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMDSBU0</name>
    <description><![CDATA[Demodulator Dynamic Sample Buffer Register 0]]></description>
    <addressOffset>0x00000254</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>WRPOUT</name>
    <description><![CDATA[Current write pointer of DSBU]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>RDPOUT</name>
    <description><![CDATA[Current read pointer of DSBU]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMDSBU1</name>
    <description><![CDATA[Demodulator Dynamic Sample Buffer Register 1]]></description>
    <addressOffset>0x00000258</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>AVGVAL</name>
    <description><![CDATA[Current sum of samples between write and read pointers]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMSTIM0</name>
    <description><![CDATA[Demodulator Symbol Timing Register 0]]></description>
    <addressOffset>0x0000025C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>EVENTS</name>
    <description><![CDATA[Number of stall/advance events occured]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMSTIM1</name>
    <description><![CDATA[Demodulator Symbol Timing Register 1]]></description>
    <addressOffset>0x00000260</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED14</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>GARDNERERROR</name>
    <description><![CDATA[Timing error]]></description>
    <bitRange>[13:4]</bitRange>
  </field>
  <field>
    <name>DELTA</name>
    <description><![CDATA[Current fractional delay]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMSWQU1</name>
    <description><![CDATA[Demodulator Sync Word Qualifier Register 1]]></description>
    <addressOffset>0x00000264</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SYNCED</name>
    <description><![CDATA[1:SW has passed qualification]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMLQIE0</name>
    <description><![CDATA[Demodulator LQI Engine Register 0]]></description>
    <addressOffset>0x00000268</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>LQI</name>
    <description><![CDATA[Link Quaility Indication value]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMSOFD0</name>
    <description><![CDATA[Demodulator Soft Decision Register 0]]></description>
    <addressOffset>0x0000026C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>SOFTSYMBOL</name>
    <description><![CDATA[Soft symbol value]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RDCAPT1</name>
    <description><![CDATA[Modem Readback Capture Register 2]]></description>
    <addressOffset>0x00000270</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>DEMMLSEBIT</name>
    <description><![CDATA[Capture DEMMLSEBIT RC register]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>DEMTHRD4</name>
    <description><![CDATA[Capture DEMTHRD4 RC register]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>DEMBDEC0</name>
    <description><![CDATA[Capture DEMBDEC0 RC register]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>DEMBDEC1</name>
    <description><![CDATA[Capture DEMBDEC1 RC register]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>DEMCHFI0</name>
    <description><![CDATA[Capture DEMCHFI0 RC register]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>DEMCHFI1</name>
    <description><![CDATA[Capture DEMCHFI1 RC register]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>DEMFRAC4</name>
    <description><![CDATA[Capture DEMFRAC4 RC register]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DEMFRAC5</name>
    <description><![CDATA[Capture DEMFRAC5 RC register]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMTHRD4</name>
    <description><![CDATA[Demodulator Soft Decision Threshold Register 4]]></description>
    <addressOffset>0x00000274</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>DECISION</name>
    <description><![CDATA[Multilevel decision]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMMLSEBIT</name>
    <description><![CDATA[Demodulator Maximum Likelihood Sequence Estimation Register]]></description>
    <addressOffset>0x00000278</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>MLSEBIT</name>
    <description><![CDATA[MLSE decoded output bit]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMBDEC0</name>
    <description><![CDATA[I signal after the BDEC module]]></description>
    <addressOffset>0x0000027C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>IVAL</name>
    <description><![CDATA[13-bit I value]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMBDEC1</name>
    <description><![CDATA[Q signal after the BDEC module]]></description>
    <addressOffset>0x00000280</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>QVAL</name>
    <description><![CDATA[13-bit Q value]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMCHFI0</name>
    <description><![CDATA[I signal after the CHFI module]]></description>
    <addressOffset>0x00000284</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>IVAL</name>
    <description><![CDATA[13-bit I value]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMCHFI1</name>
    <description><![CDATA[Q signal after the CHFI module]]></description>
    <addressOffset>0x00000288</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>QVAL</name>
    <description><![CDATA[13-bit Q value]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFRAC4</name>
    <description><![CDATA[I signal after the FRAC module]]></description>
    <addressOffset>0x0000028C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>IVAL</name>
    <description><![CDATA[13-bit I value]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEMFRAC5</name>
    <description><![CDATA[Q signal after the FRAC module]]></description>
    <addressOffset>0x00000290</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>QVAL</name>
    <description><![CDATA[13-bit Q value]]></description>
    <bitRange>[12:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>RF24_FSCA</name>
<description><![CDATA[Component for fsca register bank]]></description>
<baseAddress>0x40044000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000200</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>SYNTHREG00</name>
    <description><![CDATA[Basic synth programmability]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x60000000</resetValue>
<fields>
  <field>
    <name>SYNTHTXRXZ</name>
    <description><![CDATA[1(0) for Transmit(Receive) mode.]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>HSDCLOCKMASTERENABLE</name>
    <description><![CDATA[Master control to enable clocks coming in from HSD]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>RETIMERCLRZMASTER</name>
    <description><![CDATA[Master control for retimer_clrz]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[28:7]</bitRange>
  </field>
  <field>
    <name>IS32KHZXTAL</name>
    <description><![CDATA[1 (0) for 32KHz crystal (48MHz Xtal)]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>IS24MHZXTAL</name>
    <description><![CDATA[1 (0) for 24MHz xtal (48MHz)]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>SYNTHTUNEPHASE</name>
    <description><![CDATA[LSB is synthesizer's resetz. Refer to synthesizer-software interface protocol.]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGPREDIV</name>
    <description><![CDATA[Various divider ratios for pre-divider]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>PLLPREDIVRATIO</name>
    <description><![CDATA[Fxtal_PLL = 48MHz/REFINT = Divider ratio in PLL mode]]></description>
    <bitRange>[31:26]</bitRange>
  </field>
  <field>
    <name>FINECALIBPREDIVRATIO</name>
    <description><![CDATA[Xtalid2 = 48MHz/F_fine_Calib = Divider ratio during fine calibration mode to get better kdco estimation]]></description>
    <bitRange>[25:15]</bitRange>
  </field>
  <field>
    <name>MIDCALIBPREDIVRATIO</name>
    <description><![CDATA[FREF/REFCLK for mid sar <9u>For fast lock mode]]></description>
    <bitRange>[14:6]</bitRange>
  </field>
  <field>
    <name>DEFAULTCALIBPREDIVRATIO</name>
    <description><![CDATA[Xtalid for all calibration states; except Mid and fine. = 48MHz/F_calib . Sw. prog.]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGPLLMVALUE</name>
    <description><![CDATA[M value during PLL operation]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FREFDITHEREN</name>
    <description><![CDATA[1 Enables FREF dither using SD]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>RESERVED28</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[30:28]</bitRange>
  </field>
  <field>
    <name>PLLMVALUE</name>
    <description><![CDATA[Fout/REFCLK <17.11u>]]></description>
    <bitRange>[27:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGOTHERMVALUE</name>
    <description><![CDATA[M value during other than PLL operation]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>MIDMVALUE</name>
    <description><![CDATA[Fout/REFCLK for mid sar <15u>]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>DEFAULTMVALUE</name>
    <description><![CDATA[M_Coarse = Fout/F_calib. Sw prog.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGFINECALMVALUE</name>
    <description><![CDATA[Legacy Values for FLL]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED18</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:18]</bitRange>
  </field>
  <field>
    <name>FINECALMVALUE</name>
    <description><![CDATA[M value during fine bank calibration]]></description>
    <bitRange>[17:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGFORCEDCO</name>
    <description><![CDATA[External user force for DCO banks]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED30</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:30]</bitRange>
  </field>
  <field>
    <name>TSTDCOFINEREG</name>
    <description><![CDATA[DCO's fine code to be forced in test mode]]></description>
    <bitRange>[29:22]</bitRange>
  </field>
  <field>
    <name>TSTDCOSDREG</name>
    <description><![CDATA[DCO's SD code to be forced in test mode]]></description>
    <bitRange>[21:14]</bitRange>
  </field>
  <field>
    <name>TSTDCOMIDREG</name>
    <description><![CDATA[DCO's mid code to be forced in test mode]]></description>
    <bitRange>[13:8]</bitRange>
  </field>
  <field>
    <name>TSTDCOCOARSEREG</name>
    <description><![CDATA[DCO's coarse code to be forced in test mode]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>TSTFORCECMFCODES</name>
    <description><![CDATA[111/110/100/000. 'cmf'. Make appropriate bit 1 to force DCO's coarse/mid/fine wo SD.]]></description>
    <bitRange>[3:1]</bitRange>
  </field>
  <field>
    <name>TSTFORCESDCODE</name>
    <description><![CDATA[1 to force 8-bit code at input of DCO's SDM]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGSDCONTROL</name>
    <description><![CDATA[SD configuration]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x08000000</resetValue>
<fields>
  <field>
    <name>SDMDLYDOUBLEEN</name>
    <description><![CDATA[1 doubles delay through sdm_dly_mat module. 0 is default single delay equal to bit 29 (sdm_dly_2or1z)]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>SDMDLYMATDIS</name>
    <description><![CDATA[1 to disable(reset) delay matching block that compensates for delay through SDM.]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>RESERVED29</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SDMDITHERMODE</name>
    <description><![CDATA[How much dither to add on input in SDM.]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>SDMORDER1OR2Z</name>
    <description><![CDATA[1 to make SDM 1st order instead of default (0) 2nd order.]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>SDMDEMDIS</name>
    <description><![CDATA[1 to disable the SDM Dynamic Element Matching logic.]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>MPXCANDIS</name>
    <description><![CDATA[1 to disable mpx cancellation logic in Synth loop in TX mode.]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>SDMDIS</name>
    <description><![CDATA[1 to disable SDM (contribute 0 fine LSBs).]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>TSTDCOSDMOPREG</name>
    <description><![CDATA[DCO's SD code to be forced in test mode and would take this value when synthreg05[0] is '1']]></description>
    <bitRange>[22:20]</bitRange>
  </field>
  <field>
    <name>TSTFORCESDMOP</name>
    <description><![CDATA[1' selects tst_dco_sdm_op_reg instead of SDM 3-bit output]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>RETENTIONMODEEN</name>
    <description><![CDATA[1 to enable synth retention mode - the INL LUT is kept without being reset even if a tune sequence is executed.]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>SDMDLYMODE</name>
    <description><![CDATA[Selects delay through integer portion of fine bits to match that with SD engine. 0=1-delay; 1=2-delay; 2=3-delay and 3=4-delay]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGDTSTCTRL</name>
    <description><![CDATA[Digital configuration register 1]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00400000</resetValue>
<fields>
  <field>
    <name>DTSTCLKSEL</name>
    <description><![CDATA[Refer to DTST table]]></description>
    <bitRange>[31:29]</bitRange>
  </field>
  <field>
    <name>DTSTDATASEL</name>
    <description><![CDATA[Refer to DTST table]]></description>
    <bitRange>[28:25]</bitRange>
  </field>
  <field>
    <name>RFCOREDTSTEN</name>
    <description><![CDATA[Refer to DTST table]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>DTSTREADEN</name>
    <description><![CDATA[Refer to DTST table]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>READDTSTBYSW</name>
    <description><![CDATA[1 to read synth dtst data output ports through software register (synthoutreg10).]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[21:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGDIGCFG2</name>
    <description><![CDATA[Digital configuration register 2]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FINEBOTCODEDURINGCALIB</name>
    <description><![CDATA[Fine code value during bottom calibration state. Should be more than 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>FINETOPCODEDURINGCALIB</name>
    <description><![CDATA[Fine code value during top calibration state]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGTDCTHRESH</name>
    <description><![CDATA[TDC programmability]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00003010</resetValue>
<fields>
  <field>
    <name>MEMKTINV</name>
    <description><![CDATA[1/Kt = 1/tdc_calib_avg <0.9u>. Compensate TDC gain]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EDGESELTDCTH2</name>
    <description><![CDATA[Fractional value computed from the TDC data is compared against this value to select the REFCLK sampled on positive or negative edge of DCO clock. If the fractional value is less than edgesel_tdc_th1 or greater than edgesel_tdc_th2 ; it means that the REF (...)]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>EDGESELTDCTH1</name>
    <description><![CDATA[Fractional value computed from the TDC data is compared against this value to select the REFCLK sampled on positive or negative edge of DCO clock. If the fractional value is less than edgesel_tdc_th1 or greater than edgesel_tdc_th2 ; it means that the REF (...)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGLOOPCOEFF</name>
    <description><![CDATA[PLL loop parameters]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>PLLCOEFFDYNCHANGE</name>
    <description><![CDATA[This bit has to be toggled if the coefficients has to be changed on-the-fly]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IIRFILTBW</name>
    <description><![CDATA[BW for IIR filter. 00; 01; 10; 11 give K=2; 4; 8 and 16]]></description>
    <bitRange>[30:29]</bitRange>
  </field>
  <field>
    <name>IIRFILTERORDER</name>
    <description><![CDATA[1' is 2nd order; '0' is 1st order. Should go with iir_en]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>IIRFILTEN</name>
    <description><![CDATA[Enables IIR filter along with regular filter]]></description>
    <bitRange>[27:27]</bitRange>
  </field>
  <field>
    <name>ALPHAHIGHPREC</name>
    <description><![CDATA[1' sets the format for pll_alpha as <8.4u> else <12u>.To be used in case of very small alpha values where f3db is very small as compared to REFINT frequency]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>PLLBETA</name>
    <description><![CDATA[2*pi* f3db/KDCO <14u>]]></description>
    <bitRange>[25:12]</bitRange>
  </field>
  <field>
    <name>PLLALPHA</name>
    <description><![CDATA[pi^2 * f3db^2 * TREF /(KDCO*DF^2); where DF is the damping factor <12u> or <8.4u>]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGPLLCONTROL</name>
    <description><![CDATA[PLL control register 1]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000302</resetValue>
<fields>
  <field>
    <name>RESERVED24</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>DELAYRETIMERINP</name>
    <description><![CDATA[Delays generation of REFCLK_RETIMED_CLK by:]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>RECENTERDISABLE</name>
    <description><![CDATA[Recentering is diabled then intrrupt won't be given]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>RECENTERTHRESHHOLD</name>
    <description><![CDATA[If phase error is greater than this threshold for 128 consequtive times; recentering would happen. Current implementation sends out intrrupt to CM0 for further action and keep continuing in the PLL mode]]></description>
    <bitRange>[19:14]</bitRange>
  </field>
  <field>
    <name>PLLHWFINECALIBEN</name>
    <description><![CDATA[Frequencey is calculated from PLL HW instead of old fb_cntr hw. '0' selects the old hw]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>CKVD64LATENCYFORMPXCAN</name>
    <description><![CDATA[Latency of ckvd64 clock to delay can signal to match add path]]></description>
    <bitRange>[12:10]</bitRange>
  </field>
  <field>
    <name>CKVD16LATENCYFORMPXCAN</name>
    <description><![CDATA[Latency of ckvd16 clock to delay can signal to match add path]]></description>
    <bitRange>[9:7]</bitRange>
  </field>
  <field>
    <name>REFCLKLATCHEDGESEL</name>
    <description><![CDATA[0 The retimed refclk from the analog is latched with the positive edge of DCOBY8 clock in the digigal 1: negative edge is used.]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>RESERVED5</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TDCSATENABLE</name>
    <description><![CDATA[1 enables the saturation of fractional value based on the TDC data to 1]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>TDCCALIBAVERAGE</name>
    <description><![CDATA[Sets the number of calibration cycles for the TDC]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGFSMCONTROL</name>
    <description><![CDATA[FSM control register 1]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x1C000000</resetValue>
<fields>
  <field>
    <name>RESERVED31</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>DYNAMICCLOCKSWITCH</name>
    <description><![CDATA[1' enables dynamic switch from/to 32Khz clock to FREF clock: Set this before changing pll_fll_z dynamically]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>RESERVED29</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>PLLFREEZE</name>
    <description><![CDATA[1: Freezes the PLL loop.Phase error is calculated but not applied.]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>RETIMERFREEZE</name>
    <description><![CDATA[1 : Freezes retimer code while generating phase error]]></description>
    <bitRange>[27:27]</bitRange>
  </field>
  <field>
    <name>FINECODEFREEZE</name>
    <description><![CDATA[1 : Freezes fine code that is applied to DCO fine bank; without SD]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>TDCFREEZE</name>
    <description><![CDATA[1 : Freezes fine code that is applied to DCO fine bank; without SD]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>PLLRESET</name>
    <description><![CDATA[1: Resets the accumulators in the PLL]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>RESERVED23</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>SKIPCALIBSTENABLE</name>
    <description><![CDATA[1: Skips the initial calibration state and directly proceeds to PLL/FLL state depending on 'pll_fll_z'.Coarse and the mod code has to be forced to valid values using 'tst_dco_force_c_m_f_codes']]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>RESERVED19</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[21:19]</bitRange>
  </field>
  <field>
    <name>MIDSARINITVAL</name>
    <description><![CDATA[Statrting value of SAR algo for MID bank calibration]]></description>
    <bitRange>[18:13]</bitRange>
  </field>
  <field>
    <name>COARSEPRECALVAL</name>
    <description><![CDATA[Precal value for coarse bank while skiping calibration]]></description>
    <bitRange>[12:9]</bitRange>
  </field>
  <field>
    <name>MIDPRECALVAL</name>
    <description><![CDATA[Precal value for mid bank while skiping calibration]]></description>
    <bitRange>[8:3]</bitRange>
  </field>
  <field>
    <name>COARSECALSKIPEN</name>
    <description><![CDATA[Skips coarse and goes to mid]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>MIDCALSKIPEN</name>
    <description><![CDATA[Skips mid calibration and goes to tdc]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TDCCALSKIPEN</name>
    <description><![CDATA[Skips TDC calibration and goes to fine calibration; Precal value should be given on kt_inv_]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGPETHRESH</name>
    <description><![CDATA[Phase error threshold]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x1F044C1F</resetValue>
<fields>
  <field>
    <name>RESERVED29</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:29]</bitRange>
  </field>
  <field>
    <name>PHASEERRORLOCKTHRESHCNT</name>
    <description><![CDATA[Phase error threshhold]]></description>
    <bitRange>[28:24]</bitRange>
  </field>
  <field>
    <name>PHASEERRORLOCKTHRESH</name>
    <description><![CDATA[Declare lock for PLL if phase error is less than this threshold for consecutive 'phase_error_lock_thresh_cnt' <2.6>]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>RESERVED15</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PHASEERRORDISCARDENABLE</name>
    <description><![CDATA[1 to enable this feature]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>PHASEERRORDISCARDCNT</name>
    <description><![CDATA[Do not update the PLL loop if abs(phase_error) is greater than 'phase_error_discard_th'. Update loop if this happens for consecutive 'phase_error_discard_cnt' of REFCLK cycles.]]></description>
    <bitRange>[13:10]</bitRange>
  </field>
  <field>
    <name>PHASEERRORDISCARDTH</name>
    <description><![CDATA[Do not update the loop if the absolute value of the phase error is greater than this threshold <4.6u>]]></description>
    <bitRange>[9:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGPLLCONTROL2</name>
    <description><![CDATA[PLL control register 2]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000030</resetValue>
<fields>
  <field>
    <name>PLLOPENLOOPMODE1PTMOD</name>
    <description><![CDATA[Enable open loop pll]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[30:16]</bitRange>
  </field>
  <field>
    <name>XTALIDFRAC</name>
    <description><![CDATA[Fractional part of PLL M value; when fref dither is ON]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>RESERVED6</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>POMIDSEL</name>
    <description><![CDATA[Port to ANA for DCO. 1 should enable mid bank]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>POFINESEL</name>
    <description><![CDATA[Port to ANA for DCO. 1 should enable fine bank]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>POTAILRESTRIM</name>
    <description><![CDATA[Trim bits for tail resistance inside DCO. Port to ANA for DCO]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODISFCFG</name>
    <description><![CDATA[Modulator interpolating shaping filter configuration]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED20</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>TXFOFF</name>
    <description><![CDATA[Tx frequency offset]]></description>
    <bitRange>[19:8]</bitRange>
  </field>
  <field>
    <name>USESHAPED154</name>
    <description><![CDATA[Use shaped IEEE 802.15.4 modulation. Only valid if USEZU is active.]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>USEZU</name>
    <description><![CDATA[Use ZigBee modulator unit]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>SHAPEGAIN</name>
    <description><![CDATA[Multiplies the shape by a gain factor. 1/2/4/8.]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>INIT</name>
    <description><![CDATA[Synchronous (re-)initialization of MODISF module. This has no effect if module is not enabled.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>MODULEEN</name>
    <description><![CDATA[Synchronous enable of MODISF module]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODISFSHAPE0</name>
    <description><![CDATA[Modulation shape register 0]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>SHAPE3</name>
    <description><![CDATA[Shape element 3]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>SHAPE2</name>
    <description><![CDATA[Shape element 2]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>SHAPE1</name>
    <description><![CDATA[Shape element 1]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>SHAPE0</name>
    <description><![CDATA[Shape element 0]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODISFSHAPE1</name>
    <description><![CDATA[Modulation shape register 1]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>SHAPE7</name>
    <description><![CDATA[Shape element 7]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>SHAPE6</name>
    <description><![CDATA[Shape element 6]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>SHAPE5</name>
    <description><![CDATA[Shape element 5]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>SHAPE4</name>
    <description><![CDATA[Shape element 4]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODISFSHAPE2</name>
    <description><![CDATA[Modulation shape register 2]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>SHAPE11</name>
    <description><![CDATA[Shape element 11]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>SHAPE10</name>
    <description><![CDATA[Shape element 10]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>SHAPE9</name>
    <description><![CDATA[Shape element 9]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>SHAPE8</name>
    <description><![CDATA[Shape element 8]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODISFSHAPE3</name>
    <description><![CDATA[Modulation shape register 3]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>SHAPE15</name>
    <description><![CDATA[Shape element 15]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>SHAPE14</name>
    <description><![CDATA[Shape element 14]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>SHAPE13</name>
    <description><![CDATA[Shape element 13]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>SHAPE12</name>
    <description><![CDATA[Shape element 12]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODISFSHAPE4</name>
    <description><![CDATA[Modulation shape register 4]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>SHAPE19</name>
    <description><![CDATA[Shape element 19]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>SHAPE18</name>
    <description><![CDATA[Shape element 18]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>SHAPE17</name>
    <description><![CDATA[Shape element 17]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>SHAPE16</name>
    <description><![CDATA[Shape element 16]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MODISFSHAPE5</name>
    <description><![CDATA[Modulation shape register 5]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>SHAPE23</name>
    <description><![CDATA[Shape element 23]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>SHAPE22</name>
    <description><![CDATA[Shape element 22]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>SHAPE21</name>
    <description><![CDATA[Shape element 21]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>SHAPE20</name>
    <description><![CDATA[Shape element 20]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGDTXGAIN</name>
    <description><![CDATA[Synthesizer addition path gain]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>ADDPATHGAIN</name>
    <description><![CDATA[Addition path gain. DTX_RESoultion/KDCO_GAIN; by firmware]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGANADIV</name>
    <description><![CDATA[Synthesizer analog divider control]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00012067</resetValue>
<fields>
  <field>
    <name>COARSECAP</name>
    <description><![CDATA[Optional re-centering capacitance for VCO (2 bits).  Each bit can lower VCO by 100MHz. Off by default]]></description>
    <bitRange>[31:30]</bitRange>
  </field>
  <field>
    <name>ENKICKSTART</name>
    <description><![CDATA[Enable kick start feature in VCO. Should be low by default.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>RESERVED18</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[28:18]</bitRange>
  </field>
  <field>
    <name>RETIMERISO</name>
    <description><![CDATA[Retimer_ISO]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>CTRLNMIREF</name>
    <description><![CDATA[Trim code for NMOS in the divider]]></description>
    <bitRange>[16:14]</bitRange>
  </field>
  <field>
    <name>CTRLPMIREF</name>
    <description><![CDATA[Trim code for PMOS in the divider]]></description>
    <bitRange>[13:11]</bitRange>
  </field>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[10:7]</bitRange>
  </field>
  <field>
    <name>ENADC</name>
    <description><![CDATA[Enable divider that generates ADC clock]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>ENSYNTH</name>
    <description><![CDATA[Enable divider that generates synth clock]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>ENTXPH180</name>
    <description><![CDATA[Enable divider that generates in phase TX clock]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>ENTXPH0</name>
    <description><![CDATA[Enable divider that generates out of phase TX clock]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>ENRXQ</name>
    <description><![CDATA[Enable divider that generates in phase RX clock]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>ENRXI</name>
    <description><![CDATA[Enable divider that generates out of phase RX clock]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DIVBUFENABLE</name>
    <description><![CDATA[Enables divider]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGPLLCONTROL3</name>
    <description><![CDATA[PLL control register 3]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGFSMCONTROL2</name>
    <description><![CDATA[FSM control register 2]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>FINESTARTCODE</name>
    <description><![CDATA[Starting code of fine bank. Used as a starting point for all calibration and at the start of PLL state]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGFSMCONTROL3</name>
    <description><![CDATA[FSM control register 2]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHREGANACFGSPARE</name>
    <description><![CDATA[Analog config spare register]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHSTATUS0</name>
    <description><![CDATA[Synthesizer debug output]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>FBCNT</name>
    <description><![CDATA[Fb_cnt. For debug.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHSTATUS1</name>
    <description><![CDATA[Synth tune status]]></description>
    <addressOffset>0x00000074</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>TUNESTATUS</name>
    <description><![CDATA[Lower 3-bits shows tune status of the synth during calibration. Used to interact with firmware and part of firmware routines. (Can cause interrupt from FSCA to CPU.)]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHSTATUS2</name>
    <description><![CDATA[DCO frequency span]]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FDCOSPAN</name>
    <description><![CDATA[Lower 19-bits gives DCO span at the end of fine bank calibration. Fdco_Span/1KHz. Used by firmware to compute and write m words; slopes etc.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNTHSTATUS3</name>
    <description><![CDATA[Synth output data]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DTSTREAD</name>
    <description><![CDATA[For debug. Some Ens.]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>TDCCALIBAVG</name>
    <description><![CDATA[Average of inverter delay calculated by HW at the end of the TDC calibration. Used by firmware.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DDICTRL</name>
    <description><![CDATA[DDI Interface Control]]></description>
    <addressOffset>0x00000100</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>DDIRESTART</name>
    <description><![CDATA[Resets the DDI Master to IDLE state]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DDISAFEPARK</name>
    <description><![CDATA[Parks the bus to a Safe State]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DDISTATUS</name>
    <description><![CDATA[DDI Interface Status]]></description>
    <addressOffset>0x00000104</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>BUSY</name>
    <description><![CDATA['1' when Trasaction is active]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADI1CTRL</name>
    <description><![CDATA[ADI Interface 1 Control]]></description>
    <addressOffset>0x00000108</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>WRS</name>
    <description><![CDATA[Transaction size]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>WEN</name>
    <description><![CDATA[Read enable configuration.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADI1CLK</name>
    <description><![CDATA[ADI Interface 1 Clock]]></description>
    <addressOffset>0x0000010C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>CLK</name>
    <description><![CDATA[Generates a clock transaction]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADI1CLRREQ</name>
    <description><![CDATA[ADI Interface 1 Clear Request]]></description>
    <addressOffset>0x00000110</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>REQ0</name>
    <description><![CDATA[Clears the REQ toggler to]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADI1ADDWDATA</name>
    <description><![CDATA[ADI Interface 1 Address and Write Data]]></description>
    <addressOffset>0x00000114</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>ADD</name>
    <description><![CDATA[ADI1 Address to analog registers in range 0..127]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>WDATA</name>
    <description><![CDATA[ADI1 Write Data]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADI1RD</name>
    <description><![CDATA[ADI Interface 1 Read Data]]></description>
    <addressOffset>0x00000118</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED5</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>ACK</name>
    <description><![CDATA[Self-Timed Operation Done/Read data valid]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RDATA</name>
    <description><![CDATA[ADI0 Read Data]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIVCTRL</name>
    <description><![CDATA[Serial Divider Control Register]]></description>
    <addressOffset>0x0000011C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>BUSY</name>
    <description><![CDATA[Divider HW is busy]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIVIDEND</name>
    <description><![CDATA[Serial Divider]]></description>
    <addressOffset>0x00000120</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DIVIDEND</name>
    <description><![CDATA[Dividend input (write only; reads 0)]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIVISOR</name>
    <description><![CDATA[Serial Divider]]></description>
    <addressOffset>0x00000124</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DIVISOR</name>
    <description><![CDATA[Divisor input]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>QUOTIENT</name>
    <description><![CDATA[Serial Divider]]></description>
    <addressOffset>0x00000128</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>QUOTIENT</name>
    <description><![CDATA[Quotient output. Quotient = Dividend / Divisor]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>RF24_RFE</name>
<description><![CDATA[Component for rfe register bank]]></description>
<baseAddress>0x40046000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000100</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>RFEENABLE</name>
    <description><![CDATA[RF Engine Enable Register]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>ACC1</name>
    <description><![CDATA[Enables magnitude accumulator 1]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>ACC0</name>
    <description><![CDATA[Enables magnitude accumulator 0]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>LOC_TIM</name>
    <description><![CDATA[Enables the Local timer]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TOPSM</name>
    <description><![CDATA[Enables the TOPsm]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFEINIT</name>
    <description><![CDATA[RF Engine Initialization Register]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>ACC1</name>
    <description><![CDATA[Synch reset accumulator 1]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>ACC0</name>
    <description><![CDATA[Sunch reset accumulator 0]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>LOC_TIM</name>
    <description><![CDATA[Synch reset Local timer]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TOPSM</name>
    <description><![CDATA[Synch reset TOPsm]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFEPDREQ</name>
    <description><![CDATA[RF Engine Power-down Register]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>TOPSMPDREQ</name>
    <description><![CDATA[Requests power down for TOPsm core]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFESTROBES0</name>
    <description><![CDATA[RF Engine (RFE) Strobe Register 0]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>EVENT2</name>
    <description><![CDATA[FW event 2]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>EVENT1</name>
    <description><![CDATA[FW event 1]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>EVENT0</name>
    <description><![CDATA[FW event 0]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CMDDONE</name>
    <description><![CDATA[Signal command done to CPE]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFEEVENT0</name>
    <description><![CDATA[RFE Event Flag Register]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENT</name>
    <description><![CDATA[Event flags for timer; counter; accumulators and command handling]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFEEVENTMSK0</name>
    <description><![CDATA[RFE Event Mask Register]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENTMSK</name>
    <description><![CDATA[Event mask for timer; counter; accumulators and command handling]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFEEVENTCLR0</name>
    <description><![CDATA[RFE Event Clear Register]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENTCLR</name>
    <description><![CDATA[Clear event flag for timer; counter; accumulators and command handling]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFEPROGRAMSRC</name>
    <description><![CDATA[RFE Program Source Configuration]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>ROMBANK</name>
    <description><![CDATA[RFE ROM configuration]]></description>
    <bitRange>[3:1]</bitRange>
  </field>
  <field>
    <name>RAMROM</name>
    <description><![CDATA[Map RFE RAM as ROM]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFEAPI</name>
    <description><![CDATA[RFE API Command Register]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED5</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>RFECMD</name>
    <description><![CDATA[RFE Command]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFECMDPAR0</name>
    <description><![CDATA[RFE Command Parameter 0]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PAR0</name>
    <description><![CDATA[Parameter 0]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFECMDPAR1</name>
    <description><![CDATA[RFE Command Parameter 1]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PAR1</name>
    <description><![CDATA[Parameter 1]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFEMSGBOX</name>
    <description><![CDATA[RFE Command Status and Message Box Register]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>MSG</name>
    <description><![CDATA[Diverse status; error; report bits from RFE]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFECPEIRQ</name>
    <description><![CDATA[CPE Interrupt Register]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>CMDSTACHG</name>
    <description><![CDATA[The CMDSTA has changed]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>MSGBOX</name>
    <description><![CDATA[There is something in the MSGBOX]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFECPEIRQMSK</name>
    <description><![CDATA[CPE Interrupt Mask Register]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>CMDSTACHGMSK</name>
    <description><![CDATA['1' to allow RFE_CMDSTACHG IRQ to CPE]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>MSGBOXMSK</name>
    <description><![CDATA['1' to allow MSGBOX IRQ to CPE]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCESEND</name>
    <description><![CDATA[RFE-to-MCE Send Command Register]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>RFECMD</name>
    <description><![CDATA[Command to send to the MCE]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCERCEV</name>
    <description><![CDATA[MCE-to-RFE Receive Command Register]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>MCECMD</name>
    <description><![CDATA[Command received from MCE]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADI0CTRL</name>
    <description><![CDATA[ADI Interface 0 Control Register]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>WRS</name>
    <description><![CDATA[Transaction size]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>WEN</name>
    <description><![CDATA[Read enable configuration.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADI0CLK</name>
    <description><![CDATA[ADI Interface 0 Clock]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>CLK</name>
    <description><![CDATA[Generates a clock transaction]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADI0CLRREQ</name>
    <description><![CDATA[ADI Interface 0 Clear Request]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>REQ0</name>
    <description><![CDATA[Clears the REQ toggler to]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADI0ADDWDATA</name>
    <description><![CDATA[ADI Interface 0 Address and Write Data]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED14</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>ADD</name>
    <description><![CDATA[ADI0 Address to analog registers in range 0..63]]></description>
    <bitRange>[13:8]</bitRange>
  </field>
  <field>
    <name>WDATA</name>
    <description><![CDATA[ADI0 Write Data]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADI0RD</name>
    <description><![CDATA[ADI Interface 0 Read Data]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED5</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>ACK</name>
    <description><![CDATA[Self-Timed Operation Done/Read data valid]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RDATA</name>
    <description><![CDATA[ADI0 Read Data]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RSSIOFFSET</name>
    <description><![CDATA[RSSI Offset Adjustment Register]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>OFFSET</name>
    <description><![CDATA[Offset to convert to dBm (unsigned)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RSSIVAL</name>
    <description><![CDATA[RSSI Value Register]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>VALUE</name>
    <description><![CDATA[RSSI current value. If -128 (0x80) the value is not yet valid.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RSSIMAXVAL</name>
    <description><![CDATA[RSSI Maximum Value Register]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>VALUE</name>
    <description><![CDATA[RSSI max value since start of measurements cycle. If -128 (0x80) the value is invalid.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MAGNCTRL0</name>
    <description><![CDATA[Magnitude estimator 0 control register]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>ACC0PERMODE</name>
    <description><![CDATA[Enable periodic mode]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>ACC0SCALE</name>
    <description><![CDATA[Scaling value; by factor 1/2^(acc0scale)]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>ACC0PERIOD</name>
    <description><![CDATA[Accumulation period; in incoming samples]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MAGNCTRL1</name>
    <description><![CDATA[Magnitude estimator 1 control register]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>ACC1PERMODE</name>
    <description><![CDATA[Enable periodic mode]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>ACC1SCALE</name>
    <description><![CDATA[Scaling value; by factor 1/2^(acc1scale)]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>ACC1PERIOD</name>
    <description><![CDATA[Accumulation period; in incoming samples]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MAGNACC0</name>
    <description><![CDATA[Magnitude estimator 0 accumulator value]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>ACCVAL</name>
    <description><![CDATA[Accumulated magnitude over the period]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MAGNACC1</name>
    <description><![CDATA[Magnitude estimator 1 accumulator value]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>ACCVAL</name>
    <description><![CDATA[Accumulated magnitude over the period]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MATHACCELIN</name>
    <description><![CDATA[Math accellerator input value]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>VAL</name>
    <description><![CDATA[Input value in linear units]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>LIN2LOGOUT</name>
    <description><![CDATA[Lin2Log output register]]></description>
    <addressOffset>0x00000074</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>LOGVAL</name>
    <description><![CDATA[Logarithmic output value. LIN2LOGOUT = 20*log10(MATHACCELIN).]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIVBY3OUT</name>
    <description><![CDATA[Divide by three output register]]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>DIV3</name>
    <description><![CDATA[DIVBY3OUT = MATHACCELIN/3. Supports up to 46 as input value; higher values are saturated.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GAINCTRL</name>
    <description><![CDATA[RFE gain control register]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>ADCDIGDVGA</name>
    <description><![CDATA[Digital gain in ADCDIG by bitshifting I/Q samples]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFGAIN</name>
    <description><![CDATA[RF front-end gain value]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>DBGAIN</name>
    <description><![CDATA[Current RF front-end gain; in dB]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRIM0</name>
    <description><![CDATA[RF front-end trim setting 0]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED15</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>ADD</name>
    <description><![CDATA[Address for ADI0 bus]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>VAL</name>
    <description><![CDATA[Trim value]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRIM1</name>
    <description><![CDATA[RF front-end trim setting 1]]></description>
    <addressOffset>0x00000088</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED15</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>ADD</name>
    <description><![CDATA[Address for ADI0 bus]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>VAL</name>
    <description><![CDATA[Trim value]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRIM2</name>
    <description><![CDATA[RF front-end trim setting 2]]></description>
    <addressOffset>0x0000008C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED15</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>ADD</name>
    <description><![CDATA[Address for ADI0 bus]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>VAL</name>
    <description><![CDATA[Trim value]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRIM3</name>
    <description><![CDATA[RF front-end trim setting 3]]></description>
    <addressOffset>0x00000090</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED15</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>ADD</name>
    <description><![CDATA[Address for ADI0 bus]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>VAL</name>
    <description><![CDATA[Trim value]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRIM4</name>
    <description><![CDATA[RF front-end trim setting 4]]></description>
    <addressOffset>0x00000094</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED15</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>ADD</name>
    <description><![CDATA[Address for ADI0 bus]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>VAL</name>
    <description><![CDATA[Trim Value]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TRIM5</name>
    <description><![CDATA[RF front-end trim setting 5]]></description>
    <addressOffset>0x00000098</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED15</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>ADD</name>
    <description><![CDATA[Address for ADI0 bus]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>VAL</name>
    <description><![CDATA[Trim Value]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFETIMCTRL</name>
    <description><![CDATA[RFE local timer/counter control register]]></description>
    <addressOffset>0x0000009C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED14</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>CAPTURESOURCE</name>
    <description><![CDATA[Selects bit from event bus to use as timer capture event]]></description>
    <bitRange>[13:8]</bitRange>
  </field>
  <field>
    <name>ENABLECAPTURE</name>
    <description><![CDATA[Enable capture mode]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>COUNTERSOURCE</name>
    <description><![CDATA[Select counter clock source]]></description>
    <bitRange>[6:5]</bitRange>
  </field>
  <field>
    <name>CLEARCOUNTER</name>
    <description><![CDATA[Clear counter value]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>ENABLECOUNTER</name>
    <description><![CDATA[Enable counter]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TIMERSOURCE</name>
    <description><![CDATA[Select timer clock source]]></description>
    <bitRange>[2:1]</bitRange>
  </field>
  <field>
    <name>ENABLETIMER</name>
    <description><![CDATA[Enable timer]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFETIMINC</name>
    <description><![CDATA[RFE local counter increment register]]></description>
    <addressOffset>0x000000A0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>INCUNIT</name>
    <description><![CDATA[Counter = Counter + (IncUnit + 1)]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFETIMPERIOD</name>
    <description><![CDATA[RFE local timer/counter period register]]></description>
    <addressOffset>0x000000A4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PERIOD</name>
    <description><![CDATA[16 bit value. When period is reached a timer or counter IRQ is generated.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFETIMCOUNTER</name>
    <description><![CDATA[RFE local counter value]]></description>
    <addressOffset>0x000000A8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>VALUE</name>
    <description><![CDATA[16 bit value of counter]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFETIMCAPT</name>
    <description><![CDATA[RFE local counter value]]></description>
    <addressOffset>0x000000AC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>VALUE</name>
    <description><![CDATA[Capture value of counter]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFETRCSEND</name>
    <description><![CDATA[RFE tracer send trigger register]]></description>
    <addressOffset>0x000000B0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SEND</name>
    <description><![CDATA[Sends a command to the tracer]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFETRCBUSY</name>
    <description><![CDATA[RFE tracer status register]]></description>
    <addressOffset>0x000000B4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>BUSY</name>
    <description><![CDATA[Checks if the tracer is busy]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFETRCCMD</name>
    <description><![CDATA[RFE tracer commmand register]]></description>
    <addressOffset>0x000000B8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>PARCNT</name>
    <description><![CDATA[Number of parameters]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>PKTHDR</name>
    <description><![CDATA[Packet header]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFETRCPAR0</name>
    <description><![CDATA[RFE tracer command parameter register 0]]></description>
    <addressOffset>0x000000BC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PAR0</name>
    <description><![CDATA[Parameter 0]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFETRCPAR1</name>
    <description><![CDATA[RFE tracer command parameter register 1]]></description>
    <addressOffset>0x000000C0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Register fill]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PAR1</name>
    <description><![CDATA[Parameter 1]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>CRYPTO</name>
<description><![CDATA[CRYPTO Component]]></description>
<baseAddress>0x40024000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000800</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>DMAC_OPTIONS</name>
    <description><![CDATA[DMAC Options register]]></description>
    <addressOffset>0x000000F8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000202</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>NR_OF_CHANNELS</name>
    <description><![CDATA[Number of channels implemented; for the EIP-120t this field has value 0x2.]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[7:3]</bitRange>
  </field>
  <field>
    <name>NR_OF_PORTS</name>
    <description><![CDATA[Number of ports implemented; for the EIP-120t this field has value 0x2.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DMAC_VERSION</name>
    <description><![CDATA[DMAC Version register]]></description>
    <addressOffset>0x000000FC</addressOffset>
    <access>read-write</access>
    <resetValue>0x01012ED1</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>HW_MAJOR_VERSION</name>
    <description><![CDATA[Major version number]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>HW_MINOR_VERSION</name>
    <description><![CDATA[Minor version number]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>HW_PATCH_LEVEL</name>
    <description><![CDATA[Patch level, starts at 0 at first delivery of this version.]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>EIP_NUMBER_COMPL</name>
    <description><![CDATA[Bit-by-bit complement of the EIP_NUMBER field bits.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>EIP_NUMBER</name>
    <description><![CDATA[Binary encoding of the EIP-number of this DMA Controller (209)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AES_KEY2</name>
    <description><![CDATA[Clear/wipe AES_KEY2 register]]></description>
    <addressOffset>0x00000500</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>KEY2</name>
    <description><![CDATA[AES_KEY2[31+x:0+x] / AES_GHASH_H[31+x:0+x], where x = 0, 32, 64, 96 ordered from the LSW entry of this 4-deep register arrary.
The interpretation of this field depends on the crypto operation mode.
TDB - Check the Reference Manual]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AES_KEY3</name>
    <description><![CDATA[Clear/wipe AES_KEY3 register]]></description>
    <addressOffset>0x00000510</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>KEY3</name>
    <description><![CDATA[AES_KEY3[31+x:0+x] / AES_KEY2[159+x:128+x], where x = 0, 32, 64, 96 ordered from the LSW entry of this 4-deep register arrary.
The interpretation of this field depends on the crypto operation mode.
TDB - Check the Reference Manual]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AES_IV</name>
    <description><![CDATA[AES Initialization vector registers]]></description>
    <addressOffset>0x00000540</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>IV</name>
    <description><![CDATA[The interpretation of this field depends on the crypto operation mode.
TDB - Check the Reference Manual]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AES_CTRL</name>
    <description><![CDATA[AES Input/Output Buffer Control and Mode register]]></description>
    <addressOffset>0x00000550</addressOffset>
    <access>read-write</access>
    <resetValue>0x80000000</resetValue>
<fields>
  <field>
    <name>CONTEXT_READY</name>
    <description><![CDATA[If 1, this read-only status bit indicates that the context data registers can be overwritten and the Host is permitted to write the next context (note 2).]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>SAVED_CONTEXT_READY</name>
    <description><![CDATA[(note 1)
If 1, this status bit indicates that an AES authentication TAG and/or IV block(s) is/are available for the Host to retrieve. This bit is only asserted if the save_context bit is set to 1. The bit is mutual exclusive with the context_ready bit.
Writing a one clears the bit to zero, indicating the AES core can start its next operation. This bit is also cleared when the 4th word of the output TAG and/or IV is read.
Note: All other mode bit writes will be ignored when this mode bit is written with a one.
Note: This bit is controlled automatically by the EIP-120t for TAG read DMA operations.]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>SAVE_CONTEXT</name>
    <description><![CDATA[This bit indicates that an authentication TAG or result IV needs to be stored as a result context.
Typically this bit must be set for authentication modes returning a TAG (CBC-MAC, GCM and CCM), or for basic encryption modes that require future continuation with the current result IV.
If this bit is set, the engine will retain its full context until the TAG and/or IV registers are read.
The TAG or IV must be read before the AES engine can start a new operation.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[28:25]</bitRange>
  </field>
  <field>
    <name>CCM_M</name>
    <description><![CDATA[Defines M that indicates the length of the authentication field for CCM operations; the authentication field length equals two times (the value of CCM-M plus one).
Note: The EIP-120t always returns a 128-bit authentication field, of which the M least significant bytes are valid. All values are supported.]]></description>
    <bitRange>[24:22]</bitRange>
  </field>
  <field>
    <name>CCM_L</name>
    <description><![CDATA[Defines L that indicates the width of the length field for CCM operations; the length field in bytes equals the value of CMM-L plus one. All values are supported.]]></description>
    <bitRange>[21:19]</bitRange>
  </field>
  <field>
    <name>CCM</name>
    <description><![CDATA[If set to 1, AES-CCM is selected
AES-CCM is a combined mode, using AES for both authentication and encryption.
Note: Selecting AES-CCM mode requires writing of the AAD length register after all other registers.
Note: The CTR mode bit in this register must also be set to 1 to enable AES-CTR; selecting other AES modes than CTR mode is invalid.]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>GCM</name>
    <description><![CDATA[Set these bits to 11, to select AES-GCM mode.
AES-GCM is a combined mode, using the Galois field multiplier GF(2128) for authentication and AES-CTR mode for encryption.
Note: The CTR mode bit in this register must also be set to 1 to enable AES-CTR
Bit combination description:
00 = no GCM mode
01 = reserved, do not select
10 = reserved, do not select
11 = autonomous GHASH (both H and Y0-encrypted calculated internally)
Note: The EIP-120t-1 configuration only supports mode 11 (autonomous GHASH), other GCM modes are not allowed. So for the EIP-120t-1 configuration the only valid values are 00 and 11.
Note: The EIP-120t-2 configuration does not support GCM and therefore these bits should always be set to 00.]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>CBC_MAC</name>
    <description><![CDATA[Set to 1 to select AES-CBC MAC mode.
The direction bit must be set to 1 for this mode.
Selecting this mode requires writing the length register after all other registers.]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[14:9]</bitRange>
  </field>
  <field>
    <name>CTR_WIDTH</name>
    <description><![CDATA[Specifies the counter width for AES-CTR mode
00 = 32-bit counter
01 = 64-bit counter
10 = 96-bit counter
11 = 128-bit counter]]></description>
    <bitRange>[8:7]</bitRange>
  </field>
  <field>
    <name>CTR</name>
    <description><![CDATA[If set to 1, AES counter mode (CTR) is selected.
Note: This bit must also be set for GCM and CCM, when encryption/decryption is required.]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>CBC</name>
    <description><![CDATA[If set to 1, cipher-block-chaining (CBC) mode is selected.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>KEY_SIZE</name>
    <description><![CDATA[This read-only field specifies the key size.
The key size is automatically configured when a new key is loaded via the key store module.
00 = N/A - reserved
01 = 128-bit
10 = 192-bit
11 = 256-bit Refer to section 4.7 for details on the AES key, key size section and loading.]]></description>
    <bitRange>[4:3]</bitRange>
  </field>
  <field>
    <name>DIRECTION</name>
    <description><![CDATA[If set to 1 an encrypt operation is performed.
If set to 0 a decrypt operation is performed.
This bit must be written with a 1 when CBC-MAC is selected.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>INPUT_READY</name>
    <description><![CDATA[(note 1)
If 1, this status bit indicates that the 16-byte AES input buffer is empty. The Host is permitted to write the next block of data.
Writing a one clears the bit to zero and indicates that the AES core can use the provided input data block.
Writing a 1 to this bit will be ignored.
Note: For DMA operations, this bit is automatically controlled by the EIP-120t.
After reset, this bit is 0. After writing a context (note 1), this bit will become 1.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>OUTPUT_READY</name>
    <description><![CDATA[(note 1)
If 1, this status bit indicates that an AES output block is available to be retrieved by the Host.
Writing a 0 clears the bit to zero and indicates that output data is read by the Host. The AES core can provide a next output data block.
Writing a 1 to this bit will be ignored.
Note: For DMA operations, this bit is automatically controlled by the EIP-120t.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AES_C_LENGTH_0</name>
    <description><![CDATA[Crypto Data Length Register (LSW)]]></description>
    <addressOffset>0x00000554</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>C_LENGTH</name>
    <description><![CDATA[Bits [31:0] of the combined data length register]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AES_C_LENGTH_1</name>
    <description><![CDATA[Crypto Data Length Register (MSW)]]></description>
    <addressOffset>0x00000558</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:29]</bitRange>
  </field>
  <field>
    <name>C_LENGTH</name>
    <description><![CDATA[Bits [60:32] of the combined data length register.

Bits [60:0] of the crypto length registers (LSW and MSW) store the cryptographic data length in bytes for all modes. Once processing with this context is started, this length decrements to zero. Data lengths up to (2^61 - 1) bytes are allowed.
For GCM, any value up to 2^36 - 32 bytes can be used. This is because a 32-bit counter mode is used; the maximum number of 128-bit blocks is 2^32 - 2, resulting in a maximum number of bytes of 2^36 - 32.
Writing to this register triggers the engine to start using this context. This is valid for all modes except GCM and CCM.
Note: For the combined modes (GCM and CCM), this length does not include the authentication only data; the authentication length is specified in the AES_AUTH_LENGTH register below.
All modes must have a length > 0. For the combined modes, it is allowed to have one of the lengths equal to zero.
For the basic encryption modes (ECB/CBC/CTR) it is allowed to program zero to the length field; in that case the length is assumed infinite.
All data must be byte (8-bit) aligned for stream cipher modes; bit aligned data streams are not supported by the EIP-120t. For block cipher modes, the data length must be programmed in multiples of the block cipher size, 16 bytes.
For a Host read operation, these registers return all-zeroes.]]></description>
    <bitRange>[28:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AES_AUTH_LENGTH</name>
    <description><![CDATA[Authentication length register]]></description>
    <addressOffset>0x0000055C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>AUTH_LENGTH</name>
    <description><![CDATA[Bits [31:0] of the authentication length register store the authentication data length in bytes for combined modes only (GCM or CCM)
Supported AAD-lengths for CCM are from 0 to (2^16 - 2^8) bytes. For GCM any value up to (2^32 - 1) bytes can be used. Once processing with this context is started, this length decrements to zero.
Writing this register triggers the engine to start using this context for GCM and CCM.
For a Host read operation, these registers return all-zeroes.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AES_DATA_OUT</name>
    <description><![CDATA[Data input/output register]]></description>
    <addressOffset>0x00000560</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DATA</name>
    <description><![CDATA[Data registers for output block data from the EIP-120t.
- AES_DATA_OUT_0 = AES Output Data[31:0]
- AES_DATA_OUT_1 = AES Output Data[63:32]
- AES_DATA_OUT_2 = AES Output Data[95:64]
- AES_DATA_OUT_3 = AES Output Data[127:96]
For normal operations, this register is not used, since data input and output is transferred from and to the AES core via DMA.

For a Host read operation, these registers contain the 128-bit output block from the latest AES operation. Reading from a word-aligned offset within this address range will read one word (4 bytes) of data out the 4-word deep (16 bytes = 128-bits AES block) data output buffer. The words (4 words, one full block) should be read before the core will move the next block to the data output buffer. To empty the data output buffer, the output_ready flag of the AES_CTRL register must be written.
For the modes with authentication (CBC-MAC, GCM and CCM), the invalid (message) bytes/words can be written with any data.

Note: The AAD / authentication only data is not copied to the output buffer but only used for authentication.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AES_DATA_IN</name>
    <description><![CDATA[Data input/output register]]></description>
    <addressOffset>0x00000560</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DATA</name>
    <description><![CDATA[Data registers for input block data to the EIP-120t.
- AES_DATA_IN_0 = AES Input Data[31:0]
- AES_DATA_IN_1 = AES Input Data[63:32]
- AES_DATA_IN_2 = AES Input Data[95:64]
- AES_DATA_IN_3 = AES Input Data[127:96]
For normal operations, this register is not used, since data input and output is transferred from and to the AES core via DMA.

For a Host write operation, these registers must be written with the 128-bit input block for the next AES operation. Writing at a word-aligned offset within this address range will store the word (4 bytes) of data into the corresponding position of 4-word deep (16 bytes = 128-bit AES block) data input buffer. This buffer is used for the next AES operation. If the last data block is not completely filled with valid data (see notes below), it is allowed to write only the words with valid data. Next AES operation is triggered by writing to the input_ready flag of the AES_CTRL register.

Note: AES typically operates on 128 bits block multiple input data. The CTR, GCM and CCM modes form an exception. The last block of a CTR-mode message may contain less than 128 bits (refer to [NIST 800-38A]): 0 < n <= 128 bits. For GCM/CCM, the last block of both AAD and message data may contain less than 128 bits (refer to [NIST 800-38D]). The EIP-120t automatically pads or masks misaligned ending data blocks with zeroes for GCM, CCM and CBC-MAC. For CTR mode, the remaining data in an unaligned data block is ignored.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AES_TAG_OUT</name>
    <description><![CDATA[AES tag output register]]></description>
    <addressOffset>0x00000570</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>AES_TAG</name>
    <description><![CDATA[This register contains the authentication TAG for the combined and authentication-only modes.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CTRL_OPTIONS</name>
    <description><![CDATA[CTRL Module options register]]></description>
    <addressOffset>0x000007F8</addressOffset>
    <access>read-write</access>
    <resetValue>0x02010093</resetValue>
<fields>
  <field>
    <name>TYPE</name>
    <description><![CDATA[This field reads 0x01 for the EIP-120t-1 device
This field reads 0x02 for the EIP-120t-2 device]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>ANH_INTERFACE</name>
    <description><![CDATA[AHB interface is available
If this bit is zero, the EIP-120t has a TCM interface]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>SHA_256</name>
    <description><![CDATA[The HASH core supports SHA-256]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>AEC_CCM</name>
    <description><![CDATA[AES-CCM is available as a single operation]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>AEC_GCM</name>
    <description><![CDATA[AES-GCM is available as a single operation]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>AES_256</name>
    <description><![CDATA[AES core supports 256-bit keys
Note: If both AES-128 and AES-256 are set to one, the AES core supports 192-bit keys as well.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>AES_128</name>
    <description><![CDATA[AES core supports 128-bit keys]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>HASH</name>
    <description><![CDATA[HASH Core is available]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>AES</name>
    <description><![CDATA[AES core is available]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>KEY_STORE</name>
    <description><![CDATA[KEY STORE is available]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CTRL_VERSION</name>
    <description><![CDATA[CTRL Module version register]]></description>
    <addressOffset>0x000007FC</addressOffset>
    <access>read-write</access>
    <resetValue>0x91108778</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>HW_MAJOR_VERSION</name>
    <description><![CDATA[Major version number]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>HW_MINOR_VERSION</name>
    <description><![CDATA[Minor version number]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>HW_PATCH_LEVEL</name>
    <description><![CDATA[Patch level, starts at 0 at first delivery of this version.]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>EIP_NUMBER_COMPL</name>
    <description><![CDATA[These bits simply contain the complement of bits [7:0] (0x87), used by a driver to ascertain that the EIP-120t register is indeed read.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>EIP_NUMBER</name>
    <description><![CDATA[These bits encode the EIP number for the EIP-120t, this field contains the value 120 (decimal) or 0x78.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CH1_EXTADDR</name>
    <description><![CDATA[Channel 1 external address]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>ADDR</name>
    <description><![CDATA[Channel external address value.
When read during operation, it holds the last updated external address after being sent to the master interface.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STATUS</name>
    <description><![CDATA[DMAC status]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:18]</bitRange>
  </field>
  <field>
    <name>PORT_ERR</name>
    <description><![CDATA[Reflects possible transfer errors on the AHB port.]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[16:2]</bitRange>
  </field>
  <field>
    <name>CH1_ACT</name>
    <description><![CDATA[A 1 indicates that channel 1 is active (DMA transfer on-going).]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CH0_ACT</name>
    <description><![CDATA[A 1 indicates that channel 0 is active (DMA transfer on-going).]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CH0_DMALENGTH</name>
    <description><![CDATA[DMAC channel length]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>DMALEN</name>
    <description><![CDATA[Channel DMA length in bytes.
During configuration, this register contains the DMA transfer length in bytes. During operation, it contains the last updated value of the DMA transfer length after being sent to the master interface.
Note: Setting this register to a non-zero value starts the transfer if the channel is enabled. Therefore, this register must be written last when setting up a DMA channel!]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CH0_EXTADDR</name>
    <description><![CDATA[Channel 0 external address]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>ADDR</name>
    <description><![CDATA[Channel external address value.
When read during operation, it holds the last updated external address after being sent to the master interface.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CH1_CTRL</name>
    <description><![CDATA[Channel 1 control register]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>PRIO</name>
    <description><![CDATA[Channel priority:
0 - Low
1 - High
If both channels have the same priority, access of the channels to the external port is arbitrated using the Round Robin scheme. If one channel has a High priority and another one Low, the channel with the High priority is served first, in case of simultaneous access requests.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>EN</name>
    <description><![CDATA[Channel enable:
0 - Disabled
1 - Enable
Note: Disabling an active channel will interrupt the DMA operation. The ongoing block transfer will be completed, but no new transfers will be requested.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CH0_CTRL</name>
    <description><![CDATA[Channel 0 control register]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>PRIO</name>
    <description><![CDATA[Channel priority:
0 - Low
1 - High
If both channels have the same priority, access of the channels to the external port is arbitrated using the Round Robin scheme. If one channel has a High priority and another one Low, the channel with the High priority is served first, in case of simultaneous access requests.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>EN</name>
    <description><![CDATA[Channel enable:
0 - Disabled
1 - Enable
Note: Disabling an active channel will interrupt the DMA operation. The ongoing block transfer will be completed, but no new transfers will be requested.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERSR</name>
    <description><![CDATA[DMAC Port error raw status]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_2</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>PORT1_AHB_ERROR</name>
    <description><![CDATA[A 1 indicates that the EIP-101m has detected an AHB bus error]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>PORT1_CHANNEL</name>
    <description><![CDATA[Indicates which channel has serviced last (channel 0 or channel 1) by AHB master port.]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[8:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CH1_DMALENGTH</name>
    <description><![CDATA[DMAC channel length]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>DMALEN</name>
    <description><![CDATA[Channel DMA length in bytes.
During configuration, this register contains the DMA transfer length in bytes. During operation, it contains the last updated value of the DMA transfer length after being sent to the master interface.
Note: Setting this register to a non-zero value starts the transfer if the channel is enabled. Therefore, this register must be written last when setting up a DMA channel!]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWRES</name>
    <description><![CDATA[DMAC software reset]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SWRES</name>
    <description><![CDATA[Software reset enable 0 = disabled 1 = enabled (self-cleared to zero).
Note: Completion of the software reset must be checked via the DMAC_STATUS register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MST_RUNPARAMS</name>
    <description><![CDATA[DMAC Master run-time parameters]]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00002400</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>AHB_MST1_BURST_SIZE</name>
    <description><![CDATA[Maximum burst size that can be performed on the AHB bus
0010b = 4 bytes (default)
0011b = 8 bytes
0100b = 16 bytes
0101b = 32 bytes
0110b = 64 bytes
Others = reserved]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>AHB_MST1_IDLE_EN</name>
    <description><![CDATA[Idle insertion between consecutive burst transfers on AHB
0 - No Idle insertion
1 - Idle insertion]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>AHB_MST1_INCR_EN</name>
    <description><![CDATA[Burst length type of AHB transfer
0 - unspecified length burst transfers
1 - fixed length burst or single transfers]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>AHB_MST1_LOCK_EN</name>
    <description><![CDATA[Locked transform on AHB
0 - transfers are not locked
1 - transfers are locked]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>AHB_MST1_BIGEND</name>
    <description><![CDATA[Endianess for the AHB master
0 - little endian
1 - big endian]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>INT_CFG</name>
    <description><![CDATA[Interrupt configuration]]></description>
    <addressOffset>0x00000780</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>LEVEL</name>
    <description><![CDATA[If this bit is zero, the interrupt output is a pulse
If this bit is set to one, the interrupt is a level interrupt that must be cleared by writing the interrupt clear register
This bit is applicable for both interrupt output signals.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>INT_CLR</name>
    <description><![CDATA[Interrupt clear]]></description>
    <addressOffset>0x00000788</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DMA_BUS_ERR</name>
    <description><![CDATA[If a one is written to this bit, the DMA bus error status is cleared, writing a zero has no effect.]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>KEY_ST_WR_ERR</name>
    <description><![CDATA[If a one is written to this bit, the key store write error status is cleared, writing a zero has no effect.]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>KEY_ST_RD_ERR</name>
    <description><![CDATA[If a one is written to this bit, the key store read error status is cleared, writing a zero has no effect.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[28:2]</bitRange>
  </field>
  <field>
    <name>DMA_IN_DONE</name>
    <description><![CDATA[If a one is written to this bit, the DMA in done (irq_dma_in_done) interrupt output is cleared, writing a zero has no effect.
Note that clearing an interrupt only makes sense if the interrupt output is programmed as level (refer to CTRL_INT_CFG)]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESULT_AV</name>
    <description><![CDATA[If a one is written to this bit, the result available (irq_result_av) interrupt output is cleared, writing a zero has no effect.
Note that clearing an interrupt only makes sense if the interrupt output is programmed as level (refer to CTRL_INT_CFG)]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>INT_SET</name>
    <description><![CDATA[Interrupt set]]></description>
    <addressOffset>0x0000078C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DMA_BUS_ERR</name>
    <description><![CDATA[If a one is written to this bit, the DMA bus error status is cleared, writing a zero has no effect.]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>KEY_ST_WR_ERR</name>
    <description><![CDATA[If a one is written to this bit, the key store write error status is cleared, writing a zero has no effect.]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>KEY_ST_RD_ERR</name>
    <description><![CDATA[If a one is written to this bit, the key store read error status is cleared, writing a zero has no effect.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[28:2]</bitRange>
  </field>
  <field>
    <name>DMA_IN_DONE</name>
    <description><![CDATA[If a one is written to this bit, the DMA data in done (irq_dma_in_done) interrupt output is set to one, writing a zero has no effect.
If the interrupt configuration register is programmed to pulse, clearing the DMA data in done (irq_dma_in_done) interrupt is not needed. If it is programmed to level, clearing the interrupt output should be done by writing the interrupt clear register (CTRL_INT_CLR)]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESULT_AV</name>
    <description><![CDATA[If a one is written to this bit, the result available (irq_result_av) interrupt output is set to one, writing a zero has no effect.
If the interrupt configuration register is programmed to pulse, clearing the result available (irq_result_av) interrupt is not needed. If it is programmed to level, clearing the interrupt output should be done by writing the interrupt clear register (CTRL_INT_CLR)]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>INT_EN</name>
    <description><![CDATA[Interrupt enable]]></description>
    <addressOffset>0x00000784</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>DMA_IN_DONE</name>
    <description><![CDATA[If this bit is set to zero the DMA input done (irq_dma_in_done) interrupt output is disabled and will remain zero
If this bit is set to one, the DMA input done interrupt output is enabled]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESULT_AV</name>
    <description><![CDATA[If this bit is set to zero the result available (irq_result_av) interrupt output is disabled and will remain zero
If this bit is set to one, the result available interrupt output is enabled]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SW_RESET</name>
    <description><![CDATA[Software reset]]></description>
    <addressOffset>0x00000740</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SW_RESET</name>
    <description><![CDATA[If this bit is set to 1, the following modules are reset:
- Master control internal state is reset. That includes interrupt, error status register and result available interrupt generation FSM.
- Key store module state is reset. That includes clearing the Written Area flags; therefore the keys must be reloaded to the key store module.
Writing 0 has no effect.
The bit is self cleared after executing the reset.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALG_SEL</name>
    <description><![CDATA[Master control algorithm select register]]></description>
    <addressOffset>0x00000700</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>TAG</name>
    <description><![CDATA[If this bit is cleared to zero, the DMA operation involves only data.
If this bit is set, the DMA operation includes a TAG (Authentication Result / Digest).
For SHA-256 operation, a DMA must be set up for both input data and TAG. For any other selected module, setting this bit only allows a DMA that reads the TAG. No data allowed to be transferred to or from the selected module via the DMA.]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[30:2]</bitRange>
  </field>
  <field>
    <name>AES</name>
    <description><![CDATA[If set to one, selects the AES engine as source/destination for the DMA
Both Read and Write maximum transfer size to DMA engine is set to 16 bytes]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>KEY_STORE</name>
    <description><![CDATA[If set to one, selects the Key Store as destination for the DMA
The maximum transfer size to DMA engine is set to 32 bytes (however transfers of 16, 24 and 32 bytes are allowed)]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PROT_EN</name>
    <description><![CDATA[Master PROT enable register]]></description>
    <addressOffset>0x00000704</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>PROT_EN</name>
    <description><![CDATA[If this bit is cleared to zero m_h_prot[1] on the AHB master interface always remains zero.
If this bit is set to one, the m_h_prot[1] signal on the master AHB bus is asserted to 1 if a AHB read operation is performed, using DMA, with the key store module as destination.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>INT_STAT</name>
    <description><![CDATA[Interrupt status]]></description>
    <addressOffset>0x00000790</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DMA_BUS_ERR</name>
    <description><![CDATA[This bit is set when a DMA bus error is detected during a DMA operation. The value of this register is held until it is cleared via the CTRL_INT_CLR register.
Note: This error is asserted if an error is detected on the AHB master interface during a DMA operation.]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>KEY_ST_WR_ERR</name>
    <description><![CDATA[This bit is set when a write error is detected during the DMA write operation to the key store memory. The value of this register is held until it is cleared via the CTRL_INT_CLR register.
Note: This error is asserted if a DMA operation does not cover a full key area or more areas are written than expected.]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>KEY_ST_RD_ERR</name>
    <description><![CDATA[This bit will be set when a read error is detected during the read of a key from the key store, while copying it to the AES core. The value of this register is held until it is cleared via the CTRL_INT_CLR register.
Note: This error is asserted if a key location is selected in the key store that is not available.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[28:2]</bitRange>
  </field>
  <field>
    <name>DMA_IN_DONE</name>
    <description><![CDATA[This read only bit returns the actual DMA data in done (irq_data_in_done) interrupt status of the DMA data in done interrupt output pin (irq_data_in_done).]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESULT_AV</name>
    <description><![CDATA[This read only bit returns the actual result available (irq_result_av) interrupt status of the result available interrupt output pin (irq_result_av).]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SIZE</name>
    <description><![CDATA[Key size register]]></description>
    <addressOffset>0x00000408</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>KEY_SIZE</name>
    <description><![CDATA[Key size:
00 - Reserved
01 - 128 bits
10 - 192 bits
11 - 256 bits
When writing this to this register, KEY_STORE_WRITTEN_AREA register will be reset.
Note: For the EIP-120t-2 configuration the key_size bits are fixed to 01, for software compatibility the KEY_STORE_WRITTEN_AREA register will still be reset when writing to this register.]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>READ_AREA</name>
    <description><![CDATA[Read area register]]></description>
    <addressOffset>0x0000040C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000008</resetValue>
<fields>
  <field>
    <name>BUSY</name>
    <description><![CDATA[Key store operation busy status flag (read only):
0 -operation is completed.
1 -operation is not completed and the key store is busy.]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[30:4]</bitRange>
  </field>
  <field>
    <name>RAM_AREA</name>
    <description><![CDATA[Selects the area of the key store RAM from where the key needs to be read that will be writen to the AES engine.
ram_area:
0000 - ram_area0
0001 - ram_area1
0010 - ram_area2
0011 - ram_area3
0100 - ram_area4
0101 - ram_area5
0110 - ram_area6
0111 - ram_area7
1000 - no ram area selected
1001 .. 1111 - Reserved
RAM areas ram_area0, ram_area2, ram_area4 and ram_area6 are the only valid read areas for 192 and 256 bits key sizes.
Only RAM areas that contain valid written keys can be selected.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>WRITTEN_AREA</name>
    <description><![CDATA[Written area (status) register]]></description>
    <addressOffset>0x00000404</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>RAM_AREA_WRITTEN7</name>
    <description><![CDATA[ram_area_writtenx (read) :
0 - This RAM area is not written with valid key information.
1 - This RAM area is written with valid key information.
Each individual ram_area_writtenx bit can be reset by writing a 1.
Note: This register will be reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RAM_AREA_WRITTEN6</name>
    <description><![CDATA[ram_area_writtenx (read) :
0 - This RAM area is not written with valid key information.
1 - This RAM area is written with valid key information.
Each individual ram_area_writtenx bit can be reset by writing a 1.
Note: This register will be reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>RAM_AREA_WRITTEN5</name>
    <description><![CDATA[ram_area_writtenx (read) :
0 - This RAM area is not written with valid key information.
1 - This RAM area is written with valid key information.
Each individual ram_area_writtenx bit can be reset by writing a 1.
Note: This register will be reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RAM_AREA_WRITTEN4</name>
    <description><![CDATA[ram_area_writtenx (read) :
0 - This RAM area is not written with valid key information.
1 - This RAM area is written with valid key information.
Each individual ram_area_writtenx bit can be reset by writing a 1.
Note: This register will be reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RAM_AREA_WRITTEN3</name>
    <description><![CDATA[ram_area_writtenx (read) :
0 - This RAM area is not written with valid key information.
1 - This RAM area is written with valid key information.
Each individual ram_area_writtenx bit can be reset by writing a 1.
Note: This register will be reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>RAM_AREA_WRITTEN2</name>
    <description><![CDATA[ram_area_writtenx (read) :
0 - This RAM area is not written with valid key information.
1 - This RAM area is written with valid key information.
Each individual ram_area_writtenx bit can be reset by writing a 1.
Note: This register will be reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RAM_AREA_WRITTEN1</name>
    <description><![CDATA[ram_area_writtenx (read) :
0 - This RAM area is not written with valid key information.
1 - This RAM area is written with valid key information.
Each individual ram_area_writtenx bit can be reset by writing a 1.
Note: This register will be reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RAM_AREA_WRITTEN0</name>
    <description><![CDATA[ram_area_writtenx (read) :
0 - This RAM area is not written with valid key information.
1 - This RAM area is written with valid key information.
Each individual ram_area_writtenx bit can be reset by writing a 1.
Note: This register will be reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>WRITE_AREA</name>
    <description><![CDATA[Write area register]]></description>
    <addressOffset>0x00000400</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Write zeroes and ignore on reading]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>RAM_AREA7</name>
    <description><![CDATA[Represents an area of 128 bits.
Select the key store RAM area(s) where the key(s) needs to be written.
ram_areax:
0 - ram_areax is not selected to be written.
1 - ram_areax is selected to be written.
Writing to multiple RAM locations is only possible when the selected RAM areas are sequential.]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RAM_AREA6</name>
    <description><![CDATA[Represents an area of 128 bits.
Select the key store RAM area(s) where the key(s) needs to be written.
ram_areax:
0 - ram_areax is not selected to be written.
1 - ram_areax is selected to be written.
Writing to multiple RAM locations is only possible when the selected RAM areas are sequential.]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>RAM_AREA5</name>
    <description><![CDATA[Represents an area of 128 bits.
Select the key store RAM area(s) where the key(s) needs to be written.
ram_areax:
0 - ram_areax is not selected to be written.
1 - ram_areax is selected to be written.
Writing to multiple RAM locations is only possible when the selected RAM areas are sequential.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RAM_AREA4</name>
    <description><![CDATA[Represents an area of 128 bits.
Select the key store RAM area(s) where the key(s) needs to be written.
ram_areax:
0 - ram_areax is not selected to be written.
1 - ram_areax is selected to be written.
Writing to multiple RAM locations is only possible when the selected RAM areas are sequential.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RAM_AREA3</name>
    <description><![CDATA[Represents an area of 128 bits.
Select the key store RAM area(s) where the key(s) needs to be written.
ram_areax:
0 - ram_areax is not selected to be written.
1 - ram_areax is selected to be written.
Writing to multiple RAM locations is only possible when the selected RAM areas are sequential.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>RAM_AREA2</name>
    <description><![CDATA[Represents an area of 128 bits.
Select the key store RAM area(s) where the key(s) needs to be written.
ram_areax:
0 - ram_areax is not selected to be written.
1 - ram_areax is selected to be written.
Writing to multiple RAM locations is only possible when the selected RAM areas are sequential.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RAM_AREA1</name>
    <description><![CDATA[Represents an area of 128 bits.
Select the key store RAM area(s) where the key(s) needs to be written.
ram_areax:
0 - ram_areax is not selected to be written.
1 - ram_areax is selected to be written.
Writing to multiple RAM locations is only possible when the selected RAM areas are sequential.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RAM_AREA0</name>
    <description><![CDATA[Represents an area of 128 bits.
Select the key store RAM area(s) where the key(s) needs to be written.
ram_areax:
0 - ram_areax is not selected to be written.
1 - ram_areax is selected to be written.
Writing to multiple RAM locations is only possible when the selected RAM areas are sequential.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AUX_EVCTRL</name>
<description><![CDATA[AUX_EVCTRL]]></description>
<baseAddress>0x400C5000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>EVCFG0</name>
    <description><![CDATA[Configuration for C3PO event vectors 1 and 0]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>POL1</name>
    <description><![CDATA[Polarity of the event given by VEC1_EVENT]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>EN1</name>
    <description><![CDATA[Enable detection of VEC1_EVENT]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>VEC1_EVENT</name>
    <description><![CDATA[If event line given by VEC1_EVENT occurs jump to vector 1]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>POL0</name>
    <description><![CDATA[Polarity of the event given by VEC0_EVENT]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>EN0</name>
    <description><![CDATA[Enable detection of VEC0_EVENT]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>VEC0_EVENT</name>
    <description><![CDATA[If event line given by VEC0_EVENT occurs jump to vector 0]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EVCFG1</name>
    <description><![CDATA[Configuration for C3PO event vectors 3 and 2]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:15]</bitRange>
  </field>
  <field>
    <name>POL3</name>
    <description><![CDATA[Polarity of the event given by VEC3_EVENT]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>EN3</name>
    <description><![CDATA[Enable detection of VEC3_EVENT]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>VEC3_EVENT</name>
    <description><![CDATA[If event line given by VEC3_EVENT occurs jump to vector 3]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>POL2</name>
    <description><![CDATA[Polarity of the event given by VEC2_EVENT]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>EN2</name>
    <description><![CDATA[Enable detection of VEC2_EVENT]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>VEC2_EVENT</name>
    <description><![CDATA[If event line given by VEC2_EVENT occurs jump to vector 2]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EVCFG2</name>
    <description><![CDATA[Configuration for C3PO event  7]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>C3PO_EVENT7</name>
    <description><![CDATA[Selects which of the 32 aux eent shall be mapped to C3PO event 7]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AONEVFLAG</name>
    <description><![CDATA[Event flags for events to AON]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>FLAGS</name>
    <description><![CDATA[Event flags for the AON events. Writing a '1' to one of these flags have no effect, writing a zero to a flag clears it, and at the same time sets the corresponding event line to AON low. Reading will return the even flags.]]></description>
    <bitRange>[8:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AONEVPOL</name>
    <description><![CDATA[Polarity of the events generating events to AON]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>POL</name>
    <description><![CDATA[These bits are xor'ed with the actual event lines.
0: Rising edge sets the corresonding flag and asserts the event line.
1: Falling edge sets the corresponding flag and asserts the event line.]]></description>
    <bitRange>[8:3]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DMACFG</name>
    <description><![CDATA[DMA configuration register]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>REQMODE</name>
    <description><![CDATA[0: AUX generates events on DMA_Req_o
1: AUX generates events on DMA_Sreq_o]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>EN</name>
    <description><![CDATA[0: DMA interface is not in use
1: DMA interface is active]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>SEL</name>
    <description><![CDATA[0: ADC fifo not empty generates DMA event
1: ADC almost full generates DMA event]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWEVENT</name>
    <description><![CDATA[SW generated events from AUX]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>RC2CL</name>
    <description><![CDATA[Writing 1 to this bit sets the corresponding event line (#2). Writing 0 to this bit has no effect. To read the status of the event line, read AONEVFLAG]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>ERR</name>
    <description><![CDATA[Writing 1 to this bit sets the corresponding event line (#1). Writing 0 to this bit has no effect. To read the status of the event line, read AONEVFLAG]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>SM</name>
    <description><![CDATA[Writing 1 to this bit sets the corresponding event line (#0). Writing 0 to this bit has no effect. To read the status of the event line, read AONEVFLAG]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EVENTS0</name>
    <description><![CDATA[Events 15:0]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENTS_15_0</name>
    <description><![CDATA[Current value of the synchronized event bus bits [15:0].]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EVENTS1</name>
    <description><![CDATA[Events 32:16]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>EVENTS_31_16</name>
    <description><![CDATA[Current value of the synchronized event bus bits [31:16].]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCUEVENTPOL</name>
    <description><![CDATA[Polarity of the events generating events to mcu]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>POL</name>
    <description><![CDATA[For each bit in this field:
0: A high state of the corresponding MCU event line sets the flag
1: A low state of the corresponding MCU event line sets the flag
]]></description>
    <bitRange>[10:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCUEVENTF</name>
    <description><![CDATA[Event flags for events to MCU]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>FLAGS</name>
    <description><![CDATA[Event flags set whenever MCU_event[n] XOR MCU_event_pol[n] equals 1. Write 0 to clear. Writing 1 has no effect]]></description>
    <bitRange>[10:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCUEVENTM</name>
    <description><![CDATA[Event mask for events to MCU]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>MASK</name>
    <description><![CDATA[For each bit in this field
0: The corresponding event will not generate an event on the combined output
1: The corresponding event will set the combined event output if the corresponding flag is set to 1
]]></description>
    <bitRange>[10:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DMASW</name>
    <description><![CDATA[Software dma request register]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>REQ</name>
    <description><![CDATA[Direct connection to DMA controller]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EVFLAGS</name>
    <description><![CDATA[Software dma request register]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>FLAGS</name>
    <description><![CDATA[Event flags. FLAG[n] is set when event selected by EVCFG<m>.VEC<n>_EVENT is enabled and occurs. The flags are OR’ed together to make the wake up signal for the C3PO. To clear a flag write 0 to the flag in question. Writing 1 has no effect. ]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AUX_SEMAPH</name>
<description><![CDATA[AUX_SMPH]]></description>
<baseAddress>0x400C8000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>SMPH0</name>
    <description><![CDATA[Semaphore register 0]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SEMAPHORE0</name>
    <description><![CDATA[Reading this register will at the same time clear the register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMPH1</name>
    <description><![CDATA[Semaphore register 1]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SEMAPHORE1</name>
    <description><![CDATA[Reading this register will at the same time clear the register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMPH2</name>
    <description><![CDATA[Semaphore register 2]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SEMAPHORE2</name>
    <description><![CDATA[Reading this register will at the same time clear the register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMPH3</name>
    <description><![CDATA[Semaphore register 3]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SEMAPHORE3</name>
    <description><![CDATA[Reading this register will at the same time clear the register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMPH4</name>
    <description><![CDATA[Semaphore register 4]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SEMAPHORE4</name>
    <description><![CDATA[Reading this register will at the same time clear the register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMPH5</name>
    <description><![CDATA[Semaphore register 5]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SEMAPHORE5</name>
    <description><![CDATA[Reading this register will at the same time clear the register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMPH6</name>
    <description><![CDATA[Semaphore register 6]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SEMAPHORE6</name>
    <description><![CDATA[Reading this register will at the same time clear the register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMPH7</name>
    <description><![CDATA[Semaphore register 7]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SEMAPHORE7</name>
    <description><![CDATA[Reading this register will at the same time clear the register.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SMPHREL</name>
    <description><![CDATA[Semaphore release register]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>EVENTRELEASE</name>
    <description><![CDATA[This register is meant for AUX controller usage only.  It can be accessed from OCP as well for debug and verification purposes.

Writing to this register will release the corresponding semaphore to the event line to AUX_ctrl as soon as it is ready.

Write same value again to set the event line low. Alternatively, the event line will be automatically cleared when semaphore is returned..

When read the last written value is returned
]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AUX_WUC</name>
<description><![CDATA[AUX_WUC]]></description>
<baseAddress>0x400C6000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>MODCLKEN</name>
    <description><![CDATA[Clock enable for submodules of AUX]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>AUX_ADI</name>
    <description><![CDATA[Clock for ADI Master
0: AUX_ADI clock is stopped
1: AUX_ADI  clock is running
NOTE: The OSCTRL also has to be enabled in order to use the ADI master]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>OSCCTRL</name>
    <description><![CDATA[Clock for DDI Master
0: OSC_CTRL clock is stopped
1: OSC_CTRL clock is running
]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TDCIF</name>
    <description><![CDATA[0: TDCIF clock is stopped
1: TDCIF clock is running]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>SOC_AUXCTRL</name>
    <description><![CDATA[0: SOC_AUXCTRL clock is stopped
1: SOC_AUXCTRL clock is running]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TIMER</name>
    <description><![CDATA[0: TIMER clock is stopped
1: TIMER clock is running]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>AIODIOCTRL1</name>
    <description><![CDATA[0: AIODIOCTRL1 clock is stopped
1: AIODIOCTRL1 clock is running]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>AIODIOCTRL0</name>
    <description><![CDATA[0: AIODIOCTRL0 clock is stopped
1: AIODIOCTRL0 clock is running]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>SMPH</name>
    <description><![CDATA[0: SMPH clock is stopped
1: SMPH clock is running]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>POWEROFFREQ</name>
    <description><![CDATA[Power off request]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>REQ</name>
    <description><![CDATA[0: Request to be powered
1: Request to be powered off
The request will only be made if AUXCTRLSTAT.FON = 0 and ICBSTAT.IDLE=1]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>POWERDOWNREQ</name>
    <description><![CDATA[Power down request]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>REQ</name>
    <description><![CDATA[0: Request to be in active mode
1: Request to be in power down mode]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>POWERDOWNACK</name>
    <description><![CDATA[Power down acknowledge]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>ACK</name>
    <description><![CDATA[0: The AUX can assume that it is in active mode
1: The request for power down is acknowledted and the AUX must act like it is in power down mode]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLKLFREQ</name>
    <description><![CDATA[Low frequency clock request]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>REQ</name>
    <description><![CDATA[0: Request high frequency clock
1: Request low frequency clock]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLKLFACK</name>
    <description><![CDATA[Low frequency clock acknowledge]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>ACK</name>
    <description><![CDATA[0: Ack of high frequency clock
1: Ack of low frequency clock]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GBIASREQ</name>
    <description><![CDATA[Global bias request]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>REQ</name>
    <description><![CDATA[0: AUX does not need global bias enabled
1: AUX needs global bias to be enabled]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GBIASREADY</name>
    <description><![CDATA[Global bias acknowledge]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>READY</name>
    <description><![CDATA[0: Global bias is not ready
1: Global bias is ready]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>BGAPREQ</name>
    <description><![CDATA[Band gap request]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>REQ</name>
    <description><![CDATA[0: AUX does not need band gap enabled
1: AUX needs band gap to be enabled]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>BGAPREADY</name>
    <description><![CDATA[Band gap acknowledge]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>READY</name>
    <description><![CDATA[0: Band gap is not ready
1: Band gap is ready]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>WUEVENT</name>
    <description><![CDATA[Wake up event]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>RTC</name>
    <description><![CDATA[Status of the RTC wake up event from AON]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>SW</name>
    <description><![CDATA[Status of the SW wake up event from AON]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>PRG</name>
    <description><![CDATA[Status of the PRG wake up event from AON]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>WUEVENTCLR</name>
    <description><![CDATA[Wake up event clear]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>RTCCLR</name>
    <description><![CDATA[0: Don't clear the RTC wakeup event from AON
1: Clear the RTC wakeup event from AON]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>SWCLR</name>
    <description><![CDATA[0: Don't clear the SW wakeup event from AON
1: Clear the SW wakeup event from AON]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>PRGCLR</name>
    <description><![CDATA[0: Don't clear the PRG wakeup event from AON
1: Clear the PRG wakeup event from AON]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADCCLKCTRL</name>
    <description><![CDATA[ADC clock control]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>ACLK_ADC_GOOD</name>
    <description><![CDATA[0: ADC clock not ready
1: ADC clock ready]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>ACLK_ADC_EN</name>
    <description><![CDATA[0: Disable the ADC clock
1: Enable the ADC clock]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TDCCLKCTRL</name>
    <description><![CDATA[TDC clock control]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>ACLK_TDC_GOOD</name>
    <description><![CDATA[0: TDC clock not ready
1: TDC clock ready]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>ACLK_TDC_EN</name>
    <description><![CDATA[0: Disable the TDC clock
1: Enable the TDC clock]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>REFCLKCTRL</name>
    <description><![CDATA[Reference clock control]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>ACLK_REF_GOOD</name>
    <description><![CDATA[0: REF clock not ready
1: REF clock ready]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>ACLK_REF_EN</name>
    <description><![CDATA[0: Disable the REF clock
1: Enable the REF clock]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RTCSUBSEC0</name>
    <description><![CDATA[Real time counter sub second increment, low part]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>INC15_0</name>
    <description><![CDATA[Bits 15:0 of SUBSECINC]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RTCSUBSEC1</name>
    <description><![CDATA[Real time counter sub second increment, high part]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>INC23_16</name>
    <description><![CDATA[Bits 23:16 of SUBSECINC]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RTCSUBSECCTRL</name>
    <description><![CDATA[Real time counter sub second increment control]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>SUBSECINC_RDY_ACK</name>
    <description><![CDATA[0: New SUBSECINC value not captured by AON yet
1: New SUBSECINC value is captured by AON]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>SUBSECINC_RDY</name>
    <description><![CDATA[0: SUBSECINC value invalid
1: SUBSECIND value is valid]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ICBCTRL</name>
    <description><![CDATA[Interconnect bridge handshake register (request signals)]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>IDLEREQ</name>
    <description><![CDATA[Request for idle]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ICBSTAT</name>
    <description><![CDATA[Interconnect bridge handshake register (status signals)]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>IDLE</name>
    <description><![CDATA[Indicates when idle is granted]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>IDLEACK</name>
    <description><![CDATA[Ack of idle request]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AUXCTRLSTAT</name>
    <description><![CDATA[Reads status of AUX Control pins from AON]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>FON</name>
    <description><![CDATA[Status of the force on input from AON]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RUNPRG</name>
    <description><![CDATA[Status of the flag from AON that there is a valid program in AUX memory]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AUXIOLATCH</name>
    <description><![CDATA[Controls latching of AUX IO signals in AON IOC]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>LATCH_EN</name>
    <description><![CDATA[Controls latches in AON_IOC. For AIODIO settings to have effect on pads, the latches needs to be closed if one wants to preserve settings during power off of aux.
0: Latch closed
1: Latch open]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEFAULTALIAS</name>
    <description><![CDATA[Reserved for default address in alias table]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AUX_RAM</name>
<description><![CDATA[]]></description>
<baseAddress>0x400E0000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
</registers>
</peripheral>
<peripheral>
<name>AUX_SOC</name>
<description><![CDATA[SOC_AUXCTRL]]></description>
<baseAddress>0x400C9000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>ADCCTRL</name>
    <description><![CDATA[SOC ADC control register]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>START_POL</name>
    <description><![CDATA[0: Start on rising edge of event line
1: Start on falling edge of event line]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>START_SRC</name>
    <description><![CDATA[Select source of the ADC start signal.

0: AON_WU_EVENT
1: CMP_A_i
2: CMP_B_i
3: TDC_Done
4: Timer 0 event
5: Timer 1 event
6: Reserved
7: ADC_Done
8: ADC_Almost_full
9:12: None
13:28 AIO_DAT_i [0:15]
29: ACLK_Ref_i
30: MCU_Event_i
31: ADC_irq
]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:2]</bitRange>
  </field>
  <field>
    <name>CTRL</name>
    <description><![CDATA[00: ADC Interface disabled
01: ADC Interface enabled
10: Reserved
11: ADC Fifo Flush. Note that CTRL needs to be set to 01 again for fifo to be functional. A flush takes a couple of clock periods on the AUX clock to finish.]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADCSTA</name>
    <description><![CDATA[ADC fifo status register]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>OVERFLOW</name>
    <description><![CDATA[0: Fifo has not overflowed
1: Fifo has overflowed, this flag is sticky until fifo is flushed]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>UNDERFLOW</name>
    <description><![CDATA[0: Fifo has not underflowed
1: Fifo has underflowed, this flag is sticky until the fifo is flushed]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>FULL</name>
    <description><![CDATA[0: Fifo is not full
1: Fifo is full]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>ALMOST_FULL</name>
    <description><![CDATA[0: Fifo is not almost full
1: There is room for one more sample in the fifo]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>EMPTY</name>
    <description><![CDATA[0: There is data in the fifo
1: The fifo is empty]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADCFIFO</name>
    <description><![CDATA[ADC fifo register]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>DATA</name>
    <description><![CDATA[When read a sample is popped from the fifo. When written the written data is put in the fifo]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADCTRIG</name>
    <description><![CDATA[Trigger for ADC]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>TRIG</name>
    <description><![CDATA[A write to this register will trigger an ADC conversion. If the corresponding event selected to trigger conversions in ADCCTRL.START_SRC and ADCCTRL.START_POL is active, a write will not generate a trigger. To be sure that all writes generate triggers one should set the ADCCTRL.START_SRC and ADCCTRL.START_POL to a setting that does not trigger conversion from the event lines. (E.g set it to a unused comparator)]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CSCTRL</name>
    <description><![CDATA[Current source control register]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>RESET_N</name>
    <description><![CDATA[Current source control
0: Current source is clamped
1: Current source is active/operating]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADCDBG0</name>
    <description><![CDATA[Debug register SOC ADC]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>SAR</name>
    <description><![CDATA[ADC SAR value when ADC is in debug mode]]></description>
    <bitRange>[11:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADCDBG1</name>
    <description><![CDATA[Debug register SOC ADC]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>CONV</name>
    <description><![CDATA[ADC CONV signal when ADC is in debug mode]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CONVGATING</name>
    <description><![CDATA[ADC CONVGATING signal when ADC is in debug mode]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>COMPLATCH</name>
    <description><![CDATA[ADC_COMP_LATCH signal when ADC is in debug mode]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>COMPRESET</name>
    <description><![CDATA[ADC_COMP_RESET signal when ADC is in debug mode]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ADCDBG2</name>
    <description><![CDATA[Debug register SOC ADC]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>COMP</name>
    <description><![CDATA[ADC Comperator status when ADC is in debug mode]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AUX_AIODIO1</name>
<description><![CDATA[Aux AIODIOCTRL0 register definitions]]></description>
<baseAddress>0x400C2000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>GPIODO</name>
    <description><![CDATA[Output data register]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>DO</name>
    <description><![CDATA[Data output for AUX General Purpose IO's 0 to 7]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOMODE</name>
    <description><![CDATA[IO configuration register]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>IO7</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #7]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>IO6</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #6]]></description>
    <bitRange>[13:12]</bitRange>
  </field>
  <field>
    <name>IO5</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #5]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IO4</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #4]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>IO3</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #3]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>IO2</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #2]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>IO1</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #1]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>IO0</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #0]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPIODI</name>
    <description><![CDATA[Input data register]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>DI</name>
    <description><![CDATA[Data input for AUX General Purpose IO's 0 to 7]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPIOSET</name>
    <description><![CDATA[IO set register]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>SET</name>
    <description><![CDATA[Writing 1 to a bit postion sets the correponding bin in DATO register: Read will return the value of DATO register]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPIOCLR</name>
    <description><![CDATA[IO clear register]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CLR</name>
    <description><![CDATA[Writing 1 to a bit postion clears the correponding bin in DATO register: Read will return the value of DATO register]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPIOTGL</name>
    <description><![CDATA[IO toggle register]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TGL</name>
    <description><![CDATA[Writing 1 to a bit postion toggles the correponding bin in DATO register: Read will return the value of DATO register]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>INPUTBUF</name>
    <description><![CDATA[Input buffer enable]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>EN</name>
    <description><![CDATA[0: Digital input buffer disabled
1: Digital input buffer enabled]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AUX_AIODIO0</name>
<description><![CDATA[Aux AIODIOCTRL0 register definitions]]></description>
<baseAddress>0x400C1000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>GPIODO</name>
    <description><![CDATA[Output data register]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>DO</name>
    <description><![CDATA[Data output for AUX General Purpose IO's 0 to 7]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOMODE</name>
    <description><![CDATA[IO configuration register]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>IO7</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #7]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>IO6</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #6]]></description>
    <bitRange>[13:12]</bitRange>
  </field>
  <field>
    <name>IO5</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #5]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IO4</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #4]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>IO3</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #3]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>IO2</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #2]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>IO1</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #1]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>IO0</name>
    <description><![CDATA[Selects input output mode for AUX GPIO #0]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPIODI</name>
    <description><![CDATA[Input data register]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>DI</name>
    <description><![CDATA[Data input for AUX General Purpose IO's 0 to 7]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPIOSET</name>
    <description><![CDATA[IO set register]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>SET</name>
    <description><![CDATA[Writing 1 to a bit postion sets the correponding bin in DATO register: Read will return the value of DATO register]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPIOCLR</name>
    <description><![CDATA[IO clear register]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CLR</name>
    <description><![CDATA[Writing 1 to a bit postion clears the correponding bin in DATO register: Read will return the value of DATO register]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPIOTGL</name>
    <description><![CDATA[IO toggle register]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TGL</name>
    <description><![CDATA[Writing 1 to a bit postion toggles the correponding bin in DATO register: Read will return the value of DATO register]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>INPUTBUF</name>
    <description><![CDATA[Input buffer enable]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>EN</name>
    <description><![CDATA[0: Digital input buffer disabled
1: Digital input buffer enabled]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AUX_TIMER</name>
<description><![CDATA[AUX_TIMER]]></description>
<baseAddress>0x400C7000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>CFG0</name>
    <description><![CDATA[Timer configuration register]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>T1PRE</name>
    <description><![CDATA[Prescaler division ratio n: Division ratio is 2^n]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>T0PRE</name>
    <description><![CDATA[Prescaler division ratio n: Division ratio is 2^n]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>T1MODE</name>
    <description><![CDATA[0: Timer 1 increments on each clock cycle
1: Timer 1 counter increments only on edges of the event set by T1TICKSRC ( note that events are only sampled according to prescaler setting, every 2^T1PRE clock cycles )]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>T1RELOAD</name>
    <description><![CDATA[0: Timer 1 is not automatically restarted
1:Timer 1 is automatically restarted when target is reached]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>T0MODE</name>
    <description><![CDATA[0: Timer 0 increments on each clock cycle
1: Timer 0 counter increments only on edges of the event set by T0TICKSRC ( note that events are only sampled according to prescaler setting every 2^T0PRE clock cycles )]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>T0RELOAD</name>
    <description><![CDATA[0: Timer 0 is not automatically restarted
1:Timer 0 is automatically restarted when target is reached]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CFG1</name>
    <description><![CDATA[Timer configuration register]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>SRC_POL1</name>
    <description><![CDATA[0: count rising edges
1: Count falling edges]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>T1TICKSRC</name>
    <description><![CDATA[Aux timer 1 tick source. Select which event line shall be used as tick source for timer 1]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>SRC_POL0</name>
    <description><![CDATA[0: count rising edges
1: Count falling edges]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>T0TICKSRC</name>
    <description><![CDATA[Aux timer 0 tick source. Select which event line shall be used as tick source for timer 0]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>START</name>
    <description><![CDATA[Start/stop control for timers]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>STOP1</name>
    <description><![CDATA[Write 1 to stop timer 1
Note: START1 takes precedence over STOP1]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>STOP0</name>
    <description><![CDATA[Write 1 to stop timer 0 Note: START0 takes precedence over STOP0]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:2]</bitRange>
  </field>
  <field>
    <name>START1</name>
    <description><![CDATA[Write 1 to start timer 1. When read returns 1 if timer is running. 0 Otherwise]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>START0</name>
    <description><![CDATA[Write 1 to start timer 0. When read returns 1 if timer is running. 0 Otherwise]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>T0TARGET</name>
    <description><![CDATA[Target counter value timer0]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>T0TARGET</name>
    <description><![CDATA[Aux timer 0 counts from 0 to T0TARGET. Then gives an event and restarts if configured to do to so in the CFG0.T0RELOAD setting

If T0MODE=0,no prescaler is used, and T0TARGET equals 1, the event line will be always set]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>T1TARGET</name>
    <description><![CDATA[Target counter value timer1]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>T1TARGET</name>
    <description><![CDATA[Aux timer 1 counts from 0 to T1TARGET. Then gives an event and restarts if configured to do to so in the CFG0.T1RELOAD setting

If T1MODE=0,no prescaler is used, and T1TARGET equals 1, the event line will be always set]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AUX_TDCIF</name>
<description><![CDATA[AUX_TDC]]></description>
<baseAddress>0x400C4000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>TDCCTRL</name>
    <description><![CDATA[TDC control register]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>CTRL</name>
    <description><![CDATA[Command for starting TDC measurement]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TDCSTA</name>
    <description><![CDATA[TDC status register]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000006</resetValue>
<fields>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>STARTBF</name>
    <description><![CDATA[Internal signal for debug purpose
1: Start signal was received before falling edge of fast clock
0: Start signal was received after falling edge of fast clock
]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>STOPAF</name>
    <description><![CDATA[Internal signal for debug purpose
1: Stop signal was received after falling edge of fast_clock
0: Stop signal was received before falling edge of fast _clock
]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>SAT</name>
    <description><![CDATA[1Conversion stopped due to timeout]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>DONE</name>
    <description><![CDATA[1: Measurement complete]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>STATE</name>
    <description><![CDATA[Readback of TDC statemachine]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TDCRES</name>
    <description><![CDATA[TDC Result register]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000002</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>DAT</name>
    <description><![CDATA[Result of the TDC conversion]]></description>
    <bitRange>[24:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TDCSATCTRL</name>
    <description><![CDATA[TDC saturation control]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000F</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>LIMIT</name>
    <description><![CDATA[Select when the TDC should time out.
0<=n<4  : Time out when TDCRES.DAT[10+3] is high
4<=n<15: Time out when TDCRES.DAT[10+n] is high.
15: Time out when TDCRES.DAT wraps around]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TDCSTRIGSRC</name>
    <description><![CDATA[Select start/stop trigger sources for TDC]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:14]</bitRange>
  </field>
  <field>
    <name>STOP_POL</name>
    <description><![CDATA[Select polarity of stop signal.
0: Stops when high level is detected
1: Stops when low level is detected

NB must not be changed if STATE is not IDLE]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>STOP_SRC</name>
    <description><![CDATA[Selects event for asyncronous stop
NB must not be changed if STATE is not IDLE
0: AON_WU_EVENT
1: CMP_A_i
2: CMP_B_i
3: CS_RESET_n
4: Timer 0 event
5: Timer 1 event
6: Reserved
7: ADC_Done
8: ADC_almost_full
9:12: Obssigs[3:0]
13:28 AIO_DAT_i [0:15]
29: ACLK_Ref_i
30: MCU_Event_i
31: TDC_prescaler
]]></description>
    <bitRange>[12:8]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>START_POL</name>
    <description><![CDATA[Select polarity of start signal.
0: Starts when high level is detected
1: Starts when low level is detected

NB must not be changed if STATE is not IDLE]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>START_SRC</name>
    <description><![CDATA[Selects event for asyncronous start
0: AON_WU_EVENT
1: CMP_A_i
2: CMP_B_i
3: CS_RESET_n
4: Timer 0 event
5: Timer 1 event
6: Reserved
7: ADC_Done
8: ADC_almost_full
9:12: Obssigs[3:0]
13:28 AIO_DAT_i [0:15]
29: ACLK_Ref_i
30: MCU_Event_i
31: TDC_prescaler]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TDCCOUNTER</name>
    <description><![CDATA[Stop counter status of TDC]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CNT</name>
    <description><![CDATA[Remaining #stop events that will be ignored. Writing to this register updates the  value.

NB must not be changed if state is not IDLE]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TDCCOUNTERLOAD</name>
    <description><![CDATA[Stop counter control of TDC]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>SEI</name>
    <description><![CDATA[Counter compare value. When the counter is enabled the first #CMP-1 stop events is ignored. Ant the TDC will stop measurement on event #CMP

NB! Both values 0 and 1 will make the TDC stop on the first event after the start event

NB must not be changed if state is not IDLE]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TDCCOUNTERCTRL</name>
    <description><![CDATA[Stop counter enable]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>EN</name>
    <description><![CDATA[Counter
0: Counter is disabled
1: Counter is enabled
When counter is enabled the first #CNT stop events are ignored. This can be used to measure multiple periods of a clock signal.
NB must not be changed if state is not IDLE]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TDCPRESCALER</name>
    <description><![CDATA[Prescaler control]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000001F</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>RESET_N</name>
    <description><![CDATA[Prescaler reset control
0: Prescaler is held in reset
1: Prescaler is not held in reset]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RATIO</name>
    <description><![CDATA[Prescaler ratio.
0: Prescaler divides by 16
1: Prescaler divides by 64
]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>SOURCE</name>
    <description><![CDATA[Selects event for prescaler to use as input
NB only change when prescaler is in reset
0: AON_WU_EVENT
1: CMP_A_i
2: CMP_B_i
3: CS_RESET_n
4: Timer 0 event
5: Timer 1 event
6: Reserved
7: ADC_Done_i
8:12: Obssigs[3:0]
13:28 AIO_DAT_i [0:15]
29: ACLK_Ref_i
30: MCU_Event_i
31: Prescaler stopped
]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AUX_C3PO</name>
<description><![CDATA[]]></description>
<baseAddress>0x400E1000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>C3POCTRL</name>
    <description><![CDATA[Control of aux_ctrl]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>FORCEEVLOW</name>
    <description><![CDATA[1: Force event signals low ]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>FORCEEVHIGH</name>
    <description><![CDATA[1: Force event signals high (takes priority over FORCEEVLOW)]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>RESETVECTOR</name>
    <description><![CDATA[Vector to be used when restarting]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>FORCEWAKEUPLOW</name>
    <description><![CDATA[1: Force wakeup to low]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>FORCEWAKEUPHIGH</name>
    <description><![CDATA[1: Force wakeup to high  (takes  priority over FORCEWAKEUPLOW)]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RESTART</name>
    <description><![CDATA[1: Force restart to high]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>SINGLESTEP</name>
    <description><![CDATA[Deasserts suspend until next instrucion executed]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>SUSPEND</name>
    <description><![CDATA[Suspend C3PO]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CLKEN</name>
    <description><![CDATA[0: Clock to C3PO controlled by AON interface
1: Force on the C3PO clock]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>C3POSTAT0</name>
    <description><![CDATA[C3PO Program counter and instruction]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>OPCODE</name>
    <description><![CDATA[Next opcode]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>PC</name>
    <description><![CDATA[Program counter]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>C3POFLAGS</name>
    <description><![CDATA[C3PO Internal Flags]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>BUSERROR</name>
    <description><![CDATA[This bit is set if the C3PO tries to access memory space where no peripheral is mapped. This bit is also set if the clock to a peripheral is stopped and C3PO tries to access it.

When this bit is set the C3POCTRL.SUSPEND is also set and the C3PO is suspended. To resume operation of the C3PO write C3POCTRL.SUSPEND = 0 and the bus error flag will be cleared as well]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>SLEEP</name>
    <description><![CDATA[Indicates that clock is stopped due to SLEEP instruction]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>WEV</name>
    <description><![CDATA[Indicates that clock is stopped due to WEV]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>STOPCLK</name>
    <description><![CDATA[Indicates that clock for C3PO is stopped by initiative from C3PO]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>V</name>
    <description><![CDATA[State of V flag]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>C</name>
    <description><![CDATA[State of C flag]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>N</name>
    <description><![CDATA[State of N flag]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>Z</name>
    <description><![CDATA[State of Z flag]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>C3POSTIM</name>
    <description><![CDATA[C3PO wakeup signals and events]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>EXCEPTIONVECTOR</name>
    <description><![CDATA[Exception vector for C3PO]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>WAKEUP</name>
    <description><![CDATA[WAKEUP signal for C3PO]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>EVENTS</name>
    <description><![CDATA[Event signals for C3PO]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>C3POREGS10</name>
    <description><![CDATA[C3PO regs 1 and 0]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>REG1</name>
    <description><![CDATA[Contents of internal C3PO register 1]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>REG0</name>
    <description><![CDATA[Contents of internal C3PO register 0]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>C3POREGS32</name>
    <description><![CDATA[C3PO regs 3 and 2]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>REG3</name>
    <description><![CDATA[Contents of internal C3PO  register 3]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>REG2</name>
    <description><![CDATA[Contents of internal C3PO register 2]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>C3POREGS54</name>
    <description><![CDATA[C3PO regs 5 and 4]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>REG5</name>
    <description><![CDATA[Contents of internal C3PO register 5]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>REG4</name>
    <description><![CDATA[Contents of internal C3PO  register 4]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>C3POREGS76</name>
    <description><![CDATA[C3PO regs 7 and 6]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>REG7</name>
    <description><![CDATA[Contents of internal C3PO  register 7]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>REG6</name>
    <description><![CDATA[Contents of internal C3PO register 6]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>C3POLOOPADD</name>
    <description><![CDATA[C3PO loop address and stop clock status]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>STOPCLK</name>
    <description><![CDATA[End address of loop]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>START</name>
    <description><![CDATA[Start address of loop ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>C3POLOOPCNT</name>
    <description><![CDATA[C3PO loop counter status]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CNT</name>
    <description><![CDATA[Number of outstanding loop iterations]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AUX_OSCDDI</name>
<description><![CDATA[Digital to Digital Interface]]></description>
<baseAddress>0x400CA000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>DIR03</name>
    <description><![CDATA[Direct access for  DDI byte offsets 0 to 3]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 3]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 2]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 1]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 0]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR47</name>
    <description><![CDATA[Direct access for  DDI byte offsets 4 to 7]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 7]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 6]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 5]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 4]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR811</name>
    <description><![CDATA[Direct access for  DDI byte offsets 8 to 11]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 11]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 10]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 9]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 8]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR1215</name>
    <description><![CDATA[Direct access for  DDI byte offsets 12 to 15]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 15]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 14]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 13]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 12]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR1619</name>
    <description><![CDATA[Direct access for  DDI byte offsets 16 to 19]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 19]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 18]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 17]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 16]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR2023</name>
    <description><![CDATA[Direct access for  DDI byte offsets 20 to 23]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 23]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 22]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 21]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 20]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR2427</name>
    <description><![CDATA[Direct access for  DDI byte offsets 24 to 27]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 27]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 26]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 25]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 24]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR2831</name>
    <description><![CDATA[Direct access for  DDI byte offsets 28 to 31]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 31]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 30]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 29]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 28]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR3235</name>
    <description><![CDATA[Direct access for  DDI byte offsets 32 to 35]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 35]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 34]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 33]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 32]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR3639</name>
    <description><![CDATA[Direct access for  DDI byte offsets 36 to 39]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 39]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 38]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 37]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 36]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR4043</name>
    <description><![CDATA[Direct access for  DDI byte offsets 40 to 43]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 43]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 42]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 41]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 40]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR4447</name>
    <description><![CDATA[Direct access for  DDI byte offsets 44 to 47]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 47]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 46]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 45]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 44]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR4851</name>
    <description><![CDATA[Direct access for  DDI byte offsets 48 to 51]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 51]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 50]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 49]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 48]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR5255</name>
    <description><![CDATA[Direct access for  DDI byte offsets 52 to 55]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 55]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 54]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 53]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 52]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR5659</name>
    <description><![CDATA[Direct access for  DDI byte offsets 56 to 59]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 59]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 58]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 57]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 56]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DIR6063</name>
    <description><![CDATA[Direct access for  DDI byte offsets 60 to 63]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>B3</name>
    <description><![CDATA[Direct access to DDI register 63]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>B2</name>
    <description><![CDATA[Direct access to DDI register 62]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>B1</name>
    <description><![CDATA[Direct access to DDI register 61]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>B0</name>
    <description><![CDATA[Direct access to DDI register 60]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET03</name>
    <description><![CDATA[Set register for DDI byte offsets 0 to 3]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 3. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 2. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 1. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 0. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET47</name>
    <description><![CDATA[Set register for DDI byte offsets 4 to 7]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 7. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 6. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 5. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 4. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET811</name>
    <description><![CDATA[Set register for DDI byte offsets 8 to 11]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 11. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 10. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 9. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 8. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET1215</name>
    <description><![CDATA[Set register for DDI byte offsets 12 to 15]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 15. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 14. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 13. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 12. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET1619</name>
    <description><![CDATA[Set register for DDI byte offsets 16 to 19]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 19. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 18. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 17. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 16. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET2023</name>
    <description><![CDATA[Set register for DDI byte offsets 20 to 23]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 23. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 22. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 21. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 20. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET2427</name>
    <description><![CDATA[Set register for DDI byte offsets 24 to 27]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 27. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 26. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 25. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 24. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET2831</name>
    <description><![CDATA[Set register for DDI byte offsets 28 to 31]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 31. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 30. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 29. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 28. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET3235</name>
    <description><![CDATA[Set register for DDI byte offsets 32 to 35]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 35. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 34. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 33. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 32. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET3639</name>
    <description><![CDATA[Set register for DDI byte offsets 36 to 39]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 39. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 38. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 37. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 36. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET4043</name>
    <description><![CDATA[Set register for DDI byte offsets 40 to 43]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 43. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 42. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 41. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 40. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET4447</name>
    <description><![CDATA[Set register for DDI byte offsets 44 to 47]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 47. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 46. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 45. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 44. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET4851</name>
    <description><![CDATA[Set register for DDI byte offsets 48 to 51]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 51. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 50. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 49. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 48. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET5255</name>
    <description><![CDATA[Set register for DDI byte offsets 52 to 55]]></description>
    <addressOffset>0x00000074</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 55. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 54. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 53. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 52. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET5659</name>
    <description><![CDATA[Set register for DDI byte offsets 56 to 59]]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 59. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 58. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 57. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 56. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SET6063</name>
    <description><![CDATA[Set register for DDI byte offsets 60 to 63]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 63. Read returns 0.]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 62. Read returns 0.]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 61. Read returns 0.]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will set the corresponding bit in DDI register 60. Read returns 0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR03</name>
    <description><![CDATA[Clear register for DDI byte offsets 0 to 3]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 3]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 2]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 1]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 0]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR47</name>
    <description><![CDATA[Clear register for DDI byte offsets 4 to 7]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 7]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 6]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 5]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 4]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR811</name>
    <description><![CDATA[Clear register for DDI byte offsets 8 to 11]]></description>
    <addressOffset>0x00000088</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 11]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 10]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 9]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 8]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR1215</name>
    <description><![CDATA[Clear register for DDI byte offsets 12 to 15]]></description>
    <addressOffset>0x0000008C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 15]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 14]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 13]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 12]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR1619</name>
    <description><![CDATA[Clear register for DDI byte offsets 16 to 19]]></description>
    <addressOffset>0x00000090</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 19]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 18]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 17]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 16]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR2023</name>
    <description><![CDATA[Clear register for DDI byte offsets 20 to 23]]></description>
    <addressOffset>0x00000094</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 23]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 22]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 21]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 20]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR2427</name>
    <description><![CDATA[Clear register for DDI byte offsets 24 to 27]]></description>
    <addressOffset>0x00000098</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 27]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 26]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 25]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 24]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR2831</name>
    <description><![CDATA[Clear register for DDI byte offsets 28 to 31]]></description>
    <addressOffset>0x0000009C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 31]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 30]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 29]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 28]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR3235</name>
    <description><![CDATA[Clear register for DDI byte offsets 32 to 35]]></description>
    <addressOffset>0x000000A0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 35]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 34]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 33]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 32]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR3639</name>
    <description><![CDATA[Clear register for DDI byte offsets 36 to 39]]></description>
    <addressOffset>0x000000A4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 39]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 38]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 37]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 36]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR4043</name>
    <description><![CDATA[Clear register for DDI byte offsets 40 to 43]]></description>
    <addressOffset>0x000000A8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 43]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 42]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 41]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 40]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR4447</name>
    <description><![CDATA[Clear register for DDI byte offsets 44 to 47]]></description>
    <addressOffset>0x000000AC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 47]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 46]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 45]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 44]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR4851</name>
    <description><![CDATA[Clear register for DDI byte offsets 48 to 51]]></description>
    <addressOffset>0x000000B0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 51]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 50]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 49]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 48]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR5255</name>
    <description><![CDATA[Clear register for DDI byte offsets 52 to 55]]></description>
    <addressOffset>0x000000B4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 55]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 54]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 53]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 52]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR5659</name>
    <description><![CDATA[Clear register for DDI byte offsets 56 to 59]]></description>
    <addressOffset>0x000000B8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 59]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 58]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 57]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 56]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLR6063</name>
    <description><![CDATA[Clear register for DDI byte offsets 60 to 63]]></description>
    <addressOffset>0x000000BC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>S3</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 63]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>S2</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 62]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>S1</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 61]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>S0</name>
    <description><![CDATA[A high bit value will clear the corresponding bit in DDI register 60]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SLAVESTAT</name>
    <description><![CDATA[DDI Slave status register]]></description>
    <addressOffset>0x000000C0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>DI_REQ</name>
    <description><![CDATA[Read current value of DI_REQ signal. Writing 0 to this bit forces a sync with slave, ensuring that req will be 0. It is recommended to write 0 to this register before power down of the master.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DI_ACK</name>
    <description><![CDATA[Read current value of DI_ACK signal]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SLAVECLR</name>
    <description><![CDATA[DDI Slave reset register]]></description>
    <addressOffset>0x000000C4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>RESETLOCK</name>
    <description><![CDATA[This register is no longer accessible when this bit is set.  (unless sticky_bit_overwrite is asserted on top module)]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[6:1]</bitRange>
  </field>
  <field>
    <name>RESET</name>
    <description><![CDATA[Write 1 to reset the DDI slave]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SLAVECONF</name>
    <description><![CDATA[DDI Master configuration register]]></description>
    <addressOffset>0x000000C8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000004</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CONFLOCK</name>
    <description><![CDATA[This register is no longer accessible when this bit is set.  (unless sticky_bit_overwrite is asserted on top module)]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[6:3]</bitRange>
  </field>
  <field>
    <name>WAITFORACK</name>
    <description><![CDATA[A transaction does not end on the DDI interface until ack has been received when this bit is set.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>DDICLKSPEED</name>
    <description><![CDATA[Sets the period of an DDI transactions. All transactions takes an even number of clock cycles,- DDI clock rising edge occurs in the middle of the period. Data and ctrl to slave is set up in beginning of cycle, and data from slave is read in after the transaction
00: An DDI transaction takes 2 master clock cyclkes
01: An DDI transaction takes 4 master clock cycles
10: And DDI Transaction takes 8 master clock cycles
11: An DDI transaction takes 16 master clock cycles]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B01</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 0 and 1]]></description>
    <addressOffset>0x00000100</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 1]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 1, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 1]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 1, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 0]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 0, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 0]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 0, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B23</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 2 and 3]]></description>
    <addressOffset>0x00000104</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 3]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 3, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 3]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 3, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 2]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 2, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 2]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 2, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B45</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 4 and 5]]></description>
    <addressOffset>0x00000108</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 5]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 5, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 5]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 5, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 4]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 4, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 4]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 4, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B67</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 6 and 7]]></description>
    <addressOffset>0x0000010C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 7]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 7, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 7]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 7, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 6]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 6, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 6]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 6, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B89</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 8 and 9]]></description>
    <addressOffset>0x00000110</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 9]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 9, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 9]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 9, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 8]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 8, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 8]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 8, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1011</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 10 and 11]]></description>
    <addressOffset>0x00000114</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 11]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 11, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 11]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 11, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 10]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 10, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 10]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 10, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1213</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 12 and 13]]></description>
    <addressOffset>0x00000118</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 13]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 13, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 13]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 13, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 12]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 12, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 12]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 12, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1415</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 14 and 15]]></description>
    <addressOffset>0x0000011C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 15]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 15, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 15]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 15, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 14]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 14, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 14]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 14, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1617</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 16 and 17]]></description>
    <addressOffset>0x00000120</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 17]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 17, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 17]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 17, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 16]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 16, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 16]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 16, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B1819</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 18 and 19]]></description>
    <addressOffset>0x00000124</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 19]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 19, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 19]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 19, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 18]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 18, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 18]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 18, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B2021</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 20 and 21]]></description>
    <addressOffset>0x00000128</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 21]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 21, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 21]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 21, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 20]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 20, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 20]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 20, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B2223</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 22 and 23]]></description>
    <addressOffset>0x0000012C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 23]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 23, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 23]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 23, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 22]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 22, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 22]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 22, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B2425</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 24 and 25]]></description>
    <addressOffset>0x00000130</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 25]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 25, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 25]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 25, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 24]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 24, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 24]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 24, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B2627</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 26 and 27]]></description>
    <addressOffset>0x00000134</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 27]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 27, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 27]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 27, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 26]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 26, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 26]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 26, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B2829</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 28 and 29]]></description>
    <addressOffset>0x00000138</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 29]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 29, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 29]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 29, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 28]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 28, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 28]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 28, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B3031</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 30 and 31]]></description>
    <addressOffset>0x0000013C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 31]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 31, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 31]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 31, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 30]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 30, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 30]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 30, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B3233</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 32 and 33]]></description>
    <addressOffset>0x00000140</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 33]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 33, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 33]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 33, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 32]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 32, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 32]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 32, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B3435</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 34 and 35]]></description>
    <addressOffset>0x00000144</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 35]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 35, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 35]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 35, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 34]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 34, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 34]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 34, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B3637</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 36 and 37]]></description>
    <addressOffset>0x00000148</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 37]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 37, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 37]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 37, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 36]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 36, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 36]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 36, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B3839</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 38 and 39]]></description>
    <addressOffset>0x0000014C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 39]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 39, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 39]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 39, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 38]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 38, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 38]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 38, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B4041</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 40 and 41]]></description>
    <addressOffset>0x00000150</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 41]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 41, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 41]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 41, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 40]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 40, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 40]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 40, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B4243</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 42 and 43]]></description>
    <addressOffset>0x00000154</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 43]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 43, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 43]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 43, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 42]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 42, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 42]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 42, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B4445</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 44 and 45]]></description>
    <addressOffset>0x00000158</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 45]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 45, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 45]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 45, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 44]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 44, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 44]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 44, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B4647</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 46 and 47]]></description>
    <addressOffset>0x0000015C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 47]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 47, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 47]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 47, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 46]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 46, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 46]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 46, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B4849</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 48 and 49]]></description>
    <addressOffset>0x00000160</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 49]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 49, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 49]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 49, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 48]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 48, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 48]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 48, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B5051</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 50 and 51]]></description>
    <addressOffset>0x00000164</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 51]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 51, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 51]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 51, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 50]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 50, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 50]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 50, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B5253</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 52 and 53]]></description>
    <addressOffset>0x00000168</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 53]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 53, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 53]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 53, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 52]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 52, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 52]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 52, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B5455</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 54 and 55]]></description>
    <addressOffset>0x0000016C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 55]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 55, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 55]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 55, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 54]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 54, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 54]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 54, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B5657</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 56 and 57]]></description>
    <addressOffset>0x00000170</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 57]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 57, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 57]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 57, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 56]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 56, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 56]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 56, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B5859</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 58 and 59]]></description>
    <addressOffset>0x00000174</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 59]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 59, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 59]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 59, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 58]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 58, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 58]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 58, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B6061</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 60 and 61]]></description>
    <addressOffset>0x00000178</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 61]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 61, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 61]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 61, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 60]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 60, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 60]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 60, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK4B6263</name>
    <description><![CDATA[Masked access (4m/4d) for DDI Registers at byte offsets 62 and 63]]></description>
    <addressOffset>0x0000017C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 63]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>D1H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 63, - only bits selected by mask M1H will be affected by access]]></description>
    <bitRange>[27:24]</bitRange>
  </field>
  <field>
    <name>M1L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 63]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>D1L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 63, - only bits selected by mask M1L will be affected by access]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>M0H</name>
    <description><![CDATA[Mask for bits [7:4] in DDI register 62]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>D0H</name>
    <description><![CDATA[Data for bits [7:4] in DDI register 62, - only bits selected by mask M0H will be affected by access]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>M0L</name>
    <description><![CDATA[Mask for bits [3:0] in DDI register 62]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>D0L</name>
    <description><![CDATA[Data for bits [3:0] in DDI register 62, - only bits selected by mask M0L will be affected by access]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B01</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 0 and 1]]></description>
    <addressOffset>0x00000180</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 1]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 1, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 0]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 0, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B23</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 2 and 3]]></description>
    <addressOffset>0x00000184</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 3]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 3, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 2]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 2, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B45</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 4 and 5]]></description>
    <addressOffset>0x00000188</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 5]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 5, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 4]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 4, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B67</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 6 and 7]]></description>
    <addressOffset>0x0000018C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 7]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 7, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 6]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 6, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B89</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 8 and 9]]></description>
    <addressOffset>0x00000190</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 9]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 9, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 8]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 8, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1011</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 10 and 11]]></description>
    <addressOffset>0x00000194</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 11]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 11, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 10]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 10, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1213</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 12 and 13]]></description>
    <addressOffset>0x00000198</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 13]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 13, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 12]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 12, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1415</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 14 and 15]]></description>
    <addressOffset>0x0000019C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 15]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 15, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 14]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 14, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1617</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 16 and 17]]></description>
    <addressOffset>0x000001A0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 17]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 17, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 16]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 16, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B1819</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 18 and 19]]></description>
    <addressOffset>0x000001A4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 19]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 19, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 18]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 18, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B2021</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 20 and 21]]></description>
    <addressOffset>0x000001A8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 21]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 21, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 20]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 20, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B2223</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 22 and 23]]></description>
    <addressOffset>0x000001AC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 23]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 23, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 22]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 22, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B2425</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 24 and 25]]></description>
    <addressOffset>0x000001B0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 25]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 25, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 24]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 24, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B2627</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 26 and 27]]></description>
    <addressOffset>0x000001B4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 27]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 27, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 26]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 26, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B2829</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 28 and 29]]></description>
    <addressOffset>0x000001B8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 29]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 29, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 28]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 28, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B3031</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 30 and 31]]></description>
    <addressOffset>0x000001BC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 31]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 31, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 30]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 30, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B3233</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 32 and 33]]></description>
    <addressOffset>0x000001C0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 33]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 33, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 32]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 32, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B3435</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 34 and 35]]></description>
    <addressOffset>0x000001C4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 35]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 35, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 34]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 34, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B3637</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 36 and 37]]></description>
    <addressOffset>0x000001C8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 37]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 37, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 36]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 36, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B3839</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 38 and 39]]></description>
    <addressOffset>0x000001CC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 39]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 39, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 38]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 38, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B4041</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 40 and 41]]></description>
    <addressOffset>0x000001D0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 41]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 41, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 40]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 40, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B4243</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 42 and 43]]></description>
    <addressOffset>0x000001D4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 43]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 43, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 42]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 42, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B4445</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 44 and 45]]></description>
    <addressOffset>0x000001D8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 45]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 45, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 44]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 44, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B4647</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 46 and 47]]></description>
    <addressOffset>0x000001DC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 47]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 47, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 46]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 46, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B4849</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 48 and 49]]></description>
    <addressOffset>0x000001E0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 49]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 49, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 48]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 48, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B5051</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 50 and 51]]></description>
    <addressOffset>0x000001E4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 51]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 51, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 50]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 50, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B5253</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 52 and 53]]></description>
    <addressOffset>0x000001E8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 53]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 53, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 52]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 52, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B5455</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 54 and 55]]></description>
    <addressOffset>0x000001EC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 55]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 55, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 54]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 54, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B5657</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 56 and 57]]></description>
    <addressOffset>0x000001F0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 57]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 57, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 56]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 56, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B5859</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 58 and 59]]></description>
    <addressOffset>0x000001F4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 59]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 59, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 58]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 58, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B6061</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 60 and 61]]></description>
    <addressOffset>0x000001F8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 61]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 61, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 60]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 60, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK8B6263</name>
    <description><![CDATA[Masked access (8m/8d) for DDI Registers at byte offsets 62 and 63]]></description>
    <addressOffset>0x000001FC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M1</name>
    <description><![CDATA[Mask for  DDI register 63]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>D1</name>
    <description><![CDATA[Data for DDI register 63, - only bits selected by mask M1 will be affected by access]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>M0</name>
    <description><![CDATA[Mask for  DDI register 62]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>D0</name>
    <description><![CDATA[Data for DDI register 62, - only bits selected by mask M0  will be affected by access]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B01</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 0 and 1]]></description>
    <addressOffset>0x00000200</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 0 and 1]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  0 and 1, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B23</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 2 and 3]]></description>
    <addressOffset>0x00000204</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 2 and 3]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  2 and 3, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B45</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 4 and 5]]></description>
    <addressOffset>0x00000208</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 4 and 5]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  4 and 5, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B67</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 6 and 7]]></description>
    <addressOffset>0x0000020C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 6 and 7]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  6 and 7, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B89</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 8 and 9]]></description>
    <addressOffset>0x00000210</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 8 and 9]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  8 and 9, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1011</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 10 and 11]]></description>
    <addressOffset>0x00000214</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 10 and 11]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  10 and 11, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1213</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 12 and 13]]></description>
    <addressOffset>0x00000218</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 12 and 13]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  12 and 13, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1415</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 14 and 15]]></description>
    <addressOffset>0x0000021C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 14 and 15]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  14 and 15, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1617</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 16 and 17]]></description>
    <addressOffset>0x00000220</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 16 and 17]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  16 and 17, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B1819</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 18 and 19]]></description>
    <addressOffset>0x00000224</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 18 and 19]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  18 and 19, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B2021</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 20 and 21]]></description>
    <addressOffset>0x00000228</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 20 and 21]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  20 and 21, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B2223</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 22 and 23]]></description>
    <addressOffset>0x0000022C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 22 and 23]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  22 and 23, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B2425</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 24 and 25]]></description>
    <addressOffset>0x00000230</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 24 and 25]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  24 and 25, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B2627</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 26 and 27]]></description>
    <addressOffset>0x00000234</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 26 and 27]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  26 and 27, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B2829</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 28 and 29]]></description>
    <addressOffset>0x00000238</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 28 and 29]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  28 and 29, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B3031</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 30 and 31]]></description>
    <addressOffset>0x0000023C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 30 and 31]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  30 and 31, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B3233</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 32 and 33]]></description>
    <addressOffset>0x00000240</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 32 and 33]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  32 and 33, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B3435</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 34 and 35]]></description>
    <addressOffset>0x00000244</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 34 and 35]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  34 and 35, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B3637</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 36 and 37]]></description>
    <addressOffset>0x00000248</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 36 and 37]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  36 and 37, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B3839</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 38 and 39]]></description>
    <addressOffset>0x0000024C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 38 and 39]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  38 and 39, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B4041</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 40 and 41]]></description>
    <addressOffset>0x00000250</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 40 and 41]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  40 and 41, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B4243</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 42 and 43]]></description>
    <addressOffset>0x00000254</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 42 and 43]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  42 and 43, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B4445</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 44 and 45]]></description>
    <addressOffset>0x00000258</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 44 and 45]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  44 and 45, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B4647</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 46 and 47]]></description>
    <addressOffset>0x0000025C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 46 and 47]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  46 and 47, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B4849</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 48 and 49]]></description>
    <addressOffset>0x00000260</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 48 and 49]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  48 and 49, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B5051</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 50 and 51]]></description>
    <addressOffset>0x00000264</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 50 and 51]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  50 and 51, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B5253</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 52 and 53]]></description>
    <addressOffset>0x00000268</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 52 and 53]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  52 and 53, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B5455</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 54 and 55]]></description>
    <addressOffset>0x0000026C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 54 and 55]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  54 and 55, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B5657</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 56 and 57]]></description>
    <addressOffset>0x00000270</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 56 and 57]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  56 and 57, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B5859</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 58 and 59]]></description>
    <addressOffset>0x00000274</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 58 and 59]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  58 and 59, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B6061</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 60 and 61]]></description>
    <addressOffset>0x00000278</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 60 and 61]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  60 and 61, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MASK16B6263</name>
    <description><![CDATA[Masked access (16m/16d) for DDI Registers at byte offsets 62 and 63]]></description>
    <addressOffset>0x0000027C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>M</name>
    <description><![CDATA[Mask for DDI register 62 and 63]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>D</name>
    <description><![CDATA[Data for DDI register at offsets  62 and 63, - only bits selected by mask M  will be affected by access]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>BROM</name>
<description><![CDATA[General Purpose RAM]]></description>
<baseAddress>0x10000000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00020000</size>
<usage>registers</usage>
</addressBlock>
<registers>
</registers>
</peripheral>
<peripheral>
<name>RFCORERAM</name>
<description><![CDATA[Dummy Component for CC26xx memory map template]]></description>
<baseAddress>0x21000000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000100</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>DUMMY_REG0</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DUMMY_BITFIELD</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>FLASH_CFG</name>
<description><![CDATA[Dummy Component for CC26xx memory map template]]></description>
<baseAddress>0x50000000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000100</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>DUMMY_REG0</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DUMMY_BITFIELD</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AON_BATMON</name>
<description><![CDATA[]]></description>
<baseAddress>0x40095000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000400</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>CONFIGURATION</name>
    <description><![CDATA[General configuration of BATMON]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>CALCULATION</name>
    <description><![CDATA[0: Calculation block disabled
1: Calculation block enabled]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>MEASUREMENT</name>
    <description><![CDATA[0: Measurements disabled
1: Measurements are performed(battery voltage and temperature)]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MEASUREPER</name>
    <description><![CDATA[Measurement periode configuration (bmon and temp)]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>CFG</name>
    <description><![CDATA[11: Measure every 32 cycle
10: Measure every 16 cycle
01: Measure every 8 cycle
00: Measure continuously]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>COMPTEST</name>
    <description><![CDATA[Enable comparator test]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>ENABLE</name>
    <description><![CDATA[1: Testing of comparator possible.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TEMPP0</name>
    <description><![CDATA[Temperature calculation parameter 0. Sets the constant term in the selector vaule – to – temperature value quadratic equation.]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CFG</name>
    <description><![CDATA[The configuration value will be mapped before used in temperature calculation. The values below reflect the mapped end value.

bit 7: Select range
  0: range -384 - -257
  1: range -256 - -129

bit [6:0]: offset from range base (-384 or -256)]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TEMPP1</name>
    <description><![CDATA[Temperature calculation parameter 1. Sets the linear coefficient in the quadratic equation.]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>CFG</name>
    <description><![CDATA[The configuration value will be mapped before used in temperature calculation. The values below reflect the mapped end value.

bit [5:0]: offset from range base 256 with resolution of 4 (2 bits). Max value: 508]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TEMPP2</name>
    <description><![CDATA[Temperature calculation parameter 2. Sets the quadratic coefficient in the quadratic equation.]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>CFG</name>
    <description><![CDATA[The configuration value will be mapped before used in temperature calculation. The values below reflect the mapped value.

bit [4:0]: offset from range base 64 with resolution of 2 (1 bit). Max value: 126]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>BMONP0</name>
    <description><![CDATA[Battery voltage calculation parameter 0. Sets the linear coefficient in the linear equation for selector value – to – battery voltage conversion.]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>CFG</name>
    <description><![CDATA[The configuration value will be mapped before used in voltage calculation. The values below reflect the mapped end value.

bit 5: Select range
  0: range 352 - 383
  1: range 384 - 415

bit [4:0]: offset from range base (352 or 384)]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>BMONP1</name>
    <description><![CDATA[Battery voltage calculation parameter 1. Sets the constant term in the linear equation.]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>CFG</name>
    <description><![CDATA[The configuration value will be mapped before used in voltage calculation. The values below reflect the mapped value.

bit [5:0]: offset from range base 128. Max value: 191]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCSTRP0</name>
    <description><![CDATA[IO drive strength conversion parameter 0]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000028</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>CFG2</name>
    <description><![CDATA[Configuration of second stage of the drive strength conversion]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>CFG1</name>
    <description><![CDATA[Configuration of first stage of the drive strength conversion]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FLASHPUMPP0</name>
    <description><![CDATA[Flash pump conversion parameter 0]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>OVERRIDE</name>
    <description><![CDATA[0: Override disabled
1: Override enabled and the 4 LSBs of this register is used towards flash pump.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>HYSTERESIS</name>
    <description><![CDATA[0: 1 bit hysteresis between rising and falling voltage compare
1: 2 bit hysteresis between rising and falling voltage compare]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CFG</name>
    <description><![CDATA[Adjustmen of the voltage limits. All zeros use lowest limits, all ones configures highest limits.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>BATTERY</name>
    <description><![CDATA[Battery voltage status in Volts]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>INTEGER</name>
    <description><![CDATA[Integer part]]></description>
    <bitRange>[10:8]</bitRange>
  </field>
  <field>
    <name>FRACTIONAL</name>
    <description><![CDATA[Fractional part]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>BATTERYUPDATE</name>
    <description><![CDATA[Battery voltage updated]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[1 if new battery voltage is present.
Write '1' to clear the status.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TEMPERATURE</name>
    <description><![CDATA[Temperature status in degree Celsius]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>INTEGER</name>
    <description><![CDATA[Integer part (signed)]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>FRACTIONAL</name>
    <description><![CDATA[Fractional part]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TEMPERATUREUPDATE</name>
    <description><![CDATA[Temperature updated]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[1 if new temperature is present.
Write '1' to clear the status.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>COMPTESTOUT</name>
    <description><![CDATA[Comparator test output]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Comparator output in test mode]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IODRIVESTRENGTH</name>
    <description><![CDATA[IO drive strength status register]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[IO drive strength sent towards the AON IOC (gray encoded)]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>VINAT</name>
    <description><![CDATA[Voltage indication status register. Reflects status sent towards Flash Pump]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>VINAT3P0</name>
    <description><![CDATA[1: Indicates that the Voltage is above 3.0 Volts]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>VINAT2P4</name>
    <description><![CDATA[1: Indicates that the Voltage is above 2.4 Volts]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>VINAT2P1</name>
    <description><![CDATA[1: Indicates that the Voltage is above 2.1 Volts]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>VINAT1P7</name>
    <description><![CDATA[1: Indicates that the Voltage is above 1.7 Volts]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SAR</name>
    <description><![CDATA[SAR status register]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[0: SAR search not done yet
1: SAR search done]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AON_IOC</name>
<description><![CDATA[]]></description>
<baseAddress>0x40094000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000400</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>IOSTRMIN</name>
    <description><![CDATA[IO Drive Strength Minimum setting]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000003</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>MIN</name>
    <description><![CDATA[Gray encoded value to output on pad_STR0/1/2_o when mcu_ioc_STR_i selects minimum drive strength]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOSTRMED</name>
    <description><![CDATA[IO Drive Strength Medium setting]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000006</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>MED</name>
    <description><![CDATA[Gray encoded value to output on pad_STR0/1/2_o when mcu_ioc_STR_i selects medium drive strength]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOSTRMAX</name>
    <description><![CDATA[IO Drive Strength Maximum setting]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000005</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>MAX</name>
    <description><![CDATA[Gray encoded value to output on pad_STR0/1/2_o when mcu_ioc_STR_i selects maximum drive strength]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCLATCH</name>
    <description><![CDATA[Controls transparency of all latches holding I/O or configuration state from the MCU IOC]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>ENABLE</name>
    <description><![CDATA[0: Latches are static
1: Latches are transparent]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLK32K</name>
    <description><![CDATA[Control of 32 KHz clock]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>OEN</name>
    <description><![CDATA[0: Output enable active
1: Output enable not active]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AON_EVENT</name>
<description><![CDATA[]]></description>
<baseAddress>0x40093000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000400</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>CTRLWUMCU</name>
    <description><![CDATA[Wake-up selector for MCU]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x3F3F3F3F</resetValue>
<fields>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:30]</bitRange>
  </field>
  <field>
    <name>WU3</name>
    <description><![CDATA[Event source ID for MCU wake-up event 3]]></description>
    <bitRange>[29:24]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[]]></description>
    <bitRange>[23:22]</bitRange>
  </field>
  <field>
    <name>WU2</name>
    <description><![CDATA[Event source ID for MCU wake-up event 2]]></description>
    <bitRange>[21:16]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>WU1</name>
    <description><![CDATA[Event source ID for MCU wake-up event 1]]></description>
    <bitRange>[13:8]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>WU0</name>
    <description><![CDATA[Event source ID for MCU wake-up event 0]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CTRLWUAUX</name>
    <description><![CDATA[Wake-up selector for AUX]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x003F3F3F</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:22]</bitRange>
  </field>
  <field>
    <name>WU2</name>
    <description><![CDATA[Event source ID for AUX wake-up event 2]]></description>
    <bitRange>[21:16]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>WU1</name>
    <description><![CDATA[Event source ID for AUX wake-up event 1]]></description>
    <bitRange>[13:8]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>WU0</name>
    <description><![CDATA[Event source ID for AUX wake-up event 0]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CTRLEVENTMCU</name>
    <description><![CDATA[Event selector for MCU]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x002B2B2B</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:22]</bitRange>
  </field>
  <field>
    <name>AONS2</name>
    <description><![CDATA[Event source ID for MCU AONS  event 2]]></description>
    <bitRange>[21:16]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[]]></description>
    <bitRange>[15:14]</bitRange>
  </field>
  <field>
    <name>AONS1</name>
    <description><![CDATA[Event source ID for MCU AONS  event 1]]></description>
    <bitRange>[13:8]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>AONS0</name>
    <description><![CDATA[Event source ID for MCU AONS  event 0]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CTRLEVENTRTC</name>
    <description><![CDATA[Event selector for MCU]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000003F</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>AONS0</name>
    <description><![CDATA[Event source ID for RTC AONS  event 0]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AON_WUC</name>
<description><![CDATA[]]></description>
<baseAddress>0x40091000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>MCUCLK</name>
    <description><![CDATA[MCU Clock Management]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>CALIBRATED</name>
    <description><![CDATA[MCU bootcode will set this bit when the MCU_CLK  HF is calibrated.  The FLASH can not be used until this bit is set.
1: MCU clock is calibrated to 48 Mhz, allowing flash to power up.
0: Flash must not assume that the sclk_hf is safe]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>PDSRC</name>
    <description><![CDATA[When MCU requests powerdown with sclk_hf as source, then WUC will switch over to this clock source during powerdown, and automatically switch back to sclk_hf when the system is back in active mode
00: no clock in pd
01: sclk_lf
10: sclk_mf
11: reserved
]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AUXCLK</name>
    <description><![CDATA[AUX Clock Management]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RES1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:13]</bitRange>
  </field>
  <field>
    <name>PDSRC</name>
    <description><![CDATA[When AUX requests powerdown with sclk_hf as source, then WUC will switch over to this clock source during powerdown, and automatically switch back to sclk_hf when the system is back in active mode
00: no clock in pd
01: sclk_lf
10: sclk_mf
11: reserved
]]></description>
    <bitRange>[12:11]</bitRange>
  </field>
  <field>
    <name>DIV</name>
    <description><![CDATA[Select the AUX clock divider for hfclk
000: DIV 2
001: DIV 4
010: DIV 8
011: DIV 16
100: DIV 32
101: DIV 64
110: DIV 128
111: DIV 256
NB: It is not supported to change the aux clock divider while the hfclk is active]]></description>
    <bitRange>[10:8]</bitRange>
  </field>
  <field>
    <name>RES0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:3]</bitRange>
  </field>
  <field>
    <name>SRC</name>
    <description><![CDATA[Selects the clock source for AUX:
001: sclk_hf
010: sclk_mf
100: sclk_lf
Others: reserved
NB: Switching the clock source is guaranteed to be glitchless]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MCUCFG</name>
    <description><![CDATA[MCU Configuration]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000F</resetValue>
<fields>
  <field>
    <name>RES1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:18]</bitRange>
  </field>
  <field>
    <name>VIRTOFF</name>
    <description><![CDATA[Controls action when receiving a request to power-off MCU:
0: Power-off MCU
1: Assert reset and stop clock, but keep MCU powered (virtual power-off)]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>FIXEDWU</name>
    <description><![CDATA[Controls timing of MCU-wakeup:
0: MCU wake-up is immediately following triggering event
1: MCU wake-up is forced to happen a fixed number of 32 KHz clocks following the triggering event.
The number of 32 Khz clock cycles is configured in CONFIG.FIXEDWUPERIOD register
This bit is used to ensure that the MCU is always woken up an exact number of clocks following the triggering event by compensating for any  variable delays caused by other activities going on at the time of wakeup (such as a recharge event etc.)]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RES3</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:4]</bitRange>
  </field>
  <field>
    <name>SRAMRET</name>
    <description><![CDATA[MCU RAM is partitioned into 4 banks of 1Kx32 each. Bit #n controls retention mode for RAM bank #n:
0: Retention disabled
1: Retention enabled
NB: If retention is disabled for all banks, the RAM will be powered off when it would otherwise be put in retention mode]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AUXCFG</name>
    <description><![CDATA[AUX Configuration]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RES1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:18]</bitRange>
  </field>
  <field>
    <name>VIRTOFF</name>
    <description><![CDATA[Controls action when receiving a request to power-off AUX:
0: Power-off AUX
1: Assert reset and stop clock, but keep AUX powered (virtual power-off)]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>FIXEDWU</name>
    <description><![CDATA[Controls timing of AUX-wakeup:
0: AUX wake-up is immediately following triggering event
1: AUX wake-up is forced to happen a fixed number of 32 KHz clocks following the triggering event.
The number of  32KHz cloc cycles is configured in CONFIG.FIXEDWUPERIOD register.
This bit is used to ensure that the AUX is always woken up an exact number of clocks following the triggering event by compensating for any  variable delays caused by other activities going on at the time of wakeup (such as a recharge event etc.)
NB: Waking up AUX by FORCEON and SWEVENT is not affected by this bit]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RES0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:1]</bitRange>
  </field>
  <field>
    <name>SRAMRET</name>
    <description><![CDATA[AUX RAM is a single 512x16 instance. This bit controls retention mode for the RAM:
0: Retention is disabled
1: Retention is enabled
NB: If retention is disabled, the RAM will be powered off when it would otherwise be put in retention mode]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AUXEVENT</name>
    <description><![CDATA[AUX Event Management]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESETREQ</name>
    <description><![CDATA[Reset request for AUX
1: AUX reset pin is asserted
0: AUX reset pin is deasserted]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>RES0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[30:3]</bitRange>
  </field>
  <field>
    <name>RUNPROG</name>
    <description><![CDATA[Tells AUX that it has a valid image in the memory
1: AUX will start executing the program in AUXRAM when it wakes up
0: AUX may wake up, but controller will remain in idle since memory image can not be trusted]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>SWEVENT</name>
    <description><![CDATA[Forces AUX to be powered on, and a SW event to be sent to the AUX controller:
0: No action
1: Force AUX to be powered on, and generate SW event to AUX]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>FORCEON</name>
    <description><![CDATA[Forces AUX to be powered on and held on until forceon is released again. MCU will use this bit to ensure that AUX peripherals remains even if AUX requests to get powered of.
1: AUX can not request power off or disconnect
0: AUX will get powered of when it requests it.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PWRSTAT</name>
    <description><![CDATA[Power Status]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES5</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:23]</bitRange>
  </field>
  <field>
    <name>OSCGBIAS</name>
    <description><![CDATA[Indicates OSC GBIAS state:
0: OSC is not requesting GBIAS
1: OSC is requesting GBIAS]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>AUXGBIAS</name>
    <description><![CDATA[Indicates AUX GBIAS state:
0: AUX is not requesting GBIAS
1: AUX is requesting GBIAS]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>MCUGBIAS</name>
    <description><![CDATA[Indicates MCU GBIAS state:
0: MCU is not requesting GBIAS
1: MCU is requesting GBIAS]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>RES4</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>OSCBGAP</name>
    <description><![CDATA[Indicates OSC BGAP state:
0: OSC is not requesting BGAP
1: OSC is requesting BGAP]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>AUXBGAP</name>
    <description><![CDATA[Indicates AUX BGAP state:
0: AUX is not requesting BGAP
1: AUX is requesting BGAP]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>MCUBGAP</name>
    <description><![CDATA[Indicates MCU BGAP state:
0: MCU is not requesting BGAP
1: MCU is requesting BGAP]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RES3</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>GBIASON99</name>
    <description><![CDATA[Indicates GBIAS state:
0: GBIAS is powered off
1: GBIAS is powered on and steady within 99%]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>GBIASON</name>
    <description><![CDATA[Indicates GBIAS state:
0: GBIAS is powered off
1: GBIAS is powered on and steady within 95%]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>BGAPON</name>
    <description><![CDATA[Indicates BGAP state:
0: BGAP is powered off
1: BGAP is powered on]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>RES2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>AUXPWRDOWN</name>
    <description><![CDATA[Indicates state of power supply as seen by AUX:
0: Active mode
1: Powerdown mode]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>MCUPWRDOWN</name>
    <description><![CDATA[Indicates state of power supply as seen by MCU:
0: Active mode
1: Powerdown mode]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RES1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>JTAGPWR</name>
    <description><![CDATA[Indicates JTAG power state:
0: JTAG is powered off
1: JTAG is powered on]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>AUXPWR</name>
    <description><![CDATA[Indicates AUX power state:
0: AUX is powered off
1: AUX is powered on and ready for use ( also connected to bus )]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>MCUPWR</name>
    <description><![CDATA[Indicates MCU power state:
0: MCU is powered off
1: MCU is powered on]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>AUXBUSRESET_DONE</name>
    <description><![CDATA[Indicates Reset Done from AUX Bus:
0: AUX Bus is being reset
1: AUX Bus reset is released]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>AUXBUSCONNECT</name>
    <description><![CDATA[Indicates that AUX Bus is connected:
0: AUX bus is not connected
1: AUX bus is connected ( idle_ack = 0 )]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>AUXRESET_DONE</name>
    <description><![CDATA[Indicates Reset Done from AUX:
0: AUX is being reset
1: AUX reset is released]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>PWRDOWN</name>
    <description><![CDATA[Indicates state of power supply:
0: Active mode
1: Powerdown mode (limited current supply)]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SHUTDOWN</name>
    <description><![CDATA[Shutdown Control]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>JTAGOVERRIDE</name>
    <description><![CDATA[This register is ignored. Shutdown requests can be overriden directly from WUCTAP]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>EN</name>
    <description><![CDATA[Writing a 1 to this bit force all I/O values to be latched – possibly enabling I/O wakeup – then all internal power supplies are turned off, effectively puttng the device into Shutdown mode.
Note: The shutdown request / IO latching does not take effect unti next timel system enters powerdown
]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG</name>
    <description><![CDATA[General Configuration]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>OFFPDDIS</name>
    <description><![CDATA[Controls whether MCU and AUX requesting to be powered off will enable a transition to powerdown:
0: Enabled
1: Disabled]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>FIXEDWUPERIOD</name>
    <description><![CDATA[Select the a wakeup period for AUX and MCU wakeup. Wakeup time will take at least the number of lf_clk cycles specified in this register, when enabed by FIXEDWU field in MCUCFG and AUXCFG.]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>AUXSRAMERASE</name>
    <description><![CDATA[Asserting this bit will erase the AUX RAM ( by asserting the eroase pin to the RAM macro)
Note. This bit can be locked]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>MCUSRAMERASE</name>
    <description><![CDATA[Asserting this bit will erase the MCU RAM ( by asserting the eroase pin to the RAM macro)
Note: This bit can be locked]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>AUXSRAMREPAIR</name>
    <description><![CDATA[SW-controlled bit reflecting the AUX SRAM repair state:
0: AUX SRAM has not been repaired
1: AUX SRAM has been repaired
NB: Once the AUX SRAM has been repaired, SW sets this bit. When this bit is set, SW will ensure that AUX SRAM is not being repaired again, as that would corrupt the contents]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>MCUSRAMREPAIR</name>
    <description><![CDATA[SW-controlled bit reflecting the MCU SRAM repair state:
0: MCU SRAM has not been repaired
1: MCU SRAM has been repaired
NB: Once the MCU SRAM has been repaired, SW sets this bit. When this bit is set, SW will ensure that MCU SRAM is not being repaired again, as that would corrupt the contents]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STATUS</name>
    <description><![CDATA[General Status]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>TAP_SECURTY_CTRL</name>
    <description><![CDATA[Readback of security ctrl word of WUC_TAP
Bit 0: t2c_wuc_sec_chiperase
Bit 1:t2c_wuc_sec_totalerase
Bit 2:t2c_wuc_sec_bddat
Bit 3:t2c_wuc_sec_bdrdy
Bit 4 :t2c_wuc_sec_aux_reset_req
Bit 5: t2c_wuc_sec_mcu_reset_req
Bit 6: t2c_wuc_sec_res6
Bit 7: t2c_wuc_sec_res7
]]></description>
    <bitRange>[23:16]</bitRange>
  </field>
  <field>
    <name>RES1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:10]</bitRange>
  </field>
  <field>
    <name>TOTALERASE</name>
    <description><![CDATA[Request set by WUC TAP to request ROM FW to perform a total Flash erase
0: No action
1: Perform total Flash erase
This bit can only be set if the 128-bit unlock key has been entered correctly, but it is NOT dependent on LOCKCFG.BACKDOORENABLE.
This bit can only be cleared by writing a 1 to it]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>CHIPERASE</name>
    <description><![CDATA[Request set by WUC TAP to request ROM FW to perform a chip erase
0: No action
1: Perform full Chip erase
This bit can only be cleared by writing a 1 to it]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RES0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:2]</bitRange>
  </field>
  <field>
    <name>MCURESETSRC</name>
    <description><![CDATA[Indicates source of last MCU VD warm reset:
0: MCU SW reset
1: JTAG reset
This bit can only be cleared by writing a 1 to it]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>MCUWARMRESET</name>
    <description><![CDATA[Indicates type of last MCU VD reset:
0: Last MCU reset was not a warm reset
1: Last MCU reset was a warm reset
This bit can only be cleared by writing a 1 to it]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RCCFG</name>
    <description><![CDATA[Recharge Controller Configuration]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>ADEN</name>
    <description><![CDATA[Enable adaptation of recharge period.
The details of the adaptation algorithm is described in the spec (TBD)]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>RES</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[30:24]</bitRange>
  </field>
  <field>
    <name>C2</name>
    <description><![CDATA[Gain factor for adaptive recharge algorithm

period_new=period * ( 1+/-(2^-C1+2^-C2)
Valiid values for C2 is 2 to 10]]></description>
    <bitRange>[23:20]</bitRange>
  </field>
  <field>
    <name>C1</name>
    <description><![CDATA[Gain factor for adaptive recharge algorithm

period_new=period * ( 1+/-(2^-C1+2^-C2)
Valiid values for C1 is 1 to 10]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>MAXRCPERIOD_M</name>
    <description><![CDATA[This register defines the Max period that the recharge algoritm can take, ie it defines  the maximum number of cycles between 2 recharges.
The maximum number of cycles is specified with a 5 bit mantissa and 3 bit exponent:
MAXCYCLES=({MAXPERIOD_M,4b'1111}<<MAXPERIOD_E)
This field sets the mantissa of the MAXPERIOD]]></description>
    <bitRange>[15:11]</bitRange>
  </field>
  <field>
    <name>MAXRCPERIOD_E</name>
    <description><![CDATA[This register defines the Max period that the recharge algoritm can take, ie it defines  the maximum number of cycles between 2 recharges.
The maximum number of cycles is specified with a 5 bit mantissa and 3 bit exponent:
MAXCYCLES=({MAXPERIOD_M,4'b1111}<<MAXPERIOD_E)
This field sets the exponent of the MAXPERIOD]]></description>
    <bitRange>[10:8]</bitRange>
  </field>
  <field>
    <name>PERIOD_M</name>
    <description><![CDATA[Number of 32 KHz clocks between activation of recharge controller
For recharge algorithm, PERIOD is the initial period when entering powerdown mode. The adaptive recharge algoritm will not change this register
PERIOD will effectivly be a 16 bit value coded in a 5 bit mantissa and 3 bit exponent:

This field sets the Mantissat of the Period. PERIOD= ({PERIOD_M,4b'1111} <<PERIOD_E)]]></description>
    <bitRange>[7:3]</bitRange>
  </field>
  <field>
    <name>PERIOD_E</name>
    <description><![CDATA[Number of 32 KHz clocks between activation of recharge controller
For recharge algorithm, PERIOD is the initial period when entering powerdown mode. The adaptive recharge algoritm will not change this register
PERIOD will effectivly be a 16 bit value coded in a 5 bit mantissa and 3 bit exponent:
This field sets the Exponent of the Period. PERIOD= ({PERIOD_M,4b'1111} <<PERIOD_E)]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RCSTAT</name>
    <description><![CDATA[Recharge Controller Status]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>VDDRSMP</name>
    <description><![CDATA[The last 4 VDDR samples, bit 0 being the newest]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>GOODPER</name>
    <description><![CDATA[The maximum value of recharge period seen with VDDR>threshold]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>OSCCFG</name>
    <description><![CDATA[Oscillator Configuration]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PERIOD_M</name>
    <description><![CDATA[Number of 32 KHz clocks between oscillator amplitude calibrations.
When this counter expires, an oscillator amplitude calibration is triggered immediately in Active mode. When this counter expires in Powerdown mode an internal flag is set that causes GBIAS to turn on together with BGAP when the next recharge occurs, at the same time triggering the oscillator amplitude calibration as well as a recharge of the uLDO reference voltage.
The Period will effectivly be a 16 bit value coded in a 5 bit mantissa and 3 bit exponent
PERIOD = ({PERIOD_M,4'b1111} << PERIOD_E)
This field sets the mantissa
Note: Oscillator amplitude calibration is turned of when both OSCCFG.PERIOD_M and OSCCFG.PERIOD_E are set to 0]]></description>
    <bitRange>[7:3]</bitRange>
  </field>
  <field>
    <name>PERIOD_E</name>
    <description><![CDATA[Number of 32 KHz clocks between oscillator amplitude calibrations.
When this counter expires, an oscillator amplitude calibration is triggered immediately in Active mode. When this counter expires in Powerdown mode an internal flag is set that causes GBIAS to turn on together with BGAP when the next recharge occurs, at the same time triggering the oscillator amplitude calibration as well as a recharge of the uLDO reference voltage.
The Period will effectivly be a 16 bit value codedn in a 5 bit mantissa and 3 bit exponent
PERIOD = ({PERIOD_M,4'b1111}} << PERIOD_E)
This field sets the exponent
Note: Oscillator amplitude calibration is turned of when both OSCCFG.PERIOD_M and OSCCFG.PERIOD_E are set to 0]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>JTAGCFG</name>
    <description><![CDATA[JTAG Configuration]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000100</resetValue>
<fields>
  <field>
    <name>RES1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>PWRMODE</name>
    <description><![CDATA[Controls JTAG VD power state:
0: Controlled exclusively b y icemelter/icepick
1: JTAG VD is forced on, independent of icemelter/icepick
NB: the reset value causes JTAG VD to be powered on by default. SW must clear this bit to turn off the JTAG VD]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RES0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>PBIST2TAP</name>
    <description><![CDATA[PBIST2 TAP access control:
0: Disabled
1: Enabled
NB: This bit can be locked]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>PBIST1TAP</name>
    <description><![CDATA[PBIST1 TAP access control:
0: Disabled
1: Enabled
NB: This bit can be locked]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RES2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TESTTAP</name>
    <description><![CDATA[Test TAP access control:
0: Disabled
1: Enabled
NB: This bit can be locked]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>WUCTAP</name>
    <description><![CDATA[WUC TAP debug access control:
0: Disabled
1: Enabled
Note that the basic security releated WUC TAP functions described here  are always open
NB: This bit can be locked]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>PRCMTAP</name>
    <description><![CDATA[PRCM access control:
0: Disabled
1: Enabled
NB: This bit can be locked]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CPUDAP</name>
    <description><![CDATA[Main CPU DAP access control:
0: Disabled
1: Enabled
NB: This bit can be locked]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>JTAGUSERCODE</name>
    <description><![CDATA[JTAG USERCODE]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x0B99A02F</resetValue>
<fields>
  <field>
    <name>USERCODE</name>
    <description><![CDATA[32-bit JTAG USERCODE register feeding main JTAG TAP
NB: This field can be locked]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UNLOCK0</name>
    <description><![CDATA[UNLOCK Key Part 0]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>KEY</name>
    <description><![CDATA[Bit [31:0] of the 128 bit unlock code.
NB: This register is write-only and can be locked]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UNLOCK1</name>
    <description><![CDATA[UNLOCK Key Part 1]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000FFFF</resetValue>
<fields>
  <field>
    <name>KEY</name>
    <description><![CDATA[Bit [63:32] of the 128 bit unlock code.
NB: This register is write-only and can be locked]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UNLOCK2</name>
    <description><![CDATA[UNLOCK Key Part 2]]></description>
    <addressOffset>0x00000088</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>KEY</name>
    <description><![CDATA[Bit [95:64] of the 128 bit unlock code.
NB: This register is write-only and can be locked]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UNLOCK3</name>
    <description><![CDATA[UNLOCK Key Part 3]]></description>
    <addressOffset>0x0000008C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000FFFF</resetValue>
<fields>
  <field>
    <name>KEY</name>
    <description><![CDATA[Bit [127:96] of the 128 bit unlock key.
NB: This register is write-only and can be locked]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>LOCKCFG</name>
    <description><![CDATA[Lock Configuration]]></description>
    <addressOffset>0x00000090</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>SECURITYSTATE</name>
    <description><![CDATA[Shows Device Security State:
0: Locked
1: Unlocked
The Device Security State is unlocked if the efuse unlocked bit is set, or if the correct 128-bit unlock key has been provided (if enabled by LOCKCFG.BACKDOORENABLE).
All taps/daps will be open when this bit is set]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>STICKYBITOVERRIDE</name>
    <description><![CDATA[Sticky bit Unlock State:
0: Locked
1: Unlocked
The Sticky bit Unlock State is unlocked if the correct 128-bit unlock key has been provided (if enabled by LOCKCFG.BACKDOORENABLE).
The Stickybitoverrode is propagated to other modules containing Lockable bits to allow them to be unlocked.
Also, when the STICKYBITOVERRIDE is set, -  LOCKCFG.LOCK can be cleared.]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>RES</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[29:3]</bitRange>
  </field>
  <field>
    <name>SECURITYINITIALIZED</name>
    <description><![CDATA[Indicates to ICEPICK that bootcode has finished security initialization.
Bootcode writes to this register as theend of the safezone boot sequence.
1: Security initialization is done
0: Security initialization is not yet done.
Note that this bit is not protected.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>BACKDOORENABLE</name>
    <description><![CDATA[Controls 128-bit unlock key feature:
0: Unlock via JTAG is disabled
1: Unlock via JTAG is enabled
Note that even if unlock is disabled, total erase of the Flash is still enabled if the entered key is correct
NB: This bit can be locked]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>LOCK</name>
    <description><![CDATA[Controls access to WUC Lockable bits:
0: Lockable bits in WUC are writeable
1: Lockable bits in WUC can't be written
NB: Once set to 1, this bit can only be cleared if the sticky bit unlock is asserted]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AON_RTC</name>
<description><![CDATA[]]></description>
<baseAddress>0x40092000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000400</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>CONFIG</name>
    <description><![CDATA[Configuration register]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:19]</bitRange>
  </field>
  <field>
    <name>EVTMASK</name>
    <description><![CDATA[Eventmask selecting which delayed event signals are OR'ed together to form the combined event.
16 : Use CH0 delayed event in combined event
17:  Use CH1 delayed event in combined event
18: Use CH2 delayed event in combined event]]></description>
    <bitRange>[18:16]</bitRange>
  </field>
  <field>
    <name>RES1</name>
    <description><![CDATA[]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>EVTDELAY</name>
    <description><![CDATA[No of clock cycles the delayed event is delayed
0x0 : no delay
0x1: 1
0x2: 2
0x3: 4
0x4: 8
0x5: 16
0x6: 32
0x7: 48
0x8: 64
0x9: 80
0xA: 96
0xB: 112
0xC: 128
0xD: 144]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>RESET</name>
    <description><![CDATA[RESET RTC counter
The bit is cleared automatically by HW]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RES2</name>
    <description><![CDATA[]]></description>
    <bitRange>[6:2]</bitRange>
  </field>
  <field>
    <name>RTCUPDEN</name>
    <description><![CDATA[Enable RTC Update tick
(16 Khz signal used in radio)
1: RTC_UPD signal is toggling @16 kHz
0: RTC_UPD signal is 0]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>ENABLE</name>
    <description><![CDATA[Enable RTC counter
0: Halted (frozen)
1: Running]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STATUS</name>
    <description><![CDATA[Status register
Note: Reading from this register will force an immediate
synchronization of the aon status bits. The read operation is stalled for 2 cycles to ensure that data is clocked through the synchronizers]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES0</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>EVENT2</name>
    <description><![CDATA[Set by HW on CH2 event.
Cleared by writing 1, or by writing 1 to CLREVENT2, or asserting EventClr[2] HW pin (done by AUX)]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RES1</name>
    <description><![CDATA[]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>EVENT1</name>
    <description><![CDATA[Set by HW on CH1 event.
Cleared by writing 1, or by writing 1 to CLREVENT1, or asserting EventClr[1] HW pin]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RES2</name>
    <description><![CDATA[]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>EVENT0</name>
    <description><![CDATA[Set by HW on CH0 event.
Cleared by writing 1, or by writing 1 to CLREVENT0, or asserting EventClr[0] HW pin]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEC</name>
    <description><![CDATA[Seconds register]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>SEC</name>
    <description><![CDATA[Unsigned integer counting seconds. Incremented when SUBSEC overflows]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SUBSEC</name>
    <description><![CDATA[Subseconds register]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>SUBSEC</name>
    <description><![CDATA[the SUBSECINC value]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SUBSECINC</name>
    <description><![CDATA[Subseconds register]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00800000</resetValue>
<fields>
  <field>
    <name>RES0</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:24]</bitRange>
  </field>
  <field>
    <name>SUBSECINC</name>
    <description><![CDATA[This value is added to RTC_SUBSEC.SUBSEC on every cycle. To perform the addition, SUBSECINC[23:6] are aligned with SUBSEC[17:0]. The remaining bits SUBSECINC[5:0] are accumulated in a hidden 6-bit register that generates a carry into the above mentioned addition on overflow.
The default value corresponds to incrementing by precisely 1/32768 of a second.]]></description>
    <bitRange>[23:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CHCFG</name>
    <description><![CDATA[Channel configuration register]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES0</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:19]</bitRange>
  </field>
  <field>
    <name>CH2CONTROL</name>
    <description><![CDATA[Set to enable continuous opereation of CH2]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>RES1</name>
    <description><![CDATA[]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>CH2ENABLE</name>
    <description><![CDATA[Set to enable CH2]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RES2</name>
    <description><![CDATA[]]></description>
    <bitRange>[15:10]</bitRange>
  </field>
  <field>
    <name>CH1MODE</name>
    <description><![CDATA[Set CH1 mode
0: Compare mode (default)
1: Capture mode]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>CH1ENABLE</name>
    <description><![CDATA[Set to enable CH1]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RES3</name>
    <description><![CDATA[]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>CH0ENABLE</name>
    <description><![CDATA[Set to enable CH0]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CMP0</name>
    <description><![CDATA[CH0 compare register]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CMP0</name>
    <description><![CDATA[CH0 compare value
When CMP0 == {SEC[15:0],SUBSEC[31:16]}, a CH0 event is generated]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CMP1</name>
    <description><![CDATA[CH1 compare register]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CMP1</name>
    <description><![CDATA[CH1 compare value
When CMP1 == {SEC[15:0],SUBSEC[31:16]}, a CH1 event is generated.
Only valid if CH1 is in compare mode]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CMP2</name>
    <description><![CDATA[CH2 compare register]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CMP2</name>
    <description><![CDATA[CH2 compare value
When CMP2 == {SEC[15:0],SUBSEC[31:16]}, a CH2 event is generated]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CMP2INC</name>
    <description><![CDATA[CH2 compare increment register]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CMP2INC</name>
    <description><![CDATA[This value is added to CMP2 following a CH2 event, if CH2 is in continuous mode]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CAPTURE1</name>
    <description><![CDATA[CH1 capture register]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>SEC</name>
    <description><![CDATA[CH1 capture value of SEC[15:0], when CH1 capture event occurs.
Only valid if CH1 is in capture mode]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>SUBSEC</name>
    <description><![CDATA[CH1 capture value fo SUBSEC[31:16], when CH1 capture event occurs.
Only valid if CH1 is in capture mode]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYNC</name>
    <description><![CDATA[OCP synchronization register]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES0</name>
    <description><![CDATA[]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>WBUSY</name>
    <description><![CDATA[This register will always return 0,- however it will not return the value until there are no outstanding write requests between AONIF and AON
Note: Writing to this register prior to reading will force a wait until next LF_CLK edge. This is recommended for syncing read registers from AON when waking up from sleep
Failure to do so may result in reading aon values from prior to going to sleep]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>AON_SYSCTRL12</name>
<description><![CDATA[]]></description>
<baseAddress>0x40090000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000400</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>POWER</name>
    <description><![CDATA[Power management]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>VDDS3SEGENSET</name>
    <description><![CDATA[When written with a 1, VDDS3 I/O segment is enabled]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>VDDS2SEGENSET</name>
    <description><![CDATA[When written with a 1, VDDS2 I/O segment is enabled]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>VDDS3SEGENCLR</name>
    <description><![CDATA[When written with a 1, VDDS3 I/O segment is disabled]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>VDDS2SEGENCLR</name>
    <description><![CDATA[When written with a 1, VDDS2 I/O segment is disabled]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RES0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:3]</bitRange>
  </field>
  <field>
    <name>DCDCACTIVE</name>
    <description><![CDATA[Select if DCDC is used in active mode
1: Use DCDC in active mode.
0: Do not use DCDC in active mode. ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>EXTREGMODE</name>
    <description><![CDATA[Status of source for VDDR supply:
0: DCDC/GLDO are to generate VDDR
1: DCDC/GLDO are bypassed, external regulator supplies VDDR]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DCDCEN</name>
    <description><![CDATA[Controls use of DCDC when going from Powerdown to Active due to a wakeup or recharge request
0: Use GLDO
1: Use DCDC]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESET</name>
    <description><![CDATA[Reset management]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000E0</resetValue>
<fields>
  <field>
    <name>SYSRESET</name>
    <description><![CDATA[Cold reset register
1: Generate system reset. Appears as pin reset]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>RES0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[30:12]</bitRange>
  </field>
  <field>
    <name>VDDSLOSSENOR</name>
    <description><![CDATA[Override of VDDSLOSSEN
0: Brown out detect of VDDS is ignored, unless VDDSLOSSEN=1
1: Brown out detect of VDDS generates system reset
This bit can be locked]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>VDDRLOSSENOR</name>
    <description><![CDATA[Override of VDDRLOSSEN
0: Brown out detect of VDDR is ignored, unless VDDRLOSSEN=1
1: Brown out detect of VDDR generates system reset
This bit can be locked]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>VDDLOSSENOR</name>
    <description><![CDATA[Override of VDDLOSSEN
0: Brown out detect of VDD is ignored, unless VDDLOSSEN=1
1: Brown out detect of VDD generates system reset
This bit can be locked]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>CLKLOSSENOR</name>
    <description><![CDATA[Override of CLKLOSSEN
Clock loss enable:
0: Clock loss is ignored unless CLKLOSSEN=1
1: Clock loss generates system reset
This bit can be locked]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>VDDSLOSSEN</name>
    <description><![CDATA[0: Brown out detect of VDDS is ignored, unless VDDSLOSSENOR=1
1: Brown out detect of VDDS generates system reset]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>VDDRLOSSEN</name>
    <description><![CDATA[0: Brown out detect of VDDR is ignored, unless VDDRLOSSENOR=1
1: Brown out detect of VDDR generates system reset]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>VDDLOSSEN</name>
    <description><![CDATA[0: Brown out detect of VDD is ignored, unless VDDLOSSENOR=1
1: Brown out detect of VDD generates system reset]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>CLKLOSSEN</name>
    <description><![CDATA[Clock loss enable:
0: Clock loss is ignored, unless CLKLOSSENOR=1
1: Clock loss generates system reset]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RESETSRC</name>
    <description><![CDATA[Shows the source of the last system reset:
000: Power-on
001: RESET pin
010: VDDS BOD
011: VDD BOD
100: VDDR BOD
101: Clock loss
110: Shutdown
111: Reserved
NB: latched after reset, hence must be cleared to be prepared to latch the source of a subsequent reset]]></description>
    <bitRange>[3:1]</bitRange>
  </field>
  <field>
    <name>RESETSRCCLR</name>
    <description><![CDATA[Clear the reset source:
0: Do not affect reset source
1: Clear reset source
This bit is automatically cleared when the operation has been completed]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SLEEP</name>
    <description><![CDATA[Sleep mode register]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SLEEPDIS</name>
    <description><![CDATA[Controls the I/O pad sleep mode:
0: I/O pad sleep mode is enabled
1: I/O pad sleep mode is disabled]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DEBUG</name>
    <description><![CDATA[Debug register ]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RES0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[This register is reserved for a additional debuggin features in sysctrl.
Bit 0: Disable asynchrouns startup of sysctrl
Bit 1: Sysctrl stays in PDACTIVE untill VDDR_OK is seen.
Bit 2: 1: Dont check for rcoschf when going to PD
Bit 3: 1: Turn off clk_chp
Bit 4: 1: Do not indicate to osctop that we are in PD
Bit 7:5: Reserved]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>PRCM</name>
<description><![CDATA[PRCM component]]></description>
<baseAddress>0x40082000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>INFCLK_RDIV</name>
    <description><![CDATA[INF clock division factor in run mode]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>DIVFACTOR</name>
    <description><![CDATA[Division rate for this clock
0: 1
1: 2
2: 8
3: 32
Infrastructure clock This clock is asynchronous and distributed using ULL clock cells. If source clock is 48 MHz, minimum divider is 2.]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>INFCLK_SDIV</name>
    <description><![CDATA[INF clock division factor in sleep mode]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>DIVFACTOR</name>
    <description><![CDATA[Division rate for this clock
0: 1
1: 2
2: 8
3: 32
Infrastructure clock This clock is asynchronous and distributed using ULL clock cells. If source clock is 48 MHz, minimum divider is 2.]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>INFCLK_DSDIV</name>
    <description><![CDATA[INF clock division factor in deep sleep mode]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>DIVFACTOR</name>
    <description><![CDATA[Division rate for this clock
0: 1
1: 2
2: 8
3: 32
Infrastructure clock This clock is asynchronous and distributed using ULL clock cells. If source clock is 48 MHz, minimum divider is 2.]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PD_REQ</name>
    <description><![CDATA[CPU Power domain control]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>MFCLK</name>
    <description><![CDATA[Bit is obsolete.
The control is placed in MCUCLK.PDSRC in the WUC]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>MCU_VD</name>
    <description><![CDATA[Request WUC to power down the MCU voltage domain
1 - Assert request when CM3 is in deepsleep and RFCORE is idle
0 - No request

The bit will have no effect before
1. RFCORE do no request the bus
2. deepsleep is asserted]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>LFCLK</name>
    <description><![CDATA[Bit is obsolete.
The control is placed in MCUCLK.PDSRC in the WUC]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>ULDO</name>
    <description><![CDATA[Request WUC to switch to uLDO.
1 - Assert request when possible
0 - No request

The bit will have no effect before the following requirements are met:
1. FLASH has accepted to be powered down
2. deepsleep must be asserted]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLKCTRL</name>
    <description><![CDATA[Load settings to CLKCTRL]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000002</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>LOAD_STATUS</name>
    <description><![CDATA[Status of load.
Will be cleared to 0 when a write access to any of the registers requiring a load and be set to 1 when a load is done.
Note that writing no change to a register will result in the load status being cleared.

0 : One or more registers have been write accessed after last load
1 : No registers are write accessed after last load]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>LOAD</name>
    <description><![CDATA[Write 1 to load settings to CLKCTRL. Bit is HW cleared.

Multiple changes to settings may be done before load is written once so all changes takes place at the same time. LOAD can also be done after single setting updates.

Registers that needs to be followed by LOAD before settings being applied are:
- SYSBUSCLK_DIV
- CPUCLK_DIV
- PERBUSCPUCLK_DIV
- PERBUSDMACLK_DIV
- PERDMACLK_DIV
- CG_PERBUSCPUCLK
- CG_PERBUSDMACLK
- CG_RFCORECLK
- CG_FLASHCLK
- RCG_SEC_DMA
- SCG_SEC_DMA
- DSCG_SEC_DMA
- RCG_GPIO
- SCG_GPIO
- DSCG_GPIO
- RCG_GPTM
- SCG_GPTM
- DSCG_GPTM
- GPTM_DIV
- RCG_I2C
- SCG_I2C
- DSCG_I2C
- RCG_SSI
- SCG_SSI
- DSCG_SSI
- RCG_UART
- SCG_UART
- DSCG_UART
- RCG_I2S
- SCG_I2S
- DSCG_I2S
- BCLK_CTRL
- AGENCN
- AGENMDR
- AGENBDR
- AGENWDR
- CONFIG_RAMSIZE]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORECLK_CG</name>
    <description><![CDATA[RFCORE clk gate]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>RFCORE</name>
    <description><![CDATA[0: Clock gated
1: Clock running if RFCORE power domain is on]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FLASHCLK_CG</name>
    <description><![CDATA[FLASH clk gate]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000003</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>VIMS</name>
    <description><![CDATA[00: Clock gated
01: Clock running if CPUCORECLK is running
11: Clock running]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERBUSCPUCLK_CG</name>
    <description><![CDATA[PERBUSCPU clock clock gate]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Register are not in use]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERBUSDMACLK_CG</name>
    <description><![CDATA[PERBUSDMA clock clock gate]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Register are not in use]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEC_DMA_RCG</name>
    <description><![CDATA[SEC and DMA clk gate for run mode]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>DMA</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[7:2]</bitRange>
  </field>
  <field>
    <name>TRNG</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CRYPTO</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEC_DMA_SCG</name>
    <description><![CDATA[SEC and DMA clk gate for sleep mode]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>DMA</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[7:2]</bitRange>
  </field>
  <field>
    <name>TRNG</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CRYPTO</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SEC_DMA_DSCG</name>
    <description><![CDATA[SEC and DMA clk gate for deep sleep mode]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>DMA</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[7:2]</bitRange>
  </field>
  <field>
    <name>TRNG</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CRYPTO</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPIO_RCG</name>
    <description><![CDATA[GPIO clk gate for run mode]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>GPIO</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPIO_SCG</name>
    <description><![CDATA[GPIO clk gate for sleep mode]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>GPIO</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPIO_DSCG</name>
    <description><![CDATA[GPIO clk gate for deep sleep mode]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>GPIO</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPTM_RCG</name>
    <description><![CDATA[GPTM clk gate for run mode]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>GPTM</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPTM_SCG</name>
    <description><![CDATA[GPTM clk gate for sleep mode]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>GPTM</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPTM_DSCG</name>
    <description><![CDATA[GPTM clk gate for deep sleep mode]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>GPTM</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>I2C_RCG</name>
    <description><![CDATA[I2C clk gate for run mode]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>I2C</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>I2C_SCG</name>
    <description><![CDATA[I2C clk gate for sleep mode]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>I2C</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>I2C_DSCG</name>
    <description><![CDATA[I2C clk gate for deep sleep mode]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>I2C</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UART_RCG</name>
    <description><![CDATA[UART clk gate for run mode]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>UART</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UART_SCG</name>
    <description><![CDATA[UART clk gate for sleep mode]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>UART</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UART_DSCG</name>
    <description><![CDATA[UART clk gate for deep sleep mode]]></description>
    <addressOffset>0x00000074</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>UART</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SSI_RCG</name>
    <description><![CDATA[SSI clk gate for run mode]]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>SSI</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SSI_SCG</name>
    <description><![CDATA[SSI clk gate for sleep mode]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>SSI</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SSI_DSCG</name>
    <description><![CDATA[SSI clk gate for deep sleep mode]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>SSI</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>I2S_RCG</name>
    <description><![CDATA[I2S clk gate for run mode]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>I2S</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>I2S_SCG</name>
    <description><![CDATA[I2S clk gate for sleep mode]]></description>
    <addressOffset>0x00000088</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>I2S</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>I2S_DSCG</name>
    <description><![CDATA[I2S clk gate for deep sleep mode]]></description>
    <addressOffset>0x0000008C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>I2S</name>
    <description><![CDATA[0: Clock gated
1: Clock running]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYSBUSCLK_DIV</name>
    <description><![CDATA[SYSBUS clock division factor]]></description>
    <addressOffset>0x000000B4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>DIVFACTOR</name>
    <description><![CDATA[Division rate for this clock
0: 1
1: 2
2: 4
3: 8
4: 16
5: 32
6: NA (Forced 32)
7: NA (Forced 32)]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CPUCLK_DIV</name>
    <description><![CDATA[CPU clock division factor]]></description>
    <addressOffset>0x000000B8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>DIVFACTOR</name>
    <description><![CDATA[Division rate for this clock
0: 1
1: 2]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERBUSCPUCLK_DIV</name>
    <description><![CDATA[PERBUSCPU clock division factor]]></description>
    <addressOffset>0x000000BC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>DIVFACTOR</name>
    <description><![CDATA[Division rate for this clock when sysbusclk is gated and CG_PERBUSCPUCLK = 1. When sysbusclk is running perbuscpuclk use SYSBUSCLK_DIV setting
0: 1
1: 2
2: 4
3: 8
4: 16
5: 32
6: 64
7: 128
8: 256
9: NA (Forced 256)
10: NA (Forced 256)
11: NA (Forced 256)
12: NA (Forced 256)
13: NA (Forced 256)
14: NA (Forced 256)
15: NA (Forced 256)]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERBUSDMACLK_DIV</name>
    <description><![CDATA[PERBUSDMA clock division factor]]></description>
    <addressOffset>0x000000C0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Register are not in use]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERDMACLK_DIV</name>
    <description><![CDATA[PERDMA clock division factor]]></description>
    <addressOffset>0x000000C4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>DIVFACTOR</name>
    <description><![CDATA[Division rate for this clock
0: 1
1: 2
2: 4
3: 8
4: 16
5: 32
6: 64
7: 128
8: 256
9: NA (Forced 256)
10: NA (Forced 256)
11: NA (Forced 256)
12: NA (Forced 256)
13: NA (Forced 256)
14: NA (Forced 256)
15: NA (Forced 256)
Asynchronous clock. Software is responsible for selecting a safe frequency. (≤5/3 perbusdmaclk for uart operation, ≤ perbusdmaclk for ssi operation)]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>BCLK_CTRL</name>
    <description><![CDATA[I2S clock ctrl]]></description>
    <addressOffset>0x000000C8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Not in use]]></description>
    <bitRange>[2:1]</bitRange>
  </field>
  <field>
    <name>SEL</name>
    <description><![CDATA[BCLK source selector
0: Use external bclk
1: Use internally generated clock]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPTM_DIV</name>
    <description><![CDATA[GPTM scalar]]></description>
    <addressOffset>0x000000CC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>DIVFACTOR</name>
    <description><![CDATA[Scalar used for GPTMs. The division rate will be constant and ungated for Run / Sleep/ DeepSleep mode when it is slower than the PERBUSCPU_DIV setting. When set faster than PERBUSCPU_DIV setting the PERBUSCPU_DIV will be used.
Note that the register will contain the written content even though the setting is faster that PERBUSCUP_DIV setting.
0: 1
1: 2
2: 4
3: 8
4: 16
5: 32
6: 64
7: 128
8: 256
9: NA (Forced 256)
10: NA (Forced 256)
11: NA (Forced 256)
12: NA (Forced 256)
13: NA (Forced 256)
14: NA (Forced 256)
15: NA (Forced 256)]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AGENCN</name>
    <description><![CDATA[ACLK control]]></description>
    <addressOffset>0x000000D0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>ADRP</name>
    <description><![CDATA[Active edge of clk_bclk in the audio interface module. If set, wclkgen is toggled on negative edge of bclkgen. Opposite if not set.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>WCLKPHS</name>
    <description><![CDATA[Decides how the wclkgen division ratio is calculated and used to generate different duty cycles (WDIV in the AGENWDR register).
00 – Single phase
01 – Dual phase
10 – User Defined
11 – Reserved/Undefined]]></description>
    <bitRange>[2:1]</bitRange>
  </field>
  <field>
    <name>MBWEN</name>
    <description><![CDATA[Enables the generation of mclkgen, bclkgen, wclkgen and wclkgen_n when set. If disabled, mclkgen, bclkgen and wclkgen will be static low, while wclkgen_n will be static high.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AGENMDR</name>
    <description><![CDATA[MCLK Division ratio]]></description>
    <addressOffset>0x000000D4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>MDIV</name>
    <description><![CDATA[An unsigned factor of the division ratio used to generate mclkgen [2-1024]:

mclkgen = clk_aclk/MDIV[Hz]

A value of 0 is interpreted as 1024.
A value of 1 is invalid.
If MDIV is odd the low phase of the clock is one clk_aclk period longer than the high phase.]]></description>
    <bitRange>[9:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AGENBDR</name>
    <description><![CDATA[BCLK Division ratio]]></description>
    <addressOffset>0x000000D8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>BDIV</name>
    <description><![CDATA[An unsigned factor of the division ratio used to generate bclkgen [2-1024]:

bclkgen = clk_aclk/MDIV[Hz]

A value of 0 is interpreted as 1024.
A value of 1 is invalid.
If BDIV is odd and ADRP=0, the low phase of the clock is one clk_aclk period longer than the high phase, if ADRP=1 the high phase is longer.]]></description>
    <bitRange>[9:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AGENWDR</name>
    <description><![CDATA[WCLK Division ratio]]></description>
    <addressOffset>0x000000DC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>WDIV</name>
    <description><![CDATA[If WCLKPHS = 00, Single phase.
wclkgen is high one bclkgen period and low WDIV[9:0] (unsigned, [1-1023]) bclkgen periods.

wclkgen = clk_aclk / BDIV*(WDIV[9:0] + 1) [Hz]

If WCLKPHS = 01, Dual phase.
Each phase on wclkgen (50% duty cycle) is WDIV[9:0] (unsigned, [1-1023]) bclkgen periods.

wclkgen = clk_aclk / BDIV*(2*WDIV[9:0]) [Hz]

If WCLKPHS = 10, User defined.
wclkgen is high WDIV[7:0] (unsigned, [1-255]) bclkgen periods and low WDIV[15:8] (unsigned, [1-255]) bclkgen periods.

wclkgen = clk_aclk / (BDIV*(WDIV[7:0] + WDIV[15:8]) [Hz] ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESET_SEC_DMA</name>
    <description><![CDATA[RESET for SEC and DMA]]></description>
    <addressOffset>0x000000F0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>DMA</name>
    <description><![CDATA[Write 1 to reset. HW cleared.
Acess will only have effect when PERIPH power domain is on (SWPWR_STATUS.PERIPH = 1)]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[7:2]</bitRange>
  </field>
  <field>
    <name>TRNG</name>
    <description><![CDATA[Write 1 to reset. HW cleared.
Acess will only have effect when PERIPH power domain is on (SWPWR_STATUS.PERIPH = 1)]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CRYPTO</name>
    <description><![CDATA[Write 1 to reset. HW cleared.
Acess will only have effect when PERIPH power domain is on (SWPWR_STATUS.PERIPH = 1)]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESET_GPIO</name>
    <description><![CDATA[RESET for GPIO IPs]]></description>
    <addressOffset>0x000000F4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>GPIO</name>
    <description><![CDATA[Write 1 to reset. HW cleared.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESET_GPTM</name>
    <description><![CDATA[RESET for GPTM IPs]]></description>
    <addressOffset>0x000000F8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>GPTM</name>
    <description><![CDATA[Write 1 to reset. HW cleared.
Acess will only have effect when PERIPH power domain is on (SWPWR_STATUS.PERIPH = 1)]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESET_I2C</name>
    <description><![CDATA[RESET for I2C IPs]]></description>
    <addressOffset>0x000000FC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>I2C</name>
    <description><![CDATA[Write 1 to reset. HW cleared.
Acess will only have effect when PERIPH power domain is on (SWPWR_STATUS.SERIAL = 1)]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESET_UART</name>
    <description><![CDATA[RESET for UART IPs]]></description>
    <addressOffset>0x00000100</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>UART</name>
    <description><![CDATA[Write 1 to reset. HW cleared.
Acess will only have effect when PERIPH power domain is on (SWPWR_STATUS.SERIAL = 1)]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESET_SSI</name>
    <description><![CDATA[RESET for SSI IPs]]></description>
    <addressOffset>0x00000104</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>SSI</name>
    <description><![CDATA[Write 1 to reset. HW cleared.
SSI 0:
Acess will only have effect when PERIPH power domain is on (SWPWR_STATUS.SERIAL = 1)
SSI 1:
Acess will only have effect when PERIPH power domain is on (SWPWR_STATUS.PERIPH = 1)]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESET_I2S</name>
    <description><![CDATA[RESET for I2S IP]]></description>
    <addressOffset>0x00000108</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>I2S</name>
    <description><![CDATA[Write 1 to reset. HW cleared.
Acess will only have effect when PERIPH power domain is on (SWPWR_STATUS.PERIPH = 1)]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SW_RESET</name>
    <description><![CDATA[SYSBUS clock sleep mode gate]]></description>
    <addressOffset>0x0000010C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>MCU</name>
    <description><![CDATA[Write 1 generates reset request to WUC to reset the entire MCU voltage domain. Request is cleared by HW.

Everything in MCU voltage domain reset including PRCM itself]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RFCORE</name>
    <description><![CDATA[Write 1 generates reset pulse on reset_rfcore_n. HW cleared
Acess will only have effect when RFCORE power domain is on (SWPWR_STATUS.RFCORE = 1)]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CPU</name>
    <description><![CDATA[Write 1 generates reset pulse on reset_cpucore_n. HW cleared
Acess will only have effect when CPU power domain is on (MNGPWR_STATUS.CPU = 1)]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>WARM_RESET</name>
    <description><![CDATA[WARM reset status]]></description>
    <addressOffset>0x00000110</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>LOCKUP_STATUS</name>
    <description><![CDATA[0 - No registred event
1 - A CM3 LOCKUP event has occured since last SW clear of the register.
A read of this register clears both status bits.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>WDT_STATUS</name>
    <description><![CDATA[0 - No registred event
1 - A WDT event has occured since last SW clear of the register.
A read of this register clears both status bits.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWPWR_CTRL</name>
    <description><![CDATA[Power domain control]]></description>
    <addressOffset>0x0000012C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>PERIPH</name>
    <description><![CDATA[PERIPH Power domain.
0 - PERIPH power domain is powered down
1 - PERIPH power domain is powered up]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>SERIAL</name>
    <description><![CDATA[SERIAL Power domain.
0 - SERIAL power domain is powered down
1 - SERIAL power domain is powered up]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RFCORE</name>
    <description><![CDATA[1 - RFCORE power domain powered on
0 - RFCORE power domain powered off if also NMGPWR_CTRL.RFC = '0']]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWPWR_RFCORE_CTRL</name>
    <description><![CDATA[RFCORE Power domain control]]></description>
    <addressOffset>0x00000130</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>RFCORE</name>
    <description><![CDATA[Alias for SWPWR_CTRL.RFCORE]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWPWR_SERIAL_CTRL</name>
    <description><![CDATA[SERIAL Power domain control]]></description>
    <addressOffset>0x00000134</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>SERIAL</name>
    <description><![CDATA[Alias for SWPWR_CTRL.SERIAL]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWPWR_PERIPH_CTRL</name>
    <description><![CDATA[PERIPH Power domain control]]></description>
    <addressOffset>0x00000138</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>PERIPH</name>
    <description><![CDATA[Alias for SWPWR_CTRL.PERIPH]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWPWR_STATUS</name>
    <description><![CDATA[Power domain control]]></description>
    <addressOffset>0x00000140</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>PERIPH</name>
    <description><![CDATA[PERIPH Power domain.
0 - Domain may be powered down
1 - Domain powered up (guaranteed)]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>SERIAL</name>
    <description><![CDATA[SERIAL Power domain.
0 - Domain may be powered down
1 - Domain powered up (guaranteed)]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RFCORE</name>
    <description><![CDATA[RFCORE Power domain
0 - Domain may be powered down
1 - Domain powered up (guaranteed)]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWPWR_RFCORE</name>
    <description><![CDATA[RFCORE Power domain control]]></description>
    <addressOffset>0x00000144</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Alias for SWPWR_STATUS.RFCORE]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWPWR_SERIAL</name>
    <description><![CDATA[SERIAL Power domain control]]></description>
    <addressOffset>0x00000148</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Alias for SWPWR_STATUS.SERIAL]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWPWR_PERIPH</name>
    <description><![CDATA[PERIPH Power domain control]]></description>
    <addressOffset>0x0000014C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Alias for SWPWR_STATUS.PERIPH]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MNGPWR_CTRL</name>
    <description><![CDATA[MNG Power domain control]]></description>
    <addressOffset>0x0000017C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000A</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>BUS</name>
    <description><![CDATA[When 1  BUS power domain is powered on.
When 0 BUS power domain is powered when  RFCORE needs access or CPU power doamain is on. Else BUS power domain is powered down.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>FL_BUS</name>
    <description><![CDATA[1 - VIMS power domain is powered whenever the BUS power domain is powered.
0 - VIMS power domain is only powered when CPU is powered.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>RFC</name>
    <description><![CDATA[1 - RFCORE power domain powered on
0 - RFCORE power domain powered off if also SWPWR_CTRL.RFC = '0'

Bit shall be used by RFCORE in autonomus mode but there is no HW restrictions fom CM3 to access the bit.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CPU</name>
    <description><![CDATA[Setting this bit to ‘1’ initiates power-on of the CPU power domain.
Setting this bit to ‘0’ causes a power down of the CPU power domain when CPU indicates it is idle, and initiates power-down of the BUS and SRAM power domains when BUS_RFC=0.
This bit shall be automatically set by a WIC power-on event.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Earlier RFC_BUS bit. Bit functionality is replaced with RFC_WU dirctly from RFCORE]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MNGPWR_CPU_CTRL</name>
    <description><![CDATA[CPU direct control]]></description>
    <addressOffset>0x00000184</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>CPU</name>
    <description><![CDATA[This is an alias for MNGPWR_CTRL.CPU]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MNGPWR_RFC_CTRL</name>
    <description><![CDATA[RFC direct control]]></description>
    <addressOffset>0x00000188</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>RFC</name>
    <description><![CDATA[This is an alias for MNGPWR_CTRL.RFC]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MNGPWR_FL_BUS_CTRL</name>
    <description><![CDATA[FL_BUS direct control]]></description>
    <addressOffset>0x0000018C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>FL_BUS</name>
    <description><![CDATA[This is an alias for MNGPWR_CTRL.FL_BUS]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MNGPWR_BUS_CTRL</name>
    <description><![CDATA[BUS direct control]]></description>
    <addressOffset>0x00000190</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>BUS</name>
    <description><![CDATA[This is an alias for MNGPWR_CTRL.BUS]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MNGPWR_STATUS</name>
    <description><![CDATA[Power manager status]]></description>
    <addressOffset>0x00000194</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000001A</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:5]</bitRange>
  </field>
  <field>
    <name>BUS</name>
    <description><![CDATA[This bit indicates if the BUS domain is currently accessible (‘1’)]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>FL_BUS</name>
    <description><![CDATA[This bit indicates if the VIMS domain is currently accessible (‘1’)]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>RFC</name>
    <description><![CDATA[This bit indicates if the RFCORE domain is currently accessible (‘1’)]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CPU</name>
    <description><![CDATA[This bit indicates if the CPU, BUS and SRAM domain is currently accessible (‘1’)]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MNGPWR_BUS_STATUS</name>
    <description><![CDATA[BUS direct status read]]></description>
    <addressOffset>0x00000198</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>BUS</name>
    <description><![CDATA[This is an alias for MNGPWR_STATUS.BUS]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MNGPWR_RFC_STATUS</name>
    <description><![CDATA[RFC direct status read]]></description>
    <addressOffset>0x0000019C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>RFC</name>
    <description><![CDATA[This is an alias for MNGPWR_STATUS.RFC]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MNGPWR_CPU_STATUS</name>
    <description><![CDATA[CPU direct status read]]></description>
    <addressOffset>0x000001A0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>CPU</name>
    <description><![CDATA[This is an alias for MNGPWR_STATUS.CPU]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MNGPWR_FLASH_STATUS</name>
    <description><![CDATA[FLASH direct status read]]></description>
    <addressOffset>0x000001A4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>FLASH</name>
    <description><![CDATA[This is an alias for MNGPWR_STATUS.FL_BUS]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORE_RBITS</name>
    <description><![CDATA[Control to RFCORE]]></description>
    <addressOffset>0x000001CC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>READ</name>
    <description><![CDATA[Outputs to rf_core. Not PRCM related but placed here since RFCORE does not have retention]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORE_SMODE</name>
    <description><![CDATA[Selected mode]]></description>
    <addressOffset>0x000001D0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>CURRENT</name>
    <description><![CDATA[Written by MCU - Outputs to rf_core. Only modes permitted by RFCORE_AMODE shall be writeable.
000: Mode 0
001: Mode 1
010: Mode 2
011: Mode 3
100: Mode 4
101: Mode 5
110: Mode 6
111: Mode 7 ]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORE_AMODE</name>
    <description><![CDATA[Allowed modes]]></description>
    <addressOffset>0x000001D4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CFG</name>
    <description><![CDATA[Written once during boot. Defines permitted RFCORE modes. More than one mode can be permitted.
Bit 0: Mode 0
Bit 1: Mode 1
Bit 2: Mode 2
Bit 3: Mode 3
Bit 4: Mode 4
Bit 5: Mode 5
Bit 6: Mode 6
Bit 7: Mode 7 ]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>LOCK_PSW</name>
    <description><![CDATA[Lock power switch register]]></description>
    <addressOffset>0x00000220</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>LOCK</name>
    <description><![CDATA[Lock CONFIG_PSW register from write.
0 - All bits in  CONFIG_PSW writeable
1 - All bits in  CONFIG_PSW register locked from writing.
This bit can only be cleared when PRCM_LOCKED = 0.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MEM_RET</name>
    <description><![CDATA[DIE CONFIG for retention]]></description>
    <addressOffset>0x00000224</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000003</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>RFCORE</name>
    <description><![CDATA[0: Retention for RFCORE SRAM disabled
1: Retention for RFCORE SRAM enabled]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>VIMS</name>
    <description><![CDATA[0: Memory retention disabled
1: Memory retention enabled
Bit 0 -> TRAM
Bit 1 -> CRAM]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG_RFC</name>
    <description><![CDATA[DIE CONFIG for RFCORE]]></description>
    <addressOffset>0x00000228</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>RFCORE</name>
    <description><![CDATA[0 - RFCORE disabled
1 - RFCORE enabled]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG_RET</name>
    <description><![CDATA[Retention control]]></description>
    <addressOffset>0x0000022C</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000E7</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>SPARE</name>
    <description><![CDATA[0: Retention disabled
1: Retention enabled]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>PERIPH</name>
    <description><![CDATA[0: Retention disabled
1: Retention enabled]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>SERIAL</name>
    <description><![CDATA[0: Retention disabled
1: Retention enabled]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RFCORE</name>
    <description><![CDATA[Domain not designed for retention]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>BUS</name>
    <description><![CDATA[Domain not designed for retention]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>VIMS</name>
    <description><![CDATA[Only writeable when PRCM_LOCKED = '0'
0: Retention disabled
1: Retention enabled]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CPU</name>
    <description><![CDATA[0: Retention disabled
1: Retention enabled]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CLKCTRL</name>
    <description><![CDATA[0: Retention disabled
1: Retention enabled]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG_SEC_DMA</name>
    <description><![CDATA[DIE CONFIG for SEC and DMA]]></description>
    <addressOffset>0x00000230</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED_1</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:9]</bitRange>
  </field>
  <field>
    <name>EN_DMA</name>
    <description><![CDATA[Only writeable when PRCM_LOCKED = '0'
0: DMA module disabled
1: DMA module enabled ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED_0</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[7:2]</bitRange>
  </field>
  <field>
    <name>EN_TRNG</name>
    <description><![CDATA[Only writeable when PRCM_LOCKED = '0'
0: TRNG module disabled
1: TRNG module enabled]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>EN_CRYPTO</name>
    <description><![CDATA[Only writeable when PRCM_LOCKED = '0'
0: CRYPTO module disabled
1: CRYPTO module enabled]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG_GPIO</name>
    <description><![CDATA[DIE CONFIG for GPIO]]></description>
    <addressOffset>0x00000234</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>EN</name>
    <description><![CDATA[Only writeable when PRCM_LOCKED = '0'
0: GPIO module disabled
1: GPIO module enabled ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG_GPTM</name>
    <description><![CDATA[DIE CONFIG for GPTM]]></description>
    <addressOffset>0x00000238</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>EN</name>
    <description><![CDATA[Only writeable when PRCM_LOCKED = '0'
0: GPTM module disabled
1: GPTM module enabled ]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG_I2C</name>
    <description><![CDATA[DIE CONFIG for I2C]]></description>
    <addressOffset>0x0000023C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>EN</name>
    <description><![CDATA[Only writeable when PRCM_LOCKED = '0'
0: I2C module disabled
1: I2C module enabled ]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG_UART</name>
    <description><![CDATA[DIE CONFIG for UART]]></description>
    <addressOffset>0x00000240</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>EN</name>
    <description><![CDATA[Only writeable when PRCM_LOCKED = '0'
0: UART module disabled
1: UART module enabled ]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG_SSI</name>
    <description><![CDATA[DIE CONFIG for SSI]]></description>
    <addressOffset>0x00000244</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>EN</name>
    <description><![CDATA[Only writeable when PRCM_LOCKED = '0'
0: SSI module disabled
1: SSI module enabled ]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG_I2S</name>
    <description><![CDATA[DIE CONFIG for I2S]]></description>
    <addressOffset>0x00000248</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>EN</name>
    <description><![CDATA[Only writeable when PRCM_LOCKED = '0'
0: I2S module disabled
1: I2S module enabled ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG_PRCM</name>
    <description><![CDATA[PRCM config lock]]></description>
    <addressOffset>0x0000024C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>LOCK</name>
    <description><![CDATA[Lock all config, write-once and sticky bits in PRCM. Wiriting '1' to this bit also locks writing to this bit itself.
0: Sticky, write-once and config bits may be altered
1: Sticky, write-once and config bits locked for editing. Bit may be altered if stickybit_overide is asserted.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG_RAMSIZE</name>
    <description><![CDATA[CONFIG SIZE for SRAM]]></description>
    <addressOffset>0x00000250</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000003</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>RAMSIZE</name>
    <description><![CDATA[Only writeable when PRCM_LOCKED = '0'
Must be loaded with CLKCTRL.LOAD before taking effect
00 - 2k
01 - 4k
10 - 8k
11 - 16k]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CONFIG_PSW</name>
    <description><![CDATA[Power switch config]]></description>
    <addressOffset>0x00000254</addressOffset>
    <access>read-write</access>
    <resetValue>0x16230003</resetValue>
<fields>
  <field>
    <name>DELAY</name>
    <description><![CDATA[This bit shall be written with care! Can only be written when LOCK_PSW.LOCK = 0
Control the time between the last weak switch closed to the first strong switch can be closed. From power-on the reset value will be used but SW may update this register to shorten the delay. The dealy is defined by two system clock periods per integer in this register. I.e if set to 03 and the system runs at 48MHz the delay will be six 48MHz periods long.
Writing a too low value to this register may result in LDO voltage drop and possible flash corruption! Don't!]]></description>
    <bitRange>[31:21]</bitRange>
  </field>
  <field>
    <name>S_JSTART</name>
    <description><![CDATA[This bits shall be written with care! Can only be written when LOCK_PSW.LOCK = 0
Strong Jump Start switch control that minimize the power up time for power domains. During test information about production corner shall be stored in Flash. From power-on the worst case will be used but SW may update this register to jump-start the number of weak switches that can be connected simultaneously when power domains are powered up.
The coding is temperature so only 0 - 1 - 3 - 7 are valid values.
Writing a too high or invalid value to this register may result in LDO voltage drop and possible flash corruption! Don't!]]></description>
    <bitRange>[20:18]</bitRange>
  </field>
  <field>
    <name>S_PCNT</name>
    <description><![CDATA[This bit shall be written with care! Can only be written when LOCK_PSW.LOCK = 0
Defines number of undivided INFCLK perioods between each group of weak switches closing.
00 - PONIN[n+1] = closed 1 period after PONIN[n]
01 - PONIN[n+1] = closed 2 periods after PONIN[n]
10 - PONIN[n+1] = closed 3 periods after PONIN[n]
11 - PONIN[n+1] = closed 4 periods after PONIN[n]
Writing a too low value to this register may result in LDO voltage drop and possible flash corruption! Don't!]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>W_JSTART</name>
    <description><![CDATA[This bits shall be written with care! Can only be written when LOCK_PSW.LOCK = 0
Weak Jump Start switch control that minimize the power up time for power domains. During test information about production corner shall be stored in Flash. From power-on the worst case will be used but SW may update this register to jump-start the number of weak switches that can be connected simultaneously when power domains are powered up.
The coding is temperature so only 0000 - 0001 - 0003 -0007 - 000F - 001F - 003F ... - 1FFF are valid values.
Writing a too high or invalid value to this register may result in LDO voltage drop and possible flash corruption! Don't!]]></description>
    <bitRange>[15:2]</bitRange>
  </field>
  <field>
    <name>W_PCNT</name>
    <description><![CDATA[This bit shall be written with care! Can only be written when LOCK_PSW.LOCK = 0
Defines number of undivided INFCLK perioods between each group of weak switches closing.
00 - PONIN[n+1] = closed 1 period after PONIN[n]
01 - PONIN[n+1] = closed 2 periods after PONIN[n]
10 - PONIN[n+1] = closed 3 periods after PONIN[n]
11 - PONIN[n+1] = closed 4 periods after PONIN[n]
Writing a too low value to this register may result in LDO voltage drop and possible flash corruption! Don't!]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWPWR_DBG</name>
    <description><![CDATA[Power domain control]]></description>
    <addressOffset>0x00000258</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000007</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>BUS</name>
    <description><![CDATA[BUS Power domain
Writing 0 to this bit shall only be done for debug. When written 0 the BUS powerdomain is powered down regardless of other settings.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>VIMS</name>
    <description><![CDATA[VIMS Power domain
Writing 0 to this bit shall only be done for debug. When written 0 the VIMS powerdomain is powered down regardless of other settings.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CPU</name>
    <description><![CDATA[CPU Power domain
Writing 0 to this bit shall only be done for debug. When written 0 the CPU powerdomain is powered down regardless of other settings.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWPWR_DBG_CPU</name>
    <description><![CDATA[CPU Power domain control]]></description>
    <addressOffset>0x0000025C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>CPU</name>
    <description><![CDATA[Alias for SWPWR_DBG.CPU]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWPWR_DBG_VIMS</name>
    <description><![CDATA[VIMS Power domain control]]></description>
    <addressOffset>0x00000260</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>VIMS</name>
    <description><![CDATA[Alias for SWPWR_DBG.VIMS]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWPWR_DBG_BUS</name>
    <description><![CDATA[BUS Power domain control]]></description>
    <addressOffset>0x00000264</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>BUS</name>
    <description><![CDATA[Alias for SWPWR_DBG.BUS]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SWPWR_DBG_STATUS</name>
    <description><![CDATA[Power domain control]]></description>
    <addressOffset>0x00000268</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000007</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>BUS</name>
    <description><![CDATA[BUS Power domain]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>VIMS</name>
    <description><![CDATA[VIMS Power domain]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CPU</name>
    <description><![CDATA[CPU Power domain]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLOCK_OVR</name>
    <description><![CDATA[Force modules clocks on]]></description>
    <addressOffset>0x0000026C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:22]</bitRange>
  </field>
  <field>
    <name>SPARE</name>
    <description><![CDATA[Unused ]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>I2S_0</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>SSI_1</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>SSI_0</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>UART_1</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>UART_0</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>I2C_1</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>I2C_0</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>PERDMA</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>PERBUSDMA</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>GPTM_3</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>GPTM_2</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>GPTM_1</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>GPTM_0</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>GPIO</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>DMA</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TRNG</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>CRYPTO</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>PERBUSCPU</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>FLASH</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RFCORE</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>PERBUSULL</name>
    <description><![CDATA[0: No action
1: Force clock on ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SYSRES_DBG</name>
    <description><![CDATA[SW system reset]]></description>
    <addressOffset>0x00000270</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>TRIG</name>
    <description><![CDATA[0: No action
1: Generates a resetpulse that resets all MCU LL logic but configuration registers. Same result as a WDT timeout. Bit is HW cleared.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PD_FORCE_ON</name>
    <description><![CDATA[Force power domains on]]></description>
    <addressOffset>0x00000278</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>SERIAL</name>
    <description><![CDATA[0: No action
1: Force SERIAL PD on]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>PERIPH</name>
    <description><![CDATA[0: No action
1: Force PERIPH PD on]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>RFCORE</name>
    <description><![CDATA[0: No action
1: Force RFCORE PD on]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>VIMS</name>
    <description><![CDATA[0: No action
1: Force VIMS PD on]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PD_TEST</name>
    <description><![CDATA[Turn on TEST power doamin]]></description>
    <addressOffset>0x0000027C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>ON</name>
    <description><![CDATA[0: Turn off TEST PD
1: Turn on TEST PD]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>UDMA0</name>
<description><![CDATA[DMA Component]]></description>
<baseAddress>0x40020000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>STATUS</name>
    <description><![CDATA[DMA Status]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x001F0000</resetValue>
<fields>
  <field>
    <name>TEST</name>
    <description><![CDATA[0x0 --> Controller does not include the integration test logic
0x1 --> Controller includes the integration test logic
0x2 - 0xF --> Undefined]]></description>
    <bitRange>[31:28]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Undefined]]></description>
    <bitRange>[27:21]</bitRange>
  </field>
  <field>
    <name>TOTALCHANNELS</name>
    <description><![CDATA[Number of available DMA channels minus one. For example

b00000 --> Controller configured to use 1 DMA channel
b00001 --> Controller configured to use 2 DMA channel
    .
    .
b11111 --> Controller configured to use 32 DMA channel]]></description>
    <bitRange>[20:16]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Undefined]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>STATE</name>
    <description><![CDATA[Current state of the control state machine. State can be one of the following:

b0000 --> idle
b0001 --> reading channel controller data
b0010 --> reading source data end pointer
b0011 --> reading destination data end pointer
b0100 --> reading source data
b0101 --> writing destination data
b0110 --> waiting for DMA request to clear
b0111 --> writing channel controller data
b1000 --> stalled
b1001 --> done
b1010 --> peripheral scatter-gather transition
b1011-b1111 --> undefined.]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Undefined]]></description>
    <bitRange>[3:1]</bitRange>
  </field>
  <field>
    <name>MASTERENABLE</name>
    <description><![CDATA[Enable status of the controller:

0 --> Controller is disabled
1 --> Controller is enabled]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CFG</name>
    <description><![CDATA[DMA Configuration]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Undefined. Write as zero]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PRTOCTRL</name>
    <description><![CDATA[Sets the AHB-Lite protection by controlling the HPROT[3:1] signal levels as follows:

Bit [7] Controls HPROT[3] to indicate if a cacheable access is occurring.
Bit [6] Controls HPROT[2] to indicate if a bufferable access is occurring.
Bit [5] Controls HPROT[1] to indicate if a privileged access is occurring.

When bit [n] = 1 then the corresponding HPROT is HIGH.
When bit [n] = 0 then the corresponding HPROT is LOW.]]></description>
    <bitRange>[7:5]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Undefined. Write as zero]]></description>
    <bitRange>[4:1]</bitRange>
  </field>
  <field>
    <name>MASTERENABLE</name>
    <description><![CDATA[Enables the controller:

0 --> Disables the controller
1 --> Enables the controller]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CTRL</name>
    <description><![CDATA[Channel control data base pointer]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>BASEPTR</name>
    <description><![CDATA[Pointer to the base address of the primary data structure]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Undefined. Write as zero]]></description>
    <bitRange>[9:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ALTCTRL</name>
    <description><![CDATA[Channel alternate control data base pointer]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000200</resetValue>
<fields>
  <field>
    <name>BASEPTR</name>
    <description><![CDATA[Base address of the alternate data structure]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>WAITONREQ</name>
    <description><![CDATA[Channel wait on request status]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0xFFFF1EFF</resetValue>
<fields>
  <field>
    <name>CHNLSTATUS</name>
    <description><![CDATA[Channel wait on request status:

Bit [C] = 0 --> dma_waitonreq[C] is low
Bit [C] = 1 --> dma_waitonreq[C] is high]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SOFTREQ</name>
    <description><![CDATA[Channel software request]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CHNLS</name>
    <description><![CDATA[Set the appropriate bit to generate a software DMA request on the corresponding DMA channel

Bit [C] = 0 --> Does not creare a DMA request for channel C
Bit [C] = 1 --> Creates a DMA request for channel C

Writing to a bit where a DMA channel is not implemented does not create a DMA request for that channel]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SETBURST</name>
    <description><![CDATA[Channel useburst set]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CHNLS</name>
    <description><![CDATA[Returns the useburst status, or disables dma_sreq[C] from generating DMA requests. Read as:

Bit [C] = 0 --> DMA channel C responds to requests that it receives on dma_req[C] or dma_sreq[C]. The controller performs 2R, or single, bus transfers.

Bit [C] = --> 1 DMA channel C does not respond to requests that it receives on dma_sreq[C]. The controller only responds to dma_req[C] requests and performs 2R transfers.

Write as:
Bit [C] = 0 --> No effect. Use the CLEARBURST Register to set bit [C] to 0.
Bit [C] = 1 --> Disables dma_sreq[C] from generating DMA requests. The controller performs 2R transfers.

Writing to a bit where a DMA channel is not implemented has no effect]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLEARBURST</name>
    <description><![CDATA[Channel useburst clear]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CHNLS</name>
    <description><![CDATA[Set the appropriate bit to enable dma_sreq[] to generate requests. Write as:

Bit [C] = 0 --> No effect. Use the SETBURST Register to disable dma_sreq[] from generating requests.

Bit [C] = 1 --> Enables dma_sreq[C] to generate DMA requests.

Writing to a bit where a DMA channel is not implemented has no effect.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SETREQMASK</name>
    <description><![CDATA[Channel request mask set]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CHNLS</name>
    <description><![CDATA[Returns the request mask status of dma_req[] and dma_sreq[], or disables the corresponding channel from generating DMA requests. Read as:

Bit [C] = 0 --> External requests are enabled for channel C.
Bit [C] = 1 --> External requests are disabled for channel C.

Write as:
Bit [C] = 0 --> No effect. Use the chnl_req_mask_clr Register to enable DMA requests.
Bit [C] = 1 --> Disables dma_req[C] and dma_sreq[C] from generating DMA requests.

Writing to a bit where a DMA channel is not implemented has no effect]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLEARREQMASK</name>
    <description><![CDATA[Channel request mask clear]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CHNLS</name>
    <description><![CDATA[Set the appropriate bit to enable DMA request for the channel corresponding to dma_req[] and dma_sreq[]. Write as:

Bit [C] = 0 --> Use the SETREQMASK Register to disable dma_req[] and dma_sreq[] from generating requests
Bit [C] = 1 --> Enables dma_req[C] or dma_sreq[C] to generate DMA requests.

Writing to a bit where a DMA channel is not implemented has no effect.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SETCHANNELEN</name>
    <description><![CDATA[Channel enable set]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CHNLS</name>
    <description><![CDATA[Returns the enable status of the channels, or enables the corresponding channels. Read as:

Bit [C] = 0 --> Channel C is disabled.
Bit [C] = 1 --> Channel C is enabled.

Write as:
Bit [C] = 0 --> No effect. Use the CLEARCHANNELEN Register to disable a channel
Bit [C] = 1 --> Enables channel C

Writing to a bit where a DMA channel is not implemented has no effect]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLEARCHANNELEN</name>
    <description><![CDATA[Channel enable clear]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CHNLS</name>
    <description><![CDATA[Set the appropriate bit to disable the corresponding DMA channel. Write as:

Bit [C] = 0 --> No effect. Use the SETCHANNELEN Register to enable DMA channels.
Bit [C] = 1 --> Disables channel C.

Writing to a bit where a DMA channel is not implemented has no effect]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SETCHNLPRIALT</name>
    <description><![CDATA[Channel primary-alternate set]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CHNLS</name>
    <description><![CDATA[Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel. Read as:

Bit [C] = 0 --> DMA channel C is using the primary data structure.
Bit [C] = 1 --> DMA channel C is using the alternate data structure.

Write as:
Bit [C] = 0 --> No effect. Use the CLEARCHNLPRIALT Register to disable a channel
Bit [C] = 1 --> Selects the alternate data structure for channel C.

Writing to a bit where a DMA channel is not implemented has no effect]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLEARCHNLPRIALT</name>
    <description><![CDATA[Channel primary-alternate clear]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CHNLS</name>
    <description><![CDATA[Set the appropriate bit to select the primary data structure for the corresponding DMA channel.

Write as:
Bit [C] = 0 --> No effect. Use the SETCHNLPRIALT Register to select the alternate data structure.
Bit [C] = 1 --> Selects the primary data structure for channel C.

Writing to a bit where a DMA channel is not implemented has no effect]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SETCHNLPRIORITY</name>
    <description><![CDATA[Channel priority set]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CHNLS</name>
    <description><![CDATA[Returns the channel priority mask status, or sets the channel priority to high. Read as:

Bit [C] = 0 --> DMA channel C is using the default priority level.
Bit [C] = 1 --> DMA channel C is using a high priority level.

Write as:
Bit [C] = 0 --> No effect. Use the CLEARCHNLPRIORITY Register to set channel C to the default priority level.
Bit [C] = 1 --> Channel C uses the high priority level.

Writing to a bit where a DMA channel is not implemented has no effect]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CLEARCHNLPRIORITY</name>
    <description><![CDATA[Channel priority clear]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CHNLS</name>
    <description><![CDATA[Set the appropriate bit to select the default priority level for the specified DMA channel.

Write as:
Bit [C] = 0 --> No effect. Use the SETCHNLPRIORITY Register to set channel C to the high priority level.
Bit [C] = 1 --> Channel C uses the default priority level.

Writing to a bit where a DMA channel is not implemented has no effect]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ERROR</name>
    <description><![CDATA[Bus error clear]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Undefined. Write as zero]]></description>
    <bitRange>[31:1]</bitRange>
  </field>
  <field>
    <name>STATUS</name>
    <description><![CDATA[Returns the status of dma_err, or sets the signal LOW.

Read as:
0 --> dma_err is LOW
1 --> dma_err is HIGH

Write as:
0 --> No effect, status of dma_err is unchanged.
1 --> Sets dma_err LOW.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>REQDONE</name>
    <description><![CDATA[Channel request done]]></description>
    <addressOffset>0x00000504</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CHNLS</name>
    <description><![CDATA[Reflects the dma_done status for the given channel. It's a sticky done bit. Unless cleared by writing '1', it holds the value of  '1'.

Read as:
Bit [C] = 0 --> Request is not completed for the channel C
Bit [C] = 1 --> Request is completed for the channel C

Writing a 1 to individual bits would clear the corresponding “dmareqdone” bit.

Write as:
Bit [C] = 0 --> No effect.
Bit [C] = 1 --> dmareqdone[C] bit is cleared  and is set to '0'.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DONEMASK</name>
    <description><![CDATA[Channel request done mask]]></description>
    <addressOffset>0x00000520</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CHNLS</name>
    <description><![CDATA[Controls the propagation of "dma_done" and "dma_active" signals to the peripherals. Specifically used for software channels.

Read as:
Bit [C] = 0 --> "dma_done" and "dma_active" signals are not blocked from reaching to the peripherals.
Also,  dma_done of channel [C] is blocked from contributing to generation of combined dma_done (“dma_done_sft”) coming out of DMA wrapper.

Bit [C] = 1 --> "dma_done" and "dma_active" signals are blocked from reaching to the peripherals.
Also,  dma_done of channel [C] is not blocked from contributing to generation of combined dma_done (“dma_done_sft”) coming out of DMA wrapper.

Write as:
Bit [C] = 0 --> Allows "dma_done" and "dma_active" signals to propagate to the peripherals.
Also, this disables dma_done of channel [C] from contributing to generation of combined dma_done (“dma_done_sft”) coming out of DMA wrapper.

Bit [C] = 1 --> Blocks "dma_done" and "dma_active" signals to propagate to the peripherals.
Also, this enables dma_done of channel [C] to contribute to generation of combined dma_done (“dma_done_sft”) coming out of DMA wrapper.]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PID4</name>
    <description><![CDATA[Peripheral identification 4]]></description>
    <addressOffset>0x00000FD0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000004</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Undefined]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>BLOCKCOUNT</name>
    <description><![CDATA[The number of 4KB address blocks you require, to access the registers, expressed in powers of 2.
These bits read back as 0x0.]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>JEP106C</name>
    <description><![CDATA[The JEP106 continuation code value represents how many 0x7F continuation characters occur in the manufacturer’s identity code.
These bits read back as 0x4.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PID0</name>
    <description><![CDATA[Peripheral identification 0]]></description>
    <addressOffset>0x00000FE0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000030</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Undefined]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PARTNUMBER0</name>
    <description><![CDATA[These bits read back as 0x30]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PID1</name>
    <description><![CDATA[Peripheral identification 1]]></description>
    <addressOffset>0x00000FE4</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000B2</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Undefined]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>JEP106CODE3TO0</name>
    <description><![CDATA[JEP106 identity code [3:0]. These bits read back as 0xB because ARM is the designer of the peripheral.]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>PARTNUMBER1</name>
    <description><![CDATA[These bits read back as 0x2.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PID2</name>
    <description><![CDATA[Peripheral identification 2]]></description>
    <addressOffset>0x00000FE8</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000B</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Undefined]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>REVISION</name>
    <description><![CDATA[The revision status of the controller. For revision r0p0, these bits read back as 0x0.]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>JEDEC</name>
    <description><![CDATA[This indicates that the controller uses a manufacturer’s identity code that was allocated by JEDEC according to JEP106. These bits always read back as 0x1.]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>JEP106CODE6TO4</name>
    <description><![CDATA[JEP106 identity code [6:4]. These bits read back as 0x3 because ARM is the designer of this peripheral.]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PID3</name>
    <description><![CDATA[Peripheral identification 3]]></description>
    <addressOffset>0x00000FEC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Undefined]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved for future use. Reads are undefined.]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>MODNUMBER</name>
    <description><![CDATA[The customer must update this field if they modify the RTL of the controller. ARM set this to 0x0.]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PRIMECELLID0</name>
    <description><![CDATA[Primecell Identification 0]]></description>
    <addressOffset>0x00000FF0</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000D</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Undefined]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>ID0</name>
    <description><![CDATA[These bits read back as 0x0D.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PRIMECELLID1</name>
    <description><![CDATA[Primecell Identification 1]]></description>
    <addressOffset>0x00000FF4</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000F0</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Undefined]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>ID1</name>
    <description><![CDATA[These bits read back as 0xF0.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PRIMECELLID2</name>
    <description><![CDATA[Primecell Identification 2]]></description>
    <addressOffset>0x00000FF8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000005</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Undefined]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>ID2</name>
    <description><![CDATA[These bits read back as 0x05]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PRIMECELLID3</name>
    <description><![CDATA[Primecell Identification 3]]></description>
    <addressOffset>0x00000FFC</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000B1</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Undefined]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>ID3</name>
    <description><![CDATA[These bits read back as 0xB1]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>I2S</name>
<description><![CDATA[I2S Protocol ]]></description>
<baseAddress>0x40021000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>AIFWCLKSRC</name>
    <description><![CDATA[WCLK Source Selection]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>WCLK_INV</name>
    <description><![CDATA[Inverts WCLK source (pad or internal) when set.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>WCLK_SRC</name>
    <description><![CDATA[Selects the one and only WCLK source for AIF, which should be the same as the BCLK source (the BCLK source is selected externally).
]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AIFDMACFG</name>
    <description><![CDATA[DMA Buffer Size Configuration]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>END_FRAME_IDX</name>
    <description><![CDATA[Writing a non-zero value to this register enables and initializes AIF. Note that before doing so, all other configuration must have been done, and AIFINPTR/AIFOUTPTR must have been loaded. Writing a non-zero value to this register enables and initializes AIF. Note that before doing so, all other configuration must have been done, and AIFINPTR/AIFOUTPTR must have been loaded.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AIFDIRCFG</name>
    <description><![CDATA[Pin Direction]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:10]</bitRange>
  </field>
  <field>
    <name>AD2_DIR</name>
    <description><![CDATA[Configures the AD2 audio data pin usage
11 - Reserved
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>AD1_DIR</name>
    <description><![CDATA[Configures the AD1 audio data pin usage:
11 - Reserved
]]></description>
    <bitRange>[5:4]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>AD0_DIR</name>
    <description><![CDATA[Configures the AD0 audio data pin usage
11 - Reserved
]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AIFFMTCFG</name>
    <description><![CDATA[Serial Interface Format Configuration]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000170</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>DATA_DELAY</name>
    <description><![CDATA[The number of BCLK periods between the positive WCLK edge and MSB of the first word in a phase:
0 - LJF format
1 - I2S and DSP format
2-255 - RJF format
Note: When 0, MSB of the next word will be output in the idle period between LSB of the previous word and the start of the next word. Otherwise logical 0 will be output until the data delay has expired.
]]></description>
    <bitRange>[15:8]</bitRange>
  </field>
  <field>
    <name>MEM_LEN_24</name>
    <description><![CDATA[The size of each word stored to or loaded from memory: 0 - 16-bit (one 16 bit access per sample)1 - 24-bit (one 8 bit and one 16 bit locked access per sample)]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>SMPL_EDGE</name>
    <description><![CDATA[On the serial audio interface, data (and wclk) is sampled and clocked out on opposite edges of BCLK.


]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>DUAL_PHASE</name>
    <description><![CDATA[Selects dual- or single-phase format. When set, dual-phase format is selected.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>WORD_LEN</name>
    <description><![CDATA[Number of bits per word (8-24):In single-phase format, this is the exact number of bits per word. In dual-phase format, this is the maximum number of bits per word.]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AIFWMSK0</name>
    <description><![CDATA[Word Selection Bit Mask for Pin x (x is 0, 1 or 2)]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000003</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>MSK</name>
    <description><![CDATA[Bit-mask indicating valid channels in a frame on ADx.
In single-phase mode, each bit represents one channel, starting with LSB for the first word in the frame. A frame can contain up to 8 channels.  Channels that are not included in the mask will not be sampled and stored in memory, and clocked out as '0'.
In dual-phase mode, only the two LSBs are considered. For a stereo configuration, set both bits. For a mono configuration, set bit 0 only. In mono mode, only channel 0 will be sampled and stored to memory, and channel 0 will be repeated when clocked out.
If all bits are zero, no input words will be stored to memory, and the output data lines will be constant '0'. This can be utilized when PWM debug output is desired without any actively used output pins.
]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AIFWMSK1</name>
    <description><![CDATA[Word Selection Bit Mask for Pin x (x is 0, 1 or 2)]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000003</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>MSK</name>
    <description><![CDATA[Bit-mask indicating valid channels in a frame on ADx.
In single-phase mode, each bit represents one channel, starting with LSB for the first word in the frame. A frame can contain up to 8 channels.  Channels that are not included in the mask will not be sampled and stored in memory, and clocked out as '0'.
In dual-phase mode, only the two LSBs are considered. For a stereo configuration, set both bits. For a mono configuration, set bit 0 only. In mono mode, only channel 0 will be sampled and stored to memory, and channel 0 will be repeated when clocked out.
If all bits are zero, no input words will be stored to memory, and the output data lines will be constant '0'. This can be utilized when PWM debug output is desired without any actively used output pins.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AIFWMSK2</name>
    <description><![CDATA[Word Selection Bit Mask for Pin x (x is 0, 1 or 2)]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000003</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>MSK</name>
    <description><![CDATA[Bit-mask indicating valid channels in a frame on ADx.
In single-phase mode, each bit represents one channel, starting with LSB for the first word in the frame. A frame can contain up to 8 channels.  Channels that are not included in the mask will not be sampled and stored in memory, and clocked out as '0'.
In dual-phase mode, only the two LSBs are considered. For a stereo configuration, set both bits. For a mono configuration, set bit 0 only. In mono mode, only channel 0 will be sampled and stored to memory, and channel 0 will be repeated when clocked out.
If all bits are zero, no input words will be stored to memory, and the output data lines will be constant '0'. This can be utilized when PWM debug output is desired without any actively used output pins.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AIFPWMVAL</name>
    <description><![CDATA[PWM Debug Value]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>VAL</name>
    <description><![CDATA[The value written to this register determines the width of the active high PWM pulse (pwm_debug), which starts together with MSB of the first output word in a DMA buffer:
0 - Constant low
1-65534 - Width of the pulse (number of BCLK cycles).
65535 - Constant high
Note: The PWM pulse is also constant high when the configured width equals or exceeds the PWM period (i.e. the duration of a DMA buffer).
Note: At least one output pin must be configured for the PWM function to be operational.
Note: This value should preferably be written when starting on a new block, after the aif_dma_in_irq interrupt has occurred, or after aif_dma_out_irq + a delay corresponding to 3 samples. If written when a new PWM pulse begins, the length of the pulse is undetermined (and possible equal to neither the current nor the previous PWM value).
]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AIFINPTRNEXT</name>
    <description><![CDATA[DMA Input Buffer Next Pointer]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>PTR</name>
    <description><![CDATA[Pointer to the first byte in the next DMA input buffer.
The read value equals the last written value until the currently used DMA input buffer is completed, and then becomes NULL when the last written value is transferred to the DMA controller to start on the next buffer. This event is signalized by aif_dma_in_irq.
At startup, the value should be written once before and once after configuring the DMA buffer size in AIFDMACFG.
The next pointer must be written to AIFINPTR while the DMA function uses the previously written pointer. If not written in time, AIFERR.PTR_ERR will be raised and all input pins will be disabled.
Note the following limitations:
•	Address space wrapping is not supported (i.e. address(last sample) must be higher than address(first sample).
•	A DMA block cannot be aligned with the end of the address space (i.e. a block cannot contain the address 0xFFFF)
]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AIFINPTR</name>
    <description><![CDATA[DMA Input Buffer Current Pointer]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>PTR</name>
    <description><![CDATA[Value of the DMA input buffer pointer currently used by the DMA controller (incremented by 1 (byte) or 2 (word) for each AHB access).]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AIFOUTPTRNEXT</name>
    <description><![CDATA[DMA Output Buffer Next Pointer]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>PTR</name>
    <description><![CDATA[Pointer to the first byte in the next DMA output buffer.
The read value equals the last written value until the currently used DMA output buffer is completed, and then becomes NULL when the last written value is transferred to the DMA controller to start on the next buffer. This event is signalized by aif_dma_out_irq.
At startup, the value should be written once before and once after configuring the DMA buffer size in AIFDMACFG. At this time, the first two samples will be fetched from memory.
The next pointer must be written to AIFOUTPTR while the DMA function uses the previously written pointer. If not written in time, AIFERR.PTR_ERR will be raised and all output pins will be disabled.
Note the following limitations:
•	Address space wrapping is not supported (i.e. address(last sample) must be higher than address(first sample).
•	A DMA block cannot be aligned with the end of the address space (i.e. a block cannot contain the address 0xFFFF)
]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AIFOUTPTR</name>
    <description><![CDATA[DMA Output Buffer Current Pointer]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>PTR</name>
    <description><![CDATA[Value of the DMA output buffer pointer currently used by the DMA controller (incremented by 1 (byte) or 2 (word) for each AHB access).]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPCTRL</name>
    <description><![CDATA[Samplestamp Generator Control Register]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>OUT_READY</name>
    <description><![CDATA[Low until the output pins are ready to be started by the samplestamp generator. When started (i.e. STMPOUTTRIG equals the WCLK counter) the bit goes back low.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>IN_READY</name>
    <description><![CDATA[Low until the input pins are ready to be started by the samplestamp generator. When started (i.e. STMPINTRIG equals the WCLK counter) the bit goes back low.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>STMP_EN</name>
    <description><![CDATA[Enables the samplestamp generator. The samplestamp generator should only be enabled after it has been properly configured.
When cleared, all samplestamp generator counters and capture values are cleared.
]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPXCNTC0</name>
    <description><![CDATA[Captured XOSC Counter Value, Capture Channel 0]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>STMP_XCNT_CAPT0</name>
    <description><![CDATA[The value of the samplestamp XOSC counter last time samplestamp_req(0) was pulsed. This number corresponds to the number of 24 MHz clock cycles since the last positive edge of the selected WCLK.
The value is cleared when STMPCTRL.STMP_EN is 0.
Note: Due to buffering and synchronization, WCLK is delayed by a small number of clk_bclk periods and clk periods.
Note: When calculating the fractional part of the sample stamp, STMPXPER may be less than STMPXCNTC0.
]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPXPER</name>
    <description><![CDATA[XOSC Period Value]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>STMP_XPER</name>
    <description><![CDATA[The number of 24 MHz clock cycles in the previous WCLK period (i.e. the next value of the XOSC counter at the positive WCLK edge, had it not been reset to 0).
The value is cleared when STMPCTRL.STMP_EN is 0.
]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPWCNTC0</name>
    <description><![CDATA[Captured WCLK Counter Value, Capture Channel 0]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>STMP_WCNT_CAPT0</name>
    <description><![CDATA[The value of the samplestamp WCLK counter last time samplestamp_req(0) was pulsed. This number corresponds to the number of positive WCLK edges since the samplestamp generator was enabled (not taking modification through STMPWADD/STMPWSET into account).
The value is cleared when STMPCTRL.STMP_EN is 0.
]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPWPER</name>
    <description><![CDATA[WCLK Counter Period Value]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>STMP_WPER</name>
    <description><![CDATA[Modulo value for the WCLK counter. This number should correspond to the size of the sample buffer used by the system (i.e. the index of the last sample plus 1).]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPINTRIG</name>
    <description><![CDATA[WCLK Counter Trigger Value for Input Pins]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>IN_START_WCNT</name>
    <description><![CDATA[Compare value used to start the incoming audio streams.
IN_START_WCNT shall equal the WCLK counter value during the WCLK period in which the first input word(s) are sampled and stored to memory (i.e. the sample at the start of the very first DMA input buffer).
The value of this register takes effect when the following conditions are met:
- One or more pins are configured as inputs in AIFDIRCFG.
- AIFDMACFG has been configured for the correct buffer size, and 32 clk_bclk cycles or more have passed afterwards.
Note: To avoid false triggers, IN_START_WCNT should be set higher than STMP_WPER.
]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPOUTTRIG</name>
    <description><![CDATA[WCLK Counter Trigger Value for Output Pins]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>OUT_START_WCNT</name>
    <description><![CDATA[Compare value used to start the outgoing audio streams.
OUT_START_WCNT shall equal the WCLK counter value during the WCLK period in which the first output word(s) read from memory are clocked out (i.e. the sample at the start of the very first DMA output buffer).
The value of this register takes effect when the following conditions are met:
- One or more pins are configured as outputs in AIFDIRCFG.
- AIFDMACFG has been configured for the correct buffer size, and 32 clk_bclk cycles or more have passed afterwards.
- 2 samples have been preloaded from memory (examine the AIFDOUTPTR register if necessary). Note: The memory read access is only performed when required, i.e. channels 0/1 must be selected in AIFWMSKx.
Note: To avoid false triggers, OUT_START_WCNT should be set higher than STMP_WPER.
]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPWSET</name>
    <description><![CDATA[WCLK Counter Set Operation]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>STMP_WCNT_SET</name>
    <description><![CDATA[WCLK counter modification: Set the running WCLK counter equal to the written value. ]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPWADD</name>
    <description><![CDATA[WCLK Counter Add Operation]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>STMP_WCNT_ADD</name>
    <description><![CDATA[WCLK counter modification: Add the written value to the running WCLK counter. If a positive edge of WCLK occurs at the same time as the operation, this will be taken into account.
This operation is typically used to adjust the WCLK counter after receiving the first WASP beacon.
To add a negative value, write "STMP_WPER - value".
]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPXPERMIN</name>
    <description><![CDATA[Minimum value of STMPXPER]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000FFFF</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>STMP_XPER_MIN</name>
    <description><![CDATA[Each time STMPXPER is updated, the value is also loaded into this register, provided that the value is smaller than the current value of STMPXPERMIN.
When written, the register is reset to 65535, regardless of the value written.
The minimum value can be used to detect extra WCLK pulses (the STMPXPERMIN value will be significantly smaller than STMPXPER).
]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPWCNT</name>
    <description><![CDATA[Current value of WCNT]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>STMP_WCNT_CURR</name>
    <description><![CDATA[Current value of the WCLK counter]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPXCNT</name>
    <description><![CDATA[Current value of XCNT]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>STMP_XCNT_CURR</name>
    <description><![CDATA[Current value of the XOSC counter, latched when reading STMPWCNT.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPXCNTC1</name>
    <description><![CDATA[Captured XOSC Counter Value, Capture Channel 1]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>STMP_XCNT_CAPT1</name>
    <description><![CDATA[The value of the samplestamp XOSC counter last time samplestamp_req(1) was pulsed. This number corresponds to the number of 24 MHz clock cycles since the last positive edge of the selected WCLK.
The value is cleared when STMPCTRL.STMP_EN is 0.
Note: Due to buffering and synchronization, WCLK is delayed by a small number of clk_bclk periods and clk periods.
Note: When calculating the fractional part of the sample stamp, STMPXPER may be less than STMPXCNTC1.
]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>STMPWCNTC1</name>
    <description><![CDATA[Captured WCLK Counter Value, Capture Channel 1]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>STMP_WCNT_CAPT1</name>
    <description><![CDATA[The value of the samplestamp WCLK counter last time samplestamp_req(1) was pulsed. This number corresponds to the number of positive WCLK edges since the samplestamp generator was enabled (not taking modification through STMPWADD/STMPWSET into account).
The value is cleared when STMPCTRL.STMP_EN is 0.
]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IRQ_MASK</name>
    <description><![CDATA[I2S Masked interrupt status register]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>AIF_DMA_IN</name>
    <description><![CDATA[This bit masks the level interrupt  of AIF_DMA_IN]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>AIF_DMA_OUT</name>
    <description><![CDATA[This bit masks the level interrupt  of AIF_DMA_OUT]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>WCLK_TIMEOUT</name>
    <description><![CDATA[This bit masks the level interrupt  of WCLK_TIMEOUT]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>BUS_ERR</name>
    <description><![CDATA[This bit masks the level interrupt  of BUS_ERR]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>WCLK_ERR</name>
    <description><![CDATA[This bit masks the level interrupt  of WCLK_ERR]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>PTR_ERR</name>
    <description><![CDATA[This bit masks the level interrupt  of PTR_ERR]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IRQ_READ</name>
    <description><![CDATA[I2S Raw Interrupt status register]]></description>
    <addressOffset>0x00000074</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>AIF_DMA_IN</name>
    <description><![CDATA[This bit reads the level interrupt  of AIF_DMA_IN (auto cleared when input pointer is updated - AIFINPTR)]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>AIF_DMA_OUT</name>
    <description><![CDATA[This bit reads the level interrupt  of AIF_DMA_OUT (auto cleared when out pointer is updated – AIFOUTPTR)]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>WCLK_TIMEOUT</name>
    <description><![CDATA[Set when the sample stamp generator does not detect a positive WCLK edge for 65535 clk periods. This signalizes that the internal/external BCLK/WCLK generator source has been disabled.
The bit is sticky and may only be cleared by software (by writing '0' to it).
]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>BUS_ERR</name>
    <description><![CDATA[Set when a DMA operation is not completed in time (i.e. audio output buffer underflow, or audio input buffer overflow).
This error requires a complete restart since word synchronization has been lost. The bit is sticky and may only be cleared by software (by writing '0' to it).
]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>WCLK_ERR</name>
    <description><![CDATA[Set when:
•	An unexpected WCLK edge occurs during the data delay period of a phase.  Note unexpected WCLK edges during the word and idle periods of the phase are not detected.
•	In dual-phase mode, when two WCLK edges are less than 4 BCLK cycles apart.
•	In single-phase mode, when a WCLK pulse occurs before the last channel.
This error requires a complete restart since word synchronization has been lost. The bit is sticky and may only be cleared by software (by writing '0' to it).]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>PTR_ERR</name>
    <description><![CDATA[Set when AIFINPTR or AIFOUTPTR has not been loaded with the next block address in time.
This error requires a complete restart since word synchronization has been lost. The bit is sticky and may only be cleared by software (by writing '0' to it).
]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IRQ_SET</name>
    <description><![CDATA[I2S interrupt set register]]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>AIF_DMA_IN</name>
    <description><![CDATA[A write '1' to this bit sets the level interrupt of AIF_DMA_IN_IRQ (unless a auto clear criteria was given at the same time, in which the set will be ignored)]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>AIF_DMA_OUT</name>
    <description><![CDATA[A write '1' to this bit sets the level interrupt of AIF_DMA_OUT_IRQ (unless a auto clear criteria was given at the same time, in which the set will be ignored)]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>WCLK_TIMEOUT</name>
    <description><![CDATA[A write '1' to this bit sets the level interrupt of WCLK_TIMEOUT ]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>BUS_ERR</name>
    <description><![CDATA[A write '1' to this bit sets the level interrupt of BUS_ERR]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>WCLK_ERR</name>
    <description><![CDATA[A write '1' to this bit sets the level interrupt of WCLK_ERR]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>PTR_ERR</name>
    <description><![CDATA[A write '1' to this bit sets the level interrupt of PTR_ERR ]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IRQ_CLR</name>
    <description><![CDATA[I2S interrupt clear register]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved - unused]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>AIF_DMA_IN</name>
    <description><![CDATA[A write '1' to this bit clears the level interrupt of AIF_DMA_IN_IRQ (unless a set criteria was given at the same time in which the clear will be ignored)]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>AIF_DMA_OUT</name>
    <description><![CDATA[A write '1' to this bit clears the level interrupt of AIF_DMA_OUT_IRQ (unless a set criteria was given at the same time in which the clear will be ignored)]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>WCLK_TIMEOUT</name>
    <description><![CDATA[A write '1' to this bit clears the level interrupt of WCLK_TIMEOUT (unless a set criteria was given at the same time in which the clear will be ignored)]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>BUS_ERR</name>
    <description><![CDATA[A write '1' to this bit clears the level interrupt of BUS_ERR (unless a set criteria was given at the same time in which the clear will be ignored)]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>WCLK_ERR</name>
    <description><![CDATA[A write '1' to this bit clears the level interrupt of WCLK_ERR (unless a set criteria was given at the same time in which the clear will be ignored)]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>PTR_ERR</name>
    <description><![CDATA[A write '1' to this bit clears the level interrupt of PTR_ERR (unless a set criteria was given at the same time in which the clear will be ignored)]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>GPRAM</name>
<description><![CDATA[General Purpose RAM]]></description>
<baseAddress>0x11000000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00002000</size>
<usage>registers</usage>
</addressBlock>
<registers>
</registers>
</peripheral>
<peripheral>
<name>SRAM</name>
<description><![CDATA[General Purpose RAM]]></description>
<baseAddress>0x20000000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00004000</size>
<usage>registers</usage>
</addressBlock>
<registers>
</registers>
</peripheral>
<peripheral>
<name>UART0</name>
<description><![CDATA[UART Component]]></description>
<baseAddress>0x40001000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>DR</name>
    <description><![CDATA[UART Data]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:12]</bitRange>
  </field>
  <field>
    <name>OE</name>
    <description><![CDATA[UART Overrrun Error]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>BE</name>
    <description><![CDATA[UART Break Error]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>PE</name>
    <description><![CDATA[UART Parity Error]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>FE</name>
    <description><![CDATA[UART  Framing Error]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>DATA</name>
    <description><![CDATA[Data transmitted or received]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RSR</name>
    <description><![CDATA[UART Status Register]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>OE</name>
    <description><![CDATA[UART Overrrun Error]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>BE</name>
    <description><![CDATA[UART Break Error]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>PE</name>
    <description><![CDATA[UART Parity Error]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>FE</name>
    <description><![CDATA[UART  Framing Error]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ECR</name>
    <description><![CDATA[UART Error Clear Register]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>DATA</name>
    <description><![CDATA[UART Clear Error]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESERVED0</name>
    <description><![CDATA[UART Reserved area]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FR</name>
    <description><![CDATA[UART Flag]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>TXFE</name>
    <description><![CDATA[UART Transmit FIFO Empty]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RXFF</name>
    <description><![CDATA[UART Receive FIFO Full]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TXFF</name>
    <description><![CDATA[UART Transmit FIFO Full]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RXFE</name>
    <description><![CDATA[UART Receive FIFO Empty]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>BUSY</name>
    <description><![CDATA[UART Busy]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[2:1]</bitRange>
  </field>
  <field>
    <name>CTS</name>
    <description><![CDATA[Clear To Send]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IBRD</name>
    <description><![CDATA[UART integer part of the baud rate divisor value]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>DIVINT</name>
    <description><![CDATA[The integer baud rate divisor. These bits are cleared to 0 on reset.]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FBRD</name>
    <description><![CDATA[UART Fractional Baud-Rate Divisor]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>DIVFRAC</name>
    <description><![CDATA[Fractional Baud-Rate Divisor]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>LCRH</name>
    <description><![CDATA[UART Line Control]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>SPS</name>
    <description><![CDATA[UART Stick Parity Select]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>WLEN</name>
    <description><![CDATA[UART Word Length]]></description>
    <bitRange>[6:5]</bitRange>
  </field>
  <field>
    <name>FEN</name>
    <description><![CDATA[UART Enable FIFOs]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>STP2</name>
    <description><![CDATA[UART Two Stop Bits Select]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>EPS</name>
    <description><![CDATA[UART Even Parity Select]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>PEN</name>
    <description><![CDATA[UART Parity Enable]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>BRK</name>
    <description><![CDATA[UART Send Break]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CTL</name>
    <description><![CDATA[UART Control]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000300</resetValue>
<fields>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:16]</bitRange>
  </field>
  <field>
    <name>CTSEN</name>
    <description><![CDATA[Enable Clear To Send]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>RTSEN</name>
    <description><![CDATA[Enable Request To Send]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved - do not modify, read 0]]></description>
    <bitRange>[13:12]</bitRange>
  </field>
  <field>
    <name>RTS</name>
    <description><![CDATA[Request to Send]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved - do not modify, read 0]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>RXE</name>
    <description><![CDATA[UART Receive Enable]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TXE</name>
    <description><![CDATA[UART Transmit Enable]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>LBE</name>
    <description><![CDATA[UART Loop Back Enable]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved - do not modify, read 0]]></description>
    <bitRange>[6:1]</bitRange>
  </field>
  <field>
    <name>UARTEN</name>
    <description><![CDATA[UART Enable]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IFLS</name>
    <description><![CDATA[UART Interrupt FIFO Level Select]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000012</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:6]</bitRange>
  </field>
  <field>
    <name>RXSEL</name>
    <description><![CDATA[Receive interrupt FIFO level select]]></description>
    <bitRange>[5:3]</bitRange>
  </field>
  <field>
    <name>TXSEL</name>
    <description><![CDATA[Transmit interrupt FIFO level select]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IMSC</name>
    <description><![CDATA[UART Interrupt mask set/clear register]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved, read as zero, do not modify]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>OEIM</name>
    <description><![CDATA[Overrun error interrupt mask. A read returns the current mask for the UARTOEINTR interrupt. On a write of 1, the mask of the UARTOEINTR interrupt is set. A write of 0 clears the mask.]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>BEIM</name>
    <description><![CDATA[Break error interrupt mask. A read returns the current mask for the UARTBEINTR interrupt. On a write of 1, the mask of the UARTBEINTR interrupt is set. A write of 0 clears the mask.]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>PEIM</name>
    <description><![CDATA[Parity error interrupt mask. A read returns the current mask for the UARTPEINTR interrupt. On a write of 1, the mask of the UARTPEINTR interrupt is set. A write of 0 clears the mask.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>FEIM</name>
    <description><![CDATA[Framing error interrupt mask. A read returns the current mask for the UARTFEINTR interrupt. On a write of 1, the mask of the UARTFEINTR interrupt is set. A write of 0 clears the mask.]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RTIM</name>
    <description><![CDATA[Receive timeout interrupt mask. A read returns the current mask for the UARTRTINTR interrupt. On a write of 1, the mask of the UARTRTINTR interrupt is set. A write of 0 clears the mask.]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TXIM</name>
    <description><![CDATA[Transmit interrupt mask. A read returns the current mask for the UARTTXINTR interrupt. On a write of 1, the mask of the UARTTXINTR interrupt is set. A write of 0 clears the mask.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RXIM</name>
    <description><![CDATA[Receive interrupt mask. A read returns the current mask for the UARTRXINTR interrupt. On a write of 1, the mask of the UARTRXINTR interrupt is set. A write of 0 clears the mask.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved, read as zero, do not modify]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>CTSMIM</name>
    <description><![CDATA[nUARTCTS modem interrupt mask. A read returns the current mask for the UARTCTSINTR interrupt. On a write of 1, the mask of the UARTCTSINTR interrupt is set. A write of 0 clears the mask.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved, read as zero, do not modify]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RIS</name>
    <description><![CDATA[UART RIS Register is the raw interrupt status register.]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>OERIS</name>
    <description><![CDATA[Overrun error interrupt status. Returns the raw interrupt state of the UARTOEINTR interrupt.]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>BERIS</name>
    <description><![CDATA[Break error interrupt status. Returns the raw interrupt state of the UARTBEINTR interrupt.]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>PERIS</name>
    <description><![CDATA[Parity error interrupt status. Returns the raw interrupt state of the UARTPEINTR interrupt.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>FERIS</name>
    <description><![CDATA[Framing error interrupt status. Returns the raw interrupt state of the UARTFEINTR interrupt.]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RTRIS</name>
    <description><![CDATA[Receive timeout interrupt status. Returns the raw interrupt state of the UARTRTINTR interrupt (In this case the raw interrupt cannot be set unless the mask is set, this is because the mask acts as an enable for power saving. That is, the same status can be read from UARTMIS and UARTRIS for the receive timeout interrupt.)]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TXRIS</name>
    <description><![CDATA[Transmit interrupt status. Returns the raw interrupt state of the UARTTXINTR interrupt.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RXRIS</name>
    <description><![CDATA[Receive interrupt status. Returns the raw interrupt state of the UARTRXINTR interrupt.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved, read as zero]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>CTSRMIS</name>
    <description><![CDATA[nUARTCTS modem interrupt status. Returns the raw interrupt state of the UARTCTSINTR interrupt.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved, read as zero]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>MIS</name>
    <description><![CDATA[UART MIS Register is the masked interrupt status register]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved, read as zero, do not modify]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>OEMIS</name>
    <description><![CDATA[Overrun error masked interrupt status. Returns the masked interrupt state of the UARTOEINTR interrupt.]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>BEMIS</name>
    <description><![CDATA[Break error masked interrupt status. Returns the masked interrupt state of the UARTBEINTR interrupt.]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>PEMIS</name>
    <description><![CDATA[Parity error masked interrupt status. Returns the masked interrupt state of the UARTPEINTR interrupt.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>FEMIS</name>
    <description><![CDATA[Framing error masked interrupt status. Returns the masked interrupt state of the UARTFEINTR interrupt]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RTMIS</name>
    <description><![CDATA[Receive timeout masked interrupt status. Returns the masked interrupt state of the UARTRTINTR interrupt.]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TXMIS</name>
    <description><![CDATA[Transmit masked interrupt status. Returns the masked interrupt state of the UARTTXINTR interrupt.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RXMIS</name>
    <description><![CDATA[Receive masked interrupt status. Returns the masked interrupt state of the UARTRXINTR interrupt.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved, read as zero]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>CTSMMIS</name>
    <description><![CDATA[nUARTCTS modem masked interrupt status. Returns the masked interrupt state of the UARTCTSINTR interrupt.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved, read as zero]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ICR</name>
    <description><![CDATA[UART Interrupt Clear]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved, read as zero, do not modify]]></description>
    <bitRange>[31:11]</bitRange>
  </field>
  <field>
    <name>OEIC</name>
    <description><![CDATA[Overrun error interrupt clear. Clears the UARTOEINTR interrupt.]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>BEIC</name>
    <description><![CDATA[Break error interrupt clear. Clears the UARTBEINTR interrupt.]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>PEIC</name>
    <description><![CDATA[Parity error interrupt clear. Clears the UARTPEINTR interrupt.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>FEIC</name>
    <description><![CDATA[Framing error interrupt clear. Clears the UARTFEINTR interrupt.]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>RTIC</name>
    <description><![CDATA[Receive timeout interrupt clear. Clears the UARTRTINTR interrupt.]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TXIC</name>
    <description><![CDATA[Transmit interrupt clear. Clears the UARTTXINTR interrupt.]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>RXIC</name>
    <description><![CDATA[Receive interrupt clear. Clears the UARTRXINTR interrupt.]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved, write 0]]></description>
    <bitRange>[3:2]</bitRange>
  </field>
  <field>
    <name>CTSMIC</name>
    <description><![CDATA[nUARTCTS modem interrupt clear. Clears the UARTCTSINTR interrupt.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved, write 0]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DMACTL</name>
    <description><![CDATA[UART DMACR Register is the DMA control register.]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved, read as zero, do not modify.]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>DMAONERR</name>
    <description><![CDATA[DMA on error. If this bit is set to 1, the DMA receive request outputs, UARTRXDMASREQ or UARTRXDMABREQ, are disabled when the UART error interrupt is asserted.]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TXDMAE</name>
    <description><![CDATA[Transmit DMA enable. If this bit is set to 1, DMA for the transmit FIFO is enabled.]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>RXDMAE</name>
    <description><![CDATA[Receive DMA enable. If this bit is set to 1, DMA for the receive FIFO is enabled.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESERVED1</name>
    <description><![CDATA[UART Reserved area]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TCR</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ITIP</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>ITOP</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000088</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>TDR</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x0000008C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0unknown</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESERVED2</name>
    <description><![CDATA[UART Reserved area]]></description>
    <addressOffset>0x00000090</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RESERVED3</name>
    <description><![CDATA[UART Reserved area for
future ID expansion]]></description>
    <addressOffset>0x00000FD0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID0</name>
    <description><![CDATA[Peripheral Identification Register]]></description>
    <addressOffset>0x00000FE0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000011</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved, read undefined must read as zeros]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>PARTNUMBER0</name>
    <description><![CDATA[Identifies the peripheral]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID1</name>
    <description><![CDATA[Peripheral Identification Register]]></description>
    <addressOffset>0x00000FE4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000010</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved, read undefined must read as zeros]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>DESIGNER0</name>
    <description><![CDATA[Identifies the designer (ARM)]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>PARTNUMBER1</name>
    <description><![CDATA[Identifies the peripheral]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID2</name>
    <description><![CDATA[Peripheral Identification Register]]></description>
    <addressOffset>0x00000FE8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000034</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved, read undefined must read as zeros]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>REVISION</name>
    <description><![CDATA[UART revision]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>DESIGNER1</name>
    <description><![CDATA[Identifies the designer (ARM)]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PERIPHID3</name>
    <description><![CDATA[Peripheral Identification Register]]></description>
    <addressOffset>0x00000FEC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Reserved, read undefined must read as zeros]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>CONFIGURATION</name>
    <description><![CDATA[The configuration option of the UART.]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELLID0</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000FF0</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000D</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELLID1</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000FF4</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000F0</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELLID2</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000FF8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000005</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PCELLID3</name>
    <description><![CDATA[]]></description>
    <addressOffset>0x00000FFC</addressOffset>
    <access>read-write</access>
    <resetValue>0x000000B1</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>EVENT</name>
<description><![CDATA[Event Fabric Component Definition]]></description>
<baseAddress>0x40083000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>CM3SEL0</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 0 - AON Edge detect]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000004</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL1</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 1 - I2C]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000009</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL2</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 2 – RF_cpe_1]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000001E</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL3</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 3 – SPIS event combo]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000038</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL4</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 4 - AON RTC]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000007</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL5</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 5 - UART0 combined]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000024</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL6</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 6 - UART1 combined]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000025</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL7</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 7 - SSI0 combined]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000022</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL8</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 8 - SSI1 combined]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000023</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL9</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 9 - RF CPE 0]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000001B</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL10</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 10 - RF HW]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000001A</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL11</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 11 - RF Command Ack]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000019</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL12</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 12 - I2S Interrupt]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000008</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL13</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 13 – unassigned]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL14</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 14 – WDT]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000018</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL15</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 15 - GPT0A]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000010</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL16</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 16 - GPT0B]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000011</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL17</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 17 - GPT1A]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000012</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL18</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 18 - GPT1B]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000013</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL19</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 19 - GPT2A]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000C</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL20</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 20 - GPT2B]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000D</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL21</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 21 - GPT 3A]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000E</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL22</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 22 - GPT 3B]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000F</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL23</name>
    <description><![CDATA[Output selection for CM3 interrupt 23 - Crypto result available]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000005D</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL24</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 24 - DMA software combined]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000027</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL25</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 25 - DMA Error]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000026</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL26</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 26 - Flash]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000015</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL27</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 27 - SW0_EV]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000064</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL28</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 28 – AUX MCU_EVENT_COMB]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000000B</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL29</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 29 - AON programmable 0]]></description>
    <addressOffset>0x00000074</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL30</name>
    <description><![CDATA[Output selection for CM3 interrupt 30 - Programmable interrupt - default:  no event '0']]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read/write selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL31</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 31 – AUX_MCU_TRIGGER[1]]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000006A</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL32</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 32 – AUX_MCU_TRIGGER[10]]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000073</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CM3SEL33</name>
    <description><![CDATA[Non-Programmable Output selection for CM3 interrupt 33 – TRNG interrupt]]></description>
    <addressOffset>0x00000084</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000068</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORESEL0</name>
    <description><![CDATA[Non-Programmable Output selection for RF_CORE event 0]]></description>
    <addressOffset>0x00000100</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000003D</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORESEL1</name>
    <description><![CDATA[Non-Programmable Output selection for RF_CORE event 1]]></description>
    <addressOffset>0x00000104</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000003E</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORESEL2</name>
    <description><![CDATA[Non-Programmable Output selection for RF_CORE event 2]]></description>
    <addressOffset>0x00000108</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000003F</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORESEL3</name>
    <description><![CDATA[Non-Programmable Output selection for RF_CORE event 3]]></description>
    <addressOffset>0x0000010C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000040</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORESEL4</name>
    <description><![CDATA[Non-Programmable Output selection for RF_CORE event 4]]></description>
    <addressOffset>0x00000110</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000041</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORESEL5</name>
    <description><![CDATA[Non-Programmable Output selection for RF_CORE event 5]]></description>
    <addressOffset>0x00000114</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000042</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORESEL6</name>
    <description><![CDATA[Non-Programmable Output selection for RF_CORE event 6]]></description>
    <addressOffset>0x00000118</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000043</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORESEL7</name>
    <description><![CDATA[Non-Programmable Output selection for RF_CORE event 7]]></description>
    <addressOffset>0x0000011C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000044</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORESEL8</name>
    <description><![CDATA[Non-Programmable Output selection for RF_CORE event 8]]></description>
    <addressOffset>0x00000120</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000077</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>RFCORESEL9</name>
    <description><![CDATA[Programmable Output selection for RF_CORE event 9]]></description>
    <addressOffset>0x00000124</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000002</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read/write selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPT0SEL0</name>
    <description><![CDATA[Programmable Output selection for GPT0]]></description>
    <addressOffset>0x00000200</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000055</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read/write selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPT0SEL1</name>
    <description><![CDATA[Programmable Output selection for GPT0]]></description>
    <addressOffset>0x00000204</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000056</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read/write selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPT1SEL0</name>
    <description><![CDATA[Programmable Output selection for GPT1]]></description>
    <addressOffset>0x00000300</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000057</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read/write selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPT1SEL1</name>
    <description><![CDATA[Programmable Output selection for GPT1]]></description>
    <addressOffset>0x00000304</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000058</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read/write selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPT2SEL0</name>
    <description><![CDATA[Programmable Output selection for GPT2]]></description>
    <addressOffset>0x00000400</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000059</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read/write selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPT2SEL1</name>
    <description><![CDATA[Programmable Output selection for GPT2]]></description>
    <addressOffset>0x00000404</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000005A</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read/write selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH0_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 0 sreq]]></description>
    <addressOffset>0x00000500</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH0_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 0 req]]></description>
    <addressOffset>0x00000504</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH1_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 1 req – uart0_rx_sreq]]></description>
    <addressOffset>0x00000508</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000031</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH1_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 1 req – uart0_rx_req]]></description>
    <addressOffset>0x0000050C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000030</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH2_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 2 sreq – uart0_tx_sreq]]></description>
    <addressOffset>0x00000510</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000033</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH2_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 2 req – uart0_tx_req]]></description>
    <addressOffset>0x00000514</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000032</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH3_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 3 sreq – ssi0_rx_sreq]]></description>
    <addressOffset>0x00000518</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000029</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH3_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 3 req – ssi0_rx_req]]></description>
    <addressOffset>0x0000051C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000028</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH4_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 4 sreq – ssi0_tx_sreq]]></description>
    <addressOffset>0x00000520</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000002B</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH4_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 4 req – ssi0_tx_req]]></description>
    <addressOffset>0x00000524</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000002A</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH5_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 5 sreq – spis_rx_sreq]]></description>
    <addressOffset>0x00000528</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000003A</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH5_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 5 req – spis_rx_req]]></description>
    <addressOffset>0x0000052C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000039</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH6_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 6 sreq – spis_tx_sreq]]></description>
    <addressOffset>0x00000530</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000003C</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH6_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 6 req – spis_tx_req]]></description>
    <addressOffset>0x00000534</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000003B</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH7_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 7 sreq – AUX_ADC]]></description>
    <addressOffset>0x00000538</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000070</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH7_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 7 req – AUX_ADC]]></description>
    <addressOffset>0x0000053C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000070</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH8_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 8 sreq – AUX_SM]]></description>
    <addressOffset>0x00000540</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000006F</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH8_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 8 req – AUX_SM]]></description>
    <addressOffset>0x00000544</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000006F</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH9_S</name>
    <description><![CDATA[Programmable Output selection for uDMA  Ch 9 sreq – GPT 0A]]></description>
    <addressOffset>0x00000548</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000004D</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH9_B</name>
    <description><![CDATA[Programmable Output selection for uDMA  Ch 9 req – GPT 0A]]></description>
    <addressOffset>0x0000054C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000045</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH10_S</name>
    <description><![CDATA[Programmable Output selection for uDMA  Ch 10 sreq – GPT 0B]]></description>
    <addressOffset>0x00000550</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000004E</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH10_B</name>
    <description><![CDATA[Programmable Output selection for uDMA  Ch 10 req – GPT 0B]]></description>
    <addressOffset>0x00000554</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000046</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH11_S</name>
    <description><![CDATA[Programmable Output selection for uDMA  Ch 11 sreq – GPT 1A]]></description>
    <addressOffset>0x00000558</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000004F</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH11_B</name>
    <description><![CDATA[Programmable Output selection for uDMA  Ch 11 req – GPT 1A]]></description>
    <addressOffset>0x0000055C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000047</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH12_S</name>
    <description><![CDATA[Programmable Output selection for uDMA  Ch 12 sreq – GPT 1B]]></description>
    <addressOffset>0x00000560</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000050</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH12_B</name>
    <description><![CDATA[Programmable Output selection for uDMA  Ch 12 req – GPT 1B]]></description>
    <addressOffset>0x00000564</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000048</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH13_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 13 sreq – AON Programmable]]></description>
    <addressOffset>0x00000568</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000003</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH13_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 13 req – AON Programmable]]></description>
    <addressOffset>0x0000056C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000003</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH14_S</name>
    <description><![CDATA[Programmable Output selection for uDMA  Ch 14 sreq – DMA Programmable]]></description>
    <addressOffset>0x00000570</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH14_B</name>
    <description><![CDATA[Programmable Output selection for uDMA  Ch 14 req – DMA Programmable ]]></description>
    <addressOffset>0x00000574</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000001</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[ selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH15_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 15 sreq – AN RTC ]]></description>
    <addressOffset>0x00000578</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000007</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH15_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 15 req -  ON RTC]]></description>
    <addressOffset>0x0000057C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000007</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH16_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 16 sreq -  ssi1 Rx sreq]]></description>
    <addressOffset>0x00000580</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000002D</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH16_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 16 req -  ssi1 RX req]]></description>
    <addressOffset>0x00000584</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000002C</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH17_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 17 sreq – ssi1 TX Sreq]]></description>
    <addressOffset>0x00000588</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000002F</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH17_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 17 req – ssi1 TX req]]></description>
    <addressOffset>0x0000058C</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000002E</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH018_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 18 sreq – reserved for software ]]></description>
    <addressOffset>0x00000590</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH18_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 18 req – reserved for software]]></description>
    <addressOffset>0x00000594</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH19_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 19 sreq – reserved for software]]></description>
    <addressOffset>0x00000598</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH19_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 19 req – reserved for SW]]></description>
    <addressOffset>0x0000059C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH20_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 20 sreq – reserved for SW]]></description>
    <addressOffset>0x000005A0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH20_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 20 req – reserved for SW]]></description>
    <addressOffset>0x000005A4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH21_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 21 sreq – SW_EVENT0]]></description>
    <addressOffset>0x000005A8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000064</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH21_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 21 req – SW_EVENT0]]></description>
    <addressOffset>0x000005AC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000064</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH22_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 22 sreq – SW_EVENT 1]]></description>
    <addressOffset>0x000005B0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000065</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH22_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 22 req – SW_EVENT1]]></description>
    <addressOffset>0x000005B4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000065</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH23_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 23 sreq – SW_EVENT2]]></description>
    <addressOffset>0x000005B8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000066</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH23_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 23 req – SW_EVENT2]]></description>
    <addressOffset>0x000005BC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000066</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH24_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 24 sreq – SW_EVENT3]]></description>
    <addressOffset>0x000005C0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000067</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH24_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 24 req – SW_EVENT3]]></description>
    <addressOffset>0x000005C4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000067</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH25_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 25 sreq - not mapped to hw]]></description>
    <addressOffset>0x000005C8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH25_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 25 req - not mapped to hw]]></description>
    <addressOffset>0x000005CC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH26_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 26 req - not mapped to hw]]></description>
    <addressOffset>0x000005D0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH26_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 26 req - not mapped to hw]]></description>
    <addressOffset>0x000005D4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH27_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 27 req - not mapped to hw]]></description>
    <addressOffset>0x000005D8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH27_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 27 req - not mapped to hw]]></description>
    <addressOffset>0x000005DC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH28_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 28 sreq  - NO HW]]></description>
    <addressOffset>0x000005E0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH28_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 28 req  - NO HW]]></description>
    <addressOffset>0x000005E4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH29_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 29 sreq - NO HW]]></description>
    <addressOffset>0x000005E8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH29_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 29 req - NO HW]]></description>
    <addressOffset>0x000005EC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH30_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 30 sreq - NO HW]]></description>
    <addressOffset>0x000005F0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH30_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 30 req - NO HW]]></description>
    <addressOffset>0x000005F4</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH31_S</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 31 sreq - NO HW]]></description>
    <addressOffset>0x000005F8</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>UDMASELCH31_B</name>
    <description><![CDATA[Non-Programmable Output selection for uDMA  Ch 31 req - NO HW ]]></description>
    <addressOffset>0x000005FC</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPT3SEL0</name>
    <description><![CDATA[Programmable Output selection for GPT3]]></description>
    <addressOffset>0x00000600</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000005B</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read/write selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>GPT3SEL1</name>
    <description><![CDATA[Programmable Output selection for GPT3]]></description>
    <addressOffset>0x00000604</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000005C</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read/write selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>AUXSUB0</name>
    <description><![CDATA[Programmable Output selection for AUX subscriber]]></description>
    <addressOffset>0x00000700</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000010</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read/write selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>NMISUB0</name>
    <description><![CDATA[Non-Programmable Output selection for NMI subscriber]]></description>
    <addressOffset>0x00000800</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000063</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read only selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>I2SSUB0</name>
    <description><![CDATA[Programmable Output selection for I2S subscriber]]></description>
    <addressOffset>0x00000900</addressOffset>
    <access>read-write</access>
    <resetValue>0x0000005F</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read/write selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>FRZSUB0</name>
    <description><![CDATA[Programmable Output selection for FRZ subscriber]]></description>
    <addressOffset>0x00000A00</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000078</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:7]</bitRange>
  </field>
  <field>
    <name>SELVAL</name>
    <description><![CDATA[Read/write selection value]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>SW_EVENT</name>
    <description><![CDATA[Set or clear software events]]></description>
    <addressOffset>0x00000F00</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>SWEV3</name>
    <description><![CDATA[Writing '1' to this bit when the value is '0' triggers the Software 3 event. Hardware clears the bit once it is ready to trigger another event.]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>SWEV2</name>
    <description><![CDATA[Writing '1' to this bit when the value is '0' triggers the Software 2 event. Hardware clears the bit once it is ready to trigger another event.]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>SWEV1</name>
    <description><![CDATA[Writing '1' to this bit when the value is '0' triggers the Software 1 event. Hardware clears the bit once it is ready to trigger another event.]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Unused - Reserved]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>SWEV0</name>
    <description><![CDATA[Writing '1' to this bit when the value is '0' triggers the Software 0 event. Hardware clears the bit once it is ready to trigger another event.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>GPIO</name>
<description><![CDATA[GPIO Component]]></description>
<baseAddress>0x40022000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00000400</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>DAT3_0</name>
    <description><![CDATA[Unpacked Data register for GPIO(#M-#N)]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED3</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>DAT3</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#3]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>DAT2</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#2]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>DAT1</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#1]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>DAT0</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#0]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DAT7_4</name>
    <description><![CDATA[Unpacked Data register for GPIO(#M-#N)]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED7</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>DAT7</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#7]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>RESERVED6</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>DAT6</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#6]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED5</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>DAT5</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#5]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED4</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>DAT4</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#4]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DAT11_8</name>
    <description><![CDATA[Unpacked Data register for GPIO(#M-#N)]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED11</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>DAT11</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#11]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>RESERVED10</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>DAT10</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#10]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED9</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>DAT9</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#9]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED8</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>DAT8</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#8]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DAT15_12</name>
    <description><![CDATA[Unpacked Data register for GPIO(#M-#N)]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED15</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>DAT15</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#15]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>RESERVED14</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>DAT14</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#14]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED13</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>DAT13</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#13]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED12</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>DAT12</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#12]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DAT19_16</name>
    <description><![CDATA[Unpacked Data register for GPIO(#M-#N)]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED19</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>DAT19</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#19]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>RESERVED18</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>DAT18</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#18]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED17</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>DAT17</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#17]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED16</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>DAT16</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#16]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DAT23_20</name>
    <description><![CDATA[Unpacked Data register for GPIO(#M-#N)]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED23</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>DAT23</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#23]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>RESERVED22</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>DAT22</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#22]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED21</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>DAT21</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#21]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED20</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>DAT20</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#20]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DAT27_24</name>
    <description><![CDATA[Unpacked Data register for GPIO(#M-#N)]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED27</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>DAT27</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#27]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>RESERVED26</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>DAT26</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#26]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED25</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>DAT25</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#25]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED24</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>DAT24</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#24]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DAT31_28</name>
    <description><![CDATA[Unpacked Data register for GPIO(#M-#N)]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED31</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[31:25]</bitRange>
  </field>
  <field>
    <name>DAT31</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#31]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>RESERVED30</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[23:17]</bitRange>
  </field>
  <field>
    <name>DAT30</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#30]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>RESERVED29</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[15:9]</bitRange>
  </field>
  <field>
    <name>DAT29</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#29]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>RESERVED28</name>
    <description><![CDATA[Reserved]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>DAT28</name>
    <description><![CDATA[Sets the state of the pin that is configured as GPIO#28]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DATO31_0</name>
    <description><![CDATA[Data output for GPIO 0 to 31]]></description>
    <addressOffset>0x00000080</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DATO31</name>
    <description><![CDATA[Data output for GPIO 31]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>DATO30</name>
    <description><![CDATA[Data output for GPIO 30]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>DATO29</name>
    <description><![CDATA[Data output for GPIO 29]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>DATO28</name>
    <description><![CDATA[Data output for GPIO 28]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>DATO27</name>
    <description><![CDATA[Data output for GPIO 27]]></description>
    <bitRange>[27:27]</bitRange>
  </field>
  <field>
    <name>DATO26</name>
    <description><![CDATA[Data output for GPIO 26]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>DATO25</name>
    <description><![CDATA[Data output for GPIO 25]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>DATO24</name>
    <description><![CDATA[Data output for GPIO 24]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>DATO23</name>
    <description><![CDATA[Data output for GPIO 23]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>DATO22</name>
    <description><![CDATA[Data output for GPIO 22]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>DATO21</name>
    <description><![CDATA[Data output for GPIO 21]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>DATO20</name>
    <description><![CDATA[Data output for GPIO 20]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>DATO19</name>
    <description><![CDATA[Data output for GPIO 19]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>DATO18</name>
    <description><![CDATA[Data output for GPIO 18]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>DATO17</name>
    <description><![CDATA[Data output for GPIO 17]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>DATO16</name>
    <description><![CDATA[Data output for GPIO 16]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>DATO15</name>
    <description><![CDATA[Data output for GPIO 15]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>DATO14</name>
    <description><![CDATA[Data output for GPIO 14]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>DATO13</name>
    <description><![CDATA[Data output for GPIO 13]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>DATO12</name>
    <description><![CDATA[Data output for GPIO 12]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>DATO11</name>
    <description><![CDATA[Data output for GPIO 11]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>DATO10</name>
    <description><![CDATA[Data output for GPIO 10]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>DATO9</name>
    <description><![CDATA[Data output for GPIO 9]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>DATO8</name>
    <description><![CDATA[Data output for GPIO 8]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>DATO7</name>
    <description><![CDATA[Data output for GPIO 7]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>DATO6</name>
    <description><![CDATA[Data output for GPIO 6]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>DATO5</name>
    <description><![CDATA[Data output for GPIO 5]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>DATO4</name>
    <description><![CDATA[Data output for GPIO 4]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>DATO3</name>
    <description><![CDATA[Data output for GPIO 3]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>DATO2</name>
    <description><![CDATA[Data output for GPIO 2]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>DATO1</name>
    <description><![CDATA[Data output for GPIO 1]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DATO0</name>
    <description><![CDATA[Data output for GPIO 0]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DATOSET31_0</name>
    <description><![CDATA[Writing 1 to a bit position sets the corresponding bit in the DATO register]]></description>
    <addressOffset>0x00000090</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>SET31</name>
    <description><![CDATA[Set bit 31]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>SET30</name>
    <description><![CDATA[Set bit 30]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>SET29</name>
    <description><![CDATA[Set bit 29]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SET28</name>
    <description><![CDATA[Set bit 28]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>SET27</name>
    <description><![CDATA[Set bit 27]]></description>
    <bitRange>[27:27]</bitRange>
  </field>
  <field>
    <name>SET26</name>
    <description><![CDATA[Set bit 26]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>SET25</name>
    <description><![CDATA[Set bit 25]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>SET24</name>
    <description><![CDATA[Set bit 24]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>SET23</name>
    <description><![CDATA[Set bit 23]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>SET22</name>
    <description><![CDATA[Set bit 22]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>SET21</name>
    <description><![CDATA[Set bit 21]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>SET20</name>
    <description><![CDATA[Set bit 20]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>SET19</name>
    <description><![CDATA[Set bit 19]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>SET18</name>
    <description><![CDATA[Set bit 18]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>SET17</name>
    <description><![CDATA[Set bit 17]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>SET16</name>
    <description><![CDATA[Set bit 16]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>SET15</name>
    <description><![CDATA[Set bit 15]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>SET14</name>
    <description><![CDATA[Set bit 14]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>SET13</name>
    <description><![CDATA[Set bit 13]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>SET12</name>
    <description><![CDATA[Set bit 12]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>SET11</name>
    <description><![CDATA[Set bit 11]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>SET10</name>
    <description><![CDATA[Set bit 10]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>SET9</name>
    <description><![CDATA[Set bit 9]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>SET8</name>
    <description><![CDATA[Set bit 8]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>SET7</name>
    <description><![CDATA[Set bit 7]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>SET6</name>
    <description><![CDATA[Set bit 6]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>SET5</name>
    <description><![CDATA[Set bit 5]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>SET4</name>
    <description><![CDATA[Set bit 4]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>SET3</name>
    <description><![CDATA[Set bit 3]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>SET2</name>
    <description><![CDATA[Set bit 2]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>SET1</name>
    <description><![CDATA[Set bit 1]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>SET0</name>
    <description><![CDATA[Set bit 0]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DATOCLR31_0</name>
    <description><![CDATA[Writing 1 to a bit position clears the corresponding bit in the DATO register]]></description>
    <addressOffset>0x000000A0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>CLR31</name>
    <description><![CDATA[Clears bit 31]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>CLR30</name>
    <description><![CDATA[Clears bit 30]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>CLR29</name>
    <description><![CDATA[Clears bit 29]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>CLR28</name>
    <description><![CDATA[Clears bit 28]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>CLR27</name>
    <description><![CDATA[Clears bit 27]]></description>
    <bitRange>[27:27]</bitRange>
  </field>
  <field>
    <name>CLR26</name>
    <description><![CDATA[Clears bit 26]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>CLR25</name>
    <description><![CDATA[Clears bit 25]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>CLR24</name>
    <description><![CDATA[Clears bit 24]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>CLR23</name>
    <description><![CDATA[Clears bit 23]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>CLR22</name>
    <description><![CDATA[Clears bit 22]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>CLR21</name>
    <description><![CDATA[Clears bit 21]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>CLR20</name>
    <description><![CDATA[Clears bit 20]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>CLR19</name>
    <description><![CDATA[Clears bit 19]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>CLR18</name>
    <description><![CDATA[Clears bit 18]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>CLR17</name>
    <description><![CDATA[Clears bit 17]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>CLR16</name>
    <description><![CDATA[Clears bit 16]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>CLR15</name>
    <description><![CDATA[Clears bit 15]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>CLR14</name>
    <description><![CDATA[Clears bit 14]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>CLR13</name>
    <description><![CDATA[Clears bit 13]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>CLR12</name>
    <description><![CDATA[Clears bit 12]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>CLR11</name>
    <description><![CDATA[Clears bit 11]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>CLR10</name>
    <description><![CDATA[Clears bit 10]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>CLR9</name>
    <description><![CDATA[Clears bit 9]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>CLR8</name>
    <description><![CDATA[Clears bit 8]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>CLR7</name>
    <description><![CDATA[Clears bit 7]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>CLR6</name>
    <description><![CDATA[Clears bit 6]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>CLR5</name>
    <description><![CDATA[Clears bit 5]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>CLR4</name>
    <description><![CDATA[Clears bit 4]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>CLR3</name>
    <description><![CDATA[Clears bit 3]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>CLR2</name>
    <description><![CDATA[Clears bit 2]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>CLR1</name>
    <description><![CDATA[Clears bit 1]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>CLR0</name>
    <description><![CDATA[Clears bit 0]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DATOTGL31_0</name>
    <description><![CDATA[Writing 1 to a bit position toggles the corresponding bit in the DATO register]]></description>
    <addressOffset>0x000000B0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>TGL31</name>
    <description><![CDATA[Toggles bit 31]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>TGL30</name>
    <description><![CDATA[Toggles bit 30]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>TGL29</name>
    <description><![CDATA[Toggles bit 29]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>TGL28</name>
    <description><![CDATA[Toggles bit 28]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>TGL27</name>
    <description><![CDATA[Toggles bit 27]]></description>
    <bitRange>[27:27]</bitRange>
  </field>
  <field>
    <name>TGL26</name>
    <description><![CDATA[Toggles bit 26]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>TGL25</name>
    <description><![CDATA[Toggles bit 25]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>TGL24</name>
    <description><![CDATA[Toggles bit 24]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>TGL23</name>
    <description><![CDATA[Toggles bit 23]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>TGL22</name>
    <description><![CDATA[Toggles bit 22]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>TGL21</name>
    <description><![CDATA[Toggles bit 21]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>TGL20</name>
    <description><![CDATA[Toggles bit 20]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TGL19</name>
    <description><![CDATA[Toggles bit 19]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>TGL18</name>
    <description><![CDATA[Toggles bit 18]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>TGL17</name>
    <description><![CDATA[Toggles bit 17]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>TGL16</name>
    <description><![CDATA[Toggles bit 16]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>TGL15</name>
    <description><![CDATA[Toggles bit 15]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>TGL14</name>
    <description><![CDATA[Toggles bit 14]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>TGL13</name>
    <description><![CDATA[Toggles bit 13]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>TGL12</name>
    <description><![CDATA[Toggles bit 12]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>TGL11</name>
    <description><![CDATA[Toggles bit 11]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>TGL10</name>
    <description><![CDATA[Toggles bit 10]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>TGL9</name>
    <description><![CDATA[Toggles bit 9]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>TGL8</name>
    <description><![CDATA[Toggles bit 8]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>TGL7</name>
    <description><![CDATA[Toggles bit 7]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>TGL6</name>
    <description><![CDATA[Toggles bit 6]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>TGL5</name>
    <description><![CDATA[Toggles bit 5]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>TGL4</name>
    <description><![CDATA[Toggles bit 4]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>TGL3</name>
    <description><![CDATA[Toggles bit 3]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>TGL2</name>
    <description><![CDATA[Toggles bit 2]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>TGL1</name>
    <description><![CDATA[Toggles bit 1]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>TGL0</name>
    <description><![CDATA[Toggles bit 0]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DATI31_0</name>
    <description><![CDATA[Data input from GPIO 0 to 31]]></description>
    <addressOffset>0x000000C0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DATI31</name>
    <description><![CDATA[Data input from GPIO 31]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>DATI30</name>
    <description><![CDATA[Data input from GPIO 30]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>DATI29</name>
    <description><![CDATA[Data input from GPIO 29]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>DATI28</name>
    <description><![CDATA[Data input from GPIO 28]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>DATI27</name>
    <description><![CDATA[Data input from GPIO 27]]></description>
    <bitRange>[27:27]</bitRange>
  </field>
  <field>
    <name>DATI26</name>
    <description><![CDATA[Data input from GPIO 26]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>DATI25</name>
    <description><![CDATA[Data input from GPIO 25]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>DATI24</name>
    <description><![CDATA[Data input from GPIO 24]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>DATI23</name>
    <description><![CDATA[Data input from GPIO 23]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>DATI22</name>
    <description><![CDATA[Data input from GPIO 22]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>DATI21</name>
    <description><![CDATA[Data input from GPIO 21]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>DATI20</name>
    <description><![CDATA[Data input from GPIO 20]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>DATI19</name>
    <description><![CDATA[Data input from GPIO 19]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>DATI18</name>
    <description><![CDATA[Data input from GPIO 18]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>DATI17</name>
    <description><![CDATA[Data input from GPIO 17]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>DATI16</name>
    <description><![CDATA[Data input from GPIO 16]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>DATI15</name>
    <description><![CDATA[Data input from GPIO 15]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>DATI14</name>
    <description><![CDATA[Data input from GPIO 14]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>DATI13</name>
    <description><![CDATA[Data input from GPIO 13]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>DATI12</name>
    <description><![CDATA[Data input from GPIO 12]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>DATI11</name>
    <description><![CDATA[Data input from GPIO 11]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>DATI10</name>
    <description><![CDATA[Data input from GPIO 10]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>DATI9</name>
    <description><![CDATA[Data input from GPIO 9]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>DATI8</name>
    <description><![CDATA[Data input from GPIO 8]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>DATI7</name>
    <description><![CDATA[Data input from GPIO 7]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>DATI6</name>
    <description><![CDATA[Data input from GPIO 6]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>DATI5</name>
    <description><![CDATA[Data input from GPIO 5]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>DATI4</name>
    <description><![CDATA[Data input from GPIO 4]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>DATI3</name>
    <description><![CDATA[Data input from GPIO 3]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>DATI2</name>
    <description><![CDATA[Data input from GPIO 2]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>DATI1</name>
    <description><![CDATA[Data input from GPIO 1]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DATI0</name>
    <description><![CDATA[Data input from GPIO 0]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>DATOE31_0</name>
    <description><![CDATA[Data output enable for GPIO 0 to 31]]></description>
    <addressOffset>0x000000D0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>DATOE31</name>
    <description><![CDATA[Data output enable for GPIO 31]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>DATOE30</name>
    <description><![CDATA[Data output enable for GPIO 30]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>DATOE29</name>
    <description><![CDATA[Data output enable for GPIO 29]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>DATOE28</name>
    <description><![CDATA[Data output enable for GPIO 28]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>DATOE27</name>
    <description><![CDATA[Data output enable for GPIO 27]]></description>
    <bitRange>[27:27]</bitRange>
  </field>
  <field>
    <name>DATOE26</name>
    <description><![CDATA[Data output enable for GPIO 26]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>DATOE25</name>
    <description><![CDATA[Data output enable for GPIO 25]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>DATOE24</name>
    <description><![CDATA[Data output enable for GPIO 24]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>DATOE23</name>
    <description><![CDATA[Data output enable for GPIO 23]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>DATOE22</name>
    <description><![CDATA[Data output enable for GPIO 22]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>DATOE21</name>
    <description><![CDATA[Data output enable for GPIO 21]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>DATOE20</name>
    <description><![CDATA[Data output enable for GPIO 20]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>DATOE19</name>
    <description><![CDATA[Data output enable for GPIO 19]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>DATOE18</name>
    <description><![CDATA[Data output enable for GPIO 18]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>DATOE17</name>
    <description><![CDATA[Data output enable for GPIO 17]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>DATOE16</name>
    <description><![CDATA[Data output enable for GPIO 16]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>DATOE15</name>
    <description><![CDATA[Data output enable for GPIO 15]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>DATOE14</name>
    <description><![CDATA[Data output enable for GPIO 14]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>DATOE13</name>
    <description><![CDATA[Data output enable for GPIO 13]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>DATOE12</name>
    <description><![CDATA[Data output enable for GPIO 12]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>DATOE11</name>
    <description><![CDATA[Data output enable for GPIO 11]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>DATOE10</name>
    <description><![CDATA[Data output enable for GPIO 10]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>DATOE9</name>
    <description><![CDATA[Data output enable for GPIO 9]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>DATOE8</name>
    <description><![CDATA[Data output enable for GPIO 8]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>DATOE7</name>
    <description><![CDATA[Data output enable for GPIO 7]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>DATOE6</name>
    <description><![CDATA[Data output enable for GPIO 6]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>DATOE5</name>
    <description><![CDATA[Data output enable for GPIO 5]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>DATOE4</name>
    <description><![CDATA[Data output enable for GPIO 4]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>DATOE3</name>
    <description><![CDATA[Data output enable for GPIO 3]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>DATOE2</name>
    <description><![CDATA[Data output enable for GPIO 2]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>DATOE1</name>
    <description><![CDATA[Data output enable for GPIO 1]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>DATOE0</name>
    <description><![CDATA[Data output enable for GPIO 0]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>EVENT31_0</name>
    <description><![CDATA[Event register for GPIO 0 to 31. Read will display triggered events, write one will clear event.]]></description>
    <addressOffset>0x000000E0</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>EVENT31</name>
    <description><![CDATA[Event for GPIO 31]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>EVENT30</name>
    <description><![CDATA[Event for GPIO 30]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>EVENT29</name>
    <description><![CDATA[Event for GPIO 29]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>EVENT28</name>
    <description><![CDATA[Event for GPIO 28]]></description>
    <bitRange>[28:28]</bitRange>
  </field>
  <field>
    <name>EVENT27</name>
    <description><![CDATA[Event for GPIO 27]]></description>
    <bitRange>[27:27]</bitRange>
  </field>
  <field>
    <name>EVENT26</name>
    <description><![CDATA[Event for GPIO 26]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>EVENT25</name>
    <description><![CDATA[Event for GPIO 25]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>EVENT24</name>
    <description><![CDATA[Event for GPIO 24]]></description>
    <bitRange>[24:24]</bitRange>
  </field>
  <field>
    <name>EVENT23</name>
    <description><![CDATA[Event for GPIO 23]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>EVENT22</name>
    <description><![CDATA[Event for GPIO 22]]></description>
    <bitRange>[22:22]</bitRange>
  </field>
  <field>
    <name>EVENT21</name>
    <description><![CDATA[Event for GPIO 21]]></description>
    <bitRange>[21:21]</bitRange>
  </field>
  <field>
    <name>EVENT20</name>
    <description><![CDATA[Event for GPIO 20]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>EVENT19</name>
    <description><![CDATA[Event for GPIO 19]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EVENT18</name>
    <description><![CDATA[Event for GPIO 18]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EVENT17</name>
    <description><![CDATA[Event for GPIO 17]]></description>
    <bitRange>[17:17]</bitRange>
  </field>
  <field>
    <name>EVENT16</name>
    <description><![CDATA[Event for GPIO 16]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>EVENT15</name>
    <description><![CDATA[Event for GPIO 15]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>EVENT14</name>
    <description><![CDATA[Event for GPIO 14]]></description>
    <bitRange>[14:14]</bitRange>
  </field>
  <field>
    <name>EVENT13</name>
    <description><![CDATA[Event for GPIO 13]]></description>
    <bitRange>[13:13]</bitRange>
  </field>
  <field>
    <name>EVENT12</name>
    <description><![CDATA[Event for GPIO 12]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>EVENT11</name>
    <description><![CDATA[Event for GPIO 11]]></description>
    <bitRange>[11:11]</bitRange>
  </field>
  <field>
    <name>EVENT10</name>
    <description><![CDATA[Event for GPIO 10]]></description>
    <bitRange>[10:10]</bitRange>
  </field>
  <field>
    <name>EVENT9</name>
    <description><![CDATA[Event for GPIO 9]]></description>
    <bitRange>[9:9]</bitRange>
  </field>
  <field>
    <name>EVENT8</name>
    <description><![CDATA[Event for GPIO 8]]></description>
    <bitRange>[8:8]</bitRange>
  </field>
  <field>
    <name>EVENT7</name>
    <description><![CDATA[Event for GPIO 7]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>EVENT6</name>
    <description><![CDATA[Event for GPIO 6]]></description>
    <bitRange>[6:6]</bitRange>
  </field>
  <field>
    <name>EVENT5</name>
    <description><![CDATA[Event for GPIO 5]]></description>
    <bitRange>[5:5]</bitRange>
  </field>
  <field>
    <name>EVENT4</name>
    <description><![CDATA[Event for GPIO 4]]></description>
    <bitRange>[4:4]</bitRange>
  </field>
  <field>
    <name>EVENT3</name>
    <description><![CDATA[Event for GPIO 3]]></description>
    <bitRange>[3:3]</bitRange>
  </field>
  <field>
    <name>EVENT2</name>
    <description><![CDATA[Event for GPIO 2]]></description>
    <bitRange>[2:2]</bitRange>
  </field>
  <field>
    <name>EVENT1</name>
    <description><![CDATA[Event for GPIO 1]]></description>
    <bitRange>[1:1]</bitRange>
  </field>
  <field>
    <name>EVENT0</name>
    <description><![CDATA[Event for GPIO 0]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
<name>IOC</name>
<description><![CDATA[IOC Component]]></description>
<baseAddress>0x40081000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x00001000</size>
<usage>registers</usage>
</addressBlock>
<registers>
  <register>
    <name>IOCFG0</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000000</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG1</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000004</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG2</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000008</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG3</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x0000000C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG4</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000010</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG5</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000014</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG6</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000018</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG7</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x0000001C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG8</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000020</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG9</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000024</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG10</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000028</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG11</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x0000002C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG12</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000030</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG13</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000034</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG14</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000038</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG15</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x0000003C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG16</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000040</addressOffset>
    <access>read-write</access>
    <resetValue>0x00086000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG17</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000044</addressOffset>
    <access>read-write</access>
    <resetValue>0x00106000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG18</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000048</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG19</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x0000004C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG20</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000050</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG21</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000054</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG22</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000058</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG23</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x0000005C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG24</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000060</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG25</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000064</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG26</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000068</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG27</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x0000006C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG28</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000070</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG29</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000074</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG30</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x00000078</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>IOCFG31</name>
    <description><![CDATA[Configuration of IO(#N)]]></description>
    <addressOffset>0x0000007C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00006000</resetValue>
<fields>
  <field>
    <name>RESERVED2</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOIH</name>
    <description><![CDATA[1: Input hysteresis enable]]></description>
    <bitRange>[30:30]</bitRange>
  </field>
  <field>
    <name>IOIE</name>
    <description><![CDATA[0: Input disabled
1: Input enabled

Note: If IO is configured for AUX the enable will be ignored.]]></description>
    <bitRange>[29:29]</bitRange>
  </field>
  <field>
    <name>SHUTDOWN</name>
    <description><![CDATA[(N/A for IO configured for AON peripheral signals and AUX)
0d: No wake-up
10: Input with shutdown wake-up on low:
       (WUEN_pad=1, A_pad=0, GZ=1)
11: Input with shutdown wake-up on high
         (WUEN_pad=1, A_pad=1, GZ=1)

Note: Enable wake-up from sleep if IE=”1” only (see [13])
]]></description>
    <bitRange>[28:27]</bitRange>
  </field>
  <field>
    <name>IOMODE</name>
    <description><![CDATA[IO Mode (N/A for IO configured for AON periph. signals and AUX)
000: Normal input/output:
         (Y_int=Y_pad, A_pad=A_int)
001: Inverted input/ouput:
         (Y_int=not(Y_pad), A_pad=not(A_int))
010: Reserved. Undefined behavior.
011: Reserved. Undefined behavior.
100: Open Drain, Normal input/output
       (GZ_pad = A_int or GZ_int, A_PAD = 0 , Y_int = Y_pad)
101: Open Drain, inverted input / output
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 0, Y_int = (not Y_pad))
110: Open Source, Normal input/outut
         (GZ_pad = (not A_int) or GZ_int, A_PAD = 1, Y_int =  Y_pad )
111: Open Source: Inverted input/output
         (GZ_pad = A_int or GZ_int, A_PAD = 1, Y_int = (not Y_pad))
]]></description>
    <bitRange>[26:24]</bitRange>
  </field>
  <field>
    <name>RESERVED1</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[23:21]</bitRange>
  </field>
  <field>
    <name>TDI</name>
    <description><![CDATA[1:IO enabled as JTAG TDI
It must always be one IO that is set as TDI.
If another IO is set as TDI, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[20:20]</bitRange>
  </field>
  <field>
    <name>TDO</name>
    <description><![CDATA[1:IO enabled as JTAG TDO
It must always be one IO that is set as TDO.
If another IO is set as TDO, this bit will be cleared. Will not be cleared if writing '0' to it.]]></description>
    <bitRange>[19:19]</bitRange>
  </field>
  <field>
    <name>EDINT</name>
    <description><![CDATA[1: Enable interrupt generation for this IO (Only effective if edge detection is enabled) 0: No interrupt generation ]]></description>
    <bitRange>[18:18]</bitRange>
  </field>
  <field>
    <name>EDET</name>
    <description><![CDATA[Enable generation of edge detection events on this IO.

00: No edge detection
01: Negative edge detection
10: Positive edge detection
11: Positive and negative edge detection
]]></description>
    <bitRange>[17:16]</bitRange>
  </field>
  <field>
    <name>RESERVED0</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>PULLEN</name>
    <description><![CDATA[11: No pull
10: Pull up
01: Pull down
00: Reserved]]></description>
    <bitRange>[14:13]</bitRange>
  </field>
  <field>
    <name>IOSC</name>
    <description><![CDATA[1: Enables slew control on output ]]></description>
    <bitRange>[12:12]</bitRange>
  </field>
  <field>
    <name>IOCC</name>
    <description><![CDATA[Selects IO current in combination with IOSTR
00: 2mA   (Sets IO_EC,IO_HC= 00)
01: 4mA   (Sets IO_EC,IO_HC= 01)
10: 4 or 8mA   (8 mA if master is double drive strength)  Setting sets IO_EC,IO_HC= 11)
11: up to 16 mA (for double bonded pads (Sets IO_EC,IO_HC=11 on all connected pads)
]]></description>
    <bitRange>[11:10]</bitRange>
  </field>
  <field>
    <name>IOSTR</name>
    <description><![CDATA[Select drive strength IO
00: Automatic drive strength (2/4/8mA@VDDS)
01: Minimum drive strength (2/4/8mA@3.3V)
10: Medium drive strength (2/4/8mA@2.5V)
11: Maximum drive strength (2/4/8mA@1.8V)
]]></description>
    <bitRange>[9:8]</bitRange>
  </field>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Byte fill]]></description>
    <bitRange>[7:6]</bitRange>
  </field>
  <field>
    <name>PORTID</name>
    <description><![CDATA[PORTID=0: Selects GPIO (#N)
  >0 Selects peripheral port # PORTID.
  Except PORTID=8 which is reserved for AUX.

Ports with PORTID from 1 to PORTCNT_EXT are reserved for external peripherals in the AON domain.
]]></description>
    <bitRange>[5:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PADCFG3_0</name>
    <description><![CDATA[Configuration of PAD(#M-#N)]]></description>
    <addressOffset>0x00000200</addressOffset>
    <access>read-write</access>
    <resetValue>0x8F90917F</resetValue>
<fields>
  <field>
    <name>MASTER3</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOID3</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #3]]></description>
    <bitRange>[30:24]</bitRange>
  </field>
  <field>
    <name>MASTER2</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>IOID2</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #2]]></description>
    <bitRange>[22:16]</bitRange>
  </field>
  <field>
    <name>MASTER1</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>IOID1</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #1]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>MASTER0</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>IOID0</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #0]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PADCFG7_4</name>
    <description><![CDATA[Configuration of PAD(#M-#N)]]></description>
    <addressOffset>0x00000204</addressOffset>
    <access>read-write</access>
    <resetValue>0x8B8C8D8E</resetValue>
<fields>
  <field>
    <name>MASTER7</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOID7</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #7]]></description>
    <bitRange>[30:24]</bitRange>
  </field>
  <field>
    <name>MASTER6</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>IOID6</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #6]]></description>
    <bitRange>[22:16]</bitRange>
  </field>
  <field>
    <name>MASTER5</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>IOID5</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #5]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>MASTER4</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>IOID4</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #4]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PADCFG11_8</name>
    <description><![CDATA[Configuration of PAD(#M-#N)]]></description>
    <addressOffset>0x00000208</addressOffset>
    <access>read-write</access>
    <resetValue>0x8788898A</resetValue>
<fields>
  <field>
    <name>MASTER11</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOID11</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #11]]></description>
    <bitRange>[30:24]</bitRange>
  </field>
  <field>
    <name>MASTER10</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>IOID10</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #10]]></description>
    <bitRange>[22:16]</bitRange>
  </field>
  <field>
    <name>MASTER9</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>IOID9</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #9]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>MASTER8</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>IOID8</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #8]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PADCFG15_12</name>
    <description><![CDATA[Configuration of PAD(#M-#N)]]></description>
    <addressOffset>0x0000020C</addressOffset>
    <access>read-write</access>
    <resetValue>0x83848586</resetValue>
<fields>
  <field>
    <name>MASTER15</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOID15</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #15]]></description>
    <bitRange>[30:24]</bitRange>
  </field>
  <field>
    <name>MASTER14</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>IOID14</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #14]]></description>
    <bitRange>[22:16]</bitRange>
  </field>
  <field>
    <name>MASTER13</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>IOID13</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #13]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>MASTER12</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>IOID12</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #12]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PADCFG19_16</name>
    <description><![CDATA[Configuration of PAD(#M-#N)]]></description>
    <addressOffset>0x00000210</addressOffset>
    <access>read-write</access>
    <resetValue>0x9E808182</resetValue>
<fields>
  <field>
    <name>MASTER19</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOID19</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #19]]></description>
    <bitRange>[30:24]</bitRange>
  </field>
  <field>
    <name>MASTER18</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>IOID18</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #18]]></description>
    <bitRange>[22:16]</bitRange>
  </field>
  <field>
    <name>MASTER17</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>IOID17</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #17]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>MASTER16</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>IOID16</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #16]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PADCFG23_20</name>
    <description><![CDATA[Configuration of PAD(#M-#N)]]></description>
    <addressOffset>0x00000214</addressOffset>
    <access>read-write</access>
    <resetValue>0x9A9B9C9D</resetValue>
<fields>
  <field>
    <name>MASTER23</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOID23</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #23]]></description>
    <bitRange>[30:24]</bitRange>
  </field>
  <field>
    <name>MASTER22</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>IOID22</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #22]]></description>
    <bitRange>[22:16]</bitRange>
  </field>
  <field>
    <name>MASTER21</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>IOID21</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #21]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>MASTER20</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>IOID20</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #20]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PADCFG27_24</name>
    <description><![CDATA[Configuration of PAD(#M-#N)]]></description>
    <addressOffset>0x00000218</addressOffset>
    <access>read-write</access>
    <resetValue>0x96979899</resetValue>
<fields>
  <field>
    <name>MASTER27</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOID27</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #27]]></description>
    <bitRange>[30:24]</bitRange>
  </field>
  <field>
    <name>MASTER26</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>IOID26</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #26]]></description>
    <bitRange>[22:16]</bitRange>
  </field>
  <field>
    <name>MASTER25</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>IOID25</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #25]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>MASTER24</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>IOID24</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #24]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>PADCFG31_28</name>
    <description><![CDATA[Configuration of PAD(#M-#N)]]></description>
    <addressOffset>0x0000021C</addressOffset>
    <access>read-write</access>
    <resetValue>0x92939495</resetValue>
<fields>
  <field>
    <name>MASTER31</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[31:31]</bitRange>
  </field>
  <field>
    <name>IOID31</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #31]]></description>
    <bitRange>[30:24]</bitRange>
  </field>
  <field>
    <name>MASTER30</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[23:23]</bitRange>
  </field>
  <field>
    <name>IOID30</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #30]]></description>
    <bitRange>[22:16]</bitRange>
  </field>
  <field>
    <name>MASTER29</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[15:15]</bitRange>
  </field>
  <field>
    <name>IOID29</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #29]]></description>
    <bitRange>[14:8]</bitRange>
  </field>
  <field>
    <name>MASTER28</name>
    <description><![CDATA[Marks the pad as a master]]></description>
    <bitRange>[7:7]</bitRange>
  </field>
  <field>
    <name>IOID28</name>
    <description><![CDATA[Selects logical IO pin mapped to physical pin #28]]></description>
    <bitRange>[6:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>CFG</name>
    <description><![CDATA[Common Config]]></description>
    <addressOffset>0x00000280</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>GPIOCNT</name>
    <description><![CDATA[Obsolete. Not in use.]]></description>
    <bitRange>[7:1]</bitRange>
  </field>
  <field>
    <name>LOCK</name>
    <description><![CDATA[The PAD_CFG registers and the PADCFGLOCK register are only accessible when this bit is 0.]]></description>
    <bitRange>[0:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>OBSERVEDOMAIN</name>
    <description><![CDATA[Domain Configuration of Observation MUX]]></description>
    <addressOffset>0x00000400</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:3]</bitRange>
  </field>
  <field>
    <name>SELECT</name>
    <description><![CDATA[Select which domain in the CC26xx that drives the observation output and observation clock output
000: None
001: MCU
010: AUX
011: AON
100: ANA1
101: ANA2
110: DEBUG SS
111: None]]></description>
    <bitRange>[2:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>OBSERVECLKDIV</name>
    <description><![CDATA[Clock configuration of observation MUX]]></description>
    <addressOffset>0x00000404</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:2]</bitRange>
  </field>
  <field>
    <name>DIVIDE</name>
    <description><![CDATA[Clock divider setting for observation clock output]]></description>
    <bitRange>[1:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>OBSERVEIOMASK</name>
    <description><![CDATA[Mask configuration for observation MUX]]></description>
    <addressOffset>0x00000408</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:17]</bitRange>
  </field>
  <field>
    <name>CLK</name>
    <description><![CDATA[Mask setting for IO used for observe clk output
1: IO enabled for observation
0: IO disabled for observation]]></description>
    <bitRange>[16:16]</bitRange>
  </field>
  <field>
    <name>DATA</name>
    <description><![CDATA[Mask setting for IO used for observe data output
1: IO enabled for observation
0: IO disabled for observation]]></description>
    <bitRange>[15:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>OBSERVEAUXOUTPUT</name>
    <description><![CDATA[Configuration of observation output to AUX]]></description>
    <addressOffset>0x0000040C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:20]</bitRange>
  </field>
  <field>
    <name>SELECTMISC</name>
    <description><![CDATA[Misc. select observation towards TEST_SS for AUX outputs
bit 16:aux_tdc_clk_sel
bit 17-19: reserved]]></description>
    <bitRange>[19:16]</bitRange>
  </field>
  <field>
    <name>SELECT3</name>
    <description><![CDATA[Select observation output[3] to AUX]]></description>
    <bitRange>[15:12]</bitRange>
  </field>
  <field>
    <name>SELECT2</name>
    <description><![CDATA[Select observation output[2] to AUX]]></description>
    <bitRange>[11:8]</bitRange>
  </field>
  <field>
    <name>SELECT1</name>
    <description><![CDATA[Select observation output[1] to AUX]]></description>
    <bitRange>[7:4]</bitRange>
  </field>
  <field>
    <name>SELECT0</name>
    <description><![CDATA[Select observation output[0] to AUX]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>OBSERVESUBDOMAIN</name>
    <description><![CDATA[Sub domain configuration of observation MUX]]></description>
    <addressOffset>0x00000410</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:8]</bitRange>
  </field>
  <field>
    <name>SELECT</name>
    <description><![CDATA[Select vector sent towards sub domain chosen in OBSERVEDOMAIN register]]></description>
    <bitRange>[7:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>OBSERVEMCUDOMAIN</name>
    <description><![CDATA[Configuration of the final stage of observation MUX in MCU domain]]></description>
    <addressOffset>0x00000414</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:27]</bitRange>
  </field>
  <field>
    <name>SELECTFINALSTAGEMSB</name>
    <description><![CDATA[Select for the final stage of the observation MUX in MCU domain.
0: Discrete vector to output[15:8]
1: Bus vector to output[15:8]]]></description>
    <bitRange>[26:26]</bitRange>
  </field>
  <field>
    <name>SELECTFINALSTAGELSB</name>
    <description><![CDATA[Select for the final stage of the observation MUX in MCU domain.
0: Discrete vector to output[7:0]
1: Bus vector to output[7:0]]]></description>
    <bitRange>[25:25]</bitRange>
  </field>
  <field>
    <name>SELECTBUS</name>
    <description><![CDATA[Select MCU submodule that will output signals on MCU observation vector[15:0] for bus signals.]]></description>
    <bitRange>[24:20]</bitRange>
  </field>
  <field>
    <name>SELECTDISCRETE3</name>
    <description><![CDATA[Select MCU submodule that will output signals on MCU observation vector[15:12] for discrete signals.]]></description>
    <bitRange>[19:15]</bitRange>
  </field>
  <field>
    <name>SELECTDISCRETE2</name>
    <description><![CDATA[Select MCU submodule that will output signals on MCU observation vector[11:8] for discrete signals.]]></description>
    <bitRange>[14:10]</bitRange>
  </field>
  <field>
    <name>SELECTDISCRETE1</name>
    <description><![CDATA[Select MCU submodule that will output signals on MCU observation vector[7:4] for discrete signals.]]></description>
    <bitRange>[9:5]</bitRange>
  </field>
  <field>
    <name>SELECTDISCRETE0</name>
    <description><![CDATA[Select MCU submodule that will output signals on MCU observation vector[3:0] for discrete signals.]]></description>
    <bitRange>[4:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>OBSERVEMCUMODULEBUS</name>
    <description><![CDATA[Configuration of bus vector observation MUX inside chosen MCU submodule.]]></description>
    <addressOffset>0x00000418</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>SELECT</name>
    <description><![CDATA[Bus select sent towards all MCU submodules]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
  <register>
    <name>OBSERVEMCUMODULEDISCRETE</name>
    <description><![CDATA[Configuration of discrete vector observation MUX inside chosen MCU submodule.]]></description>
    <addressOffset>0x0000041C</addressOffset>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
<fields>
  <field>
    <name>RESERVED</name>
    <description><![CDATA[Fill to 32 bit]]></description>
    <bitRange>[31:4]</bitRange>
  </field>
  <field>
    <name>SELECT</name>
    <description><![CDATA[Select sent towars MCU submodule]]></description>
    <bitRange>[3:0]</bitRange>
  </field>
</fields>
  </register>
</registers>
</peripheral>
<peripheral>
  <name>CM3_FPB</name>
  <description><![CDATA[]]></description>
  <baseAddress>0xE0002000</baseAddress>
  <addressBlock>
    <offset>0</offset>
    <size>0x00001000</size>
    <usage>registers</usage>
  </addressBlock>
  <registers>
    <register>
      <name>FP_CTRL</name>
      <description><![CDATA[FP Control]]></description>
      <addressOffset>0x00000000</addressOffset>
      <access>read-write</access>
      <resetValue>0x00000261</resetValue>
      <fields>
        <field>
          <name>ENABLE</name>
          <description><![CDATA[Enable FPB Logic]]></description>
          <bitRange>[0:0]</bitRange>
        </field>
        <field>
          <name>KEY</name>
          <description><![CDATA[FPB Write Unlock Key]]></description>
          <bitRange>[1:1]</bitRange>
        </field>
        <field>
          <name>NUM_CODE3_0</name>
          <description><![CDATA[Number of Remapped Codes 3..0]]></description>
          <bitRange>[7:4]</bitRange>
        </field>
        <field>
          <name>NUM_LIT</name>
          <description><![CDATA[Number of Remapped Literals]]></description>
          <bitRange>[11:8]</bitRange>
        </field>
        <field>
          <name>NUM_CODE6_4</name>
          <description><![CDATA[Number of Remapped Codes 6..4]]></description>
          <bitRange>[14:12]</bitRange>
        </field>
      </fields>
    </register>
    <register>
      <name>FP_REMAP</name>
      <description><![CDATA[FP Remap]]></description>
      <addressOffset>0x00000004</addressOffset>
      <access>read-write</access>
      <resetValue>0x20000000</resetValue>
      <fields>
        <field>
          <name>REMAP_ADDR</name>
          <description><![CDATA[Remap Address]]></description>
          <bitRange>[29:0]</bitRange>
        </field>
      </fields>
    </register>
  </registers>
</peripheral>
<peripheral>
  <name>CM3_SCB</name>
  <description><![CDATA[]]></description>
  <baseAddress>0xE000ED00</baseAddress>
  <addressBlock>
    <offset>0</offset>
    <size>0x00001000</size>
    <usage>registers</usage>
  </addressBlock>
  <registers>
    <register>
      <name>ICSR</name>
      <description><![CDATA[]]></description>
      <addressOffset>0x00000004</addressOffset>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
    </register>
    <register>
      <name>VTOR</name>
      <description><![CDATA[]]></description>
      <addressOffset>0x00000008</addressOffset>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
    </register>
    <register>
      <name>SHCSR</name>
      <description><![CDATA[]]></description>
      <addressOffset>0x00000024</addressOffset>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
    </register>
    <register>
      <name>CFSR</name>
      <description><![CDATA[]]></description>
      <addressOffset>0x00000028</addressOffset>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
    </register>
    <register>
      <name>HFSR</name>
      <description><![CDATA[]]></description>
      <addressOffset>0x0000002C</addressOffset>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
    </register>
    <register>
      <name>DFSR</name>
      <description><![CDATA[]]></description>
      <addressOffset>0x00000030</addressOffset>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
    </register>
    <register>
      <name>BFAR</name>
      <description><![CDATA[]]></description>
      <addressOffset>0x00000038</addressOffset>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
    </register>
  </registers>
</peripheral>
</peripherals>
</device>

