|bjt
clock => t_num[0].CLK
clock => t_num[1].CLK
clock => t_num[2].CLK
clock => t_num[3].CLK
clock => t_num[4].CLK
clock => t_num[5].CLK
clock => t_num[6].CLK
clock => t_num[7].CLK
clock => t_num[8].CLK
clock => t_num[9].CLK
clock => t_num[10].CLK
clock => t_num[11].CLK
clock => t_num[12].CLK
clock => t_num[13].CLK
clock => t_num[14].CLK
clock => t_num[15].CLK
clock => t_num[16].CLK
clock => t_num[17].CLK
clock => t_num[18].CLK
clock => t_num[19].CLK
clock => t_num[20].CLK
clock => t_num[21].CLK
clock => t_num[22].CLK
clock => t_num[23].CLK
clock => t_num[24].CLK
clock => t_num[25].CLK
clock => t_num[26].CLK
clock => t_num[27].CLK
clock => t_num[28].CLK
clock => t_num[29].CLK
clock => t_num[30].CLK
clock => t_num[31].CLK
clock => memory[0][0].CLK
clock => memory[0][1].CLK
clock => memory[0][2].CLK
clock => memory[0][3].CLK
clock => memory[0][4].CLK
clock => memory[0][5].CLK
clock => memory[1][0].CLK
clock => memory[1][1].CLK
clock => memory[1][2].CLK
clock => memory[1][3].CLK
clock => memory[1][4].CLK
clock => memory[1][5].CLK
clock => memory[2][0].CLK
clock => memory[2][1].CLK
clock => memory[2][2].CLK
clock => memory[2][3].CLK
clock => memory[2][4].CLK
clock => memory[2][5].CLK
clock => memory[3][0].CLK
clock => memory[3][1].CLK
clock => memory[3][2].CLK
clock => memory[3][3].CLK
clock => memory[3][4].CLK
clock => memory[3][5].CLK
clock => memory[4][0].CLK
clock => memory[4][1].CLK
clock => memory[4][2].CLK
clock => memory[4][3].CLK
clock => memory[4][4].CLK
clock => memory[4][5].CLK
clock => memory[5][0].CLK
clock => memory[5][1].CLK
clock => memory[5][2].CLK
clock => memory[5][3].CLK
clock => memory[5][4].CLK
clock => memory[5][5].CLK
clock => memory[6][0].CLK
clock => memory[6][1].CLK
clock => memory[6][2].CLK
clock => memory[6][3].CLK
clock => memory[6][4].CLK
clock => memory[6][5].CLK
clock => memory[7][0].CLK
clock => memory[7][1].CLK
clock => memory[7][2].CLK
clock => memory[7][3].CLK
clock => memory[7][4].CLK
clock => memory[7][5].CLK
clock => memory[8][0].CLK
clock => memory[8][1].CLK
clock => memory[8][2].CLK
clock => memory[8][3].CLK
clock => memory[8][4].CLK
clock => memory[8][5].CLK
clock => memory[9][0].CLK
clock => memory[9][1].CLK
clock => memory[9][2].CLK
clock => memory[9][3].CLK
clock => memory[9][4].CLK
clock => memory[9][5].CLK
clock => memory[10][0].CLK
clock => memory[10][1].CLK
clock => memory[10][2].CLK
clock => memory[10][3].CLK
clock => memory[10][4].CLK
clock => memory[10][5].CLK
clock => memory[11][0].CLK
clock => memory[11][1].CLK
clock => memory[11][2].CLK
clock => memory[11][3].CLK
clock => memory[11][4].CLK
clock => memory[11][5].CLK
clock => memory[12][0].CLK
clock => memory[12][1].CLK
clock => memory[12][2].CLK
clock => memory[12][3].CLK
clock => memory[12][4].CLK
clock => memory[12][5].CLK
clock => memory[13][0].CLK
clock => memory[13][1].CLK
clock => memory[13][2].CLK
clock => memory[13][3].CLK
clock => memory[13][4].CLK
clock => memory[13][5].CLK
clock => memory[14][0].CLK
clock => memory[14][1].CLK
clock => memory[14][2].CLK
clock => memory[14][3].CLK
clock => memory[14][4].CLK
clock => memory[14][5].CLK
clock => memory[15][0].CLK
clock => memory[15][1].CLK
clock => memory[15][2].CLK
clock => memory[15][3].CLK
clock => memory[15][4].CLK
clock => memory[15][5].CLK
clock => memory[16][0].CLK
clock => memory[16][1].CLK
clock => memory[16][2].CLK
clock => memory[16][3].CLK
clock => memory[16][4].CLK
clock => memory[16][5].CLK
clock => memory[17][0].CLK
clock => memory[17][1].CLK
clock => memory[17][2].CLK
clock => memory[17][3].CLK
clock => memory[17][4].CLK
clock => memory[17][5].CLK
clock => memory[18][0].CLK
clock => memory[18][1].CLK
clock => memory[18][2].CLK
clock => memory[18][3].CLK
clock => memory[18][4].CLK
clock => memory[18][5].CLK
clock => memory[19][0].CLK
clock => memory[19][1].CLK
clock => memory[19][2].CLK
clock => memory[19][3].CLK
clock => memory[19][4].CLK
clock => memory[19][5].CLK
clock => memory[20][0].CLK
clock => memory[20][1].CLK
clock => memory[20][2].CLK
clock => memory[20][3].CLK
clock => memory[20][4].CLK
clock => memory[20][5].CLK
clock => memory[21][0].CLK
clock => memory[21][1].CLK
clock => memory[21][2].CLK
clock => memory[21][3].CLK
clock => memory[21][4].CLK
clock => memory[21][5].CLK
clock => memory[22][0].CLK
clock => memory[22][1].CLK
clock => memory[22][2].CLK
clock => memory[22][3].CLK
clock => memory[22][4].CLK
clock => memory[22][5].CLK
clock => memory[23][0].CLK
clock => memory[23][1].CLK
clock => memory[23][2].CLK
clock => memory[23][3].CLK
clock => memory[23][4].CLK
clock => memory[23][5].CLK
clock => memory[24][0].CLK
clock => memory[24][1].CLK
clock => memory[24][2].CLK
clock => memory[24][3].CLK
clock => memory[24][4].CLK
clock => memory[24][5].CLK
clock => memory[25][0].CLK
clock => memory[25][1].CLK
clock => memory[25][2].CLK
clock => memory[25][3].CLK
clock => memory[25][4].CLK
clock => memory[25][5].CLK
clock => memory[26][0].CLK
clock => memory[26][1].CLK
clock => memory[26][2].CLK
clock => memory[26][3].CLK
clock => memory[26][4].CLK
clock => memory[26][5].CLK
clock => memory[27][0].CLK
clock => memory[27][1].CLK
clock => memory[27][2].CLK
clock => memory[27][3].CLK
clock => memory[27][4].CLK
clock => memory[27][5].CLK
clock => memory[28][0].CLK
clock => memory[28][1].CLK
clock => memory[28][2].CLK
clock => memory[28][3].CLK
clock => memory[28][4].CLK
clock => memory[28][5].CLK
clock => memory[29][0].CLK
clock => memory[29][1].CLK
clock => memory[29][2].CLK
clock => memory[29][3].CLK
clock => memory[29][4].CLK
clock => memory[29][5].CLK
clock => memory[30][0].CLK
clock => memory[30][1].CLK
clock => memory[30][2].CLK
clock => memory[30][3].CLK
clock => memory[30][4].CLK
clock => memory[30][5].CLK
clock => memory[31][0].CLK
clock => memory[31][1].CLK
clock => memory[31][2].CLK
clock => memory[31][3].CLK
clock => memory[31][4].CLK
clock => memory[31][5].CLK
clock => memory[32][0].CLK
clock => memory[32][1].CLK
clock => memory[32][2].CLK
clock => memory[32][3].CLK
clock => memory[32][4].CLK
clock => memory[32][5].CLK
clock => memory[33][0].CLK
clock => memory[33][1].CLK
clock => memory[33][2].CLK
clock => memory[33][3].CLK
clock => memory[33][4].CLK
clock => memory[33][5].CLK
clock => memory[34][0].CLK
clock => memory[34][1].CLK
clock => memory[34][2].CLK
clock => memory[34][3].CLK
clock => memory[34][4].CLK
clock => memory[34][5].CLK
clock => memory[35][0].CLK
clock => memory[35][1].CLK
clock => memory[35][2].CLK
clock => memory[35][3].CLK
clock => memory[35][4].CLK
clock => memory[35][5].CLK
clock => memory[36][0].CLK
clock => memory[36][1].CLK
clock => memory[36][2].CLK
clock => memory[36][3].CLK
clock => memory[36][4].CLK
clock => memory[36][5].CLK
clock => memory[37][0].CLK
clock => memory[37][1].CLK
clock => memory[37][2].CLK
clock => memory[37][3].CLK
clock => memory[37][4].CLK
clock => memory[37][5].CLK
clock => memory[38][0].CLK
clock => memory[38][1].CLK
clock => memory[38][2].CLK
clock => memory[38][3].CLK
clock => memory[38][4].CLK
clock => memory[38][5].CLK
clock => memory[39][0].CLK
clock => memory[39][1].CLK
clock => memory[39][2].CLK
clock => memory[39][3].CLK
clock => memory[39][4].CLK
clock => memory[39][5].CLK
clock => memory[40][0].CLK
clock => memory[40][1].CLK
clock => memory[40][2].CLK
clock => memory[40][3].CLK
clock => memory[40][4].CLK
clock => memory[40][5].CLK
clock => memory[41][0].CLK
clock => memory[41][1].CLK
clock => memory[41][2].CLK
clock => memory[41][3].CLK
clock => memory[41][4].CLK
clock => memory[41][5].CLK
clock => memory[42][0].CLK
clock => memory[42][1].CLK
clock => memory[42][2].CLK
clock => memory[42][3].CLK
clock => memory[42][4].CLK
clock => memory[42][5].CLK
clock => memory[43][0].CLK
clock => memory[43][1].CLK
clock => memory[43][2].CLK
clock => memory[43][3].CLK
clock => memory[43][4].CLK
clock => memory[43][5].CLK
clock => memory[44][0].CLK
clock => memory[44][1].CLK
clock => memory[44][2].CLK
clock => memory[44][3].CLK
clock => memory[44][4].CLK
clock => memory[44][5].CLK
clock => memory[45][0].CLK
clock => memory[45][1].CLK
clock => memory[45][2].CLK
clock => memory[45][3].CLK
clock => memory[45][4].CLK
clock => memory[45][5].CLK
clock => memory[46][0].CLK
clock => memory[46][1].CLK
clock => memory[46][2].CLK
clock => memory[46][3].CLK
clock => memory[46][4].CLK
clock => memory[46][5].CLK
clock => memory[47][0].CLK
clock => memory[47][1].CLK
clock => memory[47][2].CLK
clock => memory[47][3].CLK
clock => memory[47][4].CLK
clock => memory[47][5].CLK
clock => memory[48][0].CLK
clock => memory[48][1].CLK
clock => memory[48][2].CLK
clock => memory[48][3].CLK
clock => memory[48][4].CLK
clock => memory[48][5].CLK
clock => memory[49][0].CLK
clock => memory[49][1].CLK
clock => memory[49][2].CLK
clock => memory[49][3].CLK
clock => memory[49][4].CLK
clock => memory[49][5].CLK
clock => memory[50][0].CLK
clock => memory[50][1].CLK
clock => memory[50][2].CLK
clock => memory[50][3].CLK
clock => memory[50][4].CLK
clock => memory[50][5].CLK
clock => memory[51][0].CLK
clock => memory[51][1].CLK
clock => memory[51][2].CLK
clock => memory[51][3].CLK
clock => memory[51][4].CLK
clock => memory[51][5].CLK
enable => t_num[0].ENA
enable => t_num[1].ENA
enable => t_num[2].ENA
enable => t_num[3].ENA
enable => t_num[4].ENA
enable => t_num[5].ENA
enable => t_num[6].ENA
enable => t_num[7].ENA
enable => t_num[8].ENA
enable => t_num[9].ENA
enable => t_num[10].ENA
enable => t_num[11].ENA
enable => t_num[12].ENA
enable => t_num[13].ENA
enable => t_num[14].ENA
enable => t_num[15].ENA
enable => t_num[16].ENA
enable => t_num[17].ENA
enable => t_num[18].ENA
enable => t_num[19].ENA
enable => t_num[20].ENA
enable => t_num[21].ENA
enable => t_num[22].ENA
enable => t_num[23].ENA
enable => t_num[24].ENA
enable => t_num[25].ENA
enable => t_num[26].ENA
enable => t_num[27].ENA
enable => t_num[28].ENA
enable => t_num[29].ENA
enable => t_num[30].ENA
enable => t_num[31].ENA
enable => memory[0][0].ENA
enable => memory[0][1].ENA
enable => memory[0][2].ENA
enable => memory[0][3].ENA
enable => memory[0][4].ENA
enable => memory[0][5].ENA
enable => memory[1][0].ENA
enable => memory[1][1].ENA
enable => memory[1][2].ENA
enable => memory[1][3].ENA
enable => memory[1][4].ENA
enable => memory[1][5].ENA
enable => memory[2][0].ENA
enable => memory[2][1].ENA
enable => memory[2][2].ENA
enable => memory[2][3].ENA
enable => memory[2][4].ENA
enable => memory[2][5].ENA
enable => memory[3][0].ENA
enable => memory[3][1].ENA
enable => memory[3][2].ENA
enable => memory[3][3].ENA
enable => memory[3][4].ENA
enable => memory[3][5].ENA
enable => memory[4][0].ENA
enable => memory[4][1].ENA
enable => memory[4][2].ENA
enable => memory[4][3].ENA
enable => memory[4][4].ENA
enable => memory[4][5].ENA
enable => memory[5][0].ENA
enable => memory[5][1].ENA
enable => memory[5][2].ENA
enable => memory[5][3].ENA
enable => memory[5][4].ENA
enable => memory[5][5].ENA
enable => memory[6][0].ENA
enable => memory[6][1].ENA
enable => memory[6][2].ENA
enable => memory[6][3].ENA
enable => memory[6][4].ENA
enable => memory[6][5].ENA
enable => memory[7][0].ENA
enable => memory[7][1].ENA
enable => memory[7][2].ENA
enable => memory[7][3].ENA
enable => memory[7][4].ENA
enable => memory[7][5].ENA
enable => memory[8][0].ENA
enable => memory[8][1].ENA
enable => memory[8][2].ENA
enable => memory[8][3].ENA
enable => memory[8][4].ENA
enable => memory[8][5].ENA
enable => memory[9][0].ENA
enable => memory[9][1].ENA
enable => memory[9][2].ENA
enable => memory[9][3].ENA
enable => memory[9][4].ENA
enable => memory[9][5].ENA
enable => memory[10][0].ENA
enable => memory[10][1].ENA
enable => memory[10][2].ENA
enable => memory[10][3].ENA
enable => memory[10][4].ENA
enable => memory[10][5].ENA
enable => memory[11][0].ENA
enable => memory[11][1].ENA
enable => memory[11][2].ENA
enable => memory[11][3].ENA
enable => memory[11][4].ENA
enable => memory[11][5].ENA
enable => memory[12][0].ENA
enable => memory[12][1].ENA
enable => memory[12][2].ENA
enable => memory[12][3].ENA
enable => memory[12][4].ENA
enable => memory[12][5].ENA
enable => memory[13][0].ENA
enable => memory[13][1].ENA
enable => memory[13][2].ENA
enable => memory[13][3].ENA
enable => memory[13][4].ENA
enable => memory[13][5].ENA
enable => memory[14][0].ENA
enable => memory[14][1].ENA
enable => memory[14][2].ENA
enable => memory[14][3].ENA
enable => memory[14][4].ENA
enable => memory[14][5].ENA
enable => memory[15][0].ENA
enable => memory[15][1].ENA
enable => memory[15][2].ENA
enable => memory[15][3].ENA
enable => memory[15][4].ENA
enable => memory[15][5].ENA
enable => memory[16][0].ENA
enable => memory[16][1].ENA
enable => memory[16][2].ENA
enable => memory[16][3].ENA
enable => memory[16][4].ENA
enable => memory[16][5].ENA
enable => memory[17][0].ENA
enable => memory[17][1].ENA
enable => memory[17][2].ENA
enable => memory[17][3].ENA
enable => memory[17][4].ENA
enable => memory[17][5].ENA
enable => memory[18][0].ENA
enable => memory[18][1].ENA
enable => memory[18][2].ENA
enable => memory[18][3].ENA
enable => memory[18][4].ENA
enable => memory[18][5].ENA
enable => memory[19][0].ENA
enable => memory[19][1].ENA
enable => memory[19][2].ENA
enable => memory[19][3].ENA
enable => memory[19][4].ENA
enable => memory[19][5].ENA
enable => memory[20][0].ENA
enable => memory[20][1].ENA
enable => memory[20][2].ENA
enable => memory[20][3].ENA
enable => memory[20][4].ENA
enable => memory[20][5].ENA
enable => memory[21][0].ENA
enable => memory[21][1].ENA
enable => memory[21][2].ENA
enable => memory[21][3].ENA
enable => memory[21][4].ENA
enable => memory[21][5].ENA
enable => memory[22][0].ENA
enable => memory[22][1].ENA
enable => memory[22][2].ENA
enable => memory[22][3].ENA
enable => memory[22][4].ENA
enable => memory[22][5].ENA
enable => memory[23][0].ENA
enable => memory[23][1].ENA
enable => memory[23][2].ENA
enable => memory[23][3].ENA
enable => memory[23][4].ENA
enable => memory[23][5].ENA
enable => memory[24][0].ENA
enable => memory[24][1].ENA
enable => memory[24][2].ENA
enable => memory[24][3].ENA
enable => memory[24][4].ENA
enable => memory[24][5].ENA
enable => memory[25][0].ENA
enable => memory[25][1].ENA
enable => memory[25][2].ENA
enable => memory[25][3].ENA
enable => memory[25][4].ENA
enable => memory[25][5].ENA
enable => memory[26][0].ENA
enable => memory[26][1].ENA
enable => memory[26][2].ENA
enable => memory[26][3].ENA
enable => memory[26][4].ENA
enable => memory[26][5].ENA
enable => memory[27][0].ENA
enable => memory[27][1].ENA
enable => memory[27][2].ENA
enable => memory[27][3].ENA
enable => memory[27][4].ENA
enable => memory[27][5].ENA
enable => memory[28][0].ENA
enable => memory[28][1].ENA
enable => memory[28][2].ENA
enable => memory[28][3].ENA
enable => memory[28][4].ENA
enable => memory[28][5].ENA
enable => memory[29][0].ENA
enable => memory[29][1].ENA
enable => memory[29][2].ENA
enable => memory[29][3].ENA
enable => memory[29][4].ENA
enable => memory[29][5].ENA
enable => memory[30][0].ENA
enable => memory[30][1].ENA
enable => memory[30][2].ENA
enable => memory[30][3].ENA
enable => memory[30][4].ENA
enable => memory[30][5].ENA
enable => memory[31][0].ENA
enable => memory[31][1].ENA
enable => memory[31][2].ENA
enable => memory[31][3].ENA
enable => memory[31][4].ENA
enable => memory[31][5].ENA
enable => memory[32][0].ENA
enable => memory[32][1].ENA
enable => memory[32][2].ENA
enable => memory[32][3].ENA
enable => memory[32][4].ENA
enable => memory[32][5].ENA
enable => memory[33][0].ENA
enable => memory[33][1].ENA
enable => memory[33][2].ENA
enable => memory[33][3].ENA
enable => memory[33][4].ENA
enable => memory[33][5].ENA
enable => memory[34][0].ENA
enable => memory[34][1].ENA
enable => memory[34][2].ENA
enable => memory[34][3].ENA
enable => memory[34][4].ENA
enable => memory[34][5].ENA
enable => memory[35][0].ENA
enable => memory[35][1].ENA
enable => memory[35][2].ENA
enable => memory[35][3].ENA
enable => memory[35][4].ENA
enable => memory[35][5].ENA
enable => memory[36][0].ENA
enable => memory[36][1].ENA
enable => memory[36][2].ENA
enable => memory[36][3].ENA
enable => memory[36][4].ENA
enable => memory[36][5].ENA
enable => memory[37][0].ENA
enable => memory[37][1].ENA
enable => memory[37][2].ENA
enable => memory[37][3].ENA
enable => memory[37][4].ENA
enable => memory[37][5].ENA
enable => memory[38][0].ENA
enable => memory[38][1].ENA
enable => memory[38][2].ENA
enable => memory[38][3].ENA
enable => memory[38][4].ENA
enable => memory[38][5].ENA
enable => memory[39][0].ENA
enable => memory[39][1].ENA
enable => memory[39][2].ENA
enable => memory[39][3].ENA
enable => memory[39][4].ENA
enable => memory[39][5].ENA
enable => memory[40][0].ENA
enable => memory[40][1].ENA
enable => memory[40][2].ENA
enable => memory[40][3].ENA
enable => memory[40][4].ENA
enable => memory[40][5].ENA
enable => memory[41][0].ENA
enable => memory[41][1].ENA
enable => memory[41][2].ENA
enable => memory[41][3].ENA
enable => memory[41][4].ENA
enable => memory[41][5].ENA
enable => memory[42][0].ENA
enable => memory[42][1].ENA
enable => memory[42][2].ENA
enable => memory[42][3].ENA
enable => memory[42][4].ENA
enable => memory[42][5].ENA
enable => memory[43][0].ENA
enable => memory[43][1].ENA
enable => memory[43][2].ENA
enable => memory[43][3].ENA
enable => memory[43][4].ENA
enable => memory[43][5].ENA
enable => memory[44][0].ENA
enable => memory[44][1].ENA
enable => memory[44][2].ENA
enable => memory[44][3].ENA
enable => memory[44][4].ENA
enable => memory[44][5].ENA
enable => memory[45][0].ENA
enable => memory[45][1].ENA
enable => memory[45][2].ENA
enable => memory[45][3].ENA
enable => memory[45][4].ENA
enable => memory[45][5].ENA
enable => memory[46][0].ENA
enable => memory[46][1].ENA
enable => memory[46][2].ENA
enable => memory[46][3].ENA
enable => memory[46][4].ENA
enable => memory[46][5].ENA
enable => memory[47][0].ENA
enable => memory[47][1].ENA
enable => memory[47][2].ENA
enable => memory[47][3].ENA
enable => memory[47][4].ENA
enable => memory[47][5].ENA
enable => memory[48][0].ENA
enable => memory[48][1].ENA
enable => memory[48][2].ENA
enable => memory[48][3].ENA
enable => memory[48][4].ENA
enable => memory[48][5].ENA
enable => memory[49][0].ENA
enable => memory[49][1].ENA
enable => memory[49][2].ENA
enable => memory[49][3].ENA
enable => memory[49][4].ENA
enable => memory[49][5].ENA
enable => memory[50][0].ENA
enable => memory[50][1].ENA
enable => memory[50][2].ENA
enable => memory[50][3].ENA
enable => memory[50][4].ENA
enable => memory[50][5].ENA
enable => memory[51][0].ENA
enable => memory[51][1].ENA
enable => memory[51][2].ENA
enable => memory[51][3].ENA
enable => memory[51][4].ENA
enable => memory[51][5].ENA
reset => t_num[0].ACLR
reset => t_num[1].ACLR
reset => t_num[2].ACLR
reset => t_num[3].ACLR
reset => t_num[4].ACLR
reset => t_num[5].ACLR
reset => t_num[6].ACLR
reset => t_num[7].ACLR
reset => t_num[8].ACLR
reset => t_num[9].ACLR
reset => t_num[10].ACLR
reset => t_num[11].ACLR
reset => t_num[12].ACLR
reset => t_num[13].ACLR
reset => t_num[14].ACLR
reset => t_num[15].ACLR
reset => t_num[16].ACLR
reset => t_num[17].ACLR
reset => t_num[18].ACLR
reset => t_num[19].ACLR
reset => t_num[20].ACLR
reset => t_num[21].ACLR
reset => t_num[22].ACLR
reset => t_num[23].ACLR
reset => t_num[24].ACLR
reset => t_num[25].ACLR
reset => t_num[26].ACLR
reset => t_num[27].ACLR
reset => t_num[28].ACLR
reset => t_num[29].ACLR
reset => t_num[30].ACLR
reset => t_num[31].ACLR
reset => memory[0][0].ACLR
reset => memory[0][1].ACLR
reset => memory[0][2].ACLR
reset => memory[0][3].ACLR
reset => memory[0][4].ACLR
reset => memory[0][5].ACLR
reset => memory[1][0].ACLR
reset => memory[1][1].ACLR
reset => memory[1][2].ACLR
reset => memory[1][3].ACLR
reset => memory[1][4].ACLR
reset => memory[1][5].ACLR
reset => memory[2][0].ACLR
reset => memory[2][1].ACLR
reset => memory[2][2].ACLR
reset => memory[2][3].ACLR
reset => memory[2][4].ACLR
reset => memory[2][5].ACLR
reset => memory[3][0].ACLR
reset => memory[3][1].ACLR
reset => memory[3][2].ACLR
reset => memory[3][3].ACLR
reset => memory[3][4].ACLR
reset => memory[3][5].ACLR
reset => memory[4][0].ACLR
reset => memory[4][1].ACLR
reset => memory[4][2].ACLR
reset => memory[4][3].ACLR
reset => memory[4][4].ACLR
reset => memory[4][5].ACLR
reset => memory[5][0].ACLR
reset => memory[5][1].ACLR
reset => memory[5][2].ACLR
reset => memory[5][3].ACLR
reset => memory[5][4].ACLR
reset => memory[5][5].ACLR
reset => memory[6][0].ACLR
reset => memory[6][1].ACLR
reset => memory[6][2].ACLR
reset => memory[6][3].ACLR
reset => memory[6][4].ACLR
reset => memory[6][5].ACLR
reset => memory[7][0].ACLR
reset => memory[7][1].ACLR
reset => memory[7][2].ACLR
reset => memory[7][3].ACLR
reset => memory[7][4].ACLR
reset => memory[7][5].ACLR
reset => memory[8][0].ACLR
reset => memory[8][1].ACLR
reset => memory[8][2].ACLR
reset => memory[8][3].ACLR
reset => memory[8][4].ACLR
reset => memory[8][5].ACLR
reset => memory[9][0].ACLR
reset => memory[9][1].ACLR
reset => memory[9][2].ACLR
reset => memory[9][3].ACLR
reset => memory[9][4].ACLR
reset => memory[9][5].ACLR
reset => memory[10][0].ACLR
reset => memory[10][1].ACLR
reset => memory[10][2].ACLR
reset => memory[10][3].ACLR
reset => memory[10][4].ACLR
reset => memory[10][5].ACLR
reset => memory[11][0].ACLR
reset => memory[11][1].ACLR
reset => memory[11][2].ACLR
reset => memory[11][3].ACLR
reset => memory[11][4].ACLR
reset => memory[11][5].ACLR
reset => memory[12][0].ACLR
reset => memory[12][1].ACLR
reset => memory[12][2].ACLR
reset => memory[12][3].ACLR
reset => memory[12][4].ACLR
reset => memory[12][5].ACLR
reset => memory[13][0].ACLR
reset => memory[13][1].ACLR
reset => memory[13][2].ACLR
reset => memory[13][3].ACLR
reset => memory[13][4].ACLR
reset => memory[13][5].ACLR
reset => memory[14][0].ACLR
reset => memory[14][1].ACLR
reset => memory[14][2].ACLR
reset => memory[14][3].ACLR
reset => memory[14][4].ACLR
reset => memory[14][5].ACLR
reset => memory[15][0].ACLR
reset => memory[15][1].ACLR
reset => memory[15][2].ACLR
reset => memory[15][3].ACLR
reset => memory[15][4].ACLR
reset => memory[15][5].ACLR
reset => memory[16][0].ACLR
reset => memory[16][1].ACLR
reset => memory[16][2].ACLR
reset => memory[16][3].ACLR
reset => memory[16][4].ACLR
reset => memory[16][5].ACLR
reset => memory[17][0].ACLR
reset => memory[17][1].ACLR
reset => memory[17][2].ACLR
reset => memory[17][3].ACLR
reset => memory[17][4].ACLR
reset => memory[17][5].ACLR
reset => memory[18][0].ACLR
reset => memory[18][1].ACLR
reset => memory[18][2].ACLR
reset => memory[18][3].ACLR
reset => memory[18][4].ACLR
reset => memory[18][5].ACLR
reset => memory[19][0].ACLR
reset => memory[19][1].ACLR
reset => memory[19][2].ACLR
reset => memory[19][3].ACLR
reset => memory[19][4].ACLR
reset => memory[19][5].ACLR
reset => memory[20][0].ACLR
reset => memory[20][1].ACLR
reset => memory[20][2].ACLR
reset => memory[20][3].ACLR
reset => memory[20][4].ACLR
reset => memory[20][5].ACLR
reset => memory[21][0].ACLR
reset => memory[21][1].ACLR
reset => memory[21][2].ACLR
reset => memory[21][3].ACLR
reset => memory[21][4].ACLR
reset => memory[21][5].ACLR
reset => memory[22][0].ACLR
reset => memory[22][1].ACLR
reset => memory[22][2].ACLR
reset => memory[22][3].ACLR
reset => memory[22][4].ACLR
reset => memory[22][5].ACLR
reset => memory[23][0].ACLR
reset => memory[23][1].ACLR
reset => memory[23][2].ACLR
reset => memory[23][3].ACLR
reset => memory[23][4].ACLR
reset => memory[23][5].ACLR
reset => memory[24][0].ACLR
reset => memory[24][1].ACLR
reset => memory[24][2].ACLR
reset => memory[24][3].ACLR
reset => memory[24][4].ACLR
reset => memory[24][5].ACLR
reset => memory[25][0].ACLR
reset => memory[25][1].ACLR
reset => memory[25][2].ACLR
reset => memory[25][3].ACLR
reset => memory[25][4].ACLR
reset => memory[25][5].ACLR
reset => memory[26][0].ACLR
reset => memory[26][1].ACLR
reset => memory[26][2].ACLR
reset => memory[26][3].ACLR
reset => memory[26][4].ACLR
reset => memory[26][5].ACLR
reset => memory[27][0].ACLR
reset => memory[27][1].ACLR
reset => memory[27][2].ACLR
reset => memory[27][3].ACLR
reset => memory[27][4].ACLR
reset => memory[27][5].ACLR
reset => memory[28][0].ACLR
reset => memory[28][1].ACLR
reset => memory[28][2].ACLR
reset => memory[28][3].ACLR
reset => memory[28][4].ACLR
reset => memory[28][5].ACLR
reset => memory[29][0].ACLR
reset => memory[29][1].ACLR
reset => memory[29][2].ACLR
reset => memory[29][3].ACLR
reset => memory[29][4].ACLR
reset => memory[29][5].ACLR
reset => memory[30][0].ACLR
reset => memory[30][1].ACLR
reset => memory[30][2].ACLR
reset => memory[30][3].ACLR
reset => memory[30][4].ACLR
reset => memory[30][5].ACLR
reset => memory[31][0].ACLR
reset => memory[31][1].ACLR
reset => memory[31][2].ACLR
reset => memory[31][3].ACLR
reset => memory[31][4].ACLR
reset => memory[31][5].ACLR
reset => memory[32][0].ACLR
reset => memory[32][1].ACLR
reset => memory[32][2].ACLR
reset => memory[32][3].ACLR
reset => memory[32][4].ACLR
reset => memory[32][5].ACLR
reset => memory[33][0].ACLR
reset => memory[33][1].ACLR
reset => memory[33][2].ACLR
reset => memory[33][3].ACLR
reset => memory[33][4].ACLR
reset => memory[33][5].ACLR
reset => memory[34][0].ACLR
reset => memory[34][1].ACLR
reset => memory[34][2].ACLR
reset => memory[34][3].ACLR
reset => memory[34][4].ACLR
reset => memory[34][5].ACLR
reset => memory[35][0].ACLR
reset => memory[35][1].ACLR
reset => memory[35][2].ACLR
reset => memory[35][3].ACLR
reset => memory[35][4].ACLR
reset => memory[35][5].ACLR
reset => memory[36][0].ACLR
reset => memory[36][1].ACLR
reset => memory[36][2].ACLR
reset => memory[36][3].ACLR
reset => memory[36][4].ACLR
reset => memory[36][5].ACLR
reset => memory[37][0].ACLR
reset => memory[37][1].ACLR
reset => memory[37][2].ACLR
reset => memory[37][3].ACLR
reset => memory[37][4].ACLR
reset => memory[37][5].ACLR
reset => memory[38][0].ACLR
reset => memory[38][1].ACLR
reset => memory[38][2].ACLR
reset => memory[38][3].ACLR
reset => memory[38][4].ACLR
reset => memory[38][5].ACLR
reset => memory[39][0].ACLR
reset => memory[39][1].ACLR
reset => memory[39][2].ACLR
reset => memory[39][3].ACLR
reset => memory[39][4].ACLR
reset => memory[39][5].ACLR
reset => memory[40][0].ACLR
reset => memory[40][1].ACLR
reset => memory[40][2].ACLR
reset => memory[40][3].ACLR
reset => memory[40][4].ACLR
reset => memory[40][5].ACLR
reset => memory[41][0].ACLR
reset => memory[41][1].ACLR
reset => memory[41][2].ACLR
reset => memory[41][3].ACLR
reset => memory[41][4].ACLR
reset => memory[41][5].ACLR
reset => memory[42][0].ACLR
reset => memory[42][1].ACLR
reset => memory[42][2].ACLR
reset => memory[42][3].ACLR
reset => memory[42][4].ACLR
reset => memory[42][5].ACLR
reset => memory[43][0].ACLR
reset => memory[43][1].ACLR
reset => memory[43][2].ACLR
reset => memory[43][3].ACLR
reset => memory[43][4].ACLR
reset => memory[43][5].ACLR
reset => memory[44][0].ACLR
reset => memory[44][1].ACLR
reset => memory[44][2].ACLR
reset => memory[44][3].ACLR
reset => memory[44][4].ACLR
reset => memory[44][5].ACLR
reset => memory[45][0].ACLR
reset => memory[45][1].ACLR
reset => memory[45][2].ACLR
reset => memory[45][3].ACLR
reset => memory[45][4].ACLR
reset => memory[45][5].ACLR
reset => memory[46][0].ACLR
reset => memory[46][1].ACLR
reset => memory[46][2].ACLR
reset => memory[46][3].ACLR
reset => memory[46][4].ACLR
reset => memory[46][5].ACLR
reset => memory[47][0].ACLR
reset => memory[47][1].ACLR
reset => memory[47][2].ACLR
reset => memory[47][3].ACLR
reset => memory[47][4].ACLR
reset => memory[47][5].ACLR
reset => memory[48][0].ACLR
reset => memory[48][1].ACLR
reset => memory[48][2].ACLR
reset => memory[48][3].ACLR
reset => memory[48][4].ACLR
reset => memory[48][5].ACLR
reset => memory[49][0].ACLR
reset => memory[49][1].ACLR
reset => memory[49][2].ACLR
reset => memory[49][3].ACLR
reset => memory[49][4].ACLR
reset => memory[49][5].ACLR
reset => memory[50][0].ACLR
reset => memory[50][1].ACLR
reset => memory[50][2].ACLR
reset => memory[50][3].ACLR
reset => memory[50][4].ACLR
reset => memory[50][5].ACLR
reset => memory[51][0].ACLR
reset => memory[51][1].ACLR
reset => memory[51][2].ACLR
reset => memory[51][3].ACLR
reset => memory[51][4].ACLR
reset => memory[51][5].ACLR
mode[0] => Equal0.IN1
mode[0] => Equal1.IN0
mode[0] => Equal2.IN1
mode[1] => Equal0.IN0
mode[1] => Equal1.IN1
mode[1] => Equal2.IN0
addr[0] => LessThan0.IN12
addr[0] => LessThan1.IN12
addr[0] => LessThan2.IN12
addr[0] => LessThan3.IN12
addr[0] => LessThan4.IN12
addr[0] => LessThan5.IN12
addr[0] => LessThan6.IN12
addr[0] => LessThan7.IN12
addr[0] => LessThan8.IN12
addr[0] => LessThan9.IN12
addr[0] => LessThan10.IN12
addr[0] => LessThan11.IN12
addr[0] => LessThan12.IN12
addr[0] => LessThan13.IN12
addr[0] => LessThan14.IN12
addr[0] => LessThan15.IN12
addr[0] => LessThan16.IN12
addr[0] => LessThan17.IN12
addr[0] => LessThan18.IN12
addr[0] => LessThan19.IN12
addr[0] => LessThan20.IN12
addr[0] => LessThan21.IN12
addr[0] => LessThan22.IN12
addr[0] => LessThan23.IN12
addr[0] => LessThan24.IN12
addr[0] => LessThan25.IN12
addr[0] => LessThan26.IN12
addr[0] => LessThan27.IN12
addr[0] => LessThan28.IN12
addr[0] => LessThan29.IN12
addr[0] => LessThan30.IN12
addr[0] => LessThan31.IN12
addr[0] => LessThan32.IN12
addr[0] => LessThan33.IN12
addr[0] => LessThan34.IN12
addr[0] => LessThan35.IN12
addr[0] => LessThan36.IN12
addr[0] => LessThan37.IN12
addr[0] => LessThan38.IN12
addr[0] => LessThan39.IN12
addr[0] => LessThan40.IN12
addr[0] => LessThan41.IN12
addr[0] => LessThan42.IN12
addr[0] => LessThan43.IN12
addr[0] => LessThan44.IN12
addr[0] => LessThan45.IN12
addr[0] => LessThan46.IN12
addr[0] => LessThan47.IN12
addr[0] => LessThan48.IN12
addr[0] => LessThan49.IN12
addr[0] => LessThan50.IN12
addr[0] => LessThan51.IN12
addr[0] => Mux0.IN17
addr[0] => Mux1.IN17
addr[0] => Mux2.IN17
addr[0] => Mux3.IN17
addr[0] => Mux4.IN17
addr[0] => Mux5.IN17
addr[0] => LessThan52.IN12
addr[0] => Equal3.IN5
addr[0] => Equal4.IN5
addr[1] => LessThan0.IN11
addr[1] => LessThan1.IN11
addr[1] => LessThan2.IN11
addr[1] => LessThan3.IN11
addr[1] => LessThan4.IN11
addr[1] => LessThan5.IN11
addr[1] => LessThan6.IN11
addr[1] => LessThan7.IN11
addr[1] => LessThan8.IN11
addr[1] => LessThan9.IN11
addr[1] => LessThan10.IN11
addr[1] => LessThan11.IN11
addr[1] => LessThan12.IN11
addr[1] => LessThan13.IN11
addr[1] => LessThan14.IN11
addr[1] => LessThan15.IN11
addr[1] => LessThan16.IN11
addr[1] => LessThan17.IN11
addr[1] => LessThan18.IN11
addr[1] => LessThan19.IN11
addr[1] => LessThan20.IN11
addr[1] => LessThan21.IN11
addr[1] => LessThan22.IN11
addr[1] => LessThan23.IN11
addr[1] => LessThan24.IN11
addr[1] => LessThan25.IN11
addr[1] => LessThan26.IN11
addr[1] => LessThan27.IN11
addr[1] => LessThan28.IN11
addr[1] => LessThan29.IN11
addr[1] => LessThan30.IN11
addr[1] => LessThan31.IN11
addr[1] => LessThan32.IN11
addr[1] => LessThan33.IN11
addr[1] => LessThan34.IN11
addr[1] => LessThan35.IN11
addr[1] => LessThan36.IN11
addr[1] => LessThan37.IN11
addr[1] => LessThan38.IN11
addr[1] => LessThan39.IN11
addr[1] => LessThan40.IN11
addr[1] => LessThan41.IN11
addr[1] => LessThan42.IN11
addr[1] => LessThan43.IN11
addr[1] => LessThan44.IN11
addr[1] => LessThan45.IN11
addr[1] => LessThan46.IN11
addr[1] => LessThan47.IN11
addr[1] => LessThan48.IN11
addr[1] => LessThan49.IN11
addr[1] => LessThan50.IN11
addr[1] => LessThan51.IN11
addr[1] => Mux0.IN16
addr[1] => Mux1.IN16
addr[1] => Mux2.IN16
addr[1] => Mux3.IN16
addr[1] => Mux4.IN16
addr[1] => Mux5.IN16
addr[1] => LessThan52.IN11
addr[1] => Equal3.IN4
addr[1] => Equal4.IN4
addr[2] => LessThan0.IN10
addr[2] => LessThan1.IN10
addr[2] => LessThan2.IN10
addr[2] => LessThan3.IN10
addr[2] => LessThan4.IN10
addr[2] => LessThan5.IN10
addr[2] => LessThan6.IN10
addr[2] => LessThan7.IN10
addr[2] => LessThan8.IN10
addr[2] => LessThan9.IN10
addr[2] => LessThan10.IN10
addr[2] => LessThan11.IN10
addr[2] => LessThan12.IN10
addr[2] => LessThan13.IN10
addr[2] => LessThan14.IN10
addr[2] => LessThan15.IN10
addr[2] => LessThan16.IN10
addr[2] => LessThan17.IN10
addr[2] => LessThan18.IN10
addr[2] => LessThan19.IN10
addr[2] => LessThan20.IN10
addr[2] => LessThan21.IN10
addr[2] => LessThan22.IN10
addr[2] => LessThan23.IN10
addr[2] => LessThan24.IN10
addr[2] => LessThan25.IN10
addr[2] => LessThan26.IN10
addr[2] => LessThan27.IN10
addr[2] => LessThan28.IN10
addr[2] => LessThan29.IN10
addr[2] => LessThan30.IN10
addr[2] => LessThan31.IN10
addr[2] => LessThan32.IN10
addr[2] => LessThan33.IN10
addr[2] => LessThan34.IN10
addr[2] => LessThan35.IN10
addr[2] => LessThan36.IN10
addr[2] => LessThan37.IN10
addr[2] => LessThan38.IN10
addr[2] => LessThan39.IN10
addr[2] => LessThan40.IN10
addr[2] => LessThan41.IN10
addr[2] => LessThan42.IN10
addr[2] => LessThan43.IN10
addr[2] => LessThan44.IN10
addr[2] => LessThan45.IN10
addr[2] => LessThan46.IN10
addr[2] => LessThan47.IN10
addr[2] => LessThan48.IN10
addr[2] => LessThan49.IN10
addr[2] => LessThan50.IN10
addr[2] => LessThan51.IN10
addr[2] => Mux0.IN15
addr[2] => Mux1.IN15
addr[2] => Mux2.IN15
addr[2] => Mux3.IN15
addr[2] => Mux4.IN15
addr[2] => Mux5.IN15
addr[2] => LessThan52.IN10
addr[2] => Equal3.IN3
addr[2] => Equal4.IN1
addr[3] => LessThan0.IN9
addr[3] => LessThan1.IN9
addr[3] => LessThan2.IN9
addr[3] => LessThan3.IN9
addr[3] => LessThan4.IN9
addr[3] => LessThan5.IN9
addr[3] => LessThan6.IN9
addr[3] => LessThan7.IN9
addr[3] => LessThan8.IN9
addr[3] => LessThan9.IN9
addr[3] => LessThan10.IN9
addr[3] => LessThan11.IN9
addr[3] => LessThan12.IN9
addr[3] => LessThan13.IN9
addr[3] => LessThan14.IN9
addr[3] => LessThan15.IN9
addr[3] => LessThan16.IN9
addr[3] => LessThan17.IN9
addr[3] => LessThan18.IN9
addr[3] => LessThan19.IN9
addr[3] => LessThan20.IN9
addr[3] => LessThan21.IN9
addr[3] => LessThan22.IN9
addr[3] => LessThan23.IN9
addr[3] => LessThan24.IN9
addr[3] => LessThan25.IN9
addr[3] => LessThan26.IN9
addr[3] => LessThan27.IN9
addr[3] => LessThan28.IN9
addr[3] => LessThan29.IN9
addr[3] => LessThan30.IN9
addr[3] => LessThan31.IN9
addr[3] => LessThan32.IN9
addr[3] => LessThan33.IN9
addr[3] => LessThan34.IN9
addr[3] => LessThan35.IN9
addr[3] => LessThan36.IN9
addr[3] => LessThan37.IN9
addr[3] => LessThan38.IN9
addr[3] => LessThan39.IN9
addr[3] => LessThan40.IN9
addr[3] => LessThan41.IN9
addr[3] => LessThan42.IN9
addr[3] => LessThan43.IN9
addr[3] => LessThan44.IN9
addr[3] => LessThan45.IN9
addr[3] => LessThan46.IN9
addr[3] => LessThan47.IN9
addr[3] => LessThan48.IN9
addr[3] => LessThan49.IN9
addr[3] => LessThan50.IN9
addr[3] => LessThan51.IN9
addr[3] => Mux0.IN14
addr[3] => Mux1.IN14
addr[3] => Mux2.IN14
addr[3] => Mux3.IN14
addr[3] => Mux4.IN14
addr[3] => Mux5.IN14
addr[3] => LessThan52.IN9
addr[3] => Equal3.IN2
addr[3] => Equal4.IN0
addr[4] => LessThan0.IN8
addr[4] => LessThan1.IN8
addr[4] => LessThan2.IN8
addr[4] => LessThan3.IN8
addr[4] => LessThan4.IN8
addr[4] => LessThan5.IN8
addr[4] => LessThan6.IN8
addr[4] => LessThan7.IN8
addr[4] => LessThan8.IN8
addr[4] => LessThan9.IN8
addr[4] => LessThan10.IN8
addr[4] => LessThan11.IN8
addr[4] => LessThan12.IN8
addr[4] => LessThan13.IN8
addr[4] => LessThan14.IN8
addr[4] => LessThan15.IN8
addr[4] => LessThan16.IN8
addr[4] => LessThan17.IN8
addr[4] => LessThan18.IN8
addr[4] => LessThan19.IN8
addr[4] => LessThan20.IN8
addr[4] => LessThan21.IN8
addr[4] => LessThan22.IN8
addr[4] => LessThan23.IN8
addr[4] => LessThan24.IN8
addr[4] => LessThan25.IN8
addr[4] => LessThan26.IN8
addr[4] => LessThan27.IN8
addr[4] => LessThan28.IN8
addr[4] => LessThan29.IN8
addr[4] => LessThan30.IN8
addr[4] => LessThan31.IN8
addr[4] => LessThan32.IN8
addr[4] => LessThan33.IN8
addr[4] => LessThan34.IN8
addr[4] => LessThan35.IN8
addr[4] => LessThan36.IN8
addr[4] => LessThan37.IN8
addr[4] => LessThan38.IN8
addr[4] => LessThan39.IN8
addr[4] => LessThan40.IN8
addr[4] => LessThan41.IN8
addr[4] => LessThan42.IN8
addr[4] => LessThan43.IN8
addr[4] => LessThan44.IN8
addr[4] => LessThan45.IN8
addr[4] => LessThan46.IN8
addr[4] => LessThan47.IN8
addr[4] => LessThan48.IN8
addr[4] => LessThan49.IN8
addr[4] => LessThan50.IN8
addr[4] => LessThan51.IN8
addr[4] => Mux0.IN13
addr[4] => Mux1.IN13
addr[4] => Mux2.IN13
addr[4] => Mux3.IN13
addr[4] => Mux4.IN13
addr[4] => Mux5.IN13
addr[4] => LessThan52.IN8
addr[4] => Equal3.IN1
addr[4] => Equal4.IN3
addr[5] => LessThan0.IN7
addr[5] => LessThan1.IN7
addr[5] => LessThan2.IN7
addr[5] => LessThan3.IN7
addr[5] => LessThan4.IN7
addr[5] => LessThan5.IN7
addr[5] => LessThan6.IN7
addr[5] => LessThan7.IN7
addr[5] => LessThan8.IN7
addr[5] => LessThan9.IN7
addr[5] => LessThan10.IN7
addr[5] => LessThan11.IN7
addr[5] => LessThan12.IN7
addr[5] => LessThan13.IN7
addr[5] => LessThan14.IN7
addr[5] => LessThan15.IN7
addr[5] => LessThan16.IN7
addr[5] => LessThan17.IN7
addr[5] => LessThan18.IN7
addr[5] => LessThan19.IN7
addr[5] => LessThan20.IN7
addr[5] => LessThan21.IN7
addr[5] => LessThan22.IN7
addr[5] => LessThan23.IN7
addr[5] => LessThan24.IN7
addr[5] => LessThan25.IN7
addr[5] => LessThan26.IN7
addr[5] => LessThan27.IN7
addr[5] => LessThan28.IN7
addr[5] => LessThan29.IN7
addr[5] => LessThan30.IN7
addr[5] => LessThan31.IN7
addr[5] => LessThan32.IN7
addr[5] => LessThan33.IN7
addr[5] => LessThan34.IN7
addr[5] => LessThan35.IN7
addr[5] => LessThan36.IN7
addr[5] => LessThan37.IN7
addr[5] => LessThan38.IN7
addr[5] => LessThan39.IN7
addr[5] => LessThan40.IN7
addr[5] => LessThan41.IN7
addr[5] => LessThan42.IN7
addr[5] => LessThan43.IN7
addr[5] => LessThan44.IN7
addr[5] => LessThan45.IN7
addr[5] => LessThan46.IN7
addr[5] => LessThan47.IN7
addr[5] => LessThan48.IN7
addr[5] => LessThan49.IN7
addr[5] => LessThan50.IN7
addr[5] => LessThan51.IN7
addr[5] => Mux0.IN12
addr[5] => Mux1.IN12
addr[5] => Mux2.IN12
addr[5] => Mux3.IN12
addr[5] => Mux4.IN12
addr[5] => Mux5.IN12
addr[5] => LessThan52.IN7
addr[5] => Equal3.IN0
addr[5] => Equal4.IN2
data[0] => memory.DATAB
data[1] => memory.DATAB
data[2] => memory.DATAB
data[3] => memory.DATAB
data[4] => memory.DATAB
data[5] => memory.DATAB
full <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
num[0] <= t_num[0].DB_MAX_OUTPUT_PORT_TYPE
num[1] <= t_num[1].DB_MAX_OUTPUT_PORT_TYPE
num[2] <= t_num[2].DB_MAX_OUTPUT_PORT_TYPE
num[3] <= t_num[3].DB_MAX_OUTPUT_PORT_TYPE
num[4] <= t_num[4].DB_MAX_OUTPUT_PORT_TYPE
num[5] <= t_num[5].DB_MAX_OUTPUT_PORT_TYPE
value[0] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[1] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[2] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[3] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[4] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[5] <= value.DB_MAX_OUTPUT_PORT_TYPE


