// Seed: 3778533749
module module_0 (
    input wire id_0,
    output tri0 id_1,
    output wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input wire id_7
);
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd39,
    parameter id_11 = 32'd70
) (
    input wor id_0,
    output wor id_1,
    input wor id_2,
    output supply0 id_3,
    output supply0 id_4,
    output logic id_5,
    input tri0 id_6
);
  wire id_8;
  always @(1'h0 or posedge 1 or posedge id_2) begin
    id_5 <= 1;
    id_3 = {1, 1};
  end
  uwire id_9;
  assign id_1 = id_9;
  defparam id_10.id_11 = 1;
  wire id_12;
  module_0(
      id_9, id_3, id_9, id_0, id_0, id_6, id_2, id_6
  );
endmodule
