# Simple-Register-File-Verilog
Simple write-through regsiter file implemented in Verilog
