Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 21 15:57:23 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:1.0) from (Rev. 2112906871) to (Rev. 2112912356)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 17 20:32:37 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:1.0) from (Rev. 2112906701) to (Rev. 2112906871)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 17 17:41:37 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:1.0) from (Rev. 2112906688) to (Rev. 2112906701)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_SnnAcc_0_2'.


-Upgrade has removed interface 'idx_img'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_SnnAcc_0_2'. These changes may impact your design.


-Upgrade has removed port 'idx_img'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 17 17:29:27 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:1.0) from (Rev. 2112906534) to (Rev. 2112906688)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_SnnAcc_0_2'.


-Upgrade has added interface 'idx_img' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_SnnAcc_0_2'. These changes may impact your design.


-Upgrade has added port 'idx_img'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 17 14:55:09 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:1.0) from (Rev. 2112906325) to (Rev. 2112906534)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 17 11:25:49 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:1.0) from (Rev. 2112905473) to (Rev. 2112906325)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 16 21:15:27 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:1.0) from (Rev. 2112905116) to (Rev. 2112905473)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 16 15:17:42 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:1.0) from (Rev. 2112902419) to (Rev. 2112905116)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_SnnAcc_0_2'. These changes may impact your design.


-Upgraded port 's_axi_BUS_A_ARADDR' width 6 differs from original width 7

-Upgraded port 's_axi_BUS_A_AWADDR' width 6 differs from original width 7







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 14 18:21:05 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:1.0) from (Rev. 2112902187) to (Rev. 2112902419)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 14 14:47:10 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:1.0) from (Rev. 2112895312) to (Rev. 2112902187)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb  9 19:53:12 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 from xilinx.com:hls:SnnAcc:0.0 (Rev. 2112895143) to xilinx.com:hls:SnnAcc:1.0 (Rev. 2112895312)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb  9 17:05:10 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112892072) to (Rev. 2112895143)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb  7 13:55:01 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112876282) to (Rev. 2112892072)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jan 27 14:45:06 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112861870) to (Rev. 2112876282)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jan 17 14:31:55 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112860529) to (Rev. 2112861870)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 16 16:10:48 2023
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112749816) to (Rev. 2112860529)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 31 18:57:31 2022
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112749779) to (Rev. 2112749816)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 31 18:20:23 2022
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112749693) to (Rev. 2112749779)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 31 16:53:17 2022
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112749648) to (Rev. 2112749693)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 31 16:09:20 2022
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112749592) to (Rev. 2112749648)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 31 15:12:57 2022
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112749525) to (Rev. 2112749592)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 31 14:07:03 2022
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112728329) to (Rev. 2112749525)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Oct 16 20:51:04 2022
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112716558) to (Rev. 2112728329)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Oct  8 16:40:33 2022
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112713896) to (Rev. 2112716558)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct  6 20:17:07 2022
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) from (Rev. 2112713805) to (Rev. 2112713896)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct  6 18:46:46 2022
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_zynq_ultra_ps_e_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_zynq_ultra_ps_e_0_1 from xilinx.com:ip:zynq_ultra_ps_e:3.2 (Rev. 2) to xilinx.com:ip:zynq_ultra_ps_e:3.3 (Rev. 1)

2. Upgrade messages
-------------------

Set parameter PSU__GPIO_EMIO__PERIPHERAL__IO to value 92 (source 'default')
WARNING: upgrade cannot add parameter PSU__USE__USB3_0_HUB with default value 0 : a parameter called PSU__USE__USB3_0_HUB already exists in zynq_ultra_ps_e_v3_3
WARNING: upgrade cannot add parameter PSU__USE__USB3_1_HUB with default value 0 : a parameter called PSU__USE__USB3_1_HUB already exists in zynq_ultra_ps_e_v3_3
Set parameter PSU__PROTECTION__FPD_SEGMENTS to value SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware (source 'default')
Added parameter PSU_DYNAMIC_DDR_CONFIG_EN with value 1 (source 'default')






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct  6 18:46:46 2022
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ps8_0_axi_periph_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_ps8_0_axi_periph_2 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 19) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct  6 18:46:46 2022
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_smc_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_smc_2 (xilinx.com:ip:smartconnect:1.0) from (Rev. 10) to (Rev. 12)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_axi_smc_2'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_smc_2'. These changes may impact your design.








Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct  6 18:46:46 2022
| Host         : LAPTOP-IQ74QTVR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) to (Rev. 2112713805)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Sep 23 13:22:14 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep 22 21:42:38 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep 22 20:23:18 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep 22 18:19:02 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep 22 15:46:45 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SnnAcc_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_SnnAcc_0_2 (xilinx.com:hls:SnnAcc:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 17 13:27:18 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 17 12:07:24 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_global_controller_0_1'. These changes may impact your design.


-Upgraded port 's_axi_BUS_A_ARADDR' width 8 differs from original width 7

-Upgraded port 's_axi_BUS_A_AWADDR' width 8 differs from original width 7







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 10 16:01:13 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 10 12:33:07 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar  7 12:23:48 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_global_controller_0_1'. These changes may impact your design.


-Upgraded port 's_axi_BUS_A_ARADDR' width 7 differs from original width 6

-Upgraded port 's_axi_BUS_A_AWADDR' width 7 differs from original width 6







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar  3 15:06:19 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_global_controller_0_1'.


-Upgrade has added interface 'm_axi_ddr_1_V' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 'm_axi_ddr_2_V' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 'm_axi_ddr_3_V' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_global_controller_0_1'. These changes may impact your design.


-Upgraded port 's_axi_BUS_A_ARADDR' width 6 differs from original width 7

-Upgraded port 's_axi_BUS_A_AWADDR' width 6 differs from original width 7

-Upgrade has added port 'm_axi_ddr_1_V_ARADDR'

-Upgrade has added port 'm_axi_ddr_1_V_ARBURST'

-Upgrade has added port 'm_axi_ddr_1_V_ARCACHE'

-Upgrade has added port 'm_axi_ddr_1_V_ARLEN'

-Upgrade has added port 'm_axi_ddr_1_V_ARLOCK'

-Upgrade has added port 'm_axi_ddr_1_V_ARPROT'

-Upgrade has added port 'm_axi_ddr_1_V_ARQOS'

-Upgrade has added port 'm_axi_ddr_1_V_ARREADY'

-Upgrade has added port 'm_axi_ddr_1_V_ARREGION'

-Upgrade has added port 'm_axi_ddr_1_V_ARSIZE'

-Upgrade has added port 'm_axi_ddr_1_V_ARVALID'

-Upgrade has added port 'm_axi_ddr_1_V_AWADDR'

-Upgrade has added port 'm_axi_ddr_1_V_AWBURST'

-Upgrade has added port 'm_axi_ddr_1_V_AWCACHE'

-Upgrade has added port 'm_axi_ddr_1_V_AWLEN'

-Upgrade has added port 'm_axi_ddr_1_V_AWLOCK'

-Upgrade has added port 'm_axi_ddr_1_V_AWPROT'

-Upgrade has added port 'm_axi_ddr_1_V_AWQOS'

-Upgrade has added port 'm_axi_ddr_1_V_AWREADY'

-Upgrade has added port 'm_axi_ddr_1_V_AWREGION'

-Upgrade has added port 'm_axi_ddr_1_V_AWSIZE'

-Upgrade has added port 'm_axi_ddr_1_V_AWVALID'

-Upgrade has added port 'm_axi_ddr_1_V_BREADY'

-Upgrade has added port 'm_axi_ddr_1_V_BRESP'

-Upgrade has added port 'm_axi_ddr_1_V_BVALID'

-Upgrade has added port 'm_axi_ddr_1_V_RDATA'

-Upgrade has added port 'm_axi_ddr_1_V_RLAST'

-Upgrade has added port 'm_axi_ddr_1_V_RREADY'

-Upgrade has added port 'm_axi_ddr_1_V_RRESP'

-Upgrade has added port 'm_axi_ddr_1_V_RVALID'

-Upgrade has added port 'm_axi_ddr_1_V_WDATA'

-Upgrade has added port 'm_axi_ddr_1_V_WLAST'

-Upgrade has added port 'm_axi_ddr_1_V_WREADY'

-Upgrade has added port 'm_axi_ddr_1_V_WSTRB'

-Upgrade has added port 'm_axi_ddr_1_V_WVALID'

-Upgrade has added port 'm_axi_ddr_2_V_ARADDR'

-Upgrade has added port 'm_axi_ddr_2_V_ARBURST'

-Upgrade has added port 'm_axi_ddr_2_V_ARCACHE'

-Upgrade has added port 'm_axi_ddr_2_V_ARLEN'

-Upgrade has added port 'm_axi_ddr_2_V_ARLOCK'

-Upgrade has added port 'm_axi_ddr_2_V_ARPROT'

-Upgrade has added port 'm_axi_ddr_2_V_ARQOS'

-Upgrade has added port 'm_axi_ddr_2_V_ARREADY'

-Upgrade has added port 'm_axi_ddr_2_V_ARREGION'

-Upgrade has added port 'm_axi_ddr_2_V_ARSIZE'

-Upgrade has added port 'm_axi_ddr_2_V_ARVALID'

-Upgrade has added port 'm_axi_ddr_2_V_AWADDR'

-Upgrade has added port 'm_axi_ddr_2_V_AWBURST'

-Upgrade has added port 'm_axi_ddr_2_V_AWCACHE'

-Upgrade has added port 'm_axi_ddr_2_V_AWLEN'

-Upgrade has added port 'm_axi_ddr_2_V_AWLOCK'

-Upgrade has added port 'm_axi_ddr_2_V_AWPROT'

-Upgrade has added port 'm_axi_ddr_2_V_AWQOS'

-Upgrade has added port 'm_axi_ddr_2_V_AWREADY'

-Upgrade has added port 'm_axi_ddr_2_V_AWREGION'

-Upgrade has added port 'm_axi_ddr_2_V_AWSIZE'

-Upgrade has added port 'm_axi_ddr_2_V_AWVALID'

-Upgrade has added port 'm_axi_ddr_2_V_BREADY'

-Upgrade has added port 'm_axi_ddr_2_V_BRESP'

-Upgrade has added port 'm_axi_ddr_2_V_BVALID'

-Upgrade has added port 'm_axi_ddr_2_V_RDATA'

-Upgrade has added port 'm_axi_ddr_2_V_RLAST'

-Upgrade has added port 'm_axi_ddr_2_V_RREADY'

-Upgrade has added port 'm_axi_ddr_2_V_RRESP'

-Upgrade has added port 'm_axi_ddr_2_V_RVALID'

-Upgrade has added port 'm_axi_ddr_2_V_WDATA'

-Upgrade has added port 'm_axi_ddr_2_V_WLAST'

-Upgrade has added port 'm_axi_ddr_2_V_WREADY'

-Upgrade has added port 'm_axi_ddr_2_V_WSTRB'

-Upgrade has added port 'm_axi_ddr_2_V_WVALID'

-Upgrade has added port 'm_axi_ddr_3_V_ARADDR'

-Upgrade has added port 'm_axi_ddr_3_V_ARBURST'

-Upgrade has added port 'm_axi_ddr_3_V_ARCACHE'

-Upgrade has added port 'm_axi_ddr_3_V_ARLEN'

-Upgrade has added port 'm_axi_ddr_3_V_ARLOCK'

-Upgrade has added port 'm_axi_ddr_3_V_ARPROT'

-Upgrade has added port 'm_axi_ddr_3_V_ARQOS'

-Upgrade has added port 'm_axi_ddr_3_V_ARREADY'

-Upgrade has added port 'm_axi_ddr_3_V_ARREGION'

-Upgrade has added port 'm_axi_ddr_3_V_ARSIZE'

-Upgrade has added port 'm_axi_ddr_3_V_ARVALID'

-Upgrade has added port 'm_axi_ddr_3_V_AWADDR'

-Upgrade has added port 'm_axi_ddr_3_V_AWBURST'

-Upgrade has added port 'm_axi_ddr_3_V_AWCACHE'

-Upgrade has added port 'm_axi_ddr_3_V_AWLEN'

-Upgrade has added port 'm_axi_ddr_3_V_AWLOCK'

-Upgrade has added port 'm_axi_ddr_3_V_AWPROT'

-Upgrade has added port 'm_axi_ddr_3_V_AWQOS'

-Upgrade has added port 'm_axi_ddr_3_V_AWREADY'

-Upgrade has added port 'm_axi_ddr_3_V_AWREGION'

-Upgrade has added port 'm_axi_ddr_3_V_AWSIZE'

-Upgrade has added port 'm_axi_ddr_3_V_AWVALID'

-Upgrade has added port 'm_axi_ddr_3_V_BREADY'

-Upgrade has added port 'm_axi_ddr_3_V_BRESP'

-Upgrade has added port 'm_axi_ddr_3_V_BVALID'

-Upgrade has added port 'm_axi_ddr_3_V_RDATA'

-Upgrade has added port 'm_axi_ddr_3_V_RLAST'

-Upgrade has added port 'm_axi_ddr_3_V_RREADY'

-Upgrade has added port 'm_axi_ddr_3_V_RRESP'

-Upgrade has added port 'm_axi_ddr_3_V_RVALID'

-Upgrade has added port 'm_axi_ddr_3_V_WDATA'

-Upgrade has added port 'm_axi_ddr_3_V_WLAST'

-Upgrade has added port 'm_axi_ddr_3_V_WREADY'

-Upgrade has added port 'm_axi_ddr_3_V_WSTRB'

-Upgrade has added port 'm_axi_ddr_3_V_WVALID'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 28 15:35:30 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 28 13:00:20 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 24 15:43:43 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 24 15:22:46 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_global_controller_0_1'. These changes may impact your design.


-Upgraded port 's_axi_BUS_A_ARADDR' width 7 differs from original width 6

-Upgraded port 's_axi_BUS_A_AWADDR' width 7 differs from original width 6







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 24 12:36:30 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 24 01:23:26 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 21 15:13:38 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 21 13:10:09 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 21 11:07:27 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 21 02:20:51 2022
| Host         : DESKTOP-T5DCAMV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_global_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_global_controller_0_1 (xilinx.com:hls:global_controller:0.0) to Vivado generation flows.

