
---------- Begin Simulation Statistics ----------
final_tick                               505714899500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155985                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683156                       # Number of bytes of host memory used
host_op_rate                                   287354                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   641.09                       # Real time elapsed on the host
host_tick_rate                              788839092                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.505715                       # Number of seconds simulated
sim_ticks                                505714899500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.114298                       # CPI: cycles per instruction
system.cpu.discardedOps                          4398                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       789744034                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.098870                       # IPC: instructions per cycle
system.cpu.numCycles                       1011429799                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       221685765                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5230686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10494567                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           56                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5262548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          534                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10526559                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            534                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5230284                       # Transaction distribution
system.membus.trans_dist::CleanEvict              391                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263023                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           869                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15758459                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15758459                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671627264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671627264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263892                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263892    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263892                       # Request fanout histogram
system.membus.reqLayer0.occupancy         31438313000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        29016682364                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               974                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10492338                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          203                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1216                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263036                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           641                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1485                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15789084                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15790569                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        54016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673627072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673681088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5231209                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334738176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10495220                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000056                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007498                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10494630     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    590      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10495220                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10525536500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7895056494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            961500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   60                       # number of demand (read+write) hits
system.l2.demand_hits::total                      112                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  52                       # number of overall hits
system.l2.overall_hits::.cpu.data                  60                       # number of overall hits
system.l2.overall_hits::total                     112                       # number of overall hits
system.l2.demand_misses::.cpu.inst                589                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263310                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263899                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               589                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263310                       # number of overall misses
system.l2.overall_misses::total               5263899                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46400000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 415921806000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     415968206000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46400000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 415921806000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    415968206000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5264011                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5264011                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.918877                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999989                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.918877                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999989                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78777.589134                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79022.859379                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79022.831935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78777.589134                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79022.859379                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79022.831935                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5230284                       # number of writebacks
system.l2.writebacks::total                   5230284                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263893                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263893                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40510000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 363288384500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 363328894500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40510000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 363288384500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 363328894500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.918877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.918877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999978                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68777.589134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69022.876980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69022.849534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68777.589134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69022.876980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69022.849534                       # average overall mshr miss latency
system.l2.replacements                        5231209                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5262054                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5262054                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5262054                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5262054                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          196                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              196                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          196                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          196                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263024                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263024                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 415898547000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  415898547000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79022.734268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79022.734268                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 363268317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 363268317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69022.736168                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69022.736168                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46400000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46400000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.918877                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.918877                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78777.589134                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78777.589134                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          589                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          589                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40510000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40510000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.918877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.918877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68777.589134                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68777.589134                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            47                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                47                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23259000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23259000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.858859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.858859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81325.174825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81325.174825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20067500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20067500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.840841                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.840841                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71669.642857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71669.642857                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32507.884514                       # Cycle average of tags in use
system.l2.tags.total_refs                    10526496                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5263977                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999723                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.493355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.230831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32502.160328                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992062                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9405                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22313                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89476001                       # Number of tag accesses
system.l2.tags.data_accesses                 89476001                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   5230284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000559355652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       326379                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       326379                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15555906                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4911594                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263892                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5230284                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263892                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230284                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      57.39                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263892                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230284                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5262923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 326015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 326599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 326544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 326505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 326501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 326440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 326483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 326751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 326381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 326381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 326379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 326379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 326381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 326379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 326379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 326379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       326379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.128139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.027545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.525147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        326377    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326379                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       326379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.025017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.023339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.243230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           322807     98.91%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               60      0.02%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2431      0.74%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1081      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326379                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336889088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334738176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    666.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    661.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  505714870000                       # Total gap between requests
system.mem_ctrls.avgGap                      48190.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        37696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336851392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    334734656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 74540.022525082823                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 666089514.730621457100                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 661903883.652532100677                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          589                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263303                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5230284                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16277598                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 147404902168                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 28357756294592                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27635.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28006.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5421838.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        37696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336851392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336889088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        37696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        37696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334738176                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334738176                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          589                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263303                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263892                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5230284                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5230284                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        74540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    666089515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        666164055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        74540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        74540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    661910844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       661910844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    661910844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        74540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    666089515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1328074899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263892                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5230229                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       164401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       164514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       164518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       164615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       164556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       164611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       164615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       164612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       164608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       164626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       164619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       164615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       164612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       164651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       164632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       164578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       164521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       164574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       164541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       164463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       164435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       164466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       164466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       164413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       164294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       164238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       164285                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       164307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       164408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       164372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       164361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       164365                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       163333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       163409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       163476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       163587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       163526                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       163587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       163586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       163588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       163584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       163584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       163584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       163584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       163584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       163584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       163584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       163533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       163456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       163525                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       163432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       163419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       163400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       163398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       163400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       163370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       163201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       163200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       163200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       163255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       163329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       163322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       163277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       163332                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             55345180902                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           17539288144                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       147421179766                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10514.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28006.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4830566                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4712821                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       950732                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   706.426964                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   596.876094                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   314.289543                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        36019      3.79%      3.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        58592      6.16%      9.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        33938      3.57%     13.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        80332      8.45%     21.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       194776     20.49%     42.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        79517      8.36%     50.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        44662      4.70%     55.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        47982      5.05%     60.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       374914     39.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       950732                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336889088                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334734656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              666.164055                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              661.903884                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.91                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    739618274.304099                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1305705216.916757                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   7215229449.325984                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  6165430600.893050                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 43898845513.122787                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 127832923513.198380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 76815203191.381531                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  263972955759.066406                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.979787                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 232517805122                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  22733550000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 250463544378                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    742933507.680099                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1311563384.711957                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   7223112550.823611                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6172972502.925038                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 43898845513.122787                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 128425011605.190231                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 76406452021.274933                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  264180891085.655273                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.390959                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 231259592188                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  22733550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 251721757312                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     32144774                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32144774                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32144774                       # number of overall hits
system.cpu.icache.overall_hits::total        32144774                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          641                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            641                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          641                       # number of overall misses
system.cpu.icache.overall_misses::total           641                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48571500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48571500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48571500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48571500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32145415                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32145415                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32145415                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32145415                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75774.570983                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75774.570983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75774.570983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75774.570983                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          203                       # number of writebacks
system.cpu.icache.writebacks::total               203                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          641                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          641                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          641                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          641                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47930500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47930500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47930500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47930500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74774.570983                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74774.570983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74774.570983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74774.570983                       # average overall mshr miss latency
system.cpu.icache.replacements                    203                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32144774                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32144774                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          641                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           641                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48571500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48571500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32145415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32145415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75774.570983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75774.570983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          641                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          641                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47930500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47930500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74774.570983                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74774.570983                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           390.471449                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32145415                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               641                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          50148.853354                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   390.471449                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.762640                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.762640                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64291471                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64291471                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread22784.numOps               184218810                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75856947                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75856947                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75856982                       # number of overall hits
system.cpu.dcache.overall_hits::total        75856982                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10523813                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10523813                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10523849                       # number of overall misses
system.cpu.dcache.overall_misses::total      10523849                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 860535435499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 860535435499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 860535435499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 860535435499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380760                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380760                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380831                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380831                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121831                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121831                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121831                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81770.308490                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81770.308490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81770.028770                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81770.028770                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          311                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5262054                       # number of writebacks
system.cpu.dcache.writebacks::total           5262054                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260474                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260474                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260474                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260474                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263370                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263370                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 423815139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 423815139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 423817523000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 423817523000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060932                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80522.105644                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80522.105644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80522.084330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80522.084330                       # average overall mshr miss latency
system.cpu.dcache.replacements                5262345                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043819                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043819                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          323                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           323                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23816500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23816500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73735.294118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73735.294118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72503.311258                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72503.311258                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73813128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73813128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10523490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 860511618999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 860511618999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81770.555110                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81770.555110                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 423793243000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 423793243000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80522.565773                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80522.565773                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.507042                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.507042                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2384000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2384000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.436620                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.436620                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76903.225806                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76903.225806                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.716528                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120419                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263369                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.412261                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.716528                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          922                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         350786965                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        350786965                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 505714899500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                10658222                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649994                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1453                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650203                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648846                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987258                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2712                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              177                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            45070957                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086393                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169112                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 505714899500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
