// Seed: 815290621
module module_0 #(
    parameter id_1 = 32'd47,
    parameter id_4 = 32'd51
) (
    _id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire [id_1 : (  id_4  )] id_5, id_6;
  assign id_5 = 1;
  logic id_7;
  assign id_7 = (id_4);
  logic id_8;
  ;
  wire id_9;
  wire id_10, id_11, id_12;
  logic id_13;
  assign id_7 = 1;
  assign id_8 = id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd70,
    parameter id_4  = 32'd99,
    parameter id_7  = 32'd17,
    parameter id_8  = 32'd39,
    parameter id_9  = 32'd69
) (
    id_1,
    id_2,
    id_3[1'd0?id_10 : "" : id_9],
    _id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    _id_9,
    _id_10,
    id_11
);
  output wire id_11;
  inout wire _id_10;
  inout wire _id_9;
  inout wire _id_8;
  inout wire _id_7;
  inout wire id_6;
  inout wand id_5;
  input wire _id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  wire [id_4 : 1] id_12;
  assign id_10 = id_5;
  assign id_5  = -1;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_2,
      id_10
  );
  parameter id_13 = 1;
  assign id_9 = ~1;
  logic [7:0][id_8] id_14;
  ;
  wire [id_7 : 1] id_15;
  id_16(
      -1, 1, id_14
  );
endmodule
