// Seed: 4217473927
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    input  wand  id_2,
    output uwire id_3,
    input  wor   id_4
    , id_8,
    output wor   id_5,
    input  uwire id_6
);
  uwire id_9;
  logic id_10;
  assign module_1.id_8 = 0;
  assign id_9 = (1'h0);
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    output uwire id_2,
    input wor id_3,
    inout tri id_4,
    input tri id_5,
    output supply0 id_6,
    input uwire id_7,
    input uwire id_8
    , id_11,
    input tri id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_1,
      id_9,
      id_4,
      id_5
  );
endmodule
