# AREA REPORT

``` 
****************************************
Report : area
Design : vsdcaravel
Version: T-2022.03-SP5
Date   : Wed Dec 17 12:01:13 2025
****************************************

Library(s) Used:

    tsl18fs120_scl_ff (File: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db)
    tsl18cio250_min (File: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db)

Number of ports:                        14246
Number of nets:                         38531
Number of cells:                        31048
Number of combinational cells:          18422
Number of sequential cells:              6889
Number of macros/black boxes:              17
Number of buf/inv:                       3532
Number of references:                       2

Combinational area:             341951.960055
Buf/Inv area:                    28798.119889
Noncombinational area:          431036.399128
Macro/Black Box area:             1395.760063
Net Interconnect area:           32654.490674

Total cell area:                774384.119246
Total area:                     807038.609920

Information: This design contains black box (unknown) components. (RPT-8)
```