# DiplomovÃ¡ prÃ¡ce

## Pracuji na

- research ohlednÄ› FPGA (programovÃ¡nÃ­ v HLS (C/Matlab/Simlink) nevo HDL/Verilog [research.md](/research.md)
- rozfungovÃ¡nÃ­ serveru a spojenÃ­ se zybo
  - jakÃ½ bude workflow tvoÅ™enÃ­ programÅ¯ na FPGA s pouÅ¾itÃ­m serveru
  - jak se bude build exportovat, pÅ™enÃ¡Å¡e to lokÃ¡lnÃ­ virtuÃ¡lky a flashovat do sd karty - nÃ¡vod je na [github.com](https://github.com/Digilent/Petalinux-Zybo) jen na linux, vyzkouÅ¡et, jak moc safe je to na macOS
  - Å¡lo by vybuildit na serveru a pÅ™enÃ©st do macOS a flashnout SD kartu

## MÃ© dennÃ­ poznÃ¡mky âœï¸

ğŸ”— [13.10.2022](notes/20221013.md)

---

ğŸ”— [14.10.2022](notes/20221014.md)

---

ğŸ”— [29.10.2022](notes/20221029.md)

---

ğŸ”— [30.10.2022](notes/20221030.md) <-- vÃ½znamnÃ½ pokrok

---

ğŸ”— [01.11.2022](notes/20221101.md) <-- vÃ½znamnÃ½ pokrok

---

ğŸ”— [03.11.2022](notes/20221103.md) <-- spÃ­Å¡e pÅ™Ã­spÄ›vky do LaTeXu; ğŸ“„ [LaTeX dokument DP](/tex/dp.pdf)

---

ğŸ“„ [05.11.2022](/tex/dp.pdf) <-- psacÃ­ den

---

ğŸ“„ [06.11.2022](/tex/dp.pdf) <-- psacÃ­ den

---

ğŸ“„ [11.11.2022](/tex/dp.pdf) <-- pÅ™evÃ¡Å¾nÄ› psacÃ­ den

---

ğŸ‘¨ğŸ»â€ğŸ’» [15.11.2022](/notes/20221115.md) | [krnl_vadd.cpp](/code/simple_vadd/src/krnl_vadd.cpp) | [vadd.cpp](/code/simple_vadd/src/vadd.cpp) <-- example code reverse engineering and commenting

[OpenCL 1.0 refference pages](https://registry.khronos.org/OpenCL/sdk/1.0/docs/man/xhtml/) | [cplusplus.com](https://cplusplus.com/) | [en.cppreference.com](https://en.cppreference.com/w/) | [OpenCL C++ Wrapper API 1.1](https://kosobucki.pl/cl_doc/annotated.html) | [OpenCL man](https://github.com/OpenCL/man)

**Comment:**
_prostÄ› jsem hledal jakÃ© vÄ›ci co znamenajÃ­ v dokumentacÃ­ch na internetu a popisoval jsem si to do example kÃ³du, udÄ›lÃ¡m takto vÃ­ce example souborÅ¯ abych znal moÅ¾nosti, co jde a jak jde udÄ›lat_

---

ğŸ‘¨ğŸ»â€ğŸ’» [18.11.2022](/notes/20221118.md) <-- kÃ³dÃ­cÃ­ den + Å™eÅ¡enÃ­ debuggingu

---

## Progress

_Coming soon..._

ğŸŸ© ğŸŸ¨ ğŸŸ¨ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â—»ï¸ â—»ï¸ â—»ï¸ â–«ï¸ â–«ï¸ â–«ï¸

0. NÃ¡pad
1. Research
2. ZaÄal jsem pracovat na popsÃ¡nÃ­ FPGA, jejich blokÅ¯ a ÄÃ¡stÃ­, obecnÃ½ teoretickÃ½ zÃ¡klad nutnÃ½ k pochopenÃ­ FPGA, kterÃ© bude dÃ¡le programovÃ¡no

## Tech Stack

- PetaLinux - bÄ›Å¾Ã­cÃ­ na ARM vÃ½vojovÃ© desky Digilent
- Vitis - pro programovÃ¡nÃ­ kernelÅ¯ a host aplikacÃ­
- Vivado - pro design FPGA
- Linux - bÄ›Å¾Ã­cÃ­ na serveru, kde dochÃ¡zÃ­ k syntÃ©ze a tvorbÄ› aplikace
- VS Code - v nÄ›m momentÃ¡lnÄ› pÃ­Å¡i veÅ¡kerÃ© texty, poznÃ¡mky a LaTeX dokument
- Figma - pro vytvÃ¡Å™enÃ­ nÃ¡zornÃ½ch obrÃ¡zkÅ¯
- LaTeX - pro sÃ¡zenÃ­ textu prÃ¡ce
- AutoCAD - pro vytvÃ¡Å™enÃ­ schÃ©mat
