/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  reg [6:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire [15:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [41:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [21:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_5z[0] ? celloutsig_0_3z[3] : celloutsig_0_8z[1];
  assign celloutsig_1_8z = celloutsig_1_0z[3] ? in_data[165] : celloutsig_1_6z[2];
  assign celloutsig_1_19z = { in_data[122:120], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z } + { celloutsig_1_10z[14], celloutsig_1_17z };
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_1z, in_data[75] } + { celloutsig_0_0z[2:1], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_13z = { celloutsig_0_8z[3], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_1z, in_data[75] } + { celloutsig_0_10z[6:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, in_data[75], celloutsig_0_9z };
  assign celloutsig_1_6z = celloutsig_1_0z + celloutsig_1_3z[3:0];
  assign celloutsig_1_11z = celloutsig_1_10z[16:2] + in_data[145:131];
  assign celloutsig_1_12z = { celloutsig_1_3z[19:6], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z } + { celloutsig_1_7z[12:1], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_4z = in_data[17:12] / { 1'h1, celloutsig_0_3z[3:1], 1'h0, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_4z[4:3], celloutsig_0_4z } / { 1'h1, celloutsig_0_5z };
  assign celloutsig_1_18z = { celloutsig_1_15z[9:1], celloutsig_1_9z, celloutsig_1_4z } === celloutsig_1_10z[11:1];
  assign celloutsig_0_2z = celloutsig_0_0z && in_data[72:70];
  assign celloutsig_1_4z = celloutsig_1_1z[27:7] && { celloutsig_1_1z[37:19], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_1z[4:3], celloutsig_1_0z } && celloutsig_1_3z[19:14];
  assign celloutsig_1_9z = celloutsig_1_7z[9:7] && { celloutsig_1_7z[11:10], celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[42:40] % { 1'h1, in_data[47:46] };
  assign celloutsig_0_10z = { celloutsig_0_5z[4:1], celloutsig_0_9z, celloutsig_0_0z, in_data[75], celloutsig_0_2z } % { 1'h1, celloutsig_0_8z[4:2], celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[165:124] % { 1'h1, in_data[132:104], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_5z[3:2], celloutsig_0_1z, in_data[75], celloutsig_0_2z } !== celloutsig_0_4z[5:1];
  assign celloutsig_0_1z = & in_data[23:6];
  assign celloutsig_0_15z = | { celloutsig_0_8z[5:0], celloutsig_0_1z };
  assign celloutsig_1_2z = | { in_data[169:164], celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_8z[1] & celloutsig_0_1z;
  assign celloutsig_0_19z = | celloutsig_0_4z[4:2];
  assign celloutsig_1_17z = celloutsig_1_1z[33:29] >> { celloutsig_1_12z[16], celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_3z[19:2] >> celloutsig_1_3z[18:1];
  assign celloutsig_0_18z = celloutsig_0_16z[2:0] ~^ celloutsig_0_12z[3:1];
  assign celloutsig_1_15z = { celloutsig_1_7z, celloutsig_1_9z } ^ { celloutsig_1_0z[3], celloutsig_1_11z };
  assign celloutsig_1_0z = in_data[146:143] ^ in_data[109:106];
  assign celloutsig_1_7z = { in_data[122:113], celloutsig_1_4z, celloutsig_1_6z } ^ celloutsig_1_3z[18:4];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_5z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_5z = { in_data[60:57], celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 22'h000000;
    else if (clkin_data[32]) celloutsig_1_3z = { celloutsig_1_1z[37:17], celloutsig_1_2z };
  assign celloutsig_0_16z[0] = ~ celloutsig_0_15z;
  assign celloutsig_0_3z[3:1] = in_data[43:41] ^ { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign { celloutsig_0_16z[5:1], celloutsig_0_16z[6], celloutsig_0_16z[14:7] } = { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_11z, in_data[67:60] } ~^ { celloutsig_0_0z[0], in_data[75], celloutsig_0_3z[3:1], celloutsig_0_0z[1], celloutsig_0_13z[8:2], celloutsig_0_0z[2] };
  assign celloutsig_0_3z[0] = 1'h0;
  assign { out_data[128], out_data[101:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
