

================================================================
== Vivado HLS Report for 'load_unsigned_long_s'
================================================================
* Date:           Thu Oct 25 00:31:37 2018

* Version:        2018.2_AR71275_op (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        digitrec_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.920|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   11|  1810|   11|  1810|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    2|  1801|         3|          1|          1| 1 ~ 1800 |    yes   |
        +----------+-----+------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_dram_offset1_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %data_dram_offset1)"   --->   Operation 13 'read' 'data_dram_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_dram_offset_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %data_dram_offset)"   --->   Operation 14 'read' 'data_dram_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i15 %data_dram_offset1_read to i62"   --->   Operation 15 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_dram_offset_cast = zext i61 %data_dram_offset_read to i62"   --->   Operation 16 'zext' 'data_dram_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.10ns)   --->   "%sum2 = add i62 %data_dram_offset_cast, %tmp_23_cast"   --->   Operation 17 'add' 'sum2' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%num_elem_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %num_elem)"   --->   Operation 18 'read' 'num_elem_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sum2_cast = zext i62 %sum2 to i64"   --->   Operation 19 'zext' 'sum2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%data_dram_addr = getelementptr i64* %data_dram, i64 %sum2_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 20 'getelementptr' 'data_dram_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_23 = zext i11 %num_elem_read to i32"   --->   Operation 21 'zext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [7/7] (2.92ns)   --->   "%data_dram_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_dram_addr, i32 %tmp_23)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 22 'readreq' 'data_dram_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 23 [6/7] (2.92ns)   --->   "%data_dram_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_dram_addr, i32 %tmp_23)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 23 'readreq' 'data_dram_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 24 [5/7] (2.92ns)   --->   "%data_dram_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_dram_addr, i32 %tmp_23)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 24 'readreq' 'data_dram_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 25 [4/7] (2.92ns)   --->   "%data_dram_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_dram_addr, i32 %tmp_23)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 25 'readreq' 'data_dram_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 26 [3/7] (2.92ns)   --->   "%data_dram_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_dram_addr, i32 %tmp_23)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 26 'readreq' 'data_dram_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 27 [2/7] (2.92ns)   --->   "%data_dram_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_dram_addr, i32 %tmp_23)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 27 'readreq' 'data_dram_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data_dram, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/7] (2.92ns)   --->   "%data_dram_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_dram_addr, i32 %tmp_23)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 29 'readreq' 'data_dram_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 30 [1/1] (0.60ns)   --->   "br label %1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:22]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.73>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%i = phi i11 [ 0, %0 ], [ %i_1, %3 ]"   --->   Operation 31 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1800, i64 0)"   --->   Operation 32 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.61ns)   --->   "%exitcond = icmp eq i11 %i, %num_elem_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:22]   --->   Operation 33 'icmp' 'exitcond' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 34 [1/1] (0.73ns)   --->   "%i_1 = add i11 %i, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:22]   --->   Operation 34 'add' 'i_1' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:22]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = trunc i11 %i to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:22]   --->   Operation 36 'trunc' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%newIndex = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %i, i32 3, i32 10)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:22]   --->   Operation 37 'partselect' 'newIndex' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.63ns)   --->   "switch i3 %tmp, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 38 'switch' <Predicate = (!exitcond)> <Delay = 0.63>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 39 [1/1] (2.92ns)   --->   "%data_dram_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %data_dram_addr)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 39 'read' 'data_dram_addr_read' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "br label %3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 40 'br' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "br label %3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 41 'br' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "br label %3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 42 'br' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "br label %3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 43 'br' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "br label %3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 44 'br' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "br label %3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 45 'br' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "br label %3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 46 'br' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "br label %3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 47 'br' <Predicate = (tmp == 7)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:22]   --->   Operation 48 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:23]   --->   Operation 49 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%newIndex8 = zext i8 %newIndex to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:22]   --->   Operation 50 'zext' 'newIndex8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%data_local_0_addr = getelementptr [225 x i64]* %data_local_0, i64 0, i64 %newIndex8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 51 'getelementptr' 'data_local_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%data_local_1_addr = getelementptr [225 x i64]* %data_local_1, i64 0, i64 %newIndex8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 52 'getelementptr' 'data_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%data_local_2_addr = getelementptr [225 x i64]* %data_local_2, i64 0, i64 %newIndex8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 53 'getelementptr' 'data_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%data_local_3_addr = getelementptr [225 x i64]* %data_local_3, i64 0, i64 %newIndex8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 54 'getelementptr' 'data_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%data_local_4_addr = getelementptr [225 x i64]* %data_local_4, i64 0, i64 %newIndex8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 55 'getelementptr' 'data_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%data_local_5_addr = getelementptr [225 x i64]* %data_local_5, i64 0, i64 %newIndex8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 56 'getelementptr' 'data_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%data_local_6_addr = getelementptr [225 x i64]* %data_local_6, i64 0, i64 %newIndex8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 57 'getelementptr' 'data_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%data_local_7_addr = getelementptr [225 x i64]* %data_local_7, i64 0, i64 %newIndex8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 58 'getelementptr' 'data_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (1.15ns)   --->   "store i64 %data_dram_addr_read, i64* %data_local_6_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 59 'store' <Predicate = (tmp == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_11 : Operation 60 [1/1] (1.15ns)   --->   "store i64 %data_dram_addr_read, i64* %data_local_5_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 60 'store' <Predicate = (tmp == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_11 : Operation 61 [1/1] (1.15ns)   --->   "store i64 %data_dram_addr_read, i64* %data_local_4_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 61 'store' <Predicate = (tmp == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_11 : Operation 62 [1/1] (1.15ns)   --->   "store i64 %data_dram_addr_read, i64* %data_local_3_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 62 'store' <Predicate = (tmp == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_11 : Operation 63 [1/1] (1.15ns)   --->   "store i64 %data_dram_addr_read, i64* %data_local_2_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 63 'store' <Predicate = (tmp == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_11 : Operation 64 [1/1] (1.15ns)   --->   "store i64 %data_dram_addr_read, i64* %data_local_1_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 64 'store' <Predicate = (tmp == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_11 : Operation 65 [1/1] (1.15ns)   --->   "store i64 %data_dram_addr_read, i64* %data_local_0_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 65 'store' <Predicate = (tmp == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_11 : Operation 66 [1/1] (1.15ns)   --->   "store i64 %data_dram_addr_read, i64* %data_local_7_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24]   --->   Operation 66 'store' <Predicate = (tmp == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp_s)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:25]   --->   Operation 67 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "br label %1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:22]   --->   Operation 68 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:26]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_dram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data_dram_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_dram_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_local_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_local_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_local_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_local_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_local_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_local_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_local_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_local_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ num_elem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_dram_offset1_read (read             ) [ 0000000000000]
data_dram_offset_read  (read             ) [ 0000000000000]
tmp_23_cast            (zext             ) [ 0000000000000]
data_dram_offset_cast  (zext             ) [ 0000000000000]
sum2                   (add              ) [ 0010000000000]
num_elem_read          (read             ) [ 0001111111110]
sum2_cast              (zext             ) [ 0000000000000]
data_dram_addr         (getelementptr    ) [ 0001111111110]
tmp_23                 (zext             ) [ 0001111110000]
StgValue_28            (specinterface    ) [ 0000000000000]
data_dram_addr_rd_req  (readreq          ) [ 0000000000000]
StgValue_30            (br               ) [ 0000000011110]
i                      (phi              ) [ 0000000001000]
StgValue_32            (speclooptripcount) [ 0000000000000]
exitcond               (icmp             ) [ 0000000001110]
i_1                    (add              ) [ 0000000011110]
StgValue_35            (br               ) [ 0000000000000]
tmp                    (trunc            ) [ 0000000001110]
newIndex               (partselect       ) [ 0000000001110]
StgValue_38            (switch           ) [ 0000000000000]
data_dram_addr_read    (read             ) [ 0000000001010]
StgValue_40            (br               ) [ 0000000000000]
StgValue_41            (br               ) [ 0000000000000]
StgValue_42            (br               ) [ 0000000000000]
StgValue_43            (br               ) [ 0000000000000]
StgValue_44            (br               ) [ 0000000000000]
StgValue_45            (br               ) [ 0000000000000]
StgValue_46            (br               ) [ 0000000000000]
StgValue_47            (br               ) [ 0000000000000]
tmp_s                  (specregionbegin  ) [ 0000000000000]
StgValue_49            (specpipeline     ) [ 0000000000000]
newIndex8              (zext             ) [ 0000000000000]
data_local_0_addr      (getelementptr    ) [ 0000000000000]
data_local_1_addr      (getelementptr    ) [ 0000000000000]
data_local_2_addr      (getelementptr    ) [ 0000000000000]
data_local_3_addr      (getelementptr    ) [ 0000000000000]
data_local_4_addr      (getelementptr    ) [ 0000000000000]
data_local_5_addr      (getelementptr    ) [ 0000000000000]
data_local_6_addr      (getelementptr    ) [ 0000000000000]
data_local_7_addr      (getelementptr    ) [ 0000000000000]
StgValue_59            (store            ) [ 0000000000000]
StgValue_60            (store            ) [ 0000000000000]
StgValue_61            (store            ) [ 0000000000000]
StgValue_62            (store            ) [ 0000000000000]
StgValue_63            (store            ) [ 0000000000000]
StgValue_64            (store            ) [ 0000000000000]
StgValue_65            (store            ) [ 0000000000000]
StgValue_66            (store            ) [ 0000000000000]
empty                  (specregionend    ) [ 0000000000000]
StgValue_68            (br               ) [ 0000000011110]
StgValue_69            (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_dram">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_dram"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_dram_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_dram_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_dram_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_dram_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_local_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_local_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_local_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_local_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_local_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_local_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_local_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_local_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_local_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_local_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_local_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_local_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_local_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_local_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_local_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_local_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="num_elem">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_elem"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="data_dram_offset1_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="15" slack="0"/>
<pin id="94" dir="0" index="1" bw="15" slack="0"/>
<pin id="95" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_dram_offset1_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="data_dram_offset_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="61" slack="0"/>
<pin id="100" dir="0" index="1" bw="61" slack="0"/>
<pin id="101" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_dram_offset_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="num_elem_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_elem_read/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_readreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data_dram_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_dram_addr_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="8"/>
<pin id="119" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_dram_addr_read/10 "/>
</bind>
</comp>

<comp id="121" class="1004" name="data_local_0_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_local_0_addr/11 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_local_1_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_local_1_addr/11 "/>
</bind>
</comp>

<comp id="135" class="1004" name="data_local_2_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_local_2_addr/11 "/>
</bind>
</comp>

<comp id="142" class="1004" name="data_local_3_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_local_3_addr/11 "/>
</bind>
</comp>

<comp id="149" class="1004" name="data_local_4_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_local_4_addr/11 "/>
</bind>
</comp>

<comp id="156" class="1004" name="data_local_5_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_local_5_addr/11 "/>
</bind>
</comp>

<comp id="163" class="1004" name="data_local_6_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_local_6_addr/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="data_local_7_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_local_7_addr/11 "/>
</bind>
</comp>

<comp id="177" class="1004" name="StgValue_59_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="1"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/11 "/>
</bind>
</comp>

<comp id="183" class="1004" name="StgValue_60_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="1"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/11 "/>
</bind>
</comp>

<comp id="189" class="1004" name="StgValue_61_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="1"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/11 "/>
</bind>
</comp>

<comp id="195" class="1004" name="StgValue_62_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="1"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/11 "/>
</bind>
</comp>

<comp id="201" class="1004" name="StgValue_63_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="1"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="StgValue_64_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="1"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/11 "/>
</bind>
</comp>

<comp id="213" class="1004" name="StgValue_65_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="1"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="StgValue_66_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="1"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/11 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="1"/>
<pin id="227" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="11" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_23_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="15" slack="0"/>
<pin id="238" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="data_dram_offset_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="61" slack="0"/>
<pin id="242" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="data_dram_offset_cast/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sum2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="61" slack="0"/>
<pin id="246" dir="0" index="1" bw="15" slack="0"/>
<pin id="247" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sum2_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="62" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="data_dram_addr_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="62" slack="0"/>
<pin id="256" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_dram_addr/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_23_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="exitcond_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="0" index="1" bw="11" slack="7"/>
<pin id="268" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="newIndex_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="11" slack="0"/>
<pin id="283" dir="0" index="2" bw="3" slack="0"/>
<pin id="284" dir="0" index="3" bw="5" slack="0"/>
<pin id="285" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex/9 "/>
</bind>
</comp>

<comp id="290" class="1004" name="newIndex8_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="2"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex8/11 "/>
</bind>
</comp>

<comp id="301" class="1005" name="sum2_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="62" slack="1"/>
<pin id="303" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sum2 "/>
</bind>
</comp>

<comp id="306" class="1005" name="num_elem_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="7"/>
<pin id="308" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="num_elem_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="data_dram_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_dram_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_23_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="322" class="1005" name="exitcond_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="2"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="0"/>
<pin id="328" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="1"/>
<pin id="333" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="335" class="1005" name="newIndex_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="2"/>
<pin id="337" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="newIndex "/>
</bind>
</comp>

<comp id="340" class="1005" name="data_dram_addr_read_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_dram_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="78" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="54" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="163" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="156" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="149" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="142" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="135" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="128" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="121" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="170" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="92" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="98" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="236" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="263"><net_src comp="104" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="269"><net_src comp="229" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="229" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="229" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="58" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="229" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="304"><net_src comp="244" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="309"><net_src comp="104" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="314"><net_src comp="253" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="320"><net_src comp="260" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="325"><net_src comp="265" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="270" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="334"><net_src comp="276" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="280" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="343"><net_src comp="116" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="351"><net_src comp="340" pin="1"/><net_sink comp="219" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_local_0 | {11 }
	Port: data_local_1 | {11 }
	Port: data_local_2 | {11 }
	Port: data_local_3 | {11 }
	Port: data_local_4 | {11 }
	Port: data_local_5 | {11 }
	Port: data_local_6 | {11 }
	Port: data_local_7 | {11 }
 - Input state : 
	Port: load<unsigned long> : data_dram | {2 3 4 5 6 7 8 10 }
	Port: load<unsigned long> : data_dram_offset | {1 }
	Port: load<unsigned long> : data_dram_offset1 | {1 }
	Port: load<unsigned long> : num_elem | {2 }
  - Chain level:
	State 1
		sum2 : 1
	State 2
		data_dram_addr : 1
		data_dram_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond : 1
		i_1 : 1
		StgValue_35 : 2
		tmp : 1
		newIndex : 1
		StgValue_38 : 2
	State 10
	State 11
		data_local_0_addr : 1
		data_local_1_addr : 1
		data_local_2_addr : 1
		data_local_3_addr : 1
		data_local_4_addr : 1
		data_local_5_addr : 1
		data_local_6_addr : 1
		data_local_7_addr : 1
		StgValue_59 : 2
		StgValue_60 : 2
		StgValue_61 : 2
		StgValue_62 : 2
		StgValue_63 : 2
		StgValue_64 : 2
		StgValue_65 : 2
		StgValue_66 : 2
		empty : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    add   |            sum2_fu_244            |    0    |    68   |
|          |             i_1_fu_270            |    0    |    18   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          exitcond_fu_265          |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|          | data_dram_offset1_read_read_fu_92 |    0    |    0    |
|   read   |  data_dram_offset_read_read_fu_98 |    0    |    0    |
|          |     num_elem_read_read_fu_104     |    0    |    0    |
|          |  data_dram_addr_read_read_fu_116  |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|  readreq |         grp_readreq_fu_110        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         tmp_23_cast_fu_236        |    0    |    0    |
|          |    data_dram_offset_cast_fu_240   |    0    |    0    |
|   zext   |          sum2_cast_fu_250         |    0    |    0    |
|          |           tmp_23_fu_260           |    0    |    0    |
|          |          newIndex8_fu_290         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |             tmp_fu_276            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|          newIndex_fu_280          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    99   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|data_dram_addr_read_reg_340|   64   |
|   data_dram_addr_reg_311  |   64   |
|      exitcond_reg_322     |    1   |
|        i_1_reg_326        |   11   |
|         i_reg_225         |   11   |
|      newIndex_reg_335     |    8   |
|   num_elem_read_reg_306   |   11   |
|        sum2_reg_301       |   62   |
|       tmp_23_reg_317      |   32   |
|        tmp_reg_331        |    3   |
+---------------------------+--------+
|           Total           |   267  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_110 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_110 |  p2  |   2  |  11  |   22   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   150  ||  1.206  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   99   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   267  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   267  |   117  |
+-----------+--------+--------+--------+
