
;; Function virtual leveldb::Status leveldb::EnvWrapper::DeleteFile(const string&) (_ZN7leveldb10EnvWrapper10DeleteFileERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, funcdef_no=2138, decl_uid=44255, cgraph_uid=762, symbol_order=774)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 29 count 22 (    1)


virtual leveldb::Status leveldb::EnvWrapper::DeleteFile(const string&)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={12d,2u} r1={20d,10u} r2={11d} r4={20d,10u} r5={20d,10u} r6={1d,21u} r7={1d,31u} r8={10d} r9={10d} r10={10d} r11={10d} r12={10d} r13={10d} r14={10d} r15={10d} r16={1d,20u} r17={20d,9u} r18={10d} r19={10d} r20={1d,23u} r21={11d} r22={11d} r23={11d} r24={11d} r25={11d} r26={11d} r27={11d} r28={11d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={11d} r38={11d} r39={10d} r40={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r87={1d,3u} r89={1d,3u} r91={1d,3u} r93={1d,3u} r95={1d,3u} r97={1d,3u} r99={1d,3u} r101={1d,3u} r103={1d,3u} r105={1d,3u} r107={1d,3u} r109={1d,3u} r111={1d,3u} r113={1d,3u} r115={1d,3u} r117={1d,2u} r119={1d,2u} r122={1d,10u} r123={1d,1u} r124={1d,9u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r132={1d,1u} r135={1d,1u} r138={1d,1u} r141={1d,1u} r144={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,1u} 
;;    total ref usage 1024{808d,216u,0e} in 89{79 regular + 10 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776
;;  reg->defs[] map:	0[0,11] 1[12,31] 2[32,42] 4[43,62] 5[63,82] 6[83,83] 7[84,84] 8[85,94] 9[95,104] 10[105,114] 11[115,124] 12[125,134] 13[135,144] 14[145,154] 15[155,164] 16[165,165] 17[166,185] 18[186,195] 19[196,205] 20[206,206] 21[207,217] 22[218,228] 23[229,239] 24[240,250] 25[251,261] 26[262,272] 27[273,283] 28[284,294] 29[295,304] 30[305,314] 31[315,324] 32[325,334] 33[335,344] 34[345,354] 35[355,364] 36[365,374] 37[375,385] 38[386,396] 39[397,406] 40[407,416] 45[417,426] 46[427,436] 47[437,446] 48[447,456] 49[457,466] 50[467,476] 51[477,486] 52[487,496] 53[497,506] 54[507,516] 55[517,526] 56[527,536] 57[537,546] 58[547,556] 59[557,566] 60[567,576] 61[577,586] 62[587,596] 63[597,606] 64[607,616] 65[617,626] 66[627,636] 67[637,646] 68[647,656] 69[657,666] 70[667,676] 71[677,686] 72[687,696] 73[697,706] 74[707,716] 75[717,726] 76[727,736] 77[737,746] 78[747,756] 79[757,766] 80[767,776] 87[777,777] 89[778,778] 91[779,779] 93[780,780] 95[781,781] 97[782,782] 99[783,783] 101[784,784] 103[785,785] 105[786,786] 107[787,787] 109[788,788] 111[789,789] 113[790,790] 115[791,791] 117[792,792] 119[793,793] 122[794,794] 123[795,795] 124[796,796] 126[797,797] 128[798,798] 129[799,799] 132[800,800] 135[801,801] 138[802,802] 141[803,803] 144[804,804] 147[805,805] 150[806,806] 151[807,807] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d11(0){ }d31(1){ }d42(2){ }d62(4){ }d82(5){ }d83(6){ }d84(7){ }d165(16){ }d206(20){ }d217(21){ }d228(22){ }d239(23){ }d250(24){ }d261(25){ }d272(26){ }d283(27){ }d294(28){ }d385(37){ }d396(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[11],1[31],2[42],4[62],5[82],6[83],7[84],16[165],20[206],21[217],22[228],23[239],24[250],25[261],26[272],27[283],28[294],37[385],38[396]
;; rd  kill	(197) 0[0,1,2,3,4,5,6,7,8,9,10,11],1[12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],2[32,33,34,35,36,37,38,39,40,41,42],4[43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62],5[63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82],6[83],7[84],16[165],20[206],21[207,208,209,210,211,212,213,214,215,216,217],22[218,219,220,221,222,223,224,225,226,227,228],23[229,230,231,232,233,234,235,236,237,238,239],24[240,241,242,243,244,245,246,247,248,249,250],25[251,252,253,254,255,256,257,258,259,260,261],26[262,263,264,265,266,267,268,269,270,271,272],27[273,274,275,276,277,278,279,280,281,282,283],28[284,285,286,287,288,289,290,291,292,293,294],37[375,376,377,378,379,380,381,382,383,384,385],38[386,387,388,389,390,391,392,393,394,395,396]
;;  UD chains for artificial uses at top
;; lr  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(7) 1[31],4[62],5[82],6[83],7[84],16[165],20[206]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 18 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d83(bb 0 insn -1) }u1(7){ d84(bb 0 insn -1) }u2(16){ d165(bb 0 insn -1) }u3(20){ d206(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 89 122 123 124 126 128
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87 89 122 123 124 126 128
;; live  kill	 17 [flags]
;; rd  in  	(7) 1[31],4[62],5[82],6[83],7[84],16[165],20[206]
;; rd  gen 	(8) 17[173],87[777],89[778],122[794],123[795],124[796],126[797],128[798]
;; rd  kill	(27) 17[166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185],87[777],89[778],122[794],123[795],124[796],126[797],128[798]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124
;; rd  out 	(8) 6[83],7[84],16[165],20[206],87[777],89[778],122[794],124[796]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 2 )->[3]->( 4 17 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(6){ d83(bb 0 insn -1) }u15(7){ d84(bb 0 insn -1) }u16(16){ d165(bb 0 insn -1) }u17(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  def 	 17 [flags] 91 93 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124
;; live  gen 	 17 [flags] 91 93 129
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],87[777],89[778],122[794],124[796]
;; rd  gen 	(4) 17[172],91[779],93[780],129[799]
;; rd  kill	(23) 17[166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185],91[779],93[780],129[799]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124
;; rd  out 	(8) 6[83],7[84],16[165],20[206],91[779],93[780],122[794],124[796]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 3 )->[4]->( 5 16 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ d83(bb 0 insn -1) }u25(7){ d84(bb 0 insn -1) }u26(16){ d165(bb 0 insn -1) }u27(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93
;; lr  def 	 17 [flags] 95 97 132
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124
;; live  gen 	 17 [flags] 95 97 132
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],91[779],93[780],122[794],124[796]
;; rd  gen 	(4) 17[171],95[781],97[782],132[800]
;; rd  kill	(23) 17[166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185],95[781],97[782],132[800]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124
;; rd  out 	(8) 6[83],7[84],16[165],20[206],95[781],97[782],122[794],124[796]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 4 )->[5]->( 6 15 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(6){ d83(bb 0 insn -1) }u35(7){ d84(bb 0 insn -1) }u36(16){ d165(bb 0 insn -1) }u37(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97
;; lr  def 	 17 [flags] 99 101 135
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124
;; live  gen 	 17 [flags] 99 101 135
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],95[781],97[782],122[794],124[796]
;; rd  gen 	(4) 17[170],99[783],101[784],135[801]
;; rd  kill	(23) 17[166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185],99[783],101[784],135[801]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124
;; rd  out 	(8) 6[83],7[84],16[165],20[206],99[783],101[784],122[794],124[796]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 5 )->[6]->( 7 14 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u44(6){ d83(bb 0 insn -1) }u45(7){ d84(bb 0 insn -1) }u46(16){ d165(bb 0 insn -1) }u47(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101
;; lr  def 	 17 [flags] 103 105 138
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124
;; live  gen 	 17 [flags] 103 105 138
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],99[783],101[784],122[794],124[796]
;; rd  gen 	(4) 17[169],103[785],105[786],138[802]
;; rd  kill	(23) 17[166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185],103[785],105[786],138[802]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124
;; rd  out 	(8) 6[83],7[84],16[165],20[206],103[785],105[786],122[794],124[796]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 6 )->[7]->( 8 13 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(6){ d83(bb 0 insn -1) }u55(7){ d84(bb 0 insn -1) }u56(16){ d165(bb 0 insn -1) }u57(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105
;; lr  def 	 17 [flags] 107 109 141
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124
;; live  gen 	 17 [flags] 107 109 141
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],103[785],105[786],122[794],124[796]
;; rd  gen 	(4) 17[168],107[787],109[788],141[803]
;; rd  kill	(23) 17[166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185],107[787],109[788],141[803]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124
;; rd  out 	(8) 6[83],7[84],16[165],20[206],107[787],109[788],122[794],124[796]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 7 )->[8]->( 9 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u64(6){ d83(bb 0 insn -1) }u65(7){ d84(bb 0 insn -1) }u66(16){ d165(bb 0 insn -1) }u67(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109
;; lr  def 	 17 [flags] 111 113 144
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124
;; live  gen 	 17 [flags] 111 113 144
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],107[787],109[788],122[794],124[796]
;; rd  gen 	(4) 17[167],111[789],113[790],144[804]
;; rd  kill	(23) 17[166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185],111[789],113[790],144[804]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124
;; rd  out 	(8) 6[83],7[84],16[165],20[206],111[789],113[790],122[794],124[796]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u74(6){ d83(bb 0 insn -1) }u75(7){ d84(bb 0 insn -1) }u76(16){ d165(bb 0 insn -1) }u77(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113
;; lr  def 	 17 [flags] 115 117 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124
;; live  gen 	 17 [flags] 115 117 147
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],111[789],113[790],122[794],124[796]
;; rd  gen 	(4) 17[166],115[791],117[792],147[805]
;; rd  kill	(23) 17[166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185],115[791],117[792],147[805]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124
;; rd  out 	(8) 6[83],7[84],16[165],20[206],115[791],117[792],122[794],124[796]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 9 )->[10]->( 19 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u84(6){ d83(bb 0 insn -1) }u85(7){ d84(bb 0 insn -1) }u86(16){ d165(bb 0 insn -1) }u87(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 119 150 151
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di] 119 150 151
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],115[791],117[792],122[794],124[796]
;; rd  gen 	(3) 119[793],150[806],151[807]
;; rd  kill	(3) 119[793],150[806],151[807]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[83],7[84],16[165],20[206],122[794]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 9 )->[11]->( 19 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u99(6){ d83(bb 0 insn -1) }u100(7){ d84(bb 0 insn -1) }u101(16){ d165(bb 0 insn -1) }u102(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],115[791],117[792],122[794],124[796]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[83],7[84],16[165],20[206],122[794]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 8 )->[12]->( 19 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u111(6){ d83(bb 0 insn -1) }u112(7){ d84(bb 0 insn -1) }u113(16){ d165(bb 0 insn -1) }u114(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],111[789],113[790],122[794],124[796]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[83],7[84],16[165],20[206],122[794]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 7 )->[13]->( 19 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u123(6){ d83(bb 0 insn -1) }u124(7){ d84(bb 0 insn -1) }u125(16){ d165(bb 0 insn -1) }u126(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],107[787],109[788],122[794],124[796]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[83],7[84],16[165],20[206],122[794]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 6 )->[14]->( 19 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u135(6){ d83(bb 0 insn -1) }u136(7){ d84(bb 0 insn -1) }u137(16){ d165(bb 0 insn -1) }u138(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],103[785],105[786],122[794],124[796]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[83],7[84],16[165],20[206],122[794]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 5 )->[15]->( 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u147(6){ d83(bb 0 insn -1) }u148(7){ d84(bb 0 insn -1) }u149(16){ d165(bb 0 insn -1) }u150(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],99[783],101[784],122[794],124[796]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[83],7[84],16[165],20[206],122[794]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 4 )->[16]->( 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u159(6){ d83(bb 0 insn -1) }u160(7){ d84(bb 0 insn -1) }u161(16){ d165(bb 0 insn -1) }u162(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],95[781],97[782],122[794],124[796]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[83],7[84],16[165],20[206],122[794]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 3 )->[17]->( 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u171(6){ d83(bb 0 insn -1) }u172(7){ d84(bb 0 insn -1) }u173(16){ d165(bb 0 insn -1) }u174(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],91[779],93[780],122[794],124[796]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[83],7[84],16[165],20[206],122[794]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 2 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u183(6){ d83(bb 0 insn -1) }u184(7){ d84(bb 0 insn -1) }u185(16){ d165(bb 0 insn -1) }u186(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(8) 6[83],7[84],16[165],20[206],87[777],89[778],122[794],124[796]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[83],7[84],16[165],20[206],122[794]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 18 10 11 12 13 14 15 16 17 )->[19]->( 21 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u195(6){ d83(bb 0 insn -1) }u196(7){ d84(bb 0 insn -1) }u197(16){ d165(bb 0 insn -1) }u198(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
;; rd  in  	(5) 6[83],7[84],16[165],20[206],122[794]
;; rd  gen 	(2) 0[1],17[175]
;; rd  kill	(32) 0[0,1,2,3,4,5,6,7,8,9,10,11],17[166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[1],6[83],7[84],16[165],20[206]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 19 )->[20]->( )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u202(6){ d83(bb 0 insn -1) }u203(7){ d84(bb 0 insn -1) }u204(16){ d165(bb 0 insn -1) }u205(20){ d206(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[1],6[83],7[84],16[165],20[206]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[84],16[165],20[206]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 19 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u207(6){ d83(bb 0 insn -1) }u208(7){ d84(bb 0 insn -1) }u209(16){ d165(bb 0 insn -1) }u210(20){ d206(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[1],6[83],7[84],16[165],20[206]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[1],6[83],7[84],16[165],20[206]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 16 { d165(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u212(0){ d1(bb 19 insn 151) }u213(6){ d83(bb 0 insn -1) }u214(7){ d84(bb 0 insn -1) }u215(20){ d206(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[1],6[83],7[84],16[165],20[206]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d1(bb 19 insn 151) }
;;   reg 6 { d83(bb 0 insn -1) }
;;   reg 7 { d84(bb 0 insn -1) }
;;   reg 20 { d206(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 7 to worklist
  Adding insn 24 to worklist
  Adding insn 32 to worklist
  Adding insn 40 to worklist
  Adding insn 48 to worklist
  Adding insn 56 to worklist
  Adding insn 64 to worklist
  Adding insn 72 to worklist
  Adding insn 80 to worklist
  Adding insn 88 to worklist
  Adding insn 96 to worklist
  Adding insn 104 to worklist
  Adding insn 112 to worklist
  Adding insn 120 to worklist
  Adding insn 128 to worklist
  Adding insn 136 to worklist
  Adding insn 144 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 155 to worklist
  Adding insn 158 to worklist
Finished finding needed instructions:
  Adding insn 151 to worklist
Processing use of (reg 122 [ <retval> ]) in insn 151:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 0 ax) in insn 158:
Processing use of (reg 7 sp) in insn 155:
Processing use of (reg 20 frame) in insn 153:
Processing use of (reg 17 flags) in insn 154:
Processing use of (reg 7 sp) in insn 144:
Processing use of (reg 1 dx) in insn 144:
  Adding insn 141 to worklist
Processing use of (reg 4 si) in insn 144:
  Adding insn 142 to worklist
Processing use of (reg 5 di) in insn 144:
  Adding insn 143 to worklist
Processing use of (reg 89 [ D.51290 ]) in insn 144:
  Adding insn 12 to worklist
Processing use of (reg 126 [ _3->_vptr.Env ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 87 [ D.51288 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 123 [ this ]) in insn 10:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 122 [ <retval> ]) in insn 143:
Processing use of (reg 87 [ D.51288 ]) in insn 142:
Processing use of (reg 124 [ f ]) in insn 141:
  Adding insn 4 to worklist
Processing use of (reg 1 dx) in insn 4:
Processing use of (reg 7 sp) in insn 136:
Processing use of (reg 1 dx) in insn 136:
  Adding insn 133 to worklist
Processing use of (reg 4 si) in insn 136:
  Adding insn 134 to worklist
Processing use of (reg 5 di) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 93 [ D.51290 ]) in insn 136:
  Adding insn 20 to worklist
Processing use of (reg 129 [ _11->_vptr.Env ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 91 [ D.51288 ]) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 87 [ D.51288 ]) in insn 18:
Processing use of (reg 122 [ <retval> ]) in insn 135:
Processing use of (reg 91 [ D.51288 ]) in insn 134:
Processing use of (reg 124 [ f ]) in insn 133:
Processing use of (reg 7 sp) in insn 128:
Processing use of (reg 1 dx) in insn 128:
  Adding insn 125 to worklist
Processing use of (reg 4 si) in insn 128:
  Adding insn 126 to worklist
Processing use of (reg 5 di) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 97 [ D.51290 ]) in insn 128:
  Adding insn 28 to worklist
Processing use of (reg 132 [ _16->_vptr.Env ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 95 [ D.51288 ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 91 [ D.51288 ]) in insn 26:
Processing use of (reg 122 [ <retval> ]) in insn 127:
Processing use of (reg 95 [ D.51288 ]) in insn 126:
Processing use of (reg 124 [ f ]) in insn 125:
Processing use of (reg 7 sp) in insn 120:
Processing use of (reg 1 dx) in insn 120:
  Adding insn 117 to worklist
Processing use of (reg 4 si) in insn 120:
  Adding insn 118 to worklist
Processing use of (reg 5 di) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 101 [ D.51290 ]) in insn 120:
  Adding insn 36 to worklist
Processing use of (reg 135 [ _21->_vptr.Env ]) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 99 [ D.51288 ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 95 [ D.51288 ]) in insn 34:
Processing use of (reg 122 [ <retval> ]) in insn 119:
Processing use of (reg 99 [ D.51288 ]) in insn 118:
Processing use of (reg 124 [ f ]) in insn 117:
Processing use of (reg 7 sp) in insn 112:
Processing use of (reg 1 dx) in insn 112:
  Adding insn 109 to worklist
Processing use of (reg 4 si) in insn 112:
  Adding insn 110 to worklist
Processing use of (reg 5 di) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 105 [ D.51290 ]) in insn 112:
  Adding insn 44 to worklist
Processing use of (reg 138 [ _26->_vptr.Env ]) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 103 [ D.51288 ]) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 99 [ D.51288 ]) in insn 42:
Processing use of (reg 122 [ <retval> ]) in insn 111:
Processing use of (reg 103 [ D.51288 ]) in insn 110:
Processing use of (reg 124 [ f ]) in insn 109:
Processing use of (reg 7 sp) in insn 104:
Processing use of (reg 1 dx) in insn 104:
  Adding insn 101 to worklist
Processing use of (reg 4 si) in insn 104:
  Adding insn 102 to worklist
Processing use of (reg 5 di) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 109 [ D.51290 ]) in insn 104:
  Adding insn 52 to worklist
Processing use of (reg 141 [ _31->_vptr.Env ]) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 107 [ D.51288 ]) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 103 [ D.51288 ]) in insn 50:
Processing use of (reg 122 [ <retval> ]) in insn 103:
Processing use of (reg 107 [ D.51288 ]) in insn 102:
Processing use of (reg 124 [ f ]) in insn 101:
Processing use of (reg 7 sp) in insn 96:
Processing use of (reg 1 dx) in insn 96:
  Adding insn 93 to worklist
Processing use of (reg 4 si) in insn 96:
  Adding insn 94 to worklist
Processing use of (reg 5 di) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 113 [ D.51290 ]) in insn 96:
  Adding insn 60 to worklist
Processing use of (reg 144 [ _36->_vptr.Env ]) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 111 [ D.51288 ]) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 107 [ D.51288 ]) in insn 58:
Processing use of (reg 122 [ <retval> ]) in insn 95:
Processing use of (reg 111 [ D.51288 ]) in insn 94:
Processing use of (reg 124 [ f ]) in insn 93:
Processing use of (reg 7 sp) in insn 88:
Processing use of (reg 1 dx) in insn 88:
  Adding insn 85 to worklist
Processing use of (reg 4 si) in insn 88:
  Adding insn 86 to worklist
Processing use of (reg 5 di) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 117 [ D.51290 ]) in insn 88:
  Adding insn 68 to worklist
Processing use of (reg 147 [ _41->_vptr.Env ]) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 115 [ D.51288 ]) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 111 [ D.51288 ]) in insn 66:
Processing use of (reg 122 [ <retval> ]) in insn 87:
Processing use of (reg 115 [ D.51288 ]) in insn 86:
Processing use of (reg 124 [ f ]) in insn 85:
Processing use of (reg 7 sp) in insn 80:
Processing use of (reg 1 dx) in insn 80:
  Adding insn 77 to worklist
Processing use of (reg 4 si) in insn 80:
  Adding insn 78 to worklist
Processing use of (reg 5 di) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 151 [ MEM[(int (*__vtbl_ptr_type) () *)_47 + 56B] ]) in insn 80:
  Adding insn 76 to worklist
Processing use of (reg 150 [ _46->_vptr.Env ]) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 119 [ D.51288 ]) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 115 [ D.51288 ]) in insn 74:
Processing use of (reg 122 [ <retval> ]) in insn 79:
Processing use of (reg 119 [ D.51288 ]) in insn 78:
Processing use of (reg 124 [ f ]) in insn 77:
Processing use of (reg 17 flags) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 113 [ D.51290 ]) in insn 71:
Processing use of (reg 117 [ D.51290 ]) in insn 71:
Processing use of (reg 17 flags) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 109 [ D.51290 ]) in insn 63:
Processing use of (reg 113 [ D.51290 ]) in insn 63:
Processing use of (reg 17 flags) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 105 [ D.51290 ]) in insn 55:
Processing use of (reg 109 [ D.51290 ]) in insn 55:
Processing use of (reg 17 flags) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 101 [ D.51290 ]) in insn 47:
Processing use of (reg 105 [ D.51290 ]) in insn 47:
Processing use of (reg 17 flags) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 97 [ D.51290 ]) in insn 39:
Processing use of (reg 101 [ D.51290 ]) in insn 39:
Processing use of (reg 17 flags) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 93 [ D.51290 ]) in insn 31:
Processing use of (reg 97 [ D.51290 ]) in insn 31:
Processing use of (reg 17 flags) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 89 [ D.51290 ]) in insn 23:
Processing use of (reg 93 [ D.51290 ]) in insn 23:
Processing use of (reg 20 frame) in insn 7:
Processing use of (reg 17 flags) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 89 [ D.51290 ]) in insn 15:
Processing use of (reg 128) in insn 15:
  Adding insn 13 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


virtual leveldb::Status leveldb::EnvWrapper::DeleteFile(const string&)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={12d,2u} r1={20d,10u} r2={11d} r4={20d,10u} r5={20d,10u} r6={1d,21u} r7={1d,31u} r8={10d} r9={10d} r10={10d} r11={10d} r12={10d} r13={10d} r14={10d} r15={10d} r16={1d,20u} r17={20d,9u} r18={10d} r19={10d} r20={1d,23u} r21={11d} r22={11d} r23={11d} r24={11d} r25={11d} r26={11d} r27={11d} r28={11d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={11d} r38={11d} r39={10d} r40={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r87={1d,3u} r89={1d,3u} r91={1d,3u} r93={1d,3u} r95={1d,3u} r97={1d,3u} r99={1d,3u} r101={1d,3u} r103={1d,3u} r105={1d,3u} r107={1d,3u} r109={1d,3u} r111={1d,3u} r113={1d,3u} r115={1d,3u} r117={1d,2u} r119={1d,2u} r122={1d,10u} r123={1d,1u} r124={1d,9u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r132={1d,1u} r135={1d,1u} r138={1d,1u} r141={1d,1u} r144={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,1u} 
;;    total ref usage 1024{808d,216u,0e} in 89{79 regular + 10 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 89 122 123 124 126 128
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87 89 122 123 124 126 128
;; live  kill	 17 [flags]
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/f:DI 122 [ <retval> ])
        (reg:DI 5 di [ .result_ptr ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ .result_ptr ])
        (nil)))
(insn 3 2 4 2 (set (reg/f:DI 123 [ this ])
        (reg:DI 4 si [ this ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ this ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 124 [ f ])
        (reg:DI 1 dx [ f ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 1 dx [ f ])
        (nil)))
(note 5 4 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 5 10 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [3 D.51292+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:296 986 {stack_tls_protect_set_di}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 10 7 11 2 (set (reg/f:DI 87 [ D.51288 ])
        (mem/f:DI (plus:DI (reg/f:DI 123 [ this ])
                (const_int 8 [0x8])) [3 this_2(D)->target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 123 [ this ])
        (nil)))
(insn 11 10 12 2 (set (reg/f:DI 126 [ _3->_vptr.Env ])
        (mem/f:DI (reg/f:DI 87 [ D.51288 ]) [3 _3->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 12 11 13 2 (set (reg/f:DI 89 [ D.51290 ])
        (mem/f:DI (plus:DI (reg/f:DI 126 [ _3->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_4 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 126 [ _3->_vptr.Env ])
        (nil)))
(insn 13 12 15 2 (set (reg:DI 128)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref/i:DI ("_ZN7leveldb10EnvWrapper10DeleteFileERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE") [flags 0x1]  <function_decl 0x7f0d12352000 DeleteFile>)
                    ] UNSPEC_GOTPCREL)) [18  S8 A8])) 89 {*movdi_internal}
     (nil))
(insn 15 13 16 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 89 [ D.51290 ])
            (reg:DI 128))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 128)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 139)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 139)
;;  succ:       3 [80.0%]  (FALLTHRU)
;;              18 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124

;; basic block 3, loop depth 0, count 0, freq 8000, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [80.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  def 	 17 [flags] 91 93 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124
;; live  gen 	 17 [flags] 91 93 129
;; live  kill	
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (reg/f:DI 91 [ D.51288 ])
        (mem/f:DI (plus:DI (reg/f:DI 87 [ D.51288 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_3].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.51288 ])
        (nil)))
(insn 19 18 20 3 (set (reg/f:DI 129 [ _11->_vptr.Env ])
        (mem/f:DI (reg/f:DI 91 [ D.51288 ]) [3 _11->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 20 19 23 3 (set (reg/f:DI 93 [ D.51290 ])
        (mem/f:DI (plus:DI (reg/f:DI 129 [ _11->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_12 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 129 [ _11->_vptr.Env ])
        (nil)))
(insn 23 20 24 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 93 [ D.51290 ])
            (reg/f:DI 89 [ D.51290 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.51290 ])
        (nil)))
(jump_insn 24 23 25 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 131)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 131)
;;  succ:       4 [80.0%]  (FALLTHRU)
;;              17 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124

;; basic block 4, loop depth 0, count 0, freq 6400, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [80.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93
;; lr  def 	 17 [flags] 95 97 132
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124
;; live  gen 	 17 [flags] 95 97 132
;; live  kill	
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 4 (set (reg/f:DI 95 [ D.51288 ])
        (mem/f:DI (plus:DI (reg/f:DI 91 [ D.51288 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_11].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.51288 ])
        (nil)))
(insn 27 26 28 4 (set (reg/f:DI 132 [ _16->_vptr.Env ])
        (mem/f:DI (reg/f:DI 95 [ D.51288 ]) [3 _16->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 28 27 31 4 (set (reg/f:DI 97 [ D.51290 ])
        (mem/f:DI (plus:DI (reg/f:DI 132 [ _16->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_17 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 132 [ _16->_vptr.Env ])
        (nil)))
(insn 31 28 32 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 97 [ D.51290 ])
            (reg/f:DI 93 [ D.51290 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 93 [ D.51290 ])
        (nil)))
(jump_insn 32 31 33 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 123)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 123)
;;  succ:       5 [80.0%]  (FALLTHRU)
;;              16 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124

;; basic block 5, loop depth 0, count 0, freq 5120, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [80.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97
;; lr  def 	 17 [flags] 99 101 135
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124
;; live  gen 	 17 [flags] 99 101 135
;; live  kill	
(note 33 32 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 5 (set (reg/f:DI 99 [ D.51288 ])
        (mem/f:DI (plus:DI (reg/f:DI 95 [ D.51288 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_16].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.51288 ])
        (nil)))
(insn 35 34 36 5 (set (reg/f:DI 135 [ _21->_vptr.Env ])
        (mem/f:DI (reg/f:DI 99 [ D.51288 ]) [3 _21->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 36 35 39 5 (set (reg/f:DI 101 [ D.51290 ])
        (mem/f:DI (plus:DI (reg/f:DI 135 [ _21->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_22 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 135 [ _21->_vptr.Env ])
        (nil)))
(insn 39 36 40 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 101 [ D.51290 ])
            (reg/f:DI 97 [ D.51290 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 97 [ D.51290 ])
        (nil)))
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 115)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 115)
;;  succ:       6 [80.0%]  (FALLTHRU)
;;              15 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124

;; basic block 6, loop depth 0, count 0, freq 4096, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [80.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u44(6){ }u45(7){ }u46(16){ }u47(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101
;; lr  def 	 17 [flags] 103 105 138
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124
;; live  gen 	 17 [flags] 103 105 138
;; live  kill	
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 6 (set (reg/f:DI 103 [ D.51288 ])
        (mem/f:DI (plus:DI (reg/f:DI 99 [ D.51288 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_21].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99 [ D.51288 ])
        (nil)))
(insn 43 42 44 6 (set (reg/f:DI 138 [ _26->_vptr.Env ])
        (mem/f:DI (reg/f:DI 103 [ D.51288 ]) [3 _26->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 44 43 47 6 (set (reg/f:DI 105 [ D.51290 ])
        (mem/f:DI (plus:DI (reg/f:DI 138 [ _26->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_27 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 138 [ _26->_vptr.Env ])
        (nil)))
(insn 47 44 48 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 105 [ D.51290 ])
            (reg/f:DI 101 [ D.51290 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 101 [ D.51290 ])
        (nil)))
(jump_insn 48 47 49 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1990 (nil)))
 -> 107)
;;  succ:       7 [80.1%]  (FALLTHRU)
;;              14 [19.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124

;; basic block 7, loop depth 0, count 0, freq 3281, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [80.1%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105
;; lr  def 	 17 [flags] 107 109 141
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124
;; live  gen 	 17 [flags] 107 109 141
;; live  kill	
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 7 (set (reg/f:DI 107 [ D.51288 ])
        (mem/f:DI (plus:DI (reg/f:DI 103 [ D.51288 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_26].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.51288 ])
        (nil)))
(insn 51 50 52 7 (set (reg/f:DI 141 [ _31->_vptr.Env ])
        (mem/f:DI (reg/f:DI 107 [ D.51288 ]) [3 _31->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 52 51 55 7 (set (reg/f:DI 109 [ D.51290 ])
        (mem/f:DI (plus:DI (reg/f:DI 141 [ _31->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_32 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 141 [ _31->_vptr.Env ])
        (nil)))
(insn 55 52 56 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 109 [ D.51290 ])
            (reg/f:DI 105 [ D.51290 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 105 [ D.51290 ])
        (nil)))
(jump_insn 56 55 57 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1990 (nil)))
 -> 99)
;;  succ:       8 [80.1%]  (FALLTHRU)
;;              13 [19.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124

;; basic block 8, loop depth 0, count 0, freq 2628, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [80.1%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109
;; lr  def 	 17 [flags] 111 113 144
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124
;; live  gen 	 17 [flags] 111 113 144
;; live  kill	
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 8 (set (reg/f:DI 111 [ D.51288 ])
        (mem/f:DI (plus:DI (reg/f:DI 107 [ D.51288 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_31].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 107 [ D.51288 ])
        (nil)))
(insn 59 58 60 8 (set (reg/f:DI 144 [ _36->_vptr.Env ])
        (mem/f:DI (reg/f:DI 111 [ D.51288 ]) [3 _36->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 60 59 63 8 (set (reg/f:DI 113 [ D.51290 ])
        (mem/f:DI (plus:DI (reg/f:DI 144 [ _36->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_37 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 144 [ _36->_vptr.Env ])
        (nil)))
(insn 63 60 64 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 113 [ D.51290 ])
            (reg/f:DI 109 [ D.51290 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 109 [ D.51290 ])
        (nil)))
(jump_insn 64 63 65 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 91)
;;  succ:       9 [80.0%]  (FALLTHRU)
;;              12 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124

;; basic block 9, loop depth 0, count 0, freq 2102, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [80.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u74(6){ }u75(7){ }u76(16){ }u77(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113
;; lr  def 	 17 [flags] 115 117 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124
;; live  gen 	 17 [flags] 115 117 147
;; live  kill	
(note 65 64 66 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 9 (set (reg/f:DI 115 [ D.51288 ])
        (mem/f:DI (plus:DI (reg/f:DI 111 [ D.51288 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_36].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 111 [ D.51288 ])
        (nil)))
(insn 67 66 68 9 (set (reg/f:DI 147 [ _41->_vptr.Env ])
        (mem/f:DI (reg/f:DI 115 [ D.51288 ]) [3 _41->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 68 67 71 9 (set (reg/f:DI 117 [ D.51290 ])
        (mem/f:DI (plus:DI (reg/f:DI 147 [ _41->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_42 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 147 [ _41->_vptr.Env ])
        (nil)))
(insn 71 68 72 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 117 [ D.51290 ])
            (reg/f:DI 113 [ D.51290 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 113 [ D.51290 ])
        (nil)))
(jump_insn 72 71 73 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1980 (nil)))
 -> 83)
;;  succ:       10 [80.2%]  (FALLTHRU)
;;              11 [19.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124

;; basic block 10, loop depth 0, count 0, freq 1686, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [80.2%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u84(6){ }u85(7){ }u86(16){ }u87(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 119 150 151
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di] 119 150 151
;; live  kill	
(note 73 72 74 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 10 (set (reg/f:DI 119 [ D.51288 ])
        (mem/f:DI (plus:DI (reg/f:DI 115 [ D.51288 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_41].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 115 [ D.51288 ])
        (nil)))
(insn 75 74 76 10 (set (reg/f:DI 150 [ _46->_vptr.Env ])
        (mem/f:DI (reg/f:DI 119 [ D.51288 ]) [3 _46->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 76 75 77 10 (set (reg/f:DI 151 [ MEM[(int (*__vtbl_ptr_type) () *)_47 + 56B] ])
        (mem/f:DI (plus:DI (reg/f:DI 150 [ _46->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_47 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 150 [ _46->_vptr.Env ])
        (nil)))
(insn 77 76 78 10 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 78 77 79 10 (set (reg:DI 4 si)
        (reg/f:DI 119 [ D.51288 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 119 [ D.51288 ])
        (nil)))
(insn 79 78 80 10 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(call_insn 80 79 83 10 (call (mem:QI (reg/f:DI 151 [ MEM[(int (*__vtbl_ptr_type) () *)_47 + 56B] ]) [0 *OBJ_TYPE_REF(_48;(struct Env)_46->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 151 [ MEM[(int (*__vtbl_ptr_type) () *)_47 + 56B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 11, loop depth 0, count 0, freq 416, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [19.8%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u99(6){ }u100(7){ }u101(16){ }u102(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 83 80 84 11 9 "" [1 uses])
(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 11 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 86 85 87 11 (set (reg:DI 4 si)
        (reg/f:DI 115 [ D.51288 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 115 [ D.51288 ])
        (nil)))
(insn 87 86 88 11 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(call_insn 88 87 91 11 (call (mem:QI (reg/f:DI 117 [ D.51290 ]) [0 *OBJ_TYPE_REF(_43;(struct Env)_41->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 117 [ D.51290 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 12, loop depth 0, count 0, freq 526, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [20.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u111(6){ }u112(7){ }u113(16){ }u114(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 91 88 92 12 8 "" [1 uses])
(note 92 91 93 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 12 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 94 93 95 12 (set (reg:DI 4 si)
        (reg/f:DI 111 [ D.51288 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 111 [ D.51288 ])
        (nil)))
(insn 95 94 96 12 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(call_insn 96 95 99 12 (call (mem:QI (reg/f:DI 113 [ D.51290 ]) [0 *OBJ_TYPE_REF(_38;(struct Env)_36->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 113 [ D.51290 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 13, loop depth 0, count 0, freq 653, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [19.9%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u123(6){ }u124(7){ }u125(16){ }u126(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 99 96 100 13 7 "" [1 uses])
(note 100 99 101 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 13 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 102 101 103 13 (set (reg:DI 4 si)
        (reg/f:DI 107 [ D.51288 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 107 [ D.51288 ])
        (nil)))
(insn 103 102 104 13 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(call_insn 104 103 107 13 (call (mem:QI (reg/f:DI 109 [ D.51290 ]) [0 *OBJ_TYPE_REF(_33;(struct Env)_31->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 109 [ D.51290 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 14, loop depth 0, count 0, freq 815, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [19.9%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u135(6){ }u136(7){ }u137(16){ }u138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 107 104 108 14 6 "" [1 uses])
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 14 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 110 109 111 14 (set (reg:DI 4 si)
        (reg/f:DI 103 [ D.51288 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.51288 ])
        (nil)))
(insn 111 110 112 14 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(call_insn 112 111 115 14 (call (mem:QI (reg/f:DI 105 [ D.51290 ]) [0 *OBJ_TYPE_REF(_28;(struct Env)_26->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 105 [ D.51290 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 15, loop depth 0, count 0, freq 1024, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [20.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u147(6){ }u148(7){ }u149(16){ }u150(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 115 112 116 15 5 "" [1 uses])
(note 116 115 117 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 15 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 118 117 119 15 (set (reg:DI 4 si)
        (reg/f:DI 99 [ D.51288 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99 [ D.51288 ])
        (nil)))
(insn 119 118 120 15 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(call_insn 120 119 123 15 (call (mem:QI (reg/f:DI 101 [ D.51290 ]) [0 *OBJ_TYPE_REF(_23;(struct Env)_21->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 101 [ D.51290 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 16, loop depth 0, count 0, freq 1280, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [20.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u159(6){ }u160(7){ }u161(16){ }u162(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 123 120 124 16 4 "" [1 uses])
(note 124 123 125 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 16 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 126 125 127 16 (set (reg:DI 4 si)
        (reg/f:DI 95 [ D.51288 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.51288 ])
        (nil)))
(insn 127 126 128 16 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(call_insn 128 127 131 16 (call (mem:QI (reg/f:DI 97 [ D.51290 ]) [0 *OBJ_TYPE_REF(_18;(struct Env)_16->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 97 [ D.51290 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 17, loop depth 0, count 0, freq 1600, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [20.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u171(6){ }u172(7){ }u173(16){ }u174(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 131 128 132 17 3 "" [1 uses])
(note 132 131 133 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 133 132 134 17 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 134 133 135 17 (set (reg:DI 4 si)
        (reg/f:DI 91 [ D.51288 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.51288 ])
        (nil)))
(insn 135 134 136 17 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(call_insn 136 135 139 17 (call (mem:QI (reg/f:DI 93 [ D.51290 ]) [0 *OBJ_TYPE_REF(_13;(struct Env)_11->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 93 [ D.51290 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 18, loop depth 0, count 0, freq 2000, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [20.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u183(6){ }u184(7){ }u185(16){ }u186(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124
;; live  gen 	 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 139 136 140 18 2 "" [1 uses])
(note 140 139 141 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 141 140 142 18 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 142 141 143 18 (set (reg:DI 4 si)
        (reg/f:DI 87 [ D.51288 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.51288 ])
        (nil)))
(insn 143 142 144 18 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(call_insn 144 143 149 18 (call (mem:QI (reg/f:DI 89 [ D.51290 ]) [0 *OBJ_TYPE_REF(_5;(struct Env)_3->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.51290 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 19, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [100.0%]  (FALLTHRU)
;;              10 [100.0%]  (FALLTHRU)
;;              11 [100.0%]  (FALLTHRU)
;;              12 [100.0%]  (FALLTHRU)
;;              13 [100.0%]  (FALLTHRU)
;;              14 [100.0%]  (FALLTHRU)
;;              15 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU)
;;              17 [100.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u195(6){ }u196(7){ }u197(16){ }u198(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(code_label 149 144 159 19 1 "" [0 uses])
(note 159 149 151 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 151 159 153 19 (set (reg/i:DI 0 ax)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 122 [ <retval> ])
        (nil)))
(insn 153 151 154 19 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -8 [0xfffffffffffffff8])) [3 D.51292+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) ./include/leveldb/env.h:296 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 154 153 160 19 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 157)
            (pc))) ./include/leveldb/env.h:296 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 157)
;;  succ:       21 [100.0%] 
;;              20 [0.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 4
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [0.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u202(6){ }u203(7){ }u204(16){ }u205(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 160 154 155 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(call_insn 155 160 157 20 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f0d119c66c0 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f0d119c66c0 __stack_chk_fail>)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (expr_list:REG_NORETURN (const_int 0 [0])
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 9996, maybe hot
;;  prev block 20, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [100.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u207(6){ }u208(7){ }u209(16){ }u210(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 157 155 161 21 11 "" [1 uses])
(note 161 157 158 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 158 161 0 21 (use (reg/i:DI 0 ax)) ./include/leveldb/env.h:296 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual leveldb::Status leveldb::EnvWrapper::NewWritableFile(const string&, leveldb::WritableFile**) (_ZN7leveldb10EnvWrapper15NewWritableFileERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPPNS_12WritableFileE, funcdef_no=2135, decl_uid=44245, cgraph_uid=759, symbol_order=771)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 29 count 22 (    1)


virtual leveldb::Status leveldb::EnvWrapper::NewWritableFile(const string&, leveldb::WritableFile**)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={12d,2u} r1={20d,10u} r2={20d,10u} r4={20d,10u} r5={20d,10u} r6={1d,21u} r7={1d,31u} r8={10d} r9={10d} r10={10d} r11={10d} r12={10d} r13={10d} r14={10d} r15={10d} r16={1d,20u} r17={20d,9u} r18={10d} r19={10d} r20={1d,23u} r21={11d} r22={11d} r23={11d} r24={11d} r25={11d} r26={11d} r27={11d} r28={11d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={11d} r38={11d} r39={10d} r40={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r87={1d,3u} r89={1d,3u} r91={1d,3u} r93={1d,3u} r95={1d,3u} r97={1d,3u} r99={1d,3u} r101={1d,3u} r103={1d,3u} r105={1d,3u} r107={1d,3u} r109={1d,3u} r111={1d,3u} r113={1d,3u} r115={1d,3u} r117={1d,2u} r119={1d,2u} r122={1d,10u} r123={1d,1u} r124={1d,9u} r125={1d,9u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r133={1d,1u} r136={1d,1u} r139={1d,1u} r142={1d,1u} r145={1d,1u} r148={1d,1u} r151={1d,1u} r152={1d,1u} 
;;    total ref usage 1053{818d,235u,0e} in 99{89 regular + 10 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785
;;  reg->defs[] map:	0[0,11] 1[12,31] 2[32,51] 4[52,71] 5[72,91] 6[92,92] 7[93,93] 8[94,103] 9[104,113] 10[114,123] 11[124,133] 12[134,143] 13[144,153] 14[154,163] 15[164,173] 16[174,174] 17[175,194] 18[195,204] 19[205,214] 20[215,215] 21[216,226] 22[227,237] 23[238,248] 24[249,259] 25[260,270] 26[271,281] 27[282,292] 28[293,303] 29[304,313] 30[314,323] 31[324,333] 32[334,343] 33[344,353] 34[354,363] 35[364,373] 36[374,383] 37[384,394] 38[395,405] 39[406,415] 40[416,425] 45[426,435] 46[436,445] 47[446,455] 48[456,465] 49[466,475] 50[476,485] 51[486,495] 52[496,505] 53[506,515] 54[516,525] 55[526,535] 56[536,545] 57[546,555] 58[556,565] 59[566,575] 60[576,585] 61[586,595] 62[596,605] 63[606,615] 64[616,625] 65[626,635] 66[636,645] 67[646,655] 68[656,665] 69[666,675] 70[676,685] 71[686,695] 72[696,705] 73[706,715] 74[716,725] 75[726,735] 76[736,745] 77[746,755] 78[756,765] 79[766,775] 80[776,785] 87[786,786] 89[787,787] 91[788,788] 93[789,789] 95[790,790] 97[791,791] 99[792,792] 101[793,793] 103[794,794] 105[795,795] 107[796,796] 109[797,797] 111[798,798] 113[799,799] 115[800,800] 117[801,801] 119[802,802] 122[803,803] 123[804,804] 124[805,805] 125[806,806] 127[807,807] 129[808,808] 130[809,809] 133[810,810] 136[811,811] 139[812,812] 142[813,813] 145[814,814] 148[815,815] 151[816,816] 152[817,817] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d11(0){ }d31(1){ }d51(2){ }d71(4){ }d91(5){ }d92(6){ }d93(7){ }d174(16){ }d215(20){ }d226(21){ }d237(22){ }d248(23){ }d259(24){ }d270(25){ }d281(26){ }d292(27){ }d303(28){ }d394(37){ }d405(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[11],1[31],2[51],4[71],5[91],6[92],7[93],16[174],20[215],21[226],22[237],23[248],24[259],25[270],26[281],27[292],28[303],37[394],38[405]
;; rd  kill	(206) 0[0,1,2,3,4,5,6,7,8,9,10,11],1[12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],2[32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51],4[52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71],5[72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91],6[92],7[93],16[174],20[215],21[216,217,218,219,220,221,222,223,224,225,226],22[227,228,229,230,231,232,233,234,235,236,237],23[238,239,240,241,242,243,244,245,246,247,248],24[249,250,251,252,253,254,255,256,257,258,259],25[260,261,262,263,264,265,266,267,268,269,270],26[271,272,273,274,275,276,277,278,279,280,281],27[282,283,284,285,286,287,288,289,290,291,292],28[293,294,295,296,297,298,299,300,301,302,303],37[384,385,386,387,388,389,390,391,392,393,394],38[395,396,397,398,399,400,401,402,403,404,405]
;;  UD chains for artificial uses at top
;; lr  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(8) 1[31],2[51],4[71],5[91],6[92],7[93],16[174],20[215]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 18 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d92(bb 0 insn -1) }u1(7){ d93(bb 0 insn -1) }u2(16){ d174(bb 0 insn -1) }u3(20){ d215(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 89 122 123 124 125 127 129
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87 89 122 123 124 125 127 129
;; live  kill	 17 [flags]
;; rd  in  	(8) 1[31],2[51],4[71],5[91],6[92],7[93],16[174],20[215]
;; rd  gen 	(9) 17[182],87[786],89[787],122[803],123[804],124[805],125[806],127[807],129[808]
;; rd  kill	(28) 17[175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194],87[786],89[787],122[803],123[804],124[805],125[806],127[807],129[808]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125
;; rd  out 	(9) 6[92],7[93],16[174],20[215],87[786],89[787],122[803],124[805],125[806]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 2 )->[3]->( 4 17 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(6){ d92(bb 0 insn -1) }u16(7){ d93(bb 0 insn -1) }u17(16){ d174(bb 0 insn -1) }u18(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  def 	 17 [flags] 91 93 130
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125
;; live  gen 	 17 [flags] 91 93 130
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],87[786],89[787],122[803],124[805],125[806]
;; rd  gen 	(4) 17[181],91[788],93[789],130[809]
;; rd  kill	(23) 17[175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194],91[788],93[789],130[809]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125
;; rd  out 	(9) 6[92],7[93],16[174],20[215],91[788],93[789],122[803],124[805],125[806]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 3 )->[4]->( 5 16 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(6){ d92(bb 0 insn -1) }u26(7){ d93(bb 0 insn -1) }u27(16){ d174(bb 0 insn -1) }u28(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93
;; lr  def 	 17 [flags] 95 97 133
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125
;; live  gen 	 17 [flags] 95 97 133
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],91[788],93[789],122[803],124[805],125[806]
;; rd  gen 	(4) 17[180],95[790],97[791],133[810]
;; rd  kill	(23) 17[175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194],95[790],97[791],133[810]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125
;; rd  out 	(9) 6[92],7[93],16[174],20[215],95[790],97[791],122[803],124[805],125[806]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 4 )->[5]->( 6 15 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(6){ d92(bb 0 insn -1) }u36(7){ d93(bb 0 insn -1) }u37(16){ d174(bb 0 insn -1) }u38(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97
;; lr  def 	 17 [flags] 99 101 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125
;; live  gen 	 17 [flags] 99 101 136
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],95[790],97[791],122[803],124[805],125[806]
;; rd  gen 	(4) 17[179],99[792],101[793],136[811]
;; rd  kill	(23) 17[175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194],99[792],101[793],136[811]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125
;; rd  out 	(9) 6[92],7[93],16[174],20[215],99[792],101[793],122[803],124[805],125[806]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 5 )->[6]->( 7 14 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(6){ d92(bb 0 insn -1) }u46(7){ d93(bb 0 insn -1) }u47(16){ d174(bb 0 insn -1) }u48(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101
;; lr  def 	 17 [flags] 103 105 139
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125
;; live  gen 	 17 [flags] 103 105 139
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],99[792],101[793],122[803],124[805],125[806]
;; rd  gen 	(4) 17[178],103[794],105[795],139[812]
;; rd  kill	(23) 17[175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194],103[794],105[795],139[812]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125
;; rd  out 	(9) 6[92],7[93],16[174],20[215],103[794],105[795],122[803],124[805],125[806]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 6 )->[7]->( 8 13 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u55(6){ d92(bb 0 insn -1) }u56(7){ d93(bb 0 insn -1) }u57(16){ d174(bb 0 insn -1) }u58(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105
;; lr  def 	 17 [flags] 107 109 142
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125
;; live  gen 	 17 [flags] 107 109 142
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],103[794],105[795],122[803],124[805],125[806]
;; rd  gen 	(4) 17[177],107[796],109[797],142[813]
;; rd  kill	(23) 17[175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194],107[796],109[797],142[813]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125
;; rd  out 	(9) 6[92],7[93],16[174],20[215],107[796],109[797],122[803],124[805],125[806]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 7 )->[8]->( 9 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(6){ d92(bb 0 insn -1) }u66(7){ d93(bb 0 insn -1) }u67(16){ d174(bb 0 insn -1) }u68(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109
;; lr  def 	 17 [flags] 111 113 145
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125
;; live  gen 	 17 [flags] 111 113 145
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],107[796],109[797],122[803],124[805],125[806]
;; rd  gen 	(4) 17[176],111[798],113[799],145[814]
;; rd  kill	(23) 17[175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194],111[798],113[799],145[814]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125
;; rd  out 	(9) 6[92],7[93],16[174],20[215],111[798],113[799],122[803],124[805],125[806]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u75(6){ d92(bb 0 insn -1) }u76(7){ d93(bb 0 insn -1) }u77(16){ d174(bb 0 insn -1) }u78(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113
;; lr  def 	 17 [flags] 115 117 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125
;; live  gen 	 17 [flags] 115 117 148
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],111[798],113[799],122[803],124[805],125[806]
;; rd  gen 	(4) 17[175],115[800],117[801],148[815]
;; rd  kill	(23) 17[175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194],115[800],117[801],148[815]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124 125
;; rd  out 	(9) 6[92],7[93],16[174],20[215],115[800],117[801],122[803],124[805],125[806]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 9 )->[10]->( 19 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u85(6){ d92(bb 0 insn -1) }u86(7){ d93(bb 0 insn -1) }u87(16){ d174(bb 0 insn -1) }u88(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 119 151 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 119 151 152
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],115[800],117[801],122[803],124[805],125[806]
;; rd  gen 	(3) 119[802],151[816],152[817]
;; rd  kill	(3) 119[802],151[816],152[817]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[92],7[93],16[174],20[215],122[803]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 9 )->[11]->( 19 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u102(6){ d92(bb 0 insn -1) }u103(7){ d93(bb 0 insn -1) }u104(16){ d174(bb 0 insn -1) }u105(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],115[800],117[801],122[803],124[805],125[806]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[92],7[93],16[174],20[215],122[803]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 8 )->[12]->( 19 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u116(6){ d92(bb 0 insn -1) }u117(7){ d93(bb 0 insn -1) }u118(16){ d174(bb 0 insn -1) }u119(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],111[798],113[799],122[803],124[805],125[806]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[92],7[93],16[174],20[215],122[803]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 7 )->[13]->( 19 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u130(6){ d92(bb 0 insn -1) }u131(7){ d93(bb 0 insn -1) }u132(16){ d174(bb 0 insn -1) }u133(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],107[796],109[797],122[803],124[805],125[806]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[92],7[93],16[174],20[215],122[803]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 6 )->[14]->( 19 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u144(6){ d92(bb 0 insn -1) }u145(7){ d93(bb 0 insn -1) }u146(16){ d174(bb 0 insn -1) }u147(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],103[794],105[795],122[803],124[805],125[806]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[92],7[93],16[174],20[215],122[803]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 5 )->[15]->( 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u158(6){ d92(bb 0 insn -1) }u159(7){ d93(bb 0 insn -1) }u160(16){ d174(bb 0 insn -1) }u161(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],99[792],101[793],122[803],124[805],125[806]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[92],7[93],16[174],20[215],122[803]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 4 )->[16]->( 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u172(6){ d92(bb 0 insn -1) }u173(7){ d93(bb 0 insn -1) }u174(16){ d174(bb 0 insn -1) }u175(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],95[790],97[791],122[803],124[805],125[806]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[92],7[93],16[174],20[215],122[803]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 3 )->[17]->( 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u186(6){ d92(bb 0 insn -1) }u187(7){ d93(bb 0 insn -1) }u188(16){ d174(bb 0 insn -1) }u189(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],91[788],93[789],122[803],124[805],125[806]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[92],7[93],16[174],20[215],122[803]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 2 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u200(6){ d92(bb 0 insn -1) }u201(7){ d93(bb 0 insn -1) }u202(16){ d174(bb 0 insn -1) }u203(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(9) 6[92],7[93],16[174],20[215],87[786],89[787],122[803],124[805],125[806]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; rd  out 	(5) 6[92],7[93],16[174],20[215],122[803]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 18 10 11 12 13 14 15 16 17 )->[19]->( 21 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u214(6){ d92(bb 0 insn -1) }u215(7){ d93(bb 0 insn -1) }u216(16){ d174(bb 0 insn -1) }u217(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
;; rd  in  	(5) 6[92],7[93],16[174],20[215],122[803]
;; rd  gen 	(2) 0[1],17[184]
;; rd  kill	(32) 0[0,1,2,3,4,5,6,7,8,9,10,11],17[175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[1],6[92],7[93],16[174],20[215]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 19 )->[20]->( )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u221(6){ d92(bb 0 insn -1) }u222(7){ d93(bb 0 insn -1) }u223(16){ d174(bb 0 insn -1) }u224(20){ d215(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[1],6[92],7[93],16[174],20[215]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[93],16[174],20[215]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 19 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u226(6){ d92(bb 0 insn -1) }u227(7){ d93(bb 0 insn -1) }u228(16){ d174(bb 0 insn -1) }u229(20){ d215(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[1],6[92],7[93],16[174],20[215]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[1],6[92],7[93],16[174],20[215]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 16 { d174(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u231(0){ d1(bb 19 insn 161) }u232(6){ d92(bb 0 insn -1) }u233(7){ d93(bb 0 insn -1) }u234(20){ d215(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[1],6[92],7[93],16[174],20[215]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d1(bb 19 insn 161) }
;;   reg 6 { d92(bb 0 insn -1) }
;;   reg 7 { d93(bb 0 insn -1) }
;;   reg 20 { d215(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 8 to worklist
  Adding insn 25 to worklist
  Adding insn 33 to worklist
  Adding insn 41 to worklist
  Adding insn 49 to worklist
  Adding insn 57 to worklist
  Adding insn 65 to worklist
  Adding insn 73 to worklist
  Adding insn 82 to worklist
  Adding insn 91 to worklist
  Adding insn 100 to worklist
  Adding insn 109 to worklist
  Adding insn 118 to worklist
  Adding insn 127 to worklist
  Adding insn 136 to worklist
  Adding insn 145 to worklist
  Adding insn 154 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
  Adding insn 165 to worklist
  Adding insn 168 to worklist
Finished finding needed instructions:
  Adding insn 161 to worklist
Processing use of (reg 122 [ <retval> ]) in insn 161:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 0 ax) in insn 168:
Processing use of (reg 7 sp) in insn 165:
Processing use of (reg 20 frame) in insn 163:
Processing use of (reg 17 flags) in insn 164:
Processing use of (reg 7 sp) in insn 154:
Processing use of (reg 1 dx) in insn 154:
  Adding insn 151 to worklist
Processing use of (reg 2 cx) in insn 154:
  Adding insn 150 to worklist
Processing use of (reg 4 si) in insn 154:
  Adding insn 152 to worklist
Processing use of (reg 5 di) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 89 [ D.51339 ]) in insn 154:
  Adding insn 13 to worklist
Processing use of (reg 127 [ _3->_vptr.Env ]) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 87 [ D.51337 ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 123 [ this ]) in insn 11:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 122 [ <retval> ]) in insn 153:
Processing use of (reg 87 [ D.51337 ]) in insn 152:
Processing use of (reg 125 [ r ]) in insn 150:
  Adding insn 5 to worklist
Processing use of (reg 2 cx) in insn 5:
Processing use of (reg 124 [ f ]) in insn 151:
  Adding insn 4 to worklist
Processing use of (reg 1 dx) in insn 4:
Processing use of (reg 7 sp) in insn 145:
Processing use of (reg 1 dx) in insn 145:
  Adding insn 142 to worklist
Processing use of (reg 2 cx) in insn 145:
  Adding insn 141 to worklist
Processing use of (reg 4 si) in insn 145:
  Adding insn 143 to worklist
Processing use of (reg 5 di) in insn 145:
  Adding insn 144 to worklist
Processing use of (reg 93 [ D.51339 ]) in insn 145:
  Adding insn 21 to worklist
Processing use of (reg 130 [ _12->_vptr.Env ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 91 [ D.51337 ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 87 [ D.51337 ]) in insn 19:
Processing use of (reg 122 [ <retval> ]) in insn 144:
Processing use of (reg 91 [ D.51337 ]) in insn 143:
Processing use of (reg 125 [ r ]) in insn 141:
Processing use of (reg 124 [ f ]) in insn 142:
Processing use of (reg 7 sp) in insn 136:
Processing use of (reg 1 dx) in insn 136:
  Adding insn 133 to worklist
Processing use of (reg 2 cx) in insn 136:
  Adding insn 132 to worklist
Processing use of (reg 4 si) in insn 136:
  Adding insn 134 to worklist
Processing use of (reg 5 di) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 97 [ D.51339 ]) in insn 136:
  Adding insn 29 to worklist
Processing use of (reg 133 [ _17->_vptr.Env ]) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 95 [ D.51337 ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 91 [ D.51337 ]) in insn 27:
Processing use of (reg 122 [ <retval> ]) in insn 135:
Processing use of (reg 95 [ D.51337 ]) in insn 134:
Processing use of (reg 125 [ r ]) in insn 132:
Processing use of (reg 124 [ f ]) in insn 133:
Processing use of (reg 7 sp) in insn 127:
Processing use of (reg 1 dx) in insn 127:
  Adding insn 124 to worklist
Processing use of (reg 2 cx) in insn 127:
  Adding insn 123 to worklist
Processing use of (reg 4 si) in insn 127:
  Adding insn 125 to worklist
Processing use of (reg 5 di) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 101 [ D.51339 ]) in insn 127:
  Adding insn 37 to worklist
Processing use of (reg 136 [ _22->_vptr.Env ]) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 99 [ D.51337 ]) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 95 [ D.51337 ]) in insn 35:
Processing use of (reg 122 [ <retval> ]) in insn 126:
Processing use of (reg 99 [ D.51337 ]) in insn 125:
Processing use of (reg 125 [ r ]) in insn 123:
Processing use of (reg 124 [ f ]) in insn 124:
Processing use of (reg 7 sp) in insn 118:
Processing use of (reg 1 dx) in insn 118:
  Adding insn 115 to worklist
Processing use of (reg 2 cx) in insn 118:
  Adding insn 114 to worklist
Processing use of (reg 4 si) in insn 118:
  Adding insn 116 to worklist
Processing use of (reg 5 di) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 105 [ D.51339 ]) in insn 118:
  Adding insn 45 to worklist
Processing use of (reg 139 [ _27->_vptr.Env ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 103 [ D.51337 ]) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 99 [ D.51337 ]) in insn 43:
Processing use of (reg 122 [ <retval> ]) in insn 117:
Processing use of (reg 103 [ D.51337 ]) in insn 116:
Processing use of (reg 125 [ r ]) in insn 114:
Processing use of (reg 124 [ f ]) in insn 115:
Processing use of (reg 7 sp) in insn 109:
Processing use of (reg 1 dx) in insn 109:
  Adding insn 106 to worklist
Processing use of (reg 2 cx) in insn 109:
  Adding insn 105 to worklist
Processing use of (reg 4 si) in insn 109:
  Adding insn 107 to worklist
Processing use of (reg 5 di) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 109 [ D.51339 ]) in insn 109:
  Adding insn 53 to worklist
Processing use of (reg 142 [ _32->_vptr.Env ]) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 107 [ D.51337 ]) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 103 [ D.51337 ]) in insn 51:
Processing use of (reg 122 [ <retval> ]) in insn 108:
Processing use of (reg 107 [ D.51337 ]) in insn 107:
Processing use of (reg 125 [ r ]) in insn 105:
Processing use of (reg 124 [ f ]) in insn 106:
Processing use of (reg 7 sp) in insn 100:
Processing use of (reg 1 dx) in insn 100:
  Adding insn 97 to worklist
Processing use of (reg 2 cx) in insn 100:
  Adding insn 96 to worklist
Processing use of (reg 4 si) in insn 100:
  Adding insn 98 to worklist
Processing use of (reg 5 di) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 113 [ D.51339 ]) in insn 100:
  Adding insn 61 to worklist
Processing use of (reg 145 [ _37->_vptr.Env ]) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 111 [ D.51337 ]) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 107 [ D.51337 ]) in insn 59:
Processing use of (reg 122 [ <retval> ]) in insn 99:
Processing use of (reg 111 [ D.51337 ]) in insn 98:
Processing use of (reg 125 [ r ]) in insn 96:
Processing use of (reg 124 [ f ]) in insn 97:
Processing use of (reg 7 sp) in insn 91:
Processing use of (reg 1 dx) in insn 91:
  Adding insn 88 to worklist
Processing use of (reg 2 cx) in insn 91:
  Adding insn 87 to worklist
Processing use of (reg 4 si) in insn 91:
  Adding insn 89 to worklist
Processing use of (reg 5 di) in insn 91:
  Adding insn 90 to worklist
Processing use of (reg 117 [ D.51339 ]) in insn 91:
  Adding insn 69 to worklist
Processing use of (reg 148 [ _42->_vptr.Env ]) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 115 [ D.51337 ]) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 111 [ D.51337 ]) in insn 67:
Processing use of (reg 122 [ <retval> ]) in insn 90:
Processing use of (reg 115 [ D.51337 ]) in insn 89:
Processing use of (reg 125 [ r ]) in insn 87:
Processing use of (reg 124 [ f ]) in insn 88:
Processing use of (reg 7 sp) in insn 82:
Processing use of (reg 1 dx) in insn 82:
  Adding insn 79 to worklist
Processing use of (reg 2 cx) in insn 82:
  Adding insn 78 to worklist
Processing use of (reg 4 si) in insn 82:
  Adding insn 80 to worklist
Processing use of (reg 5 di) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 152 [ MEM[(int (*__vtbl_ptr_type) () *)_48 + 32B] ]) in insn 82:
  Adding insn 77 to worklist
Processing use of (reg 151 [ _47->_vptr.Env ]) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 119 [ D.51337 ]) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 115 [ D.51337 ]) in insn 75:
Processing use of (reg 122 [ <retval> ]) in insn 81:
Processing use of (reg 119 [ D.51337 ]) in insn 80:
Processing use of (reg 125 [ r ]) in insn 78:
Processing use of (reg 124 [ f ]) in insn 79:
Processing use of (reg 17 flags) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 113 [ D.51339 ]) in insn 72:
Processing use of (reg 117 [ D.51339 ]) in insn 72:
Processing use of (reg 17 flags) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 109 [ D.51339 ]) in insn 64:
Processing use of (reg 113 [ D.51339 ]) in insn 64:
Processing use of (reg 17 flags) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 105 [ D.51339 ]) in insn 56:
Processing use of (reg 109 [ D.51339 ]) in insn 56:
Processing use of (reg 17 flags) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 101 [ D.51339 ]) in insn 48:
Processing use of (reg 105 [ D.51339 ]) in insn 48:
Processing use of (reg 17 flags) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 97 [ D.51339 ]) in insn 40:
Processing use of (reg 101 [ D.51339 ]) in insn 40:
Processing use of (reg 17 flags) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 93 [ D.51339 ]) in insn 32:
Processing use of (reg 97 [ D.51339 ]) in insn 32:
Processing use of (reg 17 flags) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 89 [ D.51339 ]) in insn 24:
Processing use of (reg 93 [ D.51339 ]) in insn 24:
Processing use of (reg 20 frame) in insn 8:
Processing use of (reg 17 flags) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 89 [ D.51339 ]) in insn 16:
Processing use of (reg 129) in insn 16:
  Adding insn 14 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


virtual leveldb::Status leveldb::EnvWrapper::NewWritableFile(const string&, leveldb::WritableFile**)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={12d,2u} r1={20d,10u} r2={20d,10u} r4={20d,10u} r5={20d,10u} r6={1d,21u} r7={1d,31u} r8={10d} r9={10d} r10={10d} r11={10d} r12={10d} r13={10d} r14={10d} r15={10d} r16={1d,20u} r17={20d,9u} r18={10d} r19={10d} r20={1d,23u} r21={11d} r22={11d} r23={11d} r24={11d} r25={11d} r26={11d} r27={11d} r28={11d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={11d} r38={11d} r39={10d} r40={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r87={1d,3u} r89={1d,3u} r91={1d,3u} r93={1d,3u} r95={1d,3u} r97={1d,3u} r99={1d,3u} r101={1d,3u} r103={1d,3u} r105={1d,3u} r107={1d,3u} r109={1d,3u} r111={1d,3u} r113={1d,3u} r115={1d,3u} r117={1d,2u} r119={1d,2u} r122={1d,10u} r123={1d,1u} r124={1d,9u} r125={1d,9u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r133={1d,1u} r136={1d,1u} r139={1d,1u} r142={1d,1u} r145={1d,1u} r148={1d,1u} r151={1d,1u} r152={1d,1u} 
;;    total ref usage 1053{818d,235u,0e} in 99{89 regular + 10 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 89 122 123 124 125 127 129
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87 89 122 123 124 125 127 129
;; live  kill	 17 [flags]
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/f:DI 122 [ <retval> ])
        (reg:DI 5 di [ .result_ptr ])) ./include/leveldb/env.h:289 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ .result_ptr ])
        (nil)))
(insn 3 2 4 2 (set (reg/f:DI 123 [ this ])
        (reg:DI 4 si [ this ])) ./include/leveldb/env.h:289 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ this ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 124 [ f ])
        (reg:DI 1 dx [ f ])) ./include/leveldb/env.h:289 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 1 dx [ f ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 125 [ r ])
        (reg:DI 2 cx [ r ])) ./include/leveldb/env.h:289 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 2 cx [ r ])
        (nil)))
(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 6 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [3 D.51341+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:289 986 {stack_tls_protect_set_di}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 11 8 12 2 (set (reg/f:DI 87 [ D.51337 ])
        (mem/f:DI (plus:DI (reg/f:DI 123 [ this ])
                (const_int 8 [0x8])) [3 this_2(D)->target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 123 [ this ])
        (nil)))
(insn 12 11 13 2 (set (reg/f:DI 127 [ _3->_vptr.Env ])
        (mem/f:DI (reg/f:DI 87 [ D.51337 ]) [3 _3->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 13 12 14 2 (set (reg/f:DI 89 [ D.51339 ])
        (mem/f:DI (plus:DI (reg/f:DI 127 [ _3->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_4 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 127 [ _3->_vptr.Env ])
        (nil)))
(insn 14 13 16 2 (set (reg:DI 129)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref/i:DI ("_ZN7leveldb10EnvWrapper15NewWritableFileERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPPNS_12WritableFileE") [flags 0x1]  <function_decl 0x7f0d1234cca8 NewWritableFile>)
                    ] UNSPEC_GOTPCREL)) [18  S8 A8])) 89 {*movdi_internal}
     (nil))
(insn 16 14 17 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 89 [ D.51339 ])
            (reg:DI 129))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 129)
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 148)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 148)
;;  succ:       3 [80.0%]  (FALLTHRU)
;;              18 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125

;; basic block 3, loop depth 0, count 0, freq 8000, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [80.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  def 	 17 [flags] 91 93 130
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125
;; live  gen 	 17 [flags] 91 93 130
;; live  kill	
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg/f:DI 91 [ D.51337 ])
        (mem/f:DI (plus:DI (reg/f:DI 87 [ D.51337 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_3].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.51337 ])
        (nil)))
(insn 20 19 21 3 (set (reg/f:DI 130 [ _12->_vptr.Env ])
        (mem/f:DI (reg/f:DI 91 [ D.51337 ]) [3 _12->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 21 20 24 3 (set (reg/f:DI 93 [ D.51339 ])
        (mem/f:DI (plus:DI (reg/f:DI 130 [ _12->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_13 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 130 [ _12->_vptr.Env ])
        (nil)))
(insn 24 21 25 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 93 [ D.51339 ])
            (reg/f:DI 89 [ D.51339 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.51339 ])
        (nil)))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 139)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 139)
;;  succ:       4 [80.0%]  (FALLTHRU)
;;              17 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125

;; basic block 4, loop depth 0, count 0, freq 6400, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [80.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(6){ }u26(7){ }u27(16){ }u28(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93
;; lr  def 	 17 [flags] 95 97 133
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125
;; live  gen 	 17 [flags] 95 97 133
;; live  kill	
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 4 (set (reg/f:DI 95 [ D.51337 ])
        (mem/f:DI (plus:DI (reg/f:DI 91 [ D.51337 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_12].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.51337 ])
        (nil)))
(insn 28 27 29 4 (set (reg/f:DI 133 [ _17->_vptr.Env ])
        (mem/f:DI (reg/f:DI 95 [ D.51337 ]) [3 _17->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 29 28 32 4 (set (reg/f:DI 97 [ D.51339 ])
        (mem/f:DI (plus:DI (reg/f:DI 133 [ _17->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_18 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 133 [ _17->_vptr.Env ])
        (nil)))
(insn 32 29 33 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 97 [ D.51339 ])
            (reg/f:DI 93 [ D.51339 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 93 [ D.51339 ])
        (nil)))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 130)
;;  succ:       5 [80.0%]  (FALLTHRU)
;;              16 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125

;; basic block 5, loop depth 0, count 0, freq 5120, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [80.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97
;; lr  def 	 17 [flags] 99 101 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125
;; live  gen 	 17 [flags] 99 101 136
;; live  kill	
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 5 (set (reg/f:DI 99 [ D.51337 ])
        (mem/f:DI (plus:DI (reg/f:DI 95 [ D.51337 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_17].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.51337 ])
        (nil)))
(insn 36 35 37 5 (set (reg/f:DI 136 [ _22->_vptr.Env ])
        (mem/f:DI (reg/f:DI 99 [ D.51337 ]) [3 _22->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 37 36 40 5 (set (reg/f:DI 101 [ D.51339 ])
        (mem/f:DI (plus:DI (reg/f:DI 136 [ _22->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_23 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 136 [ _22->_vptr.Env ])
        (nil)))
(insn 40 37 41 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 101 [ D.51339 ])
            (reg/f:DI 97 [ D.51339 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 97 [ D.51339 ])
        (nil)))
(jump_insn 41 40 42 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 121)
;;  succ:       6 [80.0%]  (FALLTHRU)
;;              15 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125

;; basic block 6, loop depth 0, count 0, freq 4096, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [80.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101
;; lr  def 	 17 [flags] 103 105 139
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125
;; live  gen 	 17 [flags] 103 105 139
;; live  kill	
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 6 (set (reg/f:DI 103 [ D.51337 ])
        (mem/f:DI (plus:DI (reg/f:DI 99 [ D.51337 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_22].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99 [ D.51337 ])
        (nil)))
(insn 44 43 45 6 (set (reg/f:DI 139 [ _27->_vptr.Env ])
        (mem/f:DI (reg/f:DI 103 [ D.51337 ]) [3 _27->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 45 44 48 6 (set (reg/f:DI 105 [ D.51339 ])
        (mem/f:DI (plus:DI (reg/f:DI 139 [ _27->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_28 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 139 [ _27->_vptr.Env ])
        (nil)))
(insn 48 45 49 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 105 [ D.51339 ])
            (reg/f:DI 101 [ D.51339 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 101 [ D.51339 ])
        (nil)))
(jump_insn 49 48 50 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 112)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1990 (nil)))
 -> 112)
;;  succ:       7 [80.1%]  (FALLTHRU)
;;              14 [19.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125

;; basic block 7, loop depth 0, count 0, freq 3281, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [80.1%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u55(6){ }u56(7){ }u57(16){ }u58(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105
;; lr  def 	 17 [flags] 107 109 142
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125
;; live  gen 	 17 [flags] 107 109 142
;; live  kill	
(note 50 49 51 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 7 (set (reg/f:DI 107 [ D.51337 ])
        (mem/f:DI (plus:DI (reg/f:DI 103 [ D.51337 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_27].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.51337 ])
        (nil)))
(insn 52 51 53 7 (set (reg/f:DI 142 [ _32->_vptr.Env ])
        (mem/f:DI (reg/f:DI 107 [ D.51337 ]) [3 _32->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 53 52 56 7 (set (reg/f:DI 109 [ D.51339 ])
        (mem/f:DI (plus:DI (reg/f:DI 142 [ _32->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_33 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 142 [ _32->_vptr.Env ])
        (nil)))
(insn 56 53 57 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 109 [ D.51339 ])
            (reg/f:DI 105 [ D.51339 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 105 [ D.51339 ])
        (nil)))
(jump_insn 57 56 58 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1990 (nil)))
 -> 103)
;;  succ:       8 [80.1%]  (FALLTHRU)
;;              13 [19.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125

;; basic block 8, loop depth 0, count 0, freq 2628, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [80.1%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(6){ }u66(7){ }u67(16){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109
;; lr  def 	 17 [flags] 111 113 145
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125
;; live  gen 	 17 [flags] 111 113 145
;; live  kill	
(note 58 57 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 8 (set (reg/f:DI 111 [ D.51337 ])
        (mem/f:DI (plus:DI (reg/f:DI 107 [ D.51337 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_32].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 107 [ D.51337 ])
        (nil)))
(insn 60 59 61 8 (set (reg/f:DI 145 [ _37->_vptr.Env ])
        (mem/f:DI (reg/f:DI 111 [ D.51337 ]) [3 _37->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 61 60 64 8 (set (reg/f:DI 113 [ D.51339 ])
        (mem/f:DI (plus:DI (reg/f:DI 145 [ _37->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_38 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 145 [ _37->_vptr.Env ])
        (nil)))
(insn 64 61 65 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 113 [ D.51339 ])
            (reg/f:DI 109 [ D.51339 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 109 [ D.51339 ])
        (nil)))
(jump_insn 65 64 66 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 94)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 94)
;;  succ:       9 [80.0%]  (FALLTHRU)
;;              12 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125

;; basic block 9, loop depth 0, count 0, freq 2102, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [80.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113
;; lr  def 	 17 [flags] 115 117 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125
;; live  gen 	 17 [flags] 115 117 148
;; live  kill	
(note 66 65 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 68 9 (set (reg/f:DI 115 [ D.51337 ])
        (mem/f:DI (plus:DI (reg/f:DI 111 [ D.51337 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_37].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 111 [ D.51337 ])
        (nil)))
(insn 68 67 69 9 (set (reg/f:DI 148 [ _42->_vptr.Env ])
        (mem/f:DI (reg/f:DI 115 [ D.51337 ]) [3 _42->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 69 68 72 9 (set (reg/f:DI 117 [ D.51339 ])
        (mem/f:DI (plus:DI (reg/f:DI 148 [ _42->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_43 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 148 [ _42->_vptr.Env ])
        (nil)))
(insn 72 69 73 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 117 [ D.51339 ])
            (reg/f:DI 113 [ D.51339 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 113 [ D.51339 ])
        (nil)))
(jump_insn 73 72 74 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1980 (nil)))
 -> 85)
;;  succ:       10 [80.2%]  (FALLTHRU)
;;              11 [19.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124 125
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124 125

;; basic block 10, loop depth 0, count 0, freq 1686, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [80.2%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u85(6){ }u86(7){ }u87(16){ }u88(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 119 151 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 119 151 152
;; live  kill	
(note 74 73 75 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 10 (set (reg/f:DI 119 [ D.51337 ])
        (mem/f:DI (plus:DI (reg/f:DI 115 [ D.51337 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_42].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 115 [ D.51337 ])
        (nil)))
(insn 76 75 77 10 (set (reg/f:DI 151 [ _47->_vptr.Env ])
        (mem/f:DI (reg/f:DI 119 [ D.51337 ]) [3 _47->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 77 76 78 10 (set (reg/f:DI 152 [ MEM[(int (*__vtbl_ptr_type) () *)_48 + 32B] ])
        (mem/f:DI (plus:DI (reg/f:DI 151 [ _47->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_48 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 151 [ _47->_vptr.Env ])
        (nil)))
(insn 78 77 79 10 (set (reg:DI 2 cx)
        (reg/v/f:DI 125 [ r ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 125 [ r ])
        (nil)))
(insn 79 78 80 10 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 80 79 81 10 (set (reg:DI 4 si)
        (reg/f:DI 119 [ D.51337 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 119 [ D.51337 ])
        (nil)))
(insn 81 80 82 10 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(call_insn 82 81 85 10 (call (mem:QI (reg/f:DI 152 [ MEM[(int (*__vtbl_ptr_type) () *)_48 + 32B] ]) [0 *OBJ_TYPE_REF(_49;(struct Env)_47->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 152 [ MEM[(int (*__vtbl_ptr_type) () *)_48 + 32B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 11, loop depth 0, count 0, freq 416, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [19.8%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u102(6){ }u103(7){ }u104(16){ }u105(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 117 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
(code_label 85 82 86 11 23 "" [1 uses])
(note 86 85 87 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 11 (set (reg:DI 2 cx)
        (reg/v/f:DI 125 [ r ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 125 [ r ])
        (nil)))
(insn 88 87 89 11 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 89 88 90 11 (set (reg:DI 4 si)
        (reg/f:DI 115 [ D.51337 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 115 [ D.51337 ])
        (nil)))
(insn 90 89 91 11 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(call_insn 91 90 94 11 (call (mem:QI (reg/f:DI 117 [ D.51339 ]) [0 *OBJ_TYPE_REF(_44;(struct Env)_42->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 117 [ D.51339 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 12, loop depth 0, count 0, freq 526, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [20.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u116(6){ }u117(7){ }u118(16){ }u119(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111 113 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
(code_label 94 91 95 12 22 "" [1 uses])
(note 95 94 96 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 96 95 97 12 (set (reg:DI 2 cx)
        (reg/v/f:DI 125 [ r ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 125 [ r ])
        (nil)))
(insn 97 96 98 12 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 98 97 99 12 (set (reg:DI 4 si)
        (reg/f:DI 111 [ D.51337 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 111 [ D.51337 ])
        (nil)))
(insn 99 98 100 12 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(call_insn 100 99 103 12 (call (mem:QI (reg/f:DI 113 [ D.51339 ]) [0 *OBJ_TYPE_REF(_39;(struct Env)_37->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 113 [ D.51339 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 13, loop depth 0, count 0, freq 653, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [19.9%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u130(6){ }u131(7){ }u132(16){ }u133(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
(code_label 103 100 104 13 21 "" [1 uses])
(note 104 103 105 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 13 (set (reg:DI 2 cx)
        (reg/v/f:DI 125 [ r ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 125 [ r ])
        (nil)))
(insn 106 105 107 13 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 107 106 108 13 (set (reg:DI 4 si)
        (reg/f:DI 107 [ D.51337 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 107 [ D.51337 ])
        (nil)))
(insn 108 107 109 13 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(call_insn 109 108 112 13 (call (mem:QI (reg/f:DI 109 [ D.51339 ]) [0 *OBJ_TYPE_REF(_34;(struct Env)_32->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 109 [ D.51339 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 14, loop depth 0, count 0, freq 815, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [19.9%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u144(6){ }u145(7){ }u146(16){ }u147(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 105 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
(code_label 112 109 113 14 20 "" [1 uses])
(note 113 112 114 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 115 14 (set (reg:DI 2 cx)
        (reg/v/f:DI 125 [ r ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 125 [ r ])
        (nil)))
(insn 115 114 116 14 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 116 115 117 14 (set (reg:DI 4 si)
        (reg/f:DI 103 [ D.51337 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.51337 ])
        (nil)))
(insn 117 116 118 14 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(call_insn 118 117 121 14 (call (mem:QI (reg/f:DI 105 [ D.51339 ]) [0 *OBJ_TYPE_REF(_29;(struct Env)_27->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 105 [ D.51339 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 15, loop depth 0, count 0, freq 1024, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [20.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u158(6){ }u159(7){ }u160(16){ }u161(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 101 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
(code_label 121 118 122 15 19 "" [1 uses])
(note 122 121 123 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 123 122 124 15 (set (reg:DI 2 cx)
        (reg/v/f:DI 125 [ r ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 125 [ r ])
        (nil)))
(insn 124 123 125 15 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 125 124 126 15 (set (reg:DI 4 si)
        (reg/f:DI 99 [ D.51337 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99 [ D.51337 ])
        (nil)))
(insn 126 125 127 15 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(call_insn 127 126 130 15 (call (mem:QI (reg/f:DI 101 [ D.51339 ]) [0 *OBJ_TYPE_REF(_24;(struct Env)_22->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 101 [ D.51339 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 16, loop depth 0, count 0, freq 1280, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [20.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u172(6){ }u173(7){ }u174(16){ }u175(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 97 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
(code_label 130 127 131 16 18 "" [1 uses])
(note 131 130 132 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 132 131 133 16 (set (reg:DI 2 cx)
        (reg/v/f:DI 125 [ r ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 125 [ r ])
        (nil)))
(insn 133 132 134 16 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 134 133 135 16 (set (reg:DI 4 si)
        (reg/f:DI 95 [ D.51337 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.51337 ])
        (nil)))
(insn 135 134 136 16 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(call_insn 136 135 139 16 (call (mem:QI (reg/f:DI 97 [ D.51339 ]) [0 *OBJ_TYPE_REF(_19;(struct Env)_17->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 97 [ D.51339 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 17, loop depth 0, count 0, freq 1600, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [20.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u186(6){ }u187(7){ }u188(16){ }u189(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 93 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
(code_label 139 136 140 17 17 "" [1 uses])
(note 140 139 141 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 141 140 142 17 (set (reg:DI 2 cx)
        (reg/v/f:DI 125 [ r ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 125 [ r ])
        (nil)))
(insn 142 141 143 17 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 143 142 144 17 (set (reg:DI 4 si)
        (reg/f:DI 91 [ D.51337 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.51337 ])
        (nil)))
(insn 144 143 145 17 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(call_insn 145 144 148 17 (call (mem:QI (reg/f:DI 93 [ D.51339 ]) [0 *OBJ_TYPE_REF(_14;(struct Env)_12->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 93 [ D.51339 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 18, loop depth 0, count 0, freq 2000, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [20.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u200(6){ }u201(7){ }u202(16){ }u203(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 122 124 125
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
(code_label 148 145 149 18 16 "" [1 uses])
(note 149 148 150 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 150 149 151 18 (set (reg:DI 2 cx)
        (reg/v/f:DI 125 [ r ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 125 [ r ])
        (nil)))
(insn 151 150 152 18 (set (reg:DI 1 dx)
        (reg/v/f:DI 124 [ f ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ f ])
        (nil)))
(insn 152 151 153 18 (set (reg:DI 4 si)
        (reg/f:DI 87 [ D.51337 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.51337 ])
        (nil)))
(insn 153 152 154 18 (set (reg:DI 5 di)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(call_insn 154 153 159 18 (call (mem:QI (reg/f:DI 89 [ D.51339 ]) [0 *OBJ_TYPE_REF(_5;(struct Env)_3->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.51339 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122

;; basic block 19, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [100.0%]  (FALLTHRU)
;;              10 [100.0%]  (FALLTHRU)
;;              11 [100.0%]  (FALLTHRU)
;;              12 [100.0%]  (FALLTHRU)
;;              13 [100.0%]  (FALLTHRU)
;;              14 [100.0%]  (FALLTHRU)
;;              15 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU)
;;              17 [100.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u214(6){ }u215(7){ }u216(16){ }u217(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(code_label 159 154 169 19 15 "" [0 uses])
(note 169 159 161 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 161 169 163 19 (set (reg/i:DI 0 ax)
        (reg/f:DI 122 [ <retval> ])) ./include/leveldb/env.h:291 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 122 [ <retval> ])
        (nil)))
(insn 163 161 164 19 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -8 [0xfffffffffffffff8])) [3 D.51341+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) ./include/leveldb/env.h:291 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 164 163 170 19 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 167)
            (pc))) ./include/leveldb/env.h:291 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 167)
;;  succ:       21 [100.0%] 
;;              20 [0.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 4
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [0.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u221(6){ }u222(7){ }u223(16){ }u224(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 170 164 165 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(call_insn 165 170 167 20 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f0d119c66c0 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:291 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f0d119c66c0 __stack_chk_fail>)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (expr_list:REG_NORETURN (const_int 0 [0])
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 9996, maybe hot
;;  prev block 20, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [100.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u226(6){ }u227(7){ }u228(16){ }u229(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 167 165 171 21 25 "" [1 uses])
(note 171 167 168 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 168 171 0 21 (use (reg/i:DI 0 ax)) ./include/leveldb/env.h:291 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function leveldb::Status leveldb::BuildTable(const string&, leveldb::Env*, const leveldb::Options&, leveldb::TableCache*, leveldb::Iterator*, leveldb::FileMetaData*) (_ZN7leveldb10BuildTableERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPNS_3EnvERKNS_7OptionsEPNS_10TableCacheEPNS_8IteratorEPNS_12FileMetaDataE, funcdef_no=2151, decl_uid=23608, cgraph_uid=775, symbol_order=787)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 181 n_edges 291 count 190 (    1)


leveldb::Status leveldb::BuildTable(const string&, leveldb::Env*, const leveldb::Options&, leveldb::TableCache*, leveldb::Iterator*, leveldb::FileMetaData*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={89d,25u} r1={117d,30u} r2={92d,14u} r4={111d,33u} r5={156d,78u} r6={1d,180u} r7={1d,258u} r8={78d} r9={78d} r10={78d} r11={78d} r12={78d} r13={78d} r14={78d} r15={78d} r16={1d,180u} r17={187d,65u} r18={78d} r19={78d} r20={1d,262u,60e} r21={79d} r22={79d} r23={79d} r24={79d} r25={79d} r26={79d} r27={79d} r28={79d} r29={78d} r30={78d} r31={78d} r32={78d} r33={78d} r34={78d} r35={78d} r36={78d} r37={82d,4u} r38={79d,1u} r39={78d} r40={78d} r45={78d} r46={78d} r47={78d} r48={78d} r49={78d} r50={78d} r51={78d} r52={78d} r53={78d} r54={78d} r55={78d} r56={78d} r57={78d} r58={78d} r59={78d} r60={78d} r61={78d} r62={78d} r63={78d} r64={78d} r65={78d} r66={78d} r67={78d} r68={78d} r69={78d} r70={78d} r71={78d} r72={78d} r73={78d} r74={78d} r75={78d} r76={78d} r77={78d} r78={78d} r79={78d} r80={78d} r87={3d,4u} r94={1d,1u} r96={1d,3u} r97={1d,3u} r100={1d,8u} r107={1d,1u} r116={1d,4u} r119={1d,1u} r120={1d,2u} r122={1d,2u} r125={1d,4u} r127={1d,2u} r129={1d,2u} r132={1d,4u} r134={1d,2u} r135={1d,3u} r139={1d,1u} r140={1d,1u} r141={1d,4u} r144={1d,3u} r147={1d,2u} r148={1d,2u} r151={1d,2u} r154={1d,3u} r156={1d,2u} r159={1d,3u} r160={1d,2u} r161={1d,2u} r162={1d,2u} r166={1d,2u} r167={3d,5u} r168={3d,5u} r171={1d,3u} r173={1d,3u} r175={1d,3u} r177={1d,3u} r179={1d,3u} r181={1d,3u} r183={1d,3u} r185={1d,3u} r187={1d,3u} r189={1d,3u} r191={1d,3u} r193={1d,3u} r195={1d,3u} r197={1d,3u} r199={1d,3u} r201={1d,2u} r203={1d,2u} r206={1d,4u} r207={2d,1u} r209={2d,1u} r211={2d,1u} r213={2d,1u} r214={2d,1u} r216={1d,3u} r218={1d,3u} r220={1d,3u} r222={1d,3u} r224={1d,3u} r226={1d,3u} r228={1d,3u} r230={1d,3u} r232={1d,3u} r234={1d,3u} r236={1d,3u} r238={1d,3u} r240={1d,3u} r242={1d,3u} r244={1d,2u} r246={1d,2u} r250={3d,2u} r253={1d,22u} r254={1d,1u} r255={1d,6u} r256={1d,1u} r257={1d,1u} r258={1d,18u} r259={1d,10u} r261={1d,1u} r262={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r269={1d,1u} r270={1d,1u} r273={1d,1u} r276={1d,1u} r279={1d,1u} r282={1d,1u} r285={1d,1u} r288={1d,1u} r291={1d,1u} r294={1d,1u} r297={1d,1u} r298={1d,1u} r299={1d,1u} r302={1d,1u} r305={1d,1u} r308={1d,1u} r311={1d,1u} r314={1d,1u} r317={1d,1u} r320={1d,1u} r323={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r348={1d,1u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r366={1d,1u} r367={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r374={1d,1u} r377={1d,1u} r380={1d,1u} r383={1d,1u} r386={1d,1u} r389={1d,1u} r392={1d,1u} r395={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r401={1d,1u} r403={1d,1u} r405={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,1u} r413={1d,1u} r415={1d,1u} r418={1d,1u} r420={8d,1u} r421={1d,1u} r424={1d,1u} r426={1d,1u} r428={1d,1u} r430={1d,1u} r432={1d,1u} r434={1d,1u} r437={1d,1u} r438={2d,1u} r440={1d,1u} r442={1d,1u} r444={1d,1u} r445={1d,1u} r446={3d,5u} r447={11d,11u} r448={3d,5u} r449={3d,5u} r450={1d,23u} r451={1d,1u} r452={1d,1u} r453={1d,1u} 
;;    total ref usage 7735{6141d,1534u,60e} in 601{523 regular + 78 call} insns.
;; Reaching defs:
;;  sparse invalidated 	0, 1, 2, 4, 5, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80
;;  dense invalidated 	
;;  reg->defs[] map:	0[0,88] 1[89,205] 2[206,297] 4[298,408] 5[409,564] 6[565,565] 7[566,566] 8[567,644] 9[645,722] 10[723,800] 11[801,878] 12[879,956] 13[957,1034] 14[1035,1112] 15[1113,1190] 16[1191,1191] 17[1192,1378] 18[1379,1456] 19[1457,1534] 20[1535,1535] 21[1536,1614] 22[1615,1693] 23[1694,1772] 24[1773,1851] 25[1852,1930] 26[1931,2009] 27[2010,2088] 28[2089,2167] 29[2168,2245] 30[2246,2323] 31[2324,2401] 32[2402,2479] 33[2480,2557] 34[2558,2635] 35[2636,2713] 36[2714,2791] 37[2792,2873] 38[2874,2952] 39[2953,3030] 40[3031,3108] 45[3109,3186] 46[3187,3264] 47[3265,3342] 48[3343,3420] 49[3421,3498] 50[3499,3576] 51[3577,3654] 52[3655,3732] 53[3733,3810] 54[3811,3888] 55[3889,3966] 56[3967,4044] 57[4045,4122] 58[4123,4200] 59[4201,4278] 60[4279,4356] 61[4357,4434] 62[4435,4512] 63[4513,4590] 64[4591,4668] 65[4669,4746] 66[4747,4824] 67[4825,4902] 68[4903,4980] 69[4981,5058] 70[5059,5136] 71[5137,5214] 72[5215,5292] 73[5293,5370] 74[5371,5448] 75[5449,5526] 76[5527,5604] 77[5605,5682] 78[5683,5760] 79[5761,5838] 80[5839,5916] 87[5917,5919] 94[5920,5920] 96[5921,5921] 97[5922,5922] 100[5923,5923] 107[5924,5924] 116[5925,5925] 119[5926,5926] 120[5927,5927] 122[5928,5928] 125[5929,5929] 127[5930,5930] 129[5931,5931] 132[5932,5932] 134[5933,5933] 135[5934,5934] 139[5935,5935] 140[5936,5936] 141[5937,5937] 144[5938,5938] 147[5939,5939] 148[5940,5940] 151[5941,5941] 154[5942,5942] 156[5943,5943] 159[5944,5944] 160[5945,5945] 161[5946,5946] 162[5947,5947] 166[5948,5948] 167[5949,5951] 168[5952,5954] 171[5955,5955] 173[5956,5956] 175[5957,5957] 177[5958,5958] 179[5959,5959] 181[5960,5960] 183[5961,5961] 185[5962,5962] 187[5963,5963] 189[5964,5964] 191[5965,5965] 193[5966,5966] 195[5967,5967] 197[5968,5968] 199[5969,5969] 201[5970,5970] 203[5971,5971] 206[5972,5972] 207[5973,5974] 209[5975,5976] 211[5977,5978] 213[5979,5980] 214[5981,5982] 216[5983,5983] 218[5984,5984] 220[5985,5985] 222[5986,5986] 224[5987,5987] 226[5988,5988] 228[5989,5989] 230[5990,5990] 232[5991,5991] 234[5992,5992] 236[5993,5993] 238[5994,5994] 240[5995,5995] 242[5996,5996] 244[5997,5997] 246[5998,5998] 250[5999,6001] 253[6002,6002] 254[6003,6003] 255[6004,6004] 256[6005,6005] 257[6006,6006] 258[6007,6007] 259[6008,6008] 261[6009,6009] 262[6010,6010] 264[6011,6011] 265[6012,6012] 266[6013,6013] 267[6014,6014] 269[6015,6015] 270[6016,6016] 273[6017,6017] 276[6018,6018] 279[6019,6019] 282[6020,6020] 285[6021,6021] 288[6022,6022] 291[6023,6023] 294[6024,6024] 297[6025,6025] 298[6026,6026] 299[6027,6027] 302[6028,6028] 305[6029,6029] 308[6030,6030] 311[6031,6031] 314[6032,6032] 317[6033,6033] 320[6034,6034] 323[6035,6035] 327[6036,6036] 328[6037,6037] 329[6038,6038] 330[6039,6039] 331[6040,6040] 332[6041,6041] 333[6042,6042] 334[6043,6043] 335[6044,6044] 336[6045,6045] 338[6046,6046] 339[6047,6047] 340[6048,6048] 342[6049,6049] 343[6050,6050] 344[6051,6051] 348[6052,6052] 349[6053,6053] 350[6054,6054] 351[6055,6055] 352[6056,6056] 353[6057,6057] 354[6058,6058] 355[6059,6059] 356[6060,6060] 357[6061,6061] 358[6062,6062] 359[6063,6063] 360[6064,6064] 361[6065,6065] 362[6066,6066] 363[6067,6067] 364[6068,6068] 366[6069,6069] 367[6070,6070] 368[6071,6071] 369[6072,6072] 370[6073,6073] 371[6074,6074] 374[6075,6075] 377[6076,6076] 380[6077,6077] 383[6078,6078] 386[6079,6079] 389[6080,6080] 392[6081,6081] 395[6082,6082] 397[6083,6083] 398[6084,6084] 399[6085,6085] 401[6086,6086] 403[6087,6087] 405[6088,6088] 407[6089,6089] 409[6090,6090] 411[6091,6091] 413[6092,6092] 415[6093,6093] 418[6094,6094] 420[6095,6102] 421[6103,6103] 424[6104,6104] 426[6105,6105] 428[6106,6106] 430[6107,6107] 432[6108,6108] 434[6109,6109] 437[6110,6110] 438[6111,6112] 440[6113,6113] 442[6114,6114] 444[6115,6115] 445[6116,6116] 446[6117,6119] 447[6120,6130] 448[6131,6133] 449[6134,6136] 450[6137,6137] 451[6138,6138] 452[6139,6139] 453[6140,6140] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d88(0){ }d205(1){ }d297(2){ }d408(4){ }d564(5){ }d565(6){ }d566(7){ }d1191(16){ }d1535(20){ }d1614(21){ }d1693(22){ }d1772(23){ }d1851(24){ }d1930(25){ }d2009(26){ }d2088(27){ }d2167(28){ }d2873(37){ }d2952(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[88],1[205],2[297],4[408],5[564],6[565],7[566],16[1191],20[1535],21[1614],22[1693],23[1772],24[1851],25[1930],26[2009],27[2088],28[2167],37[2873],38[2952]
;; rd  kill	(4) 6[565],7[566],16[1191],20[1535]
;;  UD chains for artificial uses at top
;; lr  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; rd  out 	(10) 1[205],2[297],4[408],5[564],6[565],7[566],16[1191],20[1535],37[2873],38[2952]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 171(EH) 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d565(bb 0 insn -1) }u1(7){ d566(bb 0 insn -1) }u2(16){ d1191(bb 0 insn -1) }u3(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 253 254 255 256 257 258 259 261 262
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 5 [di] 253 254 255 256 257 258 259 261 262
;; live  kill	 17 [flags]
;; rd  in  	(10) 1[205],2[297],4[408],5[564],6[565],7[566],16[1191],20[1535],37[2873],38[2952]
;; rd  gen 	(9) 253[6002],254[6003],255[6004],256[6005],257[6006],258[6007],259[6008],261[6009],262[6010]
;; rd  kill	(9) 253[6002],254[6003],255[6004],256[6005],257[6006],258[6007],259[6008],261[6009],262[6010]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 254 255 256 257 258 259
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 254 255 256 257 258 259
;; rd  out 	(11) 6[565],7[566],16[1191],20[1535],253[6002],254[6003],255[6004],256[6005],257[6006],258[6007],259[6008]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 2 )->[3]->( 171(EH) 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(6){ d565(bb 0 insn -1) }u21(7){ d566(bb 0 insn -1) }u22(16){ d1191(bb 0 insn -1) }u23(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 254 255 256 257 258 259
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 254 259
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 264 450
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 254 255 256 257 258 259
;; live  gen 	 1 [dx] 4 [si] 5 [di] 264 450
;; live  kill	 17 [flags]
;; rd  in  	(11) 6[565],7[566],16[1191],20[1535],253[6002],254[6003],255[6004],256[6005],257[6006],258[6007],259[6008]
;; rd  gen 	(2) 264[6011],450[6137]
;; rd  kill	(2) 264[6011],450[6137]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; rd  out 	(11) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 3 )->[4]->( 167(EH) 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u34(6){ d565(bb 0 insn -1) }u35(7){ d566(bb 0 insn -1) }u36(16){ d1191(bb 0 insn -1) }u37(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 265 266
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; live  gen 	 0 [ax] 5 [di] 265 266
;; live  kill	
;; rd  in  	(11) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(3) 0[85],265[6012],266[6013]
;; rd  kill	(2) 265[6012],266[6013]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; rd  out 	(12) 0[85],6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u44(6){ d565(bb 0 insn -1) }u45(7){ d566(bb 0 insn -1) }u46(16){ d1191(bb 0 insn -1) }u47(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 94
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 94
;; live  kill	
;; rd  in  	(12) 0[85],6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(2) 17[1374],94[5920]
;; rd  kill	(1) 94[5920]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; rd  out 	(11) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 5 )->[6]->( 104 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u51(6){ d565(bb 0 insn -1) }u52(7){ d566(bb 0 insn -1) }u53(16){ d1191(bb 0 insn -1) }u54(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 450
;; live  gen 	 447
;; live  kill	
;; rd  in  	(11) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(1) 447[6120]
;; rd  kill	(11) 447[6120,6121,6122,6123,6124,6125,6126,6127,6128,6129,6130]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; rd  out 	(10) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],258[6007],259[6008],447[6120],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 5 )->[7]->( 8 27 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u56(6){ d565(bb 0 insn -1) }u57(7){ d566(bb 0 insn -1) }u58(16){ d1191(bb 0 insn -1) }u59(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 255
;; lr  def 	 17 [flags] 96 267 269
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 96 267 269
;; live  kill	
;; rd  in  	(11) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(4) 17[1231],96[5921],267[6014],269[6015]
;; rd  kill	(3) 96[5921],267[6014],269[6015]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 253 255 256 257 258 259 450
;; rd  out 	(12) 6[565],7[566],16[1191],20[1535],96[5921],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 7 )->[8]->( 9 26 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(6){ d565(bb 0 insn -1) }u66(7){ d566(bb 0 insn -1) }u67(16){ d1191(bb 0 insn -1) }u68(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 255
;; lr  def 	 17 [flags] 171 173 270
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 171 173 270
;; live  kill	
;; rd  in  	(12) 6[565],7[566],16[1191],20[1535],96[5921],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(4) 17[1230],171[5955],173[5956],270[6016]
;; rd  kill	(3) 171[5955],173[5956],270[6016]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 253 255 256 257 258 259 450
;; rd  out 	(13) 6[565],7[566],16[1191],20[1535],171[5955],173[5956],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 8 )->[9]->( 10 25 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u75(6){ d565(bb 0 insn -1) }u76(7){ d566(bb 0 insn -1) }u77(16){ d1191(bb 0 insn -1) }u78(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173
;; lr  def 	 17 [flags] 175 177 273
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 175 177 273
;; live  kill	
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],171[5955],173[5956],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(4) 17[1229],175[5957],177[5958],273[6017]
;; rd  kill	(3) 175[5957],177[5958],273[6017]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 253 255 256 257 258 259 450
;; rd  out 	(13) 6[565],7[566],16[1191],20[1535],175[5957],177[5958],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 9 )->[10]->( 11 24 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u85(6){ d565(bb 0 insn -1) }u86(7){ d566(bb 0 insn -1) }u87(16){ d1191(bb 0 insn -1) }u88(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177
;; lr  def 	 17 [flags] 179 181 276
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 179 181 276
;; live  kill	
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],175[5957],177[5958],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(4) 17[1228],179[5959],181[5960],276[6018]
;; rd  kill	(3) 179[5959],181[5960],276[6018]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 253 255 256 257 258 259 450
;; rd  out 	(13) 6[565],7[566],16[1191],20[1535],179[5959],181[5960],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 10 )->[11]->( 12 23 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u95(6){ d565(bb 0 insn -1) }u96(7){ d566(bb 0 insn -1) }u97(16){ d1191(bb 0 insn -1) }u98(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181
;; lr  def 	 17 [flags] 183 185 279
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 183 185 279
;; live  kill	
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],179[5959],181[5960],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(4) 17[1227],183[5961],185[5962],279[6019]
;; rd  kill	(3) 183[5961],185[5962],279[6019]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 253 255 256 257 258 259 450
;; rd  out 	(13) 6[565],7[566],16[1191],20[1535],183[5961],185[5962],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 11 )->[12]->( 13 22 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u105(6){ d565(bb 0 insn -1) }u106(7){ d566(bb 0 insn -1) }u107(16){ d1191(bb 0 insn -1) }u108(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185
;; lr  def 	 17 [flags] 187 189 282
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 187 189 282
;; live  kill	
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],183[5961],185[5962],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(4) 17[1226],187[5963],189[5964],282[6020]
;; rd  kill	(3) 187[5963],189[5964],282[6020]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 253 255 256 257 258 259 450
;; rd  out 	(13) 6[565],7[566],16[1191],20[1535],187[5963],189[5964],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 12 )->[13]->( 14 21 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u115(6){ d565(bb 0 insn -1) }u116(7){ d566(bb 0 insn -1) }u117(16){ d1191(bb 0 insn -1) }u118(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189
;; lr  def 	 17 [flags] 191 193 285
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 191 193 285
;; live  kill	
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],187[5963],189[5964],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(4) 17[1225],191[5965],193[5966],285[6021]
;; rd  kill	(3) 191[5965],193[5966],285[6021]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 253 255 256 257 258 259 450
;; rd  out 	(13) 6[565],7[566],16[1191],20[1535],191[5965],193[5966],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 13 )->[14]->( 15 20 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u125(6){ d565(bb 0 insn -1) }u126(7){ d566(bb 0 insn -1) }u127(16){ d1191(bb 0 insn -1) }u128(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193
;; lr  def 	 17 [flags] 195 197 288
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 195 197 288
;; live  kill	
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],191[5965],193[5966],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(4) 17[1224],195[5967],197[5968],288[6022]
;; rd  kill	(3) 195[5967],197[5968],288[6022]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 253 255 256 257 258 259 450
;; rd  out 	(13) 6[565],7[566],16[1191],20[1535],195[5967],197[5968],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 14 )->[15]->( 16 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u135(6){ d565(bb 0 insn -1) }u136(7){ d566(bb 0 insn -1) }u137(16){ d1191(bb 0 insn -1) }u138(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197
;; lr  def 	 17 [flags] 199 201 291
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 199 201 291
;; live  kill	
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],195[5967],197[5968],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(4) 17[1223],199[5969],201[5970],291[6023]
;; rd  kill	(3) 199[5969],201[5970],291[6023]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 201 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 201 253 255 256 257 258 259 450
;; rd  out 	(13) 6[565],7[566],16[1191],20[1535],199[5969],201[5970],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 15 )->[16]->( 17 167(EH) )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u145(6){ d565(bb 0 insn -1) }u146(7){ d566(bb 0 insn -1) }u147(16){ d1191(bb 0 insn -1) }u148(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 203 294 297 298 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 203 294 297 298 447
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],199[5969],201[5970],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(5) 203[5971],294[6024],297[6025],298[6026],447[6121]
;; rd  kill	(15) 203[5971],294[6024],297[6025],298[6026],447[6120,6121,6122,6123,6124,6125,6126,6127,6128,6129,6130]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(12) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 16 19 20 21 22 23 24 25 26 27 )->[17]->( 28 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u167(6){ d565(bb 0 insn -1) }u168(7){ d566(bb 0 insn -1) }u169(16){ d1191(bb 0 insn -1) }u170(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 87 206
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  gen 	 17 [flags] 87 206
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(3) 17[1371],87[5919],206[5972]
;; rd  kill	(4) 87[5917,5918,5919],206[5972]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 206 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 206 253 255 256 257 258 259 447 450
;; rd  out 	(23) 6[565],7[566],16[1191],20[1535],87[5919],206[5972],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 17 )->[18]->( 35 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u176(6){ d565(bb 0 insn -1) }u177(7){ d566(bb 0 insn -1) }u178(16){ d1191(bb 0 insn -1) }u179(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206
;; lr  def 	 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206 253 255 256 257 258 259 447 450
;; live  gen 	 250
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],87[5919],206[5972],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 250[5999]
;; rd  kill	(3) 250[5999,6000,6001]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; rd  out 	(22) 6[565],7[566],16[1191],20[1535],250[5999],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 15 )->[19]->( 167(EH) 17 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u181(6){ d565(bb 0 insn -1) }u182(7){ d566(bb 0 insn -1) }u183(16){ d1191(bb 0 insn -1) }u184(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 201 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 201 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 299 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 201 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 299 447
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],199[5969],201[5970],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(2) 299[6027],447[6122]
;; rd  kill	(12) 299[6027],447[6120,6121,6122,6123,6124,6125,6126,6127,6128,6129,6130]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(12) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6122],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 14 )->[20]->( 167(EH) 17 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u200(6){ d565(bb 0 insn -1) }u201(7){ d566(bb 0 insn -1) }u202(16){ d1191(bb 0 insn -1) }u203(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 302 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 302 447
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],195[5967],197[5968],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(2) 302[6028],447[6123]
;; rd  kill	(12) 302[6028],447[6120,6121,6122,6123,6124,6125,6126,6127,6128,6129,6130]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(12) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6123],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 13 )->[21]->( 167(EH) 17 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u219(6){ d565(bb 0 insn -1) }u220(7){ d566(bb 0 insn -1) }u221(16){ d1191(bb 0 insn -1) }u222(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 305 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 305 447
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],191[5965],193[5966],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(2) 305[6029],447[6124]
;; rd  kill	(12) 305[6029],447[6120,6121,6122,6123,6124,6125,6126,6127,6128,6129,6130]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(12) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6124],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 12 )->[22]->( 167(EH) 17 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u238(6){ d565(bb 0 insn -1) }u239(7){ d566(bb 0 insn -1) }u240(16){ d1191(bb 0 insn -1) }u241(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 308 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 308 447
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],187[5963],189[5964],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(2) 308[6030],447[6125]
;; rd  kill	(12) 308[6030],447[6120,6121,6122,6123,6124,6125,6126,6127,6128,6129,6130]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(12) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6125],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 11 )->[23]->( 167(EH) 17 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u257(6){ d565(bb 0 insn -1) }u258(7){ d566(bb 0 insn -1) }u259(16){ d1191(bb 0 insn -1) }u260(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 311 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 311 447
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],183[5961],185[5962],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(2) 311[6031],447[6126]
;; rd  kill	(12) 311[6031],447[6120,6121,6122,6123,6124,6125,6126,6127,6128,6129,6130]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(12) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6126],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 10 )->[24]->( 167(EH) 17 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u276(6){ d565(bb 0 insn -1) }u277(7){ d566(bb 0 insn -1) }u278(16){ d1191(bb 0 insn -1) }u279(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 314 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 314 447
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],179[5959],181[5960],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(2) 314[6032],447[6127]
;; rd  kill	(12) 314[6032],447[6120,6121,6122,6123,6124,6125,6126,6127,6128,6129,6130]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(12) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6127],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 9 )->[25]->( 167(EH) 17 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u295(6){ d565(bb 0 insn -1) }u296(7){ d566(bb 0 insn -1) }u297(16){ d1191(bb 0 insn -1) }u298(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 317 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 317 447
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],175[5957],177[5958],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(2) 317[6033],447[6128]
;; rd  kill	(12) 317[6033],447[6120,6121,6122,6123,6124,6125,6126,6127,6128,6129,6130]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(12) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6128],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 8 )->[26]->( 167(EH) 17 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u314(6){ d565(bb 0 insn -1) }u315(7){ d566(bb 0 insn -1) }u316(16){ d1191(bb 0 insn -1) }u317(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 320 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 320 447
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],171[5955],173[5956],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(2) 320[6034],447[6129]
;; rd  kill	(12) 320[6034],447[6120,6121,6122,6123,6124,6125,6126,6127,6128,6129,6130]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(12) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6129],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 7 )->[27]->( 167(EH) 17 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u333(6){ d565(bb 0 insn -1) }u334(7){ d566(bb 0 insn -1) }u335(16){ d1191(bb 0 insn -1) }u336(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 255 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 323 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 323 447
;; live  kill	 17 [flags]
;; rd  in  	(12) 6[565],7[566],16[1191],20[1535],96[5921],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(2) 323[6035],447[6130]
;; rd  kill	(12) 323[6035],447[6120,6121,6122,6123,6124,6125,6126,6127,6128,6129,6130]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(12) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 17 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u352(6){ d565(bb 0 insn -1) }u353(7){ d566(bb 0 insn -1) }u354(16){ d1191(bb 0 insn -1) }u355(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 206 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 206 253 255 256 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],87[5919],206[5972],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1352]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 206 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 206 253 255 256 257 258 259 447 450
;; rd  out 	(23) 6[565],7[566],16[1191],20[1535],87[5919],206[5972],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 28 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u358(6){ d565(bb 0 insn -1) }u359(7){ d566(bb 0 insn -1) }u360(16){ d1191(bb 0 insn -1) }u361(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206 253 255 256 257 258 259 447 450
;; live  gen 	 5 [di] 87
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],87[5919],206[5972],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 87[5918]
;; rd  kill	(3) 87[5917,5918,5919]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; rd  out 	(22) 6[565],7[566],16[1191],20[1535],87[5918],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 28 29 )->[30]->( 31 33 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u366(6){ d565(bb 0 insn -1) }u367(7){ d566(bb 0 insn -1) }u368(16){ d1191(bb 0 insn -1) }u369(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],87[5918,5919],206[5972],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1350]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; rd  out 	(23) 6[565],7[566],16[1191],20[1535],87[5918,5919],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 30 )->[31]->( 141(EH) 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u372(6){ d565(bb 0 insn -1) }u373(7){ d566(bb 0 insn -1) }u374(16){ d1191(bb 0 insn -1) }u375(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],87[5918,5919],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 0[73]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(22) 0[73],6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 31 )->[32]->( 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u379(6){ d565(bb 0 insn -1) }u380(7){ d566(bb 0 insn -1) }u381(16){ d1191(bb 0 insn -1) }u382(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87 250
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  gen 	 87 250
;; live  kill	
;; rd  in  	(22) 0[73],6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(2) 87[5917],250[6001]
;; rd  kill	(6) 87[5917,5918,5919],250[5999,6000,6001]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 250 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 250 253 255 256 257 258 259 447 450
;; rd  out 	(23) 6[565],7[566],16[1191],20[1535],87[5917],250[6001],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 30 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u385(6){ d565(bb 0 insn -1) }u386(7){ d566(bb 0 insn -1) }u387(16){ d1191(bb 0 insn -1) }u388(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; live  gen 	 250
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],87[5918,5919],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 250[6000]
;; rd  kill	(3) 250[5999,6000,6001]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 250 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 250 253 255 256 257 258 259 447 450
;; rd  out 	(24) 6[565],7[566],16[1191],20[1535],87[5918,5919],250[6000],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 33 32 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u389(6){ d565(bb 0 insn -1) }u390(7){ d566(bb 0 insn -1) }u391(16){ d1191(bb 0 insn -1) }u392(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 250 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 250 253 255 256 257 258 259 447 450
;; live  gen 	
;; live  kill	
;; rd  in  	(26) 6[565],7[566],16[1191],20[1535],87[5917,5918,5919],250[6000,6001],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; rd  out 	(23) 6[565],7[566],16[1191],20[1535],250[6000,6001],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 34 18 )->[35]->( 36 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u395(6){ d565(bb 0 insn -1) }u396(7){ d566(bb 0 insn -1) }u397(16){ d1191(bb 0 insn -1) }u398(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],250[5999,6000,6001],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1348]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; rd  out 	(24) 6[565],7[566],16[1191],20[1535],250[5999,6000,6001],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 35 )->[36]->( 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u401(6){ d565(bb 0 insn -1) }u402(7){ d566(bb 0 insn -1) }u403(16){ d1191(bb 0 insn -1) }u404(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],250[5999,6000,6001],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 35 36 )->[37]->( 139 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u408(6){ d565(bb 0 insn -1) }u409(7){ d566(bb 0 insn -1) }u410(16){ d1191(bb 0 insn -1) }u411(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],250[5999,6000,6001],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1346]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 37 )->[38]->( 167(EH) 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u414(6){ d565(bb 0 insn -1) }u415(7){ d566(bb 0 insn -1) }u416(16){ d1191(bb 0 insn -1) }u417(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 0[71]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; rd  out 	(22) 0[71],6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 38 )->[39]->( 145(EH) 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u420(6){ d565(bb 0 insn -1) }u421(7){ d566(bb 0 insn -1) }u422(16){ d1191(bb 0 insn -1) }u423(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 256
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 100 327
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 100 327
;; live  kill	
;; rd  in  	(22) 0[71],6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(2) 100[5923],327[6036]
;; rd  kill	(2) 100[5923],327[6036]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 39 )->[40]->( 167(EH) 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u433(6){ d565(bb 0 insn -1) }u434(7){ d566(bb 0 insn -1) }u435(16){ d1191(bb 0 insn -1) }u436(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 328 329
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 328 329
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(4) 0[69],1[183],328[6037],329[6038]
;; rd  kill	(2) 328[6037],329[6038]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; rd  out 	(23) 0[69],1[183],6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 40 )->[41]->( 42 167(EH) )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u443(6){ d565(bb 0 insn -1) }u444(7){ d566(bb 0 insn -1) }u445(16){ d1191(bb 0 insn -1) }u446(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 259
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 330 331 444 445
;; live  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 330 331 444 445
;; live  kill	 17 [flags]
;; rd  in  	(23) 0[69],1[183],6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(5) 0[68],330[6039],331[6040],444[6115],445[6116]
;; rd  kill	(4) 330[6039],331[6040],444[6115],445[6116]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 41 )->[42]->( 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u461(6){ d565(bb 0 insn -1) }u462(7){ d566(bb 0 insn -1) }u463(16){ d1191(bb 0 insn -1) }u464(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 259
;; lr  def 	 17 [flags] 451 452 453
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 451 452 453
;; live  kill	 17 [flags]
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(3) 451[6138],452[6139],453[6140]
;; rd  kill	(3) 451[6138],452[6139],453[6140]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; rd  out 	(24) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 42 49 )->[43]->( 167(EH) 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u468(6){ d565(bb 0 insn -1) }u469(7){ d566(bb 0 insn -1) }u470(16){ d1191(bb 0 insn -1) }u471(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 332 333
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 0 [ax] 5 [di] 332 333
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;; rd  gen 	(3) 0[67],332[6041],333[6042]
;; rd  kill	(2) 332[6041],333[6042]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; rd  out 	(25) 0[67],6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 43 )->[44]->( 45 50 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u478(6){ d565(bb 0 insn -1) }u479(7){ d566(bb 0 insn -1) }u480(16){ d1191(bb 0 insn -1) }u481(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 107
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 17 [flags] 107
;; live  kill	
;; rd  in  	(25) 0[67],6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;; rd  gen 	(2) 17[1339],107[5924]
;; rd  kill	(1) 107[5924]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; rd  out 	(24) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 44 )->[45]->( 167(EH) 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u485(6){ d565(bb 0 insn -1) }u486(7){ d566(bb 0 insn -1) }u487(16){ d1191(bb 0 insn -1) }u488(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 334 335
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 334 335
;; live  kill	
;; rd  in  	(26) 6[565],7[566],16[1191],17[1339],20[1535],100[5923],107[5924],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;; rd  gen 	(4) 0[66],1[178],334[6043],335[6044]
;; rd  kill	(2) 334[6043],335[6044]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; rd  out 	(26) 0[66],1[178],6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 45 )->[46]->( 47 167(EH) )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u495(6){ d565(bb 0 insn -1) }u496(7){ d566(bb 0 insn -1) }u497(16){ d1191(bb 0 insn -1) }u498(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 259 451
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 336 338 339 340
;; live  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 336 338 339 340
;; live  kill	
;; rd  in  	(26) 0[66],1[178],6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;; rd  gen 	(5) 0[65],336[6045],338[6046],339[6047],340[6048]
;; rd  kill	(4) 336[6045],338[6046],339[6047],340[6048]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; rd  out 	(24) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 46 )->[47]->( 167(EH) 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u516(6){ d565(bb 0 insn -1) }u517(7){ d566(bb 0 insn -1) }u518(16){ d1191(bb 0 insn -1) }u519(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 342 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 342 343
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;; rd  gen 	(4) 0[64],1[174],342[6049],343[6050]
;; rd  kill	(2) 342[6049],343[6050]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; rd  out 	(26) 0[64],1[174],6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 47 )->[48]->( 167(EH) 49 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u526(6){ d565(bb 0 insn -1) }u527(7){ d566(bb 0 insn -1) }u528(16){ d1191(bb 0 insn -1) }u529(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 452 453
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 344
;; live  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 1 [dx] 4 [si] 5 [di] 344
;; live  kill	
;; rd  in  	(26) 0[64],1[174],6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;; rd  gen 	(1) 344[6051]
;; rd  kill	(1) 344[6051]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; rd  out 	(24) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 48 )->[49]->( 167(EH) 43 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u543(6){ d565(bb 0 insn -1) }u544(7){ d566(bb 0 insn -1) }u545(16){ d1191(bb 0 insn -1) }u546(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 348 349
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 5 [di] 348 349
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;; rd  gen 	(2) 348[6052],349[6053]
;; rd  kill	(2) 348[6052],349[6053]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; rd  out 	(24) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 44 )->[50]->( 51 64 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u553(6){ d565(bb 0 insn -1) }u554(7){ d566(bb 0 insn -1) }u555(16){ d1191(bb 0 insn -1) }u556(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;; rd  gen 	(1) 17[1333]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 50 )->[51]->( 167(EH) 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u559(6){ d565(bb 0 insn -1) }u560(7){ d566(bb 0 insn -1) }u561(16){ d1191(bb 0 insn -1) }u562(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 350
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 4 [si] 5 [di] 350
;; live  kill	 17 [flags]
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 350[6054]
;; rd  kill	(1) 350[6054]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 51 )->[52]->( 53 60 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u570(6){ d565(bb 0 insn -1) }u571(7){ d566(bb 0 insn -1) }u572(16){ d1191(bb 0 insn -1) }u573(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 97 167
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 17 [flags] 97 167
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(3) 17[1330],97[5922],167[5951]
;; rd  kill	(4) 97[5922],167[5949,5950,5951]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 167 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 167 253 255 257 258 259 447 450
;; rd  out 	(23) 6[565],7[566],16[1191],20[1535],97[5922],100[5923],167[5951],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 52 )->[53]->( 54 55 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u579(6){ d565(bb 0 insn -1) }u580(7){ d566(bb 0 insn -1) }u581(16){ d1191(bb 0 insn -1) }u582(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 167 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 167 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],97[5922],100[5923],167[5951],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1329]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 167 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 167 253 255 257 258 259 447 450
;; rd  out 	(23) 6[565],7[566],16[1191],20[1535],97[5922],100[5923],167[5951],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 53 )->[54]->( 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u585(6){ d565(bb 0 insn -1) }u586(7){ d566(bb 0 insn -1) }u587(16){ d1191(bb 0 insn -1) }u588(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 167
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 253 255 257 258 259 447 450
;; live  gen 	 5 [di] 167
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],97[5922],100[5923],167[5951],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 167[5950]
;; rd  kill	(3) 167[5949,5950,5951]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; rd  out 	(22) 6[565],7[566],16[1191],20[1535],100[5923],167[5950],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 53 54 )->[55]->( 56 58 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u593(6){ d565(bb 0 insn -1) }u594(7){ d566(bb 0 insn -1) }u595(16){ d1191(bb 0 insn -1) }u596(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],97[5922],100[5923],167[5950,5951],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1327]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; rd  out 	(23) 6[565],7[566],16[1191],20[1535],100[5923],167[5950,5951],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 55 )->[56]->( 147(EH) 57 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u599(6){ d565(bb 0 insn -1) }u600(7){ d566(bb 0 insn -1) }u601(16){ d1191(bb 0 insn -1) }u602(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],100[5923],167[5950,5951],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 0[59]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; rd  out 	(22) 0[59],6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 56 )->[57]->( 59 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u606(6){ d565(bb 0 insn -1) }u607(7){ d566(bb 0 insn -1) }u608(16){ d1191(bb 0 insn -1) }u609(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 167 207
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 167 207
;; live  kill	
;; rd  in  	(22) 0[59],6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(2) 167[5949],207[5974]
;; rd  kill	(5) 167[5949,5950,5951],207[5973,5974]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 207 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 207 253 255 257 258 259 447 450
;; rd  out 	(23) 6[565],7[566],16[1191],20[1535],100[5923],167[5949],207[5974],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 55 )->[58]->( 59 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u612(6){ d565(bb 0 insn -1) }u613(7){ d566(bb 0 insn -1) }u614(16){ d1191(bb 0 insn -1) }u615(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 207
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  gen 	 207
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],100[5923],167[5950,5951],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 207[5973]
;; rd  kill	(2) 207[5973,5974]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 207 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 207 253 255 257 258 259 447 450
;; rd  out 	(24) 6[565],7[566],16[1191],20[1535],100[5923],167[5950,5951],207[5973],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 58 57 )->[59]->( 60 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u616(6){ d565(bb 0 insn -1) }u617(7){ d566(bb 0 insn -1) }u618(16){ d1191(bb 0 insn -1) }u619(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 207 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 207 253
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 207 253 255 257 258 259 447 450
;; live  gen 	
;; live  kill	
;; rd  in  	(26) 6[565],7[566],16[1191],20[1535],100[5923],167[5949,5950,5951],207[5973,5974],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; rd  out 	(24) 6[565],7[566],16[1191],20[1535],100[5923],167[5949,5950,5951],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 59 52 )->[60]->( 61 175 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u622(6){ d565(bb 0 insn -1) }u623(7){ d566(bb 0 insn -1) }u624(16){ d1191(bb 0 insn -1) }u625(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(25) 6[565],7[566],16[1191],20[1535],97[5922],100[5923],167[5949,5950,5951],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1325]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; rd  out 	(24) 6[565],7[566],16[1191],20[1535],100[5923],167[5949,5950,5951],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 60 )->[61]->( 175 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u628(6){ d565(bb 0 insn -1) }u629(7){ d566(bb 0 insn -1) }u630(16){ d1191(bb 0 insn -1) }u631(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],100[5923],167[5949,5950,5951],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 175 )->[62]->( 167(EH) 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u635(6){ d565(bb 0 insn -1) }u636(7){ d566(bb 0 insn -1) }u637(16){ d1191(bb 0 insn -1) }u638(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 0[57]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; rd  out 	(22) 0[57],6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 62 )->[63]->( 65 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u642(6){ d565(bb 0 insn -1) }u643(7){ d566(bb 0 insn -1) }u644(16){ d1191(bb 0 insn -1) }u645(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 259
;; lr  def 	 119
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 119
;; live  kill	
;; rd  in  	(22) 0[57],6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 119[5926]
;; rd  kill	(1) 119[5926]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 50 )->[64]->( 167(EH) 65 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u649(6){ d565(bb 0 insn -1) }u650(7){ d566(bb 0 insn -1) }u651(16){ d1191(bb 0 insn -1) }u652(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 63 64 175 )->[65]->( 66 89 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u656(6){ d565(bb 0 insn -1) }u657(7){ d566(bb 0 insn -1) }u658(16){ d1191(bb 0 insn -1) }u659(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1319]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; rd  out 	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 65 )->[66]->( 167(EH) 67 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u668(6){ d565(bb 0 insn -1) }u669(7){ d566(bb 0 insn -1) }u670(16){ d1191(bb 0 insn -1) }u671(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 122 351 352 353
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 4 [si] 5 [di] 122 351 352 353
;; live  kill	 17 [flags]
;; rd  in  	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(4) 122[5928],351[6055],352[6056],353[6057]
;; rd  kill	(4) 122[5928],351[6055],352[6056],353[6057]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; rd  out 	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 66 )->[67]->( 69 68 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u683(6){ d565(bb 0 insn -1) }u684(7){ d566(bb 0 insn -1) }u685(16){ d1191(bb 0 insn -1) }u686(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags] 116
;; live  kill	
;; rd  in  	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(2) 17[1316],116[5925]
;; rd  kill	(1) 116[5925]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],116[5925],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 67 )->[68]->( 75 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u691(6){ d565(bb 0 insn -1) }u692(7){ d566(bb 0 insn -1) }u693(16){ d1191(bb 0 insn -1) }u694(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 446
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; live  gen 	 446
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],116[5925],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 446[6117]
;; rd  kill	(3) 446[6117,6118,6119]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],446[6117],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 67 )->[69]->( 70 71 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u696(6){ d565(bb 0 insn -1) }u697(7){ d566(bb 0 insn -1) }u698(16){ d1191(bb 0 insn -1) }u699(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],116[5925],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1315]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],116[5925],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 69 )->[70]->( 71 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u702(6){ d565(bb 0 insn -1) }u703(7){ d566(bb 0 insn -1) }u704(16){ d1191(bb 0 insn -1) }u705(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],116[5925],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; rd  out 	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 69 70 )->[71]->( 72 74 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u709(6){ d565(bb 0 insn -1) }u710(7){ d566(bb 0 insn -1) }u711(16){ d1191(bb 0 insn -1) }u712(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 209 446
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags] 209 446
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],116[5925],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(3) 17[1202],209[5975],446[6119]
;; rd  kill	(5) 209[5975,5976],446[6117,6118,6119]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253 255 257 258 259 446 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253 255 257 258 259 446 447 450
;; rd  out 	(22) 6[565],7[566],16[1191],20[1535],209[5975],253[6002],255[6004],257[6006],258[6007],259[6008],446[6119],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 71 )->[72]->( 151(EH) 73 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u717(6){ d565(bb 0 insn -1) }u718(7){ d566(bb 0 insn -1) }u719(16){ d1191(bb 0 insn -1) }u720(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 446
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
;; rd  in  	(22) 6[565],7[566],16[1191],20[1535],209[5975],253[6002],255[6004],257[6006],258[6007],259[6008],446[6119],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 0[51]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; rd  out 	(21) 0[51],6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 72 )->[73]->( 74 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u724(6){ d565(bb 0 insn -1) }u725(7){ d566(bb 0 insn -1) }u726(16){ d1191(bb 0 insn -1) }u727(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 209 446
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 209 446
;; live  kill	
;; rd  in  	(21) 0[51],6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(2) 209[5976],446[6118]
;; rd  kill	(5) 209[5975,5976],446[6117,6118,6119]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253 255 257 258 259 446 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253 255 257 258 259 446 447 450
;; rd  out 	(22) 6[565],7[566],16[1191],20[1535],209[5976],253[6002],255[6004],257[6006],258[6007],259[6008],446[6118],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 71 73 )->[74]->( 75 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u730(6){ d565(bb 0 insn -1) }u731(7){ d566(bb 0 insn -1) }u732(16){ d1191(bb 0 insn -1) }u733(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253 255 257 258 259 446 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253 255 257 258 259 446 447 450
;; live  gen 	
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],209[5975,5976],253[6002],255[6004],257[6006],258[6007],259[6008],446[6118,6119],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; rd  out 	(22) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],446[6118,6119],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 74 68 )->[75]->( 76 77 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u736(6){ d565(bb 0 insn -1) }u737(7){ d566(bb 0 insn -1) }u738(16){ d1191(bb 0 insn -1) }u739(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 446
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],446[6117,6118,6119],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1201]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; rd  out 	(23) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],446[6117,6118,6119],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 75 )->[76]->( 77 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u742(6){ d565(bb 0 insn -1) }u743(7){ d566(bb 0 insn -1) }u744(16){ d1191(bb 0 insn -1) }u745(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 446
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],446[6117,6118,6119],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; rd  out 	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 75 76 )->[77]->( 78 89 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u749(6){ d565(bb 0 insn -1) }u750(7){ d566(bb 0 insn -1) }u751(16){ d1191(bb 0 insn -1) }u752(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],446[6117,6118,6119],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1311]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; rd  out 	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 77 )->[78]->( 167(EH) 79 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u755(6){ d565(bb 0 insn -1) }u756(7){ d566(bb 0 insn -1) }u757(16){ d1191(bb 0 insn -1) }u758(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 129 354 355 356
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 4 [si] 5 [di] 129 354 355 356
;; live  kill	 17 [flags]
;; rd  in  	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(4) 129[5931],354[6058],355[6059],356[6060]
;; rd  kill	(4) 129[5931],354[6058],355[6059],356[6060]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; rd  out 	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 78 )->[79]->( 81 80 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u770(6){ d565(bb 0 insn -1) }u771(7){ d566(bb 0 insn -1) }u772(16){ d1191(bb 0 insn -1) }u773(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 125
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags] 125
;; live  kill	
;; rd  in  	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(2) 17[1308],125[5929]
;; rd  kill	(1) 125[5929]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],125[5929],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 79 )->[80]->( 87 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u778(6){ d565(bb 0 insn -1) }u779(7){ d566(bb 0 insn -1) }u780(16){ d1191(bb 0 insn -1) }u781(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125
;; lr  def 	 448
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; live  gen 	 448
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],125[5929],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 448[6131]
;; rd  kill	(3) 448[6131,6132,6133]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],448[6131],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 79 )->[81]->( 82 83 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u783(6){ d565(bb 0 insn -1) }u784(7){ d566(bb 0 insn -1) }u785(16){ d1191(bb 0 insn -1) }u786(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],125[5929],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1307]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],125[5929],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 81 )->[82]->( 83 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u789(6){ d565(bb 0 insn -1) }u790(7){ d566(bb 0 insn -1) }u791(16){ d1191(bb 0 insn -1) }u792(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],125[5929],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; rd  out 	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 81 82 )->[83]->( 84 86 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u796(6){ d565(bb 0 insn -1) }u797(7){ d566(bb 0 insn -1) }u798(16){ d1191(bb 0 insn -1) }u799(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 211 448
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags] 211 448
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],125[5929],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(3) 17[1200],211[5977],448[6133]
;; rd  kill	(5) 211[5977,5978],448[6131,6132,6133]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253 255 257 258 259 447 448 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253 255 257 258 259 447 448 450
;; rd  out 	(22) 6[565],7[566],16[1191],20[1535],211[5977],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],448[6133],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 83 )->[84]->( 155(EH) 85 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u804(6){ d565(bb 0 insn -1) }u805(7){ d566(bb 0 insn -1) }u806(16){ d1191(bb 0 insn -1) }u807(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 448
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
;; rd  in  	(22) 6[565],7[566],16[1191],20[1535],211[5977],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],448[6133],450[6137]
;; rd  gen 	(1) 0[47]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; rd  out 	(21) 0[47],6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 84 )->[85]->( 86 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u811(6){ d565(bb 0 insn -1) }u812(7){ d566(bb 0 insn -1) }u813(16){ d1191(bb 0 insn -1) }u814(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 211 448
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 211 448
;; live  kill	
;; rd  in  	(21) 0[47],6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(2) 211[5978],448[6132]
;; rd  kill	(5) 211[5977,5978],448[6131,6132,6133]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253 255 257 258 259 447 448 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253 255 257 258 259 447 448 450
;; rd  out 	(22) 6[565],7[566],16[1191],20[1535],211[5978],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],448[6132],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 83 85 )->[86]->( 87 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u817(6){ d565(bb 0 insn -1) }u818(7){ d566(bb 0 insn -1) }u819(16){ d1191(bb 0 insn -1) }u820(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253 255 257 258 259 447 448 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253 255 257 258 259 447 448 450
;; live  gen 	
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],211[5977,5978],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],448[6132,6133],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; rd  out 	(22) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],448[6132,6133],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 86 80 )->[87]->( 88 89 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u823(6){ d565(bb 0 insn -1) }u824(7){ d566(bb 0 insn -1) }u825(16){ d1191(bb 0 insn -1) }u826(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 448
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],448[6131,6132,6133],450[6137]
;; rd  gen 	(1) 17[1199]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; rd  out 	(23) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],448[6131,6132,6133],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 87 )->[88]->( 89 )
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u829(6){ d565(bb 0 insn -1) }u830(7){ d566(bb 0 insn -1) }u831(16){ d1191(bb 0 insn -1) }u832(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 448
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],448[6131,6132,6133],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; rd  out 	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 65 88 77 87 )->[89]->( 90 91 )
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u836(6){ d565(bb 0 insn -1) }u837(7){ d566(bb 0 insn -1) }u838(16){ d1191(bb 0 insn -1) }u839(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 135
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags] 135
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],448[6131,6132,6133],450[6137]
;; rd  gen 	(2) 17[1303],135[5934]
;; rd  kill	(1) 135[5934]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 253 255 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],135[5934],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 89 )->[90]->( 91 )
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u843(6){ d565(bb 0 insn -1) }u844(7){ d566(bb 0 insn -1) }u845(16){ d1191(bb 0 insn -1) }u846(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 357 358
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 253 255 257 258 259 447 450
;; live  gen 	 5 [di] 357 358
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],135[5934],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(2) 357[6061],358[6062]
;; rd  kill	(2) 357[6061],358[6062]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; rd  out 	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 89 90 )->[91]->( 92 104 )
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u853(6){ d565(bb 0 insn -1) }u854(7){ d566(bb 0 insn -1) }u855(16){ d1191(bb 0 insn -1) }u856(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],135[5934],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1301]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; rd  out 	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 91 )->[92]->( 167(EH) 93 )
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u860(6){ d565(bb 0 insn -1) }u861(7){ d566(bb 0 insn -1) }u862(16){ d1191(bb 0 insn -1) }u863(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 257 259
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 139 140 359
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 139 140 359
;; live  kill	 17 [flags]
;; rd  in  	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(4) 0[44],139[5935],140[5936],359[6063]
;; rd  kill	(3) 139[5935],140[5936],359[6063]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; rd  out 	(20) 0[44],6[565],7[566],16[1191],20[1535],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 92 )->[93]->( 167(EH) 94 )
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u881(6){ d565(bb 0 insn -1) }u882(7){ d566(bb 0 insn -1) }u883(16){ d1191(bb 0 insn -1) }u884(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 141 360 361 362
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; live  gen 	 4 [si] 5 [di] 141 360 361 362
;; live  kill	 17 [flags]
;; rd  in  	(20) 0[44],6[565],7[566],16[1191],20[1535],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(4) 141[5937],360[6064],361[6065],362[6066]
;; rd  kill	(4) 141[5937],360[6064],361[6065],362[6066]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; rd  out 	(20) 6[565],7[566],16[1191],20[1535],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 93 )->[94]->( 96 95 )
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u896(6){ d565(bb 0 insn -1) }u897(7){ d566(bb 0 insn -1) }u898(16){ d1191(bb 0 insn -1) }u899(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 132
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  gen 	 17 [flags] 132
;; live  kill	
;; rd  in  	(20) 6[565],7[566],16[1191],20[1535],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(2) 17[1296],132[5932]
;; rd  kill	(1) 132[5932]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],132[5932],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 94 )->[95]->( 176 )
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u904(6){ d565(bb 0 insn -1) }u905(7){ d566(bb 0 insn -1) }u906(16){ d1191(bb 0 insn -1) }u907(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132
;; lr  def 	 449
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; live  gen 	 449
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],132[5932],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 449[6134]
;; rd  kill	(3) 449[6134,6135,6136]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],449[6134],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 94 )->[96]->( 97 98 )
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u909(6){ d565(bb 0 insn -1) }u910(7){ d566(bb 0 insn -1) }u911(16){ d1191(bb 0 insn -1) }u912(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],132[5932],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1295]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],132[5932],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 96 )->[97]->( 98 )
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u915(6){ d565(bb 0 insn -1) }u916(7){ d566(bb 0 insn -1) }u917(16){ d1191(bb 0 insn -1) }u918(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],132[5932],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; rd  out 	(20) 6[565],7[566],16[1191],20[1535],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 96 97 )->[98]->( 99 101 )
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u922(6){ d565(bb 0 insn -1) }u923(7){ d566(bb 0 insn -1) }u924(16){ d1191(bb 0 insn -1) }u925(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 213 449
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  gen 	 17 [flags] 213 449
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],132[5932],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(3) 17[1198],213[5979],449[6136]
;; rd  kill	(5) 213[5979,5980],449[6134,6135,6136]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 213 253 255 258 259 447 449 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 213 253 255 258 259 447 449 450
;; rd  out 	(22) 6[565],7[566],16[1191],20[1535],141[5937],213[5979],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],449[6136],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 98 )->[99]->( 159(EH) 100 )
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u930(6){ d565(bb 0 insn -1) }u931(7){ d566(bb 0 insn -1) }u932(16){ d1191(bb 0 insn -1) }u933(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
;; rd  in  	(22) 6[565],7[566],16[1191],20[1535],141[5937],213[5979],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],449[6136],450[6137]
;; rd  gen 	(1) 0[41]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; rd  out 	(21) 0[41],6[565],7[566],16[1191],20[1535],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 99 )->[100]->( 101 )
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u937(6){ d565(bb 0 insn -1) }u938(7){ d566(bb 0 insn -1) }u939(16){ d1191(bb 0 insn -1) }u940(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 213 449
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  gen 	 213 449
;; live  kill	
;; rd  in  	(21) 0[41],6[565],7[566],16[1191],20[1535],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(2) 213[5980],449[6135]
;; rd  kill	(5) 213[5979,5980],449[6134,6135,6136]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 213 253 255 258 259 447 449 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 213 253 255 258 259 447 449 450
;; rd  out 	(22) 6[565],7[566],16[1191],20[1535],141[5937],213[5980],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],449[6135],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 98 100 )->[101]->( 176 )
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u943(6){ d565(bb 0 insn -1) }u944(7){ d566(bb 0 insn -1) }u945(16){ d1191(bb 0 insn -1) }u946(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 213 253 255 258 259 447 449 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 253
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 213 253 255 258 259 447 449 450
;; live  gen 	
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],141[5937],213[5979,5980],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],449[6135,6136],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; rd  out 	(22) 6[565],7[566],16[1191],20[1535],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],449[6135,6136],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 176 )->[102]->( 103 )
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u949(6){ d565(bb 0 insn -1) }u950(7){ d566(bb 0 insn -1) }u951(16){ d1191(bb 0 insn -1) }u952(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],449[6134,6135,6136],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; rd  out 	(20) 6[565],7[566],16[1191],20[1535],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 102 176 )->[103]->( 104 )
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u956(6){ d565(bb 0 insn -1) }u957(7){ d566(bb 0 insn -1) }u958(16){ d1191(bb 0 insn -1) }u959(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 363 364
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  gen 	 5 [di] 363 364
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],449[6134,6135,6136],450[6137]
;; rd  gen 	(2) 363[6067],364[6068]
;; rd  kill	(2) 363[6067],364[6068]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; rd  out 	(19) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 6 103 91 )->[104]->( 167(EH) 105 )
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u966(6){ d565(bb 0 insn -1) }u967(7){ d566(bb 0 insn -1) }u968(16){ d1191(bb 0 insn -1) }u969(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258 447
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 366 367
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; live  gen 	 4 [si] 5 [di] 366 367
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6120,6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(2) 366[6069],367[6070]
;; rd  kill	(2) 366[6069],367[6070]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 450
;; rd  out 	(9) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 104 )->[105]->( 106 117 )
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u979(6){ d565(bb 0 insn -1) }u980(7){ d566(bb 0 insn -1) }u981(16){ d1191(bb 0 insn -1) }u982(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 151
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 450
;; live  gen 	 17 [flags] 151
;; live  kill	
;; rd  in  	(9) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],258[6007],259[6008],450[6137]
;; rd  gen 	(2) 17[1289],151[5941]
;; rd  kill	(1) 151[5941]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 253 255 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 253 255 258 259 450
;; rd  out 	(10) 6[565],7[566],16[1191],20[1535],151[5941],253[6002],255[6004],258[6007],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 105 )->[106]->( 167(EH) 107 )
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u986(6){ d565(bb 0 insn -1) }u987(7){ d566(bb 0 insn -1) }u988(16){ d1191(bb 0 insn -1) }u989(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 253 255 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 368 369 370
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 253 255 258 259 450
;; live  gen 	 4 [si] 5 [di] 368 369 370
;; live  kill	 17 [flags]
;; rd  in  	(10) 6[565],7[566],16[1191],20[1535],151[5941],253[6002],255[6004],258[6007],259[6008],450[6137]
;; rd  gen 	(3) 368[6071],369[6072],370[6073]
;; rd  kill	(3) 368[6071],369[6072],370[6073]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 106 )->[107]->( 108 115 )
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u1003(6){ d565(bb 0 insn -1) }u1004(7){ d566(bb 0 insn -1) }u1005(16){ d1191(bb 0 insn -1) }u1006(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 144 168
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  gen 	 17 [flags] 144 168
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],259[6008],450[6137]
;; rd  gen 	(3) 17[1285],144[5938],168[5954]
;; rd  kill	(4) 144[5938],168[5952,5953,5954]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 168 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 168 253 255 259 450
;; rd  out 	(10) 6[565],7[566],16[1191],20[1535],144[5938],168[5954],253[6002],255[6004],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 107 )->[108]->( 109 110 )
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u1012(6){ d565(bb 0 insn -1) }u1013(7){ d566(bb 0 insn -1) }u1014(16){ d1191(bb 0 insn -1) }u1015(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 168 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 168 253 255 259 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(10) 6[565],7[566],16[1191],20[1535],144[5938],168[5954],253[6002],255[6004],259[6008],450[6137]
;; rd  gen 	(1) 17[1284]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 168 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 168 253 255 259 450
;; rd  out 	(10) 6[565],7[566],16[1191],20[1535],144[5938],168[5954],253[6002],255[6004],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 108 )->[109]->( 110 )
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u1018(6){ d565(bb 0 insn -1) }u1019(7){ d566(bb 0 insn -1) }u1020(16){ d1191(bb 0 insn -1) }u1021(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 168
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 253 255 259 450
;; live  gen 	 5 [di] 168
;; live  kill	
;; rd  in  	(10) 6[565],7[566],16[1191],20[1535],144[5938],168[5954],253[6002],255[6004],259[6008],450[6137]
;; rd  gen 	(1) 168[5953]
;; rd  kill	(3) 168[5952,5953,5954]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; rd  out 	(9) 6[565],7[566],16[1191],20[1535],168[5953],253[6002],255[6004],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 108 109 )->[110]->( 111 113 )
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u1026(6){ d565(bb 0 insn -1) }u1027(7){ d566(bb 0 insn -1) }u1028(16){ d1191(bb 0 insn -1) }u1029(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(11) 6[565],7[566],16[1191],20[1535],144[5938],168[5953,5954],253[6002],255[6004],259[6008],450[6137]
;; rd  gen 	(1) 17[1282]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; rd  out 	(10) 6[565],7[566],16[1191],20[1535],168[5953,5954],253[6002],255[6004],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 110 )->[111]->( 163(EH) 112 )
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u1032(6){ d565(bb 0 insn -1) }u1033(7){ d566(bb 0 insn -1) }u1034(16){ d1191(bb 0 insn -1) }u1035(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
;; rd  in  	(10) 6[565],7[566],16[1191],20[1535],168[5953,5954],253[6002],255[6004],259[6008],450[6137]
;; rd  gen 	(1) 0[34]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; rd  out 	(9) 0[34],6[565],7[566],16[1191],20[1535],253[6002],255[6004],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 111 )->[112]->( 114 )
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u1039(6){ d565(bb 0 insn -1) }u1040(7){ d566(bb 0 insn -1) }u1041(16){ d1191(bb 0 insn -1) }u1042(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 168 214
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  gen 	 168 214
;; live  kill	
;; rd  in  	(9) 0[34],6[565],7[566],16[1191],20[1535],253[6002],255[6004],259[6008],450[6137]
;; rd  gen 	(2) 168[5952],214[5982]
;; rd  kill	(5) 168[5952,5953,5954],214[5981,5982]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 214 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 214 253 255 259 450
;; rd  out 	(10) 6[565],7[566],16[1191],20[1535],168[5952],214[5982],253[6002],255[6004],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 110 )->[113]->( 114 )
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u1045(6){ d565(bb 0 insn -1) }u1046(7){ d566(bb 0 insn -1) }u1047(16){ d1191(bb 0 insn -1) }u1048(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 214
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  gen 	 214
;; live  kill	
;; rd  in  	(10) 6[565],7[566],16[1191],20[1535],168[5953,5954],253[6002],255[6004],259[6008],450[6137]
;; rd  gen 	(1) 214[5981]
;; rd  kill	(2) 214[5981,5982]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 214 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 214 253 255 259 450
;; rd  out 	(11) 6[565],7[566],16[1191],20[1535],168[5953,5954],214[5981],253[6002],255[6004],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 113 112 )->[114]->( 115 )
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u1049(6){ d565(bb 0 insn -1) }u1050(7){ d566(bb 0 insn -1) }u1051(16){ d1191(bb 0 insn -1) }u1052(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 214 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 214 253
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 214 253 255 259 450
;; live  gen 	
;; live  kill	
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],168[5952,5953,5954],214[5981,5982],253[6002],255[6004],259[6008],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; rd  out 	(11) 6[565],7[566],16[1191],20[1535],168[5952,5953,5954],253[6002],255[6004],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 114 107 )->[115]->( 116 117 )
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u1055(6){ d565(bb 0 insn -1) }u1056(7){ d566(bb 0 insn -1) }u1057(16){ d1191(bb 0 insn -1) }u1058(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 6[565],7[566],16[1191],20[1535],144[5938],168[5952,5953,5954],253[6002],255[6004],259[6008],450[6137]
;; rd  gen 	(1) 17[1280]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; rd  out 	(11) 6[565],7[566],16[1191],20[1535],168[5952,5953,5954],253[6002],255[6004],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 115 )->[116]->( 117 )
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u1061(6){ d565(bb 0 insn -1) }u1062(7){ d566(bb 0 insn -1) }u1063(16){ d1191(bb 0 insn -1) }u1064(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(11) 6[565],7[566],16[1191],20[1535],168[5952,5953,5954],253[6002],255[6004],259[6008],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 115 116 105 )->[117]->( 118 177 )
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u1068(6){ d565(bb 0 insn -1) }u1069(7){ d566(bb 0 insn -1) }u1070(16){ d1191(bb 0 insn -1) }u1071(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(13) 6[565],7[566],16[1191],20[1535],151[5941],168[5952,5953,5954],253[6002],255[6004],258[6007],259[6008],450[6137]
;; rd  gen 	(1) 17[1278]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],259[6008],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 117 )->[118]->( 139 177 )
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u1074(6){ d565(bb 0 insn -1) }u1075(7){ d566(bb 0 insn -1) }u1076(16){ d1191(bb 0 insn -1) }u1077(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 259
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],259[6008],450[6137]
;; rd  gen 	(1) 17[1277]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 177 )->[119]->( 120 136 )
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u1080(6){ d565(bb 0 insn -1) }u1081(7){ d566(bb 0 insn -1) }u1082(16){ d1191(bb 0 insn -1) }u1083(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 253 255 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 255
;; lr  def 	 17 [flags] 154 216 371
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 253 255 450
;; live  gen 	 17 [flags] 154 216 371
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],159[5944],253[6002],255[6004],450[6137]
;; rd  gen 	(4) 17[1222],154[5942],216[5983],371[6074]
;; rd  kill	(3) 154[5942],216[5983],371[6074]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 253 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],154[5942],216[5983],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 119 )->[120]->( 121 135 )
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u1090(6){ d565(bb 0 insn -1) }u1091(7){ d566(bb 0 insn -1) }u1092(16){ d1191(bb 0 insn -1) }u1093(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216
;; lr  def 	 17 [flags] 218 220 374
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 253 450
;; live  gen 	 17 [flags] 218 220 374
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],154[5942],216[5983],253[6002],450[6137]
;; rd  gen 	(4) 17[1221],218[5984],220[5985],374[6075]
;; rd  kill	(3) 218[5984],220[5985],374[6075]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 253 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],218[5984],220[5985],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 120 )->[121]->( 122 134 )
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u1100(6){ d565(bb 0 insn -1) }u1101(7){ d566(bb 0 insn -1) }u1102(16){ d1191(bb 0 insn -1) }u1103(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220
;; lr  def 	 17 [flags] 222 224 377
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 253 450
;; live  gen 	 17 [flags] 222 224 377
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],218[5984],220[5985],253[6002],450[6137]
;; rd  gen 	(4) 17[1220],222[5986],224[5987],377[6076]
;; rd  kill	(3) 222[5986],224[5987],377[6076]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 253 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],222[5986],224[5987],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 121 )->[122]->( 123 133 )
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u1110(6){ d565(bb 0 insn -1) }u1111(7){ d566(bb 0 insn -1) }u1112(16){ d1191(bb 0 insn -1) }u1113(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224
;; lr  def 	 17 [flags] 226 228 380
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 253 450
;; live  gen 	 17 [flags] 226 228 380
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],222[5986],224[5987],253[6002],450[6137]
;; rd  gen 	(4) 17[1219],226[5988],228[5989],380[6077]
;; rd  kill	(3) 226[5988],228[5989],380[6077]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 253 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],226[5988],228[5989],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 122 )->[123]->( 124 132 )
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u1120(6){ d565(bb 0 insn -1) }u1121(7){ d566(bb 0 insn -1) }u1122(16){ d1191(bb 0 insn -1) }u1123(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228
;; lr  def 	 17 [flags] 230 232 383
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 253 450
;; live  gen 	 17 [flags] 230 232 383
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],226[5988],228[5989],253[6002],450[6137]
;; rd  gen 	(4) 17[1218],230[5990],232[5991],383[6078]
;; rd  kill	(3) 230[5990],232[5991],383[6078]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 253 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],230[5990],232[5991],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 123 )->[124]->( 125 131 )
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u1130(6){ d565(bb 0 insn -1) }u1131(7){ d566(bb 0 insn -1) }u1132(16){ d1191(bb 0 insn -1) }u1133(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232
;; lr  def 	 17 [flags] 234 236 386
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 253 450
;; live  gen 	 17 [flags] 234 236 386
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],230[5990],232[5991],253[6002],450[6137]
;; rd  gen 	(4) 17[1217],234[5992],236[5993],386[6079]
;; rd  kill	(3) 234[5992],236[5993],386[6079]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 253 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],234[5992],236[5993],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 124 )->[125]->( 126 130 )
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u1140(6){ d565(bb 0 insn -1) }u1141(7){ d566(bb 0 insn -1) }u1142(16){ d1191(bb 0 insn -1) }u1143(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236
;; lr  def 	 17 [flags] 238 240 389
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 253 450
;; live  gen 	 17 [flags] 238 240 389
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],234[5992],236[5993],253[6002],450[6137]
;; rd  gen 	(4) 17[1216],238[5994],240[5995],389[6080]
;; rd  kill	(3) 238[5994],240[5995],389[6080]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 253 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],238[5994],240[5995],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 125 )->[126]->( 127 129 )
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u1150(6){ d565(bb 0 insn -1) }u1151(7){ d566(bb 0 insn -1) }u1152(16){ d1191(bb 0 insn -1) }u1153(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240
;; lr  def 	 17 [flags] 242 244 392
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 253 450
;; live  gen 	 17 [flags] 242 244 392
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],238[5994],240[5995],253[6002],450[6137]
;; rd  gen 	(4) 17[1215],242[5996],244[5997],392[6081]
;; rd  kill	(3) 242[5996],244[5997],392[6081]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 244 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 244 253 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],242[5996],244[5997],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 126 )->[127]->( 128 167(EH) )
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u1160(6){ d565(bb 0 insn -1) }u1161(7){ d566(bb 0 insn -1) }u1162(16){ d1191(bb 0 insn -1) }u1163(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 246 395 397 398
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 246 395 397 398
;; live  kill	 17 [flags]
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],242[5996],244[5997],253[6002],450[6137]
;; rd  gen 	(4) 246[5998],395[6082],397[6083],398[6084]
;; rd  kill	(4) 246[5998],395[6082],397[6083],398[6084]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 127 129 130 131 132 133 134 135 136 137 )->[128]->( 138 139 )
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u1178(6){ d565(bb 0 insn -1) }u1179(7){ d566(bb 0 insn -1) }u1180(16){ d1191(bb 0 insn -1) }u1181(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 166
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 17 [flags] 166
;; live  kill	
;; rd  in  	(6) 6[565],7[566],16[1191],20[1535],253[6002],450[6137]
;; rd  gen 	(2) 17[1274],166[5948]
;; rd  kill	(1) 166[5948]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166 253 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],166[5948],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 126 )->[129]->( 167(EH) 128 )
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u1185(6){ d565(bb 0 insn -1) }u1186(7){ d566(bb 0 insn -1) }u1187(16){ d1191(bb 0 insn -1) }u1188(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 244 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 244 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 399
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 244 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 399
;; live  kill	 17 [flags]
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],242[5996],244[5997],253[6002],450[6137]
;; rd  gen 	(1) 399[6085]
;; rd  kill	(1) 399[6085]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 125 )->[130]->( 167(EH) 128 )
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u1200(6){ d565(bb 0 insn -1) }u1201(7){ d566(bb 0 insn -1) }u1202(16){ d1191(bb 0 insn -1) }u1203(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 401
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 401
;; live  kill	 17 [flags]
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],238[5994],240[5995],253[6002],450[6137]
;; rd  gen 	(1) 401[6086]
;; rd  kill	(1) 401[6086]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 124 )->[131]->( 167(EH) 128 )
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u1215(6){ d565(bb 0 insn -1) }u1216(7){ d566(bb 0 insn -1) }u1217(16){ d1191(bb 0 insn -1) }u1218(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 403
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 403
;; live  kill	 17 [flags]
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],234[5992],236[5993],253[6002],450[6137]
;; rd  gen 	(1) 403[6087]
;; rd  kill	(1) 403[6087]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 123 )->[132]->( 167(EH) 128 )
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u1230(6){ d565(bb 0 insn -1) }u1231(7){ d566(bb 0 insn -1) }u1232(16){ d1191(bb 0 insn -1) }u1233(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 405
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 405
;; live  kill	 17 [flags]
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],230[5990],232[5991],253[6002],450[6137]
;; rd  gen 	(1) 405[6088]
;; rd  kill	(1) 405[6088]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 122 )->[133]->( 167(EH) 128 )
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u1245(6){ d565(bb 0 insn -1) }u1246(7){ d566(bb 0 insn -1) }u1247(16){ d1191(bb 0 insn -1) }u1248(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 407
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 407
;; live  kill	 17 [flags]
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],226[5988],228[5989],253[6002],450[6137]
;; rd  gen 	(1) 407[6089]
;; rd  kill	(1) 407[6089]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 121 )->[134]->( 167(EH) 128 )
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u1260(6){ d565(bb 0 insn -1) }u1261(7){ d566(bb 0 insn -1) }u1262(16){ d1191(bb 0 insn -1) }u1263(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 409
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 409
;; live  kill	 17 [flags]
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],222[5986],224[5987],253[6002],450[6137]
;; rd  gen 	(1) 409[6090]
;; rd  kill	(1) 409[6090]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 120 )->[135]->( 167(EH) 128 )
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u1275(6){ d565(bb 0 insn -1) }u1276(7){ d566(bb 0 insn -1) }u1277(16){ d1191(bb 0 insn -1) }u1278(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 411
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 411
;; live  kill	 17 [flags]
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],218[5984],220[5985],253[6002],450[6137]
;; rd  gen 	(1) 411[6091]
;; rd  kill	(1) 411[6091]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 119 )->[136]->( 167(EH) 128 )
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1290(6){ d565(bb 0 insn -1) }u1291(7){ d566(bb 0 insn -1) }u1292(16){ d1191(bb 0 insn -1) }u1293(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 413
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 413
;; live  kill	 17 [flags]
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],154[5942],216[5983],253[6002],450[6137]
;; rd  gen 	(1) 413[6092]
;; rd  kill	(1) 413[6092]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 177 )->[137]->( 167(EH) 128 )
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1305(6){ d565(bb 0 insn -1) }u1306(7){ d566(bb 0 insn -1) }u1307(16){ d1191(bb 0 insn -1) }u1308(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 253 255 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 255 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 415
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 253 255 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 415
;; live  kill	 17 [flags]
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],159[5944],253[6002],255[6004],450[6137]
;; rd  gen 	(1) 415[6093]
;; rd  kill	(1) 415[6093]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 128 )->[138]->( 139 )
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1320(6){ d565(bb 0 insn -1) }u1321(7){ d566(bb 0 insn -1) }u1322(16){ d1191(bb 0 insn -1) }u1323(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166 253 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(7) 6[565],7[566],16[1191],20[1535],166[5948],253[6002],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],253[6002],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 37 138 118 128 )->[139]->( 140 178 )
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1327(6){ d565(bb 0 insn -1) }u1328(7){ d566(bb 0 insn -1) }u1329(16){ d1191(bb 0 insn -1) }u1330(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 450
;; lr  def 	 17 [flags] 160 418
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 17 [flags] 160 418
;; live  kill	 17 [flags]
;; rd  in  	(22) 6[565],7[566],16[1191],20[1535],166[5948],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(3) 17[1254],160[5945],418[6094]
;; rd  kill	(2) 160[5945],418[6094]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 160 253
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 160 253
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],160[5945],253[6002]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 139 )->[140]->( 178 )
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1336(6){ d565(bb 0 insn -1) }u1337(7){ d566(bb 0 insn -1) }u1338(16){ d1191(bb 0 insn -1) }u1339(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 160 253
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 160
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 160 253
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(6) 6[565],7[566],16[1191],20[1535],160[5945],253[6002]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; rd  out 	(5) 6[565],7[566],16[1191],20[1535],253[6002]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 31(EH) )->[141]->( 142 )
;; bb 141 artificial_defs: { d20(0){ }d129(1){ }}
;; bb 141 artificial_uses: { u1343(6){ d565(bb 0 insn -1) }u1344(7){ d566(bb 0 insn -1) }u1345(16){ d1191(bb 0 insn -1) }u1346(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 421
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 421
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(3) 0[20],1[129],421[6103]
;; rd  kill	(1) 421[6103]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],421[6103],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 141 )->[142]->( 143 144 )
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1348(6){ d565(bb 0 insn -1) }u1349(7){ d566(bb 0 insn -1) }u1350(16){ d1191(bb 0 insn -1) }u1351(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 161
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; live  gen 	 17 [flags] 161
;; live  kill	
;; rd  in  	(7) 6[565],7[566],16[1191],20[1535],253[6002],421[6103],450[6137]
;; rd  gen 	(2) 17[1252],161[5946]
;; rd  kill	(1) 161[5946]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 161 253 421 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 161 253 421 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],161[5946],253[6002],421[6103],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 142 )->[143]->( 144 )
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1355(6){ d565(bb 0 insn -1) }u1356(7){ d566(bb 0 insn -1) }u1357(16){ d1191(bb 0 insn -1) }u1358(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 161 253 421 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 161
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 161 253 421 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],161[5946],253[6002],421[6103],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],421[6103],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 142 143 )->[144]->( 168 )
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1362(6){ d565(bb 0 insn -1) }u1363(7){ d566(bb 0 insn -1) }u1364(16){ d1191(bb 0 insn -1) }u1365(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 421
;; lr  def 	 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; live  gen 	 420
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],161[5946],253[6002],421[6103],450[6137]
;; rd  gen 	(1) 420[6102]
;; rd  kill	(8) 420[6095,6096,6097,6098,6099,6100,6101,6102]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],420[6102],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 39(EH) )->[145]->( 146 )
;; bb 145 artificial_defs: { d18(0){ }d127(1){ }}
;; bb 145 artificial_uses: { u1367(6){ d565(bb 0 insn -1) }u1368(7){ d566(bb 0 insn -1) }u1369(16){ d1191(bb 0 insn -1) }u1370(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 424
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 450
;; live  gen 	 0 [ax] 1 [dx] 424
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(3) 0[18],1[127],424[6104]
;; rd  kill	(1) 424[6104]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 424 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 424 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],424[6104],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 145 )->[146]->( 168 )
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1372(6){ d565(bb 0 insn -1) }u1373(7){ d566(bb 0 insn -1) }u1374(16){ d1191(bb 0 insn -1) }u1375(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 424 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 424
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 424 450
;; live  gen 	 5 [di] 420
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],424[6104],450[6137]
;; rd  gen 	(1) 420[6101]
;; rd  kill	(8) 420[6095,6096,6097,6098,6099,6100,6101,6102]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],420[6101],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 56(EH) )->[147]->( 148 )
;; bb 147 artificial_defs: { d16(0){ }d125(1){ }}
;; bb 147 artificial_uses: { u1380(6){ d565(bb 0 insn -1) }u1381(7){ d566(bb 0 insn -1) }u1382(16){ d1191(bb 0 insn -1) }u1383(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 426
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 426
;; live  kill	
;; rd  in  	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(3) 0[16],1[125],426[6105]
;; rd  kill	(1) 426[6105]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],426[6105],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 147 )->[148]->( 149 150 )
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u1385(6){ d565(bb 0 insn -1) }u1386(7){ d566(bb 0 insn -1) }u1387(16){ d1191(bb 0 insn -1) }u1388(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; live  gen 	 17 [flags] 148
;; live  kill	
;; rd  in  	(7) 6[565],7[566],16[1191],20[1535],253[6002],426[6105],450[6137]
;; rd  gen 	(2) 17[1249],148[5940]
;; rd  kill	(1) 148[5940]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 253 426 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 253 426 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],148[5940],253[6002],426[6105],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 148 )->[149]->( 150 )
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1392(6){ d565(bb 0 insn -1) }u1393(7){ d566(bb 0 insn -1) }u1394(16){ d1191(bb 0 insn -1) }u1395(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 253 426 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 253 426 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],148[5940],253[6002],426[6105],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],426[6105],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 148 149 )->[150]->( 168 )
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1399(6){ d565(bb 0 insn -1) }u1400(7){ d566(bb 0 insn -1) }u1401(16){ d1191(bb 0 insn -1) }u1402(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 426
;; lr  def 	 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; live  gen 	 420
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],148[5940],253[6002],426[6105],450[6137]
;; rd  gen 	(1) 420[6100]
;; rd  kill	(8) 420[6095,6096,6097,6098,6099,6100,6101,6102]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],420[6100],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 72(EH) )->[151]->( 152 )
;; bb 151 artificial_defs: { d14(0){ }d123(1){ }}
;; bb 151 artificial_uses: { u1404(6){ d565(bb 0 insn -1) }u1405(7){ d566(bb 0 insn -1) }u1406(16){ d1191(bb 0 insn -1) }u1407(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 428
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 428
;; live  kill	
;; rd  in  	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(3) 0[14],1[123],428[6106]
;; rd  kill	(1) 428[6106]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],428[6106],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 151 )->[152]->( 153 154 )
;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1409(6){ d565(bb 0 insn -1) }u1410(7){ d566(bb 0 insn -1) }u1411(16){ d1191(bb 0 insn -1) }u1412(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 120
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; live  gen 	 17 [flags] 120
;; live  kill	
;; rd  in  	(7) 6[565],7[566],16[1191],20[1535],253[6002],428[6106],450[6137]
;; rd  gen 	(2) 17[1247],120[5927]
;; rd  kill	(1) 120[5927]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 253 428 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 253 428 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],120[5927],253[6002],428[6106],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 152 )->[153]->( 154 )
;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1416(6){ d565(bb 0 insn -1) }u1417(7){ d566(bb 0 insn -1) }u1418(16){ d1191(bb 0 insn -1) }u1419(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 253 428 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 253 428 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],120[5927],253[6002],428[6106],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],428[6106],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 152 153 )->[154]->( 168 )
;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1423(6){ d565(bb 0 insn -1) }u1424(7){ d566(bb 0 insn -1) }u1425(16){ d1191(bb 0 insn -1) }u1426(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 428
;; lr  def 	 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; live  gen 	 420
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],120[5927],253[6002],428[6106],450[6137]
;; rd  gen 	(1) 420[6099]
;; rd  kill	(8) 420[6095,6096,6097,6098,6099,6100,6101,6102]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],420[6099],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 84(EH) )->[155]->( 156 )
;; bb 155 artificial_defs: { d12(0){ }d121(1){ }}
;; bb 155 artificial_uses: { u1428(6){ d565(bb 0 insn -1) }u1429(7){ d566(bb 0 insn -1) }u1430(16){ d1191(bb 0 insn -1) }u1431(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 430
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 430
;; live  kill	
;; rd  in  	(20) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(3) 0[12],1[121],430[6107]
;; rd  kill	(1) 430[6107]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],430[6107],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 155 )->[156]->( 157 158 )
;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1433(6){ d565(bb 0 insn -1) }u1434(7){ d566(bb 0 insn -1) }u1435(16){ d1191(bb 0 insn -1) }u1436(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; live  gen 	 17 [flags] 127
;; live  kill	
;; rd  in  	(7) 6[565],7[566],16[1191],20[1535],253[6002],430[6107],450[6137]
;; rd  gen 	(2) 17[1245],127[5930]
;; rd  kill	(1) 127[5930]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 127 253 430 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 127 253 430 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],127[5930],253[6002],430[6107],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 156 )->[157]->( 158 )
;; bb 157 artificial_defs: { }
;; bb 157 artificial_uses: { u1440(6){ d565(bb 0 insn -1) }u1441(7){ d566(bb 0 insn -1) }u1442(16){ d1191(bb 0 insn -1) }u1443(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 127 253 430 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 127
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 127 253 430 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],127[5930],253[6002],430[6107],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],430[6107],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 156 157 )->[158]->( 168 )
;; bb 158 artificial_defs: { }
;; bb 158 artificial_uses: { u1447(6){ d565(bb 0 insn -1) }u1448(7){ d566(bb 0 insn -1) }u1449(16){ d1191(bb 0 insn -1) }u1450(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 430
;; lr  def 	 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; live  gen 	 420
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],127[5930],253[6002],430[6107],450[6137]
;; rd  gen 	(1) 420[6098]
;; rd  kill	(8) 420[6095,6096,6097,6098,6099,6100,6101,6102]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],420[6098],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 99(EH) )->[159]->( 160 )
;; bb 159 artificial_defs: { d10(0){ }d119(1){ }}
;; bb 159 artificial_uses: { u1452(6){ d565(bb 0 insn -1) }u1453(7){ d566(bb 0 insn -1) }u1454(16){ d1191(bb 0 insn -1) }u1455(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 432
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 432
;; live  kill	
;; rd  in  	(20) 6[565],7[566],16[1191],20[1535],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(3) 0[10],1[119],432[6108]
;; rd  kill	(1) 432[6108]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],432[6108],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 159 )->[160]->( 161 162 )
;; bb 160 artificial_defs: { }
;; bb 160 artificial_uses: { u1457(6){ d565(bb 0 insn -1) }u1458(7){ d566(bb 0 insn -1) }u1459(16){ d1191(bb 0 insn -1) }u1460(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 134
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; live  gen 	 17 [flags] 134
;; live  kill	
;; rd  in  	(7) 6[565],7[566],16[1191],20[1535],253[6002],432[6108],450[6137]
;; rd  gen 	(2) 17[1243],134[5933]
;; rd  kill	(1) 134[5933]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134 253 432 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134 253 432 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],134[5933],253[6002],432[6108],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 160 )->[161]->( 162 )
;; bb 161 artificial_defs: { }
;; bb 161 artificial_uses: { u1464(6){ d565(bb 0 insn -1) }u1465(7){ d566(bb 0 insn -1) }u1466(16){ d1191(bb 0 insn -1) }u1467(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134 253 432 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134 253 432 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],134[5933],253[6002],432[6108],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],432[6108],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 160 161 )->[162]->( 168 )
;; bb 162 artificial_defs: { }
;; bb 162 artificial_uses: { u1471(6){ d565(bb 0 insn -1) }u1472(7){ d566(bb 0 insn -1) }u1473(16){ d1191(bb 0 insn -1) }u1474(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 432
;; lr  def 	 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; live  gen 	 420
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],134[5933],253[6002],432[6108],450[6137]
;; rd  gen 	(1) 420[6097]
;; rd  kill	(8) 420[6095,6096,6097,6098,6099,6100,6101,6102]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],420[6097],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 111(EH) )->[163]->( 164 )
;; bb 163 artificial_defs: { d8(0){ }d117(1){ }}
;; bb 163 artificial_uses: { u1476(6){ d565(bb 0 insn -1) }u1477(7){ d566(bb 0 insn -1) }u1478(16){ d1191(bb 0 insn -1) }u1479(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 434
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 434
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],259[6008],450[6137]
;; rd  gen 	(3) 0[8],1[117],434[6109]
;; rd  kill	(1) 434[6109]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],434[6109],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 163 )->[164]->( 165 166 )
;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1481(6){ d565(bb 0 insn -1) }u1482(7){ d566(bb 0 insn -1) }u1483(16){ d1191(bb 0 insn -1) }u1484(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; live  gen 	 17 [flags] 147
;; live  kill	
;; rd  in  	(7) 6[565],7[566],16[1191],20[1535],253[6002],434[6109],450[6137]
;; rd  gen 	(2) 17[1241],147[5939]
;; rd  kill	(1) 147[5939]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 253 434 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 253 434 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],147[5939],253[6002],434[6109],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 164 )->[165]->( 166 )
;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u1488(6){ d565(bb 0 insn -1) }u1489(7){ d566(bb 0 insn -1) }u1490(16){ d1191(bb 0 insn -1) }u1491(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 253 434 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 253 434 450
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],147[5939],253[6002],434[6109],450[6137]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],434[6109],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 164 165 )->[166]->( 168 )
;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u1495(6){ d565(bb 0 insn -1) }u1496(7){ d566(bb 0 insn -1) }u1497(16){ d1191(bb 0 insn -1) }u1498(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434
;; lr  def 	 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; live  gen 	 420
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],147[5939],253[6002],434[6109],450[6137]
;; rd  gen 	(1) 420[6096]
;; rd  kill	(8) 420[6095,6096,6097,6098,6099,6100,6101,6102]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],420[6096],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 4(EH) 16(EH) 19(EH) 20(EH) 21(EH) 22(EH) 23(EH) 24(EH) 25(EH) 26(EH) 27(EH) 38(EH) 40(EH) 41(EH) 43(EH) 45(EH) 46(EH) 47(EH) 48(EH) 49(EH) 51(EH) 62(EH) 64(EH) 66(EH) 78(EH) 92(EH) 93(EH) 104(EH) 106(EH) 127(EH) 129(EH) 130(EH) 131(EH) 132(EH) 133(EH) 134(EH) 135(EH) 136(EH) 137(EH) )->[167]->( 168 )
;; bb 167 artificial_defs: { d6(0){ }d115(1){ }}
;; bb 167 artificial_uses: { u1500(6){ d565(bb 0 insn -1) }u1501(7){ d566(bb 0 insn -1) }u1502(16){ d1191(bb 0 insn -1) }u1503(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 420
;; live  kill	
;; rd  in  	(26) 6[565],7[566],16[1191],20[1535],100[5923],141[5937],253[6002],255[6004],256[6005],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137],451[6138],452[6139],453[6140]
;; rd  gen 	(3) 0[6],1[115],420[6095]
;; rd  kill	(8) 420[6095,6096,6097,6098,6099,6100,6101,6102]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],253[6002],420[6095],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 144 167 158 150 166 154 146 162 )->[168]->( 169 170 )
;; bb 168 artificial_defs: { }
;; bb 168 artificial_uses: { u1505(6){ d565(bb 0 insn -1) }u1506(7){ d566(bb 0 insn -1) }u1507(16){ d1191(bb 0 insn -1) }u1508(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 450
;; lr  def 	 17 [flags] 156 437
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  gen 	 17 [flags] 156 437
;; live  kill	 17 [flags]
;; rd  in  	(14) 6[565],7[566],16[1191],20[1535],253[6002],420[6095,6096,6097,6098,6099,6100,6101,6102],450[6137]
;; rd  gen 	(3) 17[1239],156[5943],437[6110]
;; rd  kill	(2) 156[5943],437[6110]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 253 420
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 253 420
;; rd  out 	(14) 6[565],7[566],16[1191],20[1535],156[5943],253[6002],420[6095,6096,6097,6098,6099,6100,6101,6102]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 168 )->[169]->( 170 )
;; bb 169 artificial_defs: { }
;; bb 169 artificial_uses: { u1514(6){ d565(bb 0 insn -1) }u1515(7){ d566(bb 0 insn -1) }u1516(16){ d1191(bb 0 insn -1) }u1517(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 253 420
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 253 420
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(14) 6[565],7[566],16[1191],20[1535],156[5943],253[6002],420[6095,6096,6097,6098,6099,6100,6101,6102]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420
;; rd  out 	(13) 6[565],7[566],16[1191],20[1535],253[6002],420[6095,6096,6097,6098,6099,6100,6101,6102]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 168 169 )->[170]->( 172 )
;; bb 170 artificial_defs: { }
;; bb 170 artificial_uses: { u1521(6){ d565(bb 0 insn -1) }u1522(7){ d566(bb 0 insn -1) }u1523(16){ d1191(bb 0 insn -1) }u1524(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 420
;; lr  def 	 438
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420
;; live  gen 	 438
;; live  kill	
;; rd  in  	(14) 6[565],7[566],16[1191],20[1535],156[5943],253[6002],420[6095,6096,6097,6098,6099,6100,6101,6102]
;; rd  gen 	(1) 438[6112]
;; rd  kill	(2) 438[6111,6112]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 438
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 438
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],253[6002],438[6112]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 2(EH) 3(EH) )->[171]->( 172 )
;; bb 171 artificial_defs: { d4(0){ }d113(1){ }}
;; bb 171 artificial_uses: { u1526(6){ d565(bb 0 insn -1) }u1527(7){ d566(bb 0 insn -1) }u1528(16){ d1191(bb 0 insn -1) }u1529(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 438
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; live  gen 	 0 [ax] 1 [dx] 438
;; live  kill	
;; rd  in  	(12) 6[565],7[566],16[1191],20[1535],253[6002],254[6003],255[6004],256[6005],257[6006],258[6007],259[6008],450[6137]
;; rd  gen 	(3) 0[4],1[113],438[6111]
;; rd  kill	(2) 438[6111,6112]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 438
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 438
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],253[6002],438[6111]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 171 170 )->[172]->( 173 174 )
;; bb 172 artificial_defs: { }
;; bb 172 artificial_uses: { u1531(6){ d565(bb 0 insn -1) }u1532(7){ d566(bb 0 insn -1) }u1533(16){ d1191(bb 0 insn -1) }u1534(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 162
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 438
;; live  gen 	 17 [flags] 162
;; live  kill	
;; rd  in  	(7) 6[565],7[566],16[1191],20[1535],253[6002],438[6111,6112]
;; rd  gen 	(2) 17[1237],162[5947]
;; rd  kill	(1) 162[5947]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 162 438
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 162 438
;; rd  out 	(7) 6[565],7[566],16[1191],20[1535],162[5947],438[6111,6112]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 172 )->[173]->( 174 )
;; bb 173 artificial_defs: { }
;; bb 173 artificial_uses: { u1538(6){ d565(bb 0 insn -1) }u1539(7){ d566(bb 0 insn -1) }u1540(16){ d1191(bb 0 insn -1) }u1541(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 162 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 162
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 162 438
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(7) 6[565],7[566],16[1191],20[1535],162[5947],438[6111,6112]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; rd  out 	(6) 6[565],7[566],16[1191],20[1535],438[6111,6112]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 172 173 )->[174]->( )
;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u1545(6){ d565(bb 0 insn -1) }u1546(7){ d566(bb 0 insn -1) }u1547(16){ d1191(bb 0 insn -1) }u1548(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(7) 6[565],7[566],16[1191],20[1535],162[5947],438[6111,6112]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[566],16[1191],20[1535]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 61 60 )->[175]->( 62 65 )
;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u1552(6){ d565(bb 0 insn -1) }u1553(7){ d566(bb 0 insn -1) }u1554(16){ d1191(bb 0 insn -1) }u1555(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(24) 6[565],7[566],16[1191],20[1535],100[5923],167[5949,5950,5951],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;; rd  gen 	(1) 17[1234]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; rd  out 	(21) 6[565],7[566],16[1191],20[1535],100[5923],253[6002],255[6004],257[6006],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 95 101 )->[176]->( 102 103 )
;; bb 176 artificial_defs: { }
;; bb 176 artificial_uses: { u1558(6){ d565(bb 0 insn -1) }u1559(7){ d566(bb 0 insn -1) }u1560(16){ d1191(bb 0 insn -1) }u1561(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[565],7[566],16[1191],20[1535],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],449[6134,6135,6136],450[6137]
;; rd  gen 	(1) 17[1195]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; rd  out 	(23) 6[565],7[566],16[1191],20[1535],141[5937],253[6002],255[6004],258[6007],259[6008],447[6121,6122,6123,6124,6125,6126,6127,6128,6129,6130],449[6134,6135,6136],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 117 118 )->[177]->( 119 137 )
;; bb 177 artificial_defs: { }
;; bb 177 artificial_uses: { u1564(6){ d565(bb 0 insn -1) }u1565(7){ d566(bb 0 insn -1) }u1566(16){ d1191(bb 0 insn -1) }u1567(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 255
;; lr  def 	 17 [flags] 159 440 442
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 450
;; live  gen 	 17 [flags] 159 440 442
;; live  kill	
;; rd  in  	(8) 6[565],7[566],16[1191],20[1535],253[6002],255[6004],259[6008],450[6137]
;; rd  gen 	(4) 17[1214],159[5944],440[6113],442[6114]
;; rd  kill	(3) 159[5944],440[6113],442[6114]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 253 255 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 253 255 450
;; rd  out 	(8) 6[565],7[566],16[1191],20[1535],159[5944],253[6002],255[6004],450[6137]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 140 139 )->[178]->( 180 179 )
;; bb 178 artificial_defs: { }
;; bb 178 artificial_uses: { u1573(6){ d565(bb 0 insn -1) }u1574(7){ d566(bb 0 insn -1) }u1575(16){ d1191(bb 0 insn -1) }u1576(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
;; rd  in  	(6) 6[565],7[566],16[1191],20[1535],160[5945],253[6002]
;; rd  gen 	(2) 0[1],17[1233]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[1],6[565],7[566],16[1191],20[1535]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 178 )->[179]->( )
;; bb 179 artificial_defs: { }
;; bb 179 artificial_uses: { u1580(6){ d565(bb 0 insn -1) }u1581(7){ d566(bb 0 insn -1) }u1582(16){ d1191(bb 0 insn -1) }u1583(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[1],6[565],7[566],16[1191],20[1535]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[566],16[1191],20[1535]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 178 )->[180]->( 1 )
;; bb 180 artificial_defs: { }
;; bb 180 artificial_uses: { u1585(6){ d565(bb 0 insn -1) }u1586(7){ d566(bb 0 insn -1) }u1587(16){ d1191(bb 0 insn -1) }u1588(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[1],6[565],7[566],16[1191],20[1535]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[1],6[565],7[566],16[1191],20[1535]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 16 { d1191(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

( 180 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u1590(0){ d1(bb 178 insn 991) }u1591(6){ d565(bb 0 insn -1) }u1592(7){ d566(bb 0 insn -1) }u1593(20){ d1535(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[1],6[565],7[566],16[1191],20[1535]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d1(bb 178 insn 991) }
;;   reg 6 { d565(bb 0 insn -1) }
;;   reg 7 { d566(bb 0 insn -1) }
;;   reg 20 { d1535(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 11 to worklist
  Adding insn 30 to worklist
  Adding insn 35 to worklist
  Adding insn 39 to worklist
  Adding insn 46 to worklist
  Adding insn 54 to worklist
  Adding insn 62 to worklist
  Adding insn 70 to worklist
  Adding insn 78 to worklist
  Adding insn 86 to worklist
  Adding insn 94 to worklist
  Adding insn 102 to worklist
  Adding insn 110 to worklist
  Adding insn 122 to worklist
  Adding insn 127 to worklist
  Adding insn 140 to worklist
  Adding insn 153 to worklist
  Adding insn 165 to worklist
  Adding insn 177 to worklist
  Adding insn 189 to worklist
  Adding insn 201 to worklist
  Adding insn 213 to worklist
  Adding insn 225 to worklist
  Adding insn 237 to worklist
  Adding insn 243 to worklist
  Adding insn 246 to worklist
  Adding insn 251 to worklist
  Adding insn 254 to worklist
  Adding insn 260 to worklist
  Adding insn 264 to worklist
  Adding insn 267 to worklist
  Adding insn 271 to worklist
  Adding insn 274 to worklist
  Adding insn 282 to worklist
  Adding insn 287 to worklist
  Adding insn 297 to worklist
  Adding insn 303 to worklist
  Adding insn 307 to worklist
  Adding insn 312 to worklist
  Adding insn 326 to worklist
  Adding insn 315 to worklist
  Adding insn 331 to worklist
  Adding insn 341 to worklist
  Adding insn 334 to worklist
  Adding insn 346 to worklist
  Adding insn 353 to worklist
  Adding insn 358 to worklist
  Adding insn 363 to worklist
  Adding insn 366 to worklist
  Adding insn 369 to worklist
  Adding insn 374 to worklist
  Adding insn 377 to worklist
  Adding insn 383 to worklist
  Adding insn 387 to worklist
  Adding insn 390 to worklist
  Adding insn 395 to worklist
  Adding insn 398 to worklist
  Adding insn 404 to worklist
  Adding insn 412 to worklist
  Adding insn 410 to worklist
  Adding insn 408 to worklist
  Adding insn 424 to worklist
  Adding insn 428 to worklist
  Adding insn 431 to worklist
  Adding insn 434 to worklist
  Adding insn 439 to worklist
  Adding insn 442 to worklist
  Adding insn 446 to worklist
  Adding insn 451 to worklist
  Adding insn 454 to worklist
  Adding insn 459 to worklist
  Adding insn 467 to worklist
  Adding insn 471 to worklist
  Adding insn 474 to worklist
  Adding insn 477 to worklist
  Adding insn 482 to worklist
  Adding insn 485 to worklist
  Adding insn 489 to worklist
  Adding insn 494 to worklist
  Adding insn 497 to worklist
  Adding insn 504 to worklist
  Adding insn 509 to worklist
  Adding insn 514 to worklist
  Adding insn 512 to worklist
  Adding insn 527 to worklist
  Adding insn 520 to worklist
  Adding insn 519 to worklist
  Adding insn 518 to worklist
  Adding insn 535 to worklist
  Adding insn 539 to worklist
  Adding insn 542 to worklist
  Adding insn 545 to worklist
  Adding insn 550 to worklist
  Adding insn 553 to worklist
  Adding insn 557 to worklist
  Adding insn 562 to worklist
  Adding insn 567 to worklist
  Adding insn 583 to worklist
  Adding insn 587 to worklist
  Adding insn 596 to worklist
  Adding insn 590 to worklist
  Adding insn 601 to worklist
  Adding insn 604 to worklist
  Adding insn 607 to worklist
  Adding insn 612 to worklist
  Adding insn 615 to worklist
  Adding insn 621 to worklist
  Adding insn 625 to worklist
  Adding insn 628 to worklist
  Adding insn 633 to worklist
  Adding insn 636 to worklist
  Adding insn 647 to worklist
  Adding insn 655 to worklist
  Adding insn 663 to worklist
  Adding insn 671 to worklist
  Adding insn 679 to worklist
  Adding insn 687 to worklist
  Adding insn 695 to worklist
  Adding insn 703 to worklist
  Adding insn 713 to worklist
  Adding insn 717 to worklist
  Adding insn 728 to worklist
  Adding insn 739 to worklist
  Adding insn 749 to worklist
  Adding insn 759 to worklist
  Adding insn 769 to worklist
  Adding insn 779 to worklist
  Adding insn 789 to worklist
  Adding insn 799 to worklist
  Adding insn 808 to worklist
  Adding insn 814 to worklist
  Adding insn 823 to worklist
  Adding insn 826 to worklist
  Adding insn 835 to worklist
  Adding insn 838 to worklist
  Adding insn 848 to worklist
  Adding insn 857 to worklist
  Adding insn 860 to worklist
  Adding insn 871 to worklist
  Adding insn 874 to worklist
  Adding insn 885 to worklist
  Adding insn 888 to worklist
  Adding insn 899 to worklist
  Adding insn 902 to worklist
  Adding insn 913 to worklist
  Adding insn 916 to worklist
  Adding insn 927 to worklist
  Adding insn 930 to worklist
  Adding insn 939 to worklist
  Adding insn 942 to worklist
  Adding insn 947 to worklist
  Adding insn 953 to worklist
  Adding insn 966 to worklist
  Adding insn 984 to worklist
  Adding insn 994 to worklist
  Adding insn 993 to worklist
  Adding insn 995 to worklist
  Adding insn 998 to worklist
Finished finding needed instructions:
  Adding insn 991 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 991:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 0 ax) in insn 998:
Processing use of (reg 7 sp) in insn 995:
Processing use of (reg 20 frame) in insn 993:
Processing use of (reg 17 flags) in insn 994:
Processing use of (reg 17 flags) in insn 984:
  Adding insn 983 to worklist
Processing use of (reg 159 [ D.51465 ]) in insn 983:
  Adding insn 979 to worklist
Processing use of (reg 442) in insn 983:
  Adding insn 981 to worklist
Processing use of (reg 440 [ env_30(D)->_vptr.Env ]) in insn 979:
  Adding insn 978 to worklist
Processing use of (reg 255 [ env ]) in insn 978:
  Adding insn 4 to worklist
Processing use of (reg 1 dx) in insn 4:
Processing use of (reg 17 flags) in insn 966:
  Adding insn 965 to worklist
Processing use of (reg 449 [ D.51463 ]) in insn 965:
  Adding insn 548 to worklist
  Adding insn 1172 to worklist
  Adding insn 1171 to worklist
Processing use of (reg 132 [ D.51463 ]) in insn 1171:
  Adding insn 537 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 537:
Processing use of (reg 20 frame) in insn 1172:
Processing use of (reg 20 frame) in insn 548:
Processing use of (reg 17 flags) in insn 953:
  Adding insn 952 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 952:
Processing use of (reg 7 sp) in insn 947:
Processing use of (reg 5 di) in insn 947:
  Adding insn 946 to worklist
Processing use of (reg 438) in insn 946:
  Adding insn 933 to worklist
  Adding insn 1048 to worklist
Processing use of (reg 0 ax) in insn 1048:
Processing use of (reg 420) in insn 933:
  Adding insn 841 to worklist
  Adding insn 849 to worklist
  Adding insn 863 to worklist
  Adding insn 877 to worklist
  Adding insn 891 to worklist
  Adding insn 905 to worklist
  Adding insn 919 to worklist
  Adding insn 1054 to worklist
Processing use of (reg 0 ax) in insn 1054:
Processing use of (reg 434) in insn 919:
  Adding insn 1084 to worklist
Processing use of (reg 0 ax) in insn 1084:
Processing use of (reg 432) in insn 905:
  Adding insn 1080 to worklist
Processing use of (reg 0 ax) in insn 1080:
Processing use of (reg 430) in insn 891:
  Adding insn 1076 to worklist
Processing use of (reg 0 ax) in insn 1076:
Processing use of (reg 428) in insn 877:
  Adding insn 1072 to worklist
Processing use of (reg 0 ax) in insn 1072:
Processing use of (reg 426) in insn 863:
  Adding insn 1068 to worklist
Processing use of (reg 0 ax) in insn 1068:
Processing use of (reg 424) in insn 849:
  Adding insn 1064 to worklist
Processing use of (reg 0 ax) in insn 1064:
Processing use of (reg 421) in insn 841:
  Adding insn 1060 to worklist
Processing use of (reg 0 ax) in insn 1060:
Processing use of (reg 7 sp) in insn 942:
Processing use of (reg 5 di) in insn 942:
  Adding insn 941 to worklist
Processing use of (reg 162 [ D.51463 ]) in insn 941:
  Adding insn 937 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 937:
Processing use of (reg 17 flags) in insn 939:
  Adding insn 938 to worklist
Processing use of (reg 162 [ D.51463 ]) in insn 938:
Processing use of (reg 7 sp) in insn 930:
Processing use of (reg 5 di) in insn 930:
  Adding insn 929 to worklist
Processing use of (reg 156 [ D.51472 ]) in insn 929:
  Adding insn 923 to worklist
Processing use of (reg 20 frame) in insn 923:
Processing use of (reg 17 flags) in insn 927:
  Adding insn 926 to worklist
Processing use of (reg 156 [ D.51472 ]) in insn 926:
Processing use of (reg 437) in insn 926:
  Adding insn 925 to worklist
Processing use of (reg 450) in insn 925:
  Adding insn 25 to worklist
Processing use of (reg 20 frame) in insn 25:
Processing use of (reg 7 sp) in insn 916:
Processing use of (reg 5 di) in insn 916:
  Adding insn 915 to worklist
Processing use of (reg 147 [ D.51463 ]) in insn 915:
  Adding insn 911 to worklist
Processing use of (reg 20 frame) in insn 911:
Processing use of (reg 17 flags) in insn 913:
  Adding insn 912 to worklist
Processing use of (reg 147 [ D.51463 ]) in insn 912:
Processing use of (reg 7 sp) in insn 902:
Processing use of (reg 5 di) in insn 902:
  Adding insn 901 to worklist
Processing use of (reg 134 [ D.51463 ]) in insn 901:
  Adding insn 897 to worklist
Processing use of (reg 20 frame) in insn 897:
Processing use of (reg 17 flags) in insn 899:
  Adding insn 898 to worklist
Processing use of (reg 134 [ D.51463 ]) in insn 898:
Processing use of (reg 7 sp) in insn 888:
Processing use of (reg 5 di) in insn 888:
  Adding insn 887 to worklist
Processing use of (reg 127 [ D.51463 ]) in insn 887:
  Adding insn 883 to worklist
Processing use of (reg 20 frame) in insn 883:
Processing use of (reg 17 flags) in insn 885:
  Adding insn 884 to worklist
Processing use of (reg 127 [ D.51463 ]) in insn 884:
Processing use of (reg 7 sp) in insn 874:
Processing use of (reg 5 di) in insn 874:
  Adding insn 873 to worklist
Processing use of (reg 120 [ D.51463 ]) in insn 873:
  Adding insn 869 to worklist
Processing use of (reg 20 frame) in insn 869:
Processing use of (reg 17 flags) in insn 871:
  Adding insn 870 to worklist
Processing use of (reg 120 [ D.51463 ]) in insn 870:
Processing use of (reg 7 sp) in insn 860:
Processing use of (reg 5 di) in insn 860:
  Adding insn 859 to worklist
Processing use of (reg 148 [ D.51463 ]) in insn 859:
  Adding insn 855 to worklist
Processing use of (reg 20 frame) in insn 855:
Processing use of (reg 17 flags) in insn 857:
  Adding insn 856 to worklist
Processing use of (reg 148 [ D.51463 ]) in insn 856:
Processing use of (reg 7 sp) in insn 848:
Processing use of (reg 5 di) in insn 848:
  Adding insn 847 to worklist
Processing use of (reg 100 [ D.51468 ]) in insn 847:
  Adding insn 275 to worklist
Processing use of (reg 0 ax) in insn 275:
Processing use of (reg 7 sp) in insn 838:
Processing use of (reg 5 di) in insn 838:
  Adding insn 837 to worklist
Processing use of (reg 161 [ D.51463 ]) in insn 837:
  Adding insn 833 to worklist
Processing use of (reg 20 frame) in insn 833:
Processing use of (reg 17 flags) in insn 835:
  Adding insn 834 to worklist
Processing use of (reg 161 [ D.51463 ]) in insn 834:
Processing use of (reg 7 sp) in insn 826:
Processing use of (reg 5 di) in insn 826:
  Adding insn 825 to worklist
Processing use of (reg 160 [ D.51472 ]) in insn 825:
  Adding insn 819 to worklist
Processing use of (reg 20 frame) in insn 819:
Processing use of (reg 17 flags) in insn 823:
  Adding insn 822 to worklist
Processing use of (reg 160 [ D.51472 ]) in insn 822:
Processing use of (reg 418) in insn 822:
  Adding insn 821 to worklist
Processing use of (reg 450) in insn 821:
Processing use of (reg 7 sp) in insn 814:
Processing use of (reg 5 di) in insn 814:
  Adding insn 813 to worklist
Processing use of (reg 166 [ D.51463 ]) in insn 813:
  Adding insn 715 to worklist
Processing use of (reg 20 frame) in insn 715:
Processing use of (reg 7 sp) in insn 808:
Processing use of (reg 1 dx) in insn 808:
  Adding insn 805 to worklist
Processing use of (reg 4 si) in insn 808:
  Adding insn 806 to worklist
Processing use of (reg 5 di) in insn 808:
  Adding insn 807 to worklist
Processing use of (reg 159 [ D.51465 ]) in insn 808:
Processing use of (reg 415) in insn 807:
  Adding insn 803 to worklist
Processing use of (reg 20 frame) in insn 803:
Processing use of (reg 255 [ env ]) in insn 806:
Processing use of (reg 450) in insn 805:
Processing use of (reg 7 sp) in insn 799:
Processing use of (reg 1 dx) in insn 799:
  Adding insn 796 to worklist
Processing use of (reg 4 si) in insn 799:
  Adding insn 797 to worklist
Processing use of (reg 5 di) in insn 799:
  Adding insn 798 to worklist
Processing use of (reg 216 [ D.51465 ]) in insn 799:
  Adding insn 643 to worklist
Processing use of (reg 371 [ _141->_vptr.Env ]) in insn 643:
  Adding insn 642 to worklist
Processing use of (reg 154 [ D.51471 ]) in insn 642:
  Adding insn 641 to worklist
Processing use of (reg 255 [ env ]) in insn 641:
Processing use of (reg 413) in insn 798:
  Adding insn 794 to worklist
Processing use of (reg 20 frame) in insn 794:
Processing use of (reg 154 [ D.51471 ]) in insn 797:
Processing use of (reg 450) in insn 796:
Processing use of (reg 7 sp) in insn 789:
Processing use of (reg 1 dx) in insn 789:
  Adding insn 786 to worklist
Processing use of (reg 4 si) in insn 789:
  Adding insn 787 to worklist
Processing use of (reg 5 di) in insn 789:
  Adding insn 788 to worklist
Processing use of (reg 220 [ D.51465 ]) in insn 789:
  Adding insn 651 to worklist
Processing use of (reg 374 [ _295->_vptr.Env ]) in insn 651:
  Adding insn 650 to worklist
Processing use of (reg 218 [ D.51471 ]) in insn 650:
  Adding insn 649 to worklist
Processing use of (reg 154 [ D.51471 ]) in insn 649:
Processing use of (reg 411) in insn 788:
  Adding insn 784 to worklist
Processing use of (reg 20 frame) in insn 784:
Processing use of (reg 218 [ D.51471 ]) in insn 787:
Processing use of (reg 450) in insn 786:
Processing use of (reg 7 sp) in insn 779:
Processing use of (reg 1 dx) in insn 779:
  Adding insn 776 to worklist
Processing use of (reg 4 si) in insn 779:
  Adding insn 777 to worklist
Processing use of (reg 5 di) in insn 779:
  Adding insn 778 to worklist
Processing use of (reg 224 [ D.51465 ]) in insn 779:
  Adding insn 659 to worklist
Processing use of (reg 377 [ _300->_vptr.Env ]) in insn 659:
  Adding insn 658 to worklist
Processing use of (reg 222 [ D.51471 ]) in insn 658:
  Adding insn 657 to worklist
Processing use of (reg 218 [ D.51471 ]) in insn 657:
Processing use of (reg 409) in insn 778:
  Adding insn 774 to worklist
Processing use of (reg 20 frame) in insn 774:
Processing use of (reg 222 [ D.51471 ]) in insn 777:
Processing use of (reg 450) in insn 776:
Processing use of (reg 7 sp) in insn 769:
Processing use of (reg 1 dx) in insn 769:
  Adding insn 766 to worklist
Processing use of (reg 4 si) in insn 769:
  Adding insn 767 to worklist
Processing use of (reg 5 di) in insn 769:
  Adding insn 768 to worklist
Processing use of (reg 228 [ D.51465 ]) in insn 769:
  Adding insn 667 to worklist
Processing use of (reg 380 [ _305->_vptr.Env ]) in insn 667:
  Adding insn 666 to worklist
Processing use of (reg 226 [ D.51471 ]) in insn 666:
  Adding insn 665 to worklist
Processing use of (reg 222 [ D.51471 ]) in insn 665:
Processing use of (reg 407) in insn 768:
  Adding insn 764 to worklist
Processing use of (reg 20 frame) in insn 764:
Processing use of (reg 226 [ D.51471 ]) in insn 767:
Processing use of (reg 450) in insn 766:
Processing use of (reg 7 sp) in insn 759:
Processing use of (reg 1 dx) in insn 759:
  Adding insn 756 to worklist
Processing use of (reg 4 si) in insn 759:
  Adding insn 757 to worklist
Processing use of (reg 5 di) in insn 759:
  Adding insn 758 to worklist
Processing use of (reg 232 [ D.51465 ]) in insn 759:
  Adding insn 675 to worklist
Processing use of (reg 383 [ _310->_vptr.Env ]) in insn 675:
  Adding insn 674 to worklist
Processing use of (reg 230 [ D.51471 ]) in insn 674:
  Adding insn 673 to worklist
Processing use of (reg 226 [ D.51471 ]) in insn 673:
Processing use of (reg 405) in insn 758:
  Adding insn 754 to worklist
Processing use of (reg 20 frame) in insn 754:
Processing use of (reg 230 [ D.51471 ]) in insn 757:
Processing use of (reg 450) in insn 756:
Processing use of (reg 7 sp) in insn 749:
Processing use of (reg 1 dx) in insn 749:
  Adding insn 746 to worklist
Processing use of (reg 4 si) in insn 749:
  Adding insn 747 to worklist
Processing use of (reg 5 di) in insn 749:
  Adding insn 748 to worklist
Processing use of (reg 236 [ D.51465 ]) in insn 749:
  Adding insn 683 to worklist
Processing use of (reg 386 [ _315->_vptr.Env ]) in insn 683:
  Adding insn 682 to worklist
Processing use of (reg 234 [ D.51471 ]) in insn 682:
  Adding insn 681 to worklist
Processing use of (reg 230 [ D.51471 ]) in insn 681:
Processing use of (reg 403) in insn 748:
  Adding insn 744 to worklist
Processing use of (reg 20 frame) in insn 744:
Processing use of (reg 234 [ D.51471 ]) in insn 747:
Processing use of (reg 450) in insn 746:
Processing use of (reg 7 sp) in insn 739:
Processing use of (reg 1 dx) in insn 739:
  Adding insn 736 to worklist
Processing use of (reg 4 si) in insn 739:
  Adding insn 737 to worklist
Processing use of (reg 5 di) in insn 739:
  Adding insn 738 to worklist
Processing use of (reg 240 [ D.51465 ]) in insn 739:
  Adding insn 691 to worklist
Processing use of (reg 389 [ _320->_vptr.Env ]) in insn 691:
  Adding insn 690 to worklist
Processing use of (reg 238 [ D.51471 ]) in insn 690:
  Adding insn 689 to worklist
Processing use of (reg 234 [ D.51471 ]) in insn 689:
Processing use of (reg 401) in insn 738:
  Adding insn 734 to worklist
Processing use of (reg 20 frame) in insn 734:
Processing use of (reg 238 [ D.51471 ]) in insn 737:
Processing use of (reg 450) in insn 736:
Processing use of (reg 7 sp) in insn 728:
Processing use of (reg 1 dx) in insn 728:
  Adding insn 725 to worklist
Processing use of (reg 4 si) in insn 728:
  Adding insn 726 to worklist
Processing use of (reg 5 di) in insn 728:
  Adding insn 727 to worklist
Processing use of (reg 244 [ D.51465 ]) in insn 728:
  Adding insn 699 to worklist
Processing use of (reg 392 [ _325->_vptr.Env ]) in insn 699:
  Adding insn 698 to worklist
Processing use of (reg 242 [ D.51471 ]) in insn 698:
  Adding insn 697 to worklist
Processing use of (reg 238 [ D.51471 ]) in insn 697:
Processing use of (reg 399) in insn 727:
  Adding insn 723 to worklist
Processing use of (reg 20 frame) in insn 723:
Processing use of (reg 242 [ D.51471 ]) in insn 726:
Processing use of (reg 450) in insn 725:
Processing use of (reg 17 flags) in insn 717:
  Adding insn 716 to worklist
Processing use of (reg 166 [ D.51463 ]) in insn 716:
Processing use of (reg 7 sp) in insn 713:
Processing use of (reg 1 dx) in insn 713:
  Adding insn 710 to worklist
Processing use of (reg 4 si) in insn 713:
  Adding insn 711 to worklist
Processing use of (reg 5 di) in insn 713:
  Adding insn 712 to worklist
Processing use of (reg 398 [ MEM[(int (*__vtbl_ptr_type) () *)_331 + 56B] ]) in insn 713:
  Adding insn 709 to worklist
Processing use of (reg 397 [ _330->_vptr.Env ]) in insn 709:
  Adding insn 708 to worklist
Processing use of (reg 246 [ D.51471 ]) in insn 708:
  Adding insn 705 to worklist
Processing use of (reg 242 [ D.51471 ]) in insn 705:
Processing use of (reg 395) in insn 712:
  Adding insn 706 to worklist
Processing use of (reg 20 frame) in insn 706:
Processing use of (reg 246 [ D.51471 ]) in insn 711:
Processing use of (reg 450) in insn 710:
Processing use of (reg 17 flags) in insn 703:
  Adding insn 702 to worklist
Processing use of (reg 240 [ D.51465 ]) in insn 702:
Processing use of (reg 244 [ D.51465 ]) in insn 702:
Processing use of (reg 17 flags) in insn 695:
  Adding insn 694 to worklist
Processing use of (reg 236 [ D.51465 ]) in insn 694:
Processing use of (reg 240 [ D.51465 ]) in insn 694:
Processing use of (reg 17 flags) in insn 687:
  Adding insn 686 to worklist
Processing use of (reg 232 [ D.51465 ]) in insn 686:
Processing use of (reg 236 [ D.51465 ]) in insn 686:
Processing use of (reg 17 flags) in insn 679:
  Adding insn 678 to worklist
Processing use of (reg 228 [ D.51465 ]) in insn 678:
Processing use of (reg 232 [ D.51465 ]) in insn 678:
Processing use of (reg 17 flags) in insn 671:
  Adding insn 670 to worklist
Processing use of (reg 224 [ D.51465 ]) in insn 670:
Processing use of (reg 228 [ D.51465 ]) in insn 670:
Processing use of (reg 17 flags) in insn 663:
  Adding insn 662 to worklist
Processing use of (reg 220 [ D.51465 ]) in insn 662:
Processing use of (reg 224 [ D.51465 ]) in insn 662:
Processing use of (reg 17 flags) in insn 655:
  Adding insn 654 to worklist
Processing use of (reg 216 [ D.51465 ]) in insn 654:
Processing use of (reg 220 [ D.51465 ]) in insn 654:
Processing use of (reg 17 flags) in insn 647:
  Adding insn 646 to worklist
Processing use of (reg 159 [ D.51465 ]) in insn 646:
Processing use of (reg 216 [ D.51465 ]) in insn 646:
Processing use of (reg 17 flags) in insn 636:
  Adding insn 635 to worklist
Processing use of (reg 259 [ meta ]) in insn 635:
  Adding insn 8 to worklist
Processing use of (reg 16 argp) in insn 8:
Processing use of (reg 17 flags) in insn 633:
  Adding insn 632 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 632:
Processing use of (reg 7 sp) in insn 628:
Processing use of (reg 5 di) in insn 628:
  Adding insn 627 to worklist
Processing use of (reg 168 [ D.51463 ]) in insn 627:
  Adding insn 599 to worklist
  Adding insn 608 to worklist
  Adding insn 618 to worklist
Processing use of (reg 20 frame) in insn 618:
Processing use of (reg 20 frame) in insn 608:
Processing use of (reg 20 frame) in insn 599:
Processing use of (reg 17 flags) in insn 625:
  Adding insn 624 to worklist
Processing use of (reg 168 [ D.51463 ]) in insn 624:
Processing use of (reg 214 [ D.51463 ]) in insn 621:
  Adding insn 616 to worklist
  Adding insn 15 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 621:
Processing use of (reg 0 ax) in insn 616:
Processing use of (reg 7 sp) in insn 615:
Processing use of (reg 5 di) in insn 615:
  Adding insn 614 to worklist
Processing use of (reg 168 [ D.51463 ]) in insn 614:
Processing use of (reg 17 flags) in insn 612:
  Adding insn 611 to worklist
Processing use of (reg 168 [ D.51463 ]) in insn 611:
Processing use of (reg 7 sp) in insn 607:
Processing use of (reg 5 di) in insn 607:
  Adding insn 606 to worklist
Processing use of (reg 144 [ D.51463 ]) in insn 606:
  Adding insn 598 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 598:
Processing use of (reg 17 flags) in insn 604:
  Adding insn 603 to worklist
Processing use of (reg 144 [ D.51463 ]) in insn 603:
Processing use of (reg 17 flags) in insn 601:
  Adding insn 600 to worklist
Processing use of (reg 144 [ D.51463 ]) in insn 600:
Processing use of (reg 168 [ D.51463 ]) in insn 600:
Processing use of (reg 7 sp) in insn 590:
Processing use of (reg 5 di) in insn 590:
  Adding insn 589 to worklist
Processing use of (reg 151 [ D.51463 ]) in insn 589:
  Adding insn 585 to worklist
Processing use of (reg 20 frame) in insn 585:
Processing use of (reg 7 sp) in insn 596:
Processing use of (reg 4 si) in insn 596:
  Adding insn 594 to worklist
Processing use of (reg 5 di) in insn 596:
  Adding insn 595 to worklist
Processing use of (reg 370 [ MEM[(int (*__vtbl_ptr_type) () *)_138 + 80B] ]) in insn 596:
  Adding insn 593 to worklist
Processing use of (reg 369 [ iter_19(D)->_vptr.Iterator ]) in insn 593:
  Adding insn 592 to worklist
Processing use of (reg 258 [ iter ]) in insn 592:
  Adding insn 7 to worklist
Processing use of (reg 38 r9) in insn 7:
Processing use of (reg 368) in insn 595:
  Adding insn 591 to worklist
Processing use of (reg 20 frame) in insn 591:
Processing use of (reg 258 [ iter ]) in insn 594:
Processing use of (reg 17 flags) in insn 587:
  Adding insn 586 to worklist
Processing use of (reg 151 [ D.51463 ]) in insn 586:
Processing use of (reg 7 sp) in insn 583:
Processing use of (reg 4 si) in insn 583:
  Adding insn 581 to worklist
Processing use of (reg 5 di) in insn 583:
  Adding insn 582 to worklist
Processing use of (reg 367 [ MEM[(int (*__vtbl_ptr_type) () *)_132 + 80B] ]) in insn 583:
  Adding insn 580 to worklist
Processing use of (reg 366 [ iter_19(D)->_vptr.Iterator ]) in insn 580:
  Adding insn 579 to worklist
Processing use of (reg 258 [ iter ]) in insn 579:
Processing use of (reg 447) in insn 582:
  Adding insn 231 to worklist
  Adding insn 219 to worklist
  Adding insn 207 to worklist
  Adding insn 195 to worklist
  Adding insn 183 to worklist
  Adding insn 171 to worklist
  Adding insn 159 to worklist
  Adding insn 147 to worklist
  Adding insn 134 to worklist
  Adding insn 114 to worklist
  Adding insn 1166 to worklist
Processing use of (reg 20 frame) in insn 1166:
Processing use of (reg 20 frame) in insn 114:
Processing use of (reg 20 frame) in insn 134:
Processing use of (reg 20 frame) in insn 147:
Processing use of (reg 20 frame) in insn 159:
Processing use of (reg 20 frame) in insn 171:
Processing use of (reg 20 frame) in insn 183:
Processing use of (reg 20 frame) in insn 195:
Processing use of (reg 20 frame) in insn 207:
Processing use of (reg 20 frame) in insn 219:
Processing use of (reg 20 frame) in insn 231:
Processing use of (reg 258 [ iter ]) in insn 581:
Processing use of (reg 7 sp) in insn 567:
Processing use of (reg 5 di) in insn 567:
  Adding insn 566 to worklist
Processing use of (reg 364 [ MEM[(int (*__vtbl_ptr_type) () *)_120 + 8B] ]) in insn 567:
  Adding insn 565 to worklist
Processing use of (reg 363 [ it_113->_vptr.Iterator ]) in insn 565:
  Adding insn 564 to worklist
Processing use of (reg 141 [ it ]) in insn 564:
  Adding insn 528 to worklist
Processing use of (reg 0 ax) in insn 528:
Processing use of (reg 141 [ it ]) in insn 566:
Processing use of (reg 7 sp) in insn 562:
Processing use of (reg 5 di) in insn 562:
  Adding insn 561 to worklist
Processing use of (reg 449 [ D.51463 ]) in insn 561:
Processing use of (reg 213 [ D.51463 ]) in insn 557:
  Adding insn 554 to worklist
  Adding insn 1185 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 557:
Processing use of (reg 449 [ D.51463 ]) in insn 1185:
Processing use of (reg 0 ax) in insn 554:
Processing use of (reg 7 sp) in insn 553:
Processing use of (reg 5 di) in insn 553:
  Adding insn 552 to worklist
Processing use of (reg 449 [ D.51463 ]) in insn 552:
Processing use of (reg 17 flags) in insn 550:
  Adding insn 549 to worklist
Processing use of (reg 449 [ D.51463 ]) in insn 549:
Processing use of (reg 7 sp) in insn 545:
Processing use of (reg 5 di) in insn 545:
  Adding insn 544 to worklist
Processing use of (reg 132 [ D.51463 ]) in insn 544:
Processing use of (reg 17 flags) in insn 542:
  Adding insn 541 to worklist
Processing use of (reg 132 [ D.51463 ]) in insn 541:
Processing use of (reg 17 flags) in insn 539:
  Adding insn 538 to worklist
Processing use of (reg 20 frame) in insn 538:
Processing use of (reg 132 [ D.51463 ]) in insn 538:
Processing use of (reg 7 sp) in insn 535:
Processing use of (reg 4 si) in insn 535:
  Adding insn 533 to worklist
Processing use of (reg 5 di) in insn 535:
  Adding insn 534 to worklist
Processing use of (reg 362 [ MEM[(int (*__vtbl_ptr_type) () *)_115 + 80B] ]) in insn 535:
  Adding insn 532 to worklist
Processing use of (reg 361 [ it_113->_vptr.Iterator ]) in insn 532:
  Adding insn 531 to worklist
Processing use of (reg 141 [ it ]) in insn 531:
Processing use of (reg 360) in insn 534:
  Adding insn 530 to worklist
Processing use of (reg 20 frame) in insn 530:
Processing use of (reg 141 [ it ]) in insn 533:
Processing use of (reg 20 frame) in insn 518:
Processing use of (reg 20 frame) in insn 519:
Processing use of (reg 20 frame) in insn 520:
Processing use of (reg 7 sp) in insn 527:
Processing use of (reg 1 dx) in insn 527:
  Adding insn 524 to worklist
Processing use of (reg 2 cx) in insn 527:
  Adding insn 523 to worklist
Processing use of (reg 4 si) in insn 527:
  Adding insn 525 to worklist
Processing use of (reg 5 di) in insn 527:
  Adding insn 526 to worklist
Processing use of (reg 37 r8) in insn 527:
  Adding insn 522 to worklist
Processing use of (reg 257 [ table_cache ]) in insn 526:
  Adding insn 6 to worklist
Processing use of (reg 37 r8) in insn 6:
Processing use of (reg 359) in insn 525:
  Adding insn 521 to worklist
Processing use of (reg 20 frame) in insn 521:
Processing use of (reg 139 [ D.51466 ]) in insn 523:
  Adding insn 516 to worklist
Processing use of (reg 259 [ meta ]) in insn 516:
Processing use of (reg 140 [ D.51466 ]) in insn 524:
  Adding insn 517 to worklist
Processing use of (reg 259 [ meta ]) in insn 517:
Processing use of (reg 20 frame) in insn 512:
Processing use of (reg 17 flags) in insn 514:
  Adding insn 513 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 513:
Processing use of (reg 7 sp) in insn 509:
Processing use of (reg 5 di) in insn 509:
  Adding insn 508 to worklist
Processing use of (reg 358 [ MEM[(int (*__vtbl_ptr_type) () *)_103 + 8B] ]) in insn 509:
  Adding insn 507 to worklist
Processing use of (reg 357 [ _102->_vptr.WritableFile ]) in insn 507:
  Adding insn 506 to worklist
Processing use of (reg 135 [ D.51469 ]) in insn 506:
  Adding insn 502 to worklist
Processing use of (reg 20 frame) in insn 502:
Processing use of (reg 135 [ D.51469 ]) in insn 508:
Processing use of (reg 17 flags) in insn 504:
  Adding insn 503 to worklist
Processing use of (reg 135 [ D.51469 ]) in insn 503:
Processing use of (reg 7 sp) in insn 497:
Processing use of (reg 5 di) in insn 497:
  Adding insn 496 to worklist
Processing use of (reg 448 [ D.51463 ]) in insn 496:
  Adding insn 480 to worklist
  Adding insn 1170 to worklist
  Adding insn 1169 to worklist
Processing use of (reg 125 [ D.51463 ]) in insn 1169:
  Adding insn 469 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 469:
Processing use of (reg 20 frame) in insn 1170:
Processing use of (reg 20 frame) in insn 480:
Processing use of (reg 17 flags) in insn 494:
  Adding insn 493 to worklist
Processing use of (reg 448 [ D.51463 ]) in insn 493:
Processing use of (reg 211 [ D.51463 ]) in insn 489:
  Adding insn 486 to worklist
  Adding insn 1184 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 489:
Processing use of (reg 448 [ D.51463 ]) in insn 1184:
Processing use of (reg 0 ax) in insn 486:
Processing use of (reg 7 sp) in insn 485:
Processing use of (reg 5 di) in insn 485:
  Adding insn 484 to worklist
Processing use of (reg 448 [ D.51463 ]) in insn 484:
Processing use of (reg 17 flags) in insn 482:
  Adding insn 481 to worklist
Processing use of (reg 448 [ D.51463 ]) in insn 481:
Processing use of (reg 7 sp) in insn 477:
Processing use of (reg 5 di) in insn 477:
  Adding insn 476 to worklist
Processing use of (reg 125 [ D.51463 ]) in insn 476:
Processing use of (reg 17 flags) in insn 474:
  Adding insn 473 to worklist
Processing use of (reg 125 [ D.51463 ]) in insn 473:
Processing use of (reg 17 flags) in insn 471:
  Adding insn 470 to worklist
Processing use of (reg 20 frame) in insn 470:
Processing use of (reg 125 [ D.51463 ]) in insn 470:
Processing use of (reg 7 sp) in insn 467:
Processing use of (reg 4 si) in insn 467:
  Adding insn 465 to worklist
Processing use of (reg 5 di) in insn 467:
  Adding insn 466 to worklist
Processing use of (reg 356 [ MEM[(int (*__vtbl_ptr_type) () *)_94 + 24B] ]) in insn 467:
  Adding insn 464 to worklist
Processing use of (reg 355 [ _93->_vptr.WritableFile ]) in insn 464:
  Adding insn 463 to worklist
Processing use of (reg 129 [ D.51469 ]) in insn 463:
  Adding insn 461 to worklist
Processing use of (reg 20 frame) in insn 461:
Processing use of (reg 354) in insn 466:
  Adding insn 462 to worklist
Processing use of (reg 20 frame) in insn 462:
Processing use of (reg 129 [ D.51469 ]) in insn 465:
Processing use of (reg 17 flags) in insn 459:
  Adding insn 458 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 458:
Processing use of (reg 7 sp) in insn 454:
Processing use of (reg 5 di) in insn 454:
  Adding insn 453 to worklist
Processing use of (reg 446 [ D.51463 ]) in insn 453:
  Adding insn 437 to worklist
  Adding insn 1168 to worklist
  Adding insn 1167 to worklist
Processing use of (reg 116 [ D.51463 ]) in insn 1167:
  Adding insn 426 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 426:
Processing use of (reg 20 frame) in insn 1168:
Processing use of (reg 20 frame) in insn 437:
Processing use of (reg 17 flags) in insn 451:
  Adding insn 450 to worklist
Processing use of (reg 446 [ D.51463 ]) in insn 450:
Processing use of (reg 209 [ D.51463 ]) in insn 446:
  Adding insn 443 to worklist
  Adding insn 1173 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 446:
Processing use of (reg 446 [ D.51463 ]) in insn 1173:
Processing use of (reg 0 ax) in insn 443:
Processing use of (reg 7 sp) in insn 442:
Processing use of (reg 5 di) in insn 442:
  Adding insn 441 to worklist
Processing use of (reg 446 [ D.51463 ]) in insn 441:
Processing use of (reg 17 flags) in insn 439:
  Adding insn 438 to worklist
Processing use of (reg 446 [ D.51463 ]) in insn 438:
Processing use of (reg 7 sp) in insn 434:
Processing use of (reg 5 di) in insn 434:
  Adding insn 433 to worklist
Processing use of (reg 116 [ D.51463 ]) in insn 433:
Processing use of (reg 17 flags) in insn 431:
  Adding insn 430 to worklist
Processing use of (reg 116 [ D.51463 ]) in insn 430:
Processing use of (reg 17 flags) in insn 428:
  Adding insn 427 to worklist
Processing use of (reg 20 frame) in insn 427:
Processing use of (reg 116 [ D.51463 ]) in insn 427:
Processing use of (reg 7 sp) in insn 424:
Processing use of (reg 4 si) in insn 424:
  Adding insn 422 to worklist
Processing use of (reg 5 di) in insn 424:
  Adding insn 423 to worklist
Processing use of (reg 353 [ MEM[(int (*__vtbl_ptr_type) () *)_84 + 40B] ]) in insn 424:
  Adding insn 421 to worklist
Processing use of (reg 352 [ _83->_vptr.WritableFile ]) in insn 421:
  Adding insn 420 to worklist
Processing use of (reg 122 [ D.51469 ]) in insn 420:
  Adding insn 418 to worklist
Processing use of (reg 20 frame) in insn 418:
Processing use of (reg 351) in insn 423:
  Adding insn 419 to worklist
Processing use of (reg 20 frame) in insn 419:
Processing use of (reg 122 [ D.51469 ]) in insn 422:
Processing use of (reg 7 sp) in insn 408:
Processing use of (reg 5 di) in insn 408:
  Adding insn 407 to worklist
Processing use of (reg 100 [ D.51468 ]) in insn 407:
Processing use of (reg 7 sp) in insn 410:
Processing use of (reg 5 di) in insn 410:
  Adding insn 409 to worklist
Processing use of (reg 100 [ D.51468 ]) in insn 409:
Processing use of (reg 17 flags) in insn 412:
  Adding insn 411 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 411:
Processing use of (reg 7 sp) in insn 404:
Processing use of (reg 5 di) in insn 404:
  Adding insn 403 to worklist
Processing use of (reg 100 [ D.51468 ]) in insn 403:
Processing use of (reg 119 [ D.51466 ]) in insn 398:
  Adding insn 396 to worklist
Processing use of (reg 259 [ meta ]) in insn 398:
Processing use of (reg 0 ax) in insn 396:
Processing use of (reg 7 sp) in insn 395:
Processing use of (reg 5 di) in insn 395:
  Adding insn 394 to worklist
Processing use of (reg 100 [ D.51468 ]) in insn 394:
Processing use of (reg 7 sp) in insn 390:
Processing use of (reg 5 di) in insn 390:
  Adding insn 389 to worklist
Processing use of (reg 167 [ D.51463 ]) in insn 389:
  Adding insn 361 to worklist
  Adding insn 370 to worklist
  Adding insn 380 to worklist
Processing use of (reg 20 frame) in insn 380:
Processing use of (reg 20 frame) in insn 370:
Processing use of (reg 20 frame) in insn 361:
Processing use of (reg 17 flags) in insn 387:
  Adding insn 386 to worklist
Processing use of (reg 167 [ D.51463 ]) in insn 386:
Processing use of (reg 207 [ D.51463 ]) in insn 383:
  Adding insn 378 to worklist
  Adding insn 14 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 383:
Processing use of (reg 0 ax) in insn 378:
Processing use of (reg 7 sp) in insn 377:
Processing use of (reg 5 di) in insn 377:
  Adding insn 376 to worklist
Processing use of (reg 167 [ D.51463 ]) in insn 376:
Processing use of (reg 17 flags) in insn 374:
  Adding insn 373 to worklist
Processing use of (reg 167 [ D.51463 ]) in insn 373:
Processing use of (reg 7 sp) in insn 369:
Processing use of (reg 5 di) in insn 369:
  Adding insn 368 to worklist
Processing use of (reg 97 [ D.51463 ]) in insn 368:
  Adding insn 360 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 360:
Processing use of (reg 17 flags) in insn 366:
  Adding insn 365 to worklist
Processing use of (reg 97 [ D.51463 ]) in insn 365:
Processing use of (reg 17 flags) in insn 363:
  Adding insn 362 to worklist
Processing use of (reg 97 [ D.51463 ]) in insn 362:
Processing use of (reg 167 [ D.51463 ]) in insn 362:
Processing use of (reg 7 sp) in insn 358:
Processing use of (reg 4 si) in insn 358:
  Adding insn 356 to worklist
Processing use of (reg 5 di) in insn 358:
  Adding insn 357 to worklist
Processing use of (reg 350) in insn 357:
  Adding insn 355 to worklist
Processing use of (reg 20 frame) in insn 355:
Processing use of (reg 100 [ D.51468 ]) in insn 356:
Processing use of (reg 17 flags) in insn 353:
  Adding insn 352 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 352:
Processing use of (reg 7 sp) in insn 346:
Processing use of (reg 5 di) in insn 346:
  Adding insn 345 to worklist
Processing use of (reg 349 [ MEM[(int (*__vtbl_ptr_type) () *)_63 + 48B] ]) in insn 346:
  Adding insn 344 to worklist
Processing use of (reg 348 [ iter_19(D)->_vptr.Iterator ]) in insn 344:
  Adding insn 343 to worklist
Processing use of (reg 258 [ iter ]) in insn 343:
Processing use of (reg 258 [ iter ]) in insn 345:
Processing use of (reg 20 frame) in insn 334:
Processing use of (reg 344) in insn 334:
  Adding insn 332 to worklist
Processing use of (reg 0 ax) in insn 332:
Processing use of (reg 1 dx) in insn 332:
Processing use of (reg 7 sp) in insn 341:
Processing use of (reg 1 dx) in insn 341:
  Adding insn 338 to worklist
Processing use of (reg 4 si) in insn 341:
  Adding insn 339 to worklist
Processing use of (reg 5 di) in insn 341:
  Adding insn 340 to worklist
Processing use of (reg 100 [ D.51468 ]) in insn 340:
Processing use of (reg 453) in insn 339:
  Adding insn 337 to worklist
Processing use of (reg 20 frame) in insn 337:
Processing use of (reg 452) in insn 338:
  Adding insn 336 to worklist
Processing use of (reg 20 frame) in insn 336:
Processing use of (reg 7 sp) in insn 331:
Processing use of (reg 5 di) in insn 331:
  Adding insn 330 to worklist
Processing use of (reg 343 [ MEM[(int (*__vtbl_ptr_type) () *)_57 + 72B] ]) in insn 331:
  Adding insn 329 to worklist
Processing use of (reg 342 [ iter_19(D)->_vptr.Iterator ]) in insn 329:
  Adding insn 328 to worklist
Processing use of (reg 258 [ iter ]) in insn 328:
Processing use of (reg 258 [ iter ]) in insn 330:
Processing use of (reg 20 frame) in insn 315:
Processing use of (reg 336) in insn 315:
  Adding insn 313 to worklist
Processing use of (reg 0 ax) in insn 313:
Processing use of (reg 1 dx) in insn 313:
Processing use of (reg 7 sp) in insn 326:
Processing use of (reg 1 dx) in insn 326:
  Adding insn 323 to worklist
Processing use of (reg 2 cx) in insn 326:
  Adding insn 322 to worklist
Processing use of (reg 4 si) in insn 326:
  Adding insn 324 to worklist
Processing use of (reg 5 di) in insn 326:
  Adding insn 325 to worklist
Processing use of (reg 37 r8) in insn 326:
  Adding insn 321 to worklist
Processing use of (reg 338 [ MEM[(long unsigned int *)&key + 8B] ]) in insn 321:
  Adding insn 317 to worklist
Processing use of (reg 20 frame) in insn 317:
Processing use of (reg 451 [ D.51470 ]) in insn 325:
  Adding insn 320 to worklist
Processing use of (reg 259 [ meta ]) in insn 320:
Processing use of (reg 339 [ MEM[(const char * *)&key] ]) in insn 322:
  Adding insn 318 to worklist
Processing use of (reg 20 frame) in insn 318:
Processing use of (reg 340 [ MEM[(long unsigned int *)meta_17(D) + 64B] ]) in insn 323:
  Adding insn 319 to worklist
Processing use of (reg 259 [ meta ]) in insn 319:
Processing use of (reg 7 sp) in insn 312:
Processing use of (reg 5 di) in insn 312:
  Adding insn 311 to worklist
Processing use of (reg 335 [ MEM[(int (*__vtbl_ptr_type) () *)_53 + 64B] ]) in insn 312:
  Adding insn 310 to worklist
Processing use of (reg 334 [ iter_19(D)->_vptr.Iterator ]) in insn 310:
  Adding insn 309 to worklist
Processing use of (reg 258 [ iter ]) in insn 309:
Processing use of (reg 258 [ iter ]) in insn 311:
Processing use of (reg 17 flags) in insn 307:
  Adding insn 306 to worklist
Processing use of (reg 107 [ D.51467 ]) in insn 306:
  Adding insn 304 to worklist
Processing use of (reg 0 ax) in insn 304:
Processing use of (reg 7 sp) in insn 303:
Processing use of (reg 5 di) in insn 303:
  Adding insn 302 to worklist
Processing use of (reg 333 [ MEM[(int (*__vtbl_ptr_type) () *)_49 + 16B] ]) in insn 303:
  Adding insn 301 to worklist
Processing use of (reg 332 [ iter_19(D)->_vptr.Iterator ]) in insn 301:
  Adding insn 300 to worklist
Processing use of (reg 258 [ iter ]) in insn 300:
Processing use of (reg 258 [ iter ]) in insn 302:
Processing use of (reg 7 sp) in insn 297:
Processing use of (reg 1 dx) in insn 297:
  Adding insn 294 to worklist
Processing use of (reg 2 cx) in insn 297:
  Adding insn 293 to worklist
Processing use of (reg 4 si) in insn 297:
  Adding insn 295 to worklist
Processing use of (reg 5 di) in insn 297:
  Adding insn 296 to worklist
Processing use of (reg 37 r8) in insn 297:
  Adding insn 292 to worklist
Processing use of (reg 445 [ D.44372+8 ]) in insn 292:
  Adding insn 1088 to worklist
Processing use of (reg 1 dx) in insn 1088:
Processing use of (reg 331 [ D.51470 ]) in insn 296:
  Adding insn 291 to worklist
Processing use of (reg 259 [ meta ]) in insn 291:
Processing use of (reg 444 [ D.44372 ]) in insn 293:
  Adding insn 1087 to worklist
Processing use of (reg 0 ax) in insn 1087:
Processing use of (reg 330 [ MEM[(long unsigned int *)meta_17(D) + 32B] ]) in insn 294:
  Adding insn 290 to worklist
Processing use of (reg 259 [ meta ]) in insn 290:
Processing use of (reg 7 sp) in insn 287:
Processing use of (reg 5 di) in insn 287:
  Adding insn 286 to worklist
Processing use of (reg 329 [ MEM[(int (*__vtbl_ptr_type) () *)_44 + 64B] ]) in insn 287:
  Adding insn 285 to worklist
Processing use of (reg 328 [ iter_19(D)->_vptr.Iterator ]) in insn 285:
  Adding insn 284 to worklist
Processing use of (reg 258 [ iter ]) in insn 284:
Processing use of (reg 258 [ iter ]) in insn 286:
Processing use of (reg 7 sp) in insn 282:
Processing use of (reg 1 dx) in insn 282:
  Adding insn 279 to worklist
Processing use of (reg 4 si) in insn 282:
  Adding insn 280 to worklist
Processing use of (reg 5 di) in insn 282:
  Adding insn 281 to worklist
Processing use of (reg 100 [ D.51468 ]) in insn 281:
Processing use of (reg 256 [ options ]) in insn 280:
  Adding insn 5 to worklist
Processing use of (reg 2 cx) in insn 5:
Processing use of (reg 327 [ file ]) in insn 279:
  Adding insn 278 to worklist
Processing use of (reg 20 frame) in insn 278:
Processing use of (reg 7 sp) in insn 274:
Processing use of (reg 5 di) in insn 274:
  Adding insn 273 to worklist
Processing use of (reg 17 flags) in insn 271:
  Adding insn 270 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 270:
Processing use of (reg 7 sp) in insn 267:
Processing use of (reg 5 di) in insn 267:
  Adding insn 266 to worklist
Processing use of (reg 250 [ D.51463 ]) in insn 266:
  Adding insn 257 to worklist
  Adding insn 12 to worklist
  Adding insn 13 to worklist
Processing use of (reg 206 [ D.51463 ]) in insn 13:
  Adding insn 124 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 124:
Processing use of (reg 20 frame) in insn 257:
Processing use of (reg 17 flags) in insn 264:
  Adding insn 263 to worklist
Processing use of (reg 250 [ D.51463 ]) in insn 263:
Processing use of (reg 87 [ D.51463 ]) in insn 260:
  Adding insn 125 to worklist
  Adding insn 247 to worklist
  Adding insn 255 to worklist
Processing use of (reg 253 [ <retval> ]) in insn 260:
Processing use of (reg 0 ax) in insn 255:
Processing use of (reg 20 frame) in insn 247:
Processing use of (reg 20 frame) in insn 125:
Processing use of (reg 7 sp) in insn 254:
Processing use of (reg 5 di) in insn 254:
  Adding insn 253 to worklist
Processing use of (reg 87 [ D.51463 ]) in insn 253:
Processing use of (reg 17 flags) in insn 251:
  Adding insn 250 to worklist
Processing use of (reg 87 [ D.51463 ]) in insn 250:
Processing use of (reg 7 sp) in insn 246:
Processing use of (reg 5 di) in insn 246:
  Adding insn 245 to worklist
Processing use of (reg 206 [ D.51463 ]) in insn 245:
Processing use of (reg 17 flags) in insn 243:
  Adding insn 242 to worklist
Processing use of (reg 206 [ D.51463 ]) in insn 242:
Processing use of (reg 7 sp) in insn 237:
Processing use of (reg 1 dx) in insn 237:
  Adding insn 234 to worklist
Processing use of (reg 2 cx) in insn 237:
  Adding insn 233 to worklist
Processing use of (reg 4 si) in insn 237:
  Adding insn 235 to worklist
Processing use of (reg 5 di) in insn 237:
  Adding insn 236 to worklist
Processing use of (reg 96 [ D.51465 ]) in insn 237:
  Adding insn 42 to worklist
Processing use of (reg 267 [ env_30(D)->_vptr.Env ]) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 255 [ env ]) in insn 41:
Processing use of (reg 323) in insn 236:
  Adding insn 230 to worklist
Processing use of (reg 20 frame) in insn 230:
Processing use of (reg 255 [ env ]) in insn 235:
Processing use of (reg 447) in insn 233:
Processing use of (reg 450) in insn 234:
Processing use of (reg 7 sp) in insn 225:
Processing use of (reg 1 dx) in insn 225:
  Adding insn 222 to worklist
Processing use of (reg 2 cx) in insn 225:
  Adding insn 221 to worklist
Processing use of (reg 4 si) in insn 225:
  Adding insn 223 to worklist
Processing use of (reg 5 di) in insn 225:
  Adding insn 224 to worklist
Processing use of (reg 173 [ D.51465 ]) in insn 225:
  Adding insn 50 to worklist
Processing use of (reg 270 [ _223->_vptr.Env ]) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 171 [ D.51471 ]) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 255 [ env ]) in insn 48:
Processing use of (reg 320) in insn 224:
  Adding insn 218 to worklist
Processing use of (reg 20 frame) in insn 218:
Processing use of (reg 171 [ D.51471 ]) in insn 223:
Processing use of (reg 447) in insn 221:
Processing use of (reg 450) in insn 222:
Processing use of (reg 7 sp) in insn 213:
Processing use of (reg 1 dx) in insn 213:
  Adding insn 210 to worklist
Processing use of (reg 2 cx) in insn 213:
  Adding insn 209 to worklist
Processing use of (reg 4 si) in insn 213:
  Adding insn 211 to worklist
Processing use of (reg 5 di) in insn 213:
  Adding insn 212 to worklist
Processing use of (reg 177 [ D.51465 ]) in insn 213:
  Adding insn 58 to worklist
Processing use of (reg 273 [ _228->_vptr.Env ]) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 175 [ D.51471 ]) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 171 [ D.51471 ]) in insn 56:
Processing use of (reg 317) in insn 212:
  Adding insn 206 to worklist
Processing use of (reg 20 frame) in insn 206:
Processing use of (reg 175 [ D.51471 ]) in insn 211:
Processing use of (reg 447) in insn 209:
Processing use of (reg 450) in insn 210:
Processing use of (reg 7 sp) in insn 201:
Processing use of (reg 1 dx) in insn 201:
  Adding insn 198 to worklist
Processing use of (reg 2 cx) in insn 201:
  Adding insn 197 to worklist
Processing use of (reg 4 si) in insn 201:
  Adding insn 199 to worklist
Processing use of (reg 5 di) in insn 201:
  Adding insn 200 to worklist
Processing use of (reg 181 [ D.51465 ]) in insn 201:
  Adding insn 66 to worklist
Processing use of (reg 276 [ _233->_vptr.Env ]) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 179 [ D.51471 ]) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 175 [ D.51471 ]) in insn 64:
Processing use of (reg 314) in insn 200:
  Adding insn 194 to worklist
Processing use of (reg 20 frame) in insn 194:
Processing use of (reg 179 [ D.51471 ]) in insn 199:
Processing use of (reg 447) in insn 197:
Processing use of (reg 450) in insn 198:
Processing use of (reg 7 sp) in insn 189:
Processing use of (reg 1 dx) in insn 189:
  Adding insn 186 to worklist
Processing use of (reg 2 cx) in insn 189:
  Adding insn 185 to worklist
Processing use of (reg 4 si) in insn 189:
  Adding insn 187 to worklist
Processing use of (reg 5 di) in insn 189:
  Adding insn 188 to worklist
Processing use of (reg 185 [ D.51465 ]) in insn 189:
  Adding insn 74 to worklist
Processing use of (reg 279 [ _238->_vptr.Env ]) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 183 [ D.51471 ]) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 179 [ D.51471 ]) in insn 72:
Processing use of (reg 311) in insn 188:
  Adding insn 182 to worklist
Processing use of (reg 20 frame) in insn 182:
Processing use of (reg 183 [ D.51471 ]) in insn 187:
Processing use of (reg 447) in insn 185:
Processing use of (reg 450) in insn 186:
Processing use of (reg 7 sp) in insn 177:
Processing use of (reg 1 dx) in insn 177:
  Adding insn 174 to worklist
Processing use of (reg 2 cx) in insn 177:
  Adding insn 173 to worklist
Processing use of (reg 4 si) in insn 177:
  Adding insn 175 to worklist
Processing use of (reg 5 di) in insn 177:
  Adding insn 176 to worklist
Processing use of (reg 189 [ D.51465 ]) in insn 177:
  Adding insn 82 to worklist
Processing use of (reg 282 [ _243->_vptr.Env ]) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 187 [ D.51471 ]) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 183 [ D.51471 ]) in insn 80:
Processing use of (reg 308) in insn 176:
  Adding insn 170 to worklist
Processing use of (reg 20 frame) in insn 170:
Processing use of (reg 187 [ D.51471 ]) in insn 175:
Processing use of (reg 447) in insn 173:
Processing use of (reg 450) in insn 174:
Processing use of (reg 7 sp) in insn 165:
Processing use of (reg 1 dx) in insn 165:
  Adding insn 162 to worklist
Processing use of (reg 2 cx) in insn 165:
  Adding insn 161 to worklist
Processing use of (reg 4 si) in insn 165:
  Adding insn 163 to worklist
Processing use of (reg 5 di) in insn 165:
  Adding insn 164 to worklist
Processing use of (reg 193 [ D.51465 ]) in insn 165:
  Adding insn 90 to worklist
Processing use of (reg 285 [ _248->_vptr.Env ]) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 191 [ D.51471 ]) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 187 [ D.51471 ]) in insn 88:
Processing use of (reg 305) in insn 164:
  Adding insn 158 to worklist
Processing use of (reg 20 frame) in insn 158:
Processing use of (reg 191 [ D.51471 ]) in insn 163:
Processing use of (reg 447) in insn 161:
Processing use of (reg 450) in insn 162:
Processing use of (reg 7 sp) in insn 153:
Processing use of (reg 1 dx) in insn 153:
  Adding insn 150 to worklist
Processing use of (reg 2 cx) in insn 153:
  Adding insn 149 to worklist
Processing use of (reg 4 si) in insn 153:
  Adding insn 151 to worklist
Processing use of (reg 5 di) in insn 153:
  Adding insn 152 to worklist
Processing use of (reg 197 [ D.51465 ]) in insn 153:
  Adding insn 98 to worklist
Processing use of (reg 288 [ _253->_vptr.Env ]) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 195 [ D.51471 ]) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 191 [ D.51471 ]) in insn 96:
Processing use of (reg 302) in insn 152:
  Adding insn 146 to worklist
Processing use of (reg 20 frame) in insn 146:
Processing use of (reg 195 [ D.51471 ]) in insn 151:
Processing use of (reg 447) in insn 149:
Processing use of (reg 450) in insn 150:
Processing use of (reg 7 sp) in insn 140:
Processing use of (reg 1 dx) in insn 140:
  Adding insn 137 to worklist
Processing use of (reg 2 cx) in insn 140:
  Adding insn 136 to worklist
Processing use of (reg 4 si) in insn 140:
  Adding insn 138 to worklist
Processing use of (reg 5 di) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 201 [ D.51465 ]) in insn 140:
  Adding insn 106 to worklist
Processing use of (reg 291 [ _258->_vptr.Env ]) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 199 [ D.51471 ]) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 195 [ D.51471 ]) in insn 104:
Processing use of (reg 299) in insn 139:
  Adding insn 133 to worklist
Processing use of (reg 20 frame) in insn 133:
Processing use of (reg 199 [ D.51471 ]) in insn 138:
Processing use of (reg 447) in insn 136:
Processing use of (reg 450) in insn 137:
Processing use of (reg 17 flags) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 87 [ D.51463 ]) in insn 126:
Processing use of (reg 206 [ D.51463 ]) in insn 126:
Processing use of (reg 7 sp) in insn 122:
Processing use of (reg 1 dx) in insn 122:
  Adding insn 119 to worklist
Processing use of (reg 2 cx) in insn 122:
  Adding insn 118 to worklist
Processing use of (reg 4 si) in insn 122:
  Adding insn 120 to worklist
Processing use of (reg 5 di) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 298 [ MEM[(int (*__vtbl_ptr_type) () *)_264 + 32B] ]) in insn 122:
  Adding insn 117 to worklist
Processing use of (reg 297 [ _263->_vptr.Env ]) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 203 [ D.51471 ]) in insn 116:
  Adding insn 112 to worklist
Processing use of (reg 199 [ D.51471 ]) in insn 112:
Processing use of (reg 294) in insn 121:
  Adding insn 113 to worklist
Processing use of (reg 20 frame) in insn 113:
Processing use of (reg 203 [ D.51471 ]) in insn 120:
Processing use of (reg 447) in insn 118:
Processing use of (reg 450) in insn 119:
Processing use of (reg 17 flags) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 197 [ D.51465 ]) in insn 109:
Processing use of (reg 201 [ D.51465 ]) in insn 109:
Processing use of (reg 17 flags) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 193 [ D.51465 ]) in insn 101:
Processing use of (reg 197 [ D.51465 ]) in insn 101:
Processing use of (reg 17 flags) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 189 [ D.51465 ]) in insn 93:
Processing use of (reg 193 [ D.51465 ]) in insn 93:
Processing use of (reg 17 flags) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 185 [ D.51465 ]) in insn 85:
Processing use of (reg 189 [ D.51465 ]) in insn 85:
Processing use of (reg 17 flags) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 181 [ D.51465 ]) in insn 77:
Processing use of (reg 185 [ D.51465 ]) in insn 77:
Processing use of (reg 17 flags) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 177 [ D.51465 ]) in insn 69:
Processing use of (reg 181 [ D.51465 ]) in insn 69:
Processing use of (reg 17 flags) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 173 [ D.51465 ]) in insn 61:
Processing use of (reg 177 [ D.51465 ]) in insn 61:
Processing use of (reg 17 flags) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 96 [ D.51465 ]) in insn 53:
Processing use of (reg 173 [ D.51465 ]) in insn 53:
Processing use of (reg 17 flags) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 96 [ D.51465 ]) in insn 45:
Processing use of (reg 269) in insn 45:
  Adding insn 43 to worklist
Processing use of (reg 17 flags) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 94 [ D.51467 ]) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 0 ax) in insn 36:
Processing use of (reg 7 sp) in insn 35:
Processing use of (reg 5 di) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 266 [ MEM[(int (*__vtbl_ptr_type) () *)_26 + 16B] ]) in insn 35:
  Adding insn 33 to worklist
Processing use of (reg 265 [ iter_19(D)->_vptr.Iterator ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 258 [ iter ]) in insn 32:
Processing use of (reg 258 [ iter ]) in insn 34:
Processing use of (reg 7 sp) in insn 30:
Processing use of (reg 1 dx) in insn 30:
  Adding insn 27 to worklist
Processing use of (reg 4 si) in insn 30:
  Adding insn 28 to worklist
Processing use of (reg 5 di) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 450) in insn 29:
Processing use of (reg 254 [ dbname ]) in insn 28:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 264 [ meta_17(D)->number ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 259 [ meta ]) in insn 26:
Processing use of (reg 20 frame) in insn 11:
Processing use of (reg 253 [ <retval> ]) in insn 18:
Processing use of (reg 259 [ meta ]) in insn 19:
Processing use of (reg 7 sp) in insn 23:
Processing use of (reg 5 di) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 262 [ MEM[(int (*__vtbl_ptr_type) () *)_20 + 24B] ]) in insn 23:
  Adding insn 21 to worklist
Processing use of (reg 261 [ iter_19(D)->_vptr.Iterator ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 258 [ iter ]) in insn 20:
Processing use of (reg 258 [ iter ]) in insn 22:
starting the processing of deferred insns
ending the processing of deferred insns


leveldb::Status leveldb::BuildTable(const string&, leveldb::Env*, const leveldb::Options&, leveldb::TableCache*, leveldb::Iterator*, leveldb::FileMetaData*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={89d,25u} r1={117d,30u} r2={92d,14u} r4={111d,33u} r5={156d,78u} r6={1d,180u} r7={1d,258u} r8={78d} r9={78d} r10={78d} r11={78d} r12={78d} r13={78d} r14={78d} r15={78d} r16={1d,180u} r17={187d,65u} r18={78d} r19={78d} r20={1d,262u,60e} r21={79d} r22={79d} r23={79d} r24={79d} r25={79d} r26={79d} r27={79d} r28={79d} r29={78d} r30={78d} r31={78d} r32={78d} r33={78d} r34={78d} r35={78d} r36={78d} r37={82d,4u} r38={79d,1u} r39={78d} r40={78d} r45={78d} r46={78d} r47={78d} r48={78d} r49={78d} r50={78d} r51={78d} r52={78d} r53={78d} r54={78d} r55={78d} r56={78d} r57={78d} r58={78d} r59={78d} r60={78d} r61={78d} r62={78d} r63={78d} r64={78d} r65={78d} r66={78d} r67={78d} r68={78d} r69={78d} r70={78d} r71={78d} r72={78d} r73={78d} r74={78d} r75={78d} r76={78d} r77={78d} r78={78d} r79={78d} r80={78d} r87={3d,4u} r94={1d,1u} r96={1d,3u} r97={1d,3u} r100={1d,8u} r107={1d,1u} r116={1d,4u} r119={1d,1u} r120={1d,2u} r122={1d,2u} r125={1d,4u} r127={1d,2u} r129={1d,2u} r132={1d,4u} r134={1d,2u} r135={1d,3u} r139={1d,1u} r140={1d,1u} r141={1d,4u} r144={1d,3u} r147={1d,2u} r148={1d,2u} r151={1d,2u} r154={1d,3u} r156={1d,2u} r159={1d,3u} r160={1d,2u} r161={1d,2u} r162={1d,2u} r166={1d,2u} r167={3d,5u} r168={3d,5u} r171={1d,3u} r173={1d,3u} r175={1d,3u} r177={1d,3u} r179={1d,3u} r181={1d,3u} r183={1d,3u} r185={1d,3u} r187={1d,3u} r189={1d,3u} r191={1d,3u} r193={1d,3u} r195={1d,3u} r197={1d,3u} r199={1d,3u} r201={1d,2u} r203={1d,2u} r206={1d,4u} r207={2d,1u} r209={2d,1u} r211={2d,1u} r213={2d,1u} r214={2d,1u} r216={1d,3u} r218={1d,3u} r220={1d,3u} r222={1d,3u} r224={1d,3u} r226={1d,3u} r228={1d,3u} r230={1d,3u} r232={1d,3u} r234={1d,3u} r236={1d,3u} r238={1d,3u} r240={1d,3u} r242={1d,3u} r244={1d,2u} r246={1d,2u} r250={3d,2u} r253={1d,22u} r254={1d,1u} r255={1d,6u} r256={1d,1u} r257={1d,1u} r258={1d,18u} r259={1d,10u} r261={1d,1u} r262={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r269={1d,1u} r270={1d,1u} r273={1d,1u} r276={1d,1u} r279={1d,1u} r282={1d,1u} r285={1d,1u} r288={1d,1u} r291={1d,1u} r294={1d,1u} r297={1d,1u} r298={1d,1u} r299={1d,1u} r302={1d,1u} r305={1d,1u} r308={1d,1u} r311={1d,1u} r314={1d,1u} r317={1d,1u} r320={1d,1u} r323={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r348={1d,1u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r366={1d,1u} r367={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r374={1d,1u} r377={1d,1u} r380={1d,1u} r383={1d,1u} r386={1d,1u} r389={1d,1u} r392={1d,1u} r395={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r401={1d,1u} r403={1d,1u} r405={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,1u} r413={1d,1u} r415={1d,1u} r418={1d,1u} r420={8d,1u} r421={1d,1u} r424={1d,1u} r426={1d,1u} r428={1d,1u} r430={1d,1u} r432={1d,1u} r434={1d,1u} r437={1d,1u} r438={2d,1u} r440={1d,1u} r442={1d,1u} r444={1d,1u} r445={1d,1u} r446={3d,5u} r447={11d,11u} r448={3d,5u} r449={3d,5u} r450={1d,23u} r451={1d,1u} r452={1d,1u} r453={1d,1u} 
;;    total ref usage 7735{6141d,1534u,60e} in 601{523 regular + 78 call} insns.
;; basic block 2, loop depth 0, count 0, freq 5952, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 253 254 255 256 257 258 259 261 262
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 5 [di] 253 254 255 256 257 258 259 261 262
;; live  kill	 17 [flags]
(note 16 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 16 3 2 (set (reg/f:DI 253 [ <retval> ])
        (reg:DI 5 di [ .result_ptr ])) db/builder.cc:22 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ .result_ptr ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 254 [ dbname ])
        (reg:DI 4 si [ dbname ])) db/builder.cc:22 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ dbname ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 255 [ env ])
        (reg:DI 1 dx [ env ])) db/builder.cc:22 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 1 dx [ env ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 256 [ options ])
        (reg:DI 2 cx [ options ])) db/builder.cc:22 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 2 cx [ options ])
        (nil)))
(insn 6 5 7 2 (set (reg/v/f:DI 257 [ table_cache ])
        (reg:DI 37 r8 [ table_cache ])) db/builder.cc:22 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 37 r8 [ table_cache ])
        (nil)))
(insn 7 6 8 2 (set (reg/v/f:DI 258 [ iter ])
        (reg:DI 38 r9 [ iter ])) db/builder.cc:22 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ iter ])
        (nil)))
(insn 8 7 9 2 (set (reg/v/f:DI 259 [ meta ])
        (mem/f/c:DI (reg/f:DI 16 argp) [3 meta+0 S8 A64])) db/builder.cc:22 89 {*movdi_internal}
     (nil))
(note 9 8 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 9 18 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [3 D.51474+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) db/builder.cc:22 986 {stack_tls_protect_set_di}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 18 11 19 2 (set (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])
        (const_int 0 [0])) ./include/leveldb/status.h:24 89 {*movdi_internal}
     (nil))
(insn 19 18 20 2 (set (mem:DI (plus:DI (reg/v/f:DI 259 [ meta ])
                (const_int 16 [0x10])) [4 meta_17(D)->file_size+0 S8 A64])
        (const_int 0 [0])) db/builder.cc:24 89 {*movdi_internal}
     (nil))
(insn 20 19 21 2 (set (reg/f:DI 261 [ iter_19(D)->_vptr.Iterator ])
        (mem/f:DI (reg/v/f:DI 258 [ iter ]) [3 iter_19(D)->_vptr.Iterator+0 S8 A64])) db/builder.cc:25 89 {*movdi_internal}
     (nil))
(insn 21 20 22 2 (set (reg/f:DI 262 [ MEM[(int (*__vtbl_ptr_type) () *)_20 + 24B] ])
        (mem/f:DI (plus:DI (reg/f:DI 261 [ iter_19(D)->_vptr.Iterator ])
                (const_int 24 [0x18])) [3 MEM[(int (*__vtbl_ptr_type) () *)_20 + 24B]+0 S8 A64])) db/builder.cc:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 261 [ iter_19(D)->_vptr.Iterator ])
        (nil)))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/v/f:DI 258 [ iter ])) db/builder.cc:25 89 {*movdi_internal}
     (nil))
(call_insn 23 22 24 2 (call (mem:QI (reg/f:DI 262 [ MEM[(int (*__vtbl_ptr_type) () *)_20 + 24B] ]) [0 *OBJ_TYPE_REF(_21;(struct Iterator)iter_19(D)->3) S1 A8])
        (const_int 0 [0])) db/builder.cc:25 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 262 [ MEM[(int (*__vtbl_ptr_type) () *)_20 + 24B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_EH_REGION (const_int 1 [0x1])
                (expr_list:REG_CALL_DECL (nil)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       171 (ABNORMAL,ABNORMAL_CALL,EH)
;;              3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 254 255 256 257 258 259
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 254 255 256 257 258 259

;; basic block 3, loop depth 0, count 0, freq 5952, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 254 255 256 257 258 259
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 254 259
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 264 450
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 254 255 256 257 258 259
;; live  gen 	 1 [dx] 4 [si] 5 [di] 264 450
;; live  kill	 17 [flags]
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 3 (parallel [
            (set (reg/f:DI 450)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) db/builder.cc:27 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 26 25 27 3 (set (reg:DI 264 [ meta_17(D)->number ])
        (mem:DI (plus:DI (reg/v/f:DI 259 [ meta ])
                (const_int 8 [0x8])) [4 meta_17(D)->number+0 S8 A64])) db/builder.cc:27 89 {*movdi_internal}
     (nil))
(insn 27 26 28 3 (set (reg:DI 1 dx)
        (reg:DI 264 [ meta_17(D)->number ])) db/builder.cc:27 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 264 [ meta_17(D)->number ])
        (nil)))
(insn 28 27 29 3 (set (reg:DI 4 si)
        (reg/v/f:DI 254 [ dbname ])) db/builder.cc:27 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 254 [ dbname ])
        (nil)))
(insn 29 28 30 3 (set (reg:DI 5 di)
        (reg/f:DI 450)) db/builder.cc:27 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(call_insn 30 29 31 3 (call (mem:QI (symbol_ref:DI ("_ZN7leveldb13TableFileNameERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEm") [flags 0x41]  <function_decl 0x7f0d12a63e58 TableFileName>) [0 TableFileName S1 A8])
        (const_int 0 [0])) db/builder.cc:27 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_EH_REGION (const_int 1 [0x1])
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZN7leveldb13TableFileNameERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEm") [flags 0x41]  <function_decl 0x7f0d12a63e58 TableFileName>)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       171 (ABNORMAL,ABNORMAL_CALL,EH)
;;              4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450

;; basic block 4, loop depth 0, count 0, freq 5952, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 265 266
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; live  gen 	 0 [ax] 5 [di] 265 266
;; live  kill	
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 4 (set (reg/f:DI 265 [ iter_19(D)->_vptr.Iterator ])
        (mem/f:DI (reg/v/f:DI 258 [ iter ]) [3 iter_19(D)->_vptr.Iterator+0 S8 A64])) db/builder.cc:28 89 {*movdi_internal}
     (nil))
(insn 33 32 34 4 (set (reg/f:DI 266 [ MEM[(int (*__vtbl_ptr_type) () *)_26 + 16B] ])
        (mem/f:DI (plus:DI (reg/f:DI 265 [ iter_19(D)->_vptr.Iterator ])
                (const_int 16 [0x10])) [3 MEM[(int (*__vtbl_ptr_type) () *)_26 + 16B]+0 S8 A64])) db/builder.cc:28 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 265 [ iter_19(D)->_vptr.Iterator ])
        (nil)))
(insn 34 33 35 4 (set (reg:DI 5 di)
        (reg/v/f:DI 258 [ iter ])) db/builder.cc:28 89 {*movdi_internal}
     (nil))
(call_insn 35 34 1012 4 (set (reg:QI 0 ax)
        (call (mem:QI (reg/f:DI 266 [ MEM[(int (*__vtbl_ptr_type) () *)_26 + 16B] ]) [0 *OBJ_TYPE_REF(_27;(const struct Iterator)iter_19(D)->2) S1 A8])
            (const_int 0 [0]))) db/builder.cc:28 669 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 266 [ MEM[(int (*__vtbl_ptr_type) () *)_26 + 16B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_EH_REGION (const_int 2 [0x2])
                (expr_list:REG_CALL_DECL (nil)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              5 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450

;; basic block 5, loop depth 0, count 0, freq 5952, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u44(6){ }u45(7){ }u46(16){ }u47(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 94
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 94
;; live  kill	
(note 1012 35 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 36 1012 38 5 (set (reg:QI 94 [ D.51467 ])
        (reg:QI 0 ax)) db/builder.cc:28 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))
(insn 38 36 39 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 94 [ D.51467 ])
            (const_int 0 [0]))) db/builder.cc:28 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 94 [ D.51467 ])
        (nil)))
(jump_insn 39 38 1188 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1188)
            (pc))) db/builder.cc:28 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1188)
;;  succ:       7 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450

;; basic block 6, loop depth 0, count 0, freq 2976, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 450
;; live  gen 	 447
;; live  kill	
(code_label 1188 39 1187 6 150 "" [1 uses])
(note 1187 1188 1166 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 1166 1187 40 6 (set (reg/f:DI 447)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))) 214 {*leadi}
     (nil))
;;  succ:       104 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450

;; basic block 7, loop depth 0, count 0, freq 2976, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u56(6){ }u57(7){ }u58(16){ }u59(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 255
;; lr  def 	 17 [flags] 96 267 269
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 96 267 269
;; live  kill	
(note 40 1166 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 7 (set (reg/f:DI 267 [ env_30(D)->_vptr.Env ])
        (mem/f:DI (reg/v/f:DI 255 [ env ]) [3 env_30(D)->_vptr.Env+0 S8 A64])) db/builder.cc:30 89 {*movdi_internal}
     (nil))
(insn 42 41 43 7 (set (reg/f:DI 96 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 267 [ env_30(D)->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_31 + 32B]+0 S8 A64])) db/builder.cc:30 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 267 [ env_30(D)->_vptr.Env ])
        (nil)))
(insn 43 42 45 7 (set (reg:DI 269)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref/i:DI ("_ZN7leveldb10EnvWrapper15NewWritableFileERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPPNS_12WritableFileE") [flags 0x1]  <function_decl 0x7f0d1234cca8 NewWritableFile>)
                    ] UNSPEC_GOTPCREL)) [18  S8 A8])) 89 {*movdi_internal}
     (nil))
(insn 45 43 46 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 96 [ D.51465 ])
            (reg:DI 269))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 269)
        (nil)))
(jump_insn 46 45 47 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 228)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 228)
;;  succ:       8 [80.0%]  (FALLTHRU)
;;              27 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 253 255 256 257 258 259 450

;; basic block 8, loop depth 0, count 0, freq 2381, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [80.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(6){ }u66(7){ }u67(16){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 255
;; lr  def 	 17 [flags] 171 173 270
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 171 173 270
;; live  kill	
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 8 (set (reg/f:DI 171 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 255 [ env ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)env_30(D)].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 49 48 50 8 (set (reg/f:DI 270 [ _223->_vptr.Env ])
        (mem/f:DI (reg/f:DI 171 [ D.51471 ]) [3 _223->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 50 49 53 8 (set (reg/f:DI 173 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 270 [ _223->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_224 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 270 [ _223->_vptr.Env ])
        (nil)))
(insn 53 50 54 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 173 [ D.51465 ])
            (reg/f:DI 96 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 96 [ D.51465 ])
        (nil)))
(jump_insn 54 53 55 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 216)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 216)
;;  succ:       9 [80.0%]  (FALLTHRU)
;;              26 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 253 255 256 257 258 259 450

;; basic block 9, loop depth 0, count 0, freq 1905, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [80.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173
;; lr  def 	 17 [flags] 175 177 273
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 175 177 273
;; live  kill	
(note 55 54 56 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 9 (set (reg/f:DI 175 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 171 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_223].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 171 [ D.51471 ])
        (nil)))
(insn 57 56 58 9 (set (reg/f:DI 273 [ _228->_vptr.Env ])
        (mem/f:DI (reg/f:DI 175 [ D.51471 ]) [3 _228->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 58 57 61 9 (set (reg/f:DI 177 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 273 [ _228->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_229 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 273 [ _228->_vptr.Env ])
        (nil)))
(insn 61 58 62 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 177 [ D.51465 ])
            (reg/f:DI 173 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 173 [ D.51465 ])
        (nil)))
(jump_insn 62 61 63 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 204)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1999 (nil)))
 -> 204)
;;  succ:       10 [80.0%]  (FALLTHRU)
;;              25 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 253 255 256 257 258 259 450

;; basic block 10, loop depth 0, count 0, freq 1524, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [80.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u85(6){ }u86(7){ }u87(16){ }u88(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177
;; lr  def 	 17 [flags] 179 181 276
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 179 181 276
;; live  kill	
(note 63 62 64 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 10 (set (reg/f:DI 179 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 175 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_228].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 175 [ D.51471 ])
        (nil)))
(insn 65 64 66 10 (set (reg/f:DI 276 [ _233->_vptr.Env ])
        (mem/f:DI (reg/f:DI 179 [ D.51471 ]) [3 _233->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 66 65 69 10 (set (reg/f:DI 181 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 276 [ _233->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_234 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 276 [ _233->_vptr.Env ])
        (nil)))
(insn 69 66 70 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 181 [ D.51465 ])
            (reg/f:DI 177 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 177 [ D.51465 ])
        (nil)))
(jump_insn 70 69 71 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 192)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 192)
;;  succ:       11 [80.0%]  (FALLTHRU)
;;              24 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 253 255 256 257 258 259 450

;; basic block 11, loop depth 0, count 0, freq 1219, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [80.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u95(6){ }u96(7){ }u97(16){ }u98(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181
;; lr  def 	 17 [flags] 183 185 279
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 183 185 279
;; live  kill	
(note 71 70 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 73 11 (set (reg/f:DI 183 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 179 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_233].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 179 [ D.51471 ])
        (nil)))
(insn 73 72 74 11 (set (reg/f:DI 279 [ _238->_vptr.Env ])
        (mem/f:DI (reg/f:DI 183 [ D.51471 ]) [3 _238->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 74 73 77 11 (set (reg/f:DI 185 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 279 [ _238->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_239 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 279 [ _238->_vptr.Env ])
        (nil)))
(insn 77 74 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 185 [ D.51465 ])
            (reg/f:DI 181 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 181 [ D.51465 ])
        (nil)))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1970 (nil)))
 -> 180)
;;  succ:       12 [80.3%]  (FALLTHRU)
;;              23 [19.7%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 253 255 256 257 258 259 450

;; basic block 12, loop depth 0, count 0, freq 979, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [80.3%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u105(6){ }u106(7){ }u107(16){ }u108(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185
;; lr  def 	 17 [flags] 187 189 282
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 187 189 282
;; live  kill	
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 187 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 183 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_238].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 183 [ D.51471 ])
        (nil)))
(insn 81 80 82 12 (set (reg/f:DI 282 [ _243->_vptr.Env ])
        (mem/f:DI (reg/f:DI 187 [ D.51471 ]) [3 _243->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 82 81 85 12 (set (reg/f:DI 189 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 282 [ _243->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_244 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 282 [ _243->_vptr.Env ])
        (nil)))
(insn 85 82 86 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 189 [ D.51465 ])
            (reg/f:DI 185 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 185 [ D.51465 ])
        (nil)))
(jump_insn 86 85 87 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 168)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1976 (nil)))
 -> 168)
;;  succ:       13 [80.2%]  (FALLTHRU)
;;              22 [19.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 253 255 256 257 258 259 450

;; basic block 13, loop depth 0, count 0, freq 786, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [80.2%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u115(6){ }u116(7){ }u117(16){ }u118(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189
;; lr  def 	 17 [flags] 191 193 285
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 191 193 285
;; live  kill	
(note 87 86 88 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 13 (set (reg/f:DI 191 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 187 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_243].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 187 [ D.51471 ])
        (nil)))
(insn 89 88 90 13 (set (reg/f:DI 285 [ _248->_vptr.Env ])
        (mem/f:DI (reg/f:DI 191 [ D.51471 ]) [3 _248->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 90 89 93 13 (set (reg/f:DI 193 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 285 [ _248->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_249 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 285 [ _248->_vptr.Env ])
        (nil)))
(insn 93 90 94 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 193 [ D.51465 ])
            (reg/f:DI 189 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 189 [ D.51465 ])
        (nil)))
(jump_insn 94 93 95 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 156)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 156)
;;  succ:       14 [80.0%]  (FALLTHRU)
;;              21 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 253 255 256 257 258 259 450

;; basic block 14, loop depth 0, count 0, freq 628, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [80.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u125(6){ }u126(7){ }u127(16){ }u128(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193
;; lr  def 	 17 [flags] 195 197 288
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 195 197 288
;; live  kill	
(note 95 94 96 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 96 95 97 14 (set (reg/f:DI 195 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 191 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_248].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 191 [ D.51471 ])
        (nil)))
(insn 97 96 98 14 (set (reg/f:DI 288 [ _253->_vptr.Env ])
        (mem/f:DI (reg/f:DI 195 [ D.51471 ]) [3 _253->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 98 97 101 14 (set (reg/f:DI 197 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 288 [ _253->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_254 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 288 [ _253->_vptr.Env ])
        (nil)))
(insn 101 98 102 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 197 [ D.51465 ])
            (reg/f:DI 193 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 193 [ D.51465 ])
        (nil)))
(jump_insn 102 101 103 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1940 (nil)))
 -> 144)
;;  succ:       15 [80.6%]  (FALLTHRU)
;;              20 [19.4%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 253 255 256 257 258 259 450

;; basic block 15, loop depth 0, count 0, freq 507, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [80.6%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u135(6){ }u136(7){ }u137(16){ }u138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197
;; lr  def 	 17 [flags] 199 201 291
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 253 255 256 257 258 259 450
;; live  gen 	 17 [flags] 199 201 291
;; live  kill	
(note 103 102 104 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 104 103 105 15 (set (reg/f:DI 199 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 195 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_253].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 195 [ D.51471 ])
        (nil)))
(insn 105 104 106 15 (set (reg/f:DI 291 [ _258->_vptr.Env ])
        (mem/f:DI (reg/f:DI 199 [ D.51471 ]) [3 _258->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 106 105 109 15 (set (reg/f:DI 201 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 291 [ _258->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_259 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 291 [ _258->_vptr.Env ])
        (nil)))
(insn 109 106 110 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 201 [ D.51465 ])
            (reg/f:DI 197 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 197 [ D.51465 ])
        (nil)))
(jump_insn 110 109 111 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 131)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1952 (nil)))
 -> 131)
;;  succ:       16 [80.5%]  (FALLTHRU)
;;              19 [19.5%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 201 253 255 256 257 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 201 253 255 256 257 258 259 450

;; basic block 16, loop depth 0, count 0, freq 408, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [80.5%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u145(6){ }u146(7){ }u147(16){ }u148(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 203 294 297 298 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 203 294 297 298 447
;; live  kill	 17 [flags]
(note 111 110 112 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 16 (set (reg/f:DI 203 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 199 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_258].target_+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 199 [ D.51471 ])
        (nil)))
(insn 113 112 114 16 (parallel [
            (set (reg/f:DI 294)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 114 113 116 16 (parallel [
            (set (reg/f:DI 447)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 116 114 117 16 (set (reg/f:DI 297 [ _263->_vptr.Env ])
        (mem/f:DI (reg/f:DI 203 [ D.51471 ]) [3 _263->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (nil))
(insn 117 116 118 16 (set (reg/f:DI 298 [ MEM[(int (*__vtbl_ptr_type) () *)_264 + 32B] ])
        (mem/f:DI (plus:DI (reg/f:DI 297 [ _263->_vptr.Env ])
                (const_int 32 [0x20])) [3 MEM[(int (*__vtbl_ptr_type) () *)_264 + 32B]+0 S8 A64])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 297 [ _263->_vptr.Env ])
        (nil)))
(insn 118 117 119 16 (set (reg:DI 2 cx)
        (reg/f:DI 447)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))
(insn 119 118 120 16 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 120 119 121 16 (set (reg:DI 4 si)
        (reg/f:DI 203 [ D.51471 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 203 [ D.51471 ])
        (nil)))
(insn 121 120 122 16 (set (reg:DI 5 di)
        (reg/f:DI 294)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 294)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50]))
            (nil))))
(call_insn 122 121 141 16 (call (mem:QI (reg/f:DI 298 [ MEM[(int (*__vtbl_ptr_type) () *)_264 + 32B] ]) [0 *OBJ_TYPE_REF(_265;(struct Env)_263->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 298 [ MEM[(int (*__vtbl_ptr_type) () *)_264 + 32B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 2 [0x2])
                            (expr_list:REG_CALL_DECL (nil)
                                (nil))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       17 [100.0%]  (FALLTHRU)
;;              167 (ABNORMAL,ABNORMAL_CALL,EH)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 17, loop depth 0, count 0, freq 2976, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [100.0%]  (FALLTHRU)
;;              19 [100.0%]  (FALLTHRU)
;;              20 [100.0%]  (FALLTHRU)
;;              21 [100.0%]  (FALLTHRU)
;;              22 [100.0%]  (FALLTHRU)
;;              23 [100.0%]  (FALLTHRU)
;;              24 [100.0%]  (FALLTHRU)
;;              25 [100.0%]  (FALLTHRU)
;;              26 [100.0%]  (FALLTHRU)
;;              27 [100.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u167(6){ }u168(7){ }u169(16){ }u170(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 87 206
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  gen 	 17 [flags] 87 206
;; live  kill	
(code_label 141 122 123 17 41 "" [0 uses])
(note 123 141 124 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 124 123 125 17 (set (reg/f:DI 206 [ D.51463 ])
        (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])) ./include/leveldb/status.h:98 89 {*movdi_internal}
     (nil))
(insn 125 124 126 17 (set (reg/f:DI 87 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50])) [3 D.44368.state_+0 S8 A128])) ./include/leveldb/status.h:98 89 {*movdi_internal}
     (nil))
(insn 126 125 127 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 206 [ D.51463 ])
            (reg/f:DI 87 [ D.51463 ]))) ./include/leveldb/status.h:98 8 {*cmpdi_1}
     (nil))
(jump_insn 127 126 130 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) ./include/leveldb/status.h:98 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 240)
;;  succ:       28 [89.9%] 
;;              18 [10.1%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 206 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 206 253 255 256 257 258 259 447 450

;; basic block 18, loop depth 0, count 0, freq 302, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [10.1%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u176(6){ }u177(7){ }u178(16){ }u179(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206
;; lr  def 	 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206 253 255 256 257 258 259 447 450
;; live  gen 	 250
;; live  kill	
(note 130 127 13 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 13 130 131 18 (set (reg/f:DI 250 [ D.51463 ])
        (reg/f:DI 206 [ D.51463 ])) ./include/leveldb/status.h:98 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 206 [ D.51463 ])
        (nil)))
;;  succ:       35 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450

;; basic block 19, loop depth 0, count 0, freq 99, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [19.5%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u181(6){ }u182(7){ }u183(16){ }u184(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 201 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 201 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 299 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 199 201 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 299 447
;; live  kill	 17 [flags]
(code_label 131 13 132 19 38 "" [1 uses])
(note 132 131 133 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 133 132 134 19 (parallel [
            (set (reg/f:DI 299)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 134 133 136 19 (parallel [
            (set (reg/f:DI 447)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 136 134 137 19 (set (reg:DI 2 cx)
        (reg/f:DI 447)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))
(insn 137 136 138 19 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 138 137 139 19 (set (reg:DI 4 si)
        (reg/f:DI 199 [ D.51471 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 199 [ D.51471 ])
        (nil)))
(insn 139 138 140 19 (set (reg:DI 5 di)
        (reg/f:DI 299)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 299)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50]))
            (nil))))
(call_insn 140 139 144 19 (call (mem:QI (reg/f:DI 201 [ D.51465 ]) [0 *OBJ_TYPE_REF(_260;(struct Env)_258->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 201 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 2 [0x2])
                            (expr_list:REG_CALL_DECL (nil)
                                (nil))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 20, loop depth 0, count 0, freq 122, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [19.4%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u200(6){ }u201(7){ }u202(16){ }u203(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 302 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 197 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 302 447
;; live  kill	 17 [flags]
(code_label 144 140 145 20 37 "" [1 uses])
(note 145 144 146 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 146 145 147 20 (parallel [
            (set (reg/f:DI 302)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 147 146 149 20 (parallel [
            (set (reg/f:DI 447)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 149 147 150 20 (set (reg:DI 2 cx)
        (reg/f:DI 447)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))
(insn 150 149 151 20 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 151 150 152 20 (set (reg:DI 4 si)
        (reg/f:DI 195 [ D.51471 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 195 [ D.51471 ])
        (nil)))
(insn 152 151 153 20 (set (reg:DI 5 di)
        (reg/f:DI 302)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 302)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50]))
            (nil))))
(call_insn 153 152 156 20 (call (mem:QI (reg/f:DI 197 [ D.51465 ]) [0 *OBJ_TYPE_REF(_255;(struct Env)_253->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 197 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 2 [0x2])
                            (expr_list:REG_CALL_DECL (nil)
                                (nil))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 21, loop depth 0, count 0, freq 157, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [20.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u219(6){ }u220(7){ }u221(16){ }u222(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 305 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 191 193 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 305 447
;; live  kill	 17 [flags]
(code_label 156 153 157 21 36 "" [1 uses])
(note 157 156 158 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 158 157 159 21 (parallel [
            (set (reg/f:DI 305)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 159 158 161 21 (parallel [
            (set (reg/f:DI 447)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 161 159 162 21 (set (reg:DI 2 cx)
        (reg/f:DI 447)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))
(insn 162 161 163 21 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 163 162 164 21 (set (reg:DI 4 si)
        (reg/f:DI 191 [ D.51471 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 191 [ D.51471 ])
        (nil)))
(insn 164 163 165 21 (set (reg:DI 5 di)
        (reg/f:DI 305)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 305)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50]))
            (nil))))
(call_insn 165 164 168 21 (call (mem:QI (reg/f:DI 193 [ D.51465 ]) [0 *OBJ_TYPE_REF(_250;(struct Env)_248->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 193 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 2 [0x2])
                            (expr_list:REG_CALL_DECL (nil)
                                (nil))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 22, loop depth 0, count 0, freq 193, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [19.8%] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u238(6){ }u239(7){ }u240(16){ }u241(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 308 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187 189 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 308 447
;; live  kill	 17 [flags]
(code_label 168 165 169 22 35 "" [1 uses])
(note 169 168 170 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 170 169 171 22 (parallel [
            (set (reg/f:DI 308)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 171 170 173 22 (parallel [
            (set (reg/f:DI 447)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 173 171 174 22 (set (reg:DI 2 cx)
        (reg/f:DI 447)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))
(insn 174 173 175 22 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 175 174 176 22 (set (reg:DI 4 si)
        (reg/f:DI 187 [ D.51471 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 187 [ D.51471 ])
        (nil)))
(insn 176 175 177 22 (set (reg:DI 5 di)
        (reg/f:DI 308)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 308)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50]))
            (nil))))
(call_insn 177 176 180 22 (call (mem:QI (reg/f:DI 189 [ D.51465 ]) [0 *OBJ_TYPE_REF(_245;(struct Env)_243->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 189 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 2 [0x2])
                            (expr_list:REG_CALL_DECL (nil)
                                (nil))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 23, loop depth 0, count 0, freq 240, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [19.7%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u257(6){ }u258(7){ }u259(16){ }u260(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 311 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 183 185 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 311 447
;; live  kill	 17 [flags]
(code_label 180 177 181 23 34 "" [1 uses])
(note 181 180 182 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 182 181 183 23 (parallel [
            (set (reg/f:DI 311)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 183 182 185 23 (parallel [
            (set (reg/f:DI 447)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 185 183 186 23 (set (reg:DI 2 cx)
        (reg/f:DI 447)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))
(insn 186 185 187 23 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 187 186 188 23 (set (reg:DI 4 si)
        (reg/f:DI 183 [ D.51471 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 183 [ D.51471 ])
        (nil)))
(insn 188 187 189 23 (set (reg:DI 5 di)
        (reg/f:DI 311)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 311)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50]))
            (nil))))
(call_insn 189 188 192 23 (call (mem:QI (reg/f:DI 185 [ D.51465 ]) [0 *OBJ_TYPE_REF(_240;(struct Env)_238->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 185 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 2 [0x2])
                            (expr_list:REG_CALL_DECL (nil)
                                (nil))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 24, loop depth 0, count 0, freq 305, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [20.0%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u276(6){ }u277(7){ }u278(16){ }u279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 314 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 179 181 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 314 447
;; live  kill	 17 [flags]
(code_label 192 189 193 24 33 "" [1 uses])
(note 193 192 194 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 194 193 195 24 (parallel [
            (set (reg/f:DI 314)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 195 194 197 24 (parallel [
            (set (reg/f:DI 447)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 197 195 198 24 (set (reg:DI 2 cx)
        (reg/f:DI 447)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))
(insn 198 197 199 24 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 199 198 200 24 (set (reg:DI 4 si)
        (reg/f:DI 179 [ D.51471 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 179 [ D.51471 ])
        (nil)))
(insn 200 199 201 24 (set (reg:DI 5 di)
        (reg/f:DI 314)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 314)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50]))
            (nil))))
(call_insn 201 200 204 24 (call (mem:QI (reg/f:DI 181 [ D.51465 ]) [0 *OBJ_TYPE_REF(_235;(struct Env)_233->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 181 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 2 [0x2])
                            (expr_list:REG_CALL_DECL (nil)
                                (nil))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 25, loop depth 0, count 0, freq 381, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [20.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u295(6){ }u296(7){ }u297(16){ }u298(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 317 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 175 177 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 317 447
;; live  kill	 17 [flags]
(code_label 204 201 205 25 32 "" [1 uses])
(note 205 204 206 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 206 205 207 25 (parallel [
            (set (reg/f:DI 317)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 207 206 209 25 (parallel [
            (set (reg/f:DI 447)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 209 207 210 25 (set (reg:DI 2 cx)
        (reg/f:DI 447)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))
(insn 210 209 211 25 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 211 210 212 25 (set (reg:DI 4 si)
        (reg/f:DI 175 [ D.51471 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 175 [ D.51471 ])
        (nil)))
(insn 212 211 213 25 (set (reg:DI 5 di)
        (reg/f:DI 317)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 317)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50]))
            (nil))))
(call_insn 213 212 216 25 (call (mem:QI (reg/f:DI 177 [ D.51465 ]) [0 *OBJ_TYPE_REF(_230;(struct Env)_228->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 177 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 2 [0x2])
                            (expr_list:REG_CALL_DECL (nil)
                                (nil))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 26, loop depth 0, count 0, freq 476, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [20.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u314(6){ }u315(7){ }u316(16){ }u317(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 320 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171 173 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 320 447
;; live  kill	 17 [flags]
(code_label 216 213 217 26 31 "" [1 uses])
(note 217 216 218 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 218 217 219 26 (parallel [
            (set (reg/f:DI 320)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 219 218 221 26 (parallel [
            (set (reg/f:DI 447)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:290 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 221 219 222 26 (set (reg:DI 2 cx)
        (reg/f:DI 447)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))
(insn 222 221 223 26 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 223 222 224 26 (set (reg:DI 4 si)
        (reg/f:DI 171 [ D.51471 ])) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 171 [ D.51471 ])
        (nil)))
(insn 224 223 225 26 (set (reg:DI 5 di)
        (reg/f:DI 320)) ./include/leveldb/env.h:290 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 320)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50]))
            (nil))))
(call_insn 225 224 228 26 (call (mem:QI (reg/f:DI 173 [ D.51465 ]) [0 *OBJ_TYPE_REF(_225;(struct Env)_223->4) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:290 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 173 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 2 [0x2])
                            (expr_list:REG_CALL_DECL (nil)
                                (nil))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 27, loop depth 0, count 0, freq 595, maybe hot
;;  prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [20.0%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u333(6){ }u334(7){ }u335(16){ }u336(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 253 255 256 257 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 255 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 323 447
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 253 255 256 257 258 259 450
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 323 447
;; live  kill	 17 [flags]
(code_label 228 225 229 27 30 "" [1 uses])
(note 229 228 230 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 230 229 231 27 (parallel [
            (set (reg/f:DI 323)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) db/builder.cc:30 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 231 230 233 27 (parallel [
            (set (reg/f:DI 447)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])))
            (clobber (reg:CC 17 flags))
        ]) db/builder.cc:30 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 233 231 234 27 (set (reg:DI 2 cx)
        (reg/f:DI 447)) db/builder.cc:30 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))
(insn 234 233 235 27 (set (reg:DI 1 dx)
        (reg/f:DI 450)) db/builder.cc:30 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 235 234 236 27 (set (reg:DI 4 si)
        (reg/v/f:DI 255 [ env ])) db/builder.cc:30 89 {*movdi_internal}
     (nil))
(insn 236 235 237 27 (set (reg:DI 5 di)
        (reg/f:DI 323)) db/builder.cc:30 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 323)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50]))
            (nil))))
(call_insn 237 236 240 27 (call (mem:QI (reg/f:DI 96 [ D.51465 ]) [0 *OBJ_TYPE_REF(_32;(struct Env)env_30(D)->4) S1 A8])
        (const_int 0 [0])) db/builder.cc:30 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 96 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 2 [0x2])
                            (expr_list:REG_CALL_DECL (nil)
                                (nil))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 28, loop depth 0, count 0, freq 2674, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [89.9%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u352(6){ }u353(7){ }u354(16){ }u355(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 206 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 206 253 255 256 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 240 237 241 28 39 "" [1 uses])
(note 241 240 242 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 243 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 206 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:99 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 243 242 244 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 248)
            (pc))) ./include/leveldb/status.h:99 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 248)
;;  succ:       29 [69.8%]  (FALLTHRU)
;;              30 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 206 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 206 253 255 256 257 258 259 447 450

;; basic block 29, loop depth 0, count 0, freq 1868, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [69.8%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u358(6){ }u359(7){ }u360(16){ }u361(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206 253 255 256 257 258 259 447 450
;; live  gen 	 5 [di] 87
;; live  kill	
(note 244 243 245 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 245 244 246 29 (set (reg:DI 5 di)
        (reg/f:DI 206 [ D.51463 ])) ./include/leveldb/status.h:99 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 206 [ D.51463 ])
        (nil)))
(call_insn 246 245 247 29 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:99 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 247 246 248 29 (set (reg/f:DI 87 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50])) [3 D.44368.state_+0 S8 A128])) 89 {*movdi_internal}
     (nil))
;;  succ:       30 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450

;; basic block 30, loop depth 0, count 0, freq 2674, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [30.2%] 
;;              29 [100.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u366(6){ }u367(7){ }u368(16){ }u369(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 248 247 249 30 42 "" [1 uses])
(note 249 248 250 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 250 249 251 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:100 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 251 250 252 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1003)
            (pc))) ./include/leveldb/status.h:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 1003)
;;  succ:       31 [69.8%]  (FALLTHRU)
;;              33 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450

;; basic block 31, loop depth 0, count 0, freq 1868, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [69.8%]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u372(6){ }u373(7){ }u374(16){ }u375(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
(note 252 251 253 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 253 252 254 31 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.51463 ])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.51463 ])
        (nil)))
(call_insn 254 253 1022 31 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN7leveldb6Status9CopyStateEPKc") [flags 0x41]  <function_decl 0x7f0d12f4c000 CopyState>) [0 CopyState S1 A8])
            (const_int 0 [0]))) ./include/leveldb/status.h:100 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 4 [0x4])
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZN7leveldb6Status9CopyStateEPKc") [flags 0x41]  <function_decl 0x7f0d12f4c000 CopyState>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       141 (ABNORMAL,ABNORMAL_CALL,EH)
;;              32 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 32, loop depth 0, count 0, freq 1868, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [100.0%]  (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u379(6){ }u380(7){ }u381(16){ }u382(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87 250
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  gen 	 87 250
;; live  kill	
(note 1022 254 255 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 255 1022 257 32 (set (reg/f:DI 87 [ D.51463 ])
        (reg:DI 0 ax)) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 257 255 1003 32 (set (reg/f:DI 250 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50])) [3 D.44368.state_+0 S8 A128])) 89 {*movdi_internal}
     (nil))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 250 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 250 253 255 256 257 258 259 447 450

;; basic block 33, loop depth 0, count 0, freq 807, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [30.2%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u385(6){ }u386(7){ }u387(16){ }u388(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253 255 256 257 258 259 447 450
;; live  gen 	 250
;; live  kill	
(code_label 1003 257 1002 33 114 "" [1 uses])
(note 1002 1003 12 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 12 1002 258 33 (set (reg/f:DI 250 [ D.51463 ])
        (const_int 0 [0])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (nil))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 250 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 250 253 255 256 257 258 259 447 450

;; basic block 34, loop depth 0, count 0, freq 2674, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [100.0%]  (FALLTHRU)
;;              32 [100.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u389(6){ }u390(7){ }u391(16){ }u392(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 250 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 253
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 250 253 255 256 257 258 259 447 450
;; live  gen 	
;; live  kill	
(code_label 258 12 259 34 43 "" [0 uses])
(note 259 258 260 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 34 (set (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])
        (reg/f:DI 87 [ D.51463 ])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.51463 ])
        (nil)))
;;  succ:       35 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450

;; basic block 35, loop depth 0, count 0, freq 2976, maybe hot
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       34 [100.0%]  (FALLTHRU)
;;              18 [100.0%]  (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u395(6){ }u396(7){ }u397(16){ }u398(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 261 260 262 35 40 "" [0 uses])
(note 262 261 263 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 263 262 264 35 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 250 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 264 263 265 35 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 268)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 268)
;;  succ:       36 [69.8%]  (FALLTHRU)
;;              37 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450

;; basic block 36, loop depth 0, count 0, freq 2078, maybe hot
;;  prev block 35, next block 37, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       35 [69.8%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u401(6){ }u402(7){ }u403(16){ }u404(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 250 253 255 256 257 258 259 447 450
;; live  gen 	 5 [di]
;; live  kill	
(note 265 264 266 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 266 265 267 36 (set (reg:DI 5 di)
        (reg/f:DI 250 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 250 [ D.51463 ])
        (nil)))
(call_insn 267 266 268 36 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       37 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 37, loop depth 0, count 0, freq 2976, maybe hot
;;  prev block 36, next block 38, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       35 [30.2%] 
;;              36 [100.0%]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u408(6){ }u409(7){ }u410(16){ }u411(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 268 267 269 37 44 "" [1 uses])
(note 269 268 270 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 270 269 271 37 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 MEM[(const struct Status *)s_15(D)].state_+0 S8 A64])
            (const_int 0 [0]))) db/builder.cc:31 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 271 270 272 37 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 817)
            (pc))) db/builder.cc:31 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9328 (nil)))
 -> 817)
;;  succ:       139 [93.3%] 
;;              38 [6.7%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 38, loop depth 0, count 0, freq 200, maybe hot
;;  prev block 37, next block 39, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       37 [6.7%]  (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u414(6){ }u415(7){ }u416(16){ }u417(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
(note 272 271 273 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 273 272 274 38 (set (reg:DI 5 di)
        (const_int 8 [0x8])) db/builder.cc:35 89 {*movdi_internal}
     (nil))
(call_insn 274 273 1023 38 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Znwm") [flags 0x41]  <function_decl 0x7f0d141a31b0 operator new>) [0 operator new S1 A8])
            (const_int 0 [0]))) db/builder.cc:35 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 2 [0x2])
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Znwm") [flags 0x41]  <function_decl 0x7f0d141a31b0 operator new>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              39 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450

;; basic block 39, loop depth 0, count 0, freq 200, maybe hot
;;  prev block 38, next block 40, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [100.0%]  (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u420(6){ }u421(7){ }u422(16){ }u423(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 256
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 100 327
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 256 257 258 259 447 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 100 327
;; live  kill	
(note 1023 274 275 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 275 1023 278 39 (set (reg/f:DI 100 [ D.51468 ])
        (reg:DI 0 ax)) db/builder.cc:35 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 326)
            (nil))))
(insn 278 275 279 39 (set (reg/f:DI 327 [ file ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [3 file+0 S8 A128])) db/builder.cc:35 89 {*movdi_internal}
     (nil))
(insn 279 278 280 39 (set (reg:DI 1 dx)
        (reg/f:DI 327 [ file ])) db/builder.cc:35 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 327 [ file ])
        (nil)))
(insn 280 279 281 39 (set (reg:DI 4 si)
        (reg/v/f:DI 256 [ options ])) db/builder.cc:35 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 256 [ options ])
        (nil)))
(insn 281 280 282 39 (set (reg:DI 5 di)
        (reg/f:DI 100 [ D.51468 ])) db/builder.cc:35 89 {*movdi_internal}
     (nil))
(call_insn 282 281 283 39 (call (mem:QI (symbol_ref:DI ("_ZN7leveldb12TableBuilderC1ERKNS_7OptionsEPNS_12WritableFileE") [flags 0x41]  <function_decl 0x7f0d12a9d360 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) db/builder.cc:35 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_EH_REGION (const_int 5 [0x5])
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZN7leveldb12TableBuilderC1ERKNS_7OptionsEPNS_12WritableFileE") [flags 0x41]  <function_decl 0x7f0d12a9d360 __comp_ctor >)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       145 (ABNORMAL,ABNORMAL_CALL,EH)
;;              40 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450

;; basic block 40, loop depth 0, count 0, freq 200, maybe hot
;;  prev block 39, next block 41, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       39 [100.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u433(6){ }u434(7){ }u435(16){ }u436(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 328 329
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 328 329
;; live  kill	
(note 283 282 284 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 284 283 285 40 (set (reg/f:DI 328 [ iter_19(D)->_vptr.Iterator ])
        (mem/f:DI (reg/v/f:DI 258 [ iter ]) [3 iter_19(D)->_vptr.Iterator+0 S8 A64])) db/builder.cc:36 89 {*movdi_internal}
     (nil))
(insn 285 284 286 40 (set (reg/f:DI 329 [ MEM[(int (*__vtbl_ptr_type) () *)_44 + 64B] ])
        (mem/f:DI (plus:DI (reg/f:DI 328 [ iter_19(D)->_vptr.Iterator ])
                (const_int 64 [0x40])) [3 MEM[(int (*__vtbl_ptr_type) () *)_44 + 64B]+0 S8 A64])) db/builder.cc:36 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 328 [ iter_19(D)->_vptr.Iterator ])
        (nil)))
(insn 286 285 287 40 (set (reg:DI 5 di)
        (reg/v/f:DI 258 [ iter ])) db/builder.cc:36 89 {*movdi_internal}
     (nil))
(call_insn 287 286 1024 40 (set (reg:TI 0 ax)
        (call (mem:QI (reg/f:DI 329 [ MEM[(int (*__vtbl_ptr_type) () *)_44 + 64B] ]) [0 *OBJ_TYPE_REF(_45;(const struct Iterator)iter_19(D)->8) S1 A8])
            (const_int 0 [0]))) db/builder.cc:36 669 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 329 [ MEM[(int (*__vtbl_ptr_type) () *)_44 + 64B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_EH_REGION (const_int 2 [0x2])
                (expr_list:REG_CALL_DECL (nil)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              41 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450

;; basic block 41, loop depth 0, count 0, freq 200, maybe hot
;;  prev block 40, next block 42, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       40 [100.0%]  (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u443(6){ }u444(7){ }u445(16){ }u446(20){ }}
;; lr  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 259
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 330 331 444 445
;; live  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 330 331 444 445
;; live  kill	 17 [flags]
(note 1024 287 1087 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 1087 1024 1088 41 (set (reg:DI 444 [ D.44372 ])
        (reg:DI 0 ax)) db/builder.cc:36 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 1088 1087 290 41 (set (reg:DI 445 [ D.44372+8 ])
        (reg:DI 1 dx [+8 ])) db/builder.cc:36 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 1 dx [+8 ])
        (nil)))
(insn 290 1088 291 41 (set (reg:DI 330 [ MEM[(long unsigned int *)meta_17(D) + 32B] ])
        (mem:DI (plus:DI (reg/v/f:DI 259 [ meta ])
                (const_int 32 [0x20])) [4 MEM[(long unsigned int *)meta_17(D) + 32B]+0 S8 A64])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (nil))
(insn 291 290 292 41 (parallel [
            (set (reg/f:DI 331 [ D.51470 ])
                (plus:DI (reg/v/f:DI 259 [ meta ])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) ./db/dbformat.h:153 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 292 291 293 41 (set (reg:DI 37 r8)
        (reg:DI 445 [ D.44372+8 ])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 445 [ D.44372+8 ])
        (nil)))
(insn 293 292 294 41 (set (reg:DI 2 cx)
        (reg:DI 444 [ D.44372 ])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 444 [ D.44372 ])
        (nil)))
(insn 294 293 295 41 (set (reg:DI 1 dx)
        (reg:DI 330 [ MEM[(long unsigned int *)meta_17(D) + 32B] ])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 330 [ MEM[(long unsigned int *)meta_17(D) + 32B] ])
        (nil)))
(insn 295 294 296 41 (set (reg:DI 4 si)
        (const_int 0 [0])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (nil))
(insn 296 295 297 41 (set (reg:DI 5 di)
        (reg/f:DI 331 [ D.51470 ])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 331 [ D.51470 ])
        (nil)))
(call_insn 297 296 298 41 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm") [flags 0x41]  <function_decl 0x7f0d1302fca8 _M_replace>) [0 _M_replace S1 A8])
            (const_int 0 [0]))) /usr/include/c++/5/bits/basic_string.h:1150 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_UNUSED (reg:DI 0 ax)
                            (expr_list:REG_EH_REGION (const_int 2 [0x2])
                                (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm") [flags 0x41]  <function_decl 0x7f0d1302fca8 _M_replace>)
                                    (nil)))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
;;  succ:       42 [100.0%]  (FALLTHRU)
;;              167 (ABNORMAL,ABNORMAL_CALL,EH)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450

;; basic block 42, loop depth 0, count 0, freq 200, maybe hot
;;  prev block 41, next block 43, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       41 [100.0%]  (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u461(6){ }u462(7){ }u463(16){ }u464(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 259
;; lr  def 	 17 [flags] 451 452 453
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 451 452 453
;; live  kill	 17 [flags]
(note 298 297 320 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 320 298 336 42 (parallel [
            (set (reg/f:DI 451 [ D.51470 ])
                (plus:DI (reg/v/f:DI 259 [ meta ])
                    (const_int 56 [0x38])))
            (clobber (reg:CC 17 flags))
        ]) ./db/dbformat.h:153 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 336 320 337 42 (parallel [
            (set (reg/f:DI 452)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) db/builder.cc:40 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 337 336 347 42 (parallel [
            (set (reg/f:DI 453)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) db/builder.cc:40 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       43 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453

;; basic block 43, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 42, next block 44, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [100.0%]  (FALLTHRU)
;;              49 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u468(6){ }u469(7){ }u470(16){ }u471(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 332 333
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 0 [ax] 5 [di] 332 333
;; live  kill	
(code_label 347 337 299 43 47 "" [0 uses])
(note 299 347 300 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 300 299 301 43 (set (reg/f:DI 332 [ iter_19(D)->_vptr.Iterator ])
        (mem/f:DI (reg/v/f:DI 258 [ iter ]) [3 iter_19(D)->_vptr.Iterator+0 S8 A64])) db/builder.cc:37 89 {*movdi_internal}
     (nil))
(insn 301 300 302 43 (set (reg/f:DI 333 [ MEM[(int (*__vtbl_ptr_type) () *)_49 + 16B] ])
        (mem/f:DI (plus:DI (reg/f:DI 332 [ iter_19(D)->_vptr.Iterator ])
                (const_int 16 [0x10])) [3 MEM[(int (*__vtbl_ptr_type) () *)_49 + 16B]+0 S8 A64])) db/builder.cc:37 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 332 [ iter_19(D)->_vptr.Iterator ])
        (nil)))
(insn 302 301 303 43 (set (reg:DI 5 di)
        (reg/v/f:DI 258 [ iter ])) db/builder.cc:37 89 {*movdi_internal}
     (nil))
(call_insn 303 302 1025 43 (set (reg:QI 0 ax)
        (call (mem:QI (reg/f:DI 333 [ MEM[(int (*__vtbl_ptr_type) () *)_49 + 16B] ]) [0 *OBJ_TYPE_REF(_50;(const struct Iterator)iter_19(D)->2) S1 A8])
            (const_int 0 [0]))) db/builder.cc:37 669 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 333 [ MEM[(int (*__vtbl_ptr_type) () *)_49 + 16B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_EH_REGION (const_int 2 [0x2])
                (expr_list:REG_CALL_DECL (nil)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH,LOOP_EXIT)
;;              44 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453

;; basic block 44, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 43, next block 45, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       43 [100.0%]  (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u478(6){ }u479(7){ }u480(16){ }u481(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 107
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 17 [flags] 107
;; live  kill	
(note 1025 303 304 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 304 1025 306 44 (set (reg:QI 107 [ D.51467 ])
        (reg:QI 0 ax)) db/builder.cc:37 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))
(insn 306 304 307 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 107 [ D.51467 ])
            (const_int 0 [0]))) db/builder.cc:37 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 107 [ D.51467 ])
        (nil)))
(jump_insn 307 306 308 44 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 350)
            (pc))) db/builder.cc:37 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 200 (nil)))
 -> 350)
;;  succ:       45 [98.0%]  (FALLTHRU)
;;              50 [2.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453

;; basic block 45, loop depth 0, count 0, freq 9800, maybe hot
;;  prev block 44, next block 46, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       44 [98.0%]  (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u485(6){ }u486(7){ }u487(16){ }u488(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 334 335
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 334 335
;; live  kill	
(note 308 307 309 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 309 308 310 45 (set (reg/f:DI 334 [ iter_19(D)->_vptr.Iterator ])
        (mem/f:DI (reg/v/f:DI 258 [ iter ]) [3 iter_19(D)->_vptr.Iterator+0 S8 A64])) db/builder.cc:38 89 {*movdi_internal}
     (nil))
(insn 310 309 311 45 (set (reg/f:DI 335 [ MEM[(int (*__vtbl_ptr_type) () *)_53 + 64B] ])
        (mem/f:DI (plus:DI (reg/f:DI 334 [ iter_19(D)->_vptr.Iterator ])
                (const_int 64 [0x40])) [3 MEM[(int (*__vtbl_ptr_type) () *)_53 + 64B]+0 S8 A64])) db/builder.cc:38 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 334 [ iter_19(D)->_vptr.Iterator ])
        (nil)))
(insn 311 310 312 45 (set (reg:DI 5 di)
        (reg/v/f:DI 258 [ iter ])) db/builder.cc:38 89 {*movdi_internal}
     (nil))
(call_insn 312 311 1026 45 (set (reg:TI 0 ax)
        (call (mem:QI (reg/f:DI 335 [ MEM[(int (*__vtbl_ptr_type) () *)_53 + 64B] ]) [0 *OBJ_TYPE_REF(_54;(const struct Iterator)iter_19(D)->8) S1 A8])
            (const_int 0 [0]))) db/builder.cc:38 669 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 335 [ MEM[(int (*__vtbl_ptr_type) () *)_53 + 64B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_EH_REGION (const_int 2 [0x2])
                (expr_list:REG_CALL_DECL (nil)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH,LOOP_EXIT)
;;              46 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453

;; basic block 46, loop depth 0, count 0, freq 9800, maybe hot
;;  prev block 45, next block 47, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [100.0%]  (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u495(6){ }u496(7){ }u497(16){ }u498(20){ }}
;; lr  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 259 451
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 336 338 339 340
;; live  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 336 338 339 340
;; live  kill	
(note 1026 312 313 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 313 1026 315 46 (set (reg:TI 336)
        (reg:TI 0 ax)) db/builder.cc:38 88 {*movti_internal}
     (expr_list:REG_DEAD (reg:TI 0 ax)
        (nil)))
(insn 315 313 317 46 (set (mem/c:TI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [6 key+0 S16 A128])
        (reg:TI 336)) db/builder.cc:38 88 {*movti_internal}
     (expr_list:REG_DEAD (reg:TI 336)
        (nil)))
(insn 317 315 318 46 (set (reg:DI 338 [ MEM[(long unsigned int *)&key + 8B] ])
        (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [4 MEM[(long unsigned int *)&key + 8B]+0 S8 A64])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (nil))
(insn 318 317 319 46 (set (reg/f:DI 339 [ MEM[(const char * *)&key] ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [3 MEM[(const char * *)&key]+0 S8 A128])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (nil))
(insn 319 318 321 46 (set (reg:DI 340 [ MEM[(long unsigned int *)meta_17(D) + 64B] ])
        (mem:DI (plus:DI (reg/v/f:DI 259 [ meta ])
                (const_int 64 [0x40])) [4 MEM[(long unsigned int *)meta_17(D) + 64B]+0 S8 A64])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (nil))
(insn 321 319 322 46 (set (reg:DI 37 r8)
        (reg:DI 338 [ MEM[(long unsigned int *)&key + 8B] ])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 338 [ MEM[(long unsigned int *)&key + 8B] ])
        (nil)))
(insn 322 321 323 46 (set (reg:DI 2 cx)
        (reg/f:DI 339 [ MEM[(const char * *)&key] ])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 339 [ MEM[(const char * *)&key] ])
        (nil)))
(insn 323 322 324 46 (set (reg:DI 1 dx)
        (reg:DI 340 [ MEM[(long unsigned int *)meta_17(D) + 64B] ])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 340 [ MEM[(long unsigned int *)meta_17(D) + 64B] ])
        (nil)))
(insn 324 323 325 46 (set (reg:DI 4 si)
        (const_int 0 [0])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (nil))
(insn 325 324 326 46 (set (reg:DI 5 di)
        (reg/f:DI 451 [ D.51470 ])) /usr/include/c++/5/bits/basic_string.h:1150 89 {*movdi_internal}
     (nil))
(call_insn 326 325 327 46 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm") [flags 0x41]  <function_decl 0x7f0d1302fca8 _M_replace>) [0 _M_replace S1 A8])
            (const_int 0 [0]))) /usr/include/c++/5/bits/basic_string.h:1150 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_UNUSED (reg:DI 0 ax)
                            (expr_list:REG_EH_REGION (const_int 2 [0x2])
                                (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm") [flags 0x41]  <function_decl 0x7f0d1302fca8 _M_replace>)
                                    (nil)))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
;;  succ:       47 [100.0%]  (FALLTHRU)
;;              167 (ABNORMAL,ABNORMAL_CALL,EH,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453

;; basic block 47, loop depth 0, count 0, freq 9800, maybe hot
;;  prev block 46, next block 48, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       46 [100.0%]  (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u516(6){ }u517(7){ }u518(16){ }u519(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 342 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 342 343
;; live  kill	
(note 327 326 328 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 328 327 329 47 (set (reg/f:DI 342 [ iter_19(D)->_vptr.Iterator ])
        (mem/f:DI (reg/v/f:DI 258 [ iter ]) [3 iter_19(D)->_vptr.Iterator+0 S8 A64])) db/builder.cc:40 89 {*movdi_internal}
     (nil))
(insn 329 328 330 47 (set (reg/f:DI 343 [ MEM[(int (*__vtbl_ptr_type) () *)_57 + 72B] ])
        (mem/f:DI (plus:DI (reg/f:DI 342 [ iter_19(D)->_vptr.Iterator ])
                (const_int 72 [0x48])) [3 MEM[(int (*__vtbl_ptr_type) () *)_57 + 72B]+0 S8 A64])) db/builder.cc:40 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 342 [ iter_19(D)->_vptr.Iterator ])
        (nil)))
(insn 330 329 331 47 (set (reg:DI 5 di)
        (reg/v/f:DI 258 [ iter ])) db/builder.cc:40 89 {*movdi_internal}
     (nil))
(call_insn 331 330 1027 47 (set (reg:TI 0 ax)
        (call (mem:QI (reg/f:DI 343 [ MEM[(int (*__vtbl_ptr_type) () *)_57 + 72B] ]) [0 *OBJ_TYPE_REF(_58;(const struct Iterator)iter_19(D)->9) S1 A8])
            (const_int 0 [0]))) db/builder.cc:40 669 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 343 [ MEM[(int (*__vtbl_ptr_type) () *)_57 + 72B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_EH_REGION (const_int 2 [0x2])
                (expr_list:REG_CALL_DECL (nil)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH,LOOP_EXIT)
;;              48 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453

;; basic block 48, loop depth 0, count 0, freq 9800, maybe hot
;;  prev block 47, next block 49, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       47 [100.0%]  (FALLTHRU)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u526(6){ }u527(7){ }u528(16){ }u529(20){ }}
;; lr  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 452 453
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 344
;; live  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 1 [dx] 4 [si] 5 [di] 344
;; live  kill	
(note 1027 331 332 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 332 1027 334 48 (set (reg:TI 344)
        (reg:TI 0 ax)) db/builder.cc:40 88 {*movti_internal}
     (expr_list:REG_DEAD (reg:TI 0 ax)
        (nil)))
(insn 334 332 338 48 (set (mem/c:TI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [6 D.44375+0 S16 A128])
        (reg:TI 344)) db/builder.cc:40 88 {*movti_internal}
     (expr_list:REG_DEAD (reg:TI 344)
        (nil)))
(insn 338 334 339 48 (set (reg:DI 1 dx)
        (reg/f:DI 452)) db/builder.cc:40 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -64 [0xffffffffffffffc0]))
        (nil)))
(insn 339 338 340 48 (set (reg:DI 4 si)
        (reg/f:DI 453)) db/builder.cc:40 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -80 [0xffffffffffffffb0]))
        (nil)))
(insn 340 339 341 48 (set (reg:DI 5 di)
        (reg/f:DI 100 [ D.51468 ])) db/builder.cc:40 89 {*movdi_internal}
     (nil))
(call_insn 341 340 342 48 (call (mem:QI (symbol_ref:DI ("_ZN7leveldb12TableBuilder3AddERKNS_5SliceES3_") [flags 0x41]  <function_decl 0x7f0d12a976c0 Add>) [0 Add S1 A8])
        (const_int 0 [0])) db/builder.cc:40 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_EH_REGION (const_int 2 [0x2])
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZN7leveldb12TableBuilder3AddERKNS_5SliceES3_") [flags 0x41]  <function_decl 0x7f0d12a976c0 Add>)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH,LOOP_EXIT)
;;              49 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453

;; basic block 49, loop depth 0, count 0, freq 9800, maybe hot
;;  prev block 48, next block 50, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       48 [100.0%]  (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u543(6){ }u544(7){ }u545(16){ }u546(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 348 349
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  gen 	 5 [di] 348 349
;; live  kill	
(note 342 341 343 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 343 342 344 49 (set (reg/f:DI 348 [ iter_19(D)->_vptr.Iterator ])
        (mem/f:DI (reg/v/f:DI 258 [ iter ]) [3 iter_19(D)->_vptr.Iterator+0 S8 A64])) db/builder.cc:37 89 {*movdi_internal}
     (nil))
(insn 344 343 345 49 (set (reg/f:DI 349 [ MEM[(int (*__vtbl_ptr_type) () *)_63 + 48B] ])
        (mem/f:DI (plus:DI (reg/f:DI 348 [ iter_19(D)->_vptr.Iterator ])
                (const_int 48 [0x30])) [3 MEM[(int (*__vtbl_ptr_type) () *)_63 + 48B]+0 S8 A64])) db/builder.cc:37 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 348 [ iter_19(D)->_vptr.Iterator ])
        (nil)))
(insn 345 344 346 49 (set (reg:DI 5 di)
        (reg/v/f:DI 258 [ iter ])) db/builder.cc:37 89 {*movdi_internal}
     (nil))
(call_insn 346 345 350 49 (call (mem:QI (reg/f:DI 349 [ MEM[(int (*__vtbl_ptr_type) () *)_63 + 48B] ]) [0 *OBJ_TYPE_REF(_64;(struct Iterator)iter_19(D)->6) S1 A8])
        (const_int 0 [0])) db/builder.cc:37 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 349 [ MEM[(int (*__vtbl_ptr_type) () *)_63 + 48B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_EH_REGION (const_int 2 [0x2])
                (expr_list:REG_CALL_DECL (nil)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH,LOOP_EXIT)
;;              43 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450 451 452 453

;; basic block 50, loop depth 0, count 0, freq 200, maybe hot
;;  prev block 49, next block 51, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       44 [2.0%]  (LOOP_EXIT)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u553(6){ }u554(7){ }u555(16){ }u556(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 350 346 351 50 46 "" [1 uses])
(note 351 350 352 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 352 351 353 50 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 MEM[(const struct Status *)s_15(D)].state_+0 S8 A64])
            (const_int 0 [0]))) db/builder.cc:44 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 353 352 354 50 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 401)
            (pc))) db/builder.cc:44 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 401)
;;  succ:       51 [15.0%]  (FALLTHRU)
;;              64 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450

;; basic block 51, loop depth 0, count 0, freq 30, maybe hot
;;  prev block 50, next block 52, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       50 [15.0%]  (FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u559(6){ }u560(7){ }u561(16){ }u562(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 350
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 4 [si] 5 [di] 350
;; live  kill	 17 [flags]
(note 354 353 355 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 355 354 356 51 (parallel [
            (set (reg/f:DI 350)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -160 [0xffffffffffffff60])))
            (clobber (reg:CC 17 flags))
        ]) db/builder.cc:45 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 356 355 357 51 (set (reg:DI 4 si)
        (reg/f:DI 100 [ D.51468 ])) db/builder.cc:45 89 {*movdi_internal}
     (nil))
(insn 357 356 358 51 (set (reg:DI 5 di)
        (reg/f:DI 350)) db/builder.cc:45 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 350)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60]))
            (nil))))
(call_insn 358 357 359 51 (call (mem:QI (symbol_ref:DI ("_ZN7leveldb12TableBuilder6FinishEv") [flags 0x41]  <function_decl 0x7f0d12a97948 Finish>) [0 Finish S1 A8])
        (const_int 0 [0])) db/builder.cc:45 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 2 [0x2])
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZN7leveldb12TableBuilder6FinishEv") [flags 0x41]  <function_decl 0x7f0d12a97948 Finish>)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              52 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450

;; basic block 52, loop depth 0, count 0, freq 30, maybe hot
;;  prev block 51, next block 53, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       51 [100.0%]  (FALLTHRU)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u570(6){ }u571(7){ }u572(16){ }u573(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 97 167
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 17 [flags] 97 167
;; live  kill	
(note 359 358 360 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 52 (set (reg/f:DI 97 [ D.51463 ])
        (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])) ./include/leveldb/status.h:98 89 {*movdi_internal}
     (nil))
(insn 361 360 362 52 (set (reg/f:DI 167 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [3 D.44376.state_+0 S8 A128])) ./include/leveldb/status.h:98 89 {*movdi_internal}
     (nil))
(insn 362 361 363 52 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 97 [ D.51463 ])
            (reg/f:DI 167 [ D.51463 ]))) ./include/leveldb/status.h:98 8 {*cmpdi_1}
     (nil))
(jump_insn 363 362 364 52 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 384)
            (pc))) ./include/leveldb/status.h:98 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 384)
;;  succ:       53 [89.9%]  (FALLTHRU)
;;              60 [10.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 167 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 167 253 255 257 258 259 447 450

;; basic block 53, loop depth 0, count 0, freq 27, maybe hot
;;  prev block 52, next block 54, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       52 [89.9%]  (FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u579(6){ }u580(7){ }u581(16){ }u582(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 167 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 167 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(note 364 363 365 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 365 364 366 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 97 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:99 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 366 365 367 53 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 371)
            (pc))) ./include/leveldb/status.h:99 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 371)
;;  succ:       54 [69.8%]  (FALLTHRU)
;;              55 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 167 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 167 253 255 257 258 259 447 450

;; basic block 54, loop depth 0, count 0, freq 19, maybe hot
;;  prev block 53, next block 55, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       53 [69.8%]  (FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u585(6){ }u586(7){ }u587(16){ }u588(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 167
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 100 253 255 257 258 259 447 450
;; live  gen 	 5 [di] 167
;; live  kill	
(note 367 366 368 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 368 367 369 54 (set (reg:DI 5 di)
        (reg/f:DI 97 [ D.51463 ])) ./include/leveldb/status.h:99 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 97 [ D.51463 ])
        (nil)))
(call_insn 369 368 370 54 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:99 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 370 369 371 54 (set (reg/f:DI 167 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [3 D.44376.state_+0 S8 A128])) 89 {*movdi_internal}
     (nil))
;;  succ:       55 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450

;; basic block 55, loop depth 0, count 0, freq 27, maybe hot
;;  prev block 54, next block 56, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       53 [30.2%] 
;;              54 [100.0%]  (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u593(6){ }u594(7){ }u595(16){ }u596(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 371 370 372 55 50 "" [1 uses])
(note 372 371 373 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 373 372 374 55 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 167 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:100 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 374 373 375 55 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1007)
            (pc))) ./include/leveldb/status.h:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 1007)
;;  succ:       56 [69.8%]  (FALLTHRU)
;;              58 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450

;; basic block 56, loop depth 0, count 0, freq 19, maybe hot
;;  prev block 55, next block 57, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [69.8%]  (FALLTHRU)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u599(6){ }u600(7){ }u601(16){ }u602(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
(note 375 374 376 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 376 375 377 56 (set (reg:DI 5 di)
        (reg/f:DI 167 [ D.51463 ])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 167 [ D.51463 ])
        (nil)))
(call_insn 377 376 1029 56 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN7leveldb6Status9CopyStateEPKc") [flags 0x41]  <function_decl 0x7f0d12f4c000 CopyState>) [0 CopyState S1 A8])
            (const_int 0 [0]))) ./include/leveldb/status.h:100 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 9 [0x9])
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZN7leveldb6Status9CopyStateEPKc") [flags 0x41]  <function_decl 0x7f0d12f4c000 CopyState>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       147 (ABNORMAL,ABNORMAL_CALL,EH)
;;              57 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450

;; basic block 57, loop depth 0, count 0, freq 19, maybe hot
;;  prev block 56, next block 58, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       56 [100.0%]  (FALLTHRU)
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u606(6){ }u607(7){ }u608(16){ }u609(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 167 207
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 167 207
;; live  kill	
(note 1029 377 378 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 378 1029 380 57 (set (reg/f:DI 207 [ D.51463 ])
        (reg:DI 0 ax)) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 380 378 1007 57 (set (reg/f:DI 167 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [3 D.44376.state_+0 S8 A128])) 89 {*movdi_internal}
     (nil))
;;  succ:       59 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 207 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 207 253 255 257 258 259 447 450

;; basic block 58, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 57, next block 59, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [30.2%] 
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u612(6){ }u613(7){ }u614(16){ }u615(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 207
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  gen 	 207
;; live  kill	
(code_label 1007 380 1006 58 115 "" [1 uses])
(note 1006 1007 14 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 14 1006 381 58 (set (reg/f:DI 207 [ D.51463 ])
        (const_int 0 [0])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (nil))
;;  succ:       59 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 207 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 207 253 255 257 258 259 447 450

;; basic block 59, loop depth 0, count 0, freq 27, maybe hot
;;  prev block 58, next block 60, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       58 [100.0%]  (FALLTHRU)
;;              57 [100.0%]  (FALLTHRU)
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u616(6){ }u617(7){ }u618(16){ }u619(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 207 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 207 253
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 207 253 255 257 258 259 447 450
;; live  gen 	
;; live  kill	
(code_label 381 14 382 59 51 "" [0 uses])
(note 382 381 383 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 383 382 384 59 (set (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])
        (reg/f:DI 207 [ D.51463 ])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 207 [ D.51463 ])
        (nil)))
;;  succ:       60 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450

;; basic block 60, loop depth 0, count 0, freq 30, maybe hot
;;  prev block 59, next block 61, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       59 [100.0%]  (FALLTHRU)
;;              52 [10.1%] 
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u622(6){ }u623(7){ }u624(16){ }u625(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 384 383 385 60 49 "" [1 uses])
(note 385 384 386 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 386 385 387 60 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 167 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 387 386 388 60 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 949)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 949)
;;  succ:       61 [69.8%]  (FALLTHRU)
;;              175 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450

;; basic block 61, loop depth 0, count 0, freq 21, maybe hot
;;  prev block 60, next block 62, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       60 [69.8%]  (FALLTHRU)
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u628(6){ }u629(7){ }u630(16){ }u631(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 167 253 255 257 258 259 447 450
;; live  gen 	 5 [di]
;; live  kill	
(note 388 387 389 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 389 388 390 61 (set (reg:DI 5 di)
        (reg/f:DI 167 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 167 [ D.51463 ])
        (nil)))
(call_insn 390 389 951 61 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       175 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450

;; basic block 62, loop depth 0, count 0, freq 2
;;  prev block 61, next block 63, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       175 [6.7%] 
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u635(6){ }u636(7){ }u637(16){ }u638(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
(code_label 951 390 393 62 106 "" [1 uses])
(note 393 951 394 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 394 393 395 62 (set (reg:DI 5 di)
        (reg/f:DI 100 [ D.51468 ])) db/builder.cc:47 89 {*movdi_internal}
     (nil))
(call_insn 395 394 1030 62 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNK7leveldb12TableBuilder8FileSizeEv") [flags 0x41]  <function_decl 0x7f0d12a97bd0 FileSize>) [0 FileSize S1 A8])
            (const_int 0 [0]))) db/builder.cc:47 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 2 [0x2])
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZNK7leveldb12TableBuilder8FileSizeEv") [flags 0x41]  <function_decl 0x7f0d12a97bd0 FileSize>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              63 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450

;; basic block 63, loop depth 0, count 0, freq 2
;;  prev block 62, next block 64, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       62 [100.0%]  (FALLTHRU)
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u642(6){ }u643(7){ }u644(16){ }u645(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 259
;; lr  def 	 119
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 119
;; live  kill	
(note 1030 395 396 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 396 1030 398 63 (set (reg:DI 119 [ D.51466 ])
        (reg:DI 0 ax)) db/builder.cc:47 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 398 396 401 63 (set (mem:DI (plus:DI (reg/v/f:DI 259 [ meta ])
                (const_int 16 [0x10])) [4 meta_17(D)->file_size+0 S8 A64])
        (reg:DI 119 [ D.51466 ])) db/builder.cc:47 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 119 [ D.51466 ])
        (nil)))
;;  succ:       65 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450

;; basic block 64, loop depth 0, count 0, freq 170, maybe hot
;;  prev block 63, next block 65, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       50 [85.0%] 
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u649(6){ }u650(7){ }u651(16){ }u652(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 5 [di]
;; live  kill	
(code_label 401 398 402 64 48 "" [1 uses])
(note 402 401 403 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 403 402 404 64 (set (reg:DI 5 di)
        (reg/f:DI 100 [ D.51468 ])) db/builder.cc:51 89 {*movdi_internal}
     (nil))
(call_insn 404 403 405 64 (call (mem:QI (symbol_ref:DI ("_ZN7leveldb12TableBuilder7AbandonEv") [flags 0x41]  <function_decl 0x7f0d12a97a20 Abandon>) [0 Abandon S1 A8])
        (const_int 0 [0])) db/builder.cc:51 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 2 [0x2])
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZN7leveldb12TableBuilder7AbandonEv") [flags 0x41]  <function_decl 0x7f0d12a97a20 Abandon>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              65 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450

;; basic block 65, loop depth 0, count 0, freq 200, maybe hot
;;  prev block 64, next block 66, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       63 [100.0%]  (FALLTHRU)
;;              64 [100.0%]  (FALLTHRU)
;;              175 [93.3%]  (FALLTHRU)
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u656(6){ }u657(7){ }u658(16){ }u659(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	
(code_label 405 404 406 65 53 "" [0 uses])
(note 406 405 407 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 407 406 408 65 (set (reg:DI 5 di)
        (reg/f:DI 100 [ D.51468 ])) db/builder.cc:53 89 {*movdi_internal}
     (nil))
(call_insn 408 407 409 65 (call (mem:QI (symbol_ref:DI ("_ZN7leveldb12TableBuilderD1Ev") [flags 0x41]  <function_decl 0x7f0d12a9d510 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) db/builder.cc:53 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZN7leveldb12TableBuilderD1Ev") [flags 0x41]  <function_decl 0x7f0d12a9d510 __comp_dtor >)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 409 408 410 65 (set (reg:DI 5 di)
        (reg/f:DI 100 [ D.51468 ])) db/builder.cc:53 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 100 [ D.51468 ])
        (nil)))
(call_insn 410 409 411 65 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f0d141a3360 operator delete>) [0 operator delete S1 A8])
        (const_int 0 [0])) db/builder.cc:53 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f0d141a3360 operator delete>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 411 410 412 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 MEM[(const struct Status *)s_15(D)].state_+0 S8 A64])
            (const_int 0 [0]))) db/builder.cc:56 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 412 411 416 65 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 416)
            (pc))) db/builder.cc:56 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 672 (nil)))
 -> 416)
;;  succ:       66 [6.7%] 
;;              89 [93.3%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450

;; basic block 66, loop depth 0, count 0, freq 13, maybe hot
;;  prev block 65, next block 67, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       65 [6.7%] 
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u668(6){ }u669(7){ }u670(16){ }u671(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 122 351 352 353
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 4 [si] 5 [di] 122 351 352 353
;; live  kill	 17 [flags]
(code_label 416 412 417 66 54 "" [1 uses])
(note 417 416 418 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 418 417 419 66 (set (reg/f:DI 122 [ D.51469 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [3 file+0 S8 A128])) db/builder.cc:57 89 {*movdi_internal}
     (nil))
(insn 419 418 420 66 (parallel [
            (set (reg/f:DI 351)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -144 [0xffffffffffffff70])))
            (clobber (reg:CC 17 flags))
        ]) db/builder.cc:57 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 420 419 421 66 (set (reg/f:DI 352 [ _83->_vptr.WritableFile ])
        (mem/f:DI (reg/f:DI 122 [ D.51469 ]) [3 _83->_vptr.WritableFile+0 S8 A64])) db/builder.cc:57 89 {*movdi_internal}
     (nil))
(insn 421 420 422 66 (set (reg/f:DI 353 [ MEM[(int (*__vtbl_ptr_type) () *)_84 + 40B] ])
        (mem/f:DI (plus:DI (reg/f:DI 352 [ _83->_vptr.WritableFile ])
                (const_int 40 [0x28])) [3 MEM[(int (*__vtbl_ptr_type) () *)_84 + 40B]+0 S8 A64])) db/builder.cc:57 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 352 [ _83->_vptr.WritableFile ])
        (nil)))
(insn 422 421 423 66 (set (reg:DI 4 si)
        (reg/f:DI 122 [ D.51469 ])) db/builder.cc:57 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 122 [ D.51469 ])
        (nil)))
(insn 423 422 424 66 (set (reg:DI 5 di)
        (reg/f:DI 351)) db/builder.cc:57 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 351)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -144 [0xffffffffffffff70]))
            (nil))))
(call_insn 424 423 425 66 (call (mem:QI (reg/f:DI 353 [ MEM[(int (*__vtbl_ptr_type) () *)_84 + 40B] ]) [0 *OBJ_TYPE_REF(_85;(struct WritableFile)_83->5) S1 A8])
        (const_int 0 [0])) db/builder.cc:57 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 353 [ MEM[(int (*__vtbl_ptr_type) () *)_84 + 40B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_EH_REGION (const_int 2 [0x2])
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              67 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450

;; basic block 67, loop depth 0, count 0, freq 13, maybe hot
;;  prev block 66, next block 68, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       66 [100.0%]  (FALLTHRU)
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u683(6){ }u684(7){ }u685(16){ }u686(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags] 116
;; live  kill	
(note 425 424 426 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 426 425 427 67 (set (reg/f:DI 116 [ D.51463 ])
        (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])) ./include/leveldb/status.h:98 89 {*movdi_internal}
     (nil))
(insn 427 426 428 67 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 116 [ D.51463 ])
            (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -144 [0xffffffffffffff70])) [3 D.44377.state_+0 S8 A128]))) ./include/leveldb/status.h:98 8 {*cmpdi_1}
     (nil))
(jump_insn 428 427 1190 67 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1190)
            (pc))) ./include/leveldb/status.h:98 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 1190)
;;  succ:       69 [89.9%]  (FALLTHRU)
;;              68 [10.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450

;; basic block 68, loop depth 0, count 0, freq 1
;;  prev block 67, next block 69, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       67 [10.1%] 
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u691(6){ }u692(7){ }u693(16){ }u694(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 446
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; live  gen 	 446
;; live  kill	
(code_label 1190 428 1189 68 151 "" [1 uses])
(note 1189 1190 1167 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 1167 1189 429 68 (set (reg/f:DI 446 [ D.51463 ])
        (reg/f:DI 116 [ D.51463 ])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 116 [ D.51463 ])
        (nil)))
;;  succ:       75 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450

;; basic block 69, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 68, next block 70, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       67 [89.9%]  (FALLTHRU)
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u696(6){ }u697(7){ }u698(16){ }u699(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(note 429 1167 430 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 430 429 431 69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 116 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:99 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 431 430 432 69 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 435)
            (pc))) ./include/leveldb/status.h:99 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 435)
;;  succ:       70 [69.8%]  (FALLTHRU)
;;              71 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450

;; basic block 70, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 69, next block 71, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       69 [69.8%]  (FALLTHRU)
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u702(6){ }u703(7){ }u704(16){ }u705(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 253 255 257 258 259 447 450
;; live  gen 	 5 [di]
;; live  kill	
(note 432 431 433 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 433 432 434 70 (set (reg:DI 5 di)
        (reg/f:DI 116 [ D.51463 ])) ./include/leveldb/status.h:99 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 116 [ D.51463 ])
        (nil)))
(call_insn 434 433 435 70 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:99 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       71 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450

;; basic block 71, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 70, next block 72, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       69 [30.2%] 
;;              70 [100.0%]  (FALLTHRU)
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u709(6){ }u710(7){ }u711(16){ }u712(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 209 446
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags] 209 446
;; live  kill	
(code_label 435 434 436 71 57 "" [1 uses])
(note 436 435 437 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 437 436 1173 71 (set (reg/f:DI 446 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -144 [0xffffffffffffff70])) [3 D.44377.state_+0 S8 A128])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (nil))
(insn 1173 437 438 71 (set (reg/f:DI 209 [ D.51463 ])
        (reg/f:DI 446 [ D.51463 ])) ./include/leveldb/status.h:100 -1
     (nil))
(insn 438 1173 439 71 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 446 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:100 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 439 438 440 71 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 444)
            (pc))) ./include/leveldb/status.h:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 444)
;;  succ:       72 [69.8%]  (FALLTHRU)
;;              74 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253 255 257 258 259 446 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253 255 257 258 259 446 447 450

;; basic block 72, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 71, next block 73, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       71 [69.8%]  (FALLTHRU)
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u717(6){ }u718(7){ }u719(16){ }u720(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 446
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
(note 440 439 441 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 441 440 442 72 (set (reg:DI 5 di)
        (reg/f:DI 446 [ D.51463 ])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 446 [ D.51463 ])
        (nil)))
(call_insn 442 441 1031 72 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN7leveldb6Status9CopyStateEPKc") [flags 0x41]  <function_decl 0x7f0d12f4c000 CopyState>) [0 CopyState S1 A8])
            (const_int 0 [0]))) ./include/leveldb/status.h:100 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 10 [0xa])
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZN7leveldb6Status9CopyStateEPKc") [flags 0x41]  <function_decl 0x7f0d12f4c000 CopyState>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       151 (ABNORMAL,ABNORMAL_CALL,EH)
;;              73 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450

;; basic block 73, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 72, next block 74, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       72 [100.0%]  (FALLTHRU)
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u724(6){ }u725(7){ }u726(16){ }u727(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 209 446
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 209 446
;; live  kill	
(note 1031 442 443 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 443 1031 1168 73 (set (reg/f:DI 209 [ D.51463 ])
        (reg:DI 0 ax)) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 1168 443 444 73 (set (reg/f:DI 446 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -144 [0xffffffffffffff70])) [3 D.44377.state_+0 S8 A128])) -1
     (nil))
;;  succ:       74 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253 255 257 258 259 446 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253 255 257 258 259 446 447 450

;; basic block 74, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 73, next block 75, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       71 [30.2%] 
;;              73 [100.0%]  (FALLTHRU)
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u730(6){ }u731(7){ }u732(16){ }u733(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253 255 257 258 259 446 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 209 253 255 257 258 259 446 447 450
;; live  gen 	
;; live  kill	
(code_label 444 1168 445 74 58 "" [1 uses])
(note 445 444 446 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 446 445 447 74 (set (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])
        (reg/f:DI 209 [ D.51463 ])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 209 [ D.51463 ])
        (nil)))
;;  succ:       75 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450

;; basic block 75, loop depth 0, count 0, freq 13, maybe hot
;;  prev block 74, next block 76, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       74 [100.0%]  (FALLTHRU)
;;              68 [100.0%]  (FALLTHRU)
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u736(6){ }u737(7){ }u738(16){ }u739(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 446
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 447 446 448 75 56 "" [0 uses])
(note 448 447 450 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 450 448 451 75 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 446 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 451 450 452 75 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 455)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 455)
;;  succ:       76 [69.8%]  (FALLTHRU)
;;              77 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450

;; basic block 76, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 75, next block 77, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       75 [69.8%]  (FALLTHRU)
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u742(6){ }u743(7){ }u744(16){ }u745(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 446
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 446 447 450
;; live  gen 	 5 [di]
;; live  kill	
(note 452 451 453 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 453 452 454 76 (set (reg:DI 5 di)
        (reg/f:DI 446 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 446 [ D.51463 ])
        (nil)))
(call_insn 454 453 455 76 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       77 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450

;; basic block 77, loop depth 0, count 0, freq 13, maybe hot
;;  prev block 76, next block 78, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       75 [30.2%] 
;;              76 [100.0%]  (FALLTHRU)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u749(6){ }u750(7){ }u751(16){ }u752(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 455 454 456 77 59 "" [1 uses])
(note 456 455 458 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 458 456 459 77 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 MEM[(const struct Status *)s_15(D)].state_+0 S8 A64])
            (const_int 0 [0]))) db/builder.cc:59 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 459 458 460 77 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 500)
            (pc))) db/builder.cc:59 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 500)
;;  succ:       78 [100.0%]  (FALLTHRU)
;;              89
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450

;; basic block 78, loop depth 0, count 0, freq 13, maybe hot
;;  prev block 77, next block 79, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       77 [100.0%]  (FALLTHRU)
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u755(6){ }u756(7){ }u757(16){ }u758(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 129 354 355 356
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 4 [si] 5 [di] 129 354 355 356
;; live  kill	 17 [flags]
(note 460 459 461 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 461 460 462 78 (set (reg/f:DI 129 [ D.51469 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [3 file+0 S8 A128])) db/builder.cc:60 89 {*movdi_internal}
     (nil))
(insn 462 461 463 78 (parallel [
            (set (reg/f:DI 354)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -128 [0xffffffffffffff80])))
            (clobber (reg:CC 17 flags))
        ]) db/builder.cc:60 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 463 462 464 78 (set (reg/f:DI 355 [ _93->_vptr.WritableFile ])
        (mem/f:DI (reg/f:DI 129 [ D.51469 ]) [3 _93->_vptr.WritableFile+0 S8 A64])) db/builder.cc:60 89 {*movdi_internal}
     (nil))
(insn 464 463 465 78 (set (reg/f:DI 356 [ MEM[(int (*__vtbl_ptr_type) () *)_94 + 24B] ])
        (mem/f:DI (plus:DI (reg/f:DI 355 [ _93->_vptr.WritableFile ])
                (const_int 24 [0x18])) [3 MEM[(int (*__vtbl_ptr_type) () *)_94 + 24B]+0 S8 A64])) db/builder.cc:60 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 355 [ _93->_vptr.WritableFile ])
        (nil)))
(insn 465 464 466 78 (set (reg:DI 4 si)
        (reg/f:DI 129 [ D.51469 ])) db/builder.cc:60 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 129 [ D.51469 ])
        (nil)))
(insn 466 465 467 78 (set (reg:DI 5 di)
        (reg/f:DI 354)) db/builder.cc:60 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 354)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80]))
            (nil))))
(call_insn 467 466 468 78 (call (mem:QI (reg/f:DI 356 [ MEM[(int (*__vtbl_ptr_type) () *)_94 + 24B] ]) [0 *OBJ_TYPE_REF(_95;(struct WritableFile)_93->3) S1 A8])
        (const_int 0 [0])) db/builder.cc:60 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 356 [ MEM[(int (*__vtbl_ptr_type) () *)_94 + 24B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_EH_REGION (const_int 2 [0x2])
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              79 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450

;; basic block 79, loop depth 0, count 0, freq 13, maybe hot
;;  prev block 78, next block 80, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       78 [100.0%]  (FALLTHRU)
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u770(6){ }u771(7){ }u772(16){ }u773(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 125
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags] 125
;; live  kill	
(note 468 467 469 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 469 468 470 79 (set (reg/f:DI 125 [ D.51463 ])
        (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])) ./include/leveldb/status.h:98 89 {*movdi_internal}
     (nil))
(insn 470 469 471 79 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 125 [ D.51463 ])
            (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -128 [0xffffffffffffff80])) [3 D.44378.state_+0 S8 A128]))) ./include/leveldb/status.h:98 8 {*cmpdi_1}
     (nil))
(jump_insn 471 470 1192 79 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1192)
            (pc))) ./include/leveldb/status.h:98 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 1192)
;;  succ:       81 [89.9%]  (FALLTHRU)
;;              80 [10.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450

;; basic block 80, loop depth 0, count 0, freq 1
;;  prev block 79, next block 81, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       79 [10.1%] 
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u778(6){ }u779(7){ }u780(16){ }u781(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125
;; lr  def 	 448
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; live  gen 	 448
;; live  kill	
(code_label 1192 471 1191 80 152 "" [1 uses])
(note 1191 1192 1169 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 1169 1191 472 80 (set (reg/f:DI 448 [ D.51463 ])
        (reg/f:DI 125 [ D.51463 ])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 125 [ D.51463 ])
        (nil)))
;;  succ:       87 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450

;; basic block 81, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 80, next block 82, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       79 [89.9%]  (FALLTHRU)
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u783(6){ }u784(7){ }u785(16){ }u786(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(note 472 1169 473 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 473 472 474 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 125 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:99 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 474 473 475 81 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 478)
            (pc))) ./include/leveldb/status.h:99 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 478)
;;  succ:       82 [69.8%]  (FALLTHRU)
;;              83 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450

;; basic block 82, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 81, next block 83, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       81 [69.8%]  (FALLTHRU)
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u789(6){ }u790(7){ }u791(16){ }u792(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 253 255 257 258 259 447 450
;; live  gen 	 5 [di]
;; live  kill	
(note 475 474 476 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 476 475 477 82 (set (reg:DI 5 di)
        (reg/f:DI 125 [ D.51463 ])) ./include/leveldb/status.h:99 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 125 [ D.51463 ])
        (nil)))
(call_insn 477 476 478 82 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:99 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       83 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450

;; basic block 83, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 82, next block 84, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       81 [30.2%] 
;;              82 [100.0%]  (FALLTHRU)
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u796(6){ }u797(7){ }u798(16){ }u799(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 211 448
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags] 211 448
;; live  kill	
(code_label 478 477 479 83 62 "" [1 uses])
(note 479 478 480 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 480 479 1184 83 (set (reg/f:DI 448 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [3 D.44378.state_+0 S8 A128])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (nil))
(insn 1184 480 481 83 (set (reg/f:DI 211 [ D.51463 ])
        (reg/f:DI 448 [ D.51463 ])) ./include/leveldb/status.h:100 -1
     (nil))
(insn 481 1184 482 83 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 448 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:100 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 482 481 483 83 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 487)
            (pc))) ./include/leveldb/status.h:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 487)
;;  succ:       84 [69.8%]  (FALLTHRU)
;;              86 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253 255 257 258 259 447 448 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253 255 257 258 259 447 448 450

;; basic block 84, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 83, next block 85, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       83 [69.8%]  (FALLTHRU)
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u804(6){ }u805(7){ }u806(16){ }u807(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 448
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
(note 483 482 484 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 484 483 485 84 (set (reg:DI 5 di)
        (reg/f:DI 448 [ D.51463 ])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 448 [ D.51463 ])
        (nil)))
(call_insn 485 484 1032 84 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN7leveldb6Status9CopyStateEPKc") [flags 0x41]  <function_decl 0x7f0d12f4c000 CopyState>) [0 CopyState S1 A8])
            (const_int 0 [0]))) ./include/leveldb/status.h:100 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 11 [0xb])
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZN7leveldb6Status9CopyStateEPKc") [flags 0x41]  <function_decl 0x7f0d12f4c000 CopyState>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       155 (ABNORMAL,ABNORMAL_CALL,EH)
;;              85 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450

;; basic block 85, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 84, next block 86, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       84 [100.0%]  (FALLTHRU)
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u811(6){ }u812(7){ }u813(16){ }u814(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 211 448
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 211 448
;; live  kill	
(note 1032 485 486 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 486 1032 1170 85 (set (reg/f:DI 211 [ D.51463 ])
        (reg:DI 0 ax)) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 1170 486 487 85 (set (reg/f:DI 448 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [3 D.44378.state_+0 S8 A128])) -1
     (nil))
;;  succ:       86 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253 255 257 258 259 447 448 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253 255 257 258 259 447 448 450

;; basic block 86, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 85, next block 87, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       83 [30.2%] 
;;              85 [100.0%]  (FALLTHRU)
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u817(6){ }u818(7){ }u819(16){ }u820(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253 255 257 258 259 447 448 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 211 253 255 257 258 259 447 448 450
;; live  gen 	
;; live  kill	
(code_label 487 1170 488 86 63 "" [1 uses])
(note 488 487 489 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 489 488 490 86 (set (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])
        (reg/f:DI 211 [ D.51463 ])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 211 [ D.51463 ])
        (nil)))
;;  succ:       87 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450

;; basic block 87, loop depth 0, count 0, freq 13, maybe hot
;;  prev block 86, next block 88, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       86 [100.0%]  (FALLTHRU)
;;              80 [100.0%]  (FALLTHRU)
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u823(6){ }u824(7){ }u825(16){ }u826(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 448
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 490 489 491 87 61 "" [0 uses])
(note 491 490 493 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 493 491 494 87 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 448 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 494 493 495 87 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 500)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 500)
;;  succ:       88 [69.8%]  (FALLTHRU)
;;              89 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450

;; basic block 88, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 87, next block 89, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       87 [69.8%]  (FALLTHRU)
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u829(6){ }u830(7){ }u831(16){ }u832(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 448
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 448 450
;; live  gen 	 5 [di]
;; live  kill	
(note 495 494 496 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 496 495 497 88 (set (reg:DI 5 di)
        (reg/f:DI 448 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 448 [ D.51463 ])
        (nil)))
(call_insn 497 496 500 88 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       89 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450

;; basic block 89, loop depth 0, count 0, freq 200, maybe hot
;;  prev block 88, next block 90, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       65 [93.3%]  (FALLTHRU)
;;              88 [100.0%]  (FALLTHRU)
;;              77
;;              87 [30.2%] 
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u836(6){ }u837(7){ }u838(16){ }u839(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 135
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags] 135
;; live  kill	
(code_label 500 497 501 89 55 "" [2 uses])
(note 501 500 502 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 502 501 503 89 (set (reg/f:DI 135 [ D.51469 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [3 file+0 S8 A128])) db/builder.cc:62 89 {*movdi_internal}
     (nil))
(insn 503 502 504 89 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 135 [ D.51469 ])
            (const_int 0 [0]))) db/builder.cc:62 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 504 503 505 89 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 510)
            (pc))) db/builder.cc:62 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 510)
;;  succ:       90 [69.8%]  (FALLTHRU)
;;              91 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 253 255 257 258 259 447 450

;; basic block 90, loop depth 0, count 0, freq 140, maybe hot
;;  prev block 89, next block 91, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       89 [69.8%]  (FALLTHRU)
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u843(6){ }u844(7){ }u845(16){ }u846(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 357 358
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 253 255 257 258 259 447 450
;; live  gen 	 5 [di] 357 358
;; live  kill	
(note 505 504 506 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 506 505 507 90 (set (reg/f:DI 357 [ _102->_vptr.WritableFile ])
        (mem/f:DI (reg/f:DI 135 [ D.51469 ]) [3 _102->_vptr.WritableFile+0 S8 A64])) db/builder.cc:62 89 {*movdi_internal}
     (nil))
(insn 507 506 508 90 (set (reg/f:DI 358 [ MEM[(int (*__vtbl_ptr_type) () *)_103 + 8B] ])
        (mem/f:DI (plus:DI (reg/f:DI 357 [ _102->_vptr.WritableFile ])
                (const_int 8 [0x8])) [3 MEM[(int (*__vtbl_ptr_type) () *)_103 + 8B]+0 S8 A64])) db/builder.cc:62 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 357 [ _102->_vptr.WritableFile ])
        (nil)))
(insn 508 507 509 90 (set (reg:DI 5 di)
        (reg/f:DI 135 [ D.51469 ])) db/builder.cc:62 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 135 [ D.51469 ])
        (nil)))
(call_insn 509 508 510 90 (call (mem:QI (reg/f:DI 358 [ MEM[(int (*__vtbl_ptr_type) () *)_103 + 8B] ]) [0 *OBJ_TYPE_REF(_104;(struct WritableFile)_102->1) S1 A8])
        (const_int 0 [0])) db/builder.cc:62 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 358 [ MEM[(int (*__vtbl_ptr_type) () *)_103 + 8B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_CALL_DECL (nil)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       91 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450

;; basic block 91, loop depth 0, count 0, freq 200, maybe hot
;;  prev block 90, next block 92, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       89 [30.2%] 
;;              90 [100.0%]  (FALLTHRU)
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u853(6){ }u854(7){ }u855(16){ }u856(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 510 509 511 91 65 "" [1 uses])
(note 511 510 512 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 512 511 513 91 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [3 file+0 S8 A128])
        (const_int 0 [0])) db/builder.cc:63 89 {*movdi_internal}
     (nil))
(insn 513 512 514 91 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 MEM[(const struct Status *)s_15(D)].state_+0 S8 A64])
            (const_int 0 [0]))) db/builder.cc:65 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 514 513 515 91 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 576)
            (pc))) db/builder.cc:65 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9328 (nil)))
 -> 576)
;;  succ:       92 [6.7%]  (FALLTHRU)
;;              104 [93.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450

;; basic block 92, loop depth 0, count 0, freq 13, maybe hot
;;  prev block 91, next block 93, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       91 [6.7%]  (FALLTHRU)
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u860(6){ }u861(7){ }u862(16){ }u863(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 257 259
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 139 140 359
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 257 258 259 447 450
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 139 140 359
;; live  kill	 17 [flags]
(note 515 514 516 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 516 515 517 92 (set (reg:DI 139 [ D.51466 ])
        (mem:DI (plus:DI (reg/v/f:DI 259 [ meta ])
                (const_int 16 [0x10])) [4 meta_17(D)->file_size+0 S8 A64])) db/builder.cc:67 89 {*movdi_internal}
     (nil))
(insn 517 516 518 92 (set (reg:DI 140 [ D.51466 ])
        (mem:DI (plus:DI (reg/v/f:DI 259 [ meta ])
                (const_int 8 [0x8])) [4 meta_17(D)->number+0 S8 A64])) db/builder.cc:67 89 {*movdi_internal}
     (nil))
(insn 518 517 519 92 (set (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [9 D.44398.verify_checksums+0 S1 A128])
        (const_int 0 [0])) ./include/leveldb/options.h:164 93 {*movqi_internal}
     (nil))
(insn 519 518 520 92 (set (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -63 [0xffffffffffffffc1])) [9 D.44398.fill_cache+0 S1 A8])
        (const_int 1 [0x1])) ./include/leveldb/options.h:164 93 {*movqi_internal}
     (nil))
(insn 520 519 521 92 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [3 D.44398.snapshot+0 S8 A64])
        (const_int 0 [0])) ./include/leveldb/options.h:164 89 {*movdi_internal}
     (nil))
(insn 521 520 522 92 (parallel [
            (set (reg/f:DI 359)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) db/builder.cc:69 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 522 521 523 92 (set (reg:DI 37 r8)
        (const_int 0 [0])) db/builder.cc:69 89 {*movdi_internal}
     (nil))
(insn 523 522 524 92 (set (reg:DI 2 cx)
        (reg:DI 139 [ D.51466 ])) db/builder.cc:69 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 139 [ D.51466 ])
        (nil)))
(insn 524 523 525 92 (set (reg:DI 1 dx)
        (reg:DI 140 [ D.51466 ])) db/builder.cc:69 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 140 [ D.51466 ])
        (nil)))
(insn 525 524 526 92 (set (reg:DI 4 si)
        (reg/f:DI 359)) db/builder.cc:69 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 359)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(insn 526 525 527 92 (set (reg:DI 5 di)
        (reg/v/f:DI 257 [ table_cache ])) db/builder.cc:69 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 257 [ table_cache ])
        (nil)))
(call_insn 527 526 1033 92 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN7leveldb10TableCache11NewIteratorERKNS_11ReadOptionsEmmPPNS_5TableE") [flags 0x41]  <function_decl 0x7f0d12b03ca8 NewIterator>) [0 NewIterator S1 A8])
            (const_int 0 [0]))) db/builder.cc:69 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 2 [0x2])
                            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZN7leveldb10TableCache11NewIteratorERKNS_11ReadOptionsEmmPPNS_5TableE") [flags 0x41]  <function_decl 0x7f0d12b03ca8 NewIterator>)
                                (nil))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              93 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450

;; basic block 93, loop depth 0, count 0, freq 13, maybe hot
;;  prev block 92, next block 94, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       92 [100.0%]  (FALLTHRU)
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u881(6){ }u882(7){ }u883(16){ }u884(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 141 360 361 362
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; live  gen 	 4 [si] 5 [di] 141 360 361 362
;; live  kill	 17 [flags]
(note 1033 527 528 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 528 1033 530 93 (set (reg/v/f:DI 141 [ it ])
        (reg:DI 0 ax)) db/builder.cc:69 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 530 528 531 93 (parallel [
            (set (reg/f:DI 360)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -112 [0xffffffffffffff90])))
            (clobber (reg:CC 17 flags))
        ]) db/builder.cc:70 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 531 530 532 93 (set (reg/f:DI 361 [ it_113->_vptr.Iterator ])
        (mem/f:DI (reg/v/f:DI 141 [ it ]) [3 it_113->_vptr.Iterator+0 S8 A64])) db/builder.cc:70 89 {*movdi_internal}
     (nil))
(insn 532 531 533 93 (set (reg/f:DI 362 [ MEM[(int (*__vtbl_ptr_type) () *)_115 + 80B] ])
        (mem/f:DI (plus:DI (reg/f:DI 361 [ it_113->_vptr.Iterator ])
                (const_int 80 [0x50])) [3 MEM[(int (*__vtbl_ptr_type) () *)_115 + 80B]+0 S8 A64])) db/builder.cc:70 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 361 [ it_113->_vptr.Iterator ])
        (nil)))
(insn 533 532 534 93 (set (reg:DI 4 si)
        (reg/v/f:DI 141 [ it ])) db/builder.cc:70 89 {*movdi_internal}
     (nil))
(insn 534 533 535 93 (set (reg:DI 5 di)
        (reg/f:DI 360)) db/builder.cc:70 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 360)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90]))
            (nil))))
(call_insn 535 534 536 93 (call (mem:QI (reg/f:DI 362 [ MEM[(int (*__vtbl_ptr_type) () *)_115 + 80B] ]) [0 *OBJ_TYPE_REF(_116;(const struct Iterator)it_113->10) S1 A8])
        (const_int 0 [0])) db/builder.cc:70 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 362 [ MEM[(int (*__vtbl_ptr_type) () *)_115 + 80B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_EH_REGION (const_int 2 [0x2])
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              94 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450

;; basic block 94, loop depth 0, count 0, freq 13, maybe hot
;;  prev block 93, next block 95, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       93 [100.0%]  (FALLTHRU)
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u896(6){ }u897(7){ }u898(16){ }u899(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 132
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  gen 	 17 [flags] 132
;; live  kill	
(note 536 535 537 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 537 536 538 94 (set (reg/f:DI 132 [ D.51463 ])
        (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])) ./include/leveldb/status.h:98 89 {*movdi_internal}
     (nil))
(insn 538 537 539 94 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 132 [ D.51463 ])
            (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -112 [0xffffffffffffff90])) [3 D.44408.state_+0 S8 A128]))) ./include/leveldb/status.h:98 8 {*cmpdi_1}
     (nil))
(jump_insn 539 538 1194 94 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1194)
            (pc))) ./include/leveldb/status.h:98 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 1194)
;;  succ:       96 [89.9%]  (FALLTHRU)
;;              95 [10.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450

;; basic block 95, loop depth 0, count 0, freq 1
;;  prev block 94, next block 96, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       94 [10.1%] 
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u904(6){ }u905(7){ }u906(16){ }u907(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132
;; lr  def 	 449
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; live  gen 	 449
;; live  kill	
(code_label 1194 539 1193 95 153 "" [1 uses])
(note 1193 1194 1171 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 1171 1193 540 95 (set (reg/f:DI 449 [ D.51463 ])
        (reg/f:DI 132 [ D.51463 ])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 132 [ D.51463 ])
        (nil)))
;;  succ:       176 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450

;; basic block 96, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 95, next block 97, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       94 [89.9%]  (FALLTHRU)
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u909(6){ }u910(7){ }u911(16){ }u912(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(note 540 1171 541 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 541 540 542 96 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 132 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:99 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 542 541 543 96 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 546)
            (pc))) ./include/leveldb/status.h:99 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 546)
;;  succ:       97 [69.8%]  (FALLTHRU)
;;              98 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450

;; basic block 97, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 96, next block 98, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       96 [69.8%]  (FALLTHRU)
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u915(6){ }u916(7){ }u917(16){ }u918(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 141 253 255 258 259 447 450
;; live  gen 	 5 [di]
;; live  kill	
(note 543 542 544 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 544 543 545 97 (set (reg:DI 5 di)
        (reg/f:DI 132 [ D.51463 ])) ./include/leveldb/status.h:99 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 132 [ D.51463 ])
        (nil)))
(call_insn 545 544 546 97 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:99 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       98 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450

;; basic block 98, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 97, next block 99, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       96 [30.2%] 
;;              97 [100.0%]  (FALLTHRU)
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u922(6){ }u923(7){ }u924(16){ }u925(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 213 449
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  gen 	 17 [flags] 213 449
;; live  kill	
(code_label 546 545 547 98 68 "" [1 uses])
(note 547 546 548 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 548 547 1185 98 (set (reg/f:DI 449 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [3 D.44408.state_+0 S8 A128])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (nil))
(insn 1185 548 549 98 (set (reg/f:DI 213 [ D.51463 ])
        (reg/f:DI 449 [ D.51463 ])) ./include/leveldb/status.h:100 -1
     (nil))
(insn 549 1185 550 98 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 449 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:100 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 550 549 551 98 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 555)
            (pc))) ./include/leveldb/status.h:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 555)
;;  succ:       99 [69.8%]  (FALLTHRU)
;;              101 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 213 253 255 258 259 447 449 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 213 253 255 258 259 447 449 450

;; basic block 99, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 98, next block 100, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       98 [69.8%]  (FALLTHRU)
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u930(6){ }u931(7){ }u932(16){ }u933(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
(note 551 550 552 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 552 551 553 99 (set (reg:DI 5 di)
        (reg/f:DI 449 [ D.51463 ])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 449 [ D.51463 ])
        (nil)))
(call_insn 553 552 1034 99 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN7leveldb6Status9CopyStateEPKc") [flags 0x41]  <function_decl 0x7f0d12f4c000 CopyState>) [0 CopyState S1 A8])
            (const_int 0 [0]))) ./include/leveldb/status.h:100 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 13 [0xd])
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZN7leveldb6Status9CopyStateEPKc") [flags 0x41]  <function_decl 0x7f0d12f4c000 CopyState>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       159 (ABNORMAL,ABNORMAL_CALL,EH)
;;              100 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450

;; basic block 100, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 99, next block 101, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       99 [100.0%]  (FALLTHRU)
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u937(6){ }u938(7){ }u939(16){ }u940(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 213 449
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  gen 	 213 449
;; live  kill	
(note 1034 553 554 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 554 1034 1172 100 (set (reg/f:DI 213 [ D.51463 ])
        (reg:DI 0 ax)) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 1172 554 555 100 (set (reg/f:DI 449 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [3 D.44408.state_+0 S8 A128])) -1
     (nil))
;;  succ:       101 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 213 253 255 258 259 447 449 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 213 253 255 258 259 447 449 450

;; basic block 101, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 100, next block 102, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       98 [30.2%] 
;;              100 [100.0%]  (FALLTHRU)
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u943(6){ }u944(7){ }u945(16){ }u946(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 213 253 255 258 259 447 449 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 253
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 213 253 255 258 259 447 449 450
;; live  gen 	
;; live  kill	
(code_label 555 1172 556 101 69 "" [1 uses])
(note 556 555 557 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 557 556 964 101 (set (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])
        (reg/f:DI 213 [ D.51463 ])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 213 [ D.51463 ])
        (nil)))
;;  succ:       176 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450

;; basic block 102, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 101, next block 103, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       176 [69.8%] 
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u949(6){ }u950(7){ }u951(16){ }u952(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; live  gen 	 5 [di]
;; live  kill	
(code_label 964 557 560 102 108 "" [1 uses])
(note 560 964 561 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 561 560 562 102 (set (reg:DI 5 di)
        (reg/f:DI 449 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 449 [ D.51463 ])
        (nil)))
(call_insn 562 561 958 102 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       103 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450

;; basic block 103, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 102, next block 104, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       102 [100.0%]  (FALLTHRU)
;;              176 [30.2%]  (FALLTHRU)
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u956(6){ }u957(7){ }u958(16){ }u959(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 363 364
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 450
;; live  gen 	 5 [di] 363 364
;; live  kill	
(code_label 958 562 563 103 107 "" [0 uses])
(note 563 958 564 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 564 563 565 103 (set (reg/f:DI 363 [ it_113->_vptr.Iterator ])
        (mem/f:DI (reg/v/f:DI 141 [ it ]) [3 it_113->_vptr.Iterator+0 S8 A64])) db/builder.cc:71 89 {*movdi_internal}
     (nil))
(insn 565 564 566 103 (set (reg/f:DI 364 [ MEM[(int (*__vtbl_ptr_type) () *)_120 + 8B] ])
        (mem/f:DI (plus:DI (reg/f:DI 363 [ it_113->_vptr.Iterator ])
                (const_int 8 [0x8])) [3 MEM[(int (*__vtbl_ptr_type) () *)_120 + 8B]+0 S8 A64])) db/builder.cc:71 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 363 [ it_113->_vptr.Iterator ])
        (nil)))
(insn 566 565 567 103 (set (reg:DI 5 di)
        (reg/v/f:DI 141 [ it ])) db/builder.cc:71 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 141 [ it ])
        (nil)))
(call_insn 567 566 576 103 (call (mem:QI (reg/f:DI 364 [ MEM[(int (*__vtbl_ptr_type) () *)_120 + 8B] ]) [0 *OBJ_TYPE_REF(_121;(struct Iterator)it_113->1) S1 A8])
        (const_int 0 [0])) db/builder.cc:71 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 364 [ MEM[(int (*__vtbl_ptr_type) () *)_120 + 8B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_CALL_DECL (nil)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       104 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450

;; basic block 104, loop depth 0, count 0, freq 3176, maybe hot
;;  prev block 103, next block 105, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              103 [100.0%]  (FALLTHRU)
;;              91 [93.3%] 
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u966(6){ }u967(7){ }u968(16){ }u969(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 258 447
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 366 367
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 447 450
;; live  gen 	 4 [si] 5 [di] 366 367
;; live  kill	
(code_label 576 567 577 104 29 "" [1 uses])
(note 577 576 579 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 579 577 580 104 (set (reg/f:DI 366 [ iter_19(D)->_vptr.Iterator ])
        (mem/f:DI (reg/v/f:DI 258 [ iter ]) [3 iter_19(D)->_vptr.Iterator+0 S8 A64])) db/builder.cc:76 89 {*movdi_internal}
     (nil))
(insn 580 579 581 104 (set (reg/f:DI 367 [ MEM[(int (*__vtbl_ptr_type) () *)_132 + 80B] ])
        (mem/f:DI (plus:DI (reg/f:DI 366 [ iter_19(D)->_vptr.Iterator ])
                (const_int 80 [0x50])) [3 MEM[(int (*__vtbl_ptr_type) () *)_132 + 80B]+0 S8 A64])) db/builder.cc:76 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 366 [ iter_19(D)->_vptr.Iterator ])
        (nil)))
(insn 581 580 582 104 (set (reg:DI 4 si)
        (reg/v/f:DI 258 [ iter ])) db/builder.cc:76 89 {*movdi_internal}
     (nil))
(insn 582 581 583 104 (set (reg:DI 5 di)
        (reg/f:DI 447)) db/builder.cc:76 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 447)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0]))
            (nil))))
(call_insn 583 582 584 104 (call (mem:QI (reg/f:DI 367 [ MEM[(int (*__vtbl_ptr_type) () *)_132 + 80B] ]) [0 *OBJ_TYPE_REF(_133;(const struct Iterator)iter_19(D)->10) S1 A8])
        (const_int 0 [0])) db/builder.cc:76 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 367 [ MEM[(int (*__vtbl_ptr_type) () *)_132 + 80B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_EH_REGION (const_int 2 [0x2])
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              105 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 450

;; basic block 105, loop depth 0, count 0, freq 3176, maybe hot
;;  prev block 104, next block 106, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       104 [100.0%]  (FALLTHRU)
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u979(6){ }u980(7){ }u981(16){ }u982(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 151
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 258 259 450
;; live  gen 	 17 [flags] 151
;; live  kill	
(note 584 583 585 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(insn 585 584 586 105 (set (reg/f:DI 151 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [3 D.44418.state_+0 S8 A128])) ./include/leveldb/status.h:52 89 {*movdi_internal}
     (nil))
(insn 586 585 587 105 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 151 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 587 586 588 105 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 973)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 973)
;;  succ:       106 [69.8%]  (FALLTHRU)
;;              117 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 253 255 258 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 253 255 258 259 450

;; basic block 106, loop depth 0, count 0, freq 2218, maybe hot
;;  prev block 105, next block 107, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       105 [69.8%]  (FALLTHRU)
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u986(6){ }u987(7){ }u988(16){ }u989(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 253 255 258 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 368 369 370
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 253 255 258 259 450
;; live  gen 	 4 [si] 5 [di] 368 369 370
;; live  kill	 17 [flags]
(note 588 587 589 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 589 588 590 106 (set (reg:DI 5 di)
        (reg/f:DI 151 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 151 [ D.51463 ])
        (nil)))
(call_insn 590 589 591 106 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 591 590 592 106 (parallel [
            (set (reg/f:DI 368)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) db/builder.cc:77 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 592 591 593 106 (set (reg/f:DI 369 [ iter_19(D)->_vptr.Iterator ])
        (mem/f:DI (reg/v/f:DI 258 [ iter ]) [3 iter_19(D)->_vptr.Iterator+0 S8 A64])) db/builder.cc:77 89 {*movdi_internal}
     (nil))
(insn 593 592 594 106 (set (reg/f:DI 370 [ MEM[(int (*__vtbl_ptr_type) () *)_138 + 80B] ])
        (mem/f:DI (plus:DI (reg/f:DI 369 [ iter_19(D)->_vptr.Iterator ])
                (const_int 80 [0x50])) [3 MEM[(int (*__vtbl_ptr_type) () *)_138 + 80B]+0 S8 A64])) db/builder.cc:77 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 369 [ iter_19(D)->_vptr.Iterator ])
        (nil)))
(insn 594 593 595 106 (set (reg:DI 4 si)
        (reg/v/f:DI 258 [ iter ])) db/builder.cc:77 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 258 [ iter ])
        (nil)))
(insn 595 594 596 106 (set (reg:DI 5 di)
        (reg/f:DI 368)) db/builder.cc:77 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 368)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0]))
            (nil))))
(call_insn 596 595 597 106 (call (mem:QI (reg/f:DI 370 [ MEM[(int (*__vtbl_ptr_type) () *)_138 + 80B] ]) [0 *OBJ_TYPE_REF(_139;(const struct Iterator)iter_19(D)->10) S1 A8])
        (const_int 0 [0])) db/builder.cc:77 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 370 [ MEM[(int (*__vtbl_ptr_type) () *)_138 + 80B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_EH_REGION (const_int 2 [0x2])
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              107 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450

;; basic block 107, loop depth 0, count 0, freq 2218, maybe hot
;;  prev block 106, next block 108, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       106 [100.0%]  (FALLTHRU)
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u1003(6){ }u1004(7){ }u1005(16){ }u1006(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 144 168
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  gen 	 17 [flags] 144 168
;; live  kill	
(note 597 596 598 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 598 597 599 107 (set (reg/f:DI 144 [ D.51463 ])
        (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])) ./include/leveldb/status.h:98 89 {*movdi_internal}
     (nil))
(insn 599 598 600 107 (set (reg/f:DI 168 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [3 D.44419.state_+0 S8 A128])) ./include/leveldb/status.h:98 89 {*movdi_internal}
     (nil))
(insn 600 599 601 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 144 [ D.51463 ])
            (reg/f:DI 168 [ D.51463 ]))) ./include/leveldb/status.h:98 8 {*cmpdi_1}
     (nil))
(jump_insn 601 600 602 107 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 622)
            (pc))) ./include/leveldb/status.h:98 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 622)
;;  succ:       108 [89.9%]  (FALLTHRU)
;;              115 [10.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 168 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 168 253 255 259 450

;; basic block 108, loop depth 0, count 0, freq 1993, maybe hot
;;  prev block 107, next block 109, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       107 [89.9%]  (FALLTHRU)
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u1012(6){ }u1013(7){ }u1014(16){ }u1015(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 168 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 168 253 255 259 450
;; live  gen 	 17 [flags]
;; live  kill	
(note 602 601 603 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 603 602 604 108 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 144 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:99 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 604 603 605 108 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 609)
            (pc))) ./include/leveldb/status.h:99 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 609)
;;  succ:       109 [69.8%]  (FALLTHRU)
;;              110 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 168 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 168 253 255 259 450

;; basic block 109, loop depth 0, count 0, freq 1392, maybe hot
;;  prev block 108, next block 110, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       108 [69.8%]  (FALLTHRU)
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u1018(6){ }u1019(7){ }u1020(16){ }u1021(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 168
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 253 255 259 450
;; live  gen 	 5 [di] 168
;; live  kill	
(note 605 604 606 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 606 605 607 109 (set (reg:DI 5 di)
        (reg/f:DI 144 [ D.51463 ])) ./include/leveldb/status.h:99 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 144 [ D.51463 ])
        (nil)))
(call_insn 607 606 608 109 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:99 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 608 607 609 109 (set (reg/f:DI 168 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [3 D.44419.state_+0 S8 A128])) 89 {*movdi_internal}
     (nil))
;;  succ:       110 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450

;; basic block 110, loop depth 0, count 0, freq 1993, maybe hot
;;  prev block 109, next block 111, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       108 [30.2%] 
;;              109 [100.0%]  (FALLTHRU)
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u1026(6){ }u1027(7){ }u1028(16){ }u1029(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 609 608 610 110 73 "" [1 uses])
(note 610 609 611 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 611 610 612 110 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 168 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:100 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 612 611 613 110 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1011)
            (pc))) ./include/leveldb/status.h:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 1011)
;;  succ:       111 [69.8%]  (FALLTHRU)
;;              113 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450

;; basic block 111, loop depth 0, count 0, freq 1392, maybe hot
;;  prev block 110, next block 112, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       110 [69.8%]  (FALLTHRU)
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u1032(6){ }u1033(7){ }u1034(16){ }u1035(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
(note 613 612 614 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 614 613 615 111 (set (reg:DI 5 di)
        (reg/f:DI 168 [ D.51463 ])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 168 [ D.51463 ])
        (nil)))
(call_insn 615 614 1035 111 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN7leveldb6Status9CopyStateEPKc") [flags 0x41]  <function_decl 0x7f0d12f4c000 CopyState>) [0 CopyState S1 A8])
            (const_int 0 [0]))) ./include/leveldb/status.h:100 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 14 [0xe])
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZN7leveldb6Status9CopyStateEPKc") [flags 0x41]  <function_decl 0x7f0d12f4c000 CopyState>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       163 (ABNORMAL,ABNORMAL_CALL,EH)
;;              112 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450

;; basic block 112, loop depth 0, count 0, freq 1392, maybe hot
;;  prev block 111, next block 113, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       111 [100.0%]  (FALLTHRU)
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u1039(6){ }u1040(7){ }u1041(16){ }u1042(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 168 214
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  gen 	 168 214
;; live  kill	
(note 1035 615 616 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(insn 616 1035 618 112 (set (reg/f:DI 214 [ D.51463 ])
        (reg:DI 0 ax)) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 618 616 1011 112 (set (reg/f:DI 168 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [3 D.44419.state_+0 S8 A128])) 89 {*movdi_internal}
     (nil))
;;  succ:       114 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 214 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 214 253 255 259 450

;; basic block 113, loop depth 0, count 0, freq 601, maybe hot
;;  prev block 112, next block 114, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       110 [30.2%] 
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u1045(6){ }u1046(7){ }u1047(16){ }u1048(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 214
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  gen 	 214
;; live  kill	
(code_label 1011 618 1010 113 116 "" [1 uses])
(note 1010 1011 15 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 15 1010 619 113 (set (reg/f:DI 214 [ D.51463 ])
        (const_int 0 [0])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (nil))
;;  succ:       114 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 214 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 214 253 255 259 450

;; basic block 114, loop depth 0, count 0, freq 1993, maybe hot
;;  prev block 113, next block 115, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       113 [100.0%]  (FALLTHRU)
;;              112 [100.0%]  (FALLTHRU)
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u1049(6){ }u1050(7){ }u1051(16){ }u1052(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 214 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 214 253
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 214 253 255 259 450
;; live  gen 	
;; live  kill	
(code_label 619 15 620 114 74 "" [0 uses])
(note 620 619 621 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 621 620 622 114 (set (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])
        (reg/f:DI 214 [ D.51463 ])) ./include/leveldb/status.h:100 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 214 [ D.51463 ])
        (nil)))
;;  succ:       115 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450

;; basic block 115, loop depth 0, count 0, freq 2218, maybe hot
;;  prev block 114, next block 116, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       114 [100.0%]  (FALLTHRU)
;;              107 [10.1%] 
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u1055(6){ }u1056(7){ }u1057(16){ }u1058(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 622 621 623 115 72 "" [1 uses])
(note 623 622 624 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 624 623 625 115 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 168 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 625 624 626 115 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 973)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 973)
;;  succ:       116 [69.8%]  (FALLTHRU)
;;              117 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450

;; basic block 116, loop depth 0, count 0, freq 1549, maybe hot
;;  prev block 115, next block 117, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       115 [69.8%]  (FALLTHRU)
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u1061(6){ }u1062(7){ }u1063(16){ }u1064(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 253 255 259 450
;; live  gen 	 5 [di]
;; live  kill	
(note 626 625 627 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(insn 627 626 628 116 (set (reg:DI 5 di)
        (reg/f:DI 168 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 168 [ D.51463 ])
        (nil)))
(call_insn 628 627 973 116 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       117 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450

;; basic block 117, loop depth 0, count 0, freq 3176, maybe hot
;;  prev block 116, next block 118, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       115 [30.2%] 
;;              116 [100.0%]  (FALLTHRU)
;;              105 [30.2%] 
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u1068(6){ }u1069(7){ }u1070(16){ }u1071(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 973 628 631 117 110 "" [2 uses])
(note 631 973 632 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 632 631 633 117 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 MEM[(const struct Status *)s_15(D)].state_+0 S8 A64])
            (const_int 0 [0]))) db/builder.cc:80 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 633 632 634 117 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 976)
            (pc))) db/builder.cc:80 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 976)
;;  succ:       118 [15.0%]  (FALLTHRU)
;;              177 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450

;; basic block 118, loop depth 0, count 0, freq 476, maybe hot
;;  prev block 117, next block 119, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       117 [15.0%]  (FALLTHRU)
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u1074(6){ }u1075(7){ }u1076(16){ }u1077(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 259
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 259 450
;; live  gen 	 17 [flags]
;; live  kill	
(note 634 633 635 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 635 634 636 118 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:DI (plus:DI (reg/v/f:DI 259 [ meta ])
                    (const_int 16 [0x10])) [4 meta_17(D)->file_size+0 S8 A64])
            (const_int 0 [0]))) db/builder.cc:80 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/v/f:DI 259 [ meta ])
        (nil)))
(jump_insn 636 635 980 118 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 817)
            (pc))) db/builder.cc:80 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 817)
;;  succ:       139 [50.0%] 
;;              177 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 450

;; basic block 119, loop depth 0, count 0, freq 736, maybe hot
;; Invalid sum of incoming frequencies 2347, should be 736
;;  prev block 118, next block 120, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       177 [79.9%] 
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u1080(6){ }u1081(7){ }u1082(16){ }u1083(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 253 255 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 255
;; lr  def 	 17 [flags] 154 216 371
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 253 255 450
;; live  gen 	 17 [flags] 154 216 371
;; live  kill	
(code_label 980 636 640 119 111 "" [1 uses])
(note 640 980 641 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(insn 641 640 642 119 (set (reg/f:DI 154 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 255 [ env ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)env_30(D)].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 255 [ env ])
        (nil)))
(insn 642 641 643 119 (set (reg/f:DI 371 [ _141->_vptr.Env ])
        (mem/f:DI (reg/f:DI 154 [ D.51471 ]) [3 _141->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 643 642 646 119 (set (reg/f:DI 216 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 371 [ _141->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_291 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 371 [ _141->_vptr.Env ])
        (nil)))
(insn 646 643 647 119 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 216 [ D.51465 ])
            (reg/f:DI 159 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 159 [ D.51465 ])
        (nil)))
(jump_insn 647 646 648 119 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 792)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1977 (nil)))
 -> 792)
;;  succ:       120 [80.2%]  (FALLTHRU)
;;              136 [19.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 253 450

;; basic block 120, loop depth 0, count 0, freq 590, maybe hot
;;  prev block 119, next block 121, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       119 [80.2%]  (FALLTHRU)
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u1090(6){ }u1091(7){ }u1092(16){ }u1093(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216
;; lr  def 	 17 [flags] 218 220 374
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 253 450
;; live  gen 	 17 [flags] 218 220 374
;; live  kill	
(note 648 647 649 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(insn 649 648 650 120 (set (reg/f:DI 218 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 154 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_141].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 154 [ D.51471 ])
        (nil)))
(insn 650 649 651 120 (set (reg/f:DI 374 [ _295->_vptr.Env ])
        (mem/f:DI (reg/f:DI 218 [ D.51471 ]) [3 _295->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 651 650 654 120 (set (reg/f:DI 220 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 374 [ _295->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_296 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 374 [ _295->_vptr.Env ])
        (nil)))
(insn 654 651 655 120 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 220 [ D.51465 ])
            (reg/f:DI 216 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 216 [ D.51465 ])
        (nil)))
(jump_insn 655 654 656 120 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 782)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1963 (nil)))
 -> 782)
;;  succ:       121 [80.4%]  (FALLTHRU)
;;              135 [19.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 253 450

;; basic block 121, loop depth 0, count 0, freq 474, maybe hot
;;  prev block 120, next block 122, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       120 [80.4%]  (FALLTHRU)
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u1100(6){ }u1101(7){ }u1102(16){ }u1103(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220
;; lr  def 	 17 [flags] 222 224 377
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 253 450
;; live  gen 	 17 [flags] 222 224 377
;; live  kill	
(note 656 655 657 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(insn 657 656 658 121 (set (reg/f:DI 222 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 218 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_295].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 218 [ D.51471 ])
        (nil)))
(insn 658 657 659 121 (set (reg/f:DI 377 [ _300->_vptr.Env ])
        (mem/f:DI (reg/f:DI 222 [ D.51471 ]) [3 _300->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 659 658 662 121 (set (reg/f:DI 224 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 377 [ _300->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_301 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 377 [ _300->_vptr.Env ])
        (nil)))
(insn 662 659 663 121 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 224 [ D.51465 ])
            (reg/f:DI 220 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 220 [ D.51465 ])
        (nil)))
(jump_insn 663 662 664 121 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 772)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1953 (nil)))
 -> 772)
;;  succ:       122 [80.5%]  (FALLTHRU)
;;              134 [19.5%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 253 450

;; basic block 122, loop depth 0, count 0, freq 382, maybe hot
;;  prev block 121, next block 123, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       121 [80.5%]  (FALLTHRU)
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u1110(6){ }u1111(7){ }u1112(16){ }u1113(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224
;; lr  def 	 17 [flags] 226 228 380
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 253 450
;; live  gen 	 17 [flags] 226 228 380
;; live  kill	
(note 664 663 665 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(insn 665 664 666 122 (set (reg/f:DI 226 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 222 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_300].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 222 [ D.51471 ])
        (nil)))
(insn 666 665 667 122 (set (reg/f:DI 380 [ _305->_vptr.Env ])
        (mem/f:DI (reg/f:DI 226 [ D.51471 ]) [3 _305->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 667 666 670 122 (set (reg/f:DI 228 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 380 [ _305->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_306 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 380 [ _305->_vptr.Env ])
        (nil)))
(insn 670 667 671 122 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 228 [ D.51465 ])
            (reg/f:DI 224 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 224 [ D.51465 ])
        (nil)))
(jump_insn 671 670 672 122 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 762)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1933 (nil)))
 -> 762)
;;  succ:       123 [80.7%]  (FALLTHRU)
;;              133 [19.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 253 450

;; basic block 123, loop depth 0, count 0, freq 308, maybe hot
;;  prev block 122, next block 124, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       122 [80.7%]  (FALLTHRU)
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u1120(6){ }u1121(7){ }u1122(16){ }u1123(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228
;; lr  def 	 17 [flags] 230 232 383
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 253 450
;; live  gen 	 17 [flags] 230 232 383
;; live  kill	
(note 672 671 673 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
(insn 673 672 674 123 (set (reg/f:DI 230 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 226 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_305].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 226 [ D.51471 ])
        (nil)))
(insn 674 673 675 123 (set (reg/f:DI 383 [ _310->_vptr.Env ])
        (mem/f:DI (reg/f:DI 230 [ D.51471 ]) [3 _310->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 675 674 678 123 (set (reg/f:DI 232 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 383 [ _310->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_311 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 383 [ _310->_vptr.Env ])
        (nil)))
(insn 678 675 679 123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 232 [ D.51465 ])
            (reg/f:DI 228 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 228 [ D.51465 ])
        (nil)))
(jump_insn 679 678 680 123 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 752)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1839 (nil)))
 -> 752)
;;  succ:       124 [81.6%]  (FALLTHRU)
;;              132 [18.4%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 253 450

;; basic block 124, loop depth 0, count 0, freq 251, maybe hot
;;  prev block 123, next block 125, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       123 [81.6%]  (FALLTHRU)
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u1130(6){ }u1131(7){ }u1132(16){ }u1133(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232
;; lr  def 	 17 [flags] 234 236 386
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 253 450
;; live  gen 	 17 [flags] 234 236 386
;; live  kill	
(note 680 679 681 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
(insn 681 680 682 124 (set (reg/f:DI 234 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 230 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_310].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 230 [ D.51471 ])
        (nil)))
(insn 682 681 683 124 (set (reg/f:DI 386 [ _315->_vptr.Env ])
        (mem/f:DI (reg/f:DI 234 [ D.51471 ]) [3 _315->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 683 682 686 124 (set (reg/f:DI 236 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 386 [ _315->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_316 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 386 [ _315->_vptr.Env ])
        (nil)))
(insn 686 683 687 124 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 236 [ D.51465 ])
            (reg/f:DI 232 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 232 [ D.51465 ])
        (nil)))
(jump_insn 687 686 688 124 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 742)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1798 (nil)))
 -> 742)
;;  succ:       125 [82.0%]  (FALLTHRU)
;;              131 [18.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 253 450

;; basic block 125, loop depth 0, count 0, freq 206, maybe hot
;;  prev block 124, next block 126, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       124 [82.0%]  (FALLTHRU)
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u1140(6){ }u1141(7){ }u1142(16){ }u1143(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236
;; lr  def 	 17 [flags] 238 240 389
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 253 450
;; live  gen 	 17 [flags] 238 240 389
;; live  kill	
(note 688 687 689 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
(insn 689 688 690 125 (set (reg/f:DI 238 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 234 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_315].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 234 [ D.51471 ])
        (nil)))
(insn 690 689 691 125 (set (reg/f:DI 389 [ _320->_vptr.Env ])
        (mem/f:DI (reg/f:DI 238 [ D.51471 ]) [3 _320->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 691 690 694 125 (set (reg/f:DI 240 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 389 [ _320->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_321 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 389 [ _320->_vptr.Env ])
        (nil)))
(insn 694 691 695 125 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 240 [ D.51465 ])
            (reg/f:DI 236 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 236 [ D.51465 ])
        (nil)))
(jump_insn 695 694 696 125 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 732)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1935 (nil)))
 -> 732)
;;  succ:       126 [80.7%]  (FALLTHRU)
;;              130 [19.4%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 253 450

;; basic block 126, loop depth 0, count 0, freq 166, maybe hot
;;  prev block 125, next block 127, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       125 [80.7%]  (FALLTHRU)
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u1150(6){ }u1151(7){ }u1152(16){ }u1153(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240
;; lr  def 	 17 [flags] 242 244 392
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 253 450
;; live  gen 	 17 [flags] 242 244 392
;; live  kill	
(note 696 695 697 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
(insn 697 696 698 126 (set (reg/f:DI 242 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 238 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_320].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 238 [ D.51471 ])
        (nil)))
(insn 698 697 699 126 (set (reg/f:DI 392 [ _325->_vptr.Env ])
        (mem/f:DI (reg/f:DI 242 [ D.51471 ]) [3 _325->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 699 698 702 126 (set (reg/f:DI 244 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 392 [ _325->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_326 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 392 [ _325->_vptr.Env ])
        (nil)))
(insn 702 699 703 126 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 244 [ D.51465 ])
            (reg/f:DI 240 [ D.51465 ]))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 240 [ D.51465 ])
        (nil)))
(jump_insn 703 702 704 126 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 721)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2000 (nil)))
 -> 721)
;;  succ:       127 [80.0%]  (FALLTHRU)
;;              129 [20.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 244 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 244 253 450

;; basic block 127, loop depth 0, count 0, freq 133, maybe hot
;;  prev block 126, next block 128, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       126 [80.0%]  (FALLTHRU)
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u1160(6){ }u1161(7){ }u1162(16){ }u1163(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 246 395 397 398
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 246 395 397 398
;; live  kill	 17 [flags]
(note 704 703 705 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
(insn 705 704 706 127 (set (reg/f:DI 246 [ D.51471 ])
        (mem/f:DI (plus:DI (reg/f:DI 242 [ D.51471 ])
                (const_int 8 [0x8])) [3 MEM[(struct EnvWrapper *)_325].target_+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 242 [ D.51471 ])
        (nil)))
(insn 706 705 708 127 (parallel [
            (set (reg/f:DI 395)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:296 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 708 706 709 127 (set (reg/f:DI 397 [ _330->_vptr.Env ])
        (mem/f:DI (reg/f:DI 246 [ D.51471 ]) [3 _330->_vptr.Env+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (nil))
(insn 709 708 710 127 (set (reg/f:DI 398 [ MEM[(int (*__vtbl_ptr_type) () *)_331 + 56B] ])
        (mem/f:DI (plus:DI (reg/f:DI 397 [ _330->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_331 + 56B]+0 S8 A64])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 397 [ _330->_vptr.Env ])
        (nil)))
(insn 710 709 711 127 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 711 710 712 127 (set (reg:DI 4 si)
        (reg/f:DI 246 [ D.51471 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 246 [ D.51471 ])
        (nil)))
(insn 712 711 713 127 (set (reg:DI 5 di)
        (reg/f:DI 395)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 395)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(call_insn 713 712 729 127 (call (mem:QI (reg/f:DI 398 [ MEM[(int (*__vtbl_ptr_type) () *)_331 + 56B] ]) [0 *OBJ_TYPE_REF(_332;(struct Env)_330->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 398 [ MEM[(int (*__vtbl_ptr_type) () *)_331 + 56B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_EH_REGION (const_int 2 [0x2])
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       128 [100.0%]  (FALLTHRU)
;;              167 (ABNORMAL,ABNORMAL_CALL,EH)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450

;; basic block 128, loop depth 0, count 0, freq 921, maybe hot
;;  prev block 127, next block 129, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       127 [100.0%]  (FALLTHRU)
;;              129 [100.0%]  (FALLTHRU)
;;              130 [100.0%]  (FALLTHRU)
;;              131 [100.0%]  (FALLTHRU)
;;              132 [100.0%]  (FALLTHRU)
;;              133 [100.0%]  (FALLTHRU)
;;              134 [100.0%]  (FALLTHRU)
;;              135 [100.0%]  (FALLTHRU)
;;              136 [100.0%]  (FALLTHRU)
;;              137 [100.0%]  (FALLTHRU)
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u1178(6){ }u1179(7){ }u1180(16){ }u1181(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 166
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 17 [flags] 166
;; live  kill	
(code_label 729 713 714 128 87 "" [0 uses])
(note 714 729 715 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
(insn 715 714 716 128 (set (reg/f:DI 166 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [3 D.44420.state_+0 S8 A128])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (nil))
(insn 716 715 717 128 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 166 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 717 716 721 128 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 811)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 6983 (nil)))
 -> 811)
;;  succ:       138 [69.8%] 
;;              139 [30.2%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166 253 450

;; basic block 129, loop depth 0, count 0, freq 33, maybe hot
;;  prev block 128, next block 130, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       126 [20.0%] 
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u1185(6){ }u1186(7){ }u1187(16){ }u1188(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 244 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 244 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 399
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 242 244 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 399
;; live  kill	 17 [flags]
(code_label 721 717 722 129 84 "" [1 uses])
(note 722 721 723 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
(insn 723 722 725 129 (parallel [
            (set (reg/f:DI 399)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:296 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 725 723 726 129 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 726 725 727 129 (set (reg:DI 4 si)
        (reg/f:DI 242 [ D.51471 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 242 [ D.51471 ])
        (nil)))
(insn 727 726 728 129 (set (reg:DI 5 di)
        (reg/f:DI 399)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 399)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(call_insn 728 727 732 129 (call (mem:QI (reg/f:DI 244 [ D.51465 ]) [0 *OBJ_TYPE_REF(_327;(struct Env)_325->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_EH_REGION (const_int 2 [0x2])
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              128 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450

;; basic block 130, loop depth 0, count 0, freq 40, maybe hot
;;  prev block 129, next block 131, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       125 [19.4%] 
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u1200(6){ }u1201(7){ }u1202(16){ }u1203(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 401
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 240 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 401
;; live  kill	 17 [flags]
(code_label 732 728 733 130 83 "" [1 uses])
(note 733 732 734 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
(insn 734 733 736 130 (parallel [
            (set (reg/f:DI 401)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:296 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 736 734 737 130 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 737 736 738 130 (set (reg:DI 4 si)
        (reg/f:DI 238 [ D.51471 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 238 [ D.51471 ])
        (nil)))
(insn 738 737 739 130 (set (reg:DI 5 di)
        (reg/f:DI 401)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 401)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(call_insn 739 738 742 130 (call (mem:QI (reg/f:DI 240 [ D.51465 ]) [0 *OBJ_TYPE_REF(_322;(struct Env)_320->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 240 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_EH_REGION (const_int 2 [0x2])
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              128 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450

;; basic block 131, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 130, next block 132, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       124 [18.0%] 
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u1215(6){ }u1216(7){ }u1217(16){ }u1218(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 403
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 234 236 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 403
;; live  kill	 17 [flags]
(code_label 742 739 743 131 82 "" [1 uses])
(note 743 742 744 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
(insn 744 743 746 131 (parallel [
            (set (reg/f:DI 403)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:296 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 746 744 747 131 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 747 746 748 131 (set (reg:DI 4 si)
        (reg/f:DI 234 [ D.51471 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 234 [ D.51471 ])
        (nil)))
(insn 748 747 749 131 (set (reg:DI 5 di)
        (reg/f:DI 403)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 403)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(call_insn 749 748 752 131 (call (mem:QI (reg/f:DI 236 [ D.51465 ]) [0 *OBJ_TYPE_REF(_317;(struct Env)_315->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 236 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_EH_REGION (const_int 2 [0x2])
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              128 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450

;; basic block 132, loop depth 0, count 0, freq 57, maybe hot
;;  prev block 131, next block 133, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       123 [18.4%] 
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u1230(6){ }u1231(7){ }u1232(16){ }u1233(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 405
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 232 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 405
;; live  kill	 17 [flags]
(code_label 752 749 753 132 81 "" [1 uses])
(note 753 752 754 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
(insn 754 753 756 132 (parallel [
            (set (reg/f:DI 405)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:296 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 756 754 757 132 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 757 756 758 132 (set (reg:DI 4 si)
        (reg/f:DI 230 [ D.51471 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 230 [ D.51471 ])
        (nil)))
(insn 758 757 759 132 (set (reg:DI 5 di)
        (reg/f:DI 405)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 405)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(call_insn 759 758 762 132 (call (mem:QI (reg/f:DI 232 [ D.51465 ]) [0 *OBJ_TYPE_REF(_312;(struct Env)_310->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 232 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_EH_REGION (const_int 2 [0x2])
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              128 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450

;; basic block 133, loop depth 0, count 0, freq 74, maybe hot
;;  prev block 132, next block 134, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       122 [19.3%] 
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u1245(6){ }u1246(7){ }u1247(16){ }u1248(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 407
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 226 228 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 407
;; live  kill	 17 [flags]
(code_label 762 759 763 133 80 "" [1 uses])
(note 763 762 764 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
(insn 764 763 766 133 (parallel [
            (set (reg/f:DI 407)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:296 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 766 764 767 133 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 767 766 768 133 (set (reg:DI 4 si)
        (reg/f:DI 226 [ D.51471 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 226 [ D.51471 ])
        (nil)))
(insn 768 767 769 133 (set (reg:DI 5 di)
        (reg/f:DI 407)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 407)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(call_insn 769 768 772 133 (call (mem:QI (reg/f:DI 228 [ D.51465 ]) [0 *OBJ_TYPE_REF(_307;(struct Env)_305->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 228 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_EH_REGION (const_int 2 [0x2])
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              128 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450

;; basic block 134, loop depth 0, count 0, freq 93, maybe hot
;;  prev block 133, next block 135, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       121 [19.5%] 
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u1260(6){ }u1261(7){ }u1262(16){ }u1263(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 409
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 222 224 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 409
;; live  kill	 17 [flags]
(code_label 772 769 773 134 79 "" [1 uses])
(note 773 772 774 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
(insn 774 773 776 134 (parallel [
            (set (reg/f:DI 409)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:296 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 776 774 777 134 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 777 776 778 134 (set (reg:DI 4 si)
        (reg/f:DI 222 [ D.51471 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 222 [ D.51471 ])
        (nil)))
(insn 778 777 779 134 (set (reg:DI 5 di)
        (reg/f:DI 409)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 409)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(call_insn 779 778 782 134 (call (mem:QI (reg/f:DI 224 [ D.51465 ]) [0 *OBJ_TYPE_REF(_302;(struct Env)_300->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 224 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_EH_REGION (const_int 2 [0x2])
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              128 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450

;; basic block 135, loop depth 0, count 0, freq 116, maybe hot
;;  prev block 134, next block 136, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       120 [19.6%] 
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u1275(6){ }u1276(7){ }u1277(16){ }u1278(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 411
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 218 220 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 411
;; live  kill	 17 [flags]
(code_label 782 779 783 135 78 "" [1 uses])
(note 783 782 784 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
(insn 784 783 786 135 (parallel [
            (set (reg/f:DI 411)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:296 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 786 784 787 135 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 787 786 788 135 (set (reg:DI 4 si)
        (reg/f:DI 218 [ D.51471 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 218 [ D.51471 ])
        (nil)))
(insn 788 787 789 135 (set (reg:DI 5 di)
        (reg/f:DI 411)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 411)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(call_insn 789 788 792 135 (call (mem:QI (reg/f:DI 220 [ D.51465 ]) [0 *OBJ_TYPE_REF(_297;(struct Env)_295->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 220 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_EH_REGION (const_int 2 [0x2])
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              128 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450

;; basic block 136, loop depth 0, count 0, freq 145, maybe hot
;;  prev block 135, next block 137, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       119 [19.8%] 
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1290(6){ }u1291(7){ }u1292(16){ }u1293(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 413
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 216 253 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 413
;; live  kill	 17 [flags]
(code_label 792 789 793 136 77 "" [1 uses])
(note 793 792 794 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
(insn 794 793 796 136 (parallel [
            (set (reg/f:DI 413)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) ./include/leveldb/env.h:296 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 796 794 797 136 (set (reg:DI 1 dx)
        (reg/f:DI 450)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 797 796 798 136 (set (reg:DI 4 si)
        (reg/f:DI 154 [ D.51471 ])) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 154 [ D.51471 ])
        (nil)))
(insn 798 797 799 136 (set (reg:DI 5 di)
        (reg/f:DI 413)) ./include/leveldb/env.h:296 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 413)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(call_insn 799 798 802 136 (call (mem:QI (reg/f:DI 216 [ D.51465 ]) [0 *OBJ_TYPE_REF(_292;(struct Env)_141->7) S1 A8])
        (const_int 0 [0])) ./include/leveldb/env.h:296 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 216 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_EH_REGION (const_int 2 [0x2])
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              128 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450

;; basic block 137, loop depth 0, count 0, freq 185, maybe hot
;; Invalid sum of incoming frequencies 591, should be 185
;;  prev block 136, next block 138, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       177 [20.1%]  (FALLTHRU)
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1305(6){ }u1306(7){ }u1307(16){ }u1308(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 253 255 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 255 450
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 415
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 253 255 450
;; live  gen 	 1 [dx] 4 [si] 5 [di] 415
;; live  kill	 17 [flags]
(note 802 799 803 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
(insn 803 802 805 137 (parallel [
            (set (reg/f:DI 415)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) db/builder.cc:83 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 805 803 806 137 (set (reg:DI 1 dx)
        (reg/f:DI 450)) db/builder.cc:83 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))
(insn 806 805 807 137 (set (reg:DI 4 si)
        (reg/v/f:DI 255 [ env ])) db/builder.cc:83 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 255 [ env ])
        (nil)))
(insn 807 806 808 137 (set (reg:DI 5 di)
        (reg/f:DI 415)) db/builder.cc:83 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 415)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(call_insn 808 807 811 137 (call (mem:QI (reg/f:DI 159 [ D.51465 ]) [0 *OBJ_TYPE_REF(_148;(struct Env)env_30(D)->7) S1 A8])
        (const_int 0 [0])) db/builder.cc:83 660 {*call}
     (expr_list:REG_DEAD (reg/f:DI 159 [ D.51465 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_EH_REGION (const_int 2 [0x2])
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       167 (ABNORMAL,ABNORMAL_CALL,EH)
;;              128 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450

;; basic block 138, loop depth 0, count 0, freq 643, maybe hot
;;  prev block 137, next block 139, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       128 [69.8%] 
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1320(6){ }u1321(7){ }u1322(16){ }u1323(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166 253 450
;; live  gen 	 5 [di]
;; live  kill	
(code_label 811 808 812 138 85 "" [1 uses])
(note 812 811 813 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
(insn 813 812 814 138 (set (reg:DI 5 di)
        (reg/f:DI 166 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 166 [ D.51463 ])
        (nil)))
(call_insn 814 813 817 138 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       139 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450

;; basic block 139, loop depth 0, count 0, freq 5952, maybe hot
;; Invalid sum of incoming frequencies 3935, should be 5952
;;  prev block 138, next block 140, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       37 [93.3%] 
;;              138 [100.0%]  (FALLTHRU)
;;              118 [50.0%] 
;;              128 [30.2%]  (FALLTHRU)
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1327(6){ }u1328(7){ }u1329(16){ }u1330(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 450
;; lr  def 	 17 [flags] 160 418
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 17 [flags] 160 418
;; live  kill	 17 [flags]
(code_label 817 814 818 139 70 "" [2 uses])
(note 818 817 819 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
(insn 819 818 821 139 (set (reg/f:DI 160 [ D.51472 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [3 MEM[(char * *)&fname]+0 S8 A128])) 89 {*movdi_internal}
     (nil))
(insn 821 819 822 139 (parallel [
            (set (reg/f:DI 418)
                (plus:DI (reg/f:DI 450)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/c++/5/bits/basic_string.h:179 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 450)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 822 821 823 139 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 160 [ D.51472 ])
            (reg/f:DI 418))) /usr/include/c++/5/bits/basic_string.h:179 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 418)
        (nil)))
(jump_insn 823 822 824 139 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 989)
            (pc))) /usr/include/c++/5/bits/basic_string.h:179 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 989)
;;  succ:       140 [78.3%]  (FALLTHRU)
;;              178 [21.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 160 253
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 160 253

;; basic block 140, loop depth 0, count 0, freq 4664, maybe hot
;;  prev block 139, next block 141, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       139 [78.3%]  (FALLTHRU)
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1336(6){ }u1337(7){ }u1338(16){ }u1339(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 160 253
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 160
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 160 253
;; live  gen 	 5 [di]
;; live  kill	
(note 824 823 825 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
(insn 825 824 826 140 (set (reg:DI 5 di)
        (reg/f:DI 160 [ D.51472 ])) /usr/include/c++/5/ext/new_allocator.h:110 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 160 [ D.51472 ])
        (nil)))
(call_insn 826 825 1059 140 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f0d141a3360 operator delete>) [0 operator delete S1 A8])
        (const_int 0 [0])) /usr/include/c++/5/ext/new_allocator.h:110 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f0d141a3360 operator delete>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       178 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253

;; basic block 141, loop depth 0, count 0, freq 0
;;  prev block 140, next block 142, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 (ABNORMAL,ABNORMAL_CALL,EH)
;; bb 141 artificial_defs: { d20(0){ }d129(1){ }}
;; bb 141 artificial_uses: { u1343(6){ }u1344(7){ }u1345(16){ }u1346(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 421
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 421
;; live  kill	
(code_label/s 1059 826 1062 141 119 "" [1 uses])
(note 1062 1059 1060 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
(insn 1060 1062 831 141 (set (reg:DI 421)
        (reg:DI 0 ax)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;  succ:       142 [100.0%]  (FALLTHRU,PRESERVE)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450

;; basic block 142, loop depth 0, count 0, freq 0
;;  prev block 141, next block 143, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       141 [100.0%]  (FALLTHRU,PRESERVE)
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1348(6){ }u1349(7){ }u1350(16){ }u1351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 161
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; live  gen 	 17 [flags] 161
;; live  kill	
(code_label 831 1060 832 142 89 "" [0 uses])
(note 832 831 833 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
(insn 833 832 834 142 (set (reg/f:DI 161 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50])) [3 D.44368.state_+0 S8 A128])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (nil))
(insn 834 833 835 142 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 161 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 835 834 836 142 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 839)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 839)
;;  succ:       143 [69.8%]  (FALLTHRU)
;;              144 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 161 253 421 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 161 253 421 450

;; basic block 143, loop depth 0, count 0, freq 0
;;  prev block 142, next block 144, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       142 [69.8%]  (FALLTHRU)
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1355(6){ }u1356(7){ }u1357(16){ }u1358(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 161 253 421 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 161
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 161 253 421 450
;; live  gen 	 5 [di]
;; live  kill	
(note 836 835 837 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
(insn 837 836 838 143 (set (reg:DI 5 di)
        (reg/f:DI 161 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 161 [ D.51463 ])
        (nil)))
(call_insn 838 837 839 143 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       144 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450

;; basic block 144, loop depth 0, count 0, freq 0
;;  prev block 143, next block 145, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       142 [30.2%] 
;;              143 [100.0%]  (FALLTHRU)
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1362(6){ }u1363(7){ }u1364(16){ }u1365(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 421
;; lr  def 	 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 421 450
;; live  gen 	 420
;; live  kill	
(code_label 839 838 840 144 90 "" [1 uses])
(note 840 839 841 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
(insn 841 840 1063 144 (set (reg:DI 420)
        (reg:DI 421)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 421)
        (nil)))
;;  succ:       168 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450

;; basic block 145, loop depth 0, count 0, freq 0
;;  prev block 144, next block 146, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       39 (ABNORMAL,ABNORMAL_CALL,EH)
;; bb 145 artificial_defs: { d18(0){ }d127(1){ }}
;; bb 145 artificial_uses: { u1367(6){ }u1368(7){ }u1369(16){ }u1370(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 424
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 450
;; live  gen 	 0 [ax] 1 [dx] 424
;; live  kill	
(code_label/s 1063 841 1066 145 120 "" [1 uses])
(note 1066 1063 1064 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
(insn 1064 1066 845 145 (set (reg:DI 424)
        (reg:DI 0 ax)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;  succ:       146 [100.0%]  (FALLTHRU,PRESERVE)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 424 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 424 450

;; basic block 146, loop depth 0, count 0, freq 0
;;  prev block 145, next block 147, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       145 [100.0%]  (FALLTHRU,PRESERVE)
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1372(6){ }u1373(7){ }u1374(16){ }u1375(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 424 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 424
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 424 450
;; live  gen 	 5 [di] 420
;; live  kill	
(code_label 845 1064 846 146 92 "" [0 uses])
(note 846 845 847 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
(insn 847 846 848 146 (set (reg:DI 5 di)
        (reg/f:DI 100 [ D.51468 ])) db/builder.cc:35 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 100 [ D.51468 ])
        (nil)))
(call_insn 848 847 849 146 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f0d141a3360 operator delete>) [0 operator delete S1 A8])
        (const_int 0 [0])) db/builder.cc:35 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f0d141a3360 operator delete>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 849 848 1067 146 (set (reg:DI 420)
        (reg:DI 424)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 424)
        (nil)))
;;  succ:       168 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450

;; basic block 147, loop depth 0, count 0, freq 0
;;  prev block 146, next block 148, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       56 (ABNORMAL,ABNORMAL_CALL,EH)
;; bb 147 artificial_defs: { d16(0){ }d125(1){ }}
;; bb 147 artificial_uses: { u1380(6){ }u1381(7){ }u1382(16){ }u1383(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 426
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 426
;; live  kill	
(code_label/s 1067 849 1070 147 121 "" [1 uses])
(note 1070 1067 1068 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
(insn 1068 1070 853 147 (set (reg:DI 426)
        (reg:DI 0 ax)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;  succ:       148 [100.0%]  (FALLTHRU,PRESERVE)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450

;; basic block 148, loop depth 0, count 0, freq 0
;;  prev block 147, next block 149, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       147 [100.0%]  (FALLTHRU,PRESERVE)
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u1385(6){ }u1386(7){ }u1387(16){ }u1388(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; live  gen 	 17 [flags] 148
;; live  kill	
(code_label 853 1068 854 148 93 "" [0 uses])
(note 854 853 855 148 [bb 148] NOTE_INSN_BASIC_BLOCK)
(insn 855 854 856 148 (set (reg/f:DI 148 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [3 D.44376.state_+0 S8 A128])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (nil))
(insn 856 855 857 148 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 148 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 857 856 858 148 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 861)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 861)
;;  succ:       149 [69.8%]  (FALLTHRU)
;;              150 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 253 426 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 253 426 450

;; basic block 149, loop depth 0, count 0, freq 0
;;  prev block 148, next block 150, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       148 [69.8%]  (FALLTHRU)
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1392(6){ }u1393(7){ }u1394(16){ }u1395(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 253 426 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 253 426 450
;; live  gen 	 5 [di]
;; live  kill	
(note 858 857 859 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
(insn 859 858 860 149 (set (reg:DI 5 di)
        (reg/f:DI 148 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 148 [ D.51463 ])
        (nil)))
(call_insn 860 859 861 149 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       150 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450

;; basic block 150, loop depth 0, count 0, freq 0
;;  prev block 149, next block 151, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       148 [30.2%] 
;;              149 [100.0%]  (FALLTHRU)
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1399(6){ }u1400(7){ }u1401(16){ }u1402(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 426
;; lr  def 	 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 426 450
;; live  gen 	 420
;; live  kill	
(code_label 861 860 862 150 94 "" [1 uses])
(note 862 861 863 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
(insn 863 862 1071 150 (set (reg:DI 420)
        (reg:DI 426)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 426)
        (nil)))
;;  succ:       168 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450

;; basic block 151, loop depth 0, count 0, freq 0
;;  prev block 150, next block 152, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       72 (ABNORMAL,ABNORMAL_CALL,EH)
;; bb 151 artificial_defs: { d14(0){ }d123(1){ }}
;; bb 151 artificial_uses: { u1404(6){ }u1405(7){ }u1406(16){ }u1407(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 428
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 428
;; live  kill	
(code_label/s 1071 863 1074 151 122 "" [1 uses])
(note 1074 1071 1072 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
(insn 1072 1074 867 151 (set (reg:DI 428)
        (reg:DI 0 ax)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;  succ:       152 [100.0%]  (FALLTHRU,PRESERVE)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450

;; basic block 152, loop depth 0, count 0, freq 0
;;  prev block 151, next block 153, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       151 [100.0%]  (FALLTHRU,PRESERVE)
;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1409(6){ }u1410(7){ }u1411(16){ }u1412(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 120
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; live  gen 	 17 [flags] 120
;; live  kill	
(code_label 867 1072 868 152 95 "" [0 uses])
(note 868 867 869 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
(insn 869 868 870 152 (set (reg/f:DI 120 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -144 [0xffffffffffffff70])) [3 D.44377.state_+0 S8 A128])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (nil))
(insn 870 869 871 152 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 120 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 871 870 872 152 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 875)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 875)
;;  succ:       153 [69.8%]  (FALLTHRU)
;;              154 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 253 428 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 253 428 450

;; basic block 153, loop depth 0, count 0, freq 0
;;  prev block 152, next block 154, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       152 [69.8%]  (FALLTHRU)
;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1416(6){ }u1417(7){ }u1418(16){ }u1419(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 253 428 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 253 428 450
;; live  gen 	 5 [di]
;; live  kill	
(note 872 871 873 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
(insn 873 872 874 153 (set (reg:DI 5 di)
        (reg/f:DI 120 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 120 [ D.51463 ])
        (nil)))
(call_insn 874 873 875 153 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       154 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450

;; basic block 154, loop depth 0, count 0, freq 0
;;  prev block 153, next block 155, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       152 [30.2%] 
;;              153 [100.0%]  (FALLTHRU)
;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1423(6){ }u1424(7){ }u1425(16){ }u1426(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 428
;; lr  def 	 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 428 450
;; live  gen 	 420
;; live  kill	
(code_label 875 874 876 154 96 "" [1 uses])
(note 876 875 877 154 [bb 154] NOTE_INSN_BASIC_BLOCK)
(insn 877 876 1075 154 (set (reg:DI 420)
        (reg:DI 428)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 428)
        (nil)))
;;  succ:       168 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450

;; basic block 155, loop depth 0, count 0, freq 0
;;  prev block 154, next block 156, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       84 (ABNORMAL,ABNORMAL_CALL,EH)
;; bb 155 artificial_defs: { d12(0){ }d121(1){ }}
;; bb 155 artificial_uses: { u1428(6){ }u1429(7){ }u1430(16){ }u1431(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 430
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 430
;; live  kill	
(code_label/s 1075 877 1078 155 123 "" [1 uses])
(note 1078 1075 1076 155 [bb 155] NOTE_INSN_BASIC_BLOCK)
(insn 1076 1078 881 155 (set (reg:DI 430)
        (reg:DI 0 ax)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;  succ:       156 [100.0%]  (FALLTHRU,PRESERVE)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450

;; basic block 156, loop depth 0, count 0, freq 0
;;  prev block 155, next block 157, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       155 [100.0%]  (FALLTHRU,PRESERVE)
;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1433(6){ }u1434(7){ }u1435(16){ }u1436(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; live  gen 	 17 [flags] 127
;; live  kill	
(code_label 881 1076 882 156 97 "" [0 uses])
(note 882 881 883 156 [bb 156] NOTE_INSN_BASIC_BLOCK)
(insn 883 882 884 156 (set (reg/f:DI 127 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [3 D.44378.state_+0 S8 A128])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (nil))
(insn 884 883 885 156 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 127 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 885 884 886 156 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 889)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 889)
;;  succ:       157 [69.8%]  (FALLTHRU)
;;              158 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 127 253 430 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 127 253 430 450

;; basic block 157, loop depth 0, count 0, freq 0
;;  prev block 156, next block 158, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       156 [69.8%]  (FALLTHRU)
;; bb 157 artificial_defs: { }
;; bb 157 artificial_uses: { u1440(6){ }u1441(7){ }u1442(16){ }u1443(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 127 253 430 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 127
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 127 253 430 450
;; live  gen 	 5 [di]
;; live  kill	
(note 886 885 887 157 [bb 157] NOTE_INSN_BASIC_BLOCK)
(insn 887 886 888 157 (set (reg:DI 5 di)
        (reg/f:DI 127 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 127 [ D.51463 ])
        (nil)))
(call_insn 888 887 889 157 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       158 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450

;; basic block 158, loop depth 0, count 0, freq 0
;;  prev block 157, next block 159, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       156 [30.2%] 
;;              157 [100.0%]  (FALLTHRU)
;; bb 158 artificial_defs: { }
;; bb 158 artificial_uses: { u1447(6){ }u1448(7){ }u1449(16){ }u1450(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 430
;; lr  def 	 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 430 450
;; live  gen 	 420
;; live  kill	
(code_label 889 888 890 158 98 "" [1 uses])
(note 890 889 891 158 [bb 158] NOTE_INSN_BASIC_BLOCK)
(insn 891 890 1079 158 (set (reg:DI 420)
        (reg:DI 430)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 430)
        (nil)))
;;  succ:       168 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450

;; basic block 159, loop depth 0, count 0, freq 0
;;  prev block 158, next block 160, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       99 (ABNORMAL,ABNORMAL_CALL,EH)
;; bb 159 artificial_defs: { d10(0){ }d119(1){ }}
;; bb 159 artificial_uses: { u1452(6){ }u1453(7){ }u1454(16){ }u1455(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 432
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 432
;; live  kill	
(code_label/s 1079 891 1082 159 124 "" [1 uses])
(note 1082 1079 1080 159 [bb 159] NOTE_INSN_BASIC_BLOCK)
(insn 1080 1082 895 159 (set (reg:DI 432)
        (reg:DI 0 ax)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;  succ:       160 [100.0%]  (FALLTHRU,PRESERVE)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450

;; basic block 160, loop depth 0, count 0, freq 0
;;  prev block 159, next block 161, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       159 [100.0%]  (FALLTHRU,PRESERVE)
;; bb 160 artificial_defs: { }
;; bb 160 artificial_uses: { u1457(6){ }u1458(7){ }u1459(16){ }u1460(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 134
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; live  gen 	 17 [flags] 134
;; live  kill	
(code_label 895 1080 896 160 99 "" [0 uses])
(note 896 895 897 160 [bb 160] NOTE_INSN_BASIC_BLOCK)
(insn 897 896 898 160 (set (reg/f:DI 134 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [3 D.44408.state_+0 S8 A128])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (nil))
(insn 898 897 899 160 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 134 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 899 898 900 160 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 903)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 903)
;;  succ:       161 [69.8%]  (FALLTHRU)
;;              162 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134 253 432 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134 253 432 450

;; basic block 161, loop depth 0, count 0, freq 0
;;  prev block 160, next block 162, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       160 [69.8%]  (FALLTHRU)
;; bb 161 artificial_defs: { }
;; bb 161 artificial_uses: { u1464(6){ }u1465(7){ }u1466(16){ }u1467(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134 253 432 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134 253 432 450
;; live  gen 	 5 [di]
;; live  kill	
(note 900 899 901 161 [bb 161] NOTE_INSN_BASIC_BLOCK)
(insn 901 900 902 161 (set (reg:DI 5 di)
        (reg/f:DI 134 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 134 [ D.51463 ])
        (nil)))
(call_insn 902 901 903 161 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450

;; basic block 162, loop depth 0, count 0, freq 0
;;  prev block 161, next block 163, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       160 [30.2%] 
;;              161 [100.0%]  (FALLTHRU)
;; bb 162 artificial_defs: { }
;; bb 162 artificial_uses: { u1471(6){ }u1472(7){ }u1473(16){ }u1474(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 432
;; lr  def 	 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 432 450
;; live  gen 	 420
;; live  kill	
(code_label 903 902 904 162 100 "" [1 uses])
(note 904 903 905 162 [bb 162] NOTE_INSN_BASIC_BLOCK)
(insn 905 904 1083 162 (set (reg:DI 420)
        (reg:DI 432)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 432)
        (nil)))
;;  succ:       168 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450

;; basic block 163, loop depth 0, count 0, freq 0
;;  prev block 162, next block 164, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       111 (ABNORMAL,ABNORMAL_CALL,EH)
;; bb 163 artificial_defs: { d8(0){ }d117(1){ }}
;; bb 163 artificial_uses: { u1476(6){ }u1477(7){ }u1478(16){ }u1479(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 434
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 434
;; live  kill	
(code_label/s 1083 905 1086 163 125 "" [1 uses])
(note 1086 1083 1084 163 [bb 163] NOTE_INSN_BASIC_BLOCK)
(insn 1084 1086 909 163 (set (reg:DI 434)
        (reg:DI 0 ax)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;  succ:       164 [100.0%]  (FALLTHRU,PRESERVE)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450

;; basic block 164, loop depth 0, count 0, freq 0
;;  prev block 163, next block 165, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       163 [100.0%]  (FALLTHRU,PRESERVE)
;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1481(6){ }u1482(7){ }u1483(16){ }u1484(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; live  gen 	 17 [flags] 147
;; live  kill	
(code_label 909 1084 910 164 101 "" [0 uses])
(note 910 909 911 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
(insn 911 910 912 164 (set (reg/f:DI 147 [ D.51463 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [3 D.44419.state_+0 S8 A128])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (nil))
(insn 912 911 913 164 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 147 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 913 912 914 164 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 917)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 917)
;;  succ:       165 [69.8%]  (FALLTHRU)
;;              166 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 253 434 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 253 434 450

;; basic block 165, loop depth 0, count 0, freq 0
;;  prev block 164, next block 166, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       164 [69.8%]  (FALLTHRU)
;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u1488(6){ }u1489(7){ }u1490(16){ }u1491(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 253 434 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 253 434 450
;; live  gen 	 5 [di]
;; live  kill	
(note 914 913 915 165 [bb 165] NOTE_INSN_BASIC_BLOCK)
(insn 915 914 916 165 (set (reg:DI 5 di)
        (reg/f:DI 147 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 147 [ D.51463 ])
        (nil)))
(call_insn 916 915 917 165 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       166 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450

;; basic block 166, loop depth 0, count 0, freq 0
;;  prev block 165, next block 167, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       164 [30.2%] 
;;              165 [100.0%]  (FALLTHRU)
;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u1495(6){ }u1496(7){ }u1497(16){ }u1498(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 434
;; lr  def 	 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 434 450
;; live  gen 	 420
;; live  kill	
(code_label 917 916 918 166 102 "" [1 uses])
(note 918 917 919 166 [bb 166] NOTE_INSN_BASIC_BLOCK)
(insn 919 918 1053 166 (set (reg:DI 420)
        (reg:DI 434)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 434)
        (nil)))
;;  succ:       168 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450

;; basic block 167, loop depth 0, count 0, freq 0
;;  prev block 166, next block 168, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (ABNORMAL,ABNORMAL_CALL,EH)
;;              16 (ABNORMAL,ABNORMAL_CALL,EH)
;;              19 (ABNORMAL,ABNORMAL_CALL,EH)
;;              20 (ABNORMAL,ABNORMAL_CALL,EH)
;;              21 (ABNORMAL,ABNORMAL_CALL,EH)
;;              22 (ABNORMAL,ABNORMAL_CALL,EH)
;;              23 (ABNORMAL,ABNORMAL_CALL,EH)
;;              24 (ABNORMAL,ABNORMAL_CALL,EH)
;;              25 (ABNORMAL,ABNORMAL_CALL,EH)
;;              26 (ABNORMAL,ABNORMAL_CALL,EH)
;;              27 (ABNORMAL,ABNORMAL_CALL,EH)
;;              38 (ABNORMAL,ABNORMAL_CALL,EH)
;;              40 (ABNORMAL,ABNORMAL_CALL,EH)
;;              41 (ABNORMAL,ABNORMAL_CALL,EH)
;;              43 (ABNORMAL,ABNORMAL_CALL,EH,LOOP_EXIT)
;;              45 (ABNORMAL,ABNORMAL_CALL,EH,LOOP_EXIT)
;;              46 (ABNORMAL,ABNORMAL_CALL,EH,LOOP_EXIT)
;;              47 (ABNORMAL,ABNORMAL_CALL,EH,LOOP_EXIT)
;;              48 (ABNORMAL,ABNORMAL_CALL,EH,LOOP_EXIT)
;;              49 (ABNORMAL,ABNORMAL_CALL,EH,LOOP_EXIT)
;;              51 (ABNORMAL,ABNORMAL_CALL,EH)
;;              62 (ABNORMAL,ABNORMAL_CALL,EH)
;;              64 (ABNORMAL,ABNORMAL_CALL,EH)
;;              66 (ABNORMAL,ABNORMAL_CALL,EH)
;;              78 (ABNORMAL,ABNORMAL_CALL,EH)
;;              92 (ABNORMAL,ABNORMAL_CALL,EH)
;;              93 (ABNORMAL,ABNORMAL_CALL,EH)
;;              104 (ABNORMAL,ABNORMAL_CALL,EH)
;;              106 (ABNORMAL,ABNORMAL_CALL,EH)
;;              127 (ABNORMAL,ABNORMAL_CALL,EH)
;;              129 (ABNORMAL,ABNORMAL_CALL,EH)
;;              130 (ABNORMAL,ABNORMAL_CALL,EH)
;;              131 (ABNORMAL,ABNORMAL_CALL,EH)
;;              132 (ABNORMAL,ABNORMAL_CALL,EH)
;;              133 (ABNORMAL,ABNORMAL_CALL,EH)
;;              134 (ABNORMAL,ABNORMAL_CALL,EH)
;;              135 (ABNORMAL,ABNORMAL_CALL,EH)
;;              136 (ABNORMAL,ABNORMAL_CALL,EH)
;;              137 (ABNORMAL,ABNORMAL_CALL,EH)
;; bb 167 artificial_defs: { d6(0){ }d115(1){ }}
;; bb 167 artificial_uses: { u1500(6){ }u1501(7){ }u1502(16){ }u1503(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 450
;; live  gen 	 0 [ax] 1 [dx] 420
;; live  kill	
(code_label/s 1053 919 1058 167 118 "" [1 uses])
(note 1058 1053 1054 167 [bb 167] NOTE_INSN_BASIC_BLOCK)
(insn 1054 1058 921 167 (set (reg:DI 420)
        (reg:DI 0 ax)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;  succ:       168 [100.0%]  (FALLTHRU,PRESERVE)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450

;; basic block 168, loop depth 0, count 0, freq 0
;;  prev block 167, next block 169, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       144 [100.0%]  (FALLTHRU)
;;              167 [100.0%]  (FALLTHRU,PRESERVE)
;;              158 [100.0%]  (FALLTHRU)
;;              150 [100.0%]  (FALLTHRU)
;;              166 [100.0%]  (FALLTHRU)
;;              154 [100.0%]  (FALLTHRU)
;;              146 [100.0%]  (FALLTHRU)
;;              162 [100.0%]  (FALLTHRU)
;; bb 168 artificial_defs: { }
;; bb 168 artificial_uses: { u1505(6){ }u1506(7){ }u1507(16){ }u1508(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 450
;; lr  def 	 17 [flags] 156 437
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420 450
;; live  gen 	 17 [flags] 156 437
;; live  kill	 17 [flags]
(code_label 921 1054 922 168 91 "" [0 uses])
(note 922 921 923 168 [bb 168] NOTE_INSN_BASIC_BLOCK)
(insn 923 922 925 168 (set (reg/f:DI 156 [ D.51472 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [3 MEM[(char * *)&fname]+0 S8 A128])) 89 {*movdi_internal}
     (nil))
(insn 925 923 926 168 (parallel [
            (set (reg/f:DI 437)
                (plus:DI (reg/f:DI 450)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/c++/5/bits/basic_string.h:179 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 450)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 926 925 927 168 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 156 [ D.51472 ])
            (reg/f:DI 437))) /usr/include/c++/5/bits/basic_string.h:179 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 437)
        (nil)))
(jump_insn 927 926 928 168 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 931)
            (pc))) /usr/include/c++/5/bits/basic_string.h:179 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 931)
;;  succ:       169 [69.8%]  (FALLTHRU)
;;              170 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 253 420
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 253 420

;; basic block 169, loop depth 0, count 0, freq 0
;;  prev block 168, next block 170, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       168 [69.8%]  (FALLTHRU)
;; bb 169 artificial_defs: { }
;; bb 169 artificial_uses: { u1514(6){ }u1515(7){ }u1516(16){ }u1517(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 253 420
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 253 420
;; live  gen 	 5 [di]
;; live  kill	
(note 928 927 929 169 [bb 169] NOTE_INSN_BASIC_BLOCK)
(insn 929 928 930 169 (set (reg:DI 5 di)
        (reg/f:DI 156 [ D.51472 ])) /usr/include/c++/5/ext/new_allocator.h:110 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 156 [ D.51472 ])
        (nil)))
(call_insn 930 929 931 169 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f0d141a3360 operator delete>) [0 operator delete S1 A8])
        (const_int 0 [0])) /usr/include/c++/5/ext/new_allocator.h:110 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f0d141a3360 operator delete>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       170 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420

;; basic block 170, loop depth 0, count 0, freq 0
;;  prev block 169, next block 171, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       168 [30.2%] 
;;              169 [100.0%]  (FALLTHRU)
;; bb 170 artificial_defs: { }
;; bb 170 artificial_uses: { u1521(6){ }u1522(7){ }u1523(16){ }u1524(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 420
;; lr  def 	 438
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 420
;; live  gen 	 438
;; live  kill	
(code_label 931 930 932 170 103 "" [1 uses])
(note 932 931 933 170 [bb 170] NOTE_INSN_BASIC_BLOCK)
(insn 933 932 1047 170 (set (reg:DI 438)
        (reg:DI 420)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 420)
        (nil)))
;;  succ:       172 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 438
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 438

;; basic block 171, loop depth 0, count 0, freq 0
;;  prev block 170, next block 172, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (ABNORMAL,ABNORMAL_CALL,EH)
;;              3 (ABNORMAL,ABNORMAL_CALL,EH)
;; bb 171 artificial_defs: { d4(0){ }d113(1){ }}
;; bb 171 artificial_uses: { u1526(6){ }u1527(7){ }u1528(16){ }u1529(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 438
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; live  gen 	 0 [ax] 1 [dx] 438
;; live  kill	
(code_label/s 1047 933 1052 171 117 "" [1 uses])
(note 1052 1047 1048 171 [bb 171] NOTE_INSN_BASIC_BLOCK)
(insn 1048 1052 935 171 (set (reg:DI 438)
        (reg:DI 0 ax)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;  succ:       172 [100.0%]  (FALLTHRU,PRESERVE)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 438
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 438

;; basic block 172, loop depth 0, count 0, freq 0
;;  prev block 171, next block 173, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       171 [100.0%]  (FALLTHRU,PRESERVE)
;;              170 [100.0%]  (FALLTHRU)
;; bb 172 artificial_defs: { }
;; bb 172 artificial_uses: { u1531(6){ }u1532(7){ }u1533(16){ }u1534(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags] 162
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 438
;; live  gen 	 17 [flags] 162
;; live  kill	
(code_label 935 1048 936 172 104 "" [0 uses])
(note 936 935 937 172 [bb 172] NOTE_INSN_BASIC_BLOCK)
(insn 937 936 938 172 (set (reg/f:DI 162 [ D.51463 ])
        (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 s_15(D)->state_+0 S8 A64])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 253 [ <retval> ])
        (nil)))
(insn 938 937 939 172 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 162 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 939 938 940 172 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 943)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3017 (nil)))
 -> 943)
;;  succ:       173 [69.8%]  (FALLTHRU)
;;              174 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 162 438
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 162 438

;; basic block 173, loop depth 0, count 0, freq 0
;;  prev block 172, next block 174, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       172 [69.8%]  (FALLTHRU)
;; bb 173 artificial_defs: { }
;; bb 173 artificial_uses: { u1538(6){ }u1539(7){ }u1540(16){ }u1541(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 162 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 162
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 162 438
;; live  gen 	 5 [di]
;; live  kill	
(note 940 939 941 173 [bb 173] NOTE_INSN_BASIC_BLOCK)
(insn 941 940 942 173 (set (reg:DI 5 di)
        (reg/f:DI 162 [ D.51463 ])) ./include/leveldb/status.h:25 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 162 [ D.51463 ])
        (nil)))
(call_insn 942 941 943 173 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) ./include/leveldb/status.h:25 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f0d141a3438 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       174 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438

;; basic block 174, loop depth 0, count 0, freq 0
;;  prev block 173, next block 175, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       172 [30.2%] 
;;              173 [100.0%]  (FALLTHRU)
;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u1545(6){ }u1546(7){ }u1547(16){ }u1548(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 438
;; live  gen 	 5 [di]
;; live  kill	
(code_label 943 942 944 174 105 "" [1 uses])
(note 944 943 946 174 [bb 174] NOTE_INSN_BASIC_BLOCK)
(insn 946 944 947 174 (set (reg:DI 5 di)
        (reg:DI 438)) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 438)
        (nil)))
(call_insn 947 946 949 174 (call (mem:QI (symbol_ref:DI ("_Unwind_Resume") [flags 0x41]  <function_decl 0x7f0d141a06c0 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 0 [0])) 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Unwind_Resume") [flags 0x41]  <function_decl 0x7f0d141a06c0 __builtin_unwind_resume>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 175, loop depth 0, count 0, freq 30, maybe hot
;;  prev block 174, next block 176, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       61 [100.0%]  (FALLTHRU)
;;              60 [30.2%] 
;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u1552(6){ }u1553(7){ }u1554(16){ }u1555(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 949 947 950 175 52 "" [1 uses])
(note 950 949 952 175 [bb 175] NOTE_INSN_BASIC_BLOCK)
(insn 952 950 953 175 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (reg/f:DI 253 [ <retval> ]) [3 MEM[(const struct Status *)s_15(D)].state_+0 S8 A64])
            (const_int 0 [0]))) db/builder.cc:46 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 953 952 961 175 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 951)
            (pc))) db/builder.cc:46 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 672 (nil)))
 -> 951)
;;  succ:       62 [6.7%] 
;;              65 [93.3%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 253 255 257 258 259 447 450

;; basic block 176, loop depth 0, count 0, freq 13, maybe hot
;;  prev block 175, next block 177, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       95 [100.0%]  (FALLTHRU)
;;              101 [100.0%]  (FALLTHRU)
;; bb 176 artificial_defs: { }
;; bb 176 artificial_uses: { u1558(6){ }u1559(7){ }u1560(16){ }u1561(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 449
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 961 953 962 176 67 "" [0 uses])
(note 962 961 965 176 [bb 176] NOTE_INSN_BASIC_BLOCK)
(insn 965 962 966 176 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 449 [ D.51463 ])
            (const_int 0 [0]))) ./include/leveldb/status.h:25 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 966 965 976 176 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 964)
            (pc))) ./include/leveldb/status.h:25 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 6983 (nil)))
 -> 964)
;;  succ:       102 [69.8%] 
;;              103 [30.2%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 141 253 255 258 259 447 449 450

;; basic block 177, loop depth 0, count 0, freq 2938, maybe hot
;;  prev block 176, next block 178, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       117 [85.0%] 
;;              118 [50.0%]  (FALLTHRU)
;; bb 177 artificial_defs: { }
;; bb 177 artificial_uses: { u1564(6){ }u1565(7){ }u1566(16){ }u1567(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 450
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 255
;; lr  def 	 17 [flags] 159 440 442
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253 255 450
;; live  gen 	 17 [flags] 159 440 442
;; live  kill	
(code_label 976 966 977 177 76 "" [1 uses])
(note 977 976 978 177 [bb 177] NOTE_INSN_BASIC_BLOCK)
(insn 978 977 979 177 (set (reg/f:DI 440 [ env_30(D)->_vptr.Env ])
        (mem/f:DI (reg/v/f:DI 255 [ env ]) [3 env_30(D)->_vptr.Env+0 S8 A64])) db/builder.cc:83 89 {*movdi_internal}
     (nil))
(insn 979 978 981 177 (set (reg/f:DI 159 [ D.51465 ])
        (mem/f:DI (plus:DI (reg/f:DI 440 [ env_30(D)->_vptr.Env ])
                (const_int 56 [0x38])) [3 MEM[(int (*__vtbl_ptr_type) () *)_147 + 56B]+0 S8 A64])) db/builder.cc:83 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 440 [ env_30(D)->_vptr.Env ])
        (nil)))
(insn 981 979 983 177 (set (reg:DI 442)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref/i:DI ("_ZN7leveldb10EnvWrapper10DeleteFileERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE") [flags 0x1]  <function_decl 0x7f0d12352000 DeleteFile>)
                    ] UNSPEC_GOTPCREL)) [18  S8 A8])) 89 {*movdi_internal}
     (nil))
(insn 983 981 984 177 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 159 [ D.51465 ])
            (reg:DI 442))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 442)
        (nil)))
(jump_insn 984 983 989 177 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 980)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7987 (nil)))
 -> 980)
;;  succ:       119 [79.9%] 
;;              137 [20.1%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 253 255 450
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 159 253 255 450

;; basic block 178, loop depth 0, count 0, freq 5952, maybe hot
;;  prev block 177, next block 179, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       140 [100.0%]  (FALLTHRU)
;;              139 [21.6%] 
;; bb 178 artificial_defs: { }
;; bb 178 artificial_uses: { u1573(6){ }u1574(7){ }u1575(16){ }u1576(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 253
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(code_label 989 984 999 178 28 "" [1 uses])
(note 999 989 991 178 [bb 178] NOTE_INSN_BASIC_BLOCK)
(insn 991 999 993 178 (set (reg/i:DI 0 ax)
        (reg/f:DI 253 [ <retval> ])) db/builder.cc:86 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 253 [ <retval> ])
        (nil)))
(insn 993 991 994 178 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -8 [0xfffffffffffffff8])) [3 D.51474+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) db/builder.cc:86 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 994 993 1045 178 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 997)
            (pc))) db/builder.cc:86 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 997)
;;  succ:       180 [100.0%] 
;;              179 [0.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 179, loop depth 0, count 0, freq 2
;;  prev block 178, next block 180, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       178 [0.0%]  (FALLTHRU)
;; bb 179 artificial_defs: { }
;; bb 179 artificial_uses: { u1580(6){ }u1581(7){ }u1582(16){ }u1583(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 1045 994 995 179 [bb 179] NOTE_INSN_BASIC_BLOCK)
(call_insn 995 1045 997 179 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f0d119c66c0 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) db/builder.cc:86 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f0d119c66c0 __stack_chk_fail>)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (expr_list:REG_NORETURN (const_int 0 [0])
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 180, loop depth 0, count 0, freq 5950, maybe hot
;;  prev block 179, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       178 [100.0%] 
;; bb 180 artificial_defs: { }
;; bb 180 artificial_uses: { u1585(6){ }u1586(7){ }u1587(16){ }u1588(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 997 995 1046 180 113 "" [1 uses])
(note 1046 997 998 180 [bb 180] NOTE_INSN_BASIC_BLOCK)
(insn 998 1046 0 180 (use (reg/i:DI 0 ax)) db/builder.cc:86 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

