module reg_file ();

reg [1:0] ra1;
reg [1:0] ra2;
reg [1:0] rd1;

input [1:0] ra1;
input [1:0] ra2;
input regwrite_control;
output [1:0] rd1;

always
if (regwrite_control) begin
  writedata = writereg;
end else begin
  rd1 = ra1;
  rd2 = ra2;
end

endmodule

