$date
	Tue Jun 13 19:43:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! o $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var integer 32 & i [31:0] $end
$scope module combo_tb $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var reg 1 ! o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
1!
$end
#10
0!
1%
b1 &
#20
1$
0%
b10 &
#30
1!
1%
b11 &
#40
1#
0$
0%
b100 &
#50
0!
1%
b101 &
#60
1$
0%
b110 &
#70
1!
1%
b111 &
#80
1"
0#
0$
0%
b1000 &
#90
0!
1%
b1001 &
#100
1$
0%
b1010 &
#110
1!
1%
b1011 &
#120
0!
1#
0$
0%
b1100 &
#130
1%
b1101 &
#140
1$
0%
b1110 &
#150
1%
b1111 &
#160
b10000 &
