#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Mar 27 11:11:41 2017
# Process ID: 2896
# Current directory: C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.runs/synth_1
# Command line: vivado.exe -log Ex2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Ex2.tcl
# Log file: C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.runs/synth_1/Ex2.vds
# Journal file: C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Ex2.tcl -notrace
Command: synth_design -top Ex2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.runs/synth_1/.Xil/Vivado-2896-DESKTOP-VJMBMHE/blk_mem_gen_0/blk_mem_gen_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.runs/synth_1/.Xil/Vivado-2896-DESKTOP-VJMBMHE/blk_mem_gen_0/blk_mem_gen_0.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 283.664 ; gain = 73.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Ex2' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/new/ex57.vhd:15]
INFO: [Synth 8-638] synthesizing module 'max_min' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/new/max_min.vhd:13]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.runs/synth_1/.Xil/Vivado-2896-DESKTOP-VJMBMHE/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'lut' of component 'blk_mem_gen_0' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/new/max_min.vhd:48]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.runs/synth_1/.Xil/Vivado-2896-DESKTOP-VJMBMHE/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/new/max_min.vhd:92]
WARNING: [Synth 8-614] signal 'number' is read in the process but is not in the sensitivity list [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/new/max_min.vhd:81]
WARNING: [Synth 8-3848] Net write in module/entity max_min does not have driver. [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/new/max_min.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'max_min' (1#1) [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/new/max_min.vhd:13]
INFO: [Synth 8-638] synthesizing module 'EightDisplayControl' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/imports/Binario_BCD/DidplayControl.vhd:15]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/imports/Binario_BCD/SegmentDecoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (2#1) [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/imports/Binario_BCD/SegmentDecoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'EightDisplayControl' (3#1) [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/imports/Binario_BCD/DidplayControl.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Ex2' (4#1) [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/new/ex57.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 321.109 ; gain = 110.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 321.109 ; gain = 110.867
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.runs/synth_1/.Xil/Vivado-2896-DESKTOP-VJMBMHE/blk_mem_gen_0/blk_mem_gen_0.dcp]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'maxmin/lut' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/new/max_min.vhd:48]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.runs/synth_1/.Xil/Vivado-2896-DESKTOP-VJMBMHE/dcp/blk_mem_gen_0_in_context.xdc] for cell 'maxmin/lut'
Finished Parsing XDC File [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.runs/synth_1/.Xil/Vivado-2896-DESKTOP-VJMBMHE/dcp/blk_mem_gen_0_in_context.xdc] for cell 'maxmin/lut'
Parsing XDC File [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/constrs_1/imports/Nexys-4 XDC/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/constrs_1/imports/Nexys-4 XDC/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/constrs_1/imports/Nexys-4 XDC/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Ex2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Ex2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.836 . Memory (MB): peak = 630.238 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'maxmin/lut' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.runs/synth_1/.Xil/Vivado-2896-DESKTOP-VJMBMHE/blk_mem_gen_0/blk_mem_gen_0.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Ex2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module max_min 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module EightDisplayControl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \maxmin/lut  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |    13|
|4     |LUT1               |    18|
|5     |LUT2               |     2|
|6     |LUT3               |    10|
|7     |LUT4               |   106|
|8     |LUT5               |     2|
|9     |LUT6               |    12|
|10    |MUXF7              |     4|
|11    |FDRE               |   123|
|12    |FDSE               |    64|
|13    |IBUF               |     4|
|14    |OBUF               |    15|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |   406|
|2     |  disp   |EightDisplayControl |    66|
|3     |  maxmin |max_min             |   288|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 630.238 ; gain = 419.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 630.238 ; gain = 109.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 630.238 ; gain = 419.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 8 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 630.238 ; gain = 419.996
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.runs/synth_1/Ex2.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 630.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 11:12:22 2017...
