timestamp=1729601093364

[~A]
C:/dev/DIC_SRAM/Integrated_circuits/Verilog/Bitcell_NAND_Latch/Bitcell_NAND_Latch/Bitcell_NAND_Latch/src/Bitcell_NAND.v=0*395*1066
LastVerilogToplevel=Bitcell_NAND
ModifyID=1
Version=74

[~MFT]
0=4|0Bitcell_NAND_Latch.mgf|1066|0
1=2|1Bitcell_NAND_Latch.mgf|374|0
3=4|3Bitcell_NAND_Latch.mgf|305|0

[$root]
A/$root=22|||1*0
BinW64/$root=3*0
SLP=3*115
Version=15.0.261.9132 (Windows64)|0000000b789cd3f53752d02d2e33ca3634070010af02ea|c73a565f2ade592f8ac1c68f484c9216d342f1dd88167b4461d985b7bb1d8506

[Bitcell_NAND]
A/Bitcell_NAND=22|../src/Bitcell_NAND.v|27|1*374
BinW64/Bitcell_NAND=3*183
R=../src/Bitcell_NAND.v|27
SLP=3*305
Version=15.0.261.9132 (Windows64)|0000000b789cd3f53752d02d2e33ca3634070010af02ea|ae2aeb74d827a10c1f33824501346c4264da033b963cc6c76070207cfe5848430cdf6abd7d6d9826887d2ca5eb8d29a6

[~U]
$root=12|0*0|
Bitcell_NAND=12|0*182||0x10
