<annotationInfo>
<item  id="68" filename="myIP.cpp" linenumber="72" name="bitcast_ln72_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="bitcast_ln72_1_fu_398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="69" filename="myIP.cpp" linenumber="72" name="trunc_ln72" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="trunc_ln72_fu_402_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="70" filename="myIP.cpp" linenumber="72" name="icmp_ln72_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="icmp_ln72_3_fu_406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="74" filename="myIP.cpp" linenumber="45" name="icmp_ln45" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="icmp_ln45_fu_412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="75" filename="myIP.cpp" linenumber="45" name="i" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="i_fu_417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="82" filename="myIP.cpp" linenumber="56" name="trunc_ln681" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="trunc_ln681_fu_423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="83" filename="myIP.cpp" linenumber="56" name="bitcast_ln56" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="bitcast_ln56_fu_427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="84" filename="myIP.cpp" linenumber="56" name="p_Result_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="p_Result_1_reg_897" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="85" filename="myIP.cpp" linenumber="56" name="bitcast_ln56_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="bitcast_ln56_1_fu_485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="86" filename="myIP.cpp" linenumber="56" name="p_Result_s" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="p_Result_s_reg_902" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="87" filename="myIP.cpp" linenumber="56" name="bitcast_ln56_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="bitcast_ln56_2_fu_492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="88" filename="myIP.cpp" linenumber="56" name="p_Result_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="p_Result_3_reg_907" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="89" filename="myIP.cpp" linenumber="56" name="bitcast_ln56_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="bitcast_ln56_3_fu_499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="90" filename="myIP.cpp" linenumber="68" name="tmp_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="91" filename="myIP.cpp" linenumber="68" name="tmp_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U1" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="92" filename="myIP.cpp" linenumber="68" name="tmp_2_0_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U21" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="93" filename="myIP.cpp" linenumber="68" name="tmp_3_0_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U5" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="94" filename="myIP.cpp" linenumber="68" name="tmp_2_0_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="95" filename="myIP.cpp" linenumber="68" name="tmp_3_0_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U9" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="96" filename="myIP.cpp" linenumber="68" name="tmp_2_0_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U29" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="97" filename="myIP.cpp" linenumber="68" name="tmp_3_0_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U13" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="98" filename="myIP.cpp" linenumber="72" name="bitcast_ln72" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="bitcast_ln72_fu_506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="99" filename="myIP.cpp" linenumber="72" name="tmp_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="tmp_1_fu_509_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="100" filename="myIP.cpp" linenumber="72" name="trunc_ln72_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="trunc_ln72_1_fu_519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="101" filename="myIP.cpp" linenumber="72" name="tmp_4" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="tmp_4_fu_465_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="102" filename="myIP.cpp" linenumber="72" name="icmp_ln72" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="icmp_ln72_fu_523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="103" filename="myIP.cpp" linenumber="72" name="icmp_ln72_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="icmp_ln72_1_fu_529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="104" filename="myIP.cpp" linenumber="72" name="or_ln72" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="or_ln72_fu_535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="105" filename="myIP.cpp" linenumber="72" name="icmp_ln72_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="icmp_ln72_2_fu_474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="106" filename="myIP.cpp" linenumber="72" name="or_ln72_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="or_ln72_1_fu_480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="107" filename="myIP.cpp" linenumber="72" name="and_ln72" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="and_ln72_fu_541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="108" filename="myIP.cpp" linenumber="72" name="tmp_5" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fcmp_32ns_32ns_1_2_1_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="109" filename="myIP.cpp" linenumber="72" name="and_ln72_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="and_ln72_1_fu_546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="110" filename="myIP.cpp" linenumber="68" name="zext_ln68" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="zext_ln68_fu_552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="111" filename="myIP.cpp" linenumber="68" name="tmp_2_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="112" filename="myIP.cpp" linenumber="68" name="tmp_3_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U2" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="113" filename="myIP.cpp" linenumber="68" name="tmp_2_1_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U22" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="114" filename="myIP.cpp" linenumber="68" name="tmp_3_1_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U6" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="115" filename="myIP.cpp" linenumber="68" name="tmp_2_1_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U26" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="116" filename="myIP.cpp" linenumber="68" name="tmp_3_1_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U10" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="117" filename="myIP.cpp" linenumber="68" name="tmp_2_1_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U30" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="118" filename="myIP.cpp" linenumber="68" name="tmp_3_1_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U14" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="119" filename="myIP.cpp" linenumber="72" name="bitcast_ln72_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="bitcast_ln72_2_fu_556_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="120" filename="myIP.cpp" linenumber="72" name="tmp_6" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="tmp_6_fu_559_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="121" filename="myIP.cpp" linenumber="72" name="trunc_ln72_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="trunc_ln72_2_fu_569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="122" filename="myIP.cpp" linenumber="72" name="icmp_ln72_4" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="icmp_ln72_4_fu_573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="123" filename="myIP.cpp" linenumber="72" name="icmp_ln72_5" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="icmp_ln72_5_fu_579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="124" filename="myIP.cpp" linenumber="72" name="or_ln72_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="or_ln72_2_fu_585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="125" filename="myIP.cpp" linenumber="72" name="and_ln72_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="and_ln72_2_fu_591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="126" filename="myIP.cpp" linenumber="72" name="tmp_8" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fcmp_32ns_32ns_1_2_1_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="127" filename="myIP.cpp" linenumber="72" name="and_ln72_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="and_ln72_3_fu_596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="128" filename="myIP.cpp" linenumber="68" name="zext_ln68_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="zext_ln68_1_fu_602_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="129" filename="myIP.cpp" linenumber="68" name="tmp_2_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U19" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="130" filename="myIP.cpp" linenumber="68" name="tmp_3_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U3" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="131" filename="myIP.cpp" linenumber="68" name="tmp_2_2_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U23" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="132" filename="myIP.cpp" linenumber="68" name="tmp_3_2_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U7" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="133" filename="myIP.cpp" linenumber="68" name="tmp_2_2_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U27" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="134" filename="myIP.cpp" linenumber="68" name="tmp_3_2_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U11" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="135" filename="myIP.cpp" linenumber="68" name="tmp_2_2_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U31" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="136" filename="myIP.cpp" linenumber="68" name="tmp_3_2_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U15" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="137" filename="myIP.cpp" linenumber="72" name="bitcast_ln72_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="bitcast_ln72_3_fu_606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="138" filename="myIP.cpp" linenumber="72" name="tmp_9" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="tmp_9_fu_609_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="139" filename="myIP.cpp" linenumber="72" name="trunc_ln72_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="trunc_ln72_3_fu_619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="140" filename="myIP.cpp" linenumber="72" name="icmp_ln72_6" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="icmp_ln72_6_fu_623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="141" filename="myIP.cpp" linenumber="72" name="icmp_ln72_7" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="icmp_ln72_7_fu_629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="142" filename="myIP.cpp" linenumber="72" name="or_ln72_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="or_ln72_3_fu_635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="143" filename="myIP.cpp" linenumber="72" name="and_ln72_4" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="and_ln72_4_fu_641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="144" filename="myIP.cpp" linenumber="72" name="tmp_s" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fcmp_32ns_32ns_1_2_1_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="145" filename="myIP.cpp" linenumber="72" name="and_ln72_5" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="and_ln72_5_fu_646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="146" filename="myIP.cpp" linenumber="68" name="zext_ln68_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="zext_ln68_2_fu_652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="147" filename="myIP.cpp" linenumber="68" name="tmp_2_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U20" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="148" filename="myIP.cpp" linenumber="68" name="tmp_3_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U4" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="149" filename="myIP.cpp" linenumber="68" name="tmp_2_3_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="150" filename="myIP.cpp" linenumber="68" name="tmp_3_3_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U8" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="151" filename="myIP.cpp" linenumber="68" name="tmp_2_3_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U28" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="152" filename="myIP.cpp" linenumber="68" name="tmp_3_3_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U12" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="153" filename="myIP.cpp" linenumber="68" name="tmp_2_3_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U32" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="154" filename="myIP.cpp" linenumber="68" name="tmp_3_3_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U16" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="155" filename="myIP.cpp" linenumber="72" name="bitcast_ln72_4" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="bitcast_ln72_4_fu_656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="156" filename="myIP.cpp" linenumber="72" name="tmp_7" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="tmp_7_fu_659_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="157" filename="myIP.cpp" linenumber="72" name="trunc_ln72_4" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="trunc_ln72_4_fu_669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="158" filename="myIP.cpp" linenumber="72" name="icmp_ln72_8" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="icmp_ln72_8_fu_673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="159" filename="myIP.cpp" linenumber="72" name="icmp_ln72_9" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="icmp_ln72_9_fu_679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="160" filename="myIP.cpp" linenumber="72" name="or_ln72_4" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="or_ln72_4_fu_685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="161" filename="myIP.cpp" linenumber="72" name="and_ln72_6" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="and_ln72_6_fu_691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="162" filename="myIP.cpp" linenumber="72" name="tmp_10" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="myFuncAccel4_fcmp_32ns_32ns_1_2_1_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="163" filename="myIP.cpp" linenumber="72" name="and_ln72_7" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="and_ln72_7_fu_696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="164" filename="myIP.cpp" linenumber="72" name="zext_ln72" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="zext_ln72_fu_702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="165" filename="myIP.cpp" linenumber="72" name="add_ln72" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="add_ln72_fu_706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="166" filename="myIP.cpp" linenumber="72" name="zext_ln72_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="zext_ln72_1_fu_718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="167" filename="myIP.cpp" linenumber="72" name="add_ln72_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="add_ln72_1_fu_712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="168" filename="myIP.cpp" linenumber="72" name="zext_ln72_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="zext_ln72_2_fu_721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="169" filename="myIP.cpp" linenumber="72" name="add_ln72_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="add_ln72_2_fu_724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="170" filename="myIP.cpp" linenumber="78" name="icmp_ln78" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="icmp_ln78_fu_730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="171" filename="myIP.cpp" linenumber="79" name="select_ln79" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="select_ln79_fu_736_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="172" filename="myIP.cpp" linenumber="79" name="select_ln79_1" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="select_ln79_1_fu_743_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="173" filename="myIP.cpp" linenumber="79" name="select_ln79_2" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="select_ln79_2_fu_750_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="174" filename="myIP.cpp" linenumber="79" name="select_ln79_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="select_ln79_3_fu_757_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
<item  id="175" filename="myIP.cpp" linenumber="79" name="p_Result_2_3" contextFuncName="myFuncAccel4" moduleName="myFuncAccel4" rtlName="p_Result_2_3_fu_764_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4"><\/item>
</annotationInfo>
