[{"commit":{"message":"Replace CacheLineSize with zicboz_block_size in block zeroing logic"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"4fbbedde8b1c96a6dcdfb75e994aaf0c4252a4c3"}]