Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Sat Nov  5 11:11:31 2022
| Host         : DESKTOP-UK1IBPM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SistemaComplessivo_timing_summary_routed.rpt -pb SistemaComplessivo_timing_summary_routed.pb -rpx SistemaComplessivo_timing_summary_routed.rpx -warn_on_violation
| Design       : SistemaComplessivo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.700        0.000                      0                   21        0.290        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.700        0.000                      0                   21        0.290        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.704ns (21.554%)  route 2.562ns (78.446%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Disp/clk_filter/count_for_division.counter_reg[15]/Q
                         net (fo=2, routed)           1.391     7.170    Disp/clk_filter/counter[15]
    SLICE_X3Y83          LUT5 (Prop_lut5_I1_O)        0.124     7.294 r  Disp/clk_filter/count_for_division.counter[16]_i_3/O
                         net (fo=17, routed)          1.171     8.465    Disp/clk_filter/count_for_division.counter[16]_i_3_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I1_O)        0.124     8.589 r  Disp/clk_filter/count_for_division.counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.589    Disp/clk_filter/counter_0[7]
    SLICE_X1Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[7]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y83          FDRE (Setup_fdre_C_D)        0.029    15.289    Disp/clk_filter/count_for_division.counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.704ns (21.560%)  route 2.561ns (78.440%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Disp/clk_filter/count_for_division.counter_reg[15]/Q
                         net (fo=2, routed)           1.391     7.170    Disp/clk_filter/counter[15]
    SLICE_X3Y83          LUT5 (Prop_lut5_I1_O)        0.124     7.294 r  Disp/clk_filter/count_for_division.counter[16]_i_3/O
                         net (fo=17, routed)          1.170     8.464    Disp/clk_filter/count_for_division.counter[16]_i_3_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I1_O)        0.124     8.588 r  Disp/clk_filter/count_for_division.counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.588    Disp/clk_filter/counter_0[8]
    SLICE_X1Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[8]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y83          FDRE (Setup_fdre_C_D)        0.031    15.291    Disp/clk_filter/count_for_division.counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 1.861ns (57.777%)  route 1.360ns (42.223%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.716     5.319    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Disp/clk_filter/count_for_division.counter_reg[2]/Q
                         net (fo=2, routed)           0.501     6.275    Disp/clk_filter/counter[2]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.932 r  Disp/clk_filter/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    Disp/clk_filter/counter0_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.049 r  Disp/clk_filter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.049    Disp/clk_filter/counter0_carry__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  Disp/clk_filter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.166    Disp/clk_filter/counter0_carry__1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.385 r  Disp/clk_filter/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.859     8.245    Disp/clk_filter/data0[13]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.295     8.540 r  Disp/clk_filter/count_for_division.counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.540    Disp/clk_filter/counter_0[13]
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600    15.023    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.031    15.293    Disp/clk_filter/count_for_division.counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 1.969ns (62.365%)  route 1.188ns (37.635%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.716     5.319    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Disp/clk_filter/count_for_division.counter_reg[2]/Q
                         net (fo=2, routed)           0.501     6.275    Disp/clk_filter/counter[2]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.932 r  Disp/clk_filter/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    Disp/clk_filter/counter0_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.049 r  Disp/clk_filter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.049    Disp/clk_filter/counter0_carry__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  Disp/clk_filter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.166    Disp/clk_filter/counter0_carry__1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.481 r  Disp/clk_filter/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.688     8.169    Disp/clk_filter/data0[16]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.307     8.476 r  Disp/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.476    Disp/clk_filter/counter_0[16]
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600    15.023    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[16]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.032    15.294    Disp/clk_filter/count_for_division.counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.704ns (22.339%)  route 2.447ns (77.661%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Disp/clk_filter/count_for_division.counter_reg[15]/Q
                         net (fo=2, routed)           1.391     7.170    Disp/clk_filter/counter[15]
    SLICE_X3Y83          LUT5 (Prop_lut5_I1_O)        0.124     7.294 r  Disp/clk_filter/count_for_division.counter[16]_i_3/O
                         net (fo=17, routed)          1.056     8.350    Disp/clk_filter/count_for_division.counter[16]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.124     8.474 r  Disp/clk_filter/count_for_division.counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.474    Disp/clk_filter/counter_0[15]
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600    15.023    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[15]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.031    15.318    Disp/clk_filter/count_for_division.counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/clockfx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.704ns (22.809%)  route 2.383ns (77.191%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Disp/clk_filter/count_for_division.counter_reg[15]/Q
                         net (fo=2, routed)           1.391     7.170    Disp/clk_filter/counter[15]
    SLICE_X3Y83          LUT5 (Prop_lut5_I1_O)        0.124     7.294 f  Disp/clk_filter/count_for_division.counter[16]_i_3/O
                         net (fo=17, routed)          0.992     8.285    Disp/clk_filter/count_for_division.counter[16]_i_3_n_0
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.409 r  Disp/clk_filter/clockfx_i_1/O
                         net (fo=1, routed)           0.000     8.409    Disp/clk_filter/clockfx_1
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/clockfx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600    15.023    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/clockfx_reg/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.029    15.316    Disp/clk_filter/clockfx_reg
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.732ns (23.503%)  route 2.383ns (76.497%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Disp/clk_filter/count_for_division.counter_reg[15]/Q
                         net (fo=2, routed)           1.391     7.170    Disp/clk_filter/counter[15]
    SLICE_X3Y83          LUT5 (Prop_lut5_I1_O)        0.124     7.294 r  Disp/clk_filter/count_for_division.counter[16]_i_3/O
                         net (fo=17, routed)          0.992     8.285    Disp/clk_filter/count_for_division.counter[16]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.152     8.437 r  Disp/clk_filter/count_for_division.counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.437    Disp/clk_filter/counter_0[14]
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600    15.023    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[14]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.075    15.362    Disp/clk_filter/count_for_division.counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.963ns  (required time - arrival time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 1.852ns (61.508%)  route 1.159ns (38.492%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.716     5.319    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Disp/clk_filter/count_for_division.counter_reg[2]/Q
                         net (fo=2, routed)           0.501     6.275    Disp/clk_filter/counter[2]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.932 r  Disp/clk_filter/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    Disp/clk_filter/counter0_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.049 r  Disp/clk_filter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.049    Disp/clk_filter/counter0_carry__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.364 r  Disp/clk_filter/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.658     8.023    Disp/clk_filter/data0[12]
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.307     8.330 r  Disp/clk_filter/count_for_division.counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.330    Disp/clk_filter/counter_0[12]
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.599    15.022    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[12]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.031    15.292    Disp/clk_filter/count_for_division.counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.963    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.704ns (23.488%)  route 2.293ns (76.512%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Disp/clk_filter/count_for_division.counter_reg[15]/Q
                         net (fo=2, routed)           1.391     7.170    Disp/clk_filter/counter[15]
    SLICE_X3Y83          LUT5 (Prop_lut5_I1_O)        0.124     7.294 r  Disp/clk_filter/count_for_division.counter[16]_i_3/O
                         net (fo=17, routed)          0.902     8.196    Disp/clk_filter/count_for_division.counter[16]_i_3_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.320 r  Disp/clk_filter/count_for_division.counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.320    Disp/clk_filter/counter_0[10]
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.599    15.022    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[10]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.032    15.293    Disp/clk_filter/count_for_division.counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.704ns (23.527%)  route 2.288ns (76.473%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Disp/clk_filter/count_for_division.counter_reg[15]/Q
                         net (fo=2, routed)           1.391     7.170    Disp/clk_filter/counter[15]
    SLICE_X3Y83          LUT5 (Prop_lut5_I1_O)        0.124     7.294 r  Disp/clk_filter/count_for_division.counter[16]_i_3/O
                         net (fo=17, routed)          0.897     8.191    Disp/clk_filter/count_for_division.counter[16]_i_3_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.315 r  Disp/clk_filter/count_for_division.counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.315    Disp/clk_filter/counter_0[9]
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.599    15.022    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[9]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.031    15.292    Disp/clk_filter/count_for_division.counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.187ns (47.400%)  route 0.208ns (52.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  Disp/clk_filter/count_for_division.counter_reg[0]/Q
                         net (fo=3, routed)           0.208     1.867    Disp/clk_filter/counter[0]
    SLICE_X3Y83          LUT1 (Prop_lut1_I0_O)        0.046     1.913 r  Disp/clk_filter/count_for_division.counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.913    Disp/clk_filter/counter_0[0]
    SLICE_X3Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.870     2.035    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[0]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    Disp/clk_filter/count_for_division.counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 Disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/counter_instance/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.230ns (53.304%)  route 0.201ns (46.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  Disp/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          0.201     1.846    Disp/counter_instance/c_reg_n_0_[2]
    SLICE_X1Y81          LUT4 (Prop_lut4_I3_O)        0.102     1.948 r  Disp/counter_instance/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.948    Disp/counter_instance/c[2]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.107     1.623    Disp/counter_instance/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.231ns (50.964%)  route 0.222ns (49.036%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  Disp/clk_filter/count_for_division.counter_reg[7]/Q
                         net (fo=2, routed)           0.148     1.808    Disp/clk_filter/counter[7]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.045     1.853 r  Disp/clk_filter/count_for_division.counter[16]_i_5/O
                         net (fo=17, routed)          0.074     1.927    Disp/clk_filter/count_for_division.counter[16]_i_5_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I3_O)        0.045     1.972 r  Disp/clk_filter/count_for_division.counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.972    Disp/clk_filter/counter_0[8]
    SLICE_X1Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.870     2.035    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[8]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.092     1.610    Disp/clk_filter/count_for_division.counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.231ns (50.852%)  route 0.223ns (49.148%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  Disp/clk_filter/count_for_division.counter_reg[7]/Q
                         net (fo=2, routed)           0.148     1.808    Disp/clk_filter/counter[7]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.045     1.853 r  Disp/clk_filter/count_for_division.counter[16]_i_5/O
                         net (fo=17, routed)          0.075     1.928    Disp/clk_filter/count_for_division.counter[16]_i_5_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I3_O)        0.045     1.973 r  Disp/clk_filter/count_for_division.counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.973    Disp/clk_filter/counter_0[7]
    SLICE_X1Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.870     2.035    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[7]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091     1.609    Disp/clk_filter/count_for_division.counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 Disp/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/counter_instance/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.308%)  route 0.275ns (59.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Disp/counter_instance/c_reg[0]/Q
                         net (fo=13, routed)          0.275     1.933    Disp/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  Disp/counter_instance/c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.978    Disp/counter_instance/c[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.092     1.608    Disp/counter_instance/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Disp/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/counter_instance/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.308%)  route 0.275ns (59.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Disp/counter_instance/c_reg[0]/Q
                         net (fo=13, routed)          0.275     1.933    Disp/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y81          LUT3 (Prop_lut3_I0_O)        0.045     1.978 r  Disp/counter_instance/c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.978    Disp/counter_instance/c[1]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.091     1.607    Disp/counter_instance/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.231ns (47.130%)  route 0.259ns (52.870%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.598     1.517    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  Disp/clk_filter/count_for_division.counter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.777    Disp/clk_filter/counter[3]
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.045     1.822 r  Disp/clk_filter/count_for_division.counter[16]_i_2/O
                         net (fo=17, routed)          0.141     1.962    Disp/clk_filter/count_for_division.counter[16]_i_2_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.045     2.007 r  Disp/clk_filter/count_for_division.counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.007    Disp/clk_filter/counter_0[6]
    SLICE_X3Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.870     2.035    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[6]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.092     1.624    Disp/clk_filter/count_for_division.counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.588%)  route 0.276ns (54.412%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.598     1.517    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  Disp/clk_filter/count_for_division.counter_reg[1]/Q
                         net (fo=2, routed)           0.149     1.808    Disp/clk_filter/counter[1]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.045     1.853 r  Disp/clk_filter/count_for_division.counter[16]_i_3/O
                         net (fo=17, routed)          0.126     1.979    Disp/clk_filter/count_for_division.counter[16]_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I1_O)        0.045     2.024 r  Disp/clk_filter/count_for_division.counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.024    Disp/clk_filter/counter_0[5]
    SLICE_X3Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.870     2.035    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[5]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.092     1.624    Disp/clk_filter/count_for_division.counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.306%)  route 0.342ns (59.694%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.598     1.517    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  Disp/clk_filter/count_for_division.counter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.777    Disp/clk_filter/counter[3]
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.045     1.822 r  Disp/clk_filter/count_for_division.counter[16]_i_2/O
                         net (fo=17, routed)          0.224     2.045    Disp/clk_filter/count_for_division.counter[16]_i_2_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.090 r  Disp/clk_filter/count_for_division.counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.090    Disp/clk_filter/counter_0[9]
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.871     2.036    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[9]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.092     1.625    Disp/clk_filter/count_for_division.counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Disp/clk_filter/count_for_division.counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/clk_filter/count_for_division.counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.272ns (45.815%)  route 0.322ns (54.185%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  Disp/clk_filter/count_for_division.counter_reg[14]/Q
                         net (fo=2, routed)           0.136     1.783    Disp/clk_filter/counter[14]
    SLICE_X4Y84          LUT4 (Prop_lut4_I2_O)        0.099     1.882 r  Disp/clk_filter/count_for_division.counter[16]_i_4/O
                         net (fo=17, routed)          0.186     2.068    Disp/clk_filter/count_for_division.counter[16]_i_4_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I2_O)        0.045     2.113 r  Disp/clk_filter/count_for_division.counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.113    Disp/clk_filter/counter_0[12]
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.871     2.036    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[12]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.092     1.625    Disp/clk_filter/count_for_division.counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.488    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     Disp/clk_filter/clockfx_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     Disp/clk_filter/count_for_division.counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     Disp/clk_filter/count_for_division.counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     Disp/clk_filter/count_for_division.counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     Disp/clk_filter/count_for_division.counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     Disp/clk_filter/count_for_division.counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     Disp/clk_filter/clockfx_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     Disp/clk_filter/clockfx_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     Disp/clk_filter/count_for_division.counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     Disp/clk_filter/count_for_division.counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     Disp/clk_filter/clockfx_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     Disp/clk_filter/clockfx_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     Disp/clk_filter/count_for_division.counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     Disp/clk_filter/count_for_division.counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Disp/clk_filter/count_for_division.counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input[9]
                            (input port)
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.281ns  (logic 4.765ns (35.879%)  route 8.516ns (64.121%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  input[9] (IN)
                         net (fo=0)                   0.000     0.000    input[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           5.021     5.988    Disp/counter_instance/cathodes_out[1]_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I0_O)        0.124     6.112 r  Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.651     6.763    Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_7_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.887 r  Disp/counter_instance/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.845     9.731    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.281 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.281    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[9]
                            (input port)
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.164ns  (logic 4.792ns (36.403%)  route 8.372ns (63.597%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  input[9] (IN)
                         net (fo=0)                   0.000     0.000    input[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           4.642     5.609    Disp/counter_instance/cathodes_out[1]_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.124     5.733 r  Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.845     6.578    Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.702 r  Disp/counter_instance/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.885     9.587    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.164 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.164    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[9]
                            (input port)
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.965ns  (logic 4.776ns (36.834%)  route 8.190ns (63.166%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  input[9] (IN)
                         net (fo=0)                   0.000     0.000    input[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           5.021     5.988    Disp/counter_instance/cathodes_out[1]_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I0_O)        0.124     6.112 r  Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.817     6.929    Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_7_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.053 r  Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.352     9.405    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.965 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.965    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[9]
                            (input port)
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.287ns  (logic 4.708ns (38.318%)  route 7.579ns (61.682%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  input[9] (IN)
                         net (fo=0)                   0.000     0.000    input[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           4.642     5.609    Disp/counter_instance/cathodes_out[1]_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.124     5.733 r  Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.666     6.399    Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  Disp/counter_instance/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.271     8.794    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.287 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.287    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[9]
                            (input port)
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.089ns  (logic 4.646ns (38.435%)  route 7.443ns (61.565%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  input[9] (IN)
                         net (fo=0)                   0.000     0.000    input[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           4.877     5.844    Disp/counter_instance/cathodes_out[1]_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.124     5.968 r  Disp/counter_instance/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.565     8.534    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.089 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.089    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[9]
                            (input port)
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.527ns  (logic 4.625ns (40.118%)  route 6.903ns (59.882%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input[9] (IN)
                         net (fo=0)                   0.000     0.000    input[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           5.017     5.984    Disp/counter_instance/cathodes_out[1]_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.124     6.108 r  Disp/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.885     7.994    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.527 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.527    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[8]
                            (input port)
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.336ns  (logic 4.643ns (40.960%)  route 6.693ns (59.040%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  input[8] (IN)
                         net (fo=0)                   0.000     0.000    input[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           4.774     5.756    Disp/counter_instance/cathodes_out[1]
    SLICE_X0Y81          LUT6 (Prop_lut6_I1_O)        0.124     5.880 r  Disp/counter_instance/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.919     7.799    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.336 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.336    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input[7]
                            (input port)
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.515ns (58.323%)  route 1.082ns (41.677%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  input[7] (IN)
                         net (fo=0)                   0.000     0.000    input[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  cathodes_out_OBUF[4]_inst_i_2/O
                         net (fo=6, routed)           0.494     0.770    Disp/counter_instance/cathodes_out[2]
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.045     0.815 r  Disp/counter_instance/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.588     1.403    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.597 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.597    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[5]
                            (input port)
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.589ns (60.375%)  route 1.043ns (39.625%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  input[5] (IN)
                         net (fo=0)                   0.000     0.000    input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cathodes_out_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.444     0.709    cathodes_out_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I4_O)        0.045     0.754 r  cathodes_out_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.156     0.910    Disp/counter_instance/cathodes_out[4]
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.045     0.955 r  Disp/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.398    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.633 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.633    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[1]
                            (input port)
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.554ns (57.909%)  route 1.129ns (42.091%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  input[1] (IN)
                         net (fo=0)                   0.000     0.000    input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  cathodes_out_OBUF[5]_inst_i_3/O
                         net (fo=4, routed)           0.489     0.736    Disp/counter_instance/cathodes_out[5]_1
    SLICE_X0Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.781 r  Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.641     1.422    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.683 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.683    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[5]
                            (input port)
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.593ns (59.304%)  route 1.093ns (40.696%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  input[5] (IN)
                         net (fo=0)                   0.000     0.000    input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  cathodes_out_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.440     0.705    cathodes_out_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.045     0.750 r  cathodes_out_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.220     0.970    Disp/counter_instance/cathodes_out[6]
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.015 r  Disp/counter_instance/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.433     1.448    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.686 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.686    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[5]
                            (input port)
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.805ns  (logic 1.566ns (55.840%)  route 1.239ns (44.160%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  input[5] (IN)
                         net (fo=0)                   0.000     0.000    input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cathodes_out_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.502     0.767    Disp/counter_instance/cathodes_out[1]_1
    SLICE_X0Y80          LUT6 (Prop_lut6_I1_O)        0.045     0.812 r  Disp/counter_instance/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.736     1.549    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.805 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.805    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[1]
                            (input port)
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.909ns  (logic 1.570ns (53.968%)  route 1.339ns (46.032%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  input[1] (IN)
                         net (fo=0)                   0.000     0.000    input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  cathodes_out_OBUF[5]_inst_i_3/O
                         net (fo=4, routed)           0.489     0.736    Disp/counter_instance/cathodes_out[5]_1
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.045     0.781 r  Disp/counter_instance/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.850     1.631    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.909 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.909    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[2]
                            (input port)
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.909ns  (logic 1.549ns (53.237%)  route 1.361ns (46.763%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  input[2] (IN)
                         net (fo=0)                   0.000     0.000    input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  cathodes_out_OBUF[5]_inst_i_4/O
                         net (fo=6, routed)           0.530     0.783    Disp/counter_instance/cathodes_out[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.045     0.828 r  Disp/counter_instance/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.831     1.658    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.909 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.909    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.256ns  (logic 4.466ns (43.540%)  route 5.791ns (56.460%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  Disp/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          1.002     6.737    Disp/counter_instance/c_reg_n_0_[2]
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.327     7.064 r  Disp/counter_instance/anodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.789    11.853    anodes_out_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.573 r  anodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.573    anodes_out[6]
    K2                                                                r  anodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.254ns  (logic 4.773ns (46.548%)  route 5.481ns (53.452%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  Disp/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          0.911     6.647    Disp/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.327     6.974 f  Disp/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.840     7.813    Disp/counter_instance/anodes_out_OBUF[0]
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.326     8.139 r  Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.845     8.985    Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     9.109 r  Disp/counter_instance/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.885    11.994    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.571 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.571    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.179ns  (logic 4.746ns (46.626%)  route 5.433ns (53.374%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  Disp/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          0.911     6.647    Disp/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.327     6.974 f  Disp/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.840     7.813    Disp/counter_instance/anodes_out_OBUF[0]
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.326     8.139 r  Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.838     8.977    Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.124     9.101 r  Disp/counter_instance/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.845    11.946    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.496 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.496    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.532ns  (logic 4.757ns (49.904%)  route 4.775ns (50.096%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  Disp/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          0.911     6.647    Disp/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.327     6.974 f  Disp/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.840     7.813    Disp/counter_instance/anodes_out_OBUF[0]
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.326     8.139 r  Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.673     8.812    Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.352    11.288    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.848 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.848    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.377ns  (logic 4.689ns (50.006%)  route 4.688ns (49.994%))
  Logic Levels:           4  (LUT3=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  Disp/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          0.911     6.647    Disp/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.327     6.974 f  Disp/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.840     7.813    Disp/counter_instance/anodes_out_OBUF[0]
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.326     8.139 r  Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.666     8.805    Disp/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     8.929 r  Disp/counter_instance/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.271    11.201    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.694 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.694    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 4.627ns (54.803%)  route 3.816ns (45.197%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  Disp/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          0.911     6.647    Disp/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.327     6.974 f  Disp/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.340     7.314    Disp/counter_instance/anodes_out_OBUF[0]
    SLICE_X0Y80          LUT6 (Prop_lut6_I4_O)        0.326     7.640 r  Disp/counter_instance/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.565    10.205    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.760 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.760    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.247ns  (logic 4.606ns (55.845%)  route 3.642ns (44.155%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  Disp/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          0.911     6.647    Disp/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.327     6.974 f  Disp/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.845     7.819    Disp/counter_instance/anodes_out_OBUF[0]
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.326     8.145 r  Disp/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.885    10.030    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.564 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.564    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.008ns  (logic 4.292ns (53.601%)  route 3.716ns (46.399%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  Disp/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          1.002     6.737    Disp/counter_instance/c_reg_n_0_[2]
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.299     7.036 r  Disp/counter_instance/anodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.714     9.750    anodes_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.325 r  anodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.325    anodes_out[2]
    T9                                                                r  anodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.002ns  (logic 4.499ns (56.226%)  route 3.503ns (43.774%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  Disp/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          0.790     6.525    Disp/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I2_O)        0.325     6.850 r  Disp/counter_instance/anodes_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.713     9.564    anodes_out_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    13.319 r  anodes_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.319    anodes_out[7]
    U13                                                               r  anodes_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.733ns  (logic 4.484ns (57.977%)  route 3.250ns (42.023%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  Disp/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          0.911     6.647    Disp/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.327     6.974 r  Disp/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           2.339     9.313    anodes_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.050 r  anodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.050    anodes_out[0]
    J17                                                               r  anodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.424ns (70.858%)  route 0.586ns (29.142%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Disp/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.152     1.810    Disp/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y81          LUT6 (Prop_lut6_I4_O)        0.045     1.855 r  Disp/counter_instance/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.288    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.526 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.526    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.437ns (68.728%)  route 0.654ns (31.272%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Disp/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.262     1.919    Disp/counter_instance/c_reg_n_0_[1]
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.964 r  Disp/counter_instance/anodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.356    anodes_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.607 r  anodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.607    anodes_out[4]
    P14                                                               r  anodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.422ns (66.332%)  route 0.722ns (33.668%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Disp/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.120     1.777    Disp/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.045     1.822 r  Disp/counter_instance/anodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.602     2.424    anodes_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.661 r  anodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.661    anodes_out[1]
    J18                                                               r  anodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.487ns (66.346%)  route 0.754ns (33.654%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Disp/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.120     1.777    Disp/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.048     1.825 r  Disp/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.635     2.460    anodes_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.758 r  anodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.758    anodes_out[0]
    J17                                                               r  anodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.503ns (65.876%)  route 0.779ns (34.124%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Disp/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.262     1.919    Disp/counter_instance/c_reg_n_0_[1]
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.043     1.962 r  Disp/counter_instance/anodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.517     2.479    anodes_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     3.798 r  anodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.798    anodes_out[5]
    T14                                                               r  anodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.439ns (59.719%)  route 0.970ns (40.281%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  Disp/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.273     1.930    Disp/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.045     1.975 r  Disp/counter_instance/anodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.697     2.673    anodes_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.926 r  anodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.926    anodes_out[3]
    J14                                                               r  anodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.530ns (63.355%)  route 0.885ns (36.645%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  Disp/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.120     1.777    Disp/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.048     1.825 f  Disp/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.322     2.147    Disp/counter_instance/anodes_out_OBUF[0]
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.107     2.254 r  Disp/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.698    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.932 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.932    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.461ns (58.458%)  route 1.038ns (41.542%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  Disp/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.260     1.917    Disp/counter_instance/c_reg_n_0_[1]
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.045     1.962 r  Disp/counter_instance/anodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.778     2.740    anodes_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.015 r  anodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.015    anodes_out[2]
    T9                                                                r  anodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.499ns (58.733%)  route 1.053ns (41.267%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  Disp/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.273     1.930    Disp/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.042     1.972 r  Disp/counter_instance/anodes_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.780     2.753    anodes_out_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     4.069 r  anodes_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.069    anodes_out[7]
    U13                                                               r  anodes_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.552ns (60.627%)  route 1.008ns (39.373%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  Disp/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.120     1.777    Disp/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.048     1.825 f  Disp/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.152     1.977    Disp/counter_instance/anodes_out_OBUF[0]
    SLICE_X0Y80          LUT6 (Prop_lut6_I4_O)        0.107     2.084 r  Disp/counter_instance/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.736     2.820    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.076 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.076    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/clockfx_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 1.477ns (49.180%)  route 1.526ns (50.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.526     3.002    Disp/clk_filter/SR[0]
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/clockfx_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/clockfx_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 1.477ns (49.180%)  route 1.526ns (50.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.526     3.002    Disp/clk_filter/SR[0]
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 1.477ns (49.180%)  route 1.526ns (50.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.526     3.002    Disp/clk_filter/SR[0]
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 1.477ns (49.180%)  route 1.526ns (50.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.526     3.002    Disp/clk_filter/SR[0]
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 1.477ns (49.180%)  route 1.526ns (50.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.526     3.002    Disp/clk_filter/SR[0]
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.864ns  (logic 1.477ns (51.557%)  route 1.387ns (48.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.387     2.864    Disp/clk_filter/SR[0]
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.599     5.022    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.864ns  (logic 1.477ns (51.557%)  route 1.387ns (48.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.387     2.864    Disp/clk_filter/SR[0]
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.599     5.022    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.864ns  (logic 1.477ns (51.557%)  route 1.387ns (48.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.387     2.864    Disp/clk_filter/SR[0]
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.599     5.022    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.864ns  (logic 1.477ns (51.557%)  route 1.387ns (48.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.387     2.864    Disp/clk_filter/SR[0]
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.599     5.022    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 1.477ns (53.706%)  route 1.273ns (46.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.273     2.749    Disp/clk_filter/SR[0]
    SLICE_X1Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598     5.021    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/counter_instance/c_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.244ns (37.301%)  route 0.411ns (62.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=21, routed)          0.411     0.655    Disp/counter_instance/SR[0]
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/counter_instance/c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.244ns (37.301%)  route 0.411ns (62.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=21, routed)          0.411     0.655    Disp/counter_instance/SR[0]
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/counter_instance/c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.244ns (37.301%)  route 0.411ns (62.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=21, routed)          0.411     0.655    Disp/counter_instance/SR[0]
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    Disp/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Disp/counter_instance/c_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.244ns (35.210%)  route 0.450ns (64.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=21, routed)          0.450     0.694    Disp/clk_filter/SR[0]
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.869     2.034    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.244ns (35.210%)  route 0.450ns (64.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=21, routed)          0.450     0.694    Disp/clk_filter/SR[0]
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.869     2.034    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.244ns (35.210%)  route 0.450ns (64.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=21, routed)          0.450     0.694    Disp/clk_filter/SR[0]
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.869     2.034    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.244ns (35.210%)  route 0.450ns (64.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=21, routed)          0.450     0.694    Disp/clk_filter/SR[0]
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.869     2.034    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.244ns (32.268%)  route 0.513ns (67.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=21, routed)          0.513     0.758    Disp/clk_filter/SR[0]
    SLICE_X3Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.870     2.035    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.244ns (32.268%)  route 0.513ns (67.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=21, routed)          0.513     0.758    Disp/clk_filter/SR[0]
    SLICE_X3Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.870     2.035    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Disp/clk_filter/count_for_division.counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.244ns (32.268%)  route 0.513ns (67.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=21, routed)          0.513     0.758    Disp/clk_filter/SR[0]
    SLICE_X3Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.870     2.035    Disp/clk_filter/clock_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  Disp/clk_filter/count_for_division.counter_reg[6]/C





