// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version"

// DATE "12/13/2015 00:35:02"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for Custom Verilog HDL only
// 

`timescale 1 ps/ 1 ps

module max51_top (
	CLK_50M_i,
	RESET_N_i,
	CPU_ALE_i,
	CPU_nPSEN_i,
	CPU_nRD_i,
	CPU_nWR_i,
	CPU_DA_io8,
	CPU_ADDR_i8,
	CPU_INT0_o,
	CPU_INT1_o,
	CPU_LIB_i,
	V3_AD_nOE_o,
	V3_AD_DIR_o,
	SRAM_nWE_o,
	SRAM_nOE_o,
	SRAM_ADD_o16,
	SRAM_DAT_io8,
	LED_CTL_o,
	V3_LCD_nRST_o,
	V3_LCD_RS_o,
	V3_LCD_E_o,
	V3_LCD_RW_o,
	SD_SCK_o,
	SD_SDI_i,
	SD_SDO_o,
	SD_nCS_i,
	SD_CD_i,
	KEY_COL_i4,
	KEY_ROW_o2,
	EC11E_A_i,
	EC11E_B_i,
	EC11E_D_i,
	SOUND_o,
	LED_o8,
	spi_nCS,
	spi_CLK,
	spi_MOSI,
	spi_MISO,
	iic_SDA,
	iic_SCL,
	iic_WP);
input 	CLK_50M_i;
input 	RESET_N_i;
input 	CPU_ALE_i;
input 	CPU_nPSEN_i;
input 	CPU_nRD_i;
input 	CPU_nWR_i;
inout 	[7:0] CPU_DA_io8;
input 	[15:8] CPU_ADDR_i8;
output 	CPU_INT0_o;
output 	CPU_INT1_o;
input 	CPU_LIB_i;
output 	V3_AD_nOE_o;
output 	V3_AD_DIR_o;
output 	SRAM_nWE_o;
output 	SRAM_nOE_o;
output 	[16:0] SRAM_ADD_o16;
inout 	[7:0] SRAM_DAT_io8;
output 	LED_CTL_o;
output 	V3_LCD_nRST_o;
output 	V3_LCD_RS_o;
output 	V3_LCD_E_o;
output 	V3_LCD_RW_o;
output 	SD_SCK_o;
input 	SD_SDI_i;
output 	SD_SDO_o;
output 	SD_nCS_i;
input 	SD_CD_i;
input 	[3:0] KEY_COL_i4;
output 	[1:0] KEY_ROW_o2;
input 	EC11E_A_i;
input 	EC11E_B_i;
input 	EC11E_D_i;
output 	SOUND_o;
output 	[7:0] LED_o8;
output 	spi_nCS;
output 	spi_CLK;
output 	spi_MOSI;
input 	spi_MISO;
inout 	iic_SDA;
output 	iic_SCL;
output 	iic_WP;

// Design Ports Information
// CPU_LIB_i	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD_CD_i	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EC11E_D_i	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// spi_MISO	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_nPSEN_i	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_nRD_i	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_nWR_i	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N_i	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_ALE_i	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_ADDR_i8[15]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_ADDR_i8[14]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_ADDR_i8[13]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_ADDR_i8[12]	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_ADDR_i8[11]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_ADDR_i8[10]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_ADDR_i8[9]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_ADDR_i8[8]	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY_COL_i4[0]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY_COL_i4[1]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY_COL_i4[2]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY_COL_i4[3]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK_50M_i	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EC11E_A_i	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EC11E_B_i	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD_SDI_i	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_INT0_o	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CPU_INT1_o	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// V3_AD_nOE_o	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// V3_AD_DIR_o	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_nWE_o	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_nOE_o	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[0]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[1]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[2]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[3]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[4]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[5]	=>  Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[6]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[7]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[8]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[9]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[10]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[11]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[12]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[13]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[14]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[15]	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_ADD_o16[16]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_CTL_o	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// V3_LCD_nRST_o	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// V3_LCD_RS_o	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// V3_LCD_E_o	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// V3_LCD_RW_o	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_SCK_o	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_SDO_o	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_nCS_i	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY_ROW_o2[0]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY_ROW_o2[1]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SOUND_o	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_o8[0]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_o8[1]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_o8[2]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_o8[3]	=>  Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_o8[4]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_o8[5]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_o8[6]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_o8[7]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// spi_nCS	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// spi_CLK	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// spi_MOSI	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// iic_SCL	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// iic_WP	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// iic_SDA	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CPU_DA_io8[0]	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CPU_DA_io8[1]	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CPU_DA_io8[2]	=>  Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CPU_DA_io8[3]	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CPU_DA_io8[4]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CPU_DA_io8[5]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CPU_DA_io8[6]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CPU_DA_io8[7]	=>  Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_DAT_io8[0]	=>  Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_DAT_io8[1]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_DAT_io8[2]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_DAT_io8[3]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_DAT_io8[4]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_DAT_io8[5]	=>  Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_DAT_io8[6]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_DAT_io8[7]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("max51_v.sdo");
// synopsys translate_on

wire \inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|clr_dy2~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[9]~1 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[9]~1COUT1_60 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[9]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[10]~3 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[10]~3COUT1_62 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[10]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[11]~5 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[11]~5COUT1_64 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[11]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[12]~7 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[12]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|LessThan0~0_combout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[3]~9 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[3]~9COUT1_50 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[3]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[4]~11 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[4]~11COUT1_52 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[4]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[5]~13 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[5]~13COUT1_54 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[5]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[6]~15 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[6]~15COUT1_56 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[6]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|LessThan0~1_combout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[7]~17 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[7]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[8]~19 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[8]~19COUT1_58 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[8]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|LessThan0~2_combout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[13]~21 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[13]~21COUT1_66 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[13]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[14]~23 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[14]~23COUT1_68 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[14]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[15]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ;
wire \inst_sd|inst_sd_ctrl|shift_ok_dy3~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[2]~27 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[2]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[1]~29 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[1]~29COUT1_48 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[1]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|count[0]~31 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[0]~31COUT1_46 ;
wire \inst_ec11b|inst_ec11b_ctrl|count[0]~regout ;
wire \CPU_ALE_i~combout ;
wire \CPU_DA_io8[0]~0 ;
wire \CPU_DA_io8[1]~1 ;
wire \CPU_DA_io8[2]~2 ;
wire \CPU_DA_io8[3]~3 ;
wire \CPU_DA_io8[4]~4 ;
wire \CPU_DA_io8[5]~5 ;
wire \CPU_DA_io8[6]~6 ;
wire \CPU_DA_io8[7]~7 ;
wire \SRAM_DAT_io8[0]~0 ;
wire \SRAM_DAT_io8[1]~1 ;
wire \SRAM_DAT_io8[2]~2 ;
wire \SRAM_DAT_io8[3]~3 ;
wire \SRAM_DAT_io8[4]~4 ;
wire \SRAM_DAT_io8[5]~5 ;
wire \SRAM_DAT_io8[6]~6 ;
wire \SRAM_DAT_io8[7]~7 ;
wire \RESET_N_i~combout ;
wire \inst_cpu_if|cpu_addr[2]~regout ;
wire \inst_cpu_if|cpu_addr[0]~regout ;
wire \inst_cpu_if|cpu_addr[3]~regout ;
wire \inst_cpu_if|cpu_addr[1]~regout ;
wire \inst_ec11b|inst_ec11b_reg|Decoder0~2_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector0~0_combout ;
wire \CPU_nWR_i~combout ;
wire \inst_ec11b|inst_ec11b_reg|Decoder0~0_combout ;
wire \inst_cpu_if|cpu_addr[4]~regout ;
wire \inst_cpu_if|cpu_addr[5]~regout ;
wire \inst_cpu_if|cpu_addr[6]~regout ;
wire \inst_cpu_if|cpu_addr[7]~regout ;
wire \CPU_ADDR_i8[11]~combout ;
wire \inst_cpu_if|cpu_addr[11]~regout ;
wire \CPU_ADDR_i8[9]~combout ;
wire \inst_cpu_if|cpu_addr[9]~regout ;
wire \CPU_ADDR_i8[10]~combout ;
wire \inst_cpu_if|cpu_addr[10]~regout ;
wire \CPU_ADDR_i8[8]~combout ;
wire \inst_cpu_if|cpu_addr[8]~regout ;
wire \inst_cpu_if|Equal0~1_combout ;
wire \CPU_ADDR_i8[15]~combout ;
wire \inst_cpu_if|cpu_addr[15]~regout ;
wire \CPU_ADDR_i8[12]~combout ;
wire \inst_cpu_if|cpu_addr[12]~regout ;
wire \CPU_ADDR_i8[13]~combout ;
wire \inst_cpu_if|cpu_addr[13]~regout ;
wire \CPU_ADDR_i8[14]~combout ;
wire \inst_cpu_if|cpu_addr[14]~regout ;
wire \inst_cpu_if|Equal0~0_combout ;
wire \inst_cpu_if|Equal0~2_combout ;
wire \inst_cpu_if|Equal3~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ;
wire \inst_ec11b|inst_ec11b_reg|ec11b_clr_r~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|ec11b_clr_r ;
wire \inst_ec11b|inst_ec11b_ctrl|clr_dy1~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ;
wire \EC11E_B_i~combout ;
wire \inst_ec11b|inst_ec11b_ctrl|bxi_dy1~regout ;
wire \EC11E_A_i~combout ;
wire \inst_ec11b|inst_ec11b_ctrl|axi_dy1~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|bxi_dy2~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|axi_dy2~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|Equal1~0 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~1 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~1COUT1_24 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~3 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~3COUT1_26 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~5 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~5COUT1_28 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~regout ;
wire \inst_ec11b|inst_ec11b_reg|WideOr1~0_combout ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~7 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~7COUT1_30 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~9 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~11 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~11COUT1_32 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~13 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~13COUT1_34 ;
wire \inst_ec11b|inst_ec11b_ctrl|rva_r8[7]~regout ;
wire \inst_ec11b|inst_ec11b_reg|WideOr1~1_combout ;
wire \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector17~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~combout ;
wire \inst_ec11b|inst_ec11b_ctrl|Equal0~0 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~1 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~1COUT1_24 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~3 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~3COUT1_26 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~5 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~5COUT1_28 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~7 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~7COUT1_30 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~9 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~11 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~11COUT1_32 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~regout ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~13 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~13COUT1_34 ;
wire \inst_ec11b|inst_ec11b_ctrl|lva_r8[7]~regout ;
wire \inst_ec11b|inst_ec11b_reg|WideOr0~1_combout ;
wire \inst_ec11b|inst_ec11b_reg|WideOr0~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|WideOr0~combout ;
wire \inst_ec11b|inst_ec11b_reg|mcu_int_o~combout ;
wire \CPU_nRD_i~combout ;
wire \CPU_nPSEN_i~combout ;
wire \V3_AD_DIR_o~0_combout ;
wire \inst_cpu_if|mcu_cs_o8[7]~2_combout ;
wire \inst_cpu_if|Equal0~3_combout ;
wire \inst_cpu_if|mcu_cs_o8[7]~0_combout ;
wire \inst_cpu_if|mcu_cs_o8[7]~1_combout ;
wire \inst_sram_ctrl|sram_we_no~combout ;
wire \inst_cpu_if|mcu_cs_o8[7]~combout ;
wire \inst_sram_ctrl|sram_oe_no~combout ;
wire \inst_cpu_if|mcu_addr_o16[0]~0_combout ;
wire \inst_cpu_if|mcu_addr_o16[1]~1_combout ;
wire \inst_cpu_if|mcu_addr_o16[2]~2_combout ;
wire \inst_cpu_if|mcu_addr_o16[3]~3_combout ;
wire \inst_cpu_if|mcu_addr_o16[4]~4_combout ;
wire \inst_cpu_if|mcu_addr_o16[5]~5_combout ;
wire \inst_cpu_if|mcu_addr_o16[6]~6_combout ;
wire \inst_cpu_if|mcu_addr_o16[7]~7_combout ;
wire \inst_cpu_if|mcu_addr_o16[8]~8_combout ;
wire \inst_cpu_if|mcu_addr_o16[9]~9_combout ;
wire \inst_cpu_if|mcu_addr_o16[10]~10_combout ;
wire \inst_cpu_if|mcu_addr_o16[11]~11_combout ;
wire \inst_cpu_if|mcu_addr_o16[12]~12_combout ;
wire \inst_cpu_if|mcu_addr_o16[13]~13_combout ;
wire \inst_cpu_if|mcu_addr_o16[14]~14_combout ;
wire \inst_cpu_if|mcu_addr_o16[15]~15_combout ;
wire \inst_sram_ctrl|sram_addr_o17[16]~combout ;
wire \inst_cpu_if|Equal1~0_combout ;
wire \inst_common_reg|lcd_bk_o~0_combout ;
wire \inst_common_reg|lcd_bk_o~combout ;
wire \inst_common_reg|lcd_rst_o~0_combout ;
wire \inst_common_reg|lcd_rst_o~combout ;
wire \inst_lcd_ctrl|lcd_e_o~0_combout ;
wire \inst_lcd_ctrl|lcd_e_o~1_combout ;
wire \inst_cpu_if|Equal2~0_combout ;
wire \inst_common_reg|sound_o~0_combout ;
wire \inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout ;
wire \inst_sd|inst_sd_reg|ssppres_o8[2] ;
wire \inst_sd|inst_sd_ctrl|ssppres_r8[2]~regout ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[0]~regout ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[1]~regout ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[1]~1 ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[1]~1COUT1_22 ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[2]~regout ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[2]~3 ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[2]~3COUT1_24 ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[3]~regout ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[3]~5 ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[3]~5COUT1_26 ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[4]~regout ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[4]~7 ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[5]~regout ;
wire \inst_sd|inst_sd_reg|ssppres_o8[0] ;
wire \inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout ;
wire \inst_sd|inst_sd_ctrl|Mux0~3_combout ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[5]~9 ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[5]~9COUT1_28 ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[6]~regout ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[6]~11 ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[6]~11COUT1_30 ;
wire \inst_sd|inst_sd_ctrl|clk_cnt[7]~regout ;
wire \inst_sd|inst_sd_ctrl|Mux0~4_combout ;
wire \inst_sd|inst_sd_reg|ssppres_o8[1] ;
wire \inst_sd|inst_sd_ctrl|ssppres_r8[1]~regout ;
wire \inst_sd|inst_sd_ctrl|Mux0~5_combout ;
wire \inst_sd|inst_sd_ctrl|Mux0~1_combout ;
wire \inst_sd|inst_sd_ctrl|Mux0~0_combout ;
wire \inst_sd|inst_sd_ctrl|Mux0~2_combout ;
wire \inst_sd|inst_sd_ctrl|Mux0~combout ;
wire \inst_sd|inst_sd_reg|sspshif_o~0_combout ;
wire \inst_sd|inst_sd_ctrl|sttshift_i_dy1~regout ;
wire \inst_sd|inst_sd_ctrl|sttshift_i_dy2~regout ;
wire \inst_sd|inst_sd_ctrl|sttshift_i_dy3~regout ;
wire \inst_sd|inst_sd_ctrl|Selector20~0_combout ;
wire \inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ;
wire \inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout ;
wire \inst_sd|inst_sd_ctrl|WideOr3~2_combout ;
wire \inst_sd|inst_sd_ctrl|sbcnt[0]~regout ;
wire \inst_sd|inst_sd_ctrl|WideOr3~combout ;
wire \inst_sd|inst_sd_ctrl|sbcnt[1]~regout ;
wire \inst_sd|inst_sd_ctrl|Add1~0_combout ;
wire \inst_sd|inst_sd_ctrl|sbcnt[2]~regout ;
wire \inst_sd|inst_sd_ctrl|Selector0~1_combout ;
wire \inst_sd|inst_sd_ctrl|sbcnt[3]~regout ;
wire \inst_sd|inst_sd_ctrl|Selector0~0_combout ;
wire \inst_sd|inst_sd_ctrl|Selector23~0_combout ;
wire \inst_sd|inst_sd_ctrl|shift_ok ;
wire \inst_sd|inst_sd_ctrl|shift_ok_dy1~regout ;
wire \inst_sd|inst_sd_ctrl|shift_ok_dy2~regout ;
wire \inst_sd|inst_sd_ctrl|shift_trigger~0 ;
wire \inst_sd|inst_sd_ctrl|shift_trigger~regout ;
wire \inst_sd|inst_sd_ctrl|current_state.NEGEDGE~regout ;
wire \inst_sd|inst_sd_ctrl|current_state.READY~regout ;
wire \inst_sd|inst_sd_ctrl|Selector19~0_combout ;
wire \inst_sd|inst_sd_ctrl|nstate.POSEDGE_439~combout ;
wire \inst_sd|inst_sd_ctrl|current_state.POSEDGE~regout ;
wire \inst_sd|inst_sd_ctrl|Selector1~0 ;
wire \inst_sd|inst_sd_ctrl|current_state.DELAY~regout ;
wire \inst_sd|inst_sd_ctrl|Selector22~2_combout ;
wire \inst_sd|inst_sd_ctrl|nstate.IDLE_451~combout ;
wire \inst_sd|inst_sd_ctrl|Selector0~2 ;
wire \inst_sd|inst_sd_ctrl|Selector0~3_combout ;
wire \inst_sd|inst_sd_ctrl|current_state.IDLE~regout ;
wire \inst_sd|inst_sd_ctrl|next_state.READY~0_combout ;
wire \inst_sd|inst_sd_ctrl|next_state.POSEDGE~0 ;
wire \inst_sd|inst_sd_ctrl|spi_sck~regout ;
wire \inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout ;
wire \inst_sd|inst_sd_reg|ssptdat_o8[6]~combout ;
wire \inst_sd|inst_sd_reg|ssptdat_o8[5]~combout ;
wire \inst_sd|inst_sd_reg|ssptdat_o8[4]~combout ;
wire \inst_sd|inst_sd_reg|ssptdat_o8[3]~combout ;
wire \inst_sd|inst_sd_reg|ssptdat_o8[2]~combout ;
wire \inst_sd|inst_sd_reg|ssptdat_o8[1]~combout ;
wire \inst_sd|inst_sd_reg|ssptdat_o8[0]~combout ;
wire \SD_SDI_i~combout ;
wire \inst_sd|inst_sd_ctrl|sspsreg[0]~regout ;
wire \inst_sd|inst_sd_ctrl|sspsreg[1]~regout ;
wire \inst_sd|inst_sd_ctrl|sspsreg[2]~regout ;
wire \inst_sd|inst_sd_ctrl|sspsreg[3]~regout ;
wire \inst_sd|inst_sd_ctrl|sspsreg[4]~regout ;
wire \inst_sd|inst_sd_ctrl|sspsreg[5]~regout ;
wire \inst_sd|inst_sd_ctrl|sspsreg[6]~regout ;
wire \inst_sd|inst_sd_reg|ssptdat_o8[7]~combout ;
wire \inst_sd|inst_sd_ctrl|sspsreg[7]~regout ;
wire \inst_sd|inst_sd_ctrl|Selector3~3_combout ;
wire \inst_sd|inst_sd_ctrl|spi_sdo~regout ;
wire \inst_key|inst_key_ctrl|count[0]~regout ;
wire \inst_key|inst_key_ctrl|count[0]~11 ;
wire \inst_key|inst_key_ctrl|count[0]~11COUT1_18 ;
wire \inst_key|inst_key_ctrl|count[1]~regout ;
wire \inst_key|inst_key_ctrl|count[1]~5 ;
wire \inst_key|inst_key_ctrl|count[1]~5COUT1_20 ;
wire \inst_key|inst_key_ctrl|count[2]~regout ;
wire \inst_key|inst_key_ctrl|count[2]~1 ;
wire \inst_key|inst_key_ctrl|count[3]~regout ;
wire \inst_key|inst_key_ctrl|count[3]~3 ;
wire \inst_key|inst_key_ctrl|count[3]~3COUT1_22 ;
wire \inst_key|inst_key_ctrl|count[4]~regout ;
wire \inst_key|inst_key_ctrl|count[4]~9 ;
wire \inst_key|inst_key_ctrl|count[4]~9COUT1_24 ;
wire \inst_key|inst_key_ctrl|count[5]~regout ;
wire \inst_key|inst_key_ctrl|LessThan0~0_combout ;
wire \inst_key|inst_key_ctrl|LessThan0~1_combout ;
wire \inst_key|inst_key_ctrl|clk_500khz~regout ;
wire \KEY_COL_i4[3]~combout ;
wire \KEY_COL_i4[2]~combout ;
wire \KEY_COL_i4[1]~combout ;
wire \KEY_COL_i4[0]~combout ;
wire \inst_key|inst_key_ctrl|Equal0~0_combout ;
wire \inst_key|inst_key_ctrl|state.000~regout ;
wire \inst_key|inst_key_ctrl|state.001~regout ;
wire \inst_key|inst_key_ctrl|state.010~regout ;
wire \inst_key|inst_key_ctrl|state.101~regout ;
wire \inst_key|inst_key_ctrl|Selector5~0_combout ;
wire \inst_key|inst_key_ctrl|row_r2[0]~regout ;
wire \inst_key|inst_key_ctrl|row_r2[1]~regout ;
wire \inst_common_reg|sound_o~1_combout ;
wire \inst_common_reg|sound_o~combout ;
wire \CLK_50M_i~combout ;
wire \inst_sd|inst_sd_reg|sspshif_o~1 ;
wire \inst_cpu_if|mcu_rddat[4]~2_combout ;
wire \inst_cpu_if|mcu_rddat[4]~1_combout ;
wire \inst_cpu_if|mcu_rddat[4]~3_combout ;
wire \inst_sd|inst_sd_reg|always0~0_combout ;
wire \inst_sd|inst_sd_ctrl|st_idle~regout ;
wire \inst_sd|inst_sd_reg|Selector7~3_combout ;
wire \inst_sd|inst_sd_reg|test_r8[7]~0_combout ;
wire \inst_sd|inst_sd_reg|test_r8[0]~combout ;
wire \inst_sd|inst_sd_reg|Selector7~4_combout ;
wire \inst_sd|inst_sd_reg|Selector7~5_combout ;
wire \inst_sd|inst_sd_reg|mcu_rddat_o8[0]~combout ;
wire \inst_cpu_if|mcu_rddat[0]~7_combout ;
wire \inst_common_reg|Selector7~0_combout ;
wire \inst_common_reg|led_o8[7]~0_combout ;
wire \inst_common_reg|led_o8[0]~combout ;
wire \inst_common_reg|Selector7~1_combout ;
wire \inst_ec11b|inst_ec11b_reg|Decoder0~4_combout ;
wire \inst_common_reg|test_r[7]~0_combout ;
wire \inst_common_reg|test_r[0]~combout ;
wire \inst_common_reg|Selector7~2_combout ;
wire \inst_common_reg|Selector7~3_combout ;
wire \inst_common_reg|always0~0_combout ;
wire \inst_common_reg|mcu_rddat_o8[0]~combout ;
wire \inst_cpu_if|mcu_rddat[4]~4_combout ;
wire \inst_cpu_if|mcu_rddat[4]~5_combout ;
wire \inst_cpu_if|mcu_rddat[0]~6_combout ;
wire \inst_cpu_if|mcu_rddat[0]~8_combout ;
wire \inst_ec11b|inst_ec11b_reg|always0~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector8~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector8~1_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector16~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|test_r8[0]~combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector8~2_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector8~3_combout ;
wire \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0]~combout ;
wire \inst_cpu_if|mcu_rddat[0]~0_combout ;
wire \inst_cpu_if|mcu_rddat[0]~9_combout ;
wire \inst_cpu_if|mcu_rddat[0]~10_combout ;
wire \inst_sd|inst_sd_reg|Selector7~2_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector15~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|test_r8[1]~combout ;
wire \inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector7~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector7~1_combout ;
wire \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1]~combout ;
wire \inst_cpu_if|mcu_rddat[1]~11_combout ;
wire \inst_common_reg|test_r[1]~combout ;
wire \inst_common_reg|led_o8[1]~combout ;
wire \inst_common_reg|Selector6~0_combout ;
wire \inst_common_reg|mcu_rddat_o8[1]~combout ;
wire \inst_cpu_if|mcu_rddat[1]~12_combout ;
wire \inst_sd|inst_sd_reg|test_r8[1]~combout ;
wire \inst_ec11b|inst_ec11b_reg|Decoder0~5_combout ;
wire \inst_sd|inst_sd_reg|Selector6~0_combout ;
wire \inst_sd|inst_sd_reg|Selector6~1_combout ;
wire \inst_sd|inst_sd_reg|mcu_rddat_o8[1]~combout ;
wire \inst_cpu_if|mcu_rddat[1]~13_combout ;
wire \inst_cpu_if|mcu_rddat[1]~14_combout ;
wire \inst_cpu_if|mcu_rddat[1]~15_combout ;
wire \inst_cpu_if|mcu_rddat[1]~16_combout ;
wire \inst_sd|inst_sd_reg|test_r8[2]~combout ;
wire \inst_sd|inst_sd_reg|Selector5~0_combout ;
wire \inst_sd|inst_sd_reg|Selector5~1_combout ;
wire \inst_sd|inst_sd_reg|mcu_rddat_o8[2]~combout ;
wire \inst_cpu_if|mcu_rddat[2]~19_combout ;
wire \inst_common_reg|test_r[2]~combout ;
wire \inst_common_reg|led_o8[2]~combout ;
wire \inst_common_reg|Selector5~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|Decoder0~6_combout ;
wire \inst_common_reg|Selector5~1_combout ;
wire \inst_common_reg|mcu_rddat_o8[2]~combout ;
wire \inst_cpu_if|mcu_rddat[2]~18_combout ;
wire \inst_cpu_if|mcu_rddat[2]~20_combout ;
wire \inst_cpu_if|mcu_rddat[2]~17_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector6~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector14~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|test_r8[2]~combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector6~1_combout ;
wire \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2]~combout ;
wire \inst_cpu_if|mcu_rddat[2]~21_combout ;
wire \inst_cpu_if|mcu_rddat[2]~22_combout ;
wire \inst_cpu_if|mcu_rddat[3]~23_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector5~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector13~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|test_r8[3]~combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector5~1_combout ;
wire \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3]~combout ;
wire \inst_common_reg|test_r[3]~combout ;
wire \inst_common_reg|led_o8[3]~combout ;
wire \inst_common_reg|Selector4~0_combout ;
wire \inst_common_reg|mcu_rddat_o8[3]~combout ;
wire \inst_cpu_if|mcu_rddat[3]~24_combout ;
wire \inst_sd|inst_sd_reg|ssppres_o8[3]~combout ;
wire \inst_sd|inst_sd_reg|Selector4~0_combout ;
wire \inst_sd|inst_sd_reg|test_r8[3]~combout ;
wire \inst_sd|inst_sd_reg|Selector4~1_combout ;
wire \inst_sd|inst_sd_reg|mcu_rddat_o8[3]~combout ;
wire \inst_cpu_if|mcu_rddat[3]~25_combout ;
wire \inst_cpu_if|mcu_rddat[3]~26_combout ;
wire \inst_cpu_if|mcu_rddat[3]~27_combout ;
wire \inst_cpu_if|mcu_rddat[3]~28_combout ;
wire \inst_common_reg|led_o8[4]~combout ;
wire \inst_common_reg|Selector3~0_combout ;
wire \inst_common_reg|test_r[4]~combout ;
wire \inst_common_reg|Selector3~1_combout ;
wire \inst_common_reg|mcu_rddat_o8[4]~combout ;
wire \inst_cpu_if|mcu_rddat[4]~30_combout ;
wire \inst_sd|inst_sd_reg|test_r8[4]~combout ;
wire \inst_sd|inst_sd_reg|ssppres_o8[4]~combout ;
wire \inst_sd|inst_sd_reg|Selector3~0_combout ;
wire \inst_sd|inst_sd_reg|Selector3~1_combout ;
wire \inst_sd|inst_sd_reg|mcu_rddat_o8[4]~combout ;
wire \inst_cpu_if|mcu_rddat[4]~31_combout ;
wire \inst_cpu_if|mcu_rddat[4]~32_combout ;
wire \inst_cpu_if|mcu_rddat[4]~29_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector4~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector12~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|test_r8[4]~combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector4~1_combout ;
wire \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4]~combout ;
wire \inst_cpu_if|mcu_rddat[4]~33_combout ;
wire \inst_cpu_if|mcu_rddat[4]~34_combout ;
wire \inst_cpu_if|mcu_rddat[5]~35_combout ;
wire \inst_sd|inst_sd_reg|test_r8[5]~combout ;
wire \inst_sd|inst_sd_reg|ssppres_o8[5]~combout ;
wire \inst_sd|inst_sd_reg|Selector2~0_combout ;
wire \inst_sd|inst_sd_reg|Selector2~1_combout ;
wire \inst_sd|inst_sd_reg|mcu_rddat_o8[5]~combout ;
wire \inst_cpu_if|mcu_rddat[5]~37_combout ;
wire \inst_common_reg|led_o8[5]~combout ;
wire \inst_common_reg|test_r[5]~combout ;
wire \inst_common_reg|Selector2~0_combout ;
wire \inst_common_reg|mcu_rddat_o8[5]~combout ;
wire \inst_cpu_if|mcu_rddat[5]~36_combout ;
wire \inst_cpu_if|mcu_rddat[5]~38_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector11~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|test_r8[5]~combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector3~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector3~1_combout ;
wire \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5]~combout ;
wire \inst_cpu_if|mcu_rddat[5]~39_combout ;
wire \inst_cpu_if|mcu_rddat[5]~40_combout ;
wire \inst_cpu_if|mcu_rddat[6]~41_combout ;
wire \inst_sd|inst_sd_reg|test_r8[6]~combout ;
wire \inst_sd|inst_sd_reg|ssppres_o8[6]~combout ;
wire \inst_sd|inst_sd_reg|Selector1~0_combout ;
wire \inst_sd|inst_sd_reg|Selector1~1_combout ;
wire \inst_sd|inst_sd_reg|mcu_rddat_o8[6]~combout ;
wire \inst_cpu_if|mcu_rddat[6]~43_combout ;
wire \inst_common_reg|led_o8[6]~combout ;
wire \inst_common_reg|Selector1~0_combout ;
wire \inst_common_reg|test_r[6]~combout ;
wire \inst_common_reg|Selector1~1_combout ;
wire \inst_common_reg|mcu_rddat_o8[6]~combout ;
wire \inst_cpu_if|mcu_rddat[6]~42_combout ;
wire \inst_cpu_if|mcu_rddat[6]~44_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector2~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector10~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|test_r8[6]~combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector2~1_combout ;
wire \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6]~combout ;
wire \inst_cpu_if|mcu_rddat[6]~45_combout ;
wire \inst_cpu_if|mcu_rddat[6]~46_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector1~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector9~0_combout ;
wire \inst_ec11b|inst_ec11b_reg|test_r8[7]~combout ;
wire \inst_ec11b|inst_ec11b_reg|Selector1~1_combout ;
wire \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7]~combout ;
wire \inst_common_reg|test_r[7]~combout ;
wire \inst_common_reg|led_o8[7]~combout ;
wire \inst_common_reg|Selector0~0_combout ;
wire \inst_common_reg|mcu_rddat_o8[7]~combout ;
wire \inst_cpu_if|mcu_rddat[7]~48_combout ;
wire \inst_sd|inst_sd_reg|ssppres_o8[7]~combout ;
wire \inst_sd|inst_sd_reg|Selector0~0_combout ;
wire \inst_sd|inst_sd_reg|test_r8[7]~combout ;
wire \inst_sd|inst_sd_reg|Selector0~1_combout ;
wire \inst_sd|inst_sd_reg|mcu_rddat_o8[7]~combout ;
wire \inst_cpu_if|mcu_rddat[7]~49_combout ;
wire \inst_cpu_if|mcu_rddat[7]~50_combout ;
wire \inst_cpu_if|mcu_rddat[7]~47_combout ;
wire \inst_cpu_if|mcu_rddat[7]~51_combout ;
wire \inst_cpu_if|mcu_rddat[7]~52_combout ;
wire \inst_sram_ctrl|sram_data_io8~8_combout ;


// Location: LC_X12_Y5_N9
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|clk_500khz (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout  $ ((\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.datac(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|clk_500khz .lut_mask = "3c3c";
defparam \inst_ec11b|inst_ec11b_ctrl|clk_500khz .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|clk_500khz .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|clk_500khz .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|clk_500khz .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_ctrl|clk_500khz .synch_mode = "off";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CPU_ALE_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CPU_ALE_i~combout ),
	.padio(CPU_ALE_i));
// synopsys translate_off
defparam \CPU_ALE_i~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[9] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[9]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|count[9]~regout  $ (((!\inst_ec11b|inst_ec11b_ctrl|count[7]~17  & \inst_ec11b|inst_ec11b_ctrl|count[8]~19 ) # (\inst_ec11b|inst_ec11b_ctrl|count[7]~17  & 
// \inst_ec11b|inst_ec11b_ctrl|count[8]~19COUT1_58 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )
// \inst_ec11b|inst_ec11b_ctrl|count[9]~1  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|count[8]~19 ) # (!\inst_ec11b|inst_ec11b_ctrl|count[9]~regout )))
// \inst_ec11b|inst_ec11b_ctrl|count[9]~1COUT1_60  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|count[8]~19COUT1_58 ) # (!\inst_ec11b|inst_ec11b_ctrl|count[9]~regout )))

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|count[9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|count[7]~17 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|count[8]~19 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|count[8]~19COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[9]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|count[9]~1 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|count[9]~1COUT1_60 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[9] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[9] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[9] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[9] .lut_mask = "3c3f";
defparam \inst_ec11b|inst_ec11b_ctrl|count[9] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[9] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[9] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[9] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[10] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[10]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|count[10]~regout  $ ((!(!\inst_ec11b|inst_ec11b_ctrl|count[7]~17  & \inst_ec11b|inst_ec11b_ctrl|count[9]~1 ) # (\inst_ec11b|inst_ec11b_ctrl|count[7]~17  & 
// \inst_ec11b|inst_ec11b_ctrl|count[9]~1COUT1_60 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )
// \inst_ec11b|inst_ec11b_ctrl|count[10]~3  = CARRY(((\inst_ec11b|inst_ec11b_ctrl|count[10]~regout  & !\inst_ec11b|inst_ec11b_ctrl|count[9]~1 )))
// \inst_ec11b|inst_ec11b_ctrl|count[10]~3COUT1_62  = CARRY(((\inst_ec11b|inst_ec11b_ctrl|count[10]~regout  & !\inst_ec11b|inst_ec11b_ctrl|count[9]~1COUT1_60 )))

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|count[10]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|count[7]~17 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|count[9]~1 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|count[9]~1COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[10]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|count[10]~3 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|count[10]~3COUT1_62 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[10] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[10] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[10] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[10] .lut_mask = "c30c";
defparam \inst_ec11b|inst_ec11b_ctrl|count[10] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[10] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[10] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[10] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[11] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[11]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|count[11]~regout  $ (((((!\inst_ec11b|inst_ec11b_ctrl|count[7]~17  & \inst_ec11b|inst_ec11b_ctrl|count[10]~3 ) # (\inst_ec11b|inst_ec11b_ctrl|count[7]~17  & 
// \inst_ec11b|inst_ec11b_ctrl|count[10]~3COUT1_62 ))))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )
// \inst_ec11b|inst_ec11b_ctrl|count[11]~5  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|count[10]~3 )) # (!\inst_ec11b|inst_ec11b_ctrl|count[11]~regout ))
// \inst_ec11b|inst_ec11b_ctrl|count[11]~5COUT1_64  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|count[10]~3COUT1_62 )) # (!\inst_ec11b|inst_ec11b_ctrl|count[11]~regout ))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|count[11]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|count[7]~17 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|count[10]~3 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|count[10]~3COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[11]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|count[11]~5 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|count[11]~5COUT1_64 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[11] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[11] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[11] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[11] .lut_mask = "5a5f";
defparam \inst_ec11b|inst_ec11b_ctrl|count[11] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[11] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[11] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[11] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[12] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[12]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|count[12]~regout  $ ((((!(!\inst_ec11b|inst_ec11b_ctrl|count[7]~17  & \inst_ec11b|inst_ec11b_ctrl|count[11]~5 ) # (\inst_ec11b|inst_ec11b_ctrl|count[7]~17  & 
// \inst_ec11b|inst_ec11b_ctrl|count[11]~5COUT1_64 ))))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )
// \inst_ec11b|inst_ec11b_ctrl|count[12]~7  = CARRY((\inst_ec11b|inst_ec11b_ctrl|count[12]~regout  & ((!\inst_ec11b|inst_ec11b_ctrl|count[11]~5COUT1_64 ))))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|count[12]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|count[7]~17 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|count[11]~5 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|count[11]~5COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[12]~regout ),
	.cout(\inst_ec11b|inst_ec11b_ctrl|count[12]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[12] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[12] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[12] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[12] .lut_mask = "a50a";
defparam \inst_ec11b|inst_ec11b_ctrl|count[12] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[12] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[12] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[12] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|LessThan0~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|LessThan0~0_combout  = (!\inst_ec11b|inst_ec11b_ctrl|count[11]~regout  & (!\inst_ec11b|inst_ec11b_ctrl|count[10]~regout  & (!\inst_ec11b|inst_ec11b_ctrl|count[12]~regout  & !\inst_ec11b|inst_ec11b_ctrl|count[9]~regout )))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|count[11]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|count[10]~regout ),
	.datac(\inst_ec11b|inst_ec11b_ctrl|count[12]~regout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|count[9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_ctrl|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~0 .lut_mask = "0001";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[3] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[3]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|count[3]~regout  $ ((((\inst_ec11b|inst_ec11b_ctrl|count[2]~27 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )
// \inst_ec11b|inst_ec11b_ctrl|count[3]~9  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|count[2]~27 )) # (!\inst_ec11b|inst_ec11b_ctrl|count[3]~regout ))
// \inst_ec11b|inst_ec11b_ctrl|count[3]~9COUT1_50  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|count[2]~27 )) # (!\inst_ec11b|inst_ec11b_ctrl|count[3]~regout ))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|count[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|count[2]~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[3]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|count[3]~9 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|count[3]~9COUT1_50 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[3] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[3] .lut_mask = "5a5f";
defparam \inst_ec11b|inst_ec11b_ctrl|count[3] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[3] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[3] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[3] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[4] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[4]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|count[4]~regout  $ ((((!(!\inst_ec11b|inst_ec11b_ctrl|count[2]~27  & \inst_ec11b|inst_ec11b_ctrl|count[3]~9 ) # (\inst_ec11b|inst_ec11b_ctrl|count[2]~27  & 
// \inst_ec11b|inst_ec11b_ctrl|count[3]~9COUT1_50 ))))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )
// \inst_ec11b|inst_ec11b_ctrl|count[4]~11  = CARRY((\inst_ec11b|inst_ec11b_ctrl|count[4]~regout  & ((!\inst_ec11b|inst_ec11b_ctrl|count[3]~9 ))))
// \inst_ec11b|inst_ec11b_ctrl|count[4]~11COUT1_52  = CARRY((\inst_ec11b|inst_ec11b_ctrl|count[4]~regout  & ((!\inst_ec11b|inst_ec11b_ctrl|count[3]~9COUT1_50 ))))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|count[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|count[2]~27 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|count[3]~9 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|count[3]~9COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[4]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|count[4]~11 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|count[4]~11COUT1_52 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[4] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[4] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[4] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[4] .lut_mask = "a50a";
defparam \inst_ec11b|inst_ec11b_ctrl|count[4] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[4] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[4] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[4] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[5] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[5]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|count[5]~regout  $ (((!\inst_ec11b|inst_ec11b_ctrl|count[2]~27  & \inst_ec11b|inst_ec11b_ctrl|count[4]~11 ) # (\inst_ec11b|inst_ec11b_ctrl|count[2]~27  & 
// \inst_ec11b|inst_ec11b_ctrl|count[4]~11COUT1_52 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )
// \inst_ec11b|inst_ec11b_ctrl|count[5]~13  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|count[4]~11 ) # (!\inst_ec11b|inst_ec11b_ctrl|count[5]~regout )))
// \inst_ec11b|inst_ec11b_ctrl|count[5]~13COUT1_54  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|count[4]~11COUT1_52 ) # (!\inst_ec11b|inst_ec11b_ctrl|count[5]~regout )))

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|count[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|count[2]~27 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|count[4]~11 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|count[4]~11COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[5]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|count[5]~13 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|count[5]~13COUT1_54 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[5] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[5] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[5] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[5] .lut_mask = "3c3f";
defparam \inst_ec11b|inst_ec11b_ctrl|count[5] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[5] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[5] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[5] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[6] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[6]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|count[6]~regout  $ ((((!(!\inst_ec11b|inst_ec11b_ctrl|count[2]~27  & \inst_ec11b|inst_ec11b_ctrl|count[5]~13 ) # (\inst_ec11b|inst_ec11b_ctrl|count[2]~27  & 
// \inst_ec11b|inst_ec11b_ctrl|count[5]~13COUT1_54 ))))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )
// \inst_ec11b|inst_ec11b_ctrl|count[6]~15  = CARRY((\inst_ec11b|inst_ec11b_ctrl|count[6]~regout  & ((!\inst_ec11b|inst_ec11b_ctrl|count[5]~13 ))))
// \inst_ec11b|inst_ec11b_ctrl|count[6]~15COUT1_56  = CARRY((\inst_ec11b|inst_ec11b_ctrl|count[6]~regout  & ((!\inst_ec11b|inst_ec11b_ctrl|count[5]~13COUT1_54 ))))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|count[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|count[2]~27 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|count[5]~13 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|count[5]~13COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[6]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|count[6]~15 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|count[6]~15COUT1_56 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[6] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[6] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[6] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[6] .lut_mask = "a50a";
defparam \inst_ec11b|inst_ec11b_ctrl|count[6] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[6] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[6] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[6] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|LessThan0~1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|LessThan0~1_combout  = (!\inst_ec11b|inst_ec11b_ctrl|count[6]~regout  & (((!\inst_ec11b|inst_ec11b_ctrl|count[4]~regout  & !\inst_ec11b|inst_ec11b_ctrl|count[3]~regout )) # (!\inst_ec11b|inst_ec11b_ctrl|count[5]~regout )))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|count[4]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|count[6]~regout ),
	.datac(\inst_ec11b|inst_ec11b_ctrl|count[5]~regout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|count[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_ctrl|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~1 .lut_mask = "0313";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~1 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[7] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[7]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|count[7]~regout  $ (((!\inst_ec11b|inst_ec11b_ctrl|count[2]~27  & \inst_ec11b|inst_ec11b_ctrl|count[6]~15 ) # (\inst_ec11b|inst_ec11b_ctrl|count[2]~27  & 
// \inst_ec11b|inst_ec11b_ctrl|count[6]~15COUT1_56 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )
// \inst_ec11b|inst_ec11b_ctrl|count[7]~17  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|count[6]~15COUT1_56 ) # (!\inst_ec11b|inst_ec11b_ctrl|count[7]~regout )))

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|count[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|count[2]~27 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|count[6]~15 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|count[6]~15COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[7]~regout ),
	.cout(\inst_ec11b|inst_ec11b_ctrl|count[7]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[7] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[7] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[7] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[7] .lut_mask = "3c3f";
defparam \inst_ec11b|inst_ec11b_ctrl|count[7] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[7] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[7] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[7] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[8] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[8]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|count[8]~regout  $ ((!\inst_ec11b|inst_ec11b_ctrl|count[7]~17 ))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout 
// , )
// \inst_ec11b|inst_ec11b_ctrl|count[8]~19  = CARRY(((\inst_ec11b|inst_ec11b_ctrl|count[8]~regout  & !\inst_ec11b|inst_ec11b_ctrl|count[7]~17 )))
// \inst_ec11b|inst_ec11b_ctrl|count[8]~19COUT1_58  = CARRY(((\inst_ec11b|inst_ec11b_ctrl|count[8]~regout  & !\inst_ec11b|inst_ec11b_ctrl|count[7]~17 )))

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|count[8]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|count[7]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[8]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|count[8]~19 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|count[8]~19COUT1_58 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[8] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[8] .lut_mask = "c30c";
defparam \inst_ec11b|inst_ec11b_ctrl|count[8] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[8] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[8] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[8] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|LessThan0~2 (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|LessThan0~2_combout  = (\inst_ec11b|inst_ec11b_ctrl|LessThan0~0_combout  & (((\inst_ec11b|inst_ec11b_ctrl|LessThan0~1_combout ) # (!\inst_ec11b|inst_ec11b_ctrl|count[7]~regout )) # (!\inst_ec11b|inst_ec11b_ctrl|count[8]~regout 
// )))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|count[8]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|count[7]~regout ),
	.datac(\inst_ec11b|inst_ec11b_ctrl|LessThan0~1_combout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_ctrl|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~2 .lut_mask = "f700";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~2 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~2 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~2 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~2 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[13] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[13]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|count[13]~regout  $ ((((\inst_ec11b|inst_ec11b_ctrl|count[12]~7 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )
// \inst_ec11b|inst_ec11b_ctrl|count[13]~21  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|count[12]~7 )) # (!\inst_ec11b|inst_ec11b_ctrl|count[13]~regout ))
// \inst_ec11b|inst_ec11b_ctrl|count[13]~21COUT1_66  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|count[12]~7 )) # (!\inst_ec11b|inst_ec11b_ctrl|count[13]~regout ))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|count[13]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|count[12]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[13]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|count[13]~21 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|count[13]~21COUT1_66 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[13] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[13] .lut_mask = "5a5f";
defparam \inst_ec11b|inst_ec11b_ctrl|count[13] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[13] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[13] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[13] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[14] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[14]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|count[14]~regout  $ ((((!(!\inst_ec11b|inst_ec11b_ctrl|count[12]~7  & \inst_ec11b|inst_ec11b_ctrl|count[13]~21 ) # (\inst_ec11b|inst_ec11b_ctrl|count[12]~7  & 
// \inst_ec11b|inst_ec11b_ctrl|count[13]~21COUT1_66 ))))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )
// \inst_ec11b|inst_ec11b_ctrl|count[14]~23  = CARRY((\inst_ec11b|inst_ec11b_ctrl|count[14]~regout  & ((!\inst_ec11b|inst_ec11b_ctrl|count[13]~21 ))))
// \inst_ec11b|inst_ec11b_ctrl|count[14]~23COUT1_68  = CARRY((\inst_ec11b|inst_ec11b_ctrl|count[14]~regout  & ((!\inst_ec11b|inst_ec11b_ctrl|count[13]~21COUT1_66 ))))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|count[14]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|count[12]~7 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|count[13]~21 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|count[13]~21COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[14]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|count[14]~23 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|count[14]~23COUT1_68 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[14] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[14] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[14] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[14] .lut_mask = "a50a";
defparam \inst_ec11b|inst_ec11b_ctrl|count[14] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[14] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[14] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[14] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[15] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[15]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|count[15]~regout  $ (((!\inst_ec11b|inst_ec11b_ctrl|count[12]~7  & \inst_ec11b|inst_ec11b_ctrl|count[14]~23 ) # (\inst_ec11b|inst_ec11b_ctrl|count[12]~7  & 
// \inst_ec11b|inst_ec11b_ctrl|count[14]~23COUT1_68 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|count[15]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|count[12]~7 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|count[14]~23 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|count[14]~23COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[15] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[15] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[15] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[15] .lut_mask = "3c3c";
defparam \inst_ec11b|inst_ec11b_ctrl|count[15] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|count[15] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[15] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[15] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|LessThan0~3 (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout  = (\inst_ec11b|inst_ec11b_ctrl|count[15]~regout ) # ((!\inst_ec11b|inst_ec11b_ctrl|LessThan0~2_combout  & (\inst_ec11b|inst_ec11b_ctrl|count[14]~regout  & \inst_ec11b|inst_ec11b_ctrl|count[13]~regout )))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|count[15]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|LessThan0~2_combout ),
	.datac(\inst_ec11b|inst_ec11b_ctrl|count[14]~regout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|count[13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~3 .lut_mask = "baaa";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~3 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~3 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~3 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~3 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_ctrl|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[2] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[2]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|count[2]~regout  $ ((!\inst_ec11b|inst_ec11b_ctrl|count[1]~29 ))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout 
// , )
// \inst_ec11b|inst_ec11b_ctrl|count[2]~27  = CARRY(((\inst_ec11b|inst_ec11b_ctrl|count[2]~regout  & !\inst_ec11b|inst_ec11b_ctrl|count[1]~29COUT1_48 )))

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|count[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|count[1]~29 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|count[1]~29COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[2]~regout ),
	.cout(\inst_ec11b|inst_ec11b_ctrl|count[2]~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[2] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[2] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[2] .lut_mask = "c30c";
defparam \inst_ec11b|inst_ec11b_ctrl|count[2] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[2] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[2] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[2] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[1] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[1]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|count[1]~regout  $ ((((\inst_ec11b|inst_ec11b_ctrl|count[0]~31 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )
// \inst_ec11b|inst_ec11b_ctrl|count[1]~29  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|count[0]~31 )) # (!\inst_ec11b|inst_ec11b_ctrl|count[1]~regout ))
// \inst_ec11b|inst_ec11b_ctrl|count[1]~29COUT1_48  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|count[0]~31COUT1_46 )) # (!\inst_ec11b|inst_ec11b_ctrl|count[1]~regout ))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|count[1]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|count[0]~31 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|count[0]~31COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[1]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|count[1]~29 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|count[1]~29COUT1_48 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[1] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[1] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|count[1] .lut_mask = "5a5f";
defparam \inst_ec11b|inst_ec11b_ctrl|count[1] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[1] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[1] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[1] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|count[0] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|count[0]~regout  = DFFEAS(((!\inst_ec11b|inst_ec11b_ctrl|count[0]~regout )), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout , )
// \inst_ec11b|inst_ec11b_ctrl|count[0]~31  = CARRY(((\inst_ec11b|inst_ec11b_ctrl|count[0]~regout )))
// \inst_ec11b|inst_ec11b_ctrl|count[0]~31COUT1_46  = CARRY(((\inst_ec11b|inst_ec11b_ctrl|count[0]~regout )))

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|count[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|count[0]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|count[0]~31 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|count[0]~31COUT1_46 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|count[0] .lut_mask = "33cc";
defparam \inst_ec11b|inst_ec11b_ctrl|count[0] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|count[0] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|count[0] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|count[0] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_ctrl|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CPU_DA_io8[0]~I (
	.datain(\inst_cpu_if|mcu_rddat[0]~10_combout ),
	.oe(\V3_AD_DIR_o~0_combout ),
	.combout(\CPU_DA_io8[0]~0 ),
	.padio(CPU_DA_io8[0]));
// synopsys translate_off
defparam \CPU_DA_io8[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CPU_DA_io8[1]~I (
	.datain(\inst_cpu_if|mcu_rddat[1]~16_combout ),
	.oe(\V3_AD_DIR_o~0_combout ),
	.combout(\CPU_DA_io8[1]~1 ),
	.padio(CPU_DA_io8[1]));
// synopsys translate_off
defparam \CPU_DA_io8[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CPU_DA_io8[2]~I (
	.datain(\inst_cpu_if|mcu_rddat[2]~22_combout ),
	.oe(\V3_AD_DIR_o~0_combout ),
	.combout(\CPU_DA_io8[2]~2 ),
	.padio(CPU_DA_io8[2]));
// synopsys translate_off
defparam \CPU_DA_io8[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CPU_DA_io8[3]~I (
	.datain(\inst_cpu_if|mcu_rddat[3]~28_combout ),
	.oe(\V3_AD_DIR_o~0_combout ),
	.combout(\CPU_DA_io8[3]~3 ),
	.padio(CPU_DA_io8[3]));
// synopsys translate_off
defparam \CPU_DA_io8[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CPU_DA_io8[4]~I (
	.datain(\inst_cpu_if|mcu_rddat[4]~34_combout ),
	.oe(\V3_AD_DIR_o~0_combout ),
	.combout(\CPU_DA_io8[4]~4 ),
	.padio(CPU_DA_io8[4]));
// synopsys translate_off
defparam \CPU_DA_io8[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CPU_DA_io8[5]~I (
	.datain(\inst_cpu_if|mcu_rddat[5]~40_combout ),
	.oe(\V3_AD_DIR_o~0_combout ),
	.combout(\CPU_DA_io8[5]~5 ),
	.padio(CPU_DA_io8[5]));
// synopsys translate_off
defparam \CPU_DA_io8[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CPU_DA_io8[6]~I (
	.datain(\inst_cpu_if|mcu_rddat[6]~46_combout ),
	.oe(\V3_AD_DIR_o~0_combout ),
	.combout(\CPU_DA_io8[6]~6 ),
	.padio(CPU_DA_io8[6]));
// synopsys translate_off
defparam \CPU_DA_io8[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CPU_DA_io8[7]~I (
	.datain(\inst_cpu_if|mcu_rddat[7]~52_combout ),
	.oe(\V3_AD_DIR_o~0_combout ),
	.combout(\CPU_DA_io8[7]~7 ),
	.padio(CPU_DA_io8[7]));
// synopsys translate_off
defparam \CPU_DA_io8[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_DAT_io8[0]~I (
	.datain(\CPU_DA_io8[0]~0 ),
	.oe(\inst_sram_ctrl|sram_data_io8~8_combout ),
	.combout(\SRAM_DAT_io8[0]~0 ),
	.padio(SRAM_DAT_io8[0]));
// synopsys translate_off
defparam \SRAM_DAT_io8[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_DAT_io8[1]~I (
	.datain(\CPU_DA_io8[1]~1 ),
	.oe(\inst_sram_ctrl|sram_data_io8~8_combout ),
	.combout(\SRAM_DAT_io8[1]~1 ),
	.padio(SRAM_DAT_io8[1]));
// synopsys translate_off
defparam \SRAM_DAT_io8[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_DAT_io8[2]~I (
	.datain(\CPU_DA_io8[2]~2 ),
	.oe(\inst_sram_ctrl|sram_data_io8~8_combout ),
	.combout(\SRAM_DAT_io8[2]~2 ),
	.padio(SRAM_DAT_io8[2]));
// synopsys translate_off
defparam \SRAM_DAT_io8[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_DAT_io8[3]~I (
	.datain(\CPU_DA_io8[3]~3 ),
	.oe(\inst_sram_ctrl|sram_data_io8~8_combout ),
	.combout(\SRAM_DAT_io8[3]~3 ),
	.padio(SRAM_DAT_io8[3]));
// synopsys translate_off
defparam \SRAM_DAT_io8[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_DAT_io8[4]~I (
	.datain(\CPU_DA_io8[4]~4 ),
	.oe(\inst_sram_ctrl|sram_data_io8~8_combout ),
	.combout(\SRAM_DAT_io8[4]~4 ),
	.padio(SRAM_DAT_io8[4]));
// synopsys translate_off
defparam \SRAM_DAT_io8[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_DAT_io8[5]~I (
	.datain(\CPU_DA_io8[5]~5 ),
	.oe(\inst_sram_ctrl|sram_data_io8~8_combout ),
	.combout(\SRAM_DAT_io8[5]~5 ),
	.padio(SRAM_DAT_io8[5]));
// synopsys translate_off
defparam \SRAM_DAT_io8[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_DAT_io8[6]~I (
	.datain(\CPU_DA_io8[6]~6 ),
	.oe(\inst_sram_ctrl|sram_data_io8~8_combout ),
	.combout(\SRAM_DAT_io8[6]~6 ),
	.padio(SRAM_DAT_io8[6]));
// synopsys translate_off
defparam \SRAM_DAT_io8[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_DAT_io8[7]~I (
	.datain(\CPU_DA_io8[7]~7 ),
	.oe(\inst_sram_ctrl|sram_data_io8~8_combout ),
	.combout(\SRAM_DAT_io8[7]~7 ),
	.padio(SRAM_DAT_io8[7]));
// synopsys translate_off
defparam \SRAM_DAT_io8[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RESET_N_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RESET_N_i~combout ),
	.padio(RESET_N_i));
// synopsys translate_off
defparam \RESET_N_i~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \inst_cpu_if|cpu_addr[2] (
// Equation(s):
// \inst_cpu_if|cpu_addr[2]~regout  = DFFEAS(((\RESET_N_i~combout  & (\CPU_DA_io8[2]~2 ))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(vcc),
	.datab(\RESET_N_i~combout ),
	.datac(\CPU_DA_io8[2]~2 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[2] .lut_mask = "c0c0";
defparam \inst_cpu_if|cpu_addr[2] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[2] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[2] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[2] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \inst_cpu_if|cpu_addr[0] (
// Equation(s):
// \inst_cpu_if|cpu_addr[0]~regout  = DFFEAS((((\CPU_DA_io8[0]~0  & \RESET_N_i~combout ))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU_DA_io8[0]~0 ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[0] .lut_mask = "f000";
defparam \inst_cpu_if|cpu_addr[0] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[0] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[0] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[0] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxii_lcell \inst_cpu_if|cpu_addr[3] (
// Equation(s):
// \inst_cpu_if|cpu_addr[3]~regout  = DFFEAS((\CPU_DA_io8[3]~3  & (((\RESET_N_i~combout )))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(\CPU_DA_io8[3]~3 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[3] .lut_mask = "aa00";
defparam \inst_cpu_if|cpu_addr[3] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[3] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[3] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[3] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \inst_cpu_if|cpu_addr[1] (
// Equation(s):
// \inst_cpu_if|cpu_addr[1]~regout  = DFFEAS(((\CPU_DA_io8[1]~1  & ((\RESET_N_i~combout )))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(vcc),
	.datab(\CPU_DA_io8[1]~1 ),
	.datac(vcc),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[1] .lut_mask = "cc00";
defparam \inst_cpu_if|cpu_addr[1] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[1] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[1] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[1] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \inst_ec11b|inst_ec11b_reg|Decoder0~2 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Decoder0~2_combout  = (\inst_cpu_if|cpu_addr[2]~regout  & (!\inst_cpu_if|cpu_addr[0]~regout  & (!\inst_cpu_if|cpu_addr[3]~regout  & !\inst_cpu_if|cpu_addr[1]~regout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[2]~regout ),
	.datab(\inst_cpu_if|cpu_addr[0]~regout ),
	.datac(\inst_cpu_if|cpu_addr[3]~regout ),
	.datad(\inst_cpu_if|cpu_addr[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~2 .lut_mask = "0002";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~2 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~2 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~2 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~2 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector0~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector0~0_combout  = ((\CPU_DA_io8[0]~0  & (\inst_ec11b|inst_ec11b_reg|Decoder0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\CPU_DA_io8[0]~0 ),
	.datac(\inst_ec11b|inst_ec11b_reg|Decoder0~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector0~0 .lut_mask = "c0c0";
defparam \inst_ec11b|inst_ec11b_reg|Selector0~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector0~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector0~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector0~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CPU_nWR_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CPU_nWR_i~combout ),
	.padio(CPU_nWR_i));
// synopsys translate_off
defparam \CPU_nWR_i~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \inst_ec11b|inst_ec11b_reg|Decoder0~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Decoder0~0_combout  = (!\inst_cpu_if|cpu_addr[2]~regout  & (\inst_cpu_if|cpu_addr[0]~regout  & (!\inst_cpu_if|cpu_addr[3]~regout  & \inst_cpu_if|cpu_addr[1]~regout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[2]~regout ),
	.datab(\inst_cpu_if|cpu_addr[0]~regout ),
	.datac(\inst_cpu_if|cpu_addr[3]~regout ),
	.datad(\inst_cpu_if|cpu_addr[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~0 .lut_mask = "0400";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N9
maxii_lcell \inst_cpu_if|cpu_addr[4] (
// Equation(s):
// \inst_cpu_if|cpu_addr[4]~regout  = DFFEAS((((\CPU_DA_io8[4]~4  & \RESET_N_i~combout ))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU_DA_io8[4]~4 ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[4] .lut_mask = "f000";
defparam \inst_cpu_if|cpu_addr[4] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[4] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[4] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[4] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \inst_cpu_if|cpu_addr[5] (
// Equation(s):
// \inst_cpu_if|cpu_addr[5]~regout  = DFFEAS((((\RESET_N_i~combout  & \CPU_DA_io8[5]~5 ))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RESET_N_i~combout ),
	.datad(\CPU_DA_io8[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[5] .lut_mask = "f000";
defparam \inst_cpu_if|cpu_addr[5] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[5] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[5] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[5] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxii_lcell \inst_cpu_if|cpu_addr[6] (
// Equation(s):
// \inst_cpu_if|cpu_addr[6]~regout  = DFFEAS((\RESET_N_i~combout  & (((\CPU_DA_io8[6]~6 )))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(\RESET_N_i~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU_DA_io8[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[6] .lut_mask = "aa00";
defparam \inst_cpu_if|cpu_addr[6] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[6] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[6] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[6] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxii_lcell \inst_cpu_if|cpu_addr[7] (
// Equation(s):
// \inst_cpu_if|cpu_addr[7]~regout  = DFFEAS((\CPU_DA_io8[7]~7  & (((\RESET_N_i~combout )))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(\CPU_DA_io8[7]~7 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[7] .lut_mask = "aa00";
defparam \inst_cpu_if|cpu_addr[7] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[7] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[7] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[7] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CPU_ADDR_i8[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CPU_ADDR_i8[11]~combout ),
	.padio(CPU_ADDR_i8[11]));
// synopsys translate_off
defparam \CPU_ADDR_i8[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \inst_cpu_if|cpu_addr[11] (
// Equation(s):
// \inst_cpu_if|cpu_addr[11]~regout  = DFFEAS((((\CPU_ADDR_i8[11]~combout  & \RESET_N_i~combout ))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU_ADDR_i8[11]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[11] .lut_mask = "f000";
defparam \inst_cpu_if|cpu_addr[11] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[11] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[11] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[11] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[11] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CPU_ADDR_i8[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CPU_ADDR_i8[9]~combout ),
	.padio(CPU_ADDR_i8[9]));
// synopsys translate_off
defparam \CPU_ADDR_i8[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \inst_cpu_if|cpu_addr[9] (
// Equation(s):
// \inst_cpu_if|cpu_addr[9]~regout  = DFFEAS((((\CPU_ADDR_i8[9]~combout  & \RESET_N_i~combout ))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU_ADDR_i8[9]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[9] .lut_mask = "f000";
defparam \inst_cpu_if|cpu_addr[9] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[9] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[9] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[9] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[9] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CPU_ADDR_i8[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CPU_ADDR_i8[10]~combout ),
	.padio(CPU_ADDR_i8[10]));
// synopsys translate_off
defparam \CPU_ADDR_i8[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \inst_cpu_if|cpu_addr[10] (
// Equation(s):
// \inst_cpu_if|cpu_addr[10]~regout  = DFFEAS((\CPU_ADDR_i8[10]~combout  & (((\RESET_N_i~combout )))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(\CPU_ADDR_i8[10]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[10] .lut_mask = "aa00";
defparam \inst_cpu_if|cpu_addr[10] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[10] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[10] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[10] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[10] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CPU_ADDR_i8[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CPU_ADDR_i8[8]~combout ),
	.padio(CPU_ADDR_i8[8]));
// synopsys translate_off
defparam \CPU_ADDR_i8[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \inst_cpu_if|cpu_addr[8] (
// Equation(s):
// \inst_cpu_if|cpu_addr[8]~regout  = DFFEAS(((\CPU_ADDR_i8[8]~combout  & ((\RESET_N_i~combout )))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(vcc),
	.datab(\CPU_ADDR_i8[8]~combout ),
	.datac(vcc),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[8] .lut_mask = "cc00";
defparam \inst_cpu_if|cpu_addr[8] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[8] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[8] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[8] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \inst_cpu_if|Equal0~1 (
// Equation(s):
// \inst_cpu_if|Equal0~1_combout  = (\inst_cpu_if|cpu_addr[11]~regout  & (\inst_cpu_if|cpu_addr[9]~regout  & (\inst_cpu_if|cpu_addr[10]~regout  & \inst_cpu_if|cpu_addr[8]~regout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[11]~regout ),
	.datab(\inst_cpu_if|cpu_addr[9]~regout ),
	.datac(\inst_cpu_if|cpu_addr[10]~regout ),
	.datad(\inst_cpu_if|cpu_addr[8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|Equal0~1 .lut_mask = "8000";
defparam \inst_cpu_if|Equal0~1 .operation_mode = "normal";
defparam \inst_cpu_if|Equal0~1 .output_mode = "comb_only";
defparam \inst_cpu_if|Equal0~1 .register_cascade_mode = "off";
defparam \inst_cpu_if|Equal0~1 .sum_lutc_input = "datac";
defparam \inst_cpu_if|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CPU_ADDR_i8[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CPU_ADDR_i8[15]~combout ),
	.padio(CPU_ADDR_i8[15]));
// synopsys translate_off
defparam \CPU_ADDR_i8[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y10_N6
maxii_lcell \inst_cpu_if|cpu_addr[15] (
// Equation(s):
// \inst_cpu_if|cpu_addr[15]~regout  = DFFEAS((((\CPU_ADDR_i8[15]~combout  & \RESET_N_i~combout ))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU_ADDR_i8[15]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[15] .lut_mask = "f000";
defparam \inst_cpu_if|cpu_addr[15] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[15] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[15] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[15] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[15] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CPU_ADDR_i8[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CPU_ADDR_i8[12]~combout ),
	.padio(CPU_ADDR_i8[12]));
// synopsys translate_off
defparam \CPU_ADDR_i8[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y10_N7
maxii_lcell \inst_cpu_if|cpu_addr[12] (
// Equation(s):
// \inst_cpu_if|cpu_addr[12]~regout  = DFFEAS(((\CPU_ADDR_i8[12]~combout  & ((\RESET_N_i~combout )))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(vcc),
	.datab(\CPU_ADDR_i8[12]~combout ),
	.datac(vcc),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[12] .lut_mask = "cc00";
defparam \inst_cpu_if|cpu_addr[12] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[12] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[12] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[12] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[12] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CPU_ADDR_i8[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CPU_ADDR_i8[13]~combout ),
	.padio(CPU_ADDR_i8[13]));
// synopsys translate_off
defparam \CPU_ADDR_i8[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y10_N5
maxii_lcell \inst_cpu_if|cpu_addr[13] (
// Equation(s):
// \inst_cpu_if|cpu_addr[13]~regout  = DFFEAS((((\CPU_ADDR_i8[13]~combout  & \RESET_N_i~combout ))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU_ADDR_i8[13]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[13] .lut_mask = "f000";
defparam \inst_cpu_if|cpu_addr[13] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[13] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[13] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[13] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[13] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CPU_ADDR_i8[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CPU_ADDR_i8[14]~combout ),
	.padio(CPU_ADDR_i8[14]));
// synopsys translate_off
defparam \CPU_ADDR_i8[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y10_N4
maxii_lcell \inst_cpu_if|cpu_addr[14] (
// Equation(s):
// \inst_cpu_if|cpu_addr[14]~regout  = DFFEAS((\CPU_ADDR_i8[14]~combout  & (((\RESET_N_i~combout )))), !GLOBAL(\CPU_ALE_i~combout ), VCC, , , , , , )

	.clk(!\CPU_ALE_i~combout ),
	.dataa(\CPU_ADDR_i8[14]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_cpu_if|cpu_addr[14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|cpu_addr[14] .lut_mask = "aa00";
defparam \inst_cpu_if|cpu_addr[14] .operation_mode = "normal";
defparam \inst_cpu_if|cpu_addr[14] .output_mode = "reg_only";
defparam \inst_cpu_if|cpu_addr[14] .register_cascade_mode = "off";
defparam \inst_cpu_if|cpu_addr[14] .sum_lutc_input = "datac";
defparam \inst_cpu_if|cpu_addr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N2
maxii_lcell \inst_cpu_if|Equal0~0 (
// Equation(s):
// \inst_cpu_if|Equal0~0_combout  = (\inst_cpu_if|cpu_addr[15]~regout  & (\inst_cpu_if|cpu_addr[12]~regout  & (\inst_cpu_if|cpu_addr[13]~regout  & \inst_cpu_if|cpu_addr[14]~regout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[15]~regout ),
	.datab(\inst_cpu_if|cpu_addr[12]~regout ),
	.datac(\inst_cpu_if|cpu_addr[13]~regout ),
	.datad(\inst_cpu_if|cpu_addr[14]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|Equal0~0 .lut_mask = "8000";
defparam \inst_cpu_if|Equal0~0 .operation_mode = "normal";
defparam \inst_cpu_if|Equal0~0 .output_mode = "comb_only";
defparam \inst_cpu_if|Equal0~0 .register_cascade_mode = "off";
defparam \inst_cpu_if|Equal0~0 .sum_lutc_input = "datac";
defparam \inst_cpu_if|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \inst_cpu_if|Equal0~2 (
// Equation(s):
// \inst_cpu_if|Equal0~2_combout  = (\inst_cpu_if|cpu_addr[7]~regout  & (((\inst_cpu_if|Equal0~1_combout  & \inst_cpu_if|Equal0~0_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[7]~regout ),
	.datab(vcc),
	.datac(\inst_cpu_if|Equal0~1_combout ),
	.datad(\inst_cpu_if|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|Equal0~2 .lut_mask = "a000";
defparam \inst_cpu_if|Equal0~2 .operation_mode = "normal";
defparam \inst_cpu_if|Equal0~2 .output_mode = "comb_only";
defparam \inst_cpu_if|Equal0~2 .register_cascade_mode = "off";
defparam \inst_cpu_if|Equal0~2 .sum_lutc_input = "datac";
defparam \inst_cpu_if|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \inst_cpu_if|Equal3~0 (
// Equation(s):
// \inst_cpu_if|Equal3~0_combout  = (!\inst_cpu_if|cpu_addr[4]~regout  & (!\inst_cpu_if|cpu_addr[5]~regout  & (\inst_cpu_if|cpu_addr[6]~regout  & \inst_cpu_if|Equal0~2_combout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[4]~regout ),
	.datab(\inst_cpu_if|cpu_addr[5]~regout ),
	.datac(\inst_cpu_if|cpu_addr[6]~regout ),
	.datad(\inst_cpu_if|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|Equal3~0 .lut_mask = "1000";
defparam \inst_cpu_if|Equal3~0 .operation_mode = "normal";
defparam \inst_cpu_if|Equal3~0 .output_mode = "comb_only";
defparam \inst_cpu_if|Equal3~0 .register_cascade_mode = "off";
defparam \inst_cpu_if|Equal3~0 .sum_lutc_input = "datac";
defparam \inst_cpu_if|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \inst_ec11b|inst_ec11b_reg|Decoder0~1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Decoder0~1_combout  = (!\inst_cpu_if|cpu_addr[2]~regout  & (!\inst_cpu_if|cpu_addr[0]~regout  & (!\inst_cpu_if|cpu_addr[3]~regout  & \inst_cpu_if|cpu_addr[1]~regout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[2]~regout ),
	.datab(\inst_cpu_if|cpu_addr[0]~regout ),
	.datac(\inst_cpu_if|cpu_addr[3]~regout ),
	.datad(\inst_cpu_if|cpu_addr[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~1 .lut_mask = "0100";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~1 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \inst_ec11b|inst_ec11b_reg|ec11b_clr_r~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|ec11b_clr_r~0_combout  = (!\CPU_nWR_i~combout  & (!\inst_ec11b|inst_ec11b_reg|Decoder0~0_combout  & (\inst_cpu_if|Equal3~0_combout  & !\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout )))

	.clk(gnd),
	.dataa(\CPU_nWR_i~combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Decoder0~0_combout ),
	.datac(\inst_cpu_if|Equal3~0_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|ec11b_clr_r~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|ec11b_clr_r~0 .lut_mask = "0010";
defparam \inst_ec11b|inst_ec11b_reg|ec11b_clr_r~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|ec11b_clr_r~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|ec11b_clr_r~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|ec11b_clr_r~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|ec11b_clr_r~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|clr_dy1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|ec11b_clr_r  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|ec11b_clr_r~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector0~0_combout )) # (!\inst_ec11b|inst_ec11b_reg|ec11b_clr_r~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|ec11b_clr_r )))))
// \inst_ec11b|inst_ec11b_ctrl|clr_dy1~regout  = DFFEAS(\inst_ec11b|inst_ec11b_reg|ec11b_clr_r , GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , , )

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(\inst_ec11b|inst_ec11b_reg|Selector0~0_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|ec11b_clr_r~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|ec11b_clr_r ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|ec11b_clr_r ),
	.regout(\inst_ec11b|inst_ec11b_ctrl|clr_dy1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|clr_dy1 .lut_mask = "b080";
defparam \inst_ec11b|inst_ec11b_ctrl|clr_dy1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|clr_dy1 .output_mode = "reg_and_comb";
defparam \inst_ec11b|inst_ec11b_ctrl|clr_dy1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|clr_dy1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_ctrl|clr_dy1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|clr_dy2 (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|debug_o8[4]  = (!\inst_ec11b|inst_ec11b_ctrl|clr_dy1~regout  & (((J1_clr_dy2))))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|clr_dy1~regout ),
	.datab(vcc),
	.datac(\inst_ec11b|inst_ec11b_ctrl|clr_dy1~regout ),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.regout(\inst_ec11b|inst_ec11b_ctrl|clr_dy2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|clr_dy2 .lut_mask = "5050";
defparam \inst_ec11b|inst_ec11b_ctrl|clr_dy2 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|clr_dy2 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_ctrl|clr_dy2 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|clr_dy2 .sum_lutc_input = "qfbk";
defparam \inst_ec11b|inst_ec11b_ctrl|clr_dy2 .synch_mode = "on";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \EC11E_B_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\EC11E_B_i~combout ),
	.padio(EC11E_B_i));
// synopsys translate_off
defparam \EC11E_B_i~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y6_N6
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|bxi_dy1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|bxi_dy1~regout  = DFFEAS((((!\EC11E_B_i~combout ))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , , )

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\EC11E_B_i~combout ),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|bxi_dy1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|bxi_dy1 .lut_mask = "0f0f";
defparam \inst_ec11b|inst_ec11b_ctrl|bxi_dy1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|bxi_dy1 .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|bxi_dy1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|bxi_dy1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_ctrl|bxi_dy1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \EC11E_A_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\EC11E_A_i~combout ),
	.padio(EC11E_A_i));
// synopsys translate_off
defparam \EC11E_A_i~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y6_N8
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|axi_dy1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|axi_dy1~regout  = DFFEAS((((!\EC11E_A_i~combout ))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , , )

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\EC11E_A_i~combout ),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|axi_dy1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|axi_dy1 .lut_mask = "0f0f";
defparam \inst_ec11b|inst_ec11b_ctrl|axi_dy1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|axi_dy1 .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|axi_dy1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|axi_dy1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_ctrl|axi_dy1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|bxi_dy2 (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|Equal1~0  = (\inst_ec11b|inst_ec11b_ctrl|axi_dy2~regout ) # (((!\inst_ec11b|inst_ec11b_ctrl|axi_dy1~regout ) # (!J1_bxi_dy2)))
// \inst_ec11b|inst_ec11b_ctrl|bxi_dy2~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|Equal1~0 , GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , \inst_ec11b|inst_ec11b_ctrl|bxi_dy1~regout , , , VCC)

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|axi_dy2~regout ),
	.datab(vcc),
	.datac(\inst_ec11b|inst_ec11b_ctrl|bxi_dy1~regout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|axi_dy1~regout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_ctrl|Equal1~0 ),
	.regout(\inst_ec11b|inst_ec11b_ctrl|bxi_dy2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|bxi_dy2 .lut_mask = "afff";
defparam \inst_ec11b|inst_ec11b_ctrl|bxi_dy2 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|bxi_dy2 .output_mode = "reg_and_comb";
defparam \inst_ec11b|inst_ec11b_ctrl|bxi_dy2 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|bxi_dy2 .sum_lutc_input = "qfbk";
defparam \inst_ec11b|inst_ec11b_ctrl|bxi_dy2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N5
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|axi_dy2 (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|Equal0~0  = (((\inst_ec11b|inst_ec11b_ctrl|axi_dy1~regout ) # (!J1_axi_dy2)) # (!\inst_ec11b|inst_ec11b_ctrl|bxi_dy2~regout ))
// \inst_ec11b|inst_ec11b_ctrl|axi_dy2~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|Equal0~0 , GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , \inst_ec11b|inst_ec11b_ctrl|axi_dy1~regout , , , VCC)

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|bxi_dy2~regout ),
	.datac(\inst_ec11b|inst_ec11b_ctrl|axi_dy1~regout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|axi_dy1~regout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_ctrl|Equal0~0 ),
	.regout(\inst_ec11b|inst_ec11b_ctrl|axi_dy2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|axi_dy2 .lut_mask = "ff3f";
defparam \inst_ec11b|inst_ec11b_ctrl|axi_dy2 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|axi_dy2 .output_mode = "reg_and_comb";
defparam \inst_ec11b|inst_ec11b_ctrl|axi_dy2 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|axi_dy2 .sum_lutc_input = "qfbk";
defparam \inst_ec11b|inst_ec11b_ctrl|axi_dy2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|rva_r8[0] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|Equal1~0  $ ((!\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~regout )), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~1  = CARRY((!\inst_ec11b|inst_ec11b_ctrl|Equal1~0  & (\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~regout )))
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~1COUT1_24  = CARRY((!\inst_ec11b|inst_ec11b_ctrl|Equal1~0  & (\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~regout )))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|Equal1~0 ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~1 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~1COUT1_24 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[0] .lut_mask = "9944";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[0] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[0] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[0] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[0] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|rva_r8[1] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~regout  $ ((\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~1 ))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~3  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~1 ) # (!\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~regout )))
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~3COUT1_26  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~1COUT1_24 ) # (!\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~regout )))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~1 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~3 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~3COUT1_26 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[1] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[1] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[1] .lut_mask = "3c3f";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[1] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[1] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[1] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[1] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|rva_r8[2] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~regout  $ ((!\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~3 ))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~5  = CARRY(((\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~regout  & !\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~3 )))
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~5COUT1_28  = CARRY(((\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~regout  & !\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~3COUT1_26 )))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~3 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~5 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~5COUT1_28 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[2] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[2] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[2] .lut_mask = "c30c";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[2] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[2] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[2] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[2] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|rva_r8[3] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~regout  $ ((((\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~5 )))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~7  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~5 )) # (!\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~regout ))
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~7COUT1_30  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~5COUT1_28 )) # (!\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~regout ))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~5 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~5COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~7 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~7COUT1_30 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[3] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[3] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[3] .lut_mask = "5a5f";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[3] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[3] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[3] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[3] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \inst_ec11b|inst_ec11b_reg|WideOr1~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|WideOr1~0_combout  = (\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~regout ) # ((\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~regout ) # ((\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~regout ) # (\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~regout )))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~regout ),
	.datac(\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~regout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|WideOr1~0 .lut_mask = "fffe";
defparam \inst_ec11b|inst_ec11b_reg|WideOr1~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|WideOr1~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|WideOr1~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|WideOr1~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|rva_r8[4] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~regout  $ ((((!\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~7 )))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~9  = CARRY((\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~regout  & ((!\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~7COUT1_30 ))))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~7 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~regout ),
	.cout(\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[4] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[4] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[4] .lut_mask = "a50a";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[4] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[4] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[4] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[4] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|rva_r8[5] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~regout  $ ((((\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~9 )))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~11  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~9 )) # (!\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~regout ))
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~11COUT1_32  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~9 )) # (!\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~regout ))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~11 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~11COUT1_32 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[5] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[5] .lut_mask = "5a5f";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[5] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[5] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[5] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[5] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|rva_r8[6] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~regout  $ ((((!(!\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~9  & \inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~11 ) # (\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~9  & 
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~11COUT1_32 ))))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~13  = CARRY((\inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~regout  & ((!\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~11 ))))
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~13COUT1_34  = CARRY((\inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~regout  & ((!\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~11COUT1_32 ))))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~9 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~11 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~11COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~13 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~13COUT1_34 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[6] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[6] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[6] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[6] .lut_mask = "a50a";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[6] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[6] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[6] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[6] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|rva_r8[7] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[7]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|rva_r8[7]~regout  $ (((!\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~9  & \inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~13 ) # (\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~9  & 
// \inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~13COUT1_34 )))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|rva_r8[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~9 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~13 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~13COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|rva_r8[7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[7] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[7] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[7] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[7] .lut_mask = "3c3c";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[7] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[7] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[7] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[7] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|rva_r8[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \inst_ec11b|inst_ec11b_reg|WideOr1~1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|WideOr1~1_combout  = (\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~regout ) # ((\inst_ec11b|inst_ec11b_ctrl|rva_r8[7]~regout ) # ((\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~regout ) # (\inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~regout )))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|rva_r8[7]~regout ),
	.datac(\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~regout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|WideOr1~1 .lut_mask = "fffe";
defparam \inst_ec11b|inst_ec11b_reg|WideOr1~1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|WideOr1~1 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|WideOr1~1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|WideOr1~1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~0_combout  = (!\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout  & (\inst_cpu_if|Equal3~0_combout  & (!\inst_ec11b|inst_ec11b_reg|Decoder0~2_combout  & !\CPU_nWR_i~combout )))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.datab(\inst_cpu_if|Equal3~0_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|Decoder0~2_combout ),
	.datad(\CPU_nWR_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~0 .lut_mask = "0004";
defparam \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector17~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector17~0_combout  = (((\CPU_DA_io8[0]~0 ))) # (!\inst_ec11b|inst_ec11b_reg|Decoder0~0_combout )

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\CPU_DA_io8[0]~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector17~0 .lut_mask = "f5f5";
defparam \inst_ec11b|inst_ec11b_reg|Selector17~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector17~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector17~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector17~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~combout  = ((\inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector17~0_combout )) # (!\inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~combout )))) # (!\RESET_N_i~combout )

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~0_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Selector17~0_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r .lut_mask = "d8ff";
defparam \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|mcu_intmsk_r .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|lva_r8[0] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|Equal0~0  $ ((!\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~regout )), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~1  = CARRY((!\inst_ec11b|inst_ec11b_ctrl|Equal0~0  & (\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~regout )))
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~1COUT1_24  = CARRY((!\inst_ec11b|inst_ec11b_ctrl|Equal0~0  & (\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~regout )))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|Equal0~0 ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~1 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~1COUT1_24 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[0] .lut_mask = "9944";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[0] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[0] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[0] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[0] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|lva_r8[1] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~regout  $ ((\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~1 ))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~3  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~1 ) # (!\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~regout )))
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~3COUT1_26  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~1COUT1_24 ) # (!\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~regout )))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~1 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~3 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~3COUT1_26 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[1] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[1] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[1] .lut_mask = "3c3f";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[1] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[1] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[1] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[1] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|lva_r8[2] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~regout  $ ((!\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~3 ))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~5  = CARRY(((\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~regout  & !\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~3 )))
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~5COUT1_28  = CARRY(((\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~regout  & !\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~3COUT1_26 )))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~3 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~5 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~5COUT1_28 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[2] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[2] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[2] .lut_mask = "c30c";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[2] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[2] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[2] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[2] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|lva_r8[3] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~regout  $ ((((\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~5 )))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~7  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~5 )) # (!\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~regout ))
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~7COUT1_30  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~5COUT1_28 )) # (!\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~regout ))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~5 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~5COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~7 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~7COUT1_30 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[3] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[3] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[3] .lut_mask = "5a5f";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[3] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[3] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[3] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[3] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|lva_r8[4] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~regout  $ ((((!\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~7 )))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~9  = CARRY((\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~regout  & ((!\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~7COUT1_30 ))))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~7 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~regout ),
	.cout(\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[4] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[4] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[4] .lut_mask = "a50a";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[4] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[4] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[4] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[4] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|lva_r8[5] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~regout  $ ((\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~9 ))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , 
// \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~11  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~9 ) # (!\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~regout )))
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~11COUT1_32  = CARRY(((!\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~9 ) # (!\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~regout )))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~11 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~11COUT1_32 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[5] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[5] .lut_mask = "3c3f";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[5] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[5] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[5] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[5] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|lva_r8[6] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~regout  = DFFEAS(\inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~regout  $ ((((!(!\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~9  & \inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~11 ) # (\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~9  & 
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~11COUT1_32 ))))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~13  = CARRY((\inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~regout  & ((!\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~11 ))))
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~13COUT1_34  = CARRY((\inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~regout  & ((!\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~11COUT1_32 ))))

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~9 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~11 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~11COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~regout ),
	.cout(),
	.cout0(\inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~13 ),
	.cout1(\inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~13COUT1_34 ));
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[6] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[6] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[6] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[6] .lut_mask = "a50a";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[6] .operation_mode = "arithmetic";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[6] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[6] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[6] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \inst_ec11b|inst_ec11b_ctrl|lva_r8[7] (
// Equation(s):
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[7]~regout  = DFFEAS((\inst_ec11b|inst_ec11b_ctrl|lva_r8[7]~regout  $ (((!\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~9  & \inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~13 ) # (\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~9  & 
// \inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~13COUT1_34 )))), GLOBAL(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ), \RESET_N_i~combout , , , , , \inst_ec11b|inst_ec11b_ctrl|debug_o8[4] , )

	.clk(\inst_ec11b|inst_ec11b_ctrl|clk_500khz~regout ),
	.dataa(vcc),
	.datab(\inst_ec11b|inst_ec11b_ctrl|lva_r8[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_ec11b|inst_ec11b_ctrl|debug_o8[4] ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~9 ),
	.cin0(\inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~13 ),
	.cin1(\inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~13COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_ec11b|inst_ec11b_ctrl|lva_r8[7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[7] .cin0_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[7] .cin1_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[7] .cin_used = "true";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[7] .lut_mask = "3c3c";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[7] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[7] .output_mode = "reg_only";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[7] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[7] .sum_lutc_input = "cin";
defparam \inst_ec11b|inst_ec11b_ctrl|lva_r8[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \inst_ec11b|inst_ec11b_reg|WideOr0~1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|WideOr0~1_combout  = (\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~regout ) # ((\inst_ec11b|inst_ec11b_ctrl|lva_r8[7]~regout ) # ((\inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~regout ) # (\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~regout )))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|lva_r8[7]~regout ),
	.datac(\inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~regout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|WideOr0~1 .lut_mask = "fffe";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0~1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0~1 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0~1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0~1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \inst_ec11b|inst_ec11b_reg|WideOr0~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|WideOr0~0_combout  = (((\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~regout ) # (\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~regout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|WideOr0~0 .lut_mask = "fff0";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \inst_ec11b|inst_ec11b_reg|WideOr0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|WideOr0~combout  = (\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~regout ) # ((\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~regout ) # ((\inst_ec11b|inst_ec11b_reg|WideOr0~1_combout ) # (\inst_ec11b|inst_ec11b_reg|WideOr0~0_combout )))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~regout ),
	.datac(\inst_ec11b|inst_ec11b_reg|WideOr0~1_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|WideOr0 .lut_mask = "fffe";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \inst_ec11b|inst_ec11b_reg|mcu_int_o (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|mcu_int_o~combout  = (\inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~combout  & (\inst_ec11b|inst_ec11b_reg|WideOr0~combout  & ((\inst_ec11b|inst_ec11b_reg|WideOr1~0_combout ) # (\inst_ec11b|inst_ec11b_reg|WideOr1~1_combout ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|WideOr1~0_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|WideOr1~1_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|WideOr0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|mcu_int_o~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|mcu_int_o .lut_mask = "e000";
defparam \inst_ec11b|inst_ec11b_reg|mcu_int_o .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|mcu_int_o .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|mcu_int_o .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|mcu_int_o .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|mcu_int_o .synch_mode = "off";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CPU_nRD_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CPU_nRD_i~combout ),
	.padio(CPU_nRD_i));
// synopsys translate_off
defparam \CPU_nRD_i~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CPU_nPSEN_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CPU_nPSEN_i~combout ),
	.padio(CPU_nPSEN_i));
// synopsys translate_off
defparam \CPU_nPSEN_i~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \V3_AD_DIR_o~0 (
// Equation(s):
// \V3_AD_DIR_o~0_combout  = (((!\CPU_nPSEN_i~combout )) # (!\CPU_nRD_i~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\CPU_nRD_i~combout ),
	.datac(vcc),
	.datad(\CPU_nPSEN_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\V3_AD_DIR_o~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \V3_AD_DIR_o~0 .lut_mask = "33ff";
defparam \V3_AD_DIR_o~0 .operation_mode = "normal";
defparam \V3_AD_DIR_o~0 .output_mode = "comb_only";
defparam \V3_AD_DIR_o~0 .register_cascade_mode = "off";
defparam \V3_AD_DIR_o~0 .sum_lutc_input = "datac";
defparam \V3_AD_DIR_o~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \inst_cpu_if|mcu_cs_o8[7]~2 (
// Equation(s):
// \inst_cpu_if|mcu_cs_o8[7]~2_combout  = (((\inst_cpu_if|cpu_addr[6]~regout ) # (!\inst_cpu_if|Equal0~2_combout )) # (!\inst_cpu_if|cpu_addr[5]~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|cpu_addr[5]~regout ),
	.datac(\inst_cpu_if|cpu_addr[6]~regout ),
	.datad(\inst_cpu_if|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_cs_o8[7]~2 .lut_mask = "f3ff";
defparam \inst_cpu_if|mcu_cs_o8[7]~2 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_cs_o8[7]~2 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_cs_o8[7]~2 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_cs_o8[7]~2 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_cs_o8[7]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \inst_cpu_if|Equal0~3 (
// Equation(s):
// \inst_cpu_if|Equal0~3_combout  = (\inst_cpu_if|cpu_addr[4]~regout  & (\inst_cpu_if|Equal0~1_combout  & (\inst_cpu_if|cpu_addr[7]~regout  & \inst_cpu_if|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[4]~regout ),
	.datab(\inst_cpu_if|Equal0~1_combout ),
	.datac(\inst_cpu_if|cpu_addr[7]~regout ),
	.datad(\inst_cpu_if|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|Equal0~3 .lut_mask = "8000";
defparam \inst_cpu_if|Equal0~3 .operation_mode = "normal";
defparam \inst_cpu_if|Equal0~3 .output_mode = "comb_only";
defparam \inst_cpu_if|Equal0~3 .register_cascade_mode = "off";
defparam \inst_cpu_if|Equal0~3 .sum_lutc_input = "datac";
defparam \inst_cpu_if|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \inst_cpu_if|mcu_cs_o8[7]~0 (
// Equation(s):
// \inst_cpu_if|mcu_cs_o8[7]~0_combout  = (\inst_cpu_if|cpu_addr[5]~regout  & ((\inst_cpu_if|Equal0~3_combout ) # ((!\inst_cpu_if|cpu_addr[4]~regout  & \inst_cpu_if|Equal0~2_combout )))) # (!\inst_cpu_if|cpu_addr[5]~regout  & (\inst_cpu_if|cpu_addr[4]~regout 
//  & ((\inst_cpu_if|Equal0~2_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[4]~regout ),
	.datab(\inst_cpu_if|Equal0~3_combout ),
	.datac(\inst_cpu_if|Equal0~2_combout ),
	.datad(\inst_cpu_if|cpu_addr[5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_cs_o8[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_cs_o8[7]~0 .lut_mask = "dca0";
defparam \inst_cpu_if|mcu_cs_o8[7]~0 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_cs_o8[7]~0 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_cs_o8[7]~0 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_cs_o8[7]~0 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_cs_o8[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \inst_cpu_if|mcu_cs_o8[7]~1 (
// Equation(s):
// \inst_cpu_if|mcu_cs_o8[7]~1_combout  = (\RESET_N_i~combout  & (((!\inst_cpu_if|cpu_addr[6]~regout  & \inst_cpu_if|cpu_addr[5]~regout )) # (!\inst_cpu_if|mcu_cs_o8[7]~0_combout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_cs_o8[7]~0_combout ),
	.datab(\inst_cpu_if|cpu_addr[6]~regout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_cpu_if|cpu_addr[5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_cs_o8[7]~1 .lut_mask = "7050";
defparam \inst_cpu_if|mcu_cs_o8[7]~1 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_cs_o8[7]~1 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_cs_o8[7]~1 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_cs_o8[7]~1 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_cs_o8[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \inst_sram_ctrl|sram_we_no (
// Equation(s):
// \inst_sram_ctrl|sram_we_no~combout  = (\CPU_nWR_i~combout  & (\inst_cpu_if|mcu_cs_o8[7]~2_combout  & (!\inst_cpu_if|Equal3~0_combout  & \inst_cpu_if|mcu_cs_o8[7]~1_combout )))

	.clk(gnd),
	.dataa(\CPU_nWR_i~combout ),
	.datab(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.datac(\inst_cpu_if|Equal3~0_combout ),
	.datad(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sram_ctrl|sram_we_no~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sram_ctrl|sram_we_no .lut_mask = "0800";
defparam \inst_sram_ctrl|sram_we_no .operation_mode = "normal";
defparam \inst_sram_ctrl|sram_we_no .output_mode = "comb_only";
defparam \inst_sram_ctrl|sram_we_no .register_cascade_mode = "off";
defparam \inst_sram_ctrl|sram_we_no .sum_lutc_input = "datac";
defparam \inst_sram_ctrl|sram_we_no .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \inst_cpu_if|mcu_cs_o8[7] (
// Equation(s):
// \inst_cpu_if|mcu_cs_o8[7]~combout  = ((\inst_cpu_if|mcu_cs_o8[7]~2_combout  & (!\inst_cpu_if|Equal3~0_combout  & \inst_cpu_if|mcu_cs_o8[7]~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.datac(\inst_cpu_if|Equal3~0_combout ),
	.datad(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_cs_o8[7] .lut_mask = "0c00";
defparam \inst_cpu_if|mcu_cs_o8[7] .operation_mode = "normal";
defparam \inst_cpu_if|mcu_cs_o8[7] .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_cs_o8[7] .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_cs_o8[7] .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_cs_o8[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \inst_sram_ctrl|sram_oe_no (
// Equation(s):
// \inst_sram_ctrl|sram_oe_no~combout  = (\CPU_nPSEN_i~combout  & (\CPU_nRD_i~combout  & ((\inst_cpu_if|mcu_cs_o8[7]~combout ))))

	.clk(gnd),
	.dataa(\CPU_nPSEN_i~combout ),
	.datab(\CPU_nRD_i~combout ),
	.datac(vcc),
	.datad(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sram_ctrl|sram_oe_no~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sram_ctrl|sram_oe_no .lut_mask = "8800";
defparam \inst_sram_ctrl|sram_oe_no .operation_mode = "normal";
defparam \inst_sram_ctrl|sram_oe_no .output_mode = "comb_only";
defparam \inst_sram_ctrl|sram_oe_no .register_cascade_mode = "off";
defparam \inst_sram_ctrl|sram_oe_no .sum_lutc_input = "datac";
defparam \inst_sram_ctrl|sram_oe_no .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \inst_cpu_if|mcu_addr_o16[0]~0 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[0]~0_combout  = (\inst_cpu_if|cpu_addr[0]~regout  & (((\RESET_N_i~combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[0]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[0]~0 .lut_mask = "aa00";
defparam \inst_cpu_if|mcu_addr_o16[0]~0 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[0]~0 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[0]~0 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[0]~0 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \inst_cpu_if|mcu_addr_o16[1]~1 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[1]~1_combout  = ((\inst_cpu_if|cpu_addr[1]~regout  & ((\RESET_N_i~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(vcc),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[1]~1 .lut_mask = "cc00";
defparam \inst_cpu_if|mcu_addr_o16[1]~1 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[1]~1 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[1]~1 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[1]~1 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \inst_cpu_if|mcu_addr_o16[2]~2 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[2]~2_combout  = (((\RESET_N_i~combout  & \inst_cpu_if|cpu_addr[2]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_cpu_if|cpu_addr[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[2]~2 .lut_mask = "f000";
defparam \inst_cpu_if|mcu_addr_o16[2]~2 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[2]~2 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[2]~2 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[2]~2 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxii_lcell \inst_cpu_if|mcu_addr_o16[3]~3 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[3]~3_combout  = ((\inst_cpu_if|cpu_addr[3]~regout  & ((\RESET_N_i~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|cpu_addr[3]~regout ),
	.datac(vcc),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[3]~3 .lut_mask = "cc00";
defparam \inst_cpu_if|mcu_addr_o16[3]~3 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[3]~3 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[3]~3 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[3]~3 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \inst_cpu_if|mcu_addr_o16[4]~4 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[4]~4_combout  = (\RESET_N_i~combout  & (((\inst_cpu_if|cpu_addr[4]~regout ))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_cpu_if|cpu_addr[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[4]~4 .lut_mask = "aa00";
defparam \inst_cpu_if|mcu_addr_o16[4]~4 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[4]~4 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[4]~4 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[4]~4 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \inst_cpu_if|mcu_addr_o16[5]~5 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[5]~5_combout  = (\inst_cpu_if|cpu_addr[5]~regout  & (((\RESET_N_i~combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[5]~regout ),
	.datab(vcc),
	.datac(\RESET_N_i~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[5]~5 .lut_mask = "a0a0";
defparam \inst_cpu_if|mcu_addr_o16[5]~5 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[5]~5 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[5]~5 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[5]~5 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxii_lcell \inst_cpu_if|mcu_addr_o16[6]~6 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[6]~6_combout  = (\RESET_N_i~combout  & (((\inst_cpu_if|cpu_addr[6]~regout ))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_cpu_if|cpu_addr[6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[6]~6 .lut_mask = "aa00";
defparam \inst_cpu_if|mcu_addr_o16[6]~6 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[6]~6 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[6]~6 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[6]~6 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxii_lcell \inst_cpu_if|mcu_addr_o16[7]~7 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[7]~7_combout  = (\inst_cpu_if|cpu_addr[7]~regout  & (((\RESET_N_i~combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[7]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[7]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[7]~7 .lut_mask = "aa00";
defparam \inst_cpu_if|mcu_addr_o16[7]~7 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[7]~7 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[7]~7 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[7]~7 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[7]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \inst_cpu_if|mcu_addr_o16[8]~8 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[8]~8_combout  = ((\inst_cpu_if|cpu_addr[8]~regout  & ((\RESET_N_i~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|cpu_addr[8]~regout ),
	.datac(vcc),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[8]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[8]~8 .lut_mask = "cc00";
defparam \inst_cpu_if|mcu_addr_o16[8]~8 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[8]~8 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[8]~8 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[8]~8 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[8]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \inst_cpu_if|mcu_addr_o16[9]~9 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[9]~9_combout  = (((\inst_cpu_if|cpu_addr[9]~regout  & \RESET_N_i~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_cpu_if|cpu_addr[9]~regout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[9]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[9]~9 .lut_mask = "f000";
defparam \inst_cpu_if|mcu_addr_o16[9]~9 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[9]~9 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[9]~9 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[9]~9 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[9]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \inst_cpu_if|mcu_addr_o16[10]~10 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[10]~10_combout  = (((\inst_cpu_if|cpu_addr[10]~regout  & \RESET_N_i~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_cpu_if|cpu_addr[10]~regout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[10]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[10]~10 .lut_mask = "f000";
defparam \inst_cpu_if|mcu_addr_o16[10]~10 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[10]~10 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[10]~10 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[10]~10 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[10]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \inst_cpu_if|mcu_addr_o16[11]~11 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[11]~11_combout  = (((\inst_cpu_if|cpu_addr[11]~regout  & \RESET_N_i~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_cpu_if|cpu_addr[11]~regout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[11]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[11]~11 .lut_mask = "f000";
defparam \inst_cpu_if|mcu_addr_o16[11]~11 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[11]~11 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[11]~11 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[11]~11 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[11]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N1
maxii_lcell \inst_cpu_if|mcu_addr_o16[12]~12 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[12]~12_combout  = (((\inst_cpu_if|cpu_addr[12]~regout  & \RESET_N_i~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_cpu_if|cpu_addr[12]~regout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[12]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[12]~12 .lut_mask = "f000";
defparam \inst_cpu_if|mcu_addr_o16[12]~12 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[12]~12 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[12]~12 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[12]~12 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[12]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N9
maxii_lcell \inst_cpu_if|mcu_addr_o16[13]~13 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[13]~13_combout  = (((\inst_cpu_if|cpu_addr[13]~regout  & \RESET_N_i~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_cpu_if|cpu_addr[13]~regout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[13]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[13]~13 .lut_mask = "f000";
defparam \inst_cpu_if|mcu_addr_o16[13]~13 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[13]~13 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[13]~13 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[13]~13 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[13]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N3
maxii_lcell \inst_cpu_if|mcu_addr_o16[14]~14 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[14]~14_combout  = (((\inst_cpu_if|cpu_addr[14]~regout  & \RESET_N_i~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_cpu_if|cpu_addr[14]~regout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[14]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[14]~14 .lut_mask = "f000";
defparam \inst_cpu_if|mcu_addr_o16[14]~14 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[14]~14 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[14]~14 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[14]~14 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[14]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N8
maxii_lcell \inst_cpu_if|mcu_addr_o16[15]~15 (
// Equation(s):
// \inst_cpu_if|mcu_addr_o16[15]~15_combout  = (((\inst_cpu_if|cpu_addr[15]~regout  & \RESET_N_i~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_cpu_if|cpu_addr[15]~regout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_addr_o16[15]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_addr_o16[15]~15 .lut_mask = "f000";
defparam \inst_cpu_if|mcu_addr_o16[15]~15 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_addr_o16[15]~15 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_addr_o16[15]~15 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_addr_o16[15]~15 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_addr_o16[15]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \inst_sram_ctrl|sram_addr_o17[16] (
// Equation(s):
// \inst_sram_ctrl|sram_addr_o17[16]~combout  = (!\CPU_nPSEN_i~combout  & (\inst_cpu_if|mcu_cs_o8[7]~2_combout  & (!\inst_cpu_if|Equal3~0_combout  & \inst_cpu_if|mcu_cs_o8[7]~1_combout )))

	.clk(gnd),
	.dataa(\CPU_nPSEN_i~combout ),
	.datab(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.datac(\inst_cpu_if|Equal3~0_combout ),
	.datad(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sram_ctrl|sram_addr_o17[16]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sram_ctrl|sram_addr_o17[16] .lut_mask = "0400";
defparam \inst_sram_ctrl|sram_addr_o17[16] .operation_mode = "normal";
defparam \inst_sram_ctrl|sram_addr_o17[16] .output_mode = "comb_only";
defparam \inst_sram_ctrl|sram_addr_o17[16] .register_cascade_mode = "off";
defparam \inst_sram_ctrl|sram_addr_o17[16] .sum_lutc_input = "datac";
defparam \inst_sram_ctrl|sram_addr_o17[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \inst_cpu_if|Equal1~0 (
// Equation(s):
// \inst_cpu_if|Equal1~0_combout  = (!\inst_cpu_if|cpu_addr[4]~regout  & (\inst_cpu_if|cpu_addr[5]~regout  & (!\inst_cpu_if|cpu_addr[6]~regout  & \inst_cpu_if|Equal0~2_combout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[4]~regout ),
	.datab(\inst_cpu_if|cpu_addr[5]~regout ),
	.datac(\inst_cpu_if|cpu_addr[6]~regout ),
	.datad(\inst_cpu_if|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|Equal1~0 .lut_mask = "0400";
defparam \inst_cpu_if|Equal1~0 .operation_mode = "normal";
defparam \inst_cpu_if|Equal1~0 .output_mode = "comb_only";
defparam \inst_cpu_if|Equal1~0 .register_cascade_mode = "off";
defparam \inst_cpu_if|Equal1~0 .sum_lutc_input = "datac";
defparam \inst_cpu_if|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \inst_common_reg|lcd_bk_o~0 (
// Equation(s):
// \inst_common_reg|lcd_bk_o~0_combout  = (!\CPU_nWR_i~combout  & (\inst_cpu_if|Equal1~0_combout  & (\inst_ec11b|inst_ec11b_reg|Decoder0~2_combout )))

	.clk(gnd),
	.dataa(\CPU_nWR_i~combout ),
	.datab(\inst_cpu_if|Equal1~0_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|Decoder0~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|lcd_bk_o~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|lcd_bk_o~0 .lut_mask = "4040";
defparam \inst_common_reg|lcd_bk_o~0 .operation_mode = "normal";
defparam \inst_common_reg|lcd_bk_o~0 .output_mode = "comb_only";
defparam \inst_common_reg|lcd_bk_o~0 .register_cascade_mode = "off";
defparam \inst_common_reg|lcd_bk_o~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|lcd_bk_o~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \inst_common_reg|lcd_bk_o (
// Equation(s):
// \inst_common_reg|lcd_bk_o~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|lcd_bk_o~0_combout  & (\CPU_DA_io8[0]~0 )) # (!\inst_common_reg|lcd_bk_o~0_combout  & ((\inst_common_reg|lcd_bk_o~combout )))))

	.clk(gnd),
	.dataa(\inst_common_reg|lcd_bk_o~0_combout ),
	.datab(\CPU_DA_io8[0]~0 ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_common_reg|lcd_bk_o~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|lcd_bk_o~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|lcd_bk_o .lut_mask = "d080";
defparam \inst_common_reg|lcd_bk_o .operation_mode = "normal";
defparam \inst_common_reg|lcd_bk_o .output_mode = "comb_only";
defparam \inst_common_reg|lcd_bk_o .register_cascade_mode = "off";
defparam \inst_common_reg|lcd_bk_o .sum_lutc_input = "datac";
defparam \inst_common_reg|lcd_bk_o .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \inst_common_reg|lcd_rst_o~0 (
// Equation(s):
// \inst_common_reg|lcd_rst_o~0_combout  = (!\CPU_nWR_i~combout  & (\inst_ec11b|inst_ec11b_reg|Decoder0~0_combout  & ((\inst_cpu_if|Equal1~0_combout ))))

	.clk(gnd),
	.dataa(\CPU_nWR_i~combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Decoder0~0_combout ),
	.datac(vcc),
	.datad(\inst_cpu_if|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|lcd_rst_o~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|lcd_rst_o~0 .lut_mask = "4400";
defparam \inst_common_reg|lcd_rst_o~0 .operation_mode = "normal";
defparam \inst_common_reg|lcd_rst_o~0 .output_mode = "comb_only";
defparam \inst_common_reg|lcd_rst_o~0 .register_cascade_mode = "off";
defparam \inst_common_reg|lcd_rst_o~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|lcd_rst_o~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \inst_common_reg|lcd_rst_o (
// Equation(s):
// \inst_common_reg|lcd_rst_o~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|lcd_rst_o~0_combout  & (\CPU_DA_io8[0]~0 )) # (!\inst_common_reg|lcd_rst_o~0_combout  & ((\inst_common_reg|lcd_rst_o~combout )))))

	.clk(gnd),
	.dataa(\inst_common_reg|lcd_rst_o~0_combout ),
	.datab(\CPU_DA_io8[0]~0 ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_common_reg|lcd_rst_o~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|lcd_rst_o~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|lcd_rst_o .lut_mask = "d080";
defparam \inst_common_reg|lcd_rst_o .operation_mode = "normal";
defparam \inst_common_reg|lcd_rst_o .output_mode = "comb_only";
defparam \inst_common_reg|lcd_rst_o .register_cascade_mode = "off";
defparam \inst_common_reg|lcd_rst_o .sum_lutc_input = "datac";
defparam \inst_common_reg|lcd_rst_o .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \inst_lcd_ctrl|lcd_e_o~0 (
// Equation(s):
// \inst_lcd_ctrl|lcd_e_o~0_combout  = (\RESET_N_i~combout  & (((!\CPU_nWR_i~combout ) # (!\CPU_nRD_i~combout ))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(vcc),
	.datac(\CPU_nRD_i~combout ),
	.datad(\CPU_nWR_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_lcd_ctrl|lcd_e_o~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_lcd_ctrl|lcd_e_o~0 .lut_mask = "0aaa";
defparam \inst_lcd_ctrl|lcd_e_o~0 .operation_mode = "normal";
defparam \inst_lcd_ctrl|lcd_e_o~0 .output_mode = "comb_only";
defparam \inst_lcd_ctrl|lcd_e_o~0 .register_cascade_mode = "off";
defparam \inst_lcd_ctrl|lcd_e_o~0 .sum_lutc_input = "datac";
defparam \inst_lcd_ctrl|lcd_e_o~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \inst_lcd_ctrl|lcd_e_o~1 (
// Equation(s):
// \inst_lcd_ctrl|lcd_e_o~1_combout  = (\inst_lcd_ctrl|lcd_e_o~0_combout  & (!\inst_cpu_if|cpu_addr[5]~regout  & (!\inst_cpu_if|cpu_addr[6]~regout  & \inst_cpu_if|Equal0~3_combout )))

	.clk(gnd),
	.dataa(\inst_lcd_ctrl|lcd_e_o~0_combout ),
	.datab(\inst_cpu_if|cpu_addr[5]~regout ),
	.datac(\inst_cpu_if|cpu_addr[6]~regout ),
	.datad(\inst_cpu_if|Equal0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_lcd_ctrl|lcd_e_o~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_lcd_ctrl|lcd_e_o~1 .lut_mask = "0200";
defparam \inst_lcd_ctrl|lcd_e_o~1 .operation_mode = "normal";
defparam \inst_lcd_ctrl|lcd_e_o~1 .output_mode = "comb_only";
defparam \inst_lcd_ctrl|lcd_e_o~1 .register_cascade_mode = "off";
defparam \inst_lcd_ctrl|lcd_e_o~1 .sum_lutc_input = "datac";
defparam \inst_lcd_ctrl|lcd_e_o~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \inst_cpu_if|Equal2~0 (
// Equation(s):
// \inst_cpu_if|Equal2~0_combout  = (\inst_cpu_if|cpu_addr[4]~regout  & (\inst_cpu_if|cpu_addr[5]~regout  & (!\inst_cpu_if|cpu_addr[6]~regout  & \inst_cpu_if|Equal0~2_combout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[4]~regout ),
	.datab(\inst_cpu_if|cpu_addr[5]~regout ),
	.datac(\inst_cpu_if|cpu_addr[6]~regout ),
	.datad(\inst_cpu_if|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|Equal2~0 .lut_mask = "0800";
defparam \inst_cpu_if|Equal2~0 .operation_mode = "normal";
defparam \inst_cpu_if|Equal2~0 .output_mode = "comb_only";
defparam \inst_cpu_if|Equal2~0 .register_cascade_mode = "off";
defparam \inst_cpu_if|Equal2~0 .sum_lutc_input = "datac";
defparam \inst_cpu_if|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxii_lcell \inst_common_reg|sound_o~0 (
// Equation(s):
// \inst_common_reg|sound_o~0_combout  = (!\CPU_nWR_i~combout  & (!\inst_cpu_if|cpu_addr[1]~regout  & (!\inst_cpu_if|cpu_addr[2]~regout  & !\inst_cpu_if|cpu_addr[3]~regout )))

	.clk(gnd),
	.dataa(\CPU_nWR_i~combout ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(\inst_cpu_if|cpu_addr[2]~regout ),
	.datad(\inst_cpu_if|cpu_addr[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|sound_o~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|sound_o~0 .lut_mask = "0001";
defparam \inst_common_reg|sound_o~0 .operation_mode = "normal";
defparam \inst_common_reg|sound_o~0 .output_mode = "comb_only";
defparam \inst_common_reg|sound_o~0 .register_cascade_mode = "off";
defparam \inst_common_reg|sound_o~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|sound_o~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \inst_sd|inst_sd_reg|ssppres_o8[7]~0 (
// Equation(s):
// \inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  = (\inst_cpu_if|Equal2~0_combout  & (((\inst_cpu_if|cpu_addr[0]~regout  & \inst_common_reg|sound_o~0_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|Equal2~0_combout ),
	.datab(vcc),
	.datac(\inst_cpu_if|cpu_addr[0]~regout ),
	.datad(\inst_common_reg|sound_o~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssppres_o8[7]~0 .lut_mask = "a000";
defparam \inst_sd|inst_sd_reg|ssppres_o8[7]~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssppres_o8[7]~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssppres_o8[7]~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssppres_o8[7]~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssppres_o8[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \inst_sd|inst_sd_ctrl|ssppres_r8[2] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssppres_o8[2]  = ((\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & (\CPU_DA_io8[2]~2 )) # (!\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[2] )))) # (!\RESET_N_i~combout )
// \inst_sd|inst_sd_ctrl|ssppres_r8[2]~regout  = DFFEAS(\inst_sd|inst_sd_reg|ssppres_o8[2] , GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\CLK_50M_i~combout ),
	.dataa(\RESET_N_i~combout ),
	.datab(\CPU_DA_io8[2]~2 ),
	.datac(\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout ),
	.datad(\inst_sd|inst_sd_reg|ssppres_o8[2] ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssppres_o8[2] ),
	.regout(\inst_sd|inst_sd_ctrl|ssppres_r8[2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[2] .lut_mask = "dfd5";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[2] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[2] .output_mode = "reg_and_comb";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[2] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[2] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \inst_sd|inst_sd_ctrl|clk_cnt[0] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|clk_cnt[0]~regout  = DFFEAS((((!\inst_sd|inst_sd_ctrl|clk_cnt[0]~regout ))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_sd|inst_sd_ctrl|clk_cnt[0]~regout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|clk_cnt[0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|clk_cnt[0] .lut_mask = "00ff";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[0] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[0] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[0] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[0] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxii_lcell \inst_sd|inst_sd_ctrl|clk_cnt[1] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|clk_cnt[1]~regout  = DFFEAS(\inst_sd|inst_sd_ctrl|clk_cnt[0]~regout  $ ((\inst_sd|inst_sd_ctrl|clk_cnt[1]~regout )), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )
// \inst_sd|inst_sd_ctrl|clk_cnt[1]~1  = CARRY((\inst_sd|inst_sd_ctrl|clk_cnt[0]~regout  & (\inst_sd|inst_sd_ctrl|clk_cnt[1]~regout )))
// \inst_sd|inst_sd_ctrl|clk_cnt[1]~1COUT1_22  = CARRY((\inst_sd|inst_sd_ctrl|clk_cnt[0]~regout  & (\inst_sd|inst_sd_ctrl|clk_cnt[1]~regout )))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|clk_cnt[0]~regout ),
	.datab(\inst_sd|inst_sd_ctrl|clk_cnt[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|clk_cnt[1]~regout ),
	.cout(),
	.cout0(\inst_sd|inst_sd_ctrl|clk_cnt[1]~1 ),
	.cout1(\inst_sd|inst_sd_ctrl|clk_cnt[1]~1COUT1_22 ));
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|clk_cnt[1] .lut_mask = "6688";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[1] .operation_mode = "arithmetic";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[1] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[1] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[1] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxii_lcell \inst_sd|inst_sd_ctrl|clk_cnt[2] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|clk_cnt[2]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|clk_cnt[2]~regout  $ ((\inst_sd|inst_sd_ctrl|clk_cnt[1]~1 ))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )
// \inst_sd|inst_sd_ctrl|clk_cnt[2]~3  = CARRY(((!\inst_sd|inst_sd_ctrl|clk_cnt[1]~1 ) # (!\inst_sd|inst_sd_ctrl|clk_cnt[2]~regout )))
// \inst_sd|inst_sd_ctrl|clk_cnt[2]~3COUT1_24  = CARRY(((!\inst_sd|inst_sd_ctrl|clk_cnt[1]~1COUT1_22 ) # (!\inst_sd|inst_sd_ctrl|clk_cnt[2]~regout )))

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_sd|inst_sd_ctrl|clk_cnt[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_sd|inst_sd_ctrl|clk_cnt[1]~1 ),
	.cin1(\inst_sd|inst_sd_ctrl|clk_cnt[1]~1COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|clk_cnt[2]~regout ),
	.cout(),
	.cout0(\inst_sd|inst_sd_ctrl|clk_cnt[2]~3 ),
	.cout1(\inst_sd|inst_sd_ctrl|clk_cnt[2]~3COUT1_24 ));
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|clk_cnt[2] .cin0_used = "true";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[2] .cin1_used = "true";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[2] .lut_mask = "3c3f";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[2] .operation_mode = "arithmetic";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[2] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[2] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[2] .sum_lutc_input = "cin";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxii_lcell \inst_sd|inst_sd_ctrl|clk_cnt[3] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|clk_cnt[3]~regout  = DFFEAS(\inst_sd|inst_sd_ctrl|clk_cnt[3]~regout  $ ((((!\inst_sd|inst_sd_ctrl|clk_cnt[2]~3 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )
// \inst_sd|inst_sd_ctrl|clk_cnt[3]~5  = CARRY((\inst_sd|inst_sd_ctrl|clk_cnt[3]~regout  & ((!\inst_sd|inst_sd_ctrl|clk_cnt[2]~3 ))))
// \inst_sd|inst_sd_ctrl|clk_cnt[3]~5COUT1_26  = CARRY((\inst_sd|inst_sd_ctrl|clk_cnt[3]~regout  & ((!\inst_sd|inst_sd_ctrl|clk_cnt[2]~3COUT1_24 ))))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|clk_cnt[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_sd|inst_sd_ctrl|clk_cnt[2]~3 ),
	.cin1(\inst_sd|inst_sd_ctrl|clk_cnt[2]~3COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|clk_cnt[3]~regout ),
	.cout(),
	.cout0(\inst_sd|inst_sd_ctrl|clk_cnt[3]~5 ),
	.cout1(\inst_sd|inst_sd_ctrl|clk_cnt[3]~5COUT1_26 ));
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|clk_cnt[3] .cin0_used = "true";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[3] .cin1_used = "true";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[3] .lut_mask = "a50a";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[3] .operation_mode = "arithmetic";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[3] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[3] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[3] .sum_lutc_input = "cin";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxii_lcell \inst_sd|inst_sd_ctrl|clk_cnt[4] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|clk_cnt[4]~regout  = DFFEAS(\inst_sd|inst_sd_ctrl|clk_cnt[4]~regout  $ ((((\inst_sd|inst_sd_ctrl|clk_cnt[3]~5 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )
// \inst_sd|inst_sd_ctrl|clk_cnt[4]~7  = CARRY(((!\inst_sd|inst_sd_ctrl|clk_cnt[3]~5COUT1_26 )) # (!\inst_sd|inst_sd_ctrl|clk_cnt[4]~regout ))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|clk_cnt[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_sd|inst_sd_ctrl|clk_cnt[3]~5 ),
	.cin1(\inst_sd|inst_sd_ctrl|clk_cnt[3]~5COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|clk_cnt[4]~regout ),
	.cout(\inst_sd|inst_sd_ctrl|clk_cnt[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|clk_cnt[4] .cin0_used = "true";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[4] .cin1_used = "true";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[4] .lut_mask = "5a5f";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[4] .operation_mode = "arithmetic";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[4] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[4] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[4] .sum_lutc_input = "cin";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \inst_sd|inst_sd_ctrl|clk_cnt[5] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|clk_cnt[5]~regout  = DFFEAS(\inst_sd|inst_sd_ctrl|clk_cnt[5]~regout  $ ((((!\inst_sd|inst_sd_ctrl|clk_cnt[4]~7 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )
// \inst_sd|inst_sd_ctrl|clk_cnt[5]~9  = CARRY((\inst_sd|inst_sd_ctrl|clk_cnt[5]~regout  & ((!\inst_sd|inst_sd_ctrl|clk_cnt[4]~7 ))))
// \inst_sd|inst_sd_ctrl|clk_cnt[5]~9COUT1_28  = CARRY((\inst_sd|inst_sd_ctrl|clk_cnt[5]~regout  & ((!\inst_sd|inst_sd_ctrl|clk_cnt[4]~7 ))))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|clk_cnt[5]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_sd|inst_sd_ctrl|clk_cnt[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|clk_cnt[5]~regout ),
	.cout(),
	.cout0(\inst_sd|inst_sd_ctrl|clk_cnt[5]~9 ),
	.cout1(\inst_sd|inst_sd_ctrl|clk_cnt[5]~9COUT1_28 ));
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|clk_cnt[5] .cin_used = "true";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[5] .lut_mask = "a50a";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[5] .operation_mode = "arithmetic";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[5] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[5] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[5] .sum_lutc_input = "cin";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \inst_sd|inst_sd_ctrl|ssppres_r8[0] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssppres_o8[0]  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & (\CPU_DA_io8[0]~0 )) # (!\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[0] )))))
// \inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout  = DFFEAS(\inst_sd|inst_sd_reg|ssppres_o8[0] , GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout ),
	.datab(\CPU_DA_io8[0]~0 ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_sd|inst_sd_reg|ssppres_o8[0] ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssppres_o8[0] ),
	.regout(\inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[0] .lut_mask = "d080";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[0] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[0] .output_mode = "reg_and_comb";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[0] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[0] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxii_lcell \inst_sd|inst_sd_ctrl|Mux0~3 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Mux0~3_combout  = ((\inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout  & ((!\inst_sd|inst_sd_ctrl|clk_cnt[5]~regout ))) # (!\inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout  & (!\inst_sd|inst_sd_ctrl|clk_cnt[4]~regout )))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|clk_cnt[4]~regout ),
	.datab(vcc),
	.datac(\inst_sd|inst_sd_ctrl|clk_cnt[5]~regout ),
	.datad(\inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Mux0~3 .lut_mask = "0f55";
defparam \inst_sd|inst_sd_ctrl|Mux0~3 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Mux0~3 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Mux0~3 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Mux0~3 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \inst_sd|inst_sd_ctrl|clk_cnt[6] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|clk_cnt[6]~regout  = DFFEAS(\inst_sd|inst_sd_ctrl|clk_cnt[6]~regout  $ (((((!\inst_sd|inst_sd_ctrl|clk_cnt[4]~7  & \inst_sd|inst_sd_ctrl|clk_cnt[5]~9 ) # (\inst_sd|inst_sd_ctrl|clk_cnt[4]~7  & 
// \inst_sd|inst_sd_ctrl|clk_cnt[5]~9COUT1_28 ))))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )
// \inst_sd|inst_sd_ctrl|clk_cnt[6]~11  = CARRY(((!\inst_sd|inst_sd_ctrl|clk_cnt[5]~9 )) # (!\inst_sd|inst_sd_ctrl|clk_cnt[6]~regout ))
// \inst_sd|inst_sd_ctrl|clk_cnt[6]~11COUT1_30  = CARRY(((!\inst_sd|inst_sd_ctrl|clk_cnt[5]~9COUT1_28 )) # (!\inst_sd|inst_sd_ctrl|clk_cnt[6]~regout ))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|clk_cnt[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_sd|inst_sd_ctrl|clk_cnt[4]~7 ),
	.cin0(\inst_sd|inst_sd_ctrl|clk_cnt[5]~9 ),
	.cin1(\inst_sd|inst_sd_ctrl|clk_cnt[5]~9COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|clk_cnt[6]~regout ),
	.cout(),
	.cout0(\inst_sd|inst_sd_ctrl|clk_cnt[6]~11 ),
	.cout1(\inst_sd|inst_sd_ctrl|clk_cnt[6]~11COUT1_30 ));
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|clk_cnt[6] .cin0_used = "true";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[6] .cin1_used = "true";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[6] .cin_used = "true";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[6] .lut_mask = "5a5f";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[6] .operation_mode = "arithmetic";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[6] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[6] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[6] .sum_lutc_input = "cin";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxii_lcell \inst_sd|inst_sd_ctrl|clk_cnt[7] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|clk_cnt[7]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|clk_cnt[7]~regout  $ ((!(!\inst_sd|inst_sd_ctrl|clk_cnt[4]~7  & \inst_sd|inst_sd_ctrl|clk_cnt[6]~11 ) # (\inst_sd|inst_sd_ctrl|clk_cnt[4]~7  & 
// \inst_sd|inst_sd_ctrl|clk_cnt[6]~11COUT1_30 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_sd|inst_sd_ctrl|clk_cnt[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_sd|inst_sd_ctrl|clk_cnt[4]~7 ),
	.cin0(\inst_sd|inst_sd_ctrl|clk_cnt[6]~11 ),
	.cin1(\inst_sd|inst_sd_ctrl|clk_cnt[6]~11COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|clk_cnt[7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|clk_cnt[7] .cin0_used = "true";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[7] .cin1_used = "true";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[7] .cin_used = "true";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[7] .lut_mask = "c3c3";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[7] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[7] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[7] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[7] .sum_lutc_input = "cin";
defparam \inst_sd|inst_sd_ctrl|clk_cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxii_lcell \inst_sd|inst_sd_ctrl|Mux0~4 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Mux0~4_combout  = ((\inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout  & (!\inst_sd|inst_sd_ctrl|clk_cnt[7]~regout )) # (!\inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout  & ((!\inst_sd|inst_sd_ctrl|clk_cnt[6]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_sd|inst_sd_ctrl|clk_cnt[7]~regout ),
	.datac(\inst_sd|inst_sd_ctrl|clk_cnt[6]~regout ),
	.datad(\inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Mux0~4 .lut_mask = "330f";
defparam \inst_sd|inst_sd_ctrl|Mux0~4 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Mux0~4 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Mux0~4 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Mux0~4 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Mux0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \inst_sd|inst_sd_ctrl|ssppres_r8[1] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssppres_o8[1]  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & (\CPU_DA_io8[1]~1 )) # (!\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[1] )))))
// \inst_sd|inst_sd_ctrl|ssppres_r8[1]~regout  = DFFEAS(\inst_sd|inst_sd_reg|ssppres_o8[1] , GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\CLK_50M_i~combout ),
	.dataa(\CPU_DA_io8[1]~1 ),
	.datab(\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_sd|inst_sd_reg|ssppres_o8[1] ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssppres_o8[1] ),
	.regout(\inst_sd|inst_sd_ctrl|ssppres_r8[1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[1] .lut_mask = "b080";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[1] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[1] .output_mode = "reg_and_comb";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[1] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[1] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|ssppres_r8[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \inst_sd|inst_sd_ctrl|Mux0~5 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Mux0~5_combout  = ((\inst_sd|inst_sd_ctrl|ssppres_r8[1]~regout  & ((\inst_sd|inst_sd_ctrl|Mux0~4_combout ))) # (!\inst_sd|inst_sd_ctrl|ssppres_r8[1]~regout  & (\inst_sd|inst_sd_ctrl|Mux0~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_sd|inst_sd_ctrl|Mux0~3_combout ),
	.datac(\inst_sd|inst_sd_ctrl|Mux0~4_combout ),
	.datad(\inst_sd|inst_sd_ctrl|ssppres_r8[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Mux0~5 .lut_mask = "f0cc";
defparam \inst_sd|inst_sd_ctrl|Mux0~5 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Mux0~5 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Mux0~5 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Mux0~5 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxii_lcell \inst_sd|inst_sd_ctrl|Mux0~1 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Mux0~1_combout  = ((\inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout  & (!\inst_sd|inst_sd_ctrl|clk_cnt[3]~regout )) # (!\inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout  & ((!\inst_sd|inst_sd_ctrl|clk_cnt[2]~regout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|clk_cnt[3]~regout ),
	.datab(\inst_sd|inst_sd_ctrl|clk_cnt[2]~regout ),
	.datac(vcc),
	.datad(\inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Mux0~1 .lut_mask = "5533";
defparam \inst_sd|inst_sd_ctrl|Mux0~1 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Mux0~1 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Mux0~1 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Mux0~1 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \inst_sd|inst_sd_ctrl|Mux0~0 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Mux0~0_combout  = ((\inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout  & ((!\inst_sd|inst_sd_ctrl|clk_cnt[1]~regout ))) # (!\inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout  & (!\inst_sd|inst_sd_ctrl|clk_cnt[0]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_sd|inst_sd_ctrl|clk_cnt[0]~regout ),
	.datac(\inst_sd|inst_sd_ctrl|ssppres_r8[0]~regout ),
	.datad(\inst_sd|inst_sd_ctrl|clk_cnt[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Mux0~0 .lut_mask = "03f3";
defparam \inst_sd|inst_sd_ctrl|Mux0~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Mux0~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Mux0~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Mux0~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \inst_sd|inst_sd_ctrl|Mux0~2 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Mux0~2_combout  = ((\inst_sd|inst_sd_ctrl|ssppres_r8[1]~regout  & (\inst_sd|inst_sd_ctrl|Mux0~1_combout )) # (!\inst_sd|inst_sd_ctrl|ssppres_r8[1]~regout  & ((\inst_sd|inst_sd_ctrl|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_sd|inst_sd_ctrl|ssppres_r8[1]~regout ),
	.datac(\inst_sd|inst_sd_ctrl|Mux0~1_combout ),
	.datad(\inst_sd|inst_sd_ctrl|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Mux0~2 .lut_mask = "f3c0";
defparam \inst_sd|inst_sd_ctrl|Mux0~2 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Mux0~2 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Mux0~2 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Mux0~2 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \inst_sd|inst_sd_ctrl|Mux0 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Mux0~combout  = LCELL((\inst_sd|inst_sd_ctrl|ssppres_r8[2]~regout  & (((!\inst_sd|inst_sd_ctrl|Mux0~5_combout )))) # (!\inst_sd|inst_sd_ctrl|ssppres_r8[2]~regout  & (((!\inst_sd|inst_sd_ctrl|Mux0~2_combout )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|ssppres_r8[2]~regout ),
	.datab(vcc),
	.datac(\inst_sd|inst_sd_ctrl|Mux0~5_combout ),
	.datad(\inst_sd|inst_sd_ctrl|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Mux0 .lut_mask = "0a5f";
defparam \inst_sd|inst_sd_ctrl|Mux0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Mux0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Mux0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Mux0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Mux0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \inst_sd|inst_sd_reg|sspshif_o~0 (
// Equation(s):
// \inst_sd|inst_sd_reg|sspshif_o~0_combout  = ((!\inst_cpu_if|cpu_addr[1]~regout  & (!\inst_cpu_if|cpu_addr[3]~regout  & !\inst_cpu_if|cpu_addr[2]~regout ))) # (!\RESET_N_i~combout )

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[1]~regout ),
	.datab(\inst_cpu_if|cpu_addr[3]~regout ),
	.datac(\inst_cpu_if|cpu_addr[2]~regout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|sspshif_o~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|sspshif_o~0 .lut_mask = "01ff";
defparam \inst_sd|inst_sd_reg|sspshif_o~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|sspshif_o~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|sspshif_o~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|sspshif_o~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|sspshif_o~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \inst_sd|inst_sd_ctrl|sttshift_i_dy1 (
// Equation(s):
// \inst_sd|inst_sd_reg|sspshif_o~1  = (\inst_cpu_if|Equal2~0_combout  & (!\inst_cpu_if|mcu_addr_o16[0]~0_combout  & (\inst_sd|inst_sd_reg|sspshif_o~0_combout  & \inst_lcd_ctrl|lcd_e_o~0_combout )))
// \inst_sd|inst_sd_ctrl|sttshift_i_dy1~regout  = DFFEAS(\inst_sd|inst_sd_reg|sspshif_o~1 , GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_cpu_if|Equal2~0_combout ),
	.datab(\inst_cpu_if|mcu_addr_o16[0]~0_combout ),
	.datac(\inst_sd|inst_sd_reg|sspshif_o~0_combout ),
	.datad(\inst_lcd_ctrl|lcd_e_o~0_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|sspshif_o~1 ),
	.regout(\inst_sd|inst_sd_ctrl|sttshift_i_dy1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy1 .lut_mask = "2000";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy1 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy1 .output_mode = "reg_and_comb";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy1 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy1 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \inst_sd|inst_sd_ctrl|sttshift_i_dy2 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sttshift_i_dy2~regout  = DFFEAS(GND, GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , \inst_sd|inst_sd_ctrl|sttshift_i_dy1~regout , , , VCC)

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_sd|inst_sd_ctrl|sttshift_i_dy1~regout ),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sttshift_i_dy2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy2 .lut_mask = "0000";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy2 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy2 .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy2 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy2 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \inst_sd|inst_sd_ctrl|sttshift_i_dy3 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sttshift_i_dy3~regout  = DFFEAS(GND, GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , \inst_sd|inst_sd_ctrl|sttshift_i_dy2~regout , , , VCC)

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_sd|inst_sd_ctrl|sttshift_i_dy2~regout ),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sttshift_i_dy3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy3 .lut_mask = "0000";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy3 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy3 .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy3 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy3 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sttshift_i_dy3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \inst_sd|inst_sd_ctrl|Selector20~0 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Selector20~0_combout  = (!\inst_sd|inst_sd_ctrl|next_state.READY~0_combout  & (!\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & ((!\inst_sd|inst_sd_ctrl|Selector0~0_combout ) # (!\inst_sd|inst_sd_ctrl|current_state.NEGEDGE~regout 
// ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|next_state.READY~0_combout ),
	.datab(\inst_sd|inst_sd_ctrl|current_state.NEGEDGE~regout ),
	.datac(\inst_sd|inst_sd_ctrl|Selector0~0_combout ),
	.datad(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Selector20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Selector20~0 .lut_mask = "0015";
defparam \inst_sd|inst_sd_ctrl|Selector20~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Selector20~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Selector20~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Selector20~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Selector20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout  = (\inst_sd|inst_sd_ctrl|Selector20~0_combout  & (\inst_sd|inst_sd_ctrl|current_state.POSEDGE~regout )) # (!\inst_sd|inst_sd_ctrl|Selector20~0_combout  & (((\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout 
// ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|Selector20~0_combout ),
	.datab(\inst_sd|inst_sd_ctrl|current_state.POSEDGE~regout ),
	.datac(\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427 .lut_mask = "d8d8";
defparam \inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N2
maxii_lcell \inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout  = (\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & (((\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0 .lut_mask = "aa00";
defparam \inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N5
maxii_lcell \inst_sd|inst_sd_ctrl|WideOr3~2 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|WideOr3~2_combout  = ((\inst_sd|inst_sd_ctrl|Selector1~0  & ((!\inst_sd|inst_sd_ctrl|nstate.POSEDGE_439~combout ) # (!\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.datab(\inst_sd|inst_sd_ctrl|nstate.POSEDGE_439~combout ),
	.datac(vcc),
	.datad(\inst_sd|inst_sd_ctrl|Selector1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|WideOr3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|WideOr3~2 .lut_mask = "7700";
defparam \inst_sd|inst_sd_ctrl|WideOr3~2 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|WideOr3~2 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|WideOr3~2 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|WideOr3~2 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|WideOr3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \inst_sd|inst_sd_ctrl|sbcnt[0] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sbcnt[0]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|sbcnt[0]~regout  & ((\inst_sd|inst_sd_ctrl|Selector0~3_combout ) # ((!\inst_sd|inst_sd_ctrl|WideOr3~2_combout )))) # (!\inst_sd|inst_sd_ctrl|sbcnt[0]~regout  & 
// (((\inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout )))), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|Selector0~3_combout ),
	.datab(\inst_sd|inst_sd_ctrl|sbcnt[0]~regout ),
	.datac(\inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout ),
	.datad(\inst_sd|inst_sd_ctrl|WideOr3~2_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sbcnt[0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sbcnt[0] .lut_mask = "b8fc";
defparam \inst_sd|inst_sd_ctrl|sbcnt[0] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sbcnt[0] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sbcnt[0] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sbcnt[0] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sbcnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \inst_sd|inst_sd_ctrl|WideOr3 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|WideOr3~combout  = (\inst_sd|inst_sd_ctrl|Selector1~0  & (!\inst_sd|inst_sd_ctrl|Selector0~3_combout  & ((!\inst_sd|inst_sd_ctrl|nstate.POSEDGE_439~combout ) # (!\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|Selector1~0 ),
	.datab(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.datac(\inst_sd|inst_sd_ctrl|nstate.POSEDGE_439~combout ),
	.datad(\inst_sd|inst_sd_ctrl|Selector0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|WideOr3~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|WideOr3 .lut_mask = "002a";
defparam \inst_sd|inst_sd_ctrl|WideOr3 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|WideOr3 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|WideOr3 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|WideOr3 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|WideOr3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \inst_sd|inst_sd_ctrl|sbcnt[1] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sbcnt[1]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|sbcnt[1]~regout  & (((\inst_sd|inst_sd_ctrl|sbcnt[0]~regout  & \inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout )) # (!\inst_sd|inst_sd_ctrl|WideOr3~combout ))) # 
// (!\inst_sd|inst_sd_ctrl|sbcnt[1]~regout  & (!\inst_sd|inst_sd_ctrl|sbcnt[0]~regout  & ((\inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout )))), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|sbcnt[0]~regout ),
	.datab(\inst_sd|inst_sd_ctrl|WideOr3~combout ),
	.datac(\inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout ),
	.datad(\inst_sd|inst_sd_ctrl|sbcnt[1]~regout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sbcnt[1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sbcnt[1] .lut_mask = "b350";
defparam \inst_sd|inst_sd_ctrl|sbcnt[1] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sbcnt[1] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sbcnt[1] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sbcnt[1] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sbcnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N0
maxii_lcell \inst_sd|inst_sd_ctrl|Add1~0 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Add1~0_combout  = (!\inst_sd|inst_sd_ctrl|sbcnt[0]~regout  & (((!\inst_sd|inst_sd_ctrl|sbcnt[1]~regout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|sbcnt[0]~regout ),
	.datab(vcc),
	.datac(\inst_sd|inst_sd_ctrl|sbcnt[1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Add1~0 .lut_mask = "0505";
defparam \inst_sd|inst_sd_ctrl|Add1~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Add1~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Add1~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Add1~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N8
maxii_lcell \inst_sd|inst_sd_ctrl|sbcnt[2] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sbcnt[2]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|sbcnt[2]~regout  & (((!\inst_sd|inst_sd_ctrl|Add1~0_combout  & \inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout )) # (!\inst_sd|inst_sd_ctrl|WideOr3~combout ))) # 
// (!\inst_sd|inst_sd_ctrl|sbcnt[2]~regout  & (((\inst_sd|inst_sd_ctrl|Add1~0_combout  & \inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout )))), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|sbcnt[2]~regout ),
	.datab(\inst_sd|inst_sd_ctrl|WideOr3~combout ),
	.datac(\inst_sd|inst_sd_ctrl|Add1~0_combout ),
	.datad(\inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sbcnt[2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sbcnt[2] .lut_mask = "7a22";
defparam \inst_sd|inst_sd_ctrl|sbcnt[2] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sbcnt[2] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sbcnt[2] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sbcnt[2] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sbcnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N7
maxii_lcell \inst_sd|inst_sd_ctrl|Selector0~1 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Selector0~1_combout  = (!\inst_sd|inst_sd_ctrl|sbcnt[0]~regout  & (((!\inst_sd|inst_sd_ctrl|sbcnt[1]~regout  & !\inst_sd|inst_sd_ctrl|sbcnt[2]~regout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|sbcnt[0]~regout ),
	.datab(vcc),
	.datac(\inst_sd|inst_sd_ctrl|sbcnt[1]~regout ),
	.datad(\inst_sd|inst_sd_ctrl|sbcnt[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Selector0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Selector0~1 .lut_mask = "0005";
defparam \inst_sd|inst_sd_ctrl|Selector0~1 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Selector0~1 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Selector0~1 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Selector0~1 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Selector0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \inst_sd|inst_sd_ctrl|sbcnt[3] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sbcnt[3]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|sbcnt[3]~regout  & (((\inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout  & !\inst_sd|inst_sd_ctrl|Selector0~1_combout )) # (!\inst_sd|inst_sd_ctrl|WideOr3~combout ))) # 
// (!\inst_sd|inst_sd_ctrl|sbcnt[3]~regout  & (((\inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout  & \inst_sd|inst_sd_ctrl|Selector0~1_combout )))), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|sbcnt[3]~regout ),
	.datab(\inst_sd|inst_sd_ctrl|WideOr3~combout ),
	.datac(\inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout ),
	.datad(\inst_sd|inst_sd_ctrl|Selector0~1_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sbcnt[3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sbcnt[3] .lut_mask = "72a2";
defparam \inst_sd|inst_sd_ctrl|sbcnt[3] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sbcnt[3] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sbcnt[3] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sbcnt[3] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sbcnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \inst_sd|inst_sd_ctrl|Selector0~0 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Selector0~0_combout  = (!\inst_sd|inst_sd_ctrl|sbcnt[0]~regout  & (!\inst_sd|inst_sd_ctrl|sbcnt[2]~regout  & (\inst_sd|inst_sd_ctrl|sbcnt[3]~regout  & !\inst_sd|inst_sd_ctrl|sbcnt[1]~regout )))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|sbcnt[0]~regout ),
	.datab(\inst_sd|inst_sd_ctrl|sbcnt[2]~regout ),
	.datac(\inst_sd|inst_sd_ctrl|sbcnt[3]~regout ),
	.datad(\inst_sd|inst_sd_ctrl|sbcnt[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Selector0~0 .lut_mask = "0010";
defparam \inst_sd|inst_sd_ctrl|Selector0~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Selector0~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Selector0~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Selector0~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \inst_sd|inst_sd_ctrl|Selector23~0 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Selector23~0_combout  = (((\inst_sd|inst_sd_ctrl|Selector0~0_combout  & \inst_sd|inst_sd_ctrl|current_state.NEGEDGE~regout )) # (!\inst_sd|inst_sd_ctrl|current_state.IDLE~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_sd|inst_sd_ctrl|Selector0~0_combout ),
	.datac(\inst_sd|inst_sd_ctrl|current_state.NEGEDGE~regout ),
	.datad(\inst_sd|inst_sd_ctrl|current_state.IDLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Selector23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Selector23~0 .lut_mask = "c0ff";
defparam \inst_sd|inst_sd_ctrl|Selector23~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Selector23~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Selector23~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Selector23~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Selector23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \inst_sd|inst_sd_ctrl|shift_ok_dy1 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|shift_ok  = ((\inst_sd|inst_sd_ctrl|Selector23~0_combout  & ((\inst_sd|inst_sd_ctrl|current_state.NEGEDGE~regout ))) # (!\inst_sd|inst_sd_ctrl|Selector23~0_combout  & (\inst_sd|inst_sd_ctrl|shift_ok )))
// \inst_sd|inst_sd_ctrl|shift_ok_dy1~regout  = DFFEAS(\inst_sd|inst_sd_ctrl|shift_ok , GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_sd|inst_sd_ctrl|shift_ok ),
	.datac(\inst_sd|inst_sd_ctrl|current_state.NEGEDGE~regout ),
	.datad(\inst_sd|inst_sd_ctrl|Selector23~0_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|shift_ok ),
	.regout(\inst_sd|inst_sd_ctrl|shift_ok_dy1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy1 .lut_mask = "f0cc";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy1 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy1 .output_mode = "reg_and_comb";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy1 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy1 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \inst_sd|inst_sd_ctrl|shift_ok_dy2 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|shift_ok_dy2~regout  = DFFEAS(GND, GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , \inst_sd|inst_sd_ctrl|shift_ok_dy1~regout , , , VCC)

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_sd|inst_sd_ctrl|shift_ok_dy1~regout ),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|shift_ok_dy2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy2 .lut_mask = "0000";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy2 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy2 .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy2 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy2 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \inst_sd|inst_sd_ctrl|shift_ok_dy3 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|shift_trigger~0  = (((N1_shift_ok_dy3))) # (!\inst_sd|inst_sd_ctrl|shift_ok_dy2~regout )

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|shift_ok_dy2~regout ),
	.datab(vcc),
	.datac(\inst_sd|inst_sd_ctrl|shift_ok_dy2~regout ),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|shift_trigger~0 ),
	.regout(\inst_sd|inst_sd_ctrl|shift_ok_dy3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy3 .lut_mask = "f5f5";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy3 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy3 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy3 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy3 .sum_lutc_input = "qfbk";
defparam \inst_sd|inst_sd_ctrl|shift_ok_dy3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \inst_sd|inst_sd_ctrl|shift_trigger (
// Equation(s):
// \inst_sd|inst_sd_ctrl|shift_trigger~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|sttshift_i_dy3~regout  & (((\inst_sd|inst_sd_ctrl|shift_trigger~regout  & \inst_sd|inst_sd_ctrl|shift_trigger~0 )) # (!\inst_sd|inst_sd_ctrl|sttshift_i_dy2~regout ))) # 
// (!\inst_sd|inst_sd_ctrl|sttshift_i_dy3~regout  & (\inst_sd|inst_sd_ctrl|shift_trigger~regout  & ((\inst_sd|inst_sd_ctrl|shift_trigger~0 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|sttshift_i_dy3~regout ),
	.datab(\inst_sd|inst_sd_ctrl|shift_trigger~regout ),
	.datac(\inst_sd|inst_sd_ctrl|sttshift_i_dy2~regout ),
	.datad(\inst_sd|inst_sd_ctrl|shift_trigger~0 ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|shift_trigger~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|shift_trigger .lut_mask = "ce0a";
defparam \inst_sd|inst_sd_ctrl|shift_trigger .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|shift_trigger .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|shift_trigger .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|shift_trigger .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|shift_trigger .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \inst_sd|inst_sd_ctrl|current_state.NEGEDGE (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Selector0~2  = (\inst_sd|inst_sd_ctrl|current_state.IDLE~regout  & (((N1_current_state.NEGEDGE & \inst_sd|inst_sd_ctrl|Selector0~0_combout )))) # (!\inst_sd|inst_sd_ctrl|current_state.IDLE~regout  & (((N1_current_state.NEGEDGE & 
// \inst_sd|inst_sd_ctrl|Selector0~0_combout )) # (!\inst_sd|inst_sd_ctrl|shift_trigger~regout )))
// \inst_sd|inst_sd_ctrl|current_state.NEGEDGE~regout  = DFFEAS(\inst_sd|inst_sd_ctrl|Selector0~2 , GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , , \inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout , , , VCC)

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|current_state.IDLE~regout ),
	.datab(\inst_sd|inst_sd_ctrl|shift_trigger~regout ),
	.datac(\inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout ),
	.datad(\inst_sd|inst_sd_ctrl|Selector0~0_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Selector0~2 ),
	.regout(\inst_sd|inst_sd_ctrl|current_state.NEGEDGE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|current_state.NEGEDGE .lut_mask = "f111";
defparam \inst_sd|inst_sd_ctrl|current_state.NEGEDGE .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|current_state.NEGEDGE .output_mode = "reg_and_comb";
defparam \inst_sd|inst_sd_ctrl|current_state.NEGEDGE .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|current_state.NEGEDGE .sum_lutc_input = "qfbk";
defparam \inst_sd|inst_sd_ctrl|current_state.NEGEDGE .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \inst_sd|inst_sd_ctrl|current_state.READY (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Selector1~0  = (!\inst_sd|inst_sd_ctrl|current_state.POSEDGE~regout  & (!N1_current_state.READY & ((\inst_sd|inst_sd_ctrl|Selector0~0_combout ) # (!\inst_sd|inst_sd_ctrl|current_state.NEGEDGE~regout ))))
// \inst_sd|inst_sd_ctrl|current_state.READY~regout  = DFFEAS(\inst_sd|inst_sd_ctrl|Selector1~0 , GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , , \inst_sd|inst_sd_ctrl|next_state.READY~0_combout , , , VCC)

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|current_state.POSEDGE~regout ),
	.datab(\inst_sd|inst_sd_ctrl|current_state.NEGEDGE~regout ),
	.datac(\inst_sd|inst_sd_ctrl|next_state.READY~0_combout ),
	.datad(\inst_sd|inst_sd_ctrl|Selector0~0_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Selector1~0 ),
	.regout(\inst_sd|inst_sd_ctrl|current_state.READY~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|current_state.READY .lut_mask = "0501";
defparam \inst_sd|inst_sd_ctrl|current_state.READY .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|current_state.READY .output_mode = "reg_and_comb";
defparam \inst_sd|inst_sd_ctrl|current_state.READY .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|current_state.READY .sum_lutc_input = "qfbk";
defparam \inst_sd|inst_sd_ctrl|current_state.READY .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \inst_sd|inst_sd_ctrl|Selector19~0 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Selector19~0_combout  = (\inst_sd|inst_sd_ctrl|current_state.READY~regout ) # (((\inst_sd|inst_sd_ctrl|current_state.NEGEDGE~regout )))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|current_state.READY~regout ),
	.datab(vcc),
	.datac(\inst_sd|inst_sd_ctrl|current_state.NEGEDGE~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Selector19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Selector19~0 .lut_mask = "fafa";
defparam \inst_sd|inst_sd_ctrl|Selector19~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Selector19~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Selector19~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Selector19~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Selector19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \inst_sd|inst_sd_ctrl|nstate.POSEDGE_439 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|nstate.POSEDGE_439~combout  = ((\inst_sd|inst_sd_ctrl|Selector20~0_combout  & ((\inst_sd|inst_sd_ctrl|Selector19~0_combout ))) # (!\inst_sd|inst_sd_ctrl|Selector20~0_combout  & (\inst_sd|inst_sd_ctrl|nstate.POSEDGE_439~combout )))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|nstate.POSEDGE_439~combout ),
	.datab(\inst_sd|inst_sd_ctrl|Selector19~0_combout ),
	.datac(vcc),
	.datad(\inst_sd|inst_sd_ctrl|Selector20~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|nstate.POSEDGE_439~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|nstate.POSEDGE_439 .lut_mask = "ccaa";
defparam \inst_sd|inst_sd_ctrl|nstate.POSEDGE_439 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|nstate.POSEDGE_439 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|nstate.POSEDGE_439 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|nstate.POSEDGE_439 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|nstate.POSEDGE_439 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \inst_sd|inst_sd_ctrl|current_state.POSEDGE (
// Equation(s):
// \inst_sd|inst_sd_ctrl|next_state.POSEDGE~0  = (((\inst_sd|inst_sd_ctrl|nstate.POSEDGE_439~combout  & \inst_sd|inst_sd_ctrl|current_state.DELAY~regout )))
// \inst_sd|inst_sd_ctrl|current_state.POSEDGE~regout  = DFFEAS(\inst_sd|inst_sd_ctrl|next_state.POSEDGE~0 , GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_sd|inst_sd_ctrl|nstate.POSEDGE_439~combout ),
	.datad(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|next_state.POSEDGE~0 ),
	.regout(\inst_sd|inst_sd_ctrl|current_state.POSEDGE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|current_state.POSEDGE .lut_mask = "f000";
defparam \inst_sd|inst_sd_ctrl|current_state.POSEDGE .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|current_state.POSEDGE .output_mode = "reg_and_comb";
defparam \inst_sd|inst_sd_ctrl|current_state.POSEDGE .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|current_state.POSEDGE .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|current_state.POSEDGE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N9
maxii_lcell \inst_sd|inst_sd_ctrl|current_state.DELAY (
// Equation(s):
// \inst_sd|inst_sd_ctrl|current_state.DELAY~regout  = DFFEAS((((!\inst_sd|inst_sd_ctrl|Selector1~0 ))), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_sd|inst_sd_ctrl|Selector1~0 ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|current_state.DELAY .lut_mask = "00ff";
defparam \inst_sd|inst_sd_ctrl|current_state.DELAY .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|current_state.DELAY .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|current_state.DELAY .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|current_state.DELAY .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|current_state.DELAY .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \inst_sd|inst_sd_ctrl|Selector22~2 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Selector22~2_combout  = (((!\inst_sd|inst_sd_ctrl|current_state.IDLE~regout  & !\inst_sd|inst_sd_ctrl|shift_trigger~regout )) # (!\inst_sd|inst_sd_ctrl|Selector1~0 ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_sd|inst_sd_ctrl|current_state.IDLE~regout ),
	.datac(\inst_sd|inst_sd_ctrl|shift_trigger~regout ),
	.datad(\inst_sd|inst_sd_ctrl|Selector1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Selector22~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Selector22~2 .lut_mask = "03ff";
defparam \inst_sd|inst_sd_ctrl|Selector22~2 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Selector22~2 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Selector22~2 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Selector22~2 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Selector22~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \inst_sd|inst_sd_ctrl|nstate.IDLE_451 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|nstate.IDLE_451~combout  = ((\inst_sd|inst_sd_ctrl|Selector22~2_combout  & (!\inst_sd|inst_sd_ctrl|current_state.IDLE~regout )) # (!\inst_sd|inst_sd_ctrl|Selector22~2_combout  & ((\inst_sd|inst_sd_ctrl|nstate.IDLE_451~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_sd|inst_sd_ctrl|current_state.IDLE~regout ),
	.datac(\inst_sd|inst_sd_ctrl|nstate.IDLE_451~combout ),
	.datad(\inst_sd|inst_sd_ctrl|Selector22~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|nstate.IDLE_451~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|nstate.IDLE_451 .lut_mask = "33f0";
defparam \inst_sd|inst_sd_ctrl|nstate.IDLE_451 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|nstate.IDLE_451 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|nstate.IDLE_451 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|nstate.IDLE_451 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|nstate.IDLE_451 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \inst_sd|inst_sd_ctrl|Selector0~3 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Selector0~3_combout  = ((\inst_sd|inst_sd_ctrl|Selector0~2 ) # ((\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & \inst_sd|inst_sd_ctrl|nstate.IDLE_451~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.datac(\inst_sd|inst_sd_ctrl|nstate.IDLE_451~combout ),
	.datad(\inst_sd|inst_sd_ctrl|Selector0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Selector0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Selector0~3 .lut_mask = "ffc0";
defparam \inst_sd|inst_sd_ctrl|Selector0~3 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Selector0~3 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Selector0~3 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Selector0~3 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Selector0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \inst_sd|inst_sd_ctrl|current_state.IDLE (
// Equation(s):
// \inst_sd|inst_sd_ctrl|current_state.IDLE~regout  = DFFEAS((((!\inst_sd|inst_sd_ctrl|Selector0~3_combout ))), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_sd|inst_sd_ctrl|Selector0~3_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|current_state.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|current_state.IDLE .lut_mask = "00ff";
defparam \inst_sd|inst_sd_ctrl|current_state.IDLE .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|current_state.IDLE .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|current_state.IDLE .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|current_state.IDLE .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|current_state.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \inst_sd|inst_sd_ctrl|next_state.READY~0 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|next_state.READY~0_combout  = ((!\inst_sd|inst_sd_ctrl|current_state.IDLE~regout  & (\inst_sd|inst_sd_ctrl|shift_trigger~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_sd|inst_sd_ctrl|current_state.IDLE~regout ),
	.datac(\inst_sd|inst_sd_ctrl|shift_trigger~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|next_state.READY~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|next_state.READY~0 .lut_mask = "3030";
defparam \inst_sd|inst_sd_ctrl|next_state.READY~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|next_state.READY~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|next_state.READY~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|next_state.READY~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|next_state.READY~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \inst_sd|inst_sd_ctrl|spi_sck (
// Equation(s):
// \inst_sd|inst_sd_ctrl|spi_sck~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|next_state.POSEDGE~0 ) # ((\inst_sd|inst_sd_ctrl|spi_sck~regout  & ((\inst_sd|inst_sd_ctrl|next_state.READY~0_combout ) # (!\inst_sd|inst_sd_ctrl|Selector1~0 )))), 
// GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|spi_sck~regout ),
	.datab(\inst_sd|inst_sd_ctrl|next_state.READY~0_combout ),
	.datac(\inst_sd|inst_sd_ctrl|next_state.POSEDGE~0 ),
	.datad(\inst_sd|inst_sd_ctrl|Selector1~0 ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|spi_sck~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|spi_sck .lut_mask = "f8fa";
defparam \inst_sd|inst_sd_ctrl|spi_sck .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|spi_sck .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|spi_sck .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|spi_sck .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|spi_sck .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \inst_sd|inst_sd_reg|ssptdat_o8[7]~0 (
// Equation(s):
// \inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  = (\inst_cpu_if|Equal2~0_combout  & (((!\inst_cpu_if|cpu_addr[0]~regout  & \inst_common_reg|sound_o~0_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|Equal2~0_combout ),
	.datab(vcc),
	.datac(\inst_cpu_if|cpu_addr[0]~regout ),
	.datad(\inst_common_reg|sound_o~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssptdat_o8[7]~0 .lut_mask = "0a00";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[7]~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[7]~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[7]~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[7]~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \inst_sd|inst_sd_reg|ssptdat_o8[6] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssptdat_o8[6]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & (\CPU_DA_io8[6]~6 )) # (!\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[6]~combout )))))

	.clk(gnd),
	.dataa(\CPU_DA_io8[6]~6 ),
	.datab(\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_sd|inst_sd_reg|ssptdat_o8[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssptdat_o8[6]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssptdat_o8[6] .lut_mask = "b080";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[6] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[6] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[6] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[6] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \inst_sd|inst_sd_reg|ssptdat_o8[5] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssptdat_o8[5]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & (\CPU_DA_io8[5]~5 )) # (!\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[5]~combout )))))

	.clk(gnd),
	.dataa(\CPU_DA_io8[5]~5 ),
	.datab(\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_sd|inst_sd_reg|ssptdat_o8[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssptdat_o8[5]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssptdat_o8[5] .lut_mask = "b080";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[5] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[5] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[5] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[5] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxii_lcell \inst_sd|inst_sd_reg|ssptdat_o8[4] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssptdat_o8[4]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & (\CPU_DA_io8[4]~4 )) # (!\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[4]~combout )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout ),
	.datab(\CPU_DA_io8[4]~4 ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_sd|inst_sd_reg|ssptdat_o8[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssptdat_o8[4]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssptdat_o8[4] .lut_mask = "d080";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[4] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[4] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[4] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[4] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxii_lcell \inst_sd|inst_sd_reg|ssptdat_o8[3] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssptdat_o8[3]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & (\CPU_DA_io8[3]~3 )) # (!\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[3]~combout )))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\CPU_DA_io8[3]~3 ),
	.datac(\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout ),
	.datad(\inst_sd|inst_sd_reg|ssptdat_o8[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssptdat_o8[3]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssptdat_o8[3] .lut_mask = "8a80";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[3] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[3] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[3] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[3] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxii_lcell \inst_sd|inst_sd_reg|ssptdat_o8[2] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssptdat_o8[2]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & (\CPU_DA_io8[2]~2 )) # (!\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[2]~combout )))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\CPU_DA_io8[2]~2 ),
	.datac(\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout ),
	.datad(\inst_sd|inst_sd_reg|ssptdat_o8[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssptdat_o8[2]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssptdat_o8[2] .lut_mask = "8a80";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[2] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[2] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[2] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[2] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxii_lcell \inst_sd|inst_sd_reg|ssptdat_o8[1] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssptdat_o8[1]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & (\CPU_DA_io8[1]~1 )) # (!\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[1]~combout )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout ),
	.datab(\CPU_DA_io8[1]~1 ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_sd|inst_sd_reg|ssptdat_o8[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssptdat_o8[1]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssptdat_o8[1] .lut_mask = "d080";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[1] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[1] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[1] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[1] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxii_lcell \inst_sd|inst_sd_reg|ssptdat_o8[0] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssptdat_o8[0]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & (\CPU_DA_io8[0]~0 )) # (!\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[0]~combout )))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout ),
	.datac(\CPU_DA_io8[0]~0 ),
	.datad(\inst_sd|inst_sd_reg|ssptdat_o8[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssptdat_o8[0]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssptdat_o8[0] .lut_mask = "a280";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[0] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[0] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[0] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[0] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \SD_SDI_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\SD_SDI_i~combout ),
	.padio(SD_SDI_i));
// synopsys translate_off
defparam \SD_SDI_i~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \inst_sd|inst_sd_ctrl|sspsreg[0] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sspsreg[0]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & ((\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout  & ((!\SD_SDI_i~combout ))) # (!\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout  & 
// (!\inst_sd|inst_sd_reg|ssptdat_o8[0]~combout )))) # (!\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & (!\inst_sd|inst_sd_reg|ssptdat_o8[0]~combout )), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , 
// \inst_sd|inst_sd_ctrl|WideOr3~combout , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_reg|ssptdat_o8[0]~combout ),
	.datab(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.datac(\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ),
	.datad(\SD_SDI_i~combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_sd|inst_sd_ctrl|WideOr3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sspsreg[0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sspsreg[0] .lut_mask = "15d5";
defparam \inst_sd|inst_sd_ctrl|sspsreg[0] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sspsreg[0] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sspsreg[0] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sspsreg[0] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sspsreg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxii_lcell \inst_sd|inst_sd_ctrl|sspsreg[1] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sspsreg[1]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout  & ((\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & ((\inst_sd|inst_sd_ctrl|sspsreg[0]~regout ))) # (!\inst_sd|inst_sd_ctrl|current_state.DELAY~regout 
//  & (!\inst_sd|inst_sd_reg|ssptdat_o8[1]~combout )))) # (!\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout  & (!\inst_sd|inst_sd_reg|ssptdat_o8[1]~combout )), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , 
// \inst_sd|inst_sd_ctrl|WideOr3~combout , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ),
	.datab(\inst_sd|inst_sd_reg|ssptdat_o8[1]~combout ),
	.datac(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.datad(\inst_sd|inst_sd_ctrl|sspsreg[0]~regout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_sd|inst_sd_ctrl|WideOr3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sspsreg[1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sspsreg[1] .lut_mask = "b313";
defparam \inst_sd|inst_sd_ctrl|sspsreg[1] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sspsreg[1] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sspsreg[1] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sspsreg[1] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sspsreg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxii_lcell \inst_sd|inst_sd_ctrl|sspsreg[2] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sspsreg[2]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & ((\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout  & ((\inst_sd|inst_sd_ctrl|sspsreg[1]~regout ))) # (!\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout 
//  & (!\inst_sd|inst_sd_reg|ssptdat_o8[2]~combout )))) # (!\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & (!\inst_sd|inst_sd_reg|ssptdat_o8[2]~combout )), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , 
// \inst_sd|inst_sd_ctrl|WideOr3~combout , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.datab(\inst_sd|inst_sd_reg|ssptdat_o8[2]~combout ),
	.datac(\inst_sd|inst_sd_ctrl|sspsreg[1]~regout ),
	.datad(\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_sd|inst_sd_ctrl|WideOr3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sspsreg[2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sspsreg[2] .lut_mask = "b133";
defparam \inst_sd|inst_sd_ctrl|sspsreg[2] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sspsreg[2] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sspsreg[2] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sspsreg[2] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sspsreg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxii_lcell \inst_sd|inst_sd_ctrl|sspsreg[3] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sspsreg[3]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & ((\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout  & ((\inst_sd|inst_sd_ctrl|sspsreg[2]~regout ))) # (!\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout 
//  & (!\inst_sd|inst_sd_reg|ssptdat_o8[3]~combout )))) # (!\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & (!\inst_sd|inst_sd_reg|ssptdat_o8[3]~combout )), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , 
// \inst_sd|inst_sd_ctrl|WideOr3~combout , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_reg|ssptdat_o8[3]~combout ),
	.datab(\inst_sd|inst_sd_ctrl|sspsreg[2]~regout ),
	.datac(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.datad(\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_sd|inst_sd_ctrl|WideOr3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sspsreg[3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sspsreg[3] .lut_mask = "c555";
defparam \inst_sd|inst_sd_ctrl|sspsreg[3] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sspsreg[3] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sspsreg[3] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sspsreg[3] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sspsreg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxii_lcell \inst_sd|inst_sd_ctrl|sspsreg[4] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sspsreg[4]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & ((\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout  & ((\inst_sd|inst_sd_ctrl|sspsreg[3]~regout ))) # (!\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout 
//  & (!\inst_sd|inst_sd_reg|ssptdat_o8[4]~combout )))) # (!\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & (!\inst_sd|inst_sd_reg|ssptdat_o8[4]~combout )), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , 
// \inst_sd|inst_sd_ctrl|WideOr3~combout , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_reg|ssptdat_o8[4]~combout ),
	.datab(\inst_sd|inst_sd_ctrl|sspsreg[3]~regout ),
	.datac(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.datad(\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_sd|inst_sd_ctrl|WideOr3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sspsreg[4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sspsreg[4] .lut_mask = "c555";
defparam \inst_sd|inst_sd_ctrl|sspsreg[4] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sspsreg[4] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sspsreg[4] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sspsreg[4] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sspsreg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \inst_sd|inst_sd_ctrl|sspsreg[5] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sspsreg[5]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & ((\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout  & ((\inst_sd|inst_sd_ctrl|sspsreg[4]~regout ))) # (!\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout 
//  & (!\inst_sd|inst_sd_reg|ssptdat_o8[5]~combout )))) # (!\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & (!\inst_sd|inst_sd_reg|ssptdat_o8[5]~combout )), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , 
// \inst_sd|inst_sd_ctrl|WideOr3~combout , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_reg|ssptdat_o8[5]~combout ),
	.datab(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.datac(\inst_sd|inst_sd_ctrl|sspsreg[4]~regout ),
	.datad(\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_sd|inst_sd_ctrl|WideOr3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sspsreg[5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sspsreg[5] .lut_mask = "d155";
defparam \inst_sd|inst_sd_ctrl|sspsreg[5] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sspsreg[5] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sspsreg[5] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sspsreg[5] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sspsreg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \inst_sd|inst_sd_ctrl|sspsreg[6] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sspsreg[6]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout  & ((\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & ((\inst_sd|inst_sd_ctrl|sspsreg[5]~regout ))) # (!\inst_sd|inst_sd_ctrl|current_state.DELAY~regout 
//  & (!\inst_sd|inst_sd_reg|ssptdat_o8[6]~combout )))) # (!\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout  & (!\inst_sd|inst_sd_reg|ssptdat_o8[6]~combout )), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , 
// \inst_sd|inst_sd_ctrl|WideOr3~combout , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ),
	.datab(\inst_sd|inst_sd_reg|ssptdat_o8[6]~combout ),
	.datac(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.datad(\inst_sd|inst_sd_ctrl|sspsreg[5]~regout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_sd|inst_sd_ctrl|WideOr3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sspsreg[6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sspsreg[6] .lut_mask = "b313";
defparam \inst_sd|inst_sd_ctrl|sspsreg[6] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sspsreg[6] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sspsreg[6] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sspsreg[6] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sspsreg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \inst_sd|inst_sd_reg|ssptdat_o8[7] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssptdat_o8[7]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & (\CPU_DA_io8[7]~7 )) # (!\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssptdat_o8[7]~combout )))))

	.clk(gnd),
	.dataa(\CPU_DA_io8[7]~7 ),
	.datab(\inst_sd|inst_sd_reg|ssptdat_o8[7]~0_combout ),
	.datac(\inst_sd|inst_sd_reg|ssptdat_o8[7]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssptdat_o8[7]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssptdat_o8[7] .lut_mask = "b800";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[7] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[7] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[7] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[7] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssptdat_o8[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \inst_sd|inst_sd_ctrl|sspsreg[7] (
// Equation(s):
// \inst_sd|inst_sd_ctrl|sspsreg[7]~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout  & ((\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  & (\inst_sd|inst_sd_ctrl|sspsreg[6]~regout )) # (!\inst_sd|inst_sd_ctrl|current_state.DELAY~regout  
// & ((!\inst_sd|inst_sd_reg|ssptdat_o8[7]~combout ))))) # (!\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout  & (((!\inst_sd|inst_sd_reg|ssptdat_o8[7]~combout )))), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , 
// \inst_sd|inst_sd_ctrl|WideOr3~combout , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ),
	.datab(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.datac(\inst_sd|inst_sd_ctrl|sspsreg[6]~regout ),
	.datad(\inst_sd|inst_sd_reg|ssptdat_o8[7]~combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_sd|inst_sd_ctrl|WideOr3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|sspsreg[7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|sspsreg[7] .lut_mask = "80f7";
defparam \inst_sd|inst_sd_ctrl|sspsreg[7] .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|sspsreg[7] .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|sspsreg[7] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|sspsreg[7] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|sspsreg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \inst_sd|inst_sd_ctrl|Selector3~3 (
// Equation(s):
// \inst_sd|inst_sd_ctrl|Selector3~3_combout  = (!\inst_sd|inst_sd_ctrl|next_state.READY~0_combout  & (((!\inst_sd|inst_sd_ctrl|nstate.POSEDGE_439~combout  & !\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout )) # 
// (!\inst_sd|inst_sd_ctrl|current_state.DELAY~regout )))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|next_state.READY~0_combout ),
	.datab(\inst_sd|inst_sd_ctrl|current_state.DELAY~regout ),
	.datac(\inst_sd|inst_sd_ctrl|nstate.POSEDGE_439~combout ),
	.datad(\inst_sd|inst_sd_ctrl|nstate.NEGEDGE_427~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_ctrl|Selector3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|Selector3~3 .lut_mask = "1115";
defparam \inst_sd|inst_sd_ctrl|Selector3~3 .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|Selector3~3 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_ctrl|Selector3~3 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|Selector3~3 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|Selector3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \inst_sd|inst_sd_ctrl|spi_sdo (
// Equation(s):
// \inst_sd|inst_sd_ctrl|spi_sdo~regout  = DFFEAS((\inst_sd|inst_sd_ctrl|Selector1~0  & (((\inst_sd|inst_sd_ctrl|spi_sdo~regout  & !\inst_sd|inst_sd_ctrl|Selector3~3_combout )))) # (!\inst_sd|inst_sd_ctrl|Selector1~0  & 
// ((\inst_sd|inst_sd_ctrl|sspsreg[7]~regout ) # ((\inst_sd|inst_sd_ctrl|spi_sdo~regout  & !\inst_sd|inst_sd_ctrl|Selector3~3_combout )))), GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|Selector1~0 ),
	.datab(\inst_sd|inst_sd_ctrl|sspsreg[7]~regout ),
	.datac(\inst_sd|inst_sd_ctrl|spi_sdo~regout ),
	.datad(\inst_sd|inst_sd_ctrl|Selector3~3_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|spi_sdo~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|spi_sdo .lut_mask = "44f4";
defparam \inst_sd|inst_sd_ctrl|spi_sdo .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|spi_sdo .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|spi_sdo .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|spi_sdo .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|spi_sdo .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N2
maxii_lcell \inst_key|inst_key_ctrl|count[0] (
// Equation(s):
// \inst_key|inst_key_ctrl|count[0]~regout  = DFFEAS(((!\inst_key|inst_key_ctrl|count[0]~regout )), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_key|inst_key_ctrl|LessThan0~1_combout , )
// \inst_key|inst_key_ctrl|count[0]~11  = CARRY(((\inst_key|inst_key_ctrl|count[0]~regout )))
// \inst_key|inst_key_ctrl|count[0]~11COUT1_18  = CARRY(((\inst_key|inst_key_ctrl|count[0]~regout )))

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_key|inst_key_ctrl|count[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_key|inst_key_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_key|inst_key_ctrl|count[0]~regout ),
	.cout(),
	.cout0(\inst_key|inst_key_ctrl|count[0]~11 ),
	.cout1(\inst_key|inst_key_ctrl|count[0]~11COUT1_18 ));
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|count[0] .lut_mask = "33cc";
defparam \inst_key|inst_key_ctrl|count[0] .operation_mode = "arithmetic";
defparam \inst_key|inst_key_ctrl|count[0] .output_mode = "reg_only";
defparam \inst_key|inst_key_ctrl|count[0] .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|count[0] .sum_lutc_input = "datac";
defparam \inst_key|inst_key_ctrl|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N3
maxii_lcell \inst_key|inst_key_ctrl|count[1] (
// Equation(s):
// \inst_key|inst_key_ctrl|count[1]~regout  = DFFEAS(\inst_key|inst_key_ctrl|count[1]~regout  $ ((((\inst_key|inst_key_ctrl|count[0]~11 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_key|inst_key_ctrl|LessThan0~1_combout , )
// \inst_key|inst_key_ctrl|count[1]~5  = CARRY(((!\inst_key|inst_key_ctrl|count[0]~11 )) # (!\inst_key|inst_key_ctrl|count[1]~regout ))
// \inst_key|inst_key_ctrl|count[1]~5COUT1_20  = CARRY(((!\inst_key|inst_key_ctrl|count[0]~11COUT1_18 )) # (!\inst_key|inst_key_ctrl|count[1]~regout ))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_key|inst_key_ctrl|count[1]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_key|inst_key_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_key|inst_key_ctrl|count[0]~11 ),
	.cin1(\inst_key|inst_key_ctrl|count[0]~11COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_key|inst_key_ctrl|count[1]~regout ),
	.cout(),
	.cout0(\inst_key|inst_key_ctrl|count[1]~5 ),
	.cout1(\inst_key|inst_key_ctrl|count[1]~5COUT1_20 ));
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|count[1] .cin0_used = "true";
defparam \inst_key|inst_key_ctrl|count[1] .cin1_used = "true";
defparam \inst_key|inst_key_ctrl|count[1] .lut_mask = "5a5f";
defparam \inst_key|inst_key_ctrl|count[1] .operation_mode = "arithmetic";
defparam \inst_key|inst_key_ctrl|count[1] .output_mode = "reg_only";
defparam \inst_key|inst_key_ctrl|count[1] .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|count[1] .sum_lutc_input = "cin";
defparam \inst_key|inst_key_ctrl|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N4
maxii_lcell \inst_key|inst_key_ctrl|count[2] (
// Equation(s):
// \inst_key|inst_key_ctrl|count[2]~regout  = DFFEAS(\inst_key|inst_key_ctrl|count[2]~regout  $ ((((!\inst_key|inst_key_ctrl|count[1]~5 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_key|inst_key_ctrl|LessThan0~1_combout , )
// \inst_key|inst_key_ctrl|count[2]~1  = CARRY((\inst_key|inst_key_ctrl|count[2]~regout  & ((!\inst_key|inst_key_ctrl|count[1]~5COUT1_20 ))))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_key|inst_key_ctrl|count[2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_key|inst_key_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst_key|inst_key_ctrl|count[1]~5 ),
	.cin1(\inst_key|inst_key_ctrl|count[1]~5COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_key|inst_key_ctrl|count[2]~regout ),
	.cout(\inst_key|inst_key_ctrl|count[2]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|count[2] .cin0_used = "true";
defparam \inst_key|inst_key_ctrl|count[2] .cin1_used = "true";
defparam \inst_key|inst_key_ctrl|count[2] .lut_mask = "a50a";
defparam \inst_key|inst_key_ctrl|count[2] .operation_mode = "arithmetic";
defparam \inst_key|inst_key_ctrl|count[2] .output_mode = "reg_only";
defparam \inst_key|inst_key_ctrl|count[2] .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|count[2] .sum_lutc_input = "cin";
defparam \inst_key|inst_key_ctrl|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N5
maxii_lcell \inst_key|inst_key_ctrl|count[3] (
// Equation(s):
// \inst_key|inst_key_ctrl|count[3]~regout  = DFFEAS(\inst_key|inst_key_ctrl|count[3]~regout  $ ((((\inst_key|inst_key_ctrl|count[2]~1 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_key|inst_key_ctrl|LessThan0~1_combout , )
// \inst_key|inst_key_ctrl|count[3]~3  = CARRY(((!\inst_key|inst_key_ctrl|count[2]~1 )) # (!\inst_key|inst_key_ctrl|count[3]~regout ))
// \inst_key|inst_key_ctrl|count[3]~3COUT1_22  = CARRY(((!\inst_key|inst_key_ctrl|count[2]~1 )) # (!\inst_key|inst_key_ctrl|count[3]~regout ))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_key|inst_key_ctrl|count[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_key|inst_key_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_key|inst_key_ctrl|count[2]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_key|inst_key_ctrl|count[3]~regout ),
	.cout(),
	.cout0(\inst_key|inst_key_ctrl|count[3]~3 ),
	.cout1(\inst_key|inst_key_ctrl|count[3]~3COUT1_22 ));
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|count[3] .cin_used = "true";
defparam \inst_key|inst_key_ctrl|count[3] .lut_mask = "5a5f";
defparam \inst_key|inst_key_ctrl|count[3] .operation_mode = "arithmetic";
defparam \inst_key|inst_key_ctrl|count[3] .output_mode = "reg_only";
defparam \inst_key|inst_key_ctrl|count[3] .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|count[3] .sum_lutc_input = "cin";
defparam \inst_key|inst_key_ctrl|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N6
maxii_lcell \inst_key|inst_key_ctrl|count[4] (
// Equation(s):
// \inst_key|inst_key_ctrl|count[4]~regout  = DFFEAS(\inst_key|inst_key_ctrl|count[4]~regout  $ ((((!(!\inst_key|inst_key_ctrl|count[2]~1  & \inst_key|inst_key_ctrl|count[3]~3 ) # (\inst_key|inst_key_ctrl|count[2]~1  & 
// \inst_key|inst_key_ctrl|count[3]~3COUT1_22 ))))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_key|inst_key_ctrl|LessThan0~1_combout , )
// \inst_key|inst_key_ctrl|count[4]~9  = CARRY((\inst_key|inst_key_ctrl|count[4]~regout  & ((!\inst_key|inst_key_ctrl|count[3]~3 ))))
// \inst_key|inst_key_ctrl|count[4]~9COUT1_24  = CARRY((\inst_key|inst_key_ctrl|count[4]~regout  & ((!\inst_key|inst_key_ctrl|count[3]~3COUT1_22 ))))

	.clk(\CLK_50M_i~combout ),
	.dataa(\inst_key|inst_key_ctrl|count[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_key|inst_key_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_key|inst_key_ctrl|count[2]~1 ),
	.cin0(\inst_key|inst_key_ctrl|count[3]~3 ),
	.cin1(\inst_key|inst_key_ctrl|count[3]~3COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_key|inst_key_ctrl|count[4]~regout ),
	.cout(),
	.cout0(\inst_key|inst_key_ctrl|count[4]~9 ),
	.cout1(\inst_key|inst_key_ctrl|count[4]~9COUT1_24 ));
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|count[4] .cin0_used = "true";
defparam \inst_key|inst_key_ctrl|count[4] .cin1_used = "true";
defparam \inst_key|inst_key_ctrl|count[4] .cin_used = "true";
defparam \inst_key|inst_key_ctrl|count[4] .lut_mask = "a50a";
defparam \inst_key|inst_key_ctrl|count[4] .operation_mode = "arithmetic";
defparam \inst_key|inst_key_ctrl|count[4] .output_mode = "reg_only";
defparam \inst_key|inst_key_ctrl|count[4] .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|count[4] .sum_lutc_input = "cin";
defparam \inst_key|inst_key_ctrl|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N7
maxii_lcell \inst_key|inst_key_ctrl|count[5] (
// Equation(s):
// \inst_key|inst_key_ctrl|count[5]~regout  = DFFEAS((\inst_key|inst_key_ctrl|count[5]~regout  $ (((!\inst_key|inst_key_ctrl|count[2]~1  & \inst_key|inst_key_ctrl|count[4]~9 ) # (\inst_key|inst_key_ctrl|count[2]~1  & 
// \inst_key|inst_key_ctrl|count[4]~9COUT1_24 )))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , \inst_key|inst_key_ctrl|LessThan0~1_combout , )

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_key|inst_key_ctrl|count[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(\inst_key|inst_key_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst_key|inst_key_ctrl|count[2]~1 ),
	.cin0(\inst_key|inst_key_ctrl|count[4]~9 ),
	.cin1(\inst_key|inst_key_ctrl|count[4]~9COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_key|inst_key_ctrl|count[5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|count[5] .cin0_used = "true";
defparam \inst_key|inst_key_ctrl|count[5] .cin1_used = "true";
defparam \inst_key|inst_key_ctrl|count[5] .cin_used = "true";
defparam \inst_key|inst_key_ctrl|count[5] .lut_mask = "3c3c";
defparam \inst_key|inst_key_ctrl|count[5] .operation_mode = "normal";
defparam \inst_key|inst_key_ctrl|count[5] .output_mode = "reg_only";
defparam \inst_key|inst_key_ctrl|count[5] .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|count[5] .sum_lutc_input = "cin";
defparam \inst_key|inst_key_ctrl|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N8
maxii_lcell \inst_key|inst_key_ctrl|LessThan0~0 (
// Equation(s):
// \inst_key|inst_key_ctrl|LessThan0~0_combout  = (!\inst_key|inst_key_ctrl|count[3]~regout  & (((!\inst_key|inst_key_ctrl|count[2]~regout ))))

	.clk(gnd),
	.dataa(\inst_key|inst_key_ctrl|count[3]~regout ),
	.datab(vcc),
	.datac(\inst_key|inst_key_ctrl|count[2]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_key|inst_key_ctrl|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|LessThan0~0 .lut_mask = "0505";
defparam \inst_key|inst_key_ctrl|LessThan0~0 .operation_mode = "normal";
defparam \inst_key|inst_key_ctrl|LessThan0~0 .output_mode = "comb_only";
defparam \inst_key|inst_key_ctrl|LessThan0~0 .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|LessThan0~0 .sum_lutc_input = "datac";
defparam \inst_key|inst_key_ctrl|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N9
maxii_lcell \inst_key|inst_key_ctrl|LessThan0~1 (
// Equation(s):
// \inst_key|inst_key_ctrl|LessThan0~1_combout  = (\inst_key|inst_key_ctrl|count[5]~regout  & (\inst_key|inst_key_ctrl|count[4]~regout  & ((\inst_key|inst_key_ctrl|count[1]~regout ) # (!\inst_key|inst_key_ctrl|LessThan0~0_combout ))))

	.clk(gnd),
	.dataa(\inst_key|inst_key_ctrl|count[1]~regout ),
	.datab(\inst_key|inst_key_ctrl|count[5]~regout ),
	.datac(\inst_key|inst_key_ctrl|count[4]~regout ),
	.datad(\inst_key|inst_key_ctrl|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_key|inst_key_ctrl|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|LessThan0~1 .lut_mask = "80c0";
defparam \inst_key|inst_key_ctrl|LessThan0~1 .operation_mode = "normal";
defparam \inst_key|inst_key_ctrl|LessThan0~1 .output_mode = "comb_only";
defparam \inst_key|inst_key_ctrl|LessThan0~1 .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|LessThan0~1 .sum_lutc_input = "datac";
defparam \inst_key|inst_key_ctrl|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N9
maxii_lcell \inst_key|inst_key_ctrl|clk_500khz (
// Equation(s):
// \inst_key|inst_key_ctrl|clk_500khz~regout  = DFFEAS((\inst_key|inst_key_ctrl|clk_500khz~regout  $ ((\inst_key|inst_key_ctrl|LessThan0~1_combout ))), GLOBAL(\CLK_50M_i~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\CLK_50M_i~combout ),
	.dataa(vcc),
	.datab(\inst_key|inst_key_ctrl|clk_500khz~regout ),
	.datac(\inst_key|inst_key_ctrl|LessThan0~1_combout ),
	.datad(vcc),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_key|inst_key_ctrl|clk_500khz~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|clk_500khz .lut_mask = "3c3c";
defparam \inst_key|inst_key_ctrl|clk_500khz .operation_mode = "normal";
defparam \inst_key|inst_key_ctrl|clk_500khz .output_mode = "reg_only";
defparam \inst_key|inst_key_ctrl|clk_500khz .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|clk_500khz .sum_lutc_input = "datac";
defparam \inst_key|inst_key_ctrl|clk_500khz .synch_mode = "off";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \KEY_COL_i4[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\KEY_COL_i4[3]~combout ),
	.padio(KEY_COL_i4[3]));
// synopsys translate_off
defparam \KEY_COL_i4[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \KEY_COL_i4[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\KEY_COL_i4[2]~combout ),
	.padio(KEY_COL_i4[2]));
// synopsys translate_off
defparam \KEY_COL_i4[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \KEY_COL_i4[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\KEY_COL_i4[1]~combout ),
	.padio(KEY_COL_i4[1]));
// synopsys translate_off
defparam \KEY_COL_i4[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \KEY_COL_i4[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\KEY_COL_i4[0]~combout ),
	.padio(KEY_COL_i4[0]));
// synopsys translate_off
defparam \KEY_COL_i4[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y4_N8
maxii_lcell \inst_key|inst_key_ctrl|Equal0~0 (
// Equation(s):
// \inst_key|inst_key_ctrl|Equal0~0_combout  = (\KEY_COL_i4[3]~combout  & (\KEY_COL_i4[2]~combout  & (\KEY_COL_i4[1]~combout  & \KEY_COL_i4[0]~combout )))

	.clk(gnd),
	.dataa(\KEY_COL_i4[3]~combout ),
	.datab(\KEY_COL_i4[2]~combout ),
	.datac(\KEY_COL_i4[1]~combout ),
	.datad(\KEY_COL_i4[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_key|inst_key_ctrl|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|Equal0~0 .lut_mask = "8000";
defparam \inst_key|inst_key_ctrl|Equal0~0 .operation_mode = "normal";
defparam \inst_key|inst_key_ctrl|Equal0~0 .output_mode = "comb_only";
defparam \inst_key|inst_key_ctrl|Equal0~0 .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|Equal0~0 .sum_lutc_input = "datac";
defparam \inst_key|inst_key_ctrl|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N6
maxii_lcell \inst_key|inst_key_ctrl|state.000 (
// Equation(s):
// \inst_key|inst_key_ctrl|state.000~regout  = DFFEAS((\inst_key|inst_key_ctrl|state.001~regout ) # (((!\inst_key|inst_key_ctrl|Equal0~0_combout ))), \inst_key|inst_key_ctrl|clk_500khz~regout , \RESET_N_i~combout , , , , , , )

	.clk(\inst_key|inst_key_ctrl|clk_500khz~regout ),
	.dataa(\inst_key|inst_key_ctrl|state.001~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_key|inst_key_ctrl|Equal0~0_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_key|inst_key_ctrl|state.000~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|state.000 .lut_mask = "aaff";
defparam \inst_key|inst_key_ctrl|state.000 .operation_mode = "normal";
defparam \inst_key|inst_key_ctrl|state.000 .output_mode = "reg_only";
defparam \inst_key|inst_key_ctrl|state.000 .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|state.000 .sum_lutc_input = "datac";
defparam \inst_key|inst_key_ctrl|state.000 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N3
maxii_lcell \inst_key|inst_key_ctrl|state.001 (
// Equation(s):
// \inst_key|inst_key_ctrl|state.001~regout  = DFFEAS((((!\inst_key|inst_key_ctrl|state.000~regout  & !\inst_key|inst_key_ctrl|Equal0~0_combout ))), \inst_key|inst_key_ctrl|clk_500khz~regout , \RESET_N_i~combout , , , , , , )

	.clk(\inst_key|inst_key_ctrl|clk_500khz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_key|inst_key_ctrl|state.000~regout ),
	.datad(\inst_key|inst_key_ctrl|Equal0~0_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_key|inst_key_ctrl|state.001~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|state.001 .lut_mask = "000f";
defparam \inst_key|inst_key_ctrl|state.001 .operation_mode = "normal";
defparam \inst_key|inst_key_ctrl|state.001 .output_mode = "reg_only";
defparam \inst_key|inst_key_ctrl|state.001 .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|state.001 .sum_lutc_input = "datac";
defparam \inst_key|inst_key_ctrl|state.001 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N4
maxii_lcell \inst_key|inst_key_ctrl|state.010 (
// Equation(s):
// \inst_key|inst_key_ctrl|state.010~regout  = DFFEAS((\inst_key|inst_key_ctrl|state.001~regout  & (((\inst_key|inst_key_ctrl|Equal0~0_combout )))), \inst_key|inst_key_ctrl|clk_500khz~regout , \RESET_N_i~combout , , , , , , )

	.clk(\inst_key|inst_key_ctrl|clk_500khz~regout ),
	.dataa(\inst_key|inst_key_ctrl|state.001~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_key|inst_key_ctrl|Equal0~0_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_key|inst_key_ctrl|state.010~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|state.010 .lut_mask = "aa00";
defparam \inst_key|inst_key_ctrl|state.010 .operation_mode = "normal";
defparam \inst_key|inst_key_ctrl|state.010 .output_mode = "reg_only";
defparam \inst_key|inst_key_ctrl|state.010 .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|state.010 .sum_lutc_input = "datac";
defparam \inst_key|inst_key_ctrl|state.010 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N7
maxii_lcell \inst_key|inst_key_ctrl|state.101 (
// Equation(s):
// \inst_key|inst_key_ctrl|state.101~regout  = DFFEAS((((\inst_key|inst_key_ctrl|state.000~regout  & !\inst_key|inst_key_ctrl|Equal0~0_combout ))), \inst_key|inst_key_ctrl|clk_500khz~regout , \RESET_N_i~combout , , , , , , )

	.clk(\inst_key|inst_key_ctrl|clk_500khz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_key|inst_key_ctrl|state.000~regout ),
	.datad(\inst_key|inst_key_ctrl|Equal0~0_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_key|inst_key_ctrl|state.101~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|state.101 .lut_mask = "00f0";
defparam \inst_key|inst_key_ctrl|state.101 .operation_mode = "normal";
defparam \inst_key|inst_key_ctrl|state.101 .output_mode = "reg_only";
defparam \inst_key|inst_key_ctrl|state.101 .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|state.101 .sum_lutc_input = "datac";
defparam \inst_key|inst_key_ctrl|state.101 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N1
maxii_lcell \inst_key|inst_key_ctrl|Selector5~0 (
// Equation(s):
// \inst_key|inst_key_ctrl|Selector5~0_combout  = (\inst_key|inst_key_ctrl|row_r2[0]~regout  & ((\inst_key|inst_key_ctrl|state.010~regout ) # ((\inst_key|inst_key_ctrl|state.101~regout ) # (\inst_key|inst_key_ctrl|state.001~regout ))))

	.clk(gnd),
	.dataa(\inst_key|inst_key_ctrl|state.010~regout ),
	.datab(\inst_key|inst_key_ctrl|row_r2[0]~regout ),
	.datac(\inst_key|inst_key_ctrl|state.101~regout ),
	.datad(\inst_key|inst_key_ctrl|state.001~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_key|inst_key_ctrl|Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|Selector5~0 .lut_mask = "ccc8";
defparam \inst_key|inst_key_ctrl|Selector5~0 .operation_mode = "normal";
defparam \inst_key|inst_key_ctrl|Selector5~0 .output_mode = "comb_only";
defparam \inst_key|inst_key_ctrl|Selector5~0 .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|Selector5~0 .sum_lutc_input = "datac";
defparam \inst_key|inst_key_ctrl|Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N2
maxii_lcell \inst_key|inst_key_ctrl|row_r2[0] (
// Equation(s):
// \inst_key|inst_key_ctrl|row_r2[0]~regout  = DFFEAS((\inst_key|inst_key_ctrl|Selector5~0_combout ) # ((\inst_key|inst_key_ctrl|state.001~regout  & ((\inst_key|inst_key_ctrl|Equal0~0_combout )))), \inst_key|inst_key_ctrl|clk_500khz~regout , 
// \RESET_N_i~combout , , , , , , )

	.clk(\inst_key|inst_key_ctrl|clk_500khz~regout ),
	.dataa(\inst_key|inst_key_ctrl|state.001~regout ),
	.datab(\inst_key|inst_key_ctrl|Selector5~0_combout ),
	.datac(vcc),
	.datad(\inst_key|inst_key_ctrl|Equal0~0_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_key|inst_key_ctrl|row_r2[0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|row_r2[0] .lut_mask = "eecc";
defparam \inst_key|inst_key_ctrl|row_r2[0] .operation_mode = "normal";
defparam \inst_key|inst_key_ctrl|row_r2[0] .output_mode = "reg_only";
defparam \inst_key|inst_key_ctrl|row_r2[0] .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|row_r2[0] .sum_lutc_input = "datac";
defparam \inst_key|inst_key_ctrl|row_r2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N0
maxii_lcell \inst_key|inst_key_ctrl|row_r2[1] (
// Equation(s):
// \inst_key|inst_key_ctrl|row_r2[1]~regout  = DFFEAS((\inst_key|inst_key_ctrl|state.000~regout  & (\inst_key|inst_key_ctrl|row_r2[1]~regout  & ((!\inst_key|inst_key_ctrl|Equal0~0_combout ) # (!\inst_key|inst_key_ctrl|state.001~regout )))) # 
// (!\inst_key|inst_key_ctrl|state.000~regout  & (((!\inst_key|inst_key_ctrl|Equal0~0_combout )))), \inst_key|inst_key_ctrl|clk_500khz~regout , \RESET_N_i~combout , , , , , , )

	.clk(\inst_key|inst_key_ctrl|clk_500khz~regout ),
	.dataa(\inst_key|inst_key_ctrl|state.001~regout ),
	.datab(\inst_key|inst_key_ctrl|row_r2[1]~regout ),
	.datac(\inst_key|inst_key_ctrl|state.000~regout ),
	.datad(\inst_key|inst_key_ctrl|Equal0~0_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_key|inst_key_ctrl|row_r2[1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_key|inst_key_ctrl|row_r2[1] .lut_mask = "40cf";
defparam \inst_key|inst_key_ctrl|row_r2[1] .operation_mode = "normal";
defparam \inst_key|inst_key_ctrl|row_r2[1] .output_mode = "reg_only";
defparam \inst_key|inst_key_ctrl|row_r2[1] .register_cascade_mode = "off";
defparam \inst_key|inst_key_ctrl|row_r2[1] .sum_lutc_input = "datac";
defparam \inst_key|inst_key_ctrl|row_r2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxii_lcell \inst_common_reg|sound_o~1 (
// Equation(s):
// \inst_common_reg|sound_o~1_combout  = (\inst_cpu_if|Equal1~0_combout  & (((\inst_cpu_if|cpu_addr[0]~regout  & \inst_common_reg|sound_o~0_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|Equal1~0_combout ),
	.datab(vcc),
	.datac(\inst_cpu_if|cpu_addr[0]~regout ),
	.datad(\inst_common_reg|sound_o~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|sound_o~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|sound_o~1 .lut_mask = "a000";
defparam \inst_common_reg|sound_o~1 .operation_mode = "normal";
defparam \inst_common_reg|sound_o~1 .output_mode = "comb_only";
defparam \inst_common_reg|sound_o~1 .register_cascade_mode = "off";
defparam \inst_common_reg|sound_o~1 .sum_lutc_input = "datac";
defparam \inst_common_reg|sound_o~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxii_lcell \inst_common_reg|sound_o (
// Equation(s):
// \inst_common_reg|sound_o~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|sound_o~1_combout  & (\CPU_DA_io8[0]~0 )) # (!\inst_common_reg|sound_o~1_combout  & ((\inst_common_reg|sound_o~combout )))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\inst_common_reg|sound_o~1_combout ),
	.datac(\CPU_DA_io8[0]~0 ),
	.datad(\inst_common_reg|sound_o~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|sound_o~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|sound_o .lut_mask = "a280";
defparam \inst_common_reg|sound_o .operation_mode = "normal";
defparam \inst_common_reg|sound_o .output_mode = "comb_only";
defparam \inst_common_reg|sound_o .register_cascade_mode = "off";
defparam \inst_common_reg|sound_o .sum_lutc_input = "datac";
defparam \inst_common_reg|sound_o .synch_mode = "off";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CLK_50M_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CLK_50M_i~combout ),
	.padio(CLK_50M_i));
// synopsys translate_off
defparam \CLK_50M_i~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxii_lcell \inst_cpu_if|mcu_rddat[4]~2 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[4]~2_combout  = ((\RESET_N_i~combout  & ((\inst_cpu_if|Equal1~0_combout ) # (\inst_cpu_if|Equal2~0_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|Equal1~0_combout ),
	.datab(vcc),
	.datac(\inst_cpu_if|Equal2~0_combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[4]~2 .lut_mask = "fa00";
defparam \inst_cpu_if|mcu_rddat[4]~2 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[4]~2 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[4]~2 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[4]~2 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N3
maxii_lcell \inst_cpu_if|mcu_rddat[4]~1 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[4]~1_combout  = (\RESET_N_i~combout  & ((\inst_cpu_if|Equal1~0_combout ) # ((\inst_cpu_if|Equal3~0_combout  & !\inst_cpu_if|Equal2~0_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|Equal3~0_combout ),
	.datab(\RESET_N_i~combout ),
	.datac(\inst_cpu_if|Equal2~0_combout ),
	.datad(\inst_cpu_if|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[4]~1 .lut_mask = "cc08";
defparam \inst_cpu_if|mcu_rddat[4]~1 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[4]~1 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[4]~1 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[4]~1 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxii_lcell \inst_cpu_if|mcu_rddat[4]~3 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[4]~3_combout  = ((!\inst_cpu_if|mcu_rddat[4]~2_combout  & ((!\inst_cpu_if|mcu_rddat[4]~1_combout ) # (!\inst_cpu_if|mcu_cs_o8[7]~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|mcu_rddat[4]~2_combout ),
	.datac(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.datad(\inst_cpu_if|mcu_rddat[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[4]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[4]~3 .lut_mask = "0333";
defparam \inst_cpu_if|mcu_rddat[4]~3 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[4]~3 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[4]~3 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[4]~3 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[4]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \inst_sd|inst_sd_reg|always0~0 (
// Equation(s):
// \inst_sd|inst_sd_reg|always0~0_combout  = (!\CPU_nRD_i~combout  & (\inst_cpu_if|cpu_addr[5]~regout  & (!\inst_cpu_if|cpu_addr[6]~regout  & \inst_cpu_if|Equal0~3_combout )))

	.clk(gnd),
	.dataa(\CPU_nRD_i~combout ),
	.datab(\inst_cpu_if|cpu_addr[5]~regout ),
	.datac(\inst_cpu_if|cpu_addr[6]~regout ),
	.datad(\inst_cpu_if|Equal0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|always0~0 .lut_mask = "0400";
defparam \inst_sd|inst_sd_reg|always0~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|always0~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|always0~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|always0~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N6
maxii_lcell \inst_sd|inst_sd_ctrl|st_idle (
// Equation(s):
// \inst_sd|inst_sd_ctrl|st_idle~regout  = DFFEAS((!\inst_sd|inst_sd_ctrl|Selector0~3_combout  & ((\inst_sd|inst_sd_ctrl|st_idle~regout ) # ((!\inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout  & \inst_sd|inst_sd_ctrl|WideOr3~2_combout )))), 
// GLOBAL(\inst_sd|inst_sd_ctrl|Mux0~combout ), \RESET_N_i~combout , , , , , , )

	.clk(\inst_sd|inst_sd_ctrl|Mux0~combout ),
	.dataa(\inst_sd|inst_sd_ctrl|st_idle~regout ),
	.datab(\inst_sd|inst_sd_ctrl|next_state.NEGEDGE~0_combout ),
	.datac(\inst_sd|inst_sd_ctrl|Selector0~3_combout ),
	.datad(\inst_sd|inst_sd_ctrl|WideOr3~2_combout ),
	.aclr(!\RESET_N_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst_sd|inst_sd_ctrl|st_idle~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_ctrl|st_idle .lut_mask = "0b0a";
defparam \inst_sd|inst_sd_ctrl|st_idle .operation_mode = "normal";
defparam \inst_sd|inst_sd_ctrl|st_idle .output_mode = "reg_only";
defparam \inst_sd|inst_sd_ctrl|st_idle .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_ctrl|st_idle .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_ctrl|st_idle .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxii_lcell \inst_sd|inst_sd_reg|Selector7~3 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector7~3_combout  = (\inst_cpu_if|cpu_addr[1]~regout  & (((\inst_cpu_if|cpu_addr[0]~regout )))) # (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & (\inst_sd|inst_sd_reg|ssppres_o8[0] )) # 
// (!\inst_cpu_if|cpu_addr[0]~regout  & ((!\inst_sd|inst_sd_ctrl|sspsreg[0]~regout )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|ssppres_o8[0] ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(\inst_cpu_if|cpu_addr[0]~regout ),
	.datad(\inst_sd|inst_sd_ctrl|sspsreg[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector7~3 .lut_mask = "e0e3";
defparam \inst_sd|inst_sd_reg|Selector7~3 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector7~3 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector7~3 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector7~3 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \inst_sd|inst_sd_reg|test_r8[7]~0 (
// Equation(s):
// \inst_sd|inst_sd_reg|test_r8[7]~0_combout  = (!\CPU_nWR_i~combout  & (\inst_ec11b|inst_ec11b_reg|Decoder0~0_combout  & (\inst_cpu_if|Equal2~0_combout )))

	.clk(gnd),
	.dataa(\CPU_nWR_i~combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Decoder0~0_combout ),
	.datac(\inst_cpu_if|Equal2~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|test_r8[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|test_r8[7]~0 .lut_mask = "4040";
defparam \inst_sd|inst_sd_reg|test_r8[7]~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|test_r8[7]~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|test_r8[7]~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|test_r8[7]~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|test_r8[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxii_lcell \inst_sd|inst_sd_reg|test_r8[0] (
// Equation(s):
// \inst_sd|inst_sd_reg|test_r8[0]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & (\CPU_DA_io8[0]~0 )) # (!\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & ((\inst_sd|inst_sd_reg|test_r8[0]~combout )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|test_r8[7]~0_combout ),
	.datab(\CPU_DA_io8[0]~0 ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_sd|inst_sd_reg|test_r8[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|test_r8[0]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|test_r8[0] .lut_mask = "d080";
defparam \inst_sd|inst_sd_reg|test_r8[0] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|test_r8[0] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|test_r8[0] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|test_r8[0] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|test_r8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \inst_sd|inst_sd_reg|Selector7~4 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector7~4_combout  = (\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_sd|inst_sd_reg|Selector7~3_combout  & ((\inst_sd|inst_sd_reg|test_r8[0]~combout ))) # (!\inst_sd|inst_sd_reg|Selector7~3_combout  & 
// (!\inst_sd|inst_sd_ctrl|st_idle~regout )))) # (!\inst_cpu_if|cpu_addr[1]~regout  & (((\inst_sd|inst_sd_reg|Selector7~3_combout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_ctrl|st_idle~regout ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(\inst_sd|inst_sd_reg|Selector7~3_combout ),
	.datad(\inst_sd|inst_sd_reg|test_r8[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector7~4 .lut_mask = "f434";
defparam \inst_sd|inst_sd_reg|Selector7~4 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector7~4 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector7~4 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector7~4 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector7~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxii_lcell \inst_sd|inst_sd_reg|Selector7~5 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector7~5_combout  = (!\inst_cpu_if|cpu_addr[2]~regout  & (\inst_sd|inst_sd_reg|Selector7~4_combout  & ((!\inst_cpu_if|cpu_addr[3]~regout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[2]~regout ),
	.datab(\inst_sd|inst_sd_reg|Selector7~4_combout ),
	.datac(vcc),
	.datad(\inst_cpu_if|cpu_addr[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector7~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector7~5 .lut_mask = "0044";
defparam \inst_sd|inst_sd_reg|Selector7~5 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector7~5 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector7~5 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector7~5 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxii_lcell \inst_sd|inst_sd_reg|mcu_rddat_o8[0] (
// Equation(s):
// \inst_sd|inst_sd_reg|mcu_rddat_o8[0]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|always0~0_combout  & (\inst_sd|inst_sd_reg|Selector7~5_combout )) # (!\inst_sd|inst_sd_reg|always0~0_combout  & ((\inst_sd|inst_sd_reg|mcu_rddat_o8[0]~combout 
// )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|always0~0_combout ),
	.datab(\inst_sd|inst_sd_reg|Selector7~5_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_sd|inst_sd_reg|mcu_rddat_o8[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|mcu_rddat_o8[0]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[0] .lut_mask = "d080";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[0] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[0] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[0] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[0] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxii_lcell \inst_cpu_if|mcu_rddat[0]~7 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[0]~7_combout  = (!\inst_cpu_if|mcu_cs_o8[7]~combout  & (\inst_sd|inst_sd_reg|mcu_rddat_o8[0]~combout  & ((!\RESET_N_i~combout ) # (!\inst_cpu_if|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|Equal3~0_combout ),
	.datab(\RESET_N_i~combout ),
	.datac(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.datad(\inst_sd|inst_sd_reg|mcu_rddat_o8[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[0]~7 .lut_mask = "0700";
defparam \inst_cpu_if|mcu_rddat[0]~7 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[0]~7 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[0]~7 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[0]~7 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \inst_common_reg|Selector7~0 (
// Equation(s):
// \inst_common_reg|Selector7~0_combout  = (\inst_cpu_if|cpu_addr[1]~regout  & (\inst_common_reg|lcd_rst_o~combout  & ((\inst_cpu_if|cpu_addr[0]~regout )))) # (!\inst_cpu_if|cpu_addr[1]~regout  & (((\inst_common_reg|sound_o~combout ) # 
// (!\inst_cpu_if|cpu_addr[0]~regout ))))

	.clk(gnd),
	.dataa(\inst_common_reg|lcd_rst_o~combout ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(\inst_common_reg|sound_o~combout ),
	.datad(\inst_cpu_if|cpu_addr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector7~0 .lut_mask = "b833";
defparam \inst_common_reg|Selector7~0 .operation_mode = "normal";
defparam \inst_common_reg|Selector7~0 .output_mode = "comb_only";
defparam \inst_common_reg|Selector7~0 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector7~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \inst_common_reg|led_o8[7]~0 (
// Equation(s):
// \inst_common_reg|led_o8[7]~0_combout  = ((!\CPU_nWR_i~combout  & (\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout  & \inst_cpu_if|Equal1~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\CPU_nWR_i~combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.datad(\inst_cpu_if|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|led_o8[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|led_o8[7]~0 .lut_mask = "3000";
defparam \inst_common_reg|led_o8[7]~0 .operation_mode = "normal";
defparam \inst_common_reg|led_o8[7]~0 .output_mode = "comb_only";
defparam \inst_common_reg|led_o8[7]~0 .register_cascade_mode = "off";
defparam \inst_common_reg|led_o8[7]~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|led_o8[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \inst_common_reg|led_o8[0] (
// Equation(s):
// \inst_common_reg|led_o8[0]~combout  = ((\inst_common_reg|led_o8[7]~0_combout  & (\CPU_DA_io8[0]~0 )) # (!\inst_common_reg|led_o8[7]~0_combout  & ((\inst_common_reg|led_o8[0]~combout )))) # (!\RESET_N_i~combout )

	.clk(gnd),
	.dataa(\CPU_DA_io8[0]~0 ),
	.datab(\inst_common_reg|led_o8[7]~0_combout ),
	.datac(\inst_common_reg|led_o8[0]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|led_o8[0]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|led_o8[0] .lut_mask = "b8ff";
defparam \inst_common_reg|led_o8[0] .operation_mode = "normal";
defparam \inst_common_reg|led_o8[0] .output_mode = "comb_only";
defparam \inst_common_reg|led_o8[0] .register_cascade_mode = "off";
defparam \inst_common_reg|led_o8[0] .sum_lutc_input = "datac";
defparam \inst_common_reg|led_o8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \inst_common_reg|Selector7~1 (
// Equation(s):
// \inst_common_reg|Selector7~1_combout  = (!\inst_cpu_if|cpu_addr[2]~regout  & ((\inst_common_reg|Selector7~0_combout ) # ((\inst_common_reg|led_o8[0]~combout  & !\inst_cpu_if|cpu_addr[0]~regout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[2]~regout ),
	.datab(\inst_common_reg|Selector7~0_combout ),
	.datac(\inst_common_reg|led_o8[0]~combout ),
	.datad(\inst_cpu_if|cpu_addr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector7~1 .lut_mask = "4454";
defparam \inst_common_reg|Selector7~1 .operation_mode = "normal";
defparam \inst_common_reg|Selector7~1 .output_mode = "comb_only";
defparam \inst_common_reg|Selector7~1 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector7~1 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \inst_ec11b|inst_ec11b_reg|Decoder0~4 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Decoder0~4_combout  = (\inst_cpu_if|cpu_addr[2]~regout  & (\inst_cpu_if|cpu_addr[0]~regout  & (!\inst_cpu_if|cpu_addr[3]~regout  & !\inst_cpu_if|cpu_addr[1]~regout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[2]~regout ),
	.datab(\inst_cpu_if|cpu_addr[0]~regout ),
	.datac(\inst_cpu_if|cpu_addr[3]~regout ),
	.datad(\inst_cpu_if|cpu_addr[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~4 .lut_mask = "0008";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~4 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~4 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~4 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~4 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \inst_common_reg|test_r[7]~0 (
// Equation(s):
// \inst_common_reg|test_r[7]~0_combout  = (\inst_ec11b|inst_ec11b_reg|Decoder0~4_combout  & (!\CPU_nWR_i~combout  & ((\inst_cpu_if|Equal1~0_combout ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Decoder0~4_combout ),
	.datab(\CPU_nWR_i~combout ),
	.datac(vcc),
	.datad(\inst_cpu_if|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|test_r[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|test_r[7]~0 .lut_mask = "2200";
defparam \inst_common_reg|test_r[7]~0 .operation_mode = "normal";
defparam \inst_common_reg|test_r[7]~0 .output_mode = "comb_only";
defparam \inst_common_reg|test_r[7]~0 .register_cascade_mode = "off";
defparam \inst_common_reg|test_r[7]~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|test_r[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \inst_common_reg|test_r[0] (
// Equation(s):
// \inst_common_reg|test_r[0]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|test_r[7]~0_combout  & (\CPU_DA_io8[0]~0 )) # (!\inst_common_reg|test_r[7]~0_combout  & ((\inst_common_reg|test_r[0]~combout )))))

	.clk(gnd),
	.dataa(\CPU_DA_io8[0]~0 ),
	.datab(\RESET_N_i~combout ),
	.datac(\inst_common_reg|test_r[7]~0_combout ),
	.datad(\inst_common_reg|test_r[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|test_r[0]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|test_r[0] .lut_mask = "8c80";
defparam \inst_common_reg|test_r[0] .operation_mode = "normal";
defparam \inst_common_reg|test_r[0] .output_mode = "comb_only";
defparam \inst_common_reg|test_r[0] .register_cascade_mode = "off";
defparam \inst_common_reg|test_r[0] .sum_lutc_input = "datac";
defparam \inst_common_reg|test_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \inst_common_reg|Selector7~2 (
// Equation(s):
// \inst_common_reg|Selector7~2_combout  = (\inst_cpu_if|cpu_addr[0]~regout  & (((\inst_common_reg|test_r[0]~combout  & \inst_cpu_if|cpu_addr[2]~regout )))) # (!\inst_cpu_if|cpu_addr[0]~regout  & (\inst_common_reg|lcd_bk_o~combout ))

	.clk(gnd),
	.dataa(\inst_common_reg|lcd_bk_o~combout ),
	.datab(\inst_common_reg|test_r[0]~combout ),
	.datac(\inst_cpu_if|cpu_addr[2]~regout ),
	.datad(\inst_cpu_if|cpu_addr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector7~2 .lut_mask = "c0aa";
defparam \inst_common_reg|Selector7~2 .operation_mode = "normal";
defparam \inst_common_reg|Selector7~2 .output_mode = "comb_only";
defparam \inst_common_reg|Selector7~2 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector7~2 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \inst_common_reg|Selector7~3 (
// Equation(s):
// \inst_common_reg|Selector7~3_combout  = (!\inst_cpu_if|cpu_addr[3]~regout  & ((\inst_common_reg|Selector7~1_combout ) # ((!\inst_cpu_if|cpu_addr[1]~regout  & \inst_common_reg|Selector7~2_combout ))))

	.clk(gnd),
	.dataa(\inst_common_reg|Selector7~1_combout ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(\inst_common_reg|Selector7~2_combout ),
	.datad(\inst_cpu_if|cpu_addr[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector7~3 .lut_mask = "00ba";
defparam \inst_common_reg|Selector7~3 .operation_mode = "normal";
defparam \inst_common_reg|Selector7~3 .output_mode = "comb_only";
defparam \inst_common_reg|Selector7~3 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector7~3 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \inst_common_reg|always0~0 (
// Equation(s):
// \inst_common_reg|always0~0_combout  = (((!\CPU_nRD_i~combout  & \inst_cpu_if|Equal1~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU_nRD_i~combout ),
	.datad(\inst_cpu_if|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|always0~0 .lut_mask = "0f00";
defparam \inst_common_reg|always0~0 .operation_mode = "normal";
defparam \inst_common_reg|always0~0 .output_mode = "comb_only";
defparam \inst_common_reg|always0~0 .register_cascade_mode = "off";
defparam \inst_common_reg|always0~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxii_lcell \inst_common_reg|mcu_rddat_o8[0] (
// Equation(s):
// \inst_common_reg|mcu_rddat_o8[0]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|always0~0_combout  & (\inst_common_reg|Selector7~3_combout )) # (!\inst_common_reg|always0~0_combout  & ((\inst_common_reg|mcu_rddat_o8[0]~combout )))))

	.clk(gnd),
	.dataa(\inst_common_reg|Selector7~3_combout ),
	.datab(\RESET_N_i~combout ),
	.datac(\inst_common_reg|always0~0_combout ),
	.datad(\inst_common_reg|mcu_rddat_o8[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|mcu_rddat_o8[0]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|mcu_rddat_o8[0] .lut_mask = "8c80";
defparam \inst_common_reg|mcu_rddat_o8[0] .operation_mode = "normal";
defparam \inst_common_reg|mcu_rddat_o8[0] .output_mode = "comb_only";
defparam \inst_common_reg|mcu_rddat_o8[0] .register_cascade_mode = "off";
defparam \inst_common_reg|mcu_rddat_o8[0] .sum_lutc_input = "datac";
defparam \inst_common_reg|mcu_rddat_o8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \inst_cpu_if|mcu_rddat[4]~4 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[4]~4_combout  = ((\RESET_N_i~combout  & ((\inst_cpu_if|Equal3~0_combout ) # (\inst_cpu_if|Equal2~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|Equal3~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_cpu_if|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[4]~4 .lut_mask = "f0c0";
defparam \inst_cpu_if|mcu_rddat[4]~4 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[4]~4 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[4]~4 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[4]~4 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \inst_cpu_if|mcu_rddat[4]~5 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[4]~5_combout  = (\inst_cpu_if|mcu_rddat[4]~4_combout ) # ((\inst_cpu_if|mcu_cs_o8[7]~2_combout  & (!\inst_cpu_if|Equal3~0_combout  & \inst_cpu_if|mcu_cs_o8[7]~1_combout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.datab(\inst_cpu_if|Equal3~0_combout ),
	.datac(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.datad(\inst_cpu_if|mcu_rddat[4]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[4]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[4]~5 .lut_mask = "ff20";
defparam \inst_cpu_if|mcu_rddat[4]~5 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[4]~5 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[4]~5 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[4]~5 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[4]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \inst_cpu_if|mcu_rddat[0]~6 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[0]~6_combout  = ((\inst_common_reg|mcu_rddat_o8[0]~combout  & ((!\inst_cpu_if|mcu_rddat[4]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_common_reg|mcu_rddat_o8[0]~combout ),
	.datac(vcc),
	.datad(\inst_cpu_if|mcu_rddat[4]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[0]~6 .lut_mask = "00cc";
defparam \inst_cpu_if|mcu_rddat[0]~6 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[0]~6 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[0]~6 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[0]~6 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxii_lcell \inst_cpu_if|mcu_rddat[0]~8 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[0]~8_combout  = (\inst_cpu_if|mcu_rddat[4]~1_combout  & (\inst_cpu_if|mcu_rddat[4]~2_combout  & ((\inst_cpu_if|mcu_rddat[0]~6_combout )))) # (!\inst_cpu_if|mcu_rddat[4]~1_combout  & (((\inst_cpu_if|mcu_rddat[0]~7_combout )) # 
// (!\inst_cpu_if|mcu_rddat[4]~2_combout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[4]~1_combout ),
	.datab(\inst_cpu_if|mcu_rddat[4]~2_combout ),
	.datac(\inst_cpu_if|mcu_rddat[0]~7_combout ),
	.datad(\inst_cpu_if|mcu_rddat[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[0]~8 .lut_mask = "d951";
defparam \inst_cpu_if|mcu_rddat[0]~8 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[0]~8 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[0]~8 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[0]~8 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \inst_ec11b|inst_ec11b_reg|always0~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|always0~0_combout  = ((!\CPU_nRD_i~combout  & (\inst_cpu_if|Equal3~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\CPU_nRD_i~combout ),
	.datac(\inst_cpu_if|Equal3~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|always0~0 .lut_mask = "3030";
defparam \inst_ec11b|inst_ec11b_reg|always0~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|always0~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|always0~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|always0~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector8~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector8~0_combout  = (\inst_cpu_if|cpu_addr[2]~regout  & (!\inst_cpu_if|cpu_addr[0]~regout  & (\inst_ec11b|inst_ec11b_reg|ec11b_clr_r  & !\inst_cpu_if|cpu_addr[1]~regout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[2]~regout ),
	.datab(\inst_cpu_if|cpu_addr[0]~regout ),
	.datac(\inst_ec11b|inst_ec11b_reg|ec11b_clr_r ),
	.datad(\inst_cpu_if|cpu_addr[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector8~0 .lut_mask = "0020";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector8~1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector8~1_combout  = (\inst_cpu_if|cpu_addr[1]~regout  & (((\inst_cpu_if|cpu_addr[0]~regout )))) # (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & ((\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~regout ))) # 
// (!\inst_cpu_if|cpu_addr[0]~regout  & (\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~regout ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|lva_r8[0]~regout ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(\inst_ec11b|inst_ec11b_ctrl|rva_r8[0]~regout ),
	.datad(\inst_cpu_if|cpu_addr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector8~1 .lut_mask = "fc22";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~1 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector16~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector16~0_combout  = (((\CPU_DA_io8[0]~0  & \inst_ec11b|inst_ec11b_reg|Decoder0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU_DA_io8[0]~0 ),
	.datad(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector16~0 .lut_mask = "f000";
defparam \inst_ec11b|inst_ec11b_reg|Selector16~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector16~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector16~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector16~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \inst_ec11b|inst_ec11b_reg|test_r8[0]~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  = (!\inst_ec11b|inst_ec11b_reg|Decoder0~2_combout  & (!\inst_ec11b|inst_ec11b_reg|Decoder0~0_combout  & (\inst_cpu_if|Equal3~0_combout  & !\CPU_nWR_i~combout )))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Decoder0~2_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Decoder0~0_combout ),
	.datac(\inst_cpu_if|Equal3~0_combout ),
	.datad(\CPU_nWR_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|test_r8[0]~0 .lut_mask = "0010";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[0]~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[0]~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[0]~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[0]~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \inst_ec11b|inst_ec11b_reg|test_r8[0] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|test_r8[0]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector16~0_combout )) # (!\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|test_r8[0]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Selector16~0_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|test_r8[0]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|test_r8[0]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|test_r8[0] .lut_mask = "b800";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[0] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[0] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[0] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[0] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector8~2 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector8~2_combout  = (\inst_ec11b|inst_ec11b_reg|Selector8~1_combout  & ((\inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~combout ) # ((!\inst_cpu_if|cpu_addr[1]~regout )))) # (!\inst_ec11b|inst_ec11b_reg|Selector8~1_combout  & 
// (((\inst_ec11b|inst_ec11b_reg|test_r8[0]~combout  & \inst_cpu_if|cpu_addr[1]~regout ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|mcu_intmsk_r~combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Selector8~1_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|test_r8[0]~combout ),
	.datad(\inst_cpu_if|cpu_addr[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector8~2 .lut_mask = "b8cc";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~2 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~2 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~2 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~2 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector8~3 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector8~3_combout  = (!\inst_cpu_if|cpu_addr[3]~regout  & ((\inst_ec11b|inst_ec11b_reg|Selector8~0_combout ) # ((\inst_ec11b|inst_ec11b_reg|Selector8~2_combout  & !\inst_cpu_if|cpu_addr[2]~regout ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Selector8~0_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Selector8~2_combout ),
	.datac(\inst_cpu_if|cpu_addr[2]~regout ),
	.datad(\inst_cpu_if|cpu_addr[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector8~3 .lut_mask = "00ae";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~3 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~3 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~3 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~3 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|always0~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector8~3_combout )) # (!\inst_ec11b|inst_ec11b_reg|always0~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|always0~0_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Selector8~3_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0] .lut_mask = "d080";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \inst_cpu_if|mcu_rddat[0]~0 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[0]~0_combout  = (\SRAM_DAT_io8[0]~0  & (!\inst_cpu_if|Equal3~0_combout  & (\inst_cpu_if|mcu_cs_o8[7]~1_combout  & \inst_cpu_if|mcu_cs_o8[7]~2_combout )))

	.clk(gnd),
	.dataa(\SRAM_DAT_io8[0]~0 ),
	.datab(\inst_cpu_if|Equal3~0_combout ),
	.datac(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.datad(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[0]~0 .lut_mask = "2000";
defparam \inst_cpu_if|mcu_rddat[0]~0 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[0]~0 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[0]~0 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[0]~0 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \inst_cpu_if|mcu_rddat[0]~9 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[0]~9_combout  = (\inst_cpu_if|mcu_rddat[4]~3_combout  & ((\inst_cpu_if|mcu_rddat[0]~8_combout  & ((\inst_cpu_if|mcu_rddat[0]~0_combout ))) # (!\inst_cpu_if|mcu_rddat[0]~8_combout  & 
// (\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0]~combout )))) # (!\inst_cpu_if|mcu_rddat[4]~3_combout  & (\inst_cpu_if|mcu_rddat[0]~8_combout ))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[4]~3_combout ),
	.datab(\inst_cpu_if|mcu_rddat[0]~8_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[0]~combout ),
	.datad(\inst_cpu_if|mcu_rddat[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[0]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[0]~9 .lut_mask = "ec64";
defparam \inst_cpu_if|mcu_rddat[0]~9 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[0]~9 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[0]~9 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[0]~9 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[0]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \inst_cpu_if|mcu_rddat[0]~10 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[0]~10_combout  = ((\inst_cpu_if|mcu_rddat[0]~9_combout  & (\inst_cpu_if|mcu_cs_o8[7]~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|mcu_rddat[0]~9_combout ),
	.datac(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[0]~10 .lut_mask = "c0c0";
defparam \inst_cpu_if|mcu_rddat[0]~10 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[0]~10 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[0]~10 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[0]~10 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \inst_sd|inst_sd_reg|Selector7~2 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector7~2_combout  = ((!\inst_cpu_if|cpu_addr[3]~regout  & (!\inst_cpu_if|cpu_addr[2]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|cpu_addr[3]~regout ),
	.datac(\inst_cpu_if|cpu_addr[2]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector7~2 .lut_mask = "0303";
defparam \inst_sd|inst_sd_reg|Selector7~2 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector7~2 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector7~2 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector7~2 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector15~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector15~0_combout  = (((\CPU_DA_io8[1]~1  & \inst_ec11b|inst_ec11b_reg|Decoder0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU_DA_io8[1]~1 ),
	.datad(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector15~0 .lut_mask = "f000";
defparam \inst_ec11b|inst_ec11b_reg|Selector15~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector15~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector15~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector15~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \inst_ec11b|inst_ec11b_reg|test_r8[1] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|test_r8[1]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector15~0_combout )) # (!\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|test_r8[1]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Selector15~0_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|test_r8[1]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|test_r8[1]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|test_r8[1] .lut_mask = "b800";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[1] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[1] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[1] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[1] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \inst_ec11b|inst_ec11b_reg|Decoder0~3 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Decoder0~3_combout  = ((!\inst_cpu_if|cpu_addr[0]~regout  & (\inst_cpu_if|cpu_addr[1]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|cpu_addr[0]~regout ),
	.datac(\inst_cpu_if|cpu_addr[1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~3 .lut_mask = "3030";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~3 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~3 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~3 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~3 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector7~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector7~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & (\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~regout )) # (!\inst_cpu_if|cpu_addr[0]~regout  & 
// ((\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~regout )))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[1]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|rva_r8[1]~regout ),
	.datac(\inst_ec11b|inst_ec11b_ctrl|lva_r8[1]~regout ),
	.datad(\inst_cpu_if|cpu_addr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector7~0 .lut_mask = "4450";
defparam \inst_ec11b|inst_ec11b_reg|Selector7~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector7~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector7~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector7~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector7~1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector7~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_ec11b|inst_ec11b_reg|Selector7~0_combout ) # ((\inst_ec11b|inst_ec11b_reg|test_r8[1]~combout  & \inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|test_r8[1]~combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|Selector7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector7~1 .lut_mask = "aa80";
defparam \inst_ec11b|inst_ec11b_reg|Selector7~1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector7~1 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector7~1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector7~1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxii_lcell \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|always0~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector7~1_combout )) # (!\inst_ec11b|inst_ec11b_reg|always0~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|always0~0_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Selector7~1_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1] .lut_mask = "d080";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxii_lcell \inst_cpu_if|mcu_rddat[1]~11 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[1]~11_combout  = (\inst_cpu_if|mcu_cs_o8[7]~2_combout  & (\SRAM_DAT_io8[1]~1  & (!\inst_cpu_if|Equal3~0_combout  & \inst_cpu_if|mcu_cs_o8[7]~1_combout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.datab(\SRAM_DAT_io8[1]~1 ),
	.datac(\inst_cpu_if|Equal3~0_combout ),
	.datad(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[1]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[1]~11 .lut_mask = "0800";
defparam \inst_cpu_if|mcu_rddat[1]~11 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[1]~11 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[1]~11 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[1]~11 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[1]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \inst_common_reg|test_r[1] (
// Equation(s):
// \inst_common_reg|test_r[1]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|test_r[7]~0_combout  & (\CPU_DA_io8[1]~1 )) # (!\inst_common_reg|test_r[7]~0_combout  & ((\inst_common_reg|test_r[1]~combout )))))

	.clk(gnd),
	.dataa(\inst_common_reg|test_r[7]~0_combout ),
	.datab(\CPU_DA_io8[1]~1 ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_common_reg|test_r[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|test_r[1]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|test_r[1] .lut_mask = "d080";
defparam \inst_common_reg|test_r[1] .operation_mode = "normal";
defparam \inst_common_reg|test_r[1] .output_mode = "comb_only";
defparam \inst_common_reg|test_r[1] .register_cascade_mode = "off";
defparam \inst_common_reg|test_r[1] .sum_lutc_input = "datac";
defparam \inst_common_reg|test_r[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \inst_common_reg|led_o8[1] (
// Equation(s):
// \inst_common_reg|led_o8[1]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|led_o8[7]~0_combout  & (\CPU_DA_io8[1]~1 )) # (!\inst_common_reg|led_o8[7]~0_combout  & ((\inst_common_reg|led_o8[1]~combout )))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\inst_common_reg|led_o8[7]~0_combout ),
	.datac(\CPU_DA_io8[1]~1 ),
	.datad(\inst_common_reg|led_o8[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|led_o8[1]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|led_o8[1] .lut_mask = "a280";
defparam \inst_common_reg|led_o8[1] .operation_mode = "normal";
defparam \inst_common_reg|led_o8[1] .output_mode = "comb_only";
defparam \inst_common_reg|led_o8[1] .register_cascade_mode = "off";
defparam \inst_common_reg|led_o8[1] .sum_lutc_input = "datac";
defparam \inst_common_reg|led_o8[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \inst_common_reg|Selector6~0 (
// Equation(s):
// \inst_common_reg|Selector6~0_combout  = (\inst_ec11b|inst_ec11b_reg|Decoder0~4_combout  & ((\inst_common_reg|test_r[1]~combout ) # ((\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout  & \inst_common_reg|led_o8[1]~combout )))) # 
// (!\inst_ec11b|inst_ec11b_reg|Decoder0~4_combout  & (((\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout  & \inst_common_reg|led_o8[1]~combout ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Decoder0~4_combout ),
	.datab(\inst_common_reg|test_r[1]~combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.datad(\inst_common_reg|led_o8[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector6~0 .lut_mask = "f888";
defparam \inst_common_reg|Selector6~0 .operation_mode = "normal";
defparam \inst_common_reg|Selector6~0 .output_mode = "comb_only";
defparam \inst_common_reg|Selector6~0 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector6~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \inst_common_reg|mcu_rddat_o8[1] (
// Equation(s):
// \inst_common_reg|mcu_rddat_o8[1]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|always0~0_combout  & (\inst_common_reg|Selector6~0_combout )) # (!\inst_common_reg|always0~0_combout  & ((\inst_common_reg|mcu_rddat_o8[1]~combout )))))

	.clk(gnd),
	.dataa(\inst_common_reg|Selector6~0_combout ),
	.datab(\RESET_N_i~combout ),
	.datac(\inst_common_reg|always0~0_combout ),
	.datad(\inst_common_reg|mcu_rddat_o8[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|mcu_rddat_o8[1]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|mcu_rddat_o8[1] .lut_mask = "8c80";
defparam \inst_common_reg|mcu_rddat_o8[1] .operation_mode = "normal";
defparam \inst_common_reg|mcu_rddat_o8[1] .output_mode = "comb_only";
defparam \inst_common_reg|mcu_rddat_o8[1] .register_cascade_mode = "off";
defparam \inst_common_reg|mcu_rddat_o8[1] .sum_lutc_input = "datac";
defparam \inst_common_reg|mcu_rddat_o8[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \inst_cpu_if|mcu_rddat[1]~12 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[1]~12_combout  = ((\inst_common_reg|mcu_rddat_o8[1]~combout  & ((!\inst_cpu_if|mcu_rddat[4]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_common_reg|mcu_rddat_o8[1]~combout ),
	.datac(vcc),
	.datad(\inst_cpu_if|mcu_rddat[4]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[1]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[1]~12 .lut_mask = "00cc";
defparam \inst_cpu_if|mcu_rddat[1]~12 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[1]~12 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[1]~12 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[1]~12 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[1]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxii_lcell \inst_sd|inst_sd_reg|test_r8[1] (
// Equation(s):
// \inst_sd|inst_sd_reg|test_r8[1]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & (\CPU_DA_io8[1]~1 )) # (!\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & ((\inst_sd|inst_sd_reg|test_r8[1]~combout )))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\CPU_DA_io8[1]~1 ),
	.datac(\inst_sd|inst_sd_reg|test_r8[7]~0_combout ),
	.datad(\inst_sd|inst_sd_reg|test_r8[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|test_r8[1]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|test_r8[1] .lut_mask = "8a80";
defparam \inst_sd|inst_sd_reg|test_r8[1] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|test_r8[1] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|test_r8[1] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|test_r8[1] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|test_r8[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \inst_ec11b|inst_ec11b_reg|Decoder0~5 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Decoder0~5_combout  = ((\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(vcc),
	.datad(\inst_cpu_if|cpu_addr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~5 .lut_mask = "cc00";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~5 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~5 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~5 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~5 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \inst_sd|inst_sd_reg|Selector6~0 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector6~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & ((\inst_sd|inst_sd_reg|ssppres_o8[1] ))) # (!\inst_cpu_if|cpu_addr[0]~regout  & (!\inst_sd|inst_sd_ctrl|sspsreg[1]~regout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[0]~regout ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(\inst_sd|inst_sd_ctrl|sspsreg[1]~regout ),
	.datad(\inst_sd|inst_sd_reg|ssppres_o8[1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector6~0 .lut_mask = "2301";
defparam \inst_sd|inst_sd_reg|Selector6~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector6~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector6~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector6~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxii_lcell \inst_sd|inst_sd_reg|Selector6~1 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector6~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_sd|inst_sd_reg|Selector6~0_combout ) # ((\inst_sd|inst_sd_reg|test_r8[1]~combout  & \inst_ec11b|inst_ec11b_reg|Decoder0~5_combout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|test_r8[1]~combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Decoder0~5_combout ),
	.datac(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datad(\inst_sd|inst_sd_reg|Selector6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector6~1 .lut_mask = "f080";
defparam \inst_sd|inst_sd_reg|Selector6~1 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector6~1 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector6~1 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector6~1 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxii_lcell \inst_sd|inst_sd_reg|mcu_rddat_o8[1] (
// Equation(s):
// \inst_sd|inst_sd_reg|mcu_rddat_o8[1]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|always0~0_combout  & (\inst_sd|inst_sd_reg|Selector6~1_combout )) # (!\inst_sd|inst_sd_reg|always0~0_combout  & ((\inst_sd|inst_sd_reg|mcu_rddat_o8[1]~combout 
// )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|Selector6~1_combout ),
	.datab(\inst_sd|inst_sd_reg|always0~0_combout ),
	.datac(\inst_sd|inst_sd_reg|mcu_rddat_o8[1]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|mcu_rddat_o8[1]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[1] .lut_mask = "b800";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[1] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[1] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[1] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[1] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxii_lcell \inst_cpu_if|mcu_rddat[1]~13 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[1]~13_combout  = (!\inst_cpu_if|mcu_cs_o8[7]~combout  & (\inst_sd|inst_sd_reg|mcu_rddat_o8[1]~combout  & ((!\RESET_N_i~combout ) # (!\inst_cpu_if|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.datab(\inst_cpu_if|Equal3~0_combout ),
	.datac(\inst_sd|inst_sd_reg|mcu_rddat_o8[1]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[1]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[1]~13 .lut_mask = "1050";
defparam \inst_cpu_if|mcu_rddat[1]~13 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[1]~13 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[1]~13 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[1]~13 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[1]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxii_lcell \inst_cpu_if|mcu_rddat[1]~14 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[1]~14_combout  = (\inst_cpu_if|mcu_rddat[4]~2_combout  & ((\inst_cpu_if|mcu_rddat[4]~1_combout  & (\inst_cpu_if|mcu_rddat[1]~12_combout )) # (!\inst_cpu_if|mcu_rddat[4]~1_combout  & ((\inst_cpu_if|mcu_rddat[1]~13_combout ))))) # 
// (!\inst_cpu_if|mcu_rddat[4]~2_combout  & (((!\inst_cpu_if|mcu_rddat[4]~1_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[4]~2_combout ),
	.datab(\inst_cpu_if|mcu_rddat[1]~12_combout ),
	.datac(\inst_cpu_if|mcu_rddat[4]~1_combout ),
	.datad(\inst_cpu_if|mcu_rddat[1]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[1]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[1]~14 .lut_mask = "8f85";
defparam \inst_cpu_if|mcu_rddat[1]~14 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[1]~14 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[1]~14 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[1]~14 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[1]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxii_lcell \inst_cpu_if|mcu_rddat[1]~15 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[1]~15_combout  = (\inst_cpu_if|mcu_rddat[1]~14_combout  & (((\inst_cpu_if|mcu_rddat[1]~11_combout ) # (!\inst_cpu_if|mcu_rddat[4]~3_combout )))) # (!\inst_cpu_if|mcu_rddat[1]~14_combout  & 
// (\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1]~combout  & ((\inst_cpu_if|mcu_rddat[4]~3_combout ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[1]~combout ),
	.datab(\inst_cpu_if|mcu_rddat[1]~11_combout ),
	.datac(\inst_cpu_if|mcu_rddat[1]~14_combout ),
	.datad(\inst_cpu_if|mcu_rddat[4]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[1]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[1]~15 .lut_mask = "caf0";
defparam \inst_cpu_if|mcu_rddat[1]~15 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[1]~15 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[1]~15 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[1]~15 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[1]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxii_lcell \inst_cpu_if|mcu_rddat[1]~16 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[1]~16_combout  = ((\inst_cpu_if|mcu_rddat[1]~15_combout  & ((\inst_cpu_if|mcu_cs_o8[7]~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|mcu_rddat[1]~15_combout ),
	.datac(vcc),
	.datad(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[1]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[1]~16 .lut_mask = "cc00";
defparam \inst_cpu_if|mcu_rddat[1]~16 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[1]~16 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[1]~16 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[1]~16 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[1]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \inst_sd|inst_sd_reg|test_r8[2] (
// Equation(s):
// \inst_sd|inst_sd_reg|test_r8[2]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & (\CPU_DA_io8[2]~2 )) # (!\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & ((\inst_sd|inst_sd_reg|test_r8[2]~combout )))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\CPU_DA_io8[2]~2 ),
	.datac(\inst_sd|inst_sd_reg|test_r8[7]~0_combout ),
	.datad(\inst_sd|inst_sd_reg|test_r8[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|test_r8[2]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|test_r8[2] .lut_mask = "8a80";
defparam \inst_sd|inst_sd_reg|test_r8[2] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|test_r8[2] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|test_r8[2] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|test_r8[2] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|test_r8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \inst_sd|inst_sd_reg|Selector5~0 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector5~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & (\inst_sd|inst_sd_reg|ssppres_o8[2] )) # (!\inst_cpu_if|cpu_addr[0]~regout  & ((!\inst_sd|inst_sd_ctrl|sspsreg[2]~regout )))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[0]~regout ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(\inst_sd|inst_sd_reg|ssppres_o8[2] ),
	.datad(\inst_sd|inst_sd_ctrl|sspsreg[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector5~0 .lut_mask = "2031";
defparam \inst_sd|inst_sd_reg|Selector5~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector5~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector5~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector5~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \inst_sd|inst_sd_reg|Selector5~1 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector5~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_sd|inst_sd_reg|Selector5~0_combout ) # ((\inst_sd|inst_sd_reg|test_r8[2]~combout  & \inst_ec11b|inst_ec11b_reg|Decoder0~5_combout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|test_r8[2]~combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Decoder0~5_combout ),
	.datac(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datad(\inst_sd|inst_sd_reg|Selector5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector5~1 .lut_mask = "f080";
defparam \inst_sd|inst_sd_reg|Selector5~1 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector5~1 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector5~1 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector5~1 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxii_lcell \inst_sd|inst_sd_reg|mcu_rddat_o8[2] (
// Equation(s):
// \inst_sd|inst_sd_reg|mcu_rddat_o8[2]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|always0~0_combout  & (\inst_sd|inst_sd_reg|Selector5~1_combout )) # (!\inst_sd|inst_sd_reg|always0~0_combout  & ((\inst_sd|inst_sd_reg|mcu_rddat_o8[2]~combout 
// )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|always0~0_combout ),
	.datab(\inst_sd|inst_sd_reg|Selector5~1_combout ),
	.datac(\inst_sd|inst_sd_reg|mcu_rddat_o8[2]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|mcu_rddat_o8[2]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[2] .lut_mask = "d800";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[2] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[2] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[2] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[2] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxii_lcell \inst_cpu_if|mcu_rddat[2]~19 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[2]~19_combout  = (!\inst_cpu_if|mcu_cs_o8[7]~combout  & (\inst_sd|inst_sd_reg|mcu_rddat_o8[2]~combout  & ((!\RESET_N_i~combout ) # (!\inst_cpu_if|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|Equal3~0_combout ),
	.datab(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.datac(\inst_sd|inst_sd_reg|mcu_rddat_o8[2]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[2]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[2]~19 .lut_mask = "1030";
defparam \inst_cpu_if|mcu_rddat[2]~19 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[2]~19 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[2]~19 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[2]~19 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[2]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \inst_common_reg|test_r[2] (
// Equation(s):
// \inst_common_reg|test_r[2]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|test_r[7]~0_combout  & (\CPU_DA_io8[2]~2 )) # (!\inst_common_reg|test_r[7]~0_combout  & ((\inst_common_reg|test_r[2]~combout )))))

	.clk(gnd),
	.dataa(\inst_common_reg|test_r[7]~0_combout ),
	.datab(\CPU_DA_io8[2]~2 ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_common_reg|test_r[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|test_r[2]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|test_r[2] .lut_mask = "d080";
defparam \inst_common_reg|test_r[2] .operation_mode = "normal";
defparam \inst_common_reg|test_r[2] .output_mode = "comb_only";
defparam \inst_common_reg|test_r[2] .register_cascade_mode = "off";
defparam \inst_common_reg|test_r[2] .sum_lutc_input = "datac";
defparam \inst_common_reg|test_r[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \inst_common_reg|led_o8[2] (
// Equation(s):
// \inst_common_reg|led_o8[2]~combout  = ((\inst_common_reg|led_o8[7]~0_combout  & (\CPU_DA_io8[2]~2 )) # (!\inst_common_reg|led_o8[7]~0_combout  & ((\inst_common_reg|led_o8[2]~combout )))) # (!\RESET_N_i~combout )

	.clk(gnd),
	.dataa(\inst_common_reg|led_o8[7]~0_combout ),
	.datab(\CPU_DA_io8[2]~2 ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_common_reg|led_o8[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|led_o8[2]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|led_o8[2] .lut_mask = "df8f";
defparam \inst_common_reg|led_o8[2] .operation_mode = "normal";
defparam \inst_common_reg|led_o8[2] .output_mode = "comb_only";
defparam \inst_common_reg|led_o8[2] .register_cascade_mode = "off";
defparam \inst_common_reg|led_o8[2] .sum_lutc_input = "datac";
defparam \inst_common_reg|led_o8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \inst_common_reg|Selector5~0 (
// Equation(s):
// \inst_common_reg|Selector5~0_combout  = (!\inst_cpu_if|cpu_addr[2]~regout  & (!\inst_cpu_if|cpu_addr[0]~regout  & ((\inst_common_reg|led_o8[2]~combout ) # (!\inst_cpu_if|cpu_addr[1]~regout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[2]~regout ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(\inst_common_reg|led_o8[2]~combout ),
	.datad(\inst_cpu_if|cpu_addr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector5~0 .lut_mask = "0051";
defparam \inst_common_reg|Selector5~0 .operation_mode = "normal";
defparam \inst_common_reg|Selector5~0 .output_mode = "comb_only";
defparam \inst_common_reg|Selector5~0 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector5~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \inst_ec11b|inst_ec11b_reg|Decoder0~6 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Decoder0~6_combout  = (\inst_cpu_if|cpu_addr[2]~regout  & (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[2]~regout ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(vcc),
	.datad(\inst_cpu_if|cpu_addr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Decoder0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~6 .lut_mask = "2200";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~6 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~6 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~6 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~6 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Decoder0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \inst_common_reg|Selector5~1 (
// Equation(s):
// \inst_common_reg|Selector5~1_combout  = (!\inst_cpu_if|cpu_addr[3]~regout  & ((\inst_common_reg|Selector5~0_combout ) # ((\inst_common_reg|test_r[2]~combout  & \inst_ec11b|inst_ec11b_reg|Decoder0~6_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[3]~regout ),
	.datab(\inst_common_reg|test_r[2]~combout ),
	.datac(\inst_common_reg|Selector5~0_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|Decoder0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector5~1 .lut_mask = "5450";
defparam \inst_common_reg|Selector5~1 .operation_mode = "normal";
defparam \inst_common_reg|Selector5~1 .output_mode = "comb_only";
defparam \inst_common_reg|Selector5~1 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector5~1 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \inst_common_reg|mcu_rddat_o8[2] (
// Equation(s):
// \inst_common_reg|mcu_rddat_o8[2]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|always0~0_combout  & (\inst_common_reg|Selector5~1_combout )) # (!\inst_common_reg|always0~0_combout  & ((\inst_common_reg|mcu_rddat_o8[2]~combout )))))

	.clk(gnd),
	.dataa(\inst_common_reg|always0~0_combout ),
	.datab(\inst_common_reg|Selector5~1_combout ),
	.datac(\inst_common_reg|mcu_rddat_o8[2]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|mcu_rddat_o8[2]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|mcu_rddat_o8[2] .lut_mask = "d800";
defparam \inst_common_reg|mcu_rddat_o8[2] .operation_mode = "normal";
defparam \inst_common_reg|mcu_rddat_o8[2] .output_mode = "comb_only";
defparam \inst_common_reg|mcu_rddat_o8[2] .register_cascade_mode = "off";
defparam \inst_common_reg|mcu_rddat_o8[2] .sum_lutc_input = "datac";
defparam \inst_common_reg|mcu_rddat_o8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \inst_cpu_if|mcu_rddat[2]~18 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[2]~18_combout  = (((\inst_common_reg|mcu_rddat_o8[2]~combout  & !\inst_cpu_if|mcu_rddat[4]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_common_reg|mcu_rddat_o8[2]~combout ),
	.datad(\inst_cpu_if|mcu_rddat[4]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[2]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[2]~18 .lut_mask = "00f0";
defparam \inst_cpu_if|mcu_rddat[2]~18 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[2]~18 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[2]~18 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[2]~18 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[2]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxii_lcell \inst_cpu_if|mcu_rddat[2]~20 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[2]~20_combout  = (\inst_cpu_if|mcu_rddat[4]~1_combout  & (((\inst_cpu_if|mcu_rddat[2]~18_combout  & \inst_cpu_if|mcu_rddat[4]~2_combout )))) # (!\inst_cpu_if|mcu_rddat[4]~1_combout  & ((\inst_cpu_if|mcu_rddat[2]~19_combout ) # 
// ((!\inst_cpu_if|mcu_rddat[4]~2_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[4]~1_combout ),
	.datab(\inst_cpu_if|mcu_rddat[2]~19_combout ),
	.datac(\inst_cpu_if|mcu_rddat[2]~18_combout ),
	.datad(\inst_cpu_if|mcu_rddat[4]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[2]~20 .lut_mask = "e455";
defparam \inst_cpu_if|mcu_rddat[2]~20 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[2]~20 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[2]~20 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[2]~20 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \inst_cpu_if|mcu_rddat[2]~17 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[2]~17_combout  = (\SRAM_DAT_io8[2]~2  & (!\inst_cpu_if|Equal3~0_combout  & (\inst_cpu_if|mcu_cs_o8[7]~1_combout  & \inst_cpu_if|mcu_cs_o8[7]~2_combout )))

	.clk(gnd),
	.dataa(\SRAM_DAT_io8[2]~2 ),
	.datab(\inst_cpu_if|Equal3~0_combout ),
	.datac(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.datad(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[2]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[2]~17 .lut_mask = "2000";
defparam \inst_cpu_if|mcu_rddat[2]~17 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[2]~17 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[2]~17 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[2]~17 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector6~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector6~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & ((\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~regout ))) # (!\inst_cpu_if|cpu_addr[0]~regout  & 
// (\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~regout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[1]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|lva_r8[2]~regout ),
	.datac(\inst_cpu_if|cpu_addr[0]~regout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|rva_r8[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector6~0 .lut_mask = "5404";
defparam \inst_ec11b|inst_ec11b_reg|Selector6~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector6~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector6~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector6~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector14~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector14~0_combout  = (((\CPU_DA_io8[2]~2  & \inst_ec11b|inst_ec11b_reg|Decoder0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU_DA_io8[2]~2 ),
	.datad(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector14~0 .lut_mask = "f000";
defparam \inst_ec11b|inst_ec11b_reg|Selector14~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector14~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector14~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector14~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \inst_ec11b|inst_ec11b_reg|test_r8[2] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|test_r8[2]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector14~0_combout )) # (!\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|test_r8[2]~combout )))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|Selector14~0_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|test_r8[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|test_r8[2]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|test_r8[2] .lut_mask = "a280";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[2] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[2] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[2] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[2] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector6~1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector6~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_ec11b|inst_ec11b_reg|Selector6~0_combout ) # ((\inst_ec11b|inst_ec11b_reg|Decoder0~3_combout  & \inst_ec11b|inst_ec11b_reg|test_r8[2]~combout ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Selector6~0_combout ),
	.datac(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|test_r8[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector6~1 .lut_mask = "e0c0";
defparam \inst_ec11b|inst_ec11b_reg|Selector6~1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector6~1 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector6~1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector6~1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|always0~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector6~1_combout )) # (!\inst_ec11b|inst_ec11b_reg|always0~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Selector6~1_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|always0~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2] .lut_mask = "b080";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \inst_cpu_if|mcu_rddat[2]~21 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[2]~21_combout  = (\inst_cpu_if|mcu_rddat[4]~3_combout  & ((\inst_cpu_if|mcu_rddat[2]~20_combout  & (\inst_cpu_if|mcu_rddat[2]~17_combout )) # (!\inst_cpu_if|mcu_rddat[2]~20_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2]~combout ))))) # (!\inst_cpu_if|mcu_rddat[4]~3_combout  & (\inst_cpu_if|mcu_rddat[2]~20_combout ))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[4]~3_combout ),
	.datab(\inst_cpu_if|mcu_rddat[2]~20_combout ),
	.datac(\inst_cpu_if|mcu_rddat[2]~17_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[2]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[2]~21 .lut_mask = "e6c4";
defparam \inst_cpu_if|mcu_rddat[2]~21 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[2]~21 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[2]~21 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[2]~21 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[2]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \inst_cpu_if|mcu_rddat[2]~22 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[2]~22_combout  = (((\inst_cpu_if|mcu_cs_o8[7]~1_combout  & \inst_cpu_if|mcu_rddat[2]~21_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.datad(\inst_cpu_if|mcu_rddat[2]~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[2]~22 .lut_mask = "f000";
defparam \inst_cpu_if|mcu_rddat[2]~22 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[2]~22 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[2]~22 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[2]~22 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxii_lcell \inst_cpu_if|mcu_rddat[3]~23 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[3]~23_combout  = (\inst_cpu_if|mcu_cs_o8[7]~2_combout  & (!\inst_cpu_if|Equal3~0_combout  & (\SRAM_DAT_io8[3]~3  & \inst_cpu_if|mcu_cs_o8[7]~1_combout )))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.datab(\inst_cpu_if|Equal3~0_combout ),
	.datac(\SRAM_DAT_io8[3]~3 ),
	.datad(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[3]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[3]~23 .lut_mask = "2000";
defparam \inst_cpu_if|mcu_rddat[3]~23 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[3]~23 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[3]~23 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[3]~23 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[3]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector5~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector5~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & ((\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~regout ))) # (!\inst_cpu_if|cpu_addr[0]~regout  & 
// (\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~regout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[1]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|lva_r8[3]~regout ),
	.datac(\inst_ec11b|inst_ec11b_ctrl|rva_r8[3]~regout ),
	.datad(\inst_cpu_if|cpu_addr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector5~0 .lut_mask = "5044";
defparam \inst_ec11b|inst_ec11b_reg|Selector5~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector5~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector5~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector5~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector13~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector13~0_combout  = (((\CPU_DA_io8[3]~3  & \inst_ec11b|inst_ec11b_reg|Decoder0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU_DA_io8[3]~3 ),
	.datad(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector13~0 .lut_mask = "f000";
defparam \inst_ec11b|inst_ec11b_reg|Selector13~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector13~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector13~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector13~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \inst_ec11b|inst_ec11b_reg|test_r8[3] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|test_r8[3]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector13~0_combout )) # (!\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|test_r8[3]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Selector13~0_combout ),
	.datab(\RESET_N_i~combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|test_r8[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|test_r8[3]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|test_r8[3] .lut_mask = "8c80";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[3] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[3] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[3] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[3] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector5~1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector5~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_ec11b|inst_ec11b_reg|Selector5~0_combout ) # ((\inst_ec11b|inst_ec11b_reg|Decoder0~3_combout  & \inst_ec11b|inst_ec11b_reg|test_r8[3]~combout ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Selector5~0_combout ),
	.datac(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|test_r8[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector5~1 .lut_mask = "e0c0";
defparam \inst_ec11b|inst_ec11b_reg|Selector5~1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector5~1 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector5~1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector5~1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxii_lcell \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|always0~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector5~1_combout )) # (!\inst_ec11b|inst_ec11b_reg|always0~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Selector5~1_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|always0~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3] .lut_mask = "b080";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxii_lcell \inst_common_reg|test_r[3] (
// Equation(s):
// \inst_common_reg|test_r[3]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|test_r[7]~0_combout  & (\CPU_DA_io8[3]~3 )) # (!\inst_common_reg|test_r[7]~0_combout  & ((\inst_common_reg|test_r[3]~combout )))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\CPU_DA_io8[3]~3 ),
	.datac(\inst_common_reg|test_r[7]~0_combout ),
	.datad(\inst_common_reg|test_r[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|test_r[3]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|test_r[3] .lut_mask = "8a80";
defparam \inst_common_reg|test_r[3] .operation_mode = "normal";
defparam \inst_common_reg|test_r[3] .output_mode = "comb_only";
defparam \inst_common_reg|test_r[3] .register_cascade_mode = "off";
defparam \inst_common_reg|test_r[3] .sum_lutc_input = "datac";
defparam \inst_common_reg|test_r[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxii_lcell \inst_common_reg|led_o8[3] (
// Equation(s):
// \inst_common_reg|led_o8[3]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|led_o8[7]~0_combout  & (\CPU_DA_io8[3]~3 )) # (!\inst_common_reg|led_o8[7]~0_combout  & ((\inst_common_reg|led_o8[3]~combout )))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\CPU_DA_io8[3]~3 ),
	.datac(\inst_common_reg|led_o8[7]~0_combout ),
	.datad(\inst_common_reg|led_o8[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|led_o8[3]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|led_o8[3] .lut_mask = "8a80";
defparam \inst_common_reg|led_o8[3] .operation_mode = "normal";
defparam \inst_common_reg|led_o8[3] .output_mode = "comb_only";
defparam \inst_common_reg|led_o8[3] .register_cascade_mode = "off";
defparam \inst_common_reg|led_o8[3] .sum_lutc_input = "datac";
defparam \inst_common_reg|led_o8[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxii_lcell \inst_common_reg|Selector4~0 (
// Equation(s):
// \inst_common_reg|Selector4~0_combout  = (\inst_common_reg|test_r[3]~combout  & ((\inst_ec11b|inst_ec11b_reg|Decoder0~4_combout ) # ((\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout  & \inst_common_reg|led_o8[3]~combout )))) # 
// (!\inst_common_reg|test_r[3]~combout  & (((\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout  & \inst_common_reg|led_o8[3]~combout ))))

	.clk(gnd),
	.dataa(\inst_common_reg|test_r[3]~combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Decoder0~4_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.datad(\inst_common_reg|led_o8[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector4~0 .lut_mask = "f888";
defparam \inst_common_reg|Selector4~0 .operation_mode = "normal";
defparam \inst_common_reg|Selector4~0 .output_mode = "comb_only";
defparam \inst_common_reg|Selector4~0 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector4~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \inst_common_reg|mcu_rddat_o8[3] (
// Equation(s):
// \inst_common_reg|mcu_rddat_o8[3]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|always0~0_combout  & (\inst_common_reg|Selector4~0_combout )) # (!\inst_common_reg|always0~0_combout  & ((\inst_common_reg|mcu_rddat_o8[3]~combout )))))

	.clk(gnd),
	.dataa(\inst_common_reg|always0~0_combout ),
	.datab(\inst_common_reg|Selector4~0_combout ),
	.datac(\inst_common_reg|mcu_rddat_o8[3]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|mcu_rddat_o8[3]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|mcu_rddat_o8[3] .lut_mask = "d800";
defparam \inst_common_reg|mcu_rddat_o8[3] .operation_mode = "normal";
defparam \inst_common_reg|mcu_rddat_o8[3] .output_mode = "comb_only";
defparam \inst_common_reg|mcu_rddat_o8[3] .register_cascade_mode = "off";
defparam \inst_common_reg|mcu_rddat_o8[3] .sum_lutc_input = "datac";
defparam \inst_common_reg|mcu_rddat_o8[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \inst_cpu_if|mcu_rddat[3]~24 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[3]~24_combout  = (((\inst_common_reg|mcu_rddat_o8[3]~combout  & !\inst_cpu_if|mcu_rddat[4]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_common_reg|mcu_rddat_o8[3]~combout ),
	.datad(\inst_cpu_if|mcu_rddat[4]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[3]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[3]~24 .lut_mask = "00f0";
defparam \inst_cpu_if|mcu_rddat[3]~24 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[3]~24 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[3]~24 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[3]~24 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[3]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxii_lcell \inst_sd|inst_sd_reg|ssppres_o8[3] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssppres_o8[3]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & (\CPU_DA_io8[3]~3 )) # (!\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[3]~combout )))))

	.clk(gnd),
	.dataa(\CPU_DA_io8[3]~3 ),
	.datab(\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_sd|inst_sd_reg|ssppres_o8[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssppres_o8[3]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssppres_o8[3] .lut_mask = "b080";
defparam \inst_sd|inst_sd_reg|ssppres_o8[3] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssppres_o8[3] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssppres_o8[3] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssppres_o8[3] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssppres_o8[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxii_lcell \inst_sd|inst_sd_reg|Selector4~0 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector4~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & ((\inst_sd|inst_sd_reg|ssppres_o8[3]~combout ))) # (!\inst_cpu_if|cpu_addr[0]~regout  & (!\inst_sd|inst_sd_ctrl|sspsreg[3]~regout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[1]~regout ),
	.datab(\inst_cpu_if|cpu_addr[0]~regout ),
	.datac(\inst_sd|inst_sd_ctrl|sspsreg[3]~regout ),
	.datad(\inst_sd|inst_sd_reg|ssppres_o8[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector4~0 .lut_mask = "4501";
defparam \inst_sd|inst_sd_reg|Selector4~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector4~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector4~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector4~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxii_lcell \inst_sd|inst_sd_reg|test_r8[3] (
// Equation(s):
// \inst_sd|inst_sd_reg|test_r8[3]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & (\CPU_DA_io8[3]~3 )) # (!\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & ((\inst_sd|inst_sd_reg|test_r8[3]~combout )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|test_r8[7]~0_combout ),
	.datab(\RESET_N_i~combout ),
	.datac(\CPU_DA_io8[3]~3 ),
	.datad(\inst_sd|inst_sd_reg|test_r8[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|test_r8[3]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|test_r8[3] .lut_mask = "c480";
defparam \inst_sd|inst_sd_reg|test_r8[3] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|test_r8[3] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|test_r8[3] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|test_r8[3] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|test_r8[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxii_lcell \inst_sd|inst_sd_reg|Selector4~1 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector4~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_sd|inst_sd_reg|Selector4~0_combout ) # ((\inst_ec11b|inst_ec11b_reg|Decoder0~5_combout  & \inst_sd|inst_sd_reg|test_r8[3]~combout ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Decoder0~5_combout ),
	.datab(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datac(\inst_sd|inst_sd_reg|Selector4~0_combout ),
	.datad(\inst_sd|inst_sd_reg|test_r8[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector4~1 .lut_mask = "c8c0";
defparam \inst_sd|inst_sd_reg|Selector4~1 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector4~1 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector4~1 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector4~1 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxii_lcell \inst_sd|inst_sd_reg|mcu_rddat_o8[3] (
// Equation(s):
// \inst_sd|inst_sd_reg|mcu_rddat_o8[3]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|always0~0_combout  & (\inst_sd|inst_sd_reg|Selector4~1_combout )) # (!\inst_sd|inst_sd_reg|always0~0_combout  & ((\inst_sd|inst_sd_reg|mcu_rddat_o8[3]~combout 
// )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|Selector4~1_combout ),
	.datab(\inst_sd|inst_sd_reg|always0~0_combout ),
	.datac(\inst_sd|inst_sd_reg|mcu_rddat_o8[3]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|mcu_rddat_o8[3]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[3] .lut_mask = "b800";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[3] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[3] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[3] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[3] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxii_lcell \inst_cpu_if|mcu_rddat[3]~25 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[3]~25_combout  = (!\inst_cpu_if|mcu_cs_o8[7]~combout  & (\inst_sd|inst_sd_reg|mcu_rddat_o8[3]~combout  & ((!\RESET_N_i~combout ) # (!\inst_cpu_if|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.datab(\inst_cpu_if|Equal3~0_combout ),
	.datac(\inst_sd|inst_sd_reg|mcu_rddat_o8[3]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[3]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[3]~25 .lut_mask = "1050";
defparam \inst_cpu_if|mcu_rddat[3]~25 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[3]~25 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[3]~25 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[3]~25 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[3]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxii_lcell \inst_cpu_if|mcu_rddat[3]~26 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[3]~26_combout  = (\inst_cpu_if|mcu_rddat[4]~2_combout  & ((\inst_cpu_if|mcu_rddat[4]~1_combout  & (\inst_cpu_if|mcu_rddat[3]~24_combout )) # (!\inst_cpu_if|mcu_rddat[4]~1_combout  & ((\inst_cpu_if|mcu_rddat[3]~25_combout ))))) # 
// (!\inst_cpu_if|mcu_rddat[4]~2_combout  & (((!\inst_cpu_if|mcu_rddat[4]~1_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[4]~2_combout ),
	.datab(\inst_cpu_if|mcu_rddat[3]~24_combout ),
	.datac(\inst_cpu_if|mcu_rddat[4]~1_combout ),
	.datad(\inst_cpu_if|mcu_rddat[3]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[3]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[3]~26 .lut_mask = "8f85";
defparam \inst_cpu_if|mcu_rddat[3]~26 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[3]~26 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[3]~26 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[3]~26 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[3]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxii_lcell \inst_cpu_if|mcu_rddat[3]~27 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[3]~27_combout  = (\inst_cpu_if|mcu_rddat[3]~26_combout  & ((\inst_cpu_if|mcu_rddat[3]~23_combout ) # ((!\inst_cpu_if|mcu_rddat[4]~3_combout )))) # (!\inst_cpu_if|mcu_rddat[3]~26_combout  & 
// (((\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3]~combout  & \inst_cpu_if|mcu_rddat[4]~3_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[3]~23_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[3]~combout ),
	.datac(\inst_cpu_if|mcu_rddat[3]~26_combout ),
	.datad(\inst_cpu_if|mcu_rddat[4]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[3]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[3]~27 .lut_mask = "acf0";
defparam \inst_cpu_if|mcu_rddat[3]~27 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[3]~27 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[3]~27 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[3]~27 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[3]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \inst_cpu_if|mcu_rddat[3]~28 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[3]~28_combout  = (((\inst_cpu_if|mcu_rddat[3]~27_combout  & \inst_cpu_if|mcu_cs_o8[7]~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_cpu_if|mcu_rddat[3]~27_combout ),
	.datad(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[3]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[3]~28 .lut_mask = "f000";
defparam \inst_cpu_if|mcu_rddat[3]~28 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[3]~28 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[3]~28 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[3]~28 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[3]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \inst_common_reg|led_o8[4] (
// Equation(s):
// \inst_common_reg|led_o8[4]~combout  = ((\inst_common_reg|led_o8[7]~0_combout  & (\CPU_DA_io8[4]~4 )) # (!\inst_common_reg|led_o8[7]~0_combout  & ((\inst_common_reg|led_o8[4]~combout )))) # (!\RESET_N_i~combout )

	.clk(gnd),
	.dataa(\CPU_DA_io8[4]~4 ),
	.datab(\RESET_N_i~combout ),
	.datac(\inst_common_reg|led_o8[7]~0_combout ),
	.datad(\inst_common_reg|led_o8[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|led_o8[4]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|led_o8[4] .lut_mask = "bfb3";
defparam \inst_common_reg|led_o8[4] .operation_mode = "normal";
defparam \inst_common_reg|led_o8[4] .output_mode = "comb_only";
defparam \inst_common_reg|led_o8[4] .register_cascade_mode = "off";
defparam \inst_common_reg|led_o8[4] .sum_lutc_input = "datac";
defparam \inst_common_reg|led_o8[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \inst_common_reg|Selector3~0 (
// Equation(s):
// \inst_common_reg|Selector3~0_combout  = (!\inst_cpu_if|cpu_addr[2]~regout  & (!\inst_cpu_if|cpu_addr[0]~regout  & ((\inst_common_reg|led_o8[4]~combout ) # (!\inst_cpu_if|cpu_addr[1]~regout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[2]~regout ),
	.datab(\inst_cpu_if|cpu_addr[0]~regout ),
	.datac(\inst_cpu_if|cpu_addr[1]~regout ),
	.datad(\inst_common_reg|led_o8[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector3~0 .lut_mask = "1101";
defparam \inst_common_reg|Selector3~0 .operation_mode = "normal";
defparam \inst_common_reg|Selector3~0 .output_mode = "comb_only";
defparam \inst_common_reg|Selector3~0 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector3~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \inst_common_reg|test_r[4] (
// Equation(s):
// \inst_common_reg|test_r[4]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|test_r[7]~0_combout  & (\CPU_DA_io8[4]~4 )) # (!\inst_common_reg|test_r[7]~0_combout  & ((\inst_common_reg|test_r[4]~combout )))))

	.clk(gnd),
	.dataa(\CPU_DA_io8[4]~4 ),
	.datab(\inst_common_reg|test_r[7]~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_common_reg|test_r[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|test_r[4]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|test_r[4] .lut_mask = "b080";
defparam \inst_common_reg|test_r[4] .operation_mode = "normal";
defparam \inst_common_reg|test_r[4] .output_mode = "comb_only";
defparam \inst_common_reg|test_r[4] .register_cascade_mode = "off";
defparam \inst_common_reg|test_r[4] .sum_lutc_input = "datac";
defparam \inst_common_reg|test_r[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \inst_common_reg|Selector3~1 (
// Equation(s):
// \inst_common_reg|Selector3~1_combout  = (!\inst_cpu_if|cpu_addr[3]~regout  & ((\inst_common_reg|Selector3~0_combout ) # ((\inst_ec11b|inst_ec11b_reg|Decoder0~6_combout  & \inst_common_reg|test_r[4]~combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[3]~regout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Decoder0~6_combout ),
	.datac(\inst_common_reg|Selector3~0_combout ),
	.datad(\inst_common_reg|test_r[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector3~1 .lut_mask = "5450";
defparam \inst_common_reg|Selector3~1 .operation_mode = "normal";
defparam \inst_common_reg|Selector3~1 .output_mode = "comb_only";
defparam \inst_common_reg|Selector3~1 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector3~1 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \inst_common_reg|mcu_rddat_o8[4] (
// Equation(s):
// \inst_common_reg|mcu_rddat_o8[4]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|always0~0_combout  & (\inst_common_reg|Selector3~1_combout )) # (!\inst_common_reg|always0~0_combout  & ((\inst_common_reg|mcu_rddat_o8[4]~combout )))))

	.clk(gnd),
	.dataa(\inst_common_reg|always0~0_combout ),
	.datab(\RESET_N_i~combout ),
	.datac(\inst_common_reg|Selector3~1_combout ),
	.datad(\inst_common_reg|mcu_rddat_o8[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|mcu_rddat_o8[4]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|mcu_rddat_o8[4] .lut_mask = "c480";
defparam \inst_common_reg|mcu_rddat_o8[4] .operation_mode = "normal";
defparam \inst_common_reg|mcu_rddat_o8[4] .output_mode = "comb_only";
defparam \inst_common_reg|mcu_rddat_o8[4] .register_cascade_mode = "off";
defparam \inst_common_reg|mcu_rddat_o8[4] .sum_lutc_input = "datac";
defparam \inst_common_reg|mcu_rddat_o8[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \inst_cpu_if|mcu_rddat[4]~30 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[4]~30_combout  = (\inst_common_reg|mcu_rddat_o8[4]~combout  & (((!\inst_cpu_if|mcu_rddat[4]~5_combout ))))

	.clk(gnd),
	.dataa(\inst_common_reg|mcu_rddat_o8[4]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_cpu_if|mcu_rddat[4]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[4]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[4]~30 .lut_mask = "00aa";
defparam \inst_cpu_if|mcu_rddat[4]~30 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[4]~30 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[4]~30 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[4]~30 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[4]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N0
maxii_lcell \inst_sd|inst_sd_reg|test_r8[4] (
// Equation(s):
// \inst_sd|inst_sd_reg|test_r8[4]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & (\CPU_DA_io8[4]~4 )) # (!\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & ((\inst_sd|inst_sd_reg|test_r8[4]~combout )))))

	.clk(gnd),
	.dataa(\CPU_DA_io8[4]~4 ),
	.datab(\inst_sd|inst_sd_reg|test_r8[7]~0_combout ),
	.datac(\inst_sd|inst_sd_reg|test_r8[4]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|test_r8[4]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|test_r8[4] .lut_mask = "b800";
defparam \inst_sd|inst_sd_reg|test_r8[4] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|test_r8[4] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|test_r8[4] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|test_r8[4] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|test_r8[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxii_lcell \inst_sd|inst_sd_reg|ssppres_o8[4] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssppres_o8[4]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & (\CPU_DA_io8[4]~4 )) # (!\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[4]~combout )))))

	.clk(gnd),
	.dataa(\CPU_DA_io8[4]~4 ),
	.datab(\RESET_N_i~combout ),
	.datac(\inst_sd|inst_sd_reg|ssppres_o8[4]~combout ),
	.datad(\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssppres_o8[4]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssppres_o8[4] .lut_mask = "88c0";
defparam \inst_sd|inst_sd_reg|ssppres_o8[4] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssppres_o8[4] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssppres_o8[4] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssppres_o8[4] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssppres_o8[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxii_lcell \inst_sd|inst_sd_reg|Selector3~0 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector3~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & (\inst_sd|inst_sd_reg|ssppres_o8[4]~combout )) # (!\inst_cpu_if|cpu_addr[0]~regout  & ((!\inst_sd|inst_sd_ctrl|sspsreg[4]~regout )))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[1]~regout ),
	.datab(\inst_sd|inst_sd_reg|ssppres_o8[4]~combout ),
	.datac(\inst_cpu_if|cpu_addr[0]~regout ),
	.datad(\inst_sd|inst_sd_ctrl|sspsreg[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector3~0 .lut_mask = "4045";
defparam \inst_sd|inst_sd_reg|Selector3~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector3~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector3~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector3~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxii_lcell \inst_sd|inst_sd_reg|Selector3~1 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector3~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_sd|inst_sd_reg|Selector3~0_combout ) # ((\inst_sd|inst_sd_reg|test_r8[4]~combout  & \inst_ec11b|inst_ec11b_reg|Decoder0~5_combout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datab(\inst_sd|inst_sd_reg|test_r8[4]~combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|Decoder0~5_combout ),
	.datad(\inst_sd|inst_sd_reg|Selector3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector3~1 .lut_mask = "aa80";
defparam \inst_sd|inst_sd_reg|Selector3~1 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector3~1 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector3~1 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector3~1 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxii_lcell \inst_sd|inst_sd_reg|mcu_rddat_o8[4] (
// Equation(s):
// \inst_sd|inst_sd_reg|mcu_rddat_o8[4]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|always0~0_combout  & (\inst_sd|inst_sd_reg|Selector3~1_combout )) # (!\inst_sd|inst_sd_reg|always0~0_combout  & ((\inst_sd|inst_sd_reg|mcu_rddat_o8[4]~combout 
// )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|Selector3~1_combout ),
	.datab(\inst_sd|inst_sd_reg|always0~0_combout ),
	.datac(\inst_sd|inst_sd_reg|mcu_rddat_o8[4]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|mcu_rddat_o8[4]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[4] .lut_mask = "b800";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[4] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[4] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[4] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[4] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxii_lcell \inst_cpu_if|mcu_rddat[4]~31 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[4]~31_combout  = (!\inst_cpu_if|mcu_cs_o8[7]~combout  & (\inst_sd|inst_sd_reg|mcu_rddat_o8[4]~combout  & ((!\RESET_N_i~combout ) # (!\inst_cpu_if|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.datab(\inst_cpu_if|Equal3~0_combout ),
	.datac(\inst_sd|inst_sd_reg|mcu_rddat_o8[4]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[4]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[4]~31 .lut_mask = "1050";
defparam \inst_cpu_if|mcu_rddat[4]~31 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[4]~31 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[4]~31 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[4]~31 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[4]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N1
maxii_lcell \inst_cpu_if|mcu_rddat[4]~32 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[4]~32_combout  = (\inst_cpu_if|mcu_rddat[4]~2_combout  & ((\inst_cpu_if|mcu_rddat[4]~1_combout  & (\inst_cpu_if|mcu_rddat[4]~30_combout )) # (!\inst_cpu_if|mcu_rddat[4]~1_combout  & ((\inst_cpu_if|mcu_rddat[4]~31_combout ))))) # 
// (!\inst_cpu_if|mcu_rddat[4]~2_combout  & (((!\inst_cpu_if|mcu_rddat[4]~1_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[4]~2_combout ),
	.datab(\inst_cpu_if|mcu_rddat[4]~30_combout ),
	.datac(\inst_cpu_if|mcu_rddat[4]~1_combout ),
	.datad(\inst_cpu_if|mcu_rddat[4]~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[4]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[4]~32 .lut_mask = "8f85";
defparam \inst_cpu_if|mcu_rddat[4]~32 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[4]~32 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[4]~32 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[4]~32 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[4]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxii_lcell \inst_cpu_if|mcu_rddat[4]~29 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[4]~29_combout  = (\inst_cpu_if|mcu_cs_o8[7]~1_combout  & (\inst_cpu_if|mcu_cs_o8[7]~2_combout  & (!\inst_cpu_if|Equal3~0_combout  & \SRAM_DAT_io8[4]~4 )))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.datab(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.datac(\inst_cpu_if|Equal3~0_combout ),
	.datad(\SRAM_DAT_io8[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[4]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[4]~29 .lut_mask = "0800";
defparam \inst_cpu_if|mcu_rddat[4]~29 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[4]~29 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[4]~29 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[4]~29 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[4]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector4~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector4~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & ((\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~regout ))) # (!\inst_cpu_if|cpu_addr[0]~regout  & 
// (\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~regout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[0]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|lva_r8[4]~regout ),
	.datac(\inst_cpu_if|cpu_addr[1]~regout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|rva_r8[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector4~0 .lut_mask = "0e04";
defparam \inst_ec11b|inst_ec11b_reg|Selector4~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector4~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector4~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector4~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector12~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector12~0_combout  = (\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout  & (((\CPU_DA_io8[4]~4 ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.datab(vcc),
	.datac(\CPU_DA_io8[4]~4 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector12~0 .lut_mask = "a0a0";
defparam \inst_ec11b|inst_ec11b_reg|Selector12~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector12~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector12~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector12~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N4
maxii_lcell \inst_ec11b|inst_ec11b_reg|test_r8[4] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|test_r8[4]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector12~0_combout )) # (!\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|test_r8[4]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Selector12~0_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|test_r8[4]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|test_r8[4]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|test_r8[4] .lut_mask = "b800";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[4] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[4] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[4] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[4] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N0
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector4~1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector4~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_ec11b|inst_ec11b_reg|Selector4~0_combout ) # ((\inst_ec11b|inst_ec11b_reg|test_r8[4]~combout  & \inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Selector4~0_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|test_r8[4]~combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector4~1 .lut_mask = "a888";
defparam \inst_ec11b|inst_ec11b_reg|Selector4~1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector4~1 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector4~1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector4~1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N8
maxii_lcell \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|always0~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector4~1_combout )) # (!\inst_ec11b|inst_ec11b_reg|always0~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Selector4~1_combout ),
	.datab(\RESET_N_i~combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|always0~0_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4] .lut_mask = "8c80";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N9
maxii_lcell \inst_cpu_if|mcu_rddat[4]~33 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[4]~33_combout  = (\inst_cpu_if|mcu_rddat[4]~3_combout  & ((\inst_cpu_if|mcu_rddat[4]~32_combout  & (\inst_cpu_if|mcu_rddat[4]~29_combout )) # (!\inst_cpu_if|mcu_rddat[4]~32_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4]~combout ))))) # (!\inst_cpu_if|mcu_rddat[4]~3_combout  & (\inst_cpu_if|mcu_rddat[4]~32_combout ))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[4]~3_combout ),
	.datab(\inst_cpu_if|mcu_rddat[4]~32_combout ),
	.datac(\inst_cpu_if|mcu_rddat[4]~29_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[4]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[4]~33 .lut_mask = "e6c4";
defparam \inst_cpu_if|mcu_rddat[4]~33 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[4]~33 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[4]~33 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[4]~33 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[4]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxii_lcell \inst_cpu_if|mcu_rddat[4]~34 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[4]~34_combout  = (\inst_cpu_if|mcu_cs_o8[7]~1_combout  & (((\inst_cpu_if|mcu_rddat[4]~33_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_cpu_if|mcu_rddat[4]~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[4]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[4]~34 .lut_mask = "aa00";
defparam \inst_cpu_if|mcu_rddat[4]~34 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[4]~34 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[4]~34 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[4]~34 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[4]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N0
maxii_lcell \inst_cpu_if|mcu_rddat[5]~35 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[5]~35_combout  = (\inst_cpu_if|mcu_cs_o8[7]~1_combout  & (\inst_cpu_if|mcu_cs_o8[7]~2_combout  & (!\inst_cpu_if|Equal3~0_combout  & \SRAM_DAT_io8[5]~5 )))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.datab(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.datac(\inst_cpu_if|Equal3~0_combout ),
	.datad(\SRAM_DAT_io8[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[5]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[5]~35 .lut_mask = "0800";
defparam \inst_cpu_if|mcu_rddat[5]~35 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[5]~35 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[5]~35 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[5]~35 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[5]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxii_lcell \inst_sd|inst_sd_reg|test_r8[5] (
// Equation(s):
// \inst_sd|inst_sd_reg|test_r8[5]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & (\CPU_DA_io8[5]~5 )) # (!\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & ((\inst_sd|inst_sd_reg|test_r8[5]~combout )))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\inst_sd|inst_sd_reg|test_r8[7]~0_combout ),
	.datac(\CPU_DA_io8[5]~5 ),
	.datad(\inst_sd|inst_sd_reg|test_r8[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|test_r8[5]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|test_r8[5] .lut_mask = "a280";
defparam \inst_sd|inst_sd_reg|test_r8[5] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|test_r8[5] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|test_r8[5] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|test_r8[5] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|test_r8[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxii_lcell \inst_sd|inst_sd_reg|ssppres_o8[5] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssppres_o8[5]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & (\CPU_DA_io8[5]~5 )) # (!\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[5]~combout )))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout ),
	.datac(\CPU_DA_io8[5]~5 ),
	.datad(\inst_sd|inst_sd_reg|ssppres_o8[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssppres_o8[5]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssppres_o8[5] .lut_mask = "a280";
defparam \inst_sd|inst_sd_reg|ssppres_o8[5] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssppres_o8[5] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssppres_o8[5] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssppres_o8[5] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssppres_o8[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxii_lcell \inst_sd|inst_sd_reg|Selector2~0 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector2~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & ((\inst_sd|inst_sd_reg|ssppres_o8[5]~combout ))) # (!\inst_cpu_if|cpu_addr[0]~regout  & (!\inst_sd|inst_sd_ctrl|sspsreg[5]~regout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[0]~regout ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(\inst_sd|inst_sd_ctrl|sspsreg[5]~regout ),
	.datad(\inst_sd|inst_sd_reg|ssppres_o8[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector2~0 .lut_mask = "2301";
defparam \inst_sd|inst_sd_reg|Selector2~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector2~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector2~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector2~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxii_lcell \inst_sd|inst_sd_reg|Selector2~1 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector2~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_sd|inst_sd_reg|Selector2~0_combout ) # ((\inst_sd|inst_sd_reg|test_r8[5]~combout  & \inst_ec11b|inst_ec11b_reg|Decoder0~5_combout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|test_r8[5]~combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Decoder0~5_combout ),
	.datac(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datad(\inst_sd|inst_sd_reg|Selector2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector2~1 .lut_mask = "f080";
defparam \inst_sd|inst_sd_reg|Selector2~1 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector2~1 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector2~1 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector2~1 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxii_lcell \inst_sd|inst_sd_reg|mcu_rddat_o8[5] (
// Equation(s):
// \inst_sd|inst_sd_reg|mcu_rddat_o8[5]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|always0~0_combout  & ((\inst_sd|inst_sd_reg|Selector2~1_combout ))) # (!\inst_sd|inst_sd_reg|always0~0_combout  & (\inst_sd|inst_sd_reg|mcu_rddat_o8[5]~combout 
// ))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\inst_sd|inst_sd_reg|always0~0_combout ),
	.datac(\inst_sd|inst_sd_reg|mcu_rddat_o8[5]~combout ),
	.datad(\inst_sd|inst_sd_reg|Selector2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|mcu_rddat_o8[5]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[5] .lut_mask = "a820";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[5] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[5] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[5] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[5] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxii_lcell \inst_cpu_if|mcu_rddat[5]~37 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[5]~37_combout  = (!\inst_cpu_if|mcu_cs_o8[7]~combout  & (\inst_sd|inst_sd_reg|mcu_rddat_o8[5]~combout  & ((!\RESET_N_i~combout ) # (!\inst_cpu_if|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.datab(\inst_cpu_if|Equal3~0_combout ),
	.datac(\inst_sd|inst_sd_reg|mcu_rddat_o8[5]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[5]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[5]~37 .lut_mask = "1050";
defparam \inst_cpu_if|mcu_rddat[5]~37 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[5]~37 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[5]~37 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[5]~37 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[5]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \inst_common_reg|led_o8[5] (
// Equation(s):
// \inst_common_reg|led_o8[5]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|led_o8[7]~0_combout  & (\CPU_DA_io8[5]~5 )) # (!\inst_common_reg|led_o8[7]~0_combout  & ((\inst_common_reg|led_o8[5]~combout )))))

	.clk(gnd),
	.dataa(\CPU_DA_io8[5]~5 ),
	.datab(\inst_common_reg|led_o8[7]~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_common_reg|led_o8[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|led_o8[5]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|led_o8[5] .lut_mask = "b080";
defparam \inst_common_reg|led_o8[5] .operation_mode = "normal";
defparam \inst_common_reg|led_o8[5] .output_mode = "comb_only";
defparam \inst_common_reg|led_o8[5] .register_cascade_mode = "off";
defparam \inst_common_reg|led_o8[5] .sum_lutc_input = "datac";
defparam \inst_common_reg|led_o8[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \inst_common_reg|test_r[5] (
// Equation(s):
// \inst_common_reg|test_r[5]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|test_r[7]~0_combout  & (\CPU_DA_io8[5]~5 )) # (!\inst_common_reg|test_r[7]~0_combout  & ((\inst_common_reg|test_r[5]~combout )))))

	.clk(gnd),
	.dataa(\CPU_DA_io8[5]~5 ),
	.datab(\inst_common_reg|test_r[5]~combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_common_reg|test_r[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|test_r[5]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|test_r[5] .lut_mask = "a0c0";
defparam \inst_common_reg|test_r[5] .operation_mode = "normal";
defparam \inst_common_reg|test_r[5] .output_mode = "comb_only";
defparam \inst_common_reg|test_r[5] .register_cascade_mode = "off";
defparam \inst_common_reg|test_r[5] .sum_lutc_input = "datac";
defparam \inst_common_reg|test_r[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \inst_common_reg|Selector2~0 (
// Equation(s):
// \inst_common_reg|Selector2~0_combout  = (\inst_common_reg|led_o8[5]~combout  & ((\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ) # ((\inst_common_reg|test_r[5]~combout  & \inst_ec11b|inst_ec11b_reg|Decoder0~4_combout )))) # 
// (!\inst_common_reg|led_o8[5]~combout  & (\inst_common_reg|test_r[5]~combout  & ((\inst_ec11b|inst_ec11b_reg|Decoder0~4_combout ))))

	.clk(gnd),
	.dataa(\inst_common_reg|led_o8[5]~combout ),
	.datab(\inst_common_reg|test_r[5]~combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|Decoder0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector2~0 .lut_mask = "eca0";
defparam \inst_common_reg|Selector2~0 .operation_mode = "normal";
defparam \inst_common_reg|Selector2~0 .output_mode = "comb_only";
defparam \inst_common_reg|Selector2~0 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector2~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxii_lcell \inst_common_reg|mcu_rddat_o8[5] (
// Equation(s):
// \inst_common_reg|mcu_rddat_o8[5]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|always0~0_combout  & (\inst_common_reg|Selector2~0_combout )) # (!\inst_common_reg|always0~0_combout  & ((\inst_common_reg|mcu_rddat_o8[5]~combout )))))

	.clk(gnd),
	.dataa(\inst_common_reg|always0~0_combout ),
	.datab(\inst_common_reg|Selector2~0_combout ),
	.datac(\inst_common_reg|mcu_rddat_o8[5]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|mcu_rddat_o8[5]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|mcu_rddat_o8[5] .lut_mask = "d800";
defparam \inst_common_reg|mcu_rddat_o8[5] .operation_mode = "normal";
defparam \inst_common_reg|mcu_rddat_o8[5] .output_mode = "comb_only";
defparam \inst_common_reg|mcu_rddat_o8[5] .register_cascade_mode = "off";
defparam \inst_common_reg|mcu_rddat_o8[5] .sum_lutc_input = "datac";
defparam \inst_common_reg|mcu_rddat_o8[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \inst_cpu_if|mcu_rddat[5]~36 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[5]~36_combout  = (((\inst_common_reg|mcu_rddat_o8[5]~combout  & !\inst_cpu_if|mcu_rddat[4]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_common_reg|mcu_rddat_o8[5]~combout ),
	.datad(\inst_cpu_if|mcu_rddat[4]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[5]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[5]~36 .lut_mask = "00f0";
defparam \inst_cpu_if|mcu_rddat[5]~36 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[5]~36 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[5]~36 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[5]~36 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[5]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxii_lcell \inst_cpu_if|mcu_rddat[5]~38 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[5]~38_combout  = (\inst_cpu_if|mcu_rddat[4]~2_combout  & ((\inst_cpu_if|mcu_rddat[4]~1_combout  & ((\inst_cpu_if|mcu_rddat[5]~36_combout ))) # (!\inst_cpu_if|mcu_rddat[4]~1_combout  & (\inst_cpu_if|mcu_rddat[5]~37_combout )))) # 
// (!\inst_cpu_if|mcu_rddat[4]~2_combout  & (((!\inst_cpu_if|mcu_rddat[4]~1_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[4]~2_combout ),
	.datab(\inst_cpu_if|mcu_rddat[5]~37_combout ),
	.datac(\inst_cpu_if|mcu_rddat[4]~1_combout ),
	.datad(\inst_cpu_if|mcu_rddat[5]~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[5]~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[5]~38 .lut_mask = "ad0d";
defparam \inst_cpu_if|mcu_rddat[5]~38 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[5]~38 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[5]~38 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[5]~38 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[5]~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N7
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector11~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector11~0_combout  = (\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout  & (((\CPU_DA_io8[5]~5 ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.datab(vcc),
	.datac(\CPU_DA_io8[5]~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector11~0 .lut_mask = "a0a0";
defparam \inst_ec11b|inst_ec11b_reg|Selector11~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector11~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector11~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector11~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxii_lcell \inst_ec11b|inst_ec11b_reg|test_r8[5] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|test_r8[5]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector11~0_combout )) # (!\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|test_r8[5]~combout )))))

	.clk(gnd),
	.dataa(\RESET_N_i~combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|Selector11~0_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|test_r8[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|test_r8[5]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|test_r8[5] .lut_mask = "a280";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[5] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[5] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[5] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[5] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N2
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector3~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector3~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & ((\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~regout ))) # (!\inst_cpu_if|cpu_addr[0]~regout  & 
// (\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~regout ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|lva_r8[5]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|rva_r8[5]~regout ),
	.datac(\inst_cpu_if|cpu_addr[1]~regout ),
	.datad(\inst_cpu_if|cpu_addr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector3~0 .lut_mask = "0c0a";
defparam \inst_ec11b|inst_ec11b_reg|Selector3~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector3~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector3~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector3~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector3~1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector3~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_ec11b|inst_ec11b_reg|Selector3~0_combout ) # ((\inst_ec11b|inst_ec11b_reg|test_r8[5]~combout  & \inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|test_r8[5]~combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Selector3~0_combout ),
	.datac(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector3~1 .lut_mask = "e0c0";
defparam \inst_ec11b|inst_ec11b_reg|Selector3~1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector3~1 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector3~1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector3~1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N3
maxii_lcell \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|always0~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector3~1_combout )) # (!\inst_ec11b|inst_ec11b_reg|always0~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Selector3~1_combout ),
	.datab(\RESET_N_i~combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|always0~0_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5] .lut_mask = "8c80";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N4
maxii_lcell \inst_cpu_if|mcu_rddat[5]~39 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[5]~39_combout  = (\inst_cpu_if|mcu_rddat[4]~3_combout  & ((\inst_cpu_if|mcu_rddat[5]~38_combout  & (\inst_cpu_if|mcu_rddat[5]~35_combout )) # (!\inst_cpu_if|mcu_rddat[5]~38_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5]~combout ))))) # (!\inst_cpu_if|mcu_rddat[4]~3_combout  & (((\inst_cpu_if|mcu_rddat[5]~38_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[4]~3_combout ),
	.datab(\inst_cpu_if|mcu_rddat[5]~35_combout ),
	.datac(\inst_cpu_if|mcu_rddat[5]~38_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[5]~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[5]~39 .lut_mask = "dad0";
defparam \inst_cpu_if|mcu_rddat[5]~39 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[5]~39 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[5]~39 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[5]~39 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[5]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N2
maxii_lcell \inst_cpu_if|mcu_rddat[5]~40 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[5]~40_combout  = (\inst_cpu_if|mcu_cs_o8[7]~1_combout  & (((\inst_cpu_if|mcu_rddat[5]~39_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.datab(vcc),
	.datac(\inst_cpu_if|mcu_rddat[5]~39_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[5]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[5]~40 .lut_mask = "a0a0";
defparam \inst_cpu_if|mcu_rddat[5]~40 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[5]~40 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[5]~40 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[5]~40 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[5]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \inst_cpu_if|mcu_rddat[6]~41 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[6]~41_combout  = (\inst_cpu_if|mcu_cs_o8[7]~2_combout  & (!\inst_cpu_if|Equal3~0_combout  & (\inst_cpu_if|mcu_cs_o8[7]~1_combout  & \SRAM_DAT_io8[6]~6 )))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.datab(\inst_cpu_if|Equal3~0_combout ),
	.datac(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.datad(\SRAM_DAT_io8[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[6]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[6]~41 .lut_mask = "2000";
defparam \inst_cpu_if|mcu_rddat[6]~41 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[6]~41 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[6]~41 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[6]~41 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[6]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \inst_sd|inst_sd_reg|test_r8[6] (
// Equation(s):
// \inst_sd|inst_sd_reg|test_r8[6]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & (\CPU_DA_io8[6]~6 )) # (!\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & ((\inst_sd|inst_sd_reg|test_r8[6]~combout )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|test_r8[7]~0_combout ),
	.datab(\CPU_DA_io8[6]~6 ),
	.datac(\inst_sd|inst_sd_reg|test_r8[6]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|test_r8[6]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|test_r8[6] .lut_mask = "d800";
defparam \inst_sd|inst_sd_reg|test_r8[6] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|test_r8[6] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|test_r8[6] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|test_r8[6] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|test_r8[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \inst_sd|inst_sd_reg|ssppres_o8[6] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssppres_o8[6]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & (\CPU_DA_io8[6]~6 )) # (!\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[6]~combout )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout ),
	.datab(\CPU_DA_io8[6]~6 ),
	.datac(\inst_sd|inst_sd_reg|ssppres_o8[6]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssppres_o8[6]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssppres_o8[6] .lut_mask = "d800";
defparam \inst_sd|inst_sd_reg|ssppres_o8[6] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssppres_o8[6] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssppres_o8[6] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssppres_o8[6] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssppres_o8[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \inst_sd|inst_sd_reg|Selector1~0 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector1~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & (\inst_sd|inst_sd_reg|ssppres_o8[6]~combout )) # (!\inst_cpu_if|cpu_addr[0]~regout  & ((!\inst_sd|inst_sd_ctrl|sspsreg[6]~regout )))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[0]~regout ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(\inst_sd|inst_sd_reg|ssppres_o8[6]~combout ),
	.datad(\inst_sd|inst_sd_ctrl|sspsreg[6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector1~0 .lut_mask = "2031";
defparam \inst_sd|inst_sd_reg|Selector1~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector1~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector1~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector1~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \inst_sd|inst_sd_reg|Selector1~1 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector1~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_sd|inst_sd_reg|Selector1~0_combout ) # ((\inst_ec11b|inst_ec11b_reg|Decoder0~5_combout  & \inst_sd|inst_sd_reg|test_r8[6]~combout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Decoder0~5_combout ),
	.datac(\inst_sd|inst_sd_reg|test_r8[6]~combout ),
	.datad(\inst_sd|inst_sd_reg|Selector1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector1~1 .lut_mask = "aa80";
defparam \inst_sd|inst_sd_reg|Selector1~1 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector1~1 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector1~1 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector1~1 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \inst_sd|inst_sd_reg|mcu_rddat_o8[6] (
// Equation(s):
// \inst_sd|inst_sd_reg|mcu_rddat_o8[6]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|always0~0_combout  & (\inst_sd|inst_sd_reg|Selector1~1_combout )) # (!\inst_sd|inst_sd_reg|always0~0_combout  & ((\inst_sd|inst_sd_reg|mcu_rddat_o8[6]~combout 
// )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|always0~0_combout ),
	.datab(\RESET_N_i~combout ),
	.datac(\inst_sd|inst_sd_reg|Selector1~1_combout ),
	.datad(\inst_sd|inst_sd_reg|mcu_rddat_o8[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|mcu_rddat_o8[6]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[6] .lut_mask = "c480";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[6] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[6] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[6] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[6] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \inst_cpu_if|mcu_rddat[6]~43 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[6]~43_combout  = (\inst_sd|inst_sd_reg|mcu_rddat_o8[6]~combout  & (!\inst_cpu_if|mcu_cs_o8[7]~combout  & ((!\RESET_N_i~combout ) # (!\inst_cpu_if|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|mcu_rddat_o8[6]~combout ),
	.datab(\inst_cpu_if|Equal3~0_combout ),
	.datac(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[6]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[6]~43 .lut_mask = "020a";
defparam \inst_cpu_if|mcu_rddat[6]~43 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[6]~43 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[6]~43 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[6]~43 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[6]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \inst_common_reg|led_o8[6] (
// Equation(s):
// \inst_common_reg|led_o8[6]~combout  = ((\inst_common_reg|led_o8[7]~0_combout  & (\CPU_DA_io8[6]~6 )) # (!\inst_common_reg|led_o8[7]~0_combout  & ((\inst_common_reg|led_o8[6]~combout )))) # (!\RESET_N_i~combout )

	.clk(gnd),
	.dataa(\inst_common_reg|led_o8[7]~0_combout ),
	.datab(\CPU_DA_io8[6]~6 ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_common_reg|led_o8[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|led_o8[6]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|led_o8[6] .lut_mask = "df8f";
defparam \inst_common_reg|led_o8[6] .operation_mode = "normal";
defparam \inst_common_reg|led_o8[6] .output_mode = "comb_only";
defparam \inst_common_reg|led_o8[6] .register_cascade_mode = "off";
defparam \inst_common_reg|led_o8[6] .sum_lutc_input = "datac";
defparam \inst_common_reg|led_o8[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \inst_common_reg|Selector1~0 (
// Equation(s):
// \inst_common_reg|Selector1~0_combout  = (!\inst_cpu_if|cpu_addr[2]~regout  & (!\inst_cpu_if|cpu_addr[0]~regout  & ((\inst_common_reg|led_o8[6]~combout ) # (!\inst_cpu_if|cpu_addr[1]~regout ))))

	.clk(gnd),
	.dataa(\inst_common_reg|led_o8[6]~combout ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(\inst_cpu_if|cpu_addr[2]~regout ),
	.datad(\inst_cpu_if|cpu_addr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector1~0 .lut_mask = "000b";
defparam \inst_common_reg|Selector1~0 .operation_mode = "normal";
defparam \inst_common_reg|Selector1~0 .output_mode = "comb_only";
defparam \inst_common_reg|Selector1~0 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector1~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \inst_common_reg|test_r[6] (
// Equation(s):
// \inst_common_reg|test_r[6]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|test_r[7]~0_combout  & (\CPU_DA_io8[6]~6 )) # (!\inst_common_reg|test_r[7]~0_combout  & ((\inst_common_reg|test_r[6]~combout )))))

	.clk(gnd),
	.dataa(\inst_common_reg|test_r[7]~0_combout ),
	.datab(\CPU_DA_io8[6]~6 ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_common_reg|test_r[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|test_r[6]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|test_r[6] .lut_mask = "d080";
defparam \inst_common_reg|test_r[6] .operation_mode = "normal";
defparam \inst_common_reg|test_r[6] .output_mode = "comb_only";
defparam \inst_common_reg|test_r[6] .register_cascade_mode = "off";
defparam \inst_common_reg|test_r[6] .sum_lutc_input = "datac";
defparam \inst_common_reg|test_r[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \inst_common_reg|Selector1~1 (
// Equation(s):
// \inst_common_reg|Selector1~1_combout  = (!\inst_cpu_if|cpu_addr[3]~regout  & ((\inst_common_reg|Selector1~0_combout ) # ((\inst_ec11b|inst_ec11b_reg|Decoder0~6_combout  & \inst_common_reg|test_r[6]~combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[3]~regout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Decoder0~6_combout ),
	.datac(\inst_common_reg|Selector1~0_combout ),
	.datad(\inst_common_reg|test_r[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector1~1 .lut_mask = "5450";
defparam \inst_common_reg|Selector1~1 .operation_mode = "normal";
defparam \inst_common_reg|Selector1~1 .output_mode = "comb_only";
defparam \inst_common_reg|Selector1~1 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector1~1 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxii_lcell \inst_common_reg|mcu_rddat_o8[6] (
// Equation(s):
// \inst_common_reg|mcu_rddat_o8[6]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|always0~0_combout  & (\inst_common_reg|Selector1~1_combout )) # (!\inst_common_reg|always0~0_combout  & ((\inst_common_reg|mcu_rddat_o8[6]~combout )))))

	.clk(gnd),
	.dataa(\inst_common_reg|Selector1~1_combout ),
	.datab(\inst_common_reg|always0~0_combout ),
	.datac(\inst_common_reg|mcu_rddat_o8[6]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|mcu_rddat_o8[6]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|mcu_rddat_o8[6] .lut_mask = "b800";
defparam \inst_common_reg|mcu_rddat_o8[6] .operation_mode = "normal";
defparam \inst_common_reg|mcu_rddat_o8[6] .output_mode = "comb_only";
defparam \inst_common_reg|mcu_rddat_o8[6] .register_cascade_mode = "off";
defparam \inst_common_reg|mcu_rddat_o8[6] .sum_lutc_input = "datac";
defparam \inst_common_reg|mcu_rddat_o8[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxii_lcell \inst_cpu_if|mcu_rddat[6]~42 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[6]~42_combout  = (((\inst_common_reg|mcu_rddat_o8[6]~combout  & !\inst_cpu_if|mcu_rddat[4]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_common_reg|mcu_rddat_o8[6]~combout ),
	.datad(\inst_cpu_if|mcu_rddat[4]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[6]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[6]~42 .lut_mask = "00f0";
defparam \inst_cpu_if|mcu_rddat[6]~42 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[6]~42 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[6]~42 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[6]~42 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[6]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \inst_cpu_if|mcu_rddat[6]~44 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[6]~44_combout  = (\inst_cpu_if|mcu_rddat[4]~2_combout  & ((\inst_cpu_if|mcu_rddat[4]~1_combout  & ((\inst_cpu_if|mcu_rddat[6]~42_combout ))) # (!\inst_cpu_if|mcu_rddat[4]~1_combout  & (\inst_cpu_if|mcu_rddat[6]~43_combout )))) # 
// (!\inst_cpu_if|mcu_rddat[4]~2_combout  & (((!\inst_cpu_if|mcu_rddat[4]~1_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[4]~2_combout ),
	.datab(\inst_cpu_if|mcu_rddat[6]~43_combout ),
	.datac(\inst_cpu_if|mcu_rddat[6]~42_combout ),
	.datad(\inst_cpu_if|mcu_rddat[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[6]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[6]~44 .lut_mask = "a0dd";
defparam \inst_cpu_if|mcu_rddat[6]~44 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[6]~44 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[6]~44 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[6]~44 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[6]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector2~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector2~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & (\inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~regout )) # (!\inst_cpu_if|cpu_addr[0]~regout  & 
// ((\inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~regout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_ctrl|rva_r8[6]~regout ),
	.datab(\inst_cpu_if|cpu_addr[0]~regout ),
	.datac(\inst_cpu_if|cpu_addr[1]~regout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|lva_r8[6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector2~0 .lut_mask = "0b08";
defparam \inst_ec11b|inst_ec11b_reg|Selector2~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector2~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector2~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector2~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector10~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector10~0_combout  = (\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout  & (((\CPU_DA_io8[6]~6 ))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.datab(vcc),
	.datac(\CPU_DA_io8[6]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector10~0 .lut_mask = "a0a0";
defparam \inst_ec11b|inst_ec11b_reg|Selector10~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector10~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector10~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector10~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \inst_ec11b|inst_ec11b_reg|test_r8[6] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|test_r8[6]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector10~0_combout )) # (!\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|test_r8[6]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Selector10~0_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|test_r8[6]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|test_r8[6]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|test_r8[6] .lut_mask = "b800";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[6] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[6] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[6] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[6] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector2~1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector2~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_ec11b|inst_ec11b_reg|Selector2~0_combout ) # ((\inst_ec11b|inst_ec11b_reg|test_r8[6]~combout  & \inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Selector2~0_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|test_r8[6]~combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector2~1 .lut_mask = "a888";
defparam \inst_ec11b|inst_ec11b_reg|Selector2~1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector2~1 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector2~1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector2~1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|always0~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector2~1_combout )) # (!\inst_ec11b|inst_ec11b_reg|always0~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|always0~0_combout ),
	.datab(\RESET_N_i~combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|Selector2~1_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6] .lut_mask = "c480";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \inst_cpu_if|mcu_rddat[6]~45 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[6]~45_combout  = (\inst_cpu_if|mcu_rddat[4]~3_combout  & ((\inst_cpu_if|mcu_rddat[6]~44_combout  & (\inst_cpu_if|mcu_rddat[6]~41_combout )) # (!\inst_cpu_if|mcu_rddat[6]~44_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6]~combout ))))) # (!\inst_cpu_if|mcu_rddat[4]~3_combout  & (((\inst_cpu_if|mcu_rddat[6]~44_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[6]~41_combout ),
	.datab(\inst_cpu_if|mcu_rddat[4]~3_combout ),
	.datac(\inst_cpu_if|mcu_rddat[6]~44_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[6]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[6]~45 .lut_mask = "bcb0";
defparam \inst_cpu_if|mcu_rddat[6]~45 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[6]~45 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[6]~45 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[6]~45 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[6]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \inst_cpu_if|mcu_rddat[6]~46 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[6]~46_combout  = ((\inst_cpu_if|mcu_rddat[6]~45_combout  & (\inst_cpu_if|mcu_cs_o8[7]~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|mcu_rddat[6]~45_combout ),
	.datac(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[6]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[6]~46 .lut_mask = "c0c0";
defparam \inst_cpu_if|mcu_rddat[6]~46 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[6]~46 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[6]~46 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[6]~46 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[6]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector1~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector1~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & ((\inst_ec11b|inst_ec11b_ctrl|rva_r8[7]~regout ))) # (!\inst_cpu_if|cpu_addr[0]~regout  & 
// (\inst_ec11b|inst_ec11b_ctrl|lva_r8[7]~regout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|cpu_addr[1]~regout ),
	.datab(\inst_ec11b|inst_ec11b_ctrl|lva_r8[7]~regout ),
	.datac(\inst_cpu_if|cpu_addr[0]~regout ),
	.datad(\inst_ec11b|inst_ec11b_ctrl|rva_r8[7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector1~0 .lut_mask = "5404";
defparam \inst_ec11b|inst_ec11b_reg|Selector1~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector1~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector1~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector1~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector9~0 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector9~0_combout  = (((\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout  & \CPU_DA_io8[7]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.datad(\CPU_DA_io8[7]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector9~0 .lut_mask = "f000";
defparam \inst_ec11b|inst_ec11b_reg|Selector9~0 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector9~0 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector9~0 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector9~0 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \inst_ec11b|inst_ec11b_reg|test_r8[7] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|test_r8[7]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector9~0_combout )) # (!\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|test_r8[7]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|Selector9~0_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|test_r8[0]~0_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|test_r8[7]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|test_r8[7]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|test_r8[7] .lut_mask = "b800";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[7] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[7] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[7] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[7] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|test_r8[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \inst_ec11b|inst_ec11b_reg|Selector1~1 (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|Selector1~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_ec11b|inst_ec11b_reg|Selector1~0_combout ) # ((\inst_ec11b|inst_ec11b_reg|test_r8[7]~combout  & \inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Selector1~0_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|test_r8[7]~combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|Selector1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|Selector1~1 .lut_mask = "a888";
defparam \inst_ec11b|inst_ec11b_reg|Selector1~1 .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|Selector1~1 .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|Selector1~1 .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|Selector1~1 .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|Selector1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7] (
// Equation(s):
// \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7]~combout  = (\RESET_N_i~combout  & ((\inst_ec11b|inst_ec11b_reg|always0~0_combout  & (\inst_ec11b|inst_ec11b_reg|Selector1~1_combout )) # (!\inst_ec11b|inst_ec11b_reg|always0~0_combout  & 
// ((\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7]~combout )))))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|always0~0_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Selector1~1_combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7]~combout ),
	.datad(\RESET_N_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7] .lut_mask = "d800";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7] .operation_mode = "normal";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7] .output_mode = "comb_only";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7] .register_cascade_mode = "off";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7] .sum_lutc_input = "datac";
defparam \inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \inst_common_reg|test_r[7] (
// Equation(s):
// \inst_common_reg|test_r[7]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|test_r[7]~0_combout  & (\CPU_DA_io8[7]~7 )) # (!\inst_common_reg|test_r[7]~0_combout  & ((\inst_common_reg|test_r[7]~combout )))))

	.clk(gnd),
	.dataa(\CPU_DA_io8[7]~7 ),
	.datab(\inst_common_reg|test_r[7]~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_common_reg|test_r[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|test_r[7]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|test_r[7] .lut_mask = "b080";
defparam \inst_common_reg|test_r[7] .operation_mode = "normal";
defparam \inst_common_reg|test_r[7] .output_mode = "comb_only";
defparam \inst_common_reg|test_r[7] .register_cascade_mode = "off";
defparam \inst_common_reg|test_r[7] .sum_lutc_input = "datac";
defparam \inst_common_reg|test_r[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \inst_common_reg|led_o8[7] (
// Equation(s):
// \inst_common_reg|led_o8[7]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|led_o8[7]~0_combout  & (\CPU_DA_io8[7]~7 )) # (!\inst_common_reg|led_o8[7]~0_combout  & ((\inst_common_reg|led_o8[7]~combout )))))

	.clk(gnd),
	.dataa(\CPU_DA_io8[7]~7 ),
	.datab(\inst_common_reg|led_o8[7]~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_common_reg|led_o8[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|led_o8[7]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|led_o8[7] .lut_mask = "b080";
defparam \inst_common_reg|led_o8[7] .operation_mode = "normal";
defparam \inst_common_reg|led_o8[7] .output_mode = "comb_only";
defparam \inst_common_reg|led_o8[7] .register_cascade_mode = "off";
defparam \inst_common_reg|led_o8[7] .sum_lutc_input = "datac";
defparam \inst_common_reg|led_o8[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \inst_common_reg|Selector0~0 (
// Equation(s):
// \inst_common_reg|Selector0~0_combout  = (\inst_common_reg|test_r[7]~combout  & ((\inst_ec11b|inst_ec11b_reg|Decoder0~4_combout ) # ((\inst_common_reg|led_o8[7]~combout  & \inst_ec11b|inst_ec11b_reg|Decoder0~1_combout )))) # 
// (!\inst_common_reg|test_r[7]~combout  & (\inst_common_reg|led_o8[7]~combout  & ((\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ))))

	.clk(gnd),
	.dataa(\inst_common_reg|test_r[7]~combout ),
	.datab(\inst_common_reg|led_o8[7]~combout ),
	.datac(\inst_ec11b|inst_ec11b_reg|Decoder0~4_combout ),
	.datad(\inst_ec11b|inst_ec11b_reg|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|Selector0~0 .lut_mask = "eca0";
defparam \inst_common_reg|Selector0~0 .operation_mode = "normal";
defparam \inst_common_reg|Selector0~0 .output_mode = "comb_only";
defparam \inst_common_reg|Selector0~0 .register_cascade_mode = "off";
defparam \inst_common_reg|Selector0~0 .sum_lutc_input = "datac";
defparam \inst_common_reg|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \inst_common_reg|mcu_rddat_o8[7] (
// Equation(s):
// \inst_common_reg|mcu_rddat_o8[7]~combout  = (\RESET_N_i~combout  & ((\inst_common_reg|always0~0_combout  & (\inst_common_reg|Selector0~0_combout )) # (!\inst_common_reg|always0~0_combout  & ((\inst_common_reg|mcu_rddat_o8[7]~combout )))))

	.clk(gnd),
	.dataa(\inst_common_reg|Selector0~0_combout ),
	.datab(\inst_common_reg|always0~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_common_reg|mcu_rddat_o8[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_common_reg|mcu_rddat_o8[7]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_common_reg|mcu_rddat_o8[7] .lut_mask = "b080";
defparam \inst_common_reg|mcu_rddat_o8[7] .operation_mode = "normal";
defparam \inst_common_reg|mcu_rddat_o8[7] .output_mode = "comb_only";
defparam \inst_common_reg|mcu_rddat_o8[7] .register_cascade_mode = "off";
defparam \inst_common_reg|mcu_rddat_o8[7] .sum_lutc_input = "datac";
defparam \inst_common_reg|mcu_rddat_o8[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \inst_cpu_if|mcu_rddat[7]~48 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[7]~48_combout  = ((\inst_common_reg|mcu_rddat_o8[7]~combout  & ((!\inst_cpu_if|mcu_rddat[4]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_common_reg|mcu_rddat_o8[7]~combout ),
	.datac(vcc),
	.datad(\inst_cpu_if|mcu_rddat[4]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[7]~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[7]~48 .lut_mask = "00cc";
defparam \inst_cpu_if|mcu_rddat[7]~48 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[7]~48 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[7]~48 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[7]~48 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[7]~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \inst_sd|inst_sd_reg|ssppres_o8[7] (
// Equation(s):
// \inst_sd|inst_sd_reg|ssppres_o8[7]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & (\CPU_DA_io8[7]~7 )) # (!\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout  & ((\inst_sd|inst_sd_reg|ssppres_o8[7]~combout )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|ssppres_o8[7]~0_combout ),
	.datab(\CPU_DA_io8[7]~7 ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_sd|inst_sd_reg|ssppres_o8[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|ssppres_o8[7]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|ssppres_o8[7] .lut_mask = "d080";
defparam \inst_sd|inst_sd_reg|ssppres_o8[7] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|ssppres_o8[7] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|ssppres_o8[7] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|ssppres_o8[7] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|ssppres_o8[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \inst_sd|inst_sd_reg|Selector0~0 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector0~0_combout  = (!\inst_cpu_if|cpu_addr[1]~regout  & ((\inst_cpu_if|cpu_addr[0]~regout  & (\inst_sd|inst_sd_reg|ssppres_o8[7]~combout )) # (!\inst_cpu_if|cpu_addr[0]~regout  & ((!\inst_sd|inst_sd_ctrl|sspsreg[7]~regout )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|ssppres_o8[7]~combout ),
	.datab(\inst_cpu_if|cpu_addr[1]~regout ),
	.datac(\inst_cpu_if|cpu_addr[0]~regout ),
	.datad(\inst_sd|inst_sd_ctrl|sspsreg[7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector0~0 .lut_mask = "2023";
defparam \inst_sd|inst_sd_reg|Selector0~0 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector0~0 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector0~0 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector0~0 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \inst_sd|inst_sd_reg|test_r8[7] (
// Equation(s):
// \inst_sd|inst_sd_reg|test_r8[7]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & (\CPU_DA_io8[7]~7 )) # (!\inst_sd|inst_sd_reg|test_r8[7]~0_combout  & ((\inst_sd|inst_sd_reg|test_r8[7]~combout )))))

	.clk(gnd),
	.dataa(\CPU_DA_io8[7]~7 ),
	.datab(\inst_sd|inst_sd_reg|test_r8[7]~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_sd|inst_sd_reg|test_r8[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|test_r8[7]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|test_r8[7] .lut_mask = "b080";
defparam \inst_sd|inst_sd_reg|test_r8[7] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|test_r8[7] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|test_r8[7] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|test_r8[7] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|test_r8[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \inst_sd|inst_sd_reg|Selector0~1 (
// Equation(s):
// \inst_sd|inst_sd_reg|Selector0~1_combout  = (\inst_sd|inst_sd_reg|Selector7~2_combout  & ((\inst_sd|inst_sd_reg|Selector0~0_combout ) # ((\inst_ec11b|inst_ec11b_reg|Decoder0~5_combout  & \inst_sd|inst_sd_reg|test_r8[7]~combout ))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|Selector0~0_combout ),
	.datab(\inst_ec11b|inst_ec11b_reg|Decoder0~5_combout ),
	.datac(\inst_sd|inst_sd_reg|Selector7~2_combout ),
	.datad(\inst_sd|inst_sd_reg|test_r8[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|Selector0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|Selector0~1 .lut_mask = "e0a0";
defparam \inst_sd|inst_sd_reg|Selector0~1 .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|Selector0~1 .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|Selector0~1 .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|Selector0~1 .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|Selector0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \inst_sd|inst_sd_reg|mcu_rddat_o8[7] (
// Equation(s):
// \inst_sd|inst_sd_reg|mcu_rddat_o8[7]~combout  = (\RESET_N_i~combout  & ((\inst_sd|inst_sd_reg|always0~0_combout  & (\inst_sd|inst_sd_reg|Selector0~1_combout )) # (!\inst_sd|inst_sd_reg|always0~0_combout  & ((\inst_sd|inst_sd_reg|mcu_rddat_o8[7]~combout 
// )))))

	.clk(gnd),
	.dataa(\inst_sd|inst_sd_reg|Selector0~1_combout ),
	.datab(\inst_sd|inst_sd_reg|always0~0_combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_sd|inst_sd_reg|mcu_rddat_o8[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sd|inst_sd_reg|mcu_rddat_o8[7]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[7] .lut_mask = "b080";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[7] .operation_mode = "normal";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[7] .output_mode = "comb_only";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[7] .register_cascade_mode = "off";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[7] .sum_lutc_input = "datac";
defparam \inst_sd|inst_sd_reg|mcu_rddat_o8[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \inst_cpu_if|mcu_rddat[7]~49 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[7]~49_combout  = (!\inst_cpu_if|mcu_cs_o8[7]~combout  & (\inst_sd|inst_sd_reg|mcu_rddat_o8[7]~combout  & ((!\RESET_N_i~combout ) # (!\inst_cpu_if|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|Equal3~0_combout ),
	.datab(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.datac(\RESET_N_i~combout ),
	.datad(\inst_sd|inst_sd_reg|mcu_rddat_o8[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[7]~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[7]~49 .lut_mask = "1300";
defparam \inst_cpu_if|mcu_rddat[7]~49 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[7]~49 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[7]~49 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[7]~49 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[7]~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \inst_cpu_if|mcu_rddat[7]~50 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[7]~50_combout  = (\inst_cpu_if|mcu_rddat[4]~1_combout  & (\inst_cpu_if|mcu_rddat[7]~48_combout  & ((\inst_cpu_if|mcu_rddat[4]~2_combout )))) # (!\inst_cpu_if|mcu_rddat[4]~1_combout  & (((\inst_cpu_if|mcu_rddat[7]~49_combout ) # 
// (!\inst_cpu_if|mcu_rddat[4]~2_combout ))))

	.clk(gnd),
	.dataa(\inst_cpu_if|mcu_rddat[7]~48_combout ),
	.datab(\inst_cpu_if|mcu_rddat[7]~49_combout ),
	.datac(\inst_cpu_if|mcu_rddat[4]~1_combout ),
	.datad(\inst_cpu_if|mcu_rddat[4]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[7]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[7]~50 .lut_mask = "ac0f";
defparam \inst_cpu_if|mcu_rddat[7]~50 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[7]~50 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[7]~50 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[7]~50 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[7]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \inst_cpu_if|mcu_rddat[7]~47 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[7]~47_combout  = (\SRAM_DAT_io8[7]~7  & (\inst_cpu_if|mcu_cs_o8[7]~2_combout  & (!\inst_cpu_if|Equal3~0_combout  & \inst_cpu_if|mcu_cs_o8[7]~1_combout )))

	.clk(gnd),
	.dataa(\SRAM_DAT_io8[7]~7 ),
	.datab(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.datac(\inst_cpu_if|Equal3~0_combout ),
	.datad(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[7]~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[7]~47 .lut_mask = "0800";
defparam \inst_cpu_if|mcu_rddat[7]~47 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[7]~47 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[7]~47 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[7]~47 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[7]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \inst_cpu_if|mcu_rddat[7]~51 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[7]~51_combout  = (\inst_cpu_if|mcu_rddat[7]~50_combout  & (((\inst_cpu_if|mcu_rddat[7]~47_combout ) # (!\inst_cpu_if|mcu_rddat[4]~3_combout )))) # (!\inst_cpu_if|mcu_rddat[7]~50_combout  & 
// (\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7]~combout  & (\inst_cpu_if|mcu_rddat[4]~3_combout )))

	.clk(gnd),
	.dataa(\inst_ec11b|inst_ec11b_reg|mcu_rddat_o8[7]~combout ),
	.datab(\inst_cpu_if|mcu_rddat[7]~50_combout ),
	.datac(\inst_cpu_if|mcu_rddat[4]~3_combout ),
	.datad(\inst_cpu_if|mcu_rddat[7]~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[7]~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[7]~51 .lut_mask = "ec2c";
defparam \inst_cpu_if|mcu_rddat[7]~51 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[7]~51 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[7]~51 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[7]~51 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[7]~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \inst_cpu_if|mcu_rddat[7]~52 (
// Equation(s):
// \inst_cpu_if|mcu_rddat[7]~52_combout  = ((\inst_cpu_if|mcu_cs_o8[7]~1_combout  & ((\inst_cpu_if|mcu_rddat[7]~51_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.datac(vcc),
	.datad(\inst_cpu_if|mcu_rddat[7]~51_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_cpu_if|mcu_rddat[7]~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_cpu_if|mcu_rddat[7]~52 .lut_mask = "cc00";
defparam \inst_cpu_if|mcu_rddat[7]~52 .operation_mode = "normal";
defparam \inst_cpu_if|mcu_rddat[7]~52 .output_mode = "comb_only";
defparam \inst_cpu_if|mcu_rddat[7]~52 .register_cascade_mode = "off";
defparam \inst_cpu_if|mcu_rddat[7]~52 .sum_lutc_input = "datac";
defparam \inst_cpu_if|mcu_rddat[7]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \inst_sram_ctrl|sram_data_io8~8 (
// Equation(s):
// \inst_sram_ctrl|sram_data_io8~8_combout  = (!\CPU_nWR_i~combout  & (\inst_cpu_if|mcu_cs_o8[7]~2_combout  & (!\inst_cpu_if|Equal3~0_combout  & \inst_cpu_if|mcu_cs_o8[7]~1_combout )))

	.clk(gnd),
	.dataa(\CPU_nWR_i~combout ),
	.datab(\inst_cpu_if|mcu_cs_o8[7]~2_combout ),
	.datac(\inst_cpu_if|Equal3~0_combout ),
	.datad(\inst_cpu_if|mcu_cs_o8[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_sram_ctrl|sram_data_io8~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_sram_ctrl|sram_data_io8~8 .lut_mask = "0400";
defparam \inst_sram_ctrl|sram_data_io8~8 .operation_mode = "normal";
defparam \inst_sram_ctrl|sram_data_io8~8 .output_mode = "comb_only";
defparam \inst_sram_ctrl|sram_data_io8~8 .register_cascade_mode = "off";
defparam \inst_sram_ctrl|sram_data_io8~8 .sum_lutc_input = "datac";
defparam \inst_sram_ctrl|sram_data_io8~8 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CPU_INT0_o~I (
	.datain(\inst_ec11b|inst_ec11b_reg|mcu_int_o~combout ),
	.oe(vcc),
	.combout(),
	.padio(CPU_INT0_o));
// synopsys translate_off
defparam \CPU_INT0_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CPU_INT1_o~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(CPU_INT1_o));
// synopsys translate_off
defparam \CPU_INT1_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CPU_LIB_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(CPU_LIB_i));
// synopsys translate_off
defparam \CPU_LIB_i~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \V3_AD_nOE_o~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(V3_AD_nOE_o));
// synopsys translate_off
defparam \V3_AD_nOE_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \V3_AD_DIR_o~I (
	.datain(!\V3_AD_DIR_o~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(V3_AD_DIR_o));
// synopsys translate_off
defparam \V3_AD_DIR_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_nWE_o~I (
	.datain(\inst_sram_ctrl|sram_we_no~combout ),
	.oe(vcc),
	.combout(),
	.padio(SRAM_nWE_o));
// synopsys translate_off
defparam \SRAM_nWE_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_nOE_o~I (
	.datain(\inst_sram_ctrl|sram_oe_no~combout ),
	.oe(vcc),
	.combout(),
	.padio(SRAM_nOE_o));
// synopsys translate_off
defparam \SRAM_nOE_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[0]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[0]~0_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[0]));
// synopsys translate_off
defparam \SRAM_ADD_o16[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[1]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[1]~1_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[1]));
// synopsys translate_off
defparam \SRAM_ADD_o16[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[2]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[2]~2_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[2]));
// synopsys translate_off
defparam \SRAM_ADD_o16[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[3]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[3]~3_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[3]));
// synopsys translate_off
defparam \SRAM_ADD_o16[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[4]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[4]~4_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[4]));
// synopsys translate_off
defparam \SRAM_ADD_o16[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[5]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[5]~5_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[5]));
// synopsys translate_off
defparam \SRAM_ADD_o16[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[6]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[6]~6_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[6]));
// synopsys translate_off
defparam \SRAM_ADD_o16[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[7]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[7]~7_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[7]));
// synopsys translate_off
defparam \SRAM_ADD_o16[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[8]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[8]~8_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[8]));
// synopsys translate_off
defparam \SRAM_ADD_o16[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[9]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[9]~9_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[9]));
// synopsys translate_off
defparam \SRAM_ADD_o16[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[10]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[10]~10_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[10]));
// synopsys translate_off
defparam \SRAM_ADD_o16[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[11]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[11]~11_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[11]));
// synopsys translate_off
defparam \SRAM_ADD_o16[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[12]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[12]~12_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[12]));
// synopsys translate_off
defparam \SRAM_ADD_o16[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[13]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[13]~13_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[13]));
// synopsys translate_off
defparam \SRAM_ADD_o16[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[14]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[14]~14_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[14]));
// synopsys translate_off
defparam \SRAM_ADD_o16[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[15]~I (
	.datain(\inst_cpu_if|mcu_addr_o16[15]~15_combout ),
	.oe(\inst_cpu_if|mcu_cs_o8[7]~combout ),
	.combout(),
	.padio(SRAM_ADD_o16[15]));
// synopsys translate_off
defparam \SRAM_ADD_o16[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SRAM_ADD_o16[16]~I (
	.datain(\inst_sram_ctrl|sram_addr_o17[16]~combout ),
	.oe(vcc),
	.combout(),
	.padio(SRAM_ADD_o16[16]));
// synopsys translate_off
defparam \SRAM_ADD_o16[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_CTL_o~I (
	.datain(\inst_common_reg|lcd_bk_o~combout ),
	.oe(vcc),
	.combout(),
	.padio(LED_CTL_o));
// synopsys translate_off
defparam \LED_CTL_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \V3_LCD_nRST_o~I (
	.datain(!\inst_common_reg|lcd_rst_o~combout ),
	.oe(vcc),
	.combout(),
	.padio(V3_LCD_nRST_o));
// synopsys translate_off
defparam \V3_LCD_nRST_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \V3_LCD_RS_o~I (
	.datain(\inst_cpu_if|mcu_addr_o16[0]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(V3_LCD_RS_o));
// synopsys translate_off
defparam \V3_LCD_RS_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \V3_LCD_E_o~I (
	.datain(\inst_lcd_ctrl|lcd_e_o~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(V3_LCD_E_o));
// synopsys translate_off
defparam \V3_LCD_E_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \V3_LCD_RW_o~I (
	.datain(\inst_cpu_if|mcu_addr_o16[1]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(V3_LCD_RW_o));
// synopsys translate_off
defparam \V3_LCD_RW_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SD_SCK_o~I (
	.datain(\inst_sd|inst_sd_ctrl|spi_sck~regout ),
	.oe(vcc),
	.combout(),
	.padio(SD_SCK_o));
// synopsys translate_off
defparam \SD_SCK_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SD_SDO_o~I (
	.datain(!\inst_sd|inst_sd_ctrl|spi_sdo~regout ),
	.oe(vcc),
	.combout(),
	.padio(SD_SDO_o));
// synopsys translate_off
defparam \SD_SDO_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SD_nCS_i~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(SD_nCS_i));
// synopsys translate_off
defparam \SD_nCS_i~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \SD_CD_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(SD_CD_i));
// synopsys translate_off
defparam \SD_CD_i~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \KEY_ROW_o2[0]~I (
	.datain(\inst_key|inst_key_ctrl|row_r2[0]~regout ),
	.oe(vcc),
	.combout(),
	.padio(KEY_ROW_o2[0]));
// synopsys translate_off
defparam \KEY_ROW_o2[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \KEY_ROW_o2[1]~I (
	.datain(\inst_key|inst_key_ctrl|row_r2[1]~regout ),
	.oe(vcc),
	.combout(),
	.padio(KEY_ROW_o2[1]));
// synopsys translate_off
defparam \KEY_ROW_o2[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \EC11E_D_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(EC11E_D_i));
// synopsys translate_off
defparam \EC11E_D_i~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SOUND_o~I (
	.datain(\inst_common_reg|sound_o~combout ),
	.oe(vcc),
	.combout(),
	.padio(SOUND_o));
// synopsys translate_off
defparam \SOUND_o~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_o8[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(LED_o8[0]));
// synopsys translate_off
defparam \LED_o8[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_o8[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(LED_o8[1]));
// synopsys translate_off
defparam \LED_o8[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_o8[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(LED_o8[2]));
// synopsys translate_off
defparam \LED_o8[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_o8[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LED_o8[3]));
// synopsys translate_off
defparam \LED_o8[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_o8[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LED_o8[4]));
// synopsys translate_off
defparam \LED_o8[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_o8[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LED_o8[5]));
// synopsys translate_off
defparam \LED_o8[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_o8[6]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LED_o8[6]));
// synopsys translate_off
defparam \LED_o8[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_o8[7]~I (
	.datain(\inst_sd|inst_sd_reg|sspshif_o~1 ),
	.oe(vcc),
	.combout(),
	.padio(LED_o8[7]));
// synopsys translate_off
defparam \LED_o8[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \spi_nCS~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(spi_nCS));
// synopsys translate_off
defparam \spi_nCS~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \spi_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(spi_CLK));
// synopsys translate_off
defparam \spi_CLK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \spi_MOSI~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(spi_MOSI));
// synopsys translate_off
defparam \spi_MOSI~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \spi_MISO~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(spi_MISO));
// synopsys translate_off
defparam \spi_MISO~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \iic_SCL~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(iic_SCL));
// synopsys translate_off
defparam \iic_SCL~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \iic_WP~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(iic_WP));
// synopsys translate_off
defparam \iic_WP~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \iic_SDA~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(iic_SDA));
// synopsys translate_off
defparam \iic_SDA~I .open_drain_output = "true";
defparam \iic_SDA~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
