<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › scrm44xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>scrm44xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP44xx SCRM registers and bitfields</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Texas Instruments, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Benoit Cousson (b-cousson@ti.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This file is automatically generated from the OMAP hardware databases.</span>
<span class="cm"> * We respectfully ask that any modifications to this file be coordinated</span>
<span class="cm"> * with the public linux-omap@vger.kernel.org mailing list and the</span>
<span class="cm"> * authors above to ensure that the autogeneration scripts are kept</span>
<span class="cm"> * up-to-date with the file contents.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ARCH_ARM_MACH_OMAP2_SCRM_44XX_H</span>
<span class="cp">#define __ARCH_ARM_MACH_OMAP2_SCRM_44XX_H</span>

<span class="cp">#define OMAP4_SCRM_BASE				0x4a30a000</span>

<span class="cp">#define OMAP44XX_SCRM_REGADDR(reg)	\</span>
<span class="cp">		OMAP2_L4_IO_ADDRESS(OMAP4_SCRM_BASE + (reg))</span>

<span class="cm">/* Registers offset */</span>
<span class="cp">#define OMAP4_SCRM_REVISION_SCRM_OFFSET		0x0000</span>
<span class="cp">#define OMAP4_SCRM_REVISION_SCRM		OMAP44XX_SCRM_REGADDR(0x0000)</span>
<span class="cp">#define OMAP4_SCRM_CLKSETUPTIME_OFFSET		0x0100</span>
<span class="cp">#define OMAP4_SCRM_CLKSETUPTIME			OMAP44XX_SCRM_REGADDR(0x0100)</span>
<span class="cp">#define OMAP4_SCRM_PMICSETUPTIME_OFFSET		0x0104</span>
<span class="cp">#define OMAP4_SCRM_PMICSETUPTIME		OMAP44XX_SCRM_REGADDR(0x0104)</span>
<span class="cp">#define OMAP4_SCRM_ALTCLKSRC_OFFSET		0x0110</span>
<span class="cp">#define OMAP4_SCRM_ALTCLKSRC			OMAP44XX_SCRM_REGADDR(0x0110)</span>
<span class="cp">#define OMAP4_SCRM_MODEMCLKM_OFFSET		0x0118</span>
<span class="cp">#define OMAP4_SCRM_MODEMCLKM			OMAP44XX_SCRM_REGADDR(0x0118)</span>
<span class="cp">#define OMAP4_SCRM_D2DCLKM_OFFSET		0x011c</span>
<span class="cp">#define OMAP4_SCRM_D2DCLKM			OMAP44XX_SCRM_REGADDR(0x011c)</span>
<span class="cp">#define OMAP4_SCRM_EXTCLKREQ_OFFSET		0x0200</span>
<span class="cp">#define OMAP4_SCRM_EXTCLKREQ			OMAP44XX_SCRM_REGADDR(0x0200)</span>
<span class="cp">#define OMAP4_SCRM_ACCCLKREQ_OFFSET		0x0204</span>
<span class="cp">#define OMAP4_SCRM_ACCCLKREQ			OMAP44XX_SCRM_REGADDR(0x0204)</span>
<span class="cp">#define OMAP4_SCRM_PWRREQ_OFFSET		0x0208</span>
<span class="cp">#define OMAP4_SCRM_PWRREQ			OMAP44XX_SCRM_REGADDR(0x0208)</span>
<span class="cp">#define OMAP4_SCRM_AUXCLKREQ0_OFFSET		0x0210</span>
<span class="cp">#define OMAP4_SCRM_AUXCLKREQ0			OMAP44XX_SCRM_REGADDR(0x0210)</span>
<span class="cp">#define OMAP4_SCRM_AUXCLKREQ1_OFFSET		0x0214</span>
<span class="cp">#define OMAP4_SCRM_AUXCLKREQ1			OMAP44XX_SCRM_REGADDR(0x0214)</span>
<span class="cp">#define OMAP4_SCRM_AUXCLKREQ2_OFFSET		0x0218</span>
<span class="cp">#define OMAP4_SCRM_AUXCLKREQ2			OMAP44XX_SCRM_REGADDR(0x0218)</span>
<span class="cp">#define OMAP4_SCRM_AUXCLKREQ3_OFFSET		0x021c</span>
<span class="cp">#define OMAP4_SCRM_AUXCLKREQ3			OMAP44XX_SCRM_REGADDR(0x021c)</span>
<span class="cp">#define OMAP4_SCRM_AUXCLKREQ4_OFFSET		0x0220</span>
<span class="cp">#define OMAP4_SCRM_AUXCLKREQ4			OMAP44XX_SCRM_REGADDR(0x0220)</span>
<span class="cp">#define OMAP4_SCRM_AUXCLKREQ5_OFFSET		0x0224</span>
<span class="cp">#define OMAP4_SCRM_AUXCLKREQ5			OMAP44XX_SCRM_REGADDR(0x0224)</span>
<span class="cp">#define OMAP4_SCRM_D2DCLKREQ_OFFSET		0x0234</span>
<span class="cp">#define OMAP4_SCRM_D2DCLKREQ			OMAP44XX_SCRM_REGADDR(0x0234)</span>
<span class="cp">#define OMAP4_SCRM_AUXCLK0_OFFSET		0x0310</span>
<span class="cp">#define OMAP4_SCRM_AUXCLK0			OMAP44XX_SCRM_REGADDR(0x0310)</span>
<span class="cp">#define OMAP4_SCRM_AUXCLK1_OFFSET		0x0314</span>
<span class="cp">#define OMAP4_SCRM_AUXCLK1			OMAP44XX_SCRM_REGADDR(0x0314)</span>
<span class="cp">#define OMAP4_SCRM_AUXCLK2_OFFSET		0x0318</span>
<span class="cp">#define OMAP4_SCRM_AUXCLK2			OMAP44XX_SCRM_REGADDR(0x0318)</span>
<span class="cp">#define OMAP4_SCRM_AUXCLK3_OFFSET		0x031c</span>
<span class="cp">#define OMAP4_SCRM_AUXCLK3			OMAP44XX_SCRM_REGADDR(0x031c)</span>
<span class="cp">#define OMAP4_SCRM_AUXCLK4_OFFSET		0x0320</span>
<span class="cp">#define OMAP4_SCRM_AUXCLK4			OMAP44XX_SCRM_REGADDR(0x0320)</span>
<span class="cp">#define OMAP4_SCRM_AUXCLK5_OFFSET		0x0324</span>
<span class="cp">#define OMAP4_SCRM_AUXCLK5			OMAP44XX_SCRM_REGADDR(0x0324)</span>
<span class="cp">#define OMAP4_SCRM_RSTTIME_OFFSET		0x0400</span>
<span class="cp">#define OMAP4_SCRM_RSTTIME			OMAP44XX_SCRM_REGADDR(0x0400)</span>
<span class="cp">#define OMAP4_SCRM_MODEMRSTCTRL_OFFSET		0x0418</span>
<span class="cp">#define OMAP4_SCRM_MODEMRSTCTRL			OMAP44XX_SCRM_REGADDR(0x0418)</span>
<span class="cp">#define OMAP4_SCRM_D2DRSTCTRL_OFFSET		0x041c</span>
<span class="cp">#define OMAP4_SCRM_D2DRSTCTRL			OMAP44XX_SCRM_REGADDR(0x041c)</span>
<span class="cp">#define OMAP4_SCRM_EXTPWRONRSTCTRL_OFFSET	0x0420</span>
<span class="cp">#define OMAP4_SCRM_EXTPWRONRSTCTRL		OMAP44XX_SCRM_REGADDR(0x0420)</span>
<span class="cp">#define OMAP4_SCRM_EXTWARMRSTST_OFFSET		0x0510</span>
<span class="cp">#define OMAP4_SCRM_EXTWARMRSTST			OMAP44XX_SCRM_REGADDR(0x0510)</span>
<span class="cp">#define OMAP4_SCRM_APEWARMRSTST_OFFSET		0x0514</span>
<span class="cp">#define OMAP4_SCRM_APEWARMRSTST			OMAP44XX_SCRM_REGADDR(0x0514)</span>
<span class="cp">#define OMAP4_SCRM_MODEMWARMRSTST_OFFSET	0x0518</span>
<span class="cp">#define OMAP4_SCRM_MODEMWARMRSTST		OMAP44XX_SCRM_REGADDR(0x0518)</span>
<span class="cp">#define OMAP4_SCRM_D2DWARMRSTST_OFFSET		0x051c</span>
<span class="cp">#define OMAP4_SCRM_D2DWARMRSTST			OMAP44XX_SCRM_REGADDR(0x051c)</span>

<span class="cm">/* Registers shifts and masks */</span>

<span class="cm">/* REVISION_SCRM */</span>
<span class="cp">#define OMAP4_REV_SHIFT				0</span>
<span class="cp">#define OMAP4_REV_MASK				(0xff &lt;&lt; 0)</span>

<span class="cm">/* CLKSETUPTIME */</span>
<span class="cp">#define OMAP4_DOWNTIME_SHIFT			16</span>
<span class="cp">#define OMAP4_DOWNTIME_MASK			(0x3f &lt;&lt; 16)</span>
<span class="cp">#define OMAP4_SETUPTIME_SHIFT			0</span>
<span class="cp">#define OMAP4_SETUPTIME_MASK			(0xfff &lt;&lt; 0)</span>

<span class="cm">/* PMICSETUPTIME */</span>
<span class="cp">#define OMAP4_WAKEUPTIME_SHIFT			16</span>
<span class="cp">#define OMAP4_WAKEUPTIME_MASK			(0x3f &lt;&lt; 16)</span>
<span class="cp">#define OMAP4_SLEEPTIME_SHIFT			0</span>
<span class="cp">#define OMAP4_SLEEPTIME_MASK			(0x3f &lt;&lt; 0)</span>

<span class="cm">/* ALTCLKSRC */</span>
<span class="cp">#define OMAP4_ENABLE_EXT_SHIFT			3</span>
<span class="cp">#define OMAP4_ENABLE_EXT_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP4_ENABLE_INT_SHIFT			2</span>
<span class="cp">#define OMAP4_ENABLE_INT_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP4_ALTCLKSRC_MODE_SHIFT		0</span>
<span class="cp">#define OMAP4_ALTCLKSRC_MODE_MASK		(0x3 &lt;&lt; 0)</span>

<span class="cm">/* MODEMCLKM */</span>
<span class="cp">#define OMAP4_CLK_32KHZ_SHIFT			0</span>
<span class="cp">#define OMAP4_CLK_32KHZ_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* D2DCLKM */</span>
<span class="cp">#define OMAP4_SYSCLK_SHIFT			1</span>
<span class="cp">#define OMAP4_SYSCLK_MASK			(1 &lt;&lt; 1)</span>

<span class="cm">/* EXTCLKREQ */</span>
<span class="cp">#define OMAP4_POLARITY_SHIFT			0</span>
<span class="cp">#define OMAP4_POLARITY_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* AUXCLKREQ0 */</span>
<span class="cp">#define OMAP4_MAPPING_SHIFT			2</span>
<span class="cp">#define OMAP4_MAPPING_MASK			(0x7 &lt;&lt; 2)</span>
<span class="cp">#define OMAP4_ACCURACY_SHIFT			1</span>
<span class="cp">#define OMAP4_ACCURACY_MASK			(1 &lt;&lt; 1)</span>

<span class="cm">/* AUXCLK0 */</span>
<span class="cp">#define OMAP4_CLKDIV_SHIFT			16</span>
<span class="cp">#define OMAP4_CLKDIV_MASK			(0xf &lt;&lt; 16)</span>
<span class="cp">#define OMAP4_DISABLECLK_SHIFT			9</span>
<span class="cp">#define OMAP4_DISABLECLK_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP4_ENABLE_SHIFT			8</span>
<span class="cp">#define OMAP4_ENABLE_MASK			(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP4_SRCSELECT_SHIFT			1</span>
<span class="cp">#define OMAP4_SRCSELECT_MASK			(0x3 &lt;&lt; 1)</span>

<span class="cm">/* RSTTIME */</span>
<span class="cp">#define OMAP4_RSTTIME_SHIFT			0</span>
<span class="cp">#define OMAP4_RSTTIME_MASK			(0xf &lt;&lt; 0)</span>

<span class="cm">/* MODEMRSTCTRL */</span>
<span class="cp">#define OMAP4_WARMRST_SHIFT			1</span>
<span class="cp">#define OMAP4_WARMRST_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP4_COLDRST_SHIFT			0</span>
<span class="cp">#define OMAP4_COLDRST_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* EXTPWRONRSTCTRL */</span>
<span class="cp">#define OMAP4_PWRONRST_SHIFT			1</span>
<span class="cp">#define OMAP4_PWRONRST_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP4_ENABLE_EXTPWRONRSTCTRL_SHIFT	0</span>
<span class="cp">#define OMAP4_ENABLE_EXTPWRONRSTCTRL_MASK	(1 &lt;&lt; 0)</span>

<span class="cm">/* EXTWARMRSTST */</span>
<span class="cp">#define OMAP4_EXTWARMRSTST_SHIFT		0</span>
<span class="cp">#define OMAP4_EXTWARMRSTST_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* APEWARMRSTST */</span>
<span class="cp">#define OMAP4_APEWARMRSTST_SHIFT		1</span>
<span class="cp">#define OMAP4_APEWARMRSTST_MASK			(1 &lt;&lt; 1)</span>

<span class="cm">/* MODEMWARMRSTST */</span>
<span class="cp">#define OMAP4_MODEMWARMRSTST_SHIFT		2</span>
<span class="cp">#define OMAP4_MODEMWARMRSTST_MASK		(1 &lt;&lt; 2)</span>

<span class="cm">/* D2DWARMRSTST */</span>
<span class="cp">#define OMAP4_D2DWARMRSTST_SHIFT		3</span>
<span class="cp">#define OMAP4_D2DWARMRSTST_MASK			(1 &lt;&lt; 3)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
