library ieee;
use ieee.std_logic_1164.all;

entity register1 is 
	port (clock, resetn, E: in std_logic;  
			D: in std_logic_vector (7 downto 0);  
			Q: out std_logic_vector (7 downto 0));
end register1;

architecture bhvR1 of register1 is 
begin
	process (resetn,E,clock) 
	begin 
		if resetn = '0' then   
			Q <= (others => '0'); 
		elsif (clock'event and clock = '1') then   
			if E = '1' then 
			Q <= D;
			end if; 
		end if; 
	end process;
end bhvR1;