5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param8.1.vcd) 2 -o (param8.1.cdd) 2 -v (param8.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param8.1.v 1 19 1 
1 a 1 3 7000a 1 0 2 0 3 17 0 7 0 0 0 0
3 0 foo "main.bar" 0 param8.1.v 22 32 1 
2 1 30 30 30 f0012 1 32 1004 0 0 32 1 ZERO
2 2 30 30 30 b000b 1 1 1004 0 0 3 1 a
2 3 30 30 30 b0012 2 9 1044 1 2 3 18 0 7 0 0 7 0
2 4 30 30 30 70007 0 1 1410 0 0 3 1 b
2 5 30 30 30 70012 2 35 6 3 4
1 a 2 23 1a 1 0 2 0 3 17 7 7 0 0 0 0
1 b 3 28 60012 1 0 2 0 3 17 7 7 0 0 0 0
1 SIZE 4 0 c0000 1 0 31 0 32 17 3 0 0 0 0 0
1 ZERO 5 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
4 5 f 5 5 5
3 1 main.u$0 "main.u$0" 0 param8.1.v 9 17 1 
