Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar  1 22:47:33 2019
| Host         : Necryotiks running 64-bit unknown
| Command      : report_control_sets -verbose -file Bounce_Timer_wrapper_control_sets_placed.rpt
| Design       : Bounce_Timer_wrapper
| Device       : xc7z007s
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            5 |
|      6 |            1 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           11 |
| No           | No                    | Yes                    |              35 |           13 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            8 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                            Enable Signal                            |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+-----------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|  i_CLK_IBUF_BUFG                        |                                                                     | Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int       |                2 |              4 |
|  Bounce_Timer_i/HZ_Counter_0/inst/o_Out | Bounce_Timer_i/stopwatch_ssd_driver_0/inst/r_Digit_1_val[3]_i_1_n_0 | Bounce_Timer_i/rst_clk_100MHz_100M/U0/peripheral_aresetn[0] |                2 |              4 |
|  Bounce_Timer_i/HZ_Counter_0/inst/o_Out | Bounce_Timer_i/stopwatch_ssd_driver_0/inst/r_Digit_2_val[3]_i_1_n_0 | Bounce_Timer_i/rst_clk_100MHz_100M/U0/peripheral_aresetn[0] |                2 |              4 |
|  Bounce_Timer_i/HZ_Counter_0/inst/o_Out | Bounce_Timer_i/stopwatch_ssd_driver_0/inst/r_Digit_3_val[3]_i_1_n_0 | Bounce_Timer_i/rst_clk_100MHz_100M/U0/peripheral_aresetn[0] |                2 |              4 |
|  Bounce_Timer_i/HZ_Counter_0/inst/o_Out | Bounce_Timer_i/stopwatch_ssd_driver_0/inst/r_Digit_4_val[3]_i_1_n_0 | Bounce_Timer_i/rst_clk_100MHz_100M/U0/peripheral_aresetn[0] |                2 |              4 |
|  i_CLK_IBUF_BUFG                        | Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/seq_cnt_en                | Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/clear |                1 |              6 |
|  Bounce_Timer_i/HZ_Counter_0/inst/o_Out |                                                                     |                                                             |                2 |             10 |
|  i_CLK_IBUF_BUFG                        |                                                                     |                                                             |               10 |             25 |
|  i_CLK_IBUF_BUFG                        |                                                                     | Bounce_Timer_i/rst_clk_100MHz_100M/U0/peripheral_aresetn[0] |               13 |             35 |
+-----------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+


