\doxysubsubsubsubsubsubsubsubsubsection{Power Mode Control Registers }
\hypertarget{group___pwr_mod_ctl___type}{}\label{group___pwr_mod_ctl___type}\index{Power Mode Control Registers@{Power Mode Control Registers}}


Type definitions for the Power Mode Control Registers (PWRMODCTL)  


Collaboration diagram for Power Mode Control Registers\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___pwr_mod_ctl___type}
\end{center}
\end{figure}
\doxysubsubsubsubsubsubsubsubsubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___e_w_i_c___type}{External Wakeup Interrupt Controller Registers}}
\begin{DoxyCompactList}\small\item\em Type definitions for the External Wakeup Interrupt Controller Registers (EWIC) \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsubsubsubsubsubsubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_pwr_mod_ctl___type}{Pwr\+Mod\+Ctl\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em Structure type to access the Power Mode Control Registers (PWRMODCTL). \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac9351bfce6ac5a3aa5714c8f8fb52ac8}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga313251d3745f99ddb6e6d0e322462c38}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga03132d38641251a0c1ec3a31353bd77d}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Msk}}~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab46e82a703aa4929517c80932a8204b7}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Msk}}~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac9351bfce6ac5a3aa5714c8f8fb52ac8}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga313251d3745f99ddb6e6d0e322462c38}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga03132d38641251a0c1ec3a31353bd77d}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Msk}}~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab46e82a703aa4929517c80932a8204b7}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Msk}}~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac9351bfce6ac5a3aa5714c8f8fb52ac8}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga313251d3745f99ddb6e6d0e322462c38}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga03132d38641251a0c1ec3a31353bd77d}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Msk}}~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab46e82a703aa4929517c80932a8204b7}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Msk}}~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac9351bfce6ac5a3aa5714c8f8fb52ac8}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga313251d3745f99ddb6e6d0e322462c38}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga03132d38641251a0c1ec3a31353bd77d}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Msk}}~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab46e82a703aa4929517c80932a8204b7}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Msk}}~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\end{DoxyCompactItemize}


\doxysubsubsubsubsubsubsubsubsubsubsection{Detailed Description}
Type definitions for the Power Mode Control Registers (PWRMODCTL) 



\label{doc-define-members}
\Hypertarget{group___pwr_mod_ctl___type_doc-define-members}
\doxysubsubsubsubsubsubsubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___c_m_s_i_s___s_c_b_ga03132d38641251a0c1ec3a31353bd77d}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}}
\index{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga03132d38641251a0c1ec3a31353bd77d} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Msk~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

PWRMODCTL CPDLPSTATE\+: CLPSTATE Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source_l01551}{1551}} of file \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga03132d38641251a0c1ec3a31353bd77d}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}}
\index{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga03132d38641251a0c1ec3a31353bd77d} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Msk~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

PWRMODCTL CPDLPSTATE\+: CLPSTATE Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source_l01538}{1538}} of file \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga03132d38641251a0c1ec3a31353bd77d}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}}
\index{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga03132d38641251a0c1ec3a31353bd77d} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Msk~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

PWRMODCTL CPDLPSTATE\+: CLPSTATE Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm55_8h_source_l01551}{1551}} of file \mbox{\hyperlink{_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga03132d38641251a0c1ec3a31353bd77d}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}}
\index{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga03132d38641251a0c1ec3a31353bd77d} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Msk~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

PWRMODCTL CPDLPSTATE\+: CLPSTATE Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm85_8h_source_l01538}{1538}} of file \mbox{\hyperlink{_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}}
\index{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos~0U}

PWRMODCTL CPDLPSTATE\+: CLPSTATE Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source_l01550}{1550}} of file \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}}
\index{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos~0U}

PWRMODCTL CPDLPSTATE\+: CLPSTATE Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source_l01537}{1537}} of file \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}}
\index{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos~0U}

PWRMODCTL CPDLPSTATE\+: CLPSTATE Position 

Definition at line \mbox{\hyperlink{_include_2core__cm55_8h_source_l01550}{1550}} of file \mbox{\hyperlink{_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}}
\index{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}{PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga9f5a40e807a5e97c59b708303ed4ad3b} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+CLPSTATE\+\_\+\+Pos~0U}

PWRMODCTL CPDLPSTATE\+: CLPSTATE Position 

Definition at line \mbox{\hyperlink{_include_2core__cm85_8h_source_l01537}{1537}} of file \mbox{\hyperlink{_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga313251d3745f99ddb6e6d0e322462c38}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}}
\index{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga313251d3745f99ddb6e6d0e322462c38} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos}})}

PWRMODCTL CPDLPSTATE\+: ELPSTATE Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source_l01548}{1548}} of file \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga313251d3745f99ddb6e6d0e322462c38}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}}
\index{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga313251d3745f99ddb6e6d0e322462c38} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos}})}

PWRMODCTL CPDLPSTATE\+: ELPSTATE Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source_l01535}{1535}} of file \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga313251d3745f99ddb6e6d0e322462c38}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}}
\index{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga313251d3745f99ddb6e6d0e322462c38} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos}})}

PWRMODCTL CPDLPSTATE\+: ELPSTATE Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm55_8h_source_l01548}{1548}} of file \mbox{\hyperlink{_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga313251d3745f99ddb6e6d0e322462c38}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}}
\index{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga313251d3745f99ddb6e6d0e322462c38} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos}})}

PWRMODCTL CPDLPSTATE\+: ELPSTATE Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm85_8h_source_l01535}{1535}} of file \mbox{\hyperlink{_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}}
\index{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos~4U}

PWRMODCTL CPDLPSTATE\+: ELPSTATE Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source_l01547}{1547}} of file \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}}
\index{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos~4U}

PWRMODCTL CPDLPSTATE\+: ELPSTATE Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source_l01534}{1534}} of file \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}}
\index{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos~4U}

PWRMODCTL CPDLPSTATE\+: ELPSTATE Position 

Definition at line \mbox{\hyperlink{_include_2core__cm55_8h_source_l01547}{1547}} of file \mbox{\hyperlink{_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}}
\index{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}{PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gab34a4844667438defcca4204314da917} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+ELPSTATE\+\_\+\+Pos~4U}

PWRMODCTL CPDLPSTATE\+: ELPSTATE Position 

Definition at line \mbox{\hyperlink{_include_2core__cm85_8h_source_l01534}{1534}} of file \mbox{\hyperlink{_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gac9351bfce6ac5a3aa5714c8f8fb52ac8}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}}
\index{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gac9351bfce6ac5a3aa5714c8f8fb52ac8} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos}})}

PWRMODCTL CPDLPSTATE\+: RLPSTATE Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source_l01545}{1545}} of file \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gac9351bfce6ac5a3aa5714c8f8fb52ac8}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}}
\index{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gac9351bfce6ac5a3aa5714c8f8fb52ac8} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos}})}

PWRMODCTL CPDLPSTATE\+: RLPSTATE Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source_l01532}{1532}} of file \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gac9351bfce6ac5a3aa5714c8f8fb52ac8}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}}
\index{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gac9351bfce6ac5a3aa5714c8f8fb52ac8} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos}})}

PWRMODCTL CPDLPSTATE\+: RLPSTATE Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm55_8h_source_l01545}{1545}} of file \mbox{\hyperlink{_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gac9351bfce6ac5a3aa5714c8f8fb52ac8}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}}
\index{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gac9351bfce6ac5a3aa5714c8f8fb52ac8} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}{PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos}})}

PWRMODCTL CPDLPSTATE\+: RLPSTATE Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm85_8h_source_l01532}{1532}} of file \mbox{\hyperlink{_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}}
\index{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos~8U}

PWRMODCTL CPDLPSTATE\+: RLPSTATE Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source_l01544}{1544}} of file \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}}
\index{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos~8U}

PWRMODCTL CPDLPSTATE\+: RLPSTATE Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source_l01531}{1531}} of file \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}}
\index{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos~8U}

PWRMODCTL CPDLPSTATE\+: RLPSTATE Position 

Definition at line \mbox{\hyperlink{_include_2core__cm55_8h_source_l01544}{1544}} of file \mbox{\hyperlink{_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}}
\index{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos@{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}{PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gaaa2a6127f13eccaf67e2fbd93c87a539} 
\#define PWRMODCTL\+\_\+\+CPDLPSTATE\+\_\+\+RLPSTATE\+\_\+\+Pos~8U}

PWRMODCTL CPDLPSTATE\+: RLPSTATE Position 

Definition at line \mbox{\hyperlink{_include_2core__cm85_8h_source_l01531}{1531}} of file \mbox{\hyperlink{_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gab46e82a703aa4929517c80932a8204b7}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}}
\index{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gab46e82a703aa4929517c80932a8204b7} 
\#define PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Msk~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

PWRMODCTL DPDLPSTATE\+: DLPSTATE Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source_l01555}{1555}} of file \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gab46e82a703aa4929517c80932a8204b7}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}}
\index{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gab46e82a703aa4929517c80932a8204b7} 
\#define PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Msk~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

PWRMODCTL DPDLPSTATE\+: DLPSTATE Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source_l01542}{1542}} of file \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gab46e82a703aa4929517c80932a8204b7}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}}
\index{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gab46e82a703aa4929517c80932a8204b7} 
\#define PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Msk~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

PWRMODCTL DPDLPSTATE\+: DLPSTATE Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm55_8h_source_l01555}{1555}} of file \mbox{\hyperlink{_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_gab46e82a703aa4929517c80932a8204b7}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}}
\index{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_gab46e82a703aa4929517c80932a8204b7} 
\#define PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Msk~(0x3\+UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}{PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

PWRMODCTL DPDLPSTATE\+: DLPSTATE Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm85_8h_source_l01542}{1542}} of file \mbox{\hyperlink{_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}}
\index{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62} 
\#define PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos~0U}

PWRMODCTL DPDLPSTATE\+: DLPSTATE Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source_l01554}{1554}} of file \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}}
\index{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62} 
\#define PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos~0U}

PWRMODCTL DPDLPSTATE\+: DLPSTATE Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source_l01541}{1541}} of file \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}}
\index{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62} 
\#define PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos~0U}

PWRMODCTL DPDLPSTATE\+: DLPSTATE Position 

Definition at line \mbox{\hyperlink{_include_2core__cm55_8h_source_l01554}{1554}} of file \mbox{\hyperlink{_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62}\index{Power Mode Control Registers@{Power Mode Control Registers}!PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}}
\index{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos@{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}!Power Mode Control Registers@{Power Mode Control Registers}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}{PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_c_b_ga106aec0d201afa658ba9b333230a2f62} 
\#define PWRMODCTL\+\_\+\+DPDLPSTATE\+\_\+\+DLPSTATE\+\_\+\+Pos~0U}

PWRMODCTL DPDLPSTATE\+: DLPSTATE Position 

Definition at line \mbox{\hyperlink{_include_2core__cm85_8h_source_l01541}{1541}} of file \mbox{\hyperlink{_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\input{group___e_w_i_c___type}
