#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb  1 08:38:49 2021
# Process ID: 32320
# Current directory: C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1
# Command line: vivado.exe -log mblaze_test_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mblaze_test_wrapper.tcl
# Log file: C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/mblaze_test_wrapper.vds
# Journal file: C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mblaze_test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ProgramData/MATLAB/SupportPackages/R2020b/toolbox/hdlverifier/supportpackages/fpgadebug_xilinx/+hdlverifier/+fpga/+vivado'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:mii_to_rmii:2.0'. The one found in IP location 'c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/ip_repo/mii_to_rmii_v2_0' will take precedence over the same IP in the Xilinx installed IP.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 328.867 ; gain = 35.344
Command: synth_design -top mblaze_test_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 788.305 ; gain = 177.285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_wrapper' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/hdl/mblaze_test_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:615]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_axi_ethernetlite_0_0' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_axi_ethernetlite_0_0' (2#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_axi_ethernetlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_ethernetlite_0' of module 'mblaze_test_axi_ethernetlite_0_0' has 34 connections declared, but only 33 given [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:950]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_axi_smc_0' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_axi_smc_0' (3#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_axi_timer_0_0' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_axi_timer_0_0' (4#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'mblaze_test_axi_timer_0_0' has 26 connections declared, but only 23 given [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:1069]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_axi_uartlite_0_0' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_axi_uartlite_0_0' (5#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'mblaze_test_axi_uartlite_0_0' has 22 connections declared, but only 21 given [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:1093]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_clk_wiz_1_1' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_clk_wiz_1_1' (6#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_mdm_1_1' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_mdm_1_1' (7#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_mdm_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_microblaze_0_1' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_microblaze_0_1' (8#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_microblaze_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'mblaze_test_microblaze_0_1' has 126 connections declared, but only 108 given [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:1135]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_microblaze_0_axi_intc_1' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_microblaze_0_axi_intc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_microblaze_0_axi_intc_1' (9#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_microblaze_0_axi_intc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_microblaze_0_axi_periph_1' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:1495]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_YO4JL4' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_YO4JL4' (10#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1R19BJQ' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1R19BJQ' (11#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1685V85' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:276]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_auto_cc_0' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_auto_cc_0' (12#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'mblaze_test_auto_cc_0' has 42 connections declared, but only 40 given [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:439]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1685V85' (13#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_272PXN' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:482]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_272PXN' (14#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:482]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_147YM2G' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:2463]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_147YM2G' (15#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:2463]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_xbar_0' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_xbar_0' (16#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_arprot' does not match port width (12) of module 'mblaze_test_xbar_0' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:2190]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (12) of module 'mblaze_test_xbar_0' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:2194]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_microblaze_0_axi_periph_1' (17#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:1495]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_17B10XL' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:2229]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_dlmb_bram_if_cntlr_1' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_dlmb_bram_if_cntlr_1' (18#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_dlmb_v10_1' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_dlmb_v10_1' (19#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mblaze_test_dlmb_v10_1' has 25 connections declared, but only 24 given [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:2375]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_ilmb_bram_if_cntlr_1' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_ilmb_bram_if_cntlr_1' (20#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_ilmb_v10_1' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_ilmb_v10_1' (21#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mblaze_test_ilmb_v10_1' has 25 connections declared, but only 24 given [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:2421]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_lmb_bram_1' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_lmb_bram_1' (22#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mblaze_test_lmb_bram_1' has 16 connections declared, but only 14 given [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:2446]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_17B10XL' (23#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:2229]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_microblaze_0_xlconcat_1' [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_microblaze_0_xlconcat_1/synth/mblaze_test_microblaze_0_xlconcat_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (24#1) [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_microblaze_0_xlconcat_1' (25#1) [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_microblaze_0_xlconcat_1/synth/mblaze_test_microblaze_0_xlconcat_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_mig_7series_0_0' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_mig_7series_0_0' (26#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'mblaze_test_mig_7series_0_0' has 66 connections declared, but only 55 given [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:1396]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_mii_to_rmii_0_0' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_mii_to_rmii_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_mii_to_rmii_0_0' (27#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_mii_to_rmii_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_rst_clk_wiz_1_100M_1' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_rst_clk_wiz_1_100M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_rst_clk_wiz_1_100M_1' (28#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_rst_clk_wiz_1_100M_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mblaze_test_rst_clk_wiz_1_100M_1' has 10 connections declared, but only 8 given [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:1470]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_rst_clk_wiz_1_50M_0' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_rst_clk_wiz_1_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_rst_clk_wiz_1_50M_0' (29#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_rst_clk_wiz_1_50M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_50M' of module 'mblaze_test_rst_clk_wiz_1_50M_0' has 10 connections declared, but only 6 given [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:1479]
INFO: [Synth 8-6157] synthesizing module 'mblaze_test_rst_mig_7series_0_81M_0' [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_rst_mig_7series_0_81M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_rst_mig_7series_0_81M_0' (30#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/.Xil/Vivado-32320-MobileSickHorse/realtime/mblaze_test_rst_mig_7series_0_81M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_81M' of module 'mblaze_test_rst_mig_7series_0_81M_0' has 10 connections declared, but only 6 given [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:1486]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test' (31#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/synth/mblaze_test.v:615]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_test_wrapper' (32#1) [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/hdl/mblaze_test_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_147YM2G has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_147YM2G has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_147YM2G has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_147YM2G has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_272PXN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_272PXN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_272PXN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_272PXN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m02_couplers_imp_1685V85 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_1R19BJQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1R19BJQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1R19BJQ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1R19BJQ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_YO4JL4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_YO4JL4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_YO4JL4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_YO4JL4 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 859.094 ; gain = 248.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 859.094 ; gain = 248.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 859.094 ; gain = 248.074
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_microblaze_0_1/mblaze_test_microblaze_0_1/mblaze_test_microblaze_0_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_microblaze_0_1/mblaze_test_microblaze_0_1/mblaze_test_microblaze_0_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_dlmb_v10_1/mblaze_test_dlmb_v10_1/mblaze_test_ilmb_v10_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_dlmb_v10_1/mblaze_test_dlmb_v10_1/mblaze_test_ilmb_v10_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_ilmb_v10_1/mblaze_test_ilmb_v10_1/mblaze_test_ilmb_v10_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_ilmb_v10_1/mblaze_test_ilmb_v10_1/mblaze_test_ilmb_v10_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_dlmb_bram_if_cntlr_1/mblaze_test_dlmb_bram_if_cntlr_1/mblaze_test_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_dlmb_bram_if_cntlr_1/mblaze_test_dlmb_bram_if_cntlr_1/mblaze_test_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_ilmb_bram_if_cntlr_1/mblaze_test_ilmb_bram_if_cntlr_1/mblaze_test_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_ilmb_bram_if_cntlr_1/mblaze_test_ilmb_bram_if_cntlr_1/mblaze_test_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_lmb_bram_1/mblaze_test_lmb_bram_1/mblaze_test_lmb_bram_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_lmb_bram_1/mblaze_test_lmb_bram_1/mblaze_test_lmb_bram_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_microblaze_0_axi_intc_1/mblaze_test_microblaze_0_axi_intc_1/mblaze_test_microblaze_0_axi_intc_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_microblaze_0_axi_intc_1/mblaze_test_microblaze_0_axi_intc_1/mblaze_test_microblaze_0_axi_intc_1_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mdm_1_1/mblaze_test_mdm_1_1/mblaze_test_mdm_1_1_in_context.xdc] for cell 'mblaze_test_i/mdm_1'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mdm_1_1/mblaze_test_mdm_1_1/mblaze_test_mdm_1_1_in_context.xdc] for cell 'mblaze_test_i/mdm_1'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_clk_wiz_1_1/mblaze_test_clk_wiz_1_1/mblaze_test_clk_wiz_1_1_in_context.xdc] for cell 'mblaze_test_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_clk_wiz_1_1/mblaze_test_clk_wiz_1_1/mblaze_test_clk_wiz_1_1_in_context.xdc] for cell 'mblaze_test_i/clk_wiz_1'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_rst_clk_wiz_1_100M_1/mblaze_test_rst_clk_wiz_1_100M_1/mblaze_test_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'mblaze_test_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_rst_clk_wiz_1_100M_1/mblaze_test_rst_clk_wiz_1_100M_1/mblaze_test_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'mblaze_test_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc] for cell 'mblaze_test_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc] for cell 'mblaze_test_i/mig_7series_0'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mii_to_rmii_0_0/mblaze_test_mii_to_rmii_0_0/mblaze_test_mii_to_rmii_0_0_in_context.xdc] for cell 'mblaze_test_i/mii_to_rmii_0'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mii_to_rmii_0_0/mblaze_test_mii_to_rmii_0_0/mblaze_test_mii_to_rmii_0_0_in_context.xdc] for cell 'mblaze_test_i/mii_to_rmii_0'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_axi_uartlite_0_0/mblaze_test_axi_uartlite_0_0/mblaze_test_axi_uartlite_0_0_in_context.xdc] for cell 'mblaze_test_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_axi_uartlite_0_0/mblaze_test_axi_uartlite_0_0/mblaze_test_axi_uartlite_0_0_in_context.xdc] for cell 'mblaze_test_i/axi_uartlite_0'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_axi_ethernetlite_0_0/mblaze_test_axi_ethernetlite_0_0/mblaze_test_axi_ethernetlite_0_0_in_context.xdc] for cell 'mblaze_test_i/axi_ethernetlite_0'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_axi_ethernetlite_0_0/mblaze_test_axi_ethernetlite_0_0/mblaze_test_axi_ethernetlite_0_0_in_context.xdc] for cell 'mblaze_test_i/axi_ethernetlite_0'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_axi_timer_0_0/mblaze_test_axi_timer_0_0/mblaze_test_axi_timer_0_0_in_context.xdc] for cell 'mblaze_test_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_axi_timer_0_0/mblaze_test_axi_timer_0_0/mblaze_test_axi_timer_0_0_in_context.xdc] for cell 'mblaze_test_i/axi_timer_0'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_xbar_0/mblaze_test_xbar_0/mblaze_test_xbar_0_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_xbar_0/mblaze_test_xbar_0/mblaze_test_xbar_0_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_axi_smc_0/mblaze_test_axi_smc_0/mblaze_test_axi_smc_0_in_context.xdc] for cell 'mblaze_test_i/axi_smc'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_axi_smc_0/mblaze_test_axi_smc_0/mblaze_test_axi_smc_0_in_context.xdc] for cell 'mblaze_test_i/axi_smc'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_rst_mig_7series_0_81M_0/mblaze_test_rst_mig_7series_0_81M_0/mblaze_test_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'mblaze_test_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_rst_mig_7series_0_81M_0/mblaze_test_rst_mig_7series_0_81M_0/mblaze_test_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'mblaze_test_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_rst_clk_wiz_1_50M_0/mblaze_test_rst_clk_wiz_1_50M_0/mblaze_test_rst_clk_wiz_1_50M_0_in_context.xdc] for cell 'mblaze_test_i/rst_clk_wiz_1_50M'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_rst_clk_wiz_1_50M_0/mblaze_test_rst_clk_wiz_1_50M_0/mblaze_test_rst_clk_wiz_1_50M_0_in_context.xdc] for cell 'mblaze_test_i/rst_clk_wiz_1_50M'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_auto_cc_0/mblaze_test_auto_cc_0/mblaze_test_auto_cc_0_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_axi_periph/m02_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_auto_cc_0/mblaze_test_auto_cc_0/mblaze_test_auto_cc_0_in_context.xdc] for cell 'mblaze_test_i/microblaze_0_axi_periph/m02_couplers/auto_cc'
Parsing XDC File [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/constrs_1/new/eth_ref_clk.xdc]
Finished Parsing XDC File [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/constrs_1/new/eth_ref_clk.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/constrs_1/new/eth_ref_clk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mblaze_test_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mblaze_test_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 943.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 943.516 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mblaze_test_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 946.594 ; gain = 335.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 946.594 ; gain = 335.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_clk_wiz_1_1/mblaze_test_clk_wiz_1_1/mblaze_test_clk_wiz_1_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_clk_wiz_1_1/mblaze_test_clk_wiz_1_1/mblaze_test_clk_wiz_1_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[10]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[10]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[11]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[11]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[12]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[12]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[1]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[1]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[2]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[2]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[3]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[3]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[4]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[4]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[5]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[5]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[6]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[6]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[7]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[7]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[8]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[8]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[9]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[9]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[1]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[1]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[2]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[2]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cas_n. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cas_n. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ck_n[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ck_n[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ck_p[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ck_p[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cke[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cke[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cs_n[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cs_n[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dm[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dm[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dm[1]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dm[1]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[10]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[10]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[11]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[11]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[12]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[12]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[13]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[13]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[14]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[14]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[15]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[15]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[1]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[1]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[2]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[2]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[3]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[3]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[4]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[4]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[5]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[5]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[6]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[6]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[7]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[7]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[8]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[8]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[9]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[9]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_n[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_n[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_n[1]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_n[1]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_p[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_p[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_p[1]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_p[1]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_odt[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_odt[0]. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ras_n. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ras_n. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_we_n. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_we_n. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.srcs/sources_1/bd/mblaze_test/ip/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0/mblaze_test_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property DONT_TOUCH = true for mblaze_test_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/mii_to_rmii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/rst_clk_wiz_1_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mblaze_test_i/microblaze_0_axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 946.594 ; gain = 335.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 946.594 ; gain = 335.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mblaze_test_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mblaze_test_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design mblaze_test_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design mblaze_test_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design mblaze_test_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design mblaze_test_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design mblaze_test_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design mblaze_test_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 946.594 ; gain = 335.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mblaze_test_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mblaze_test_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/mdm_1/Dbg_Clk_0' to pin 'mblaze_test_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/mdm_1/Dbg_Update_0' to pin 'mblaze_test_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/clk_wiz_1/clk_out1' to pin 'mblaze_test_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/clk_wiz_1/clk_out2' to pin 'mblaze_test_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/clk_wiz_1/clk_out3' to pin 'mblaze_test_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/mig_7series_0/ui_addn_clk_0' to pin 'mblaze_test_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/mig_7series_0/ui_addn_clk_1' to pin 'mblaze_test_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/mig_7series_0/ui_addn_clk_2' to pin 'mblaze_test_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/mig_7series_0/ui_addn_clk_3' to pin 'mblaze_test_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/mig_7series_0/ui_addn_clk_4' to pin 'mblaze_test_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/mig_7series_0/ui_clk' to pin 'mblaze_test_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/axi_ethernetlite_0/phy_rx_clk' to pin 'mblaze_test_i/mii_to_rmii_0/bbstub_rmii2mac_rx_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mblaze_test_i/axi_ethernetlite_0/phy_tx_clk' to pin 'mblaze_test_i/mii_to_rmii_0/bbstub_rmii2mac_tx_clk/O'
INFO: [Synth 8-5819] Moved 15 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 946.594 ; gain = 335.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 946.594 ; gain = 335.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 953.031 ; gain = 342.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 967.801 ; gain = 356.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 967.801 ; gain = 356.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 967.801 ; gain = 356.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 967.801 ; gain = 356.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 967.801 ; gain = 356.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 967.801 ; gain = 356.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |mblaze_test_xbar_0                  |         1|
|2     |mblaze_test_auto_cc_0               |         1|
|3     |mblaze_test_axi_ethernetlite_0_0    |         1|
|4     |mblaze_test_axi_smc_0               |         1|
|5     |mblaze_test_axi_timer_0_0           |         1|
|6     |mblaze_test_axi_uartlite_0_0        |         1|
|7     |mblaze_test_clk_wiz_1_1             |         1|
|8     |mblaze_test_mdm_1_1                 |         1|
|9     |mblaze_test_microblaze_0_1          |         1|
|10    |mblaze_test_microblaze_0_axi_intc_1 |         1|
|11    |mblaze_test_mig_7series_0_0         |         1|
|12    |mblaze_test_mii_to_rmii_0_0         |         1|
|13    |mblaze_test_rst_clk_wiz_1_100M_1    |         1|
|14    |mblaze_test_rst_clk_wiz_1_50M_0     |         1|
|15    |mblaze_test_rst_mig_7series_0_81M_0 |         1|
|16    |mblaze_test_dlmb_bram_if_cntlr_1    |         1|
|17    |mblaze_test_dlmb_v10_1              |         1|
|18    |mblaze_test_ilmb_bram_if_cntlr_1    |         1|
|19    |mblaze_test_ilmb_v10_1              |         1|
|20    |mblaze_test_lmb_bram_1              |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |mblaze_test_auto_cc_0               |     1|
|2     |mblaze_test_axi_ethernetlite_0_0    |     1|
|3     |mblaze_test_axi_smc_0               |     1|
|4     |mblaze_test_axi_timer_0_0           |     1|
|5     |mblaze_test_axi_uartlite_0_0        |     1|
|6     |mblaze_test_clk_wiz_1_1             |     1|
|7     |mblaze_test_dlmb_bram_if_cntlr_1    |     1|
|8     |mblaze_test_dlmb_v10_1              |     1|
|9     |mblaze_test_ilmb_bram_if_cntlr_1    |     1|
|10    |mblaze_test_ilmb_v10_1              |     1|
|11    |mblaze_test_lmb_bram_1              |     1|
|12    |mblaze_test_mdm_1_1                 |     1|
|13    |mblaze_test_microblaze_0_1          |     1|
|14    |mblaze_test_microblaze_0_axi_intc_1 |     1|
|15    |mblaze_test_mig_7series_0_0         |     1|
|16    |mblaze_test_mii_to_rmii_0_0         |     1|
|17    |mblaze_test_rst_clk_wiz_1_100M_1    |     1|
|18    |mblaze_test_rst_clk_wiz_1_50M_0     |     1|
|19    |mblaze_test_rst_mig_7series_0_81M_0 |     1|
|20    |mblaze_test_xbar_0                  |     1|
|21    |IBUF                                |     6|
|22    |IOBUF                               |     1|
|23    |OBUF                                |     6|
+------+------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2279|
|2     |  mblaze_test_i               |mblaze_test                           |  2266|
|3     |    microblaze_0_axi_periph   |mblaze_test_microblaze_0_axi_periph_1 |   599|
|4     |      m02_couplers            |m02_couplers_imp_1685V85              |   114|
|5     |    microblaze_0_xlconcat     |mblaze_test_microblaze_0_xlconcat_1   |     0|
|6     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_17B10XL |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 967.801 ; gain = 356.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 967.801 ; gain = 269.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 967.801 ; gain = 356.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 985.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 985.074 ; gain = 656.207
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 985.074 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/horse/Documents/Xilinx_Projects/mblaze_test/mblaze_test.runs/synth_1/mblaze_test_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mblaze_test_wrapper_utilization_synth.rpt -pb mblaze_test_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  1 08:39:41 2021...
