library IEEE;
use IEEE.std_logic_1164.ALL;

architecture behav of flipflop_bufr is
    begin  

    process(clk)
    begin 
	if(rising_edge(clk)) then
            		Q <= D;   
	end if;  
    end process;
end behav; 
