{"sha": "fff917933f28b6ff19c7fca80507ee1f34c595f6", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZmZmOTE3OTMzZjI4YjZmZjE5YzdmY2E4MDUwN2VlMWYzNGM1OTVmNg==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2014-02-19T18:10:04Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2014-02-19T18:10:04Z"}, "message": "Remove TFmode check for X86_64_INTEGER_CLASS\n\n\tPR target/60207\n\t* config/i386/i386.c (construct_container): Remove TFmode check\n\tfor X86_64_INTEGER_CLASS.\n\nFrom-SVN: r207913", "tree": {"sha": "750a5e7dc6123927d7947a5e5e7de961441b1a64", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/750a5e7dc6123927d7947a5e5e7de961441b1a64"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/fff917933f28b6ff19c7fca80507ee1f34c595f6", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fff917933f28b6ff19c7fca80507ee1f34c595f6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fff917933f28b6ff19c7fca80507ee1f34c595f6", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fff917933f28b6ff19c7fca80507ee1f34c595f6/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "28e4187469fc47df5fc93133e7bcd730eccd25cd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/28e4187469fc47df5fc93133e7bcd730eccd25cd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/28e4187469fc47df5fc93133e7bcd730eccd25cd"}], "stats": {"total": 8, "additions": 7, "deletions": 1}, "files": [{"sha": "da1351b73768540cb7af1c88b9ff0d14ced67aa1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fff917933f28b6ff19c7fca80507ee1f34c595f6/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fff917933f28b6ff19c7fca80507ee1f34c595f6/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=fff917933f28b6ff19c7fca80507ee1f34c595f6", "patch": "@@ -1,3 +1,9 @@\n+2014-02-19  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/60207\n+\t* config/i386/i386.c (construct_container): Remove TFmode check\n+\tfor X86_64_INTEGER_CLASS.\n+\n 2014-02-19  Uros Bizjak  <ubizjak@gmail.com>\n \n \tPR target/59794"}, {"sha": "99d61d21e956a2ed2c7d325306ef0743295da8eb", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fff917933f28b6ff19c7fca80507ee1f34c595f6/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fff917933f28b6ff19c7fca80507ee1f34c595f6/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=fff917933f28b6ff19c7fca80507ee1f34c595f6", "patch": "@@ -6966,7 +6966,7 @@ construct_container (enum machine_mode mode, enum machine_mode orig_mode,\n   if (n == 2\n       && regclass[0] == X86_64_INTEGER_CLASS\n       && regclass[1] == X86_64_INTEGER_CLASS\n-      && (mode == CDImode || mode == TImode || mode == TFmode)\n+      && (mode == CDImode || mode == TImode)\n       && intreg[0] + 1 == intreg[1])\n     return gen_rtx_REG (mode, intreg[0]);\n "}]}