INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic16c56
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/time1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
