
*** Running vivado
    with args -log design_1_fifo_read_controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fifo_read_controller_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_fifo_read_controller_0_0.tcl -notrace
Command: synth_design -top design_1_fifo_read_controller_0_0 -part xc7a35tftg256-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 61447 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1309.188 ; gain = 63.988 ; free physical = 3150 ; free virtual = 13109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_read_controller_0_0' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_fifo_read_controller_0_0/synth/design_1_fifo_read_controller_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fifo_read_controller' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/new/fifo_read_controller.v:16]
	Parameter FX3_ON bound to: 1'b0 
	Parameter FX3_OFF bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/new/fifo_read_controller.v:64]
INFO: [Synth 8-6155] done synthesizing module 'fifo_read_controller' (1#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/new/fifo_read_controller.v:16]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_read_controller_0_0' (2#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_fifo_read_controller_0_0/synth/design_1_fifo_read_controller_0_0.v:57]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[31]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[30]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[29]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[28]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[27]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[26]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[25]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[24]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[23]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[22]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[21]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[20]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[19]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[18]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[17]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[16]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[15]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[14]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[13]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[12]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[11]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[10]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[9]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[8]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[7]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[6]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[5]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[4]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[3]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[2]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[1]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data[0]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port valid
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fx3_flaga
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fx3_flagb
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fx3_flagc
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fx3_flagd
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data_cnt[10]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data_cnt[9]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data_cnt[8]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data_cnt[7]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data_cnt[6]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data_cnt[5]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data_cnt[4]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data_cnt[3]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data_cnt[2]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data_cnt[1]
WARNING: [Synth 8-3331] design fifo_read_controller has unconnected port fifo_rd_data_cnt[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1352.797 ; gain = 107.598 ; free physical = 3145 ; free virtual = 13105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1352.797 ; gain = 107.598 ; free physical = 3176 ; free virtual = 13136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1352.797 ; gain = 107.598 ; free physical = 3176 ; free virtual = 13136
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1660.172 ; gain = 0.000 ; free physical = 2557 ; free virtual = 12517
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2672 ; free virtual = 12632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2673 ; free virtual = 12633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2684 ; free virtual = 12645
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'fx3_slwr_n_reg' into 'fx3_slcs_n_reg' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/new/fifo_read_controller.v:51]
INFO: [Synth 8-4471] merging register 'fx3_sloe_n_reg' into 'fx3_slrd_n_reg' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/new/fifo_read_controller.v:53]
WARNING: [Synth 8-6014] Unused sequential element fx3_slwr_n_reg was removed.  [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/new/fifo_read_controller.v:51]
WARNING: [Synth 8-6014] Unused sequential element fx3_sloe_n_reg was removed.  [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/new/fifo_read_controller.v:53]
INFO: [Synth 8-5546] ROM "fx3_slcs_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_rd_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2673 ; free virtual = 12636
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo_read_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/fx3_slcs_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/fifo_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[31]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[30]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[29]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[28]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[27]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[26]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[25]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[24]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[23]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[22]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[21]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[20]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[19]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[18]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[17]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[16]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[15]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[14]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[13]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[12]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[11]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[10]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[9]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[8]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[7]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[6]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[5]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[4]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[3]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[2]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[1]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data[0]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port valid
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fx3_flaga
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fx3_flagb
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fx3_flagc
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fx3_flagd
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data_cnt[10]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data_cnt[9]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data_cnt[8]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data_cnt[7]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data_cnt[6]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data_cnt[5]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data_cnt[4]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data_cnt[3]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data_cnt[2]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data_cnt[1]
WARNING: [Synth 8-3331] design design_1_fifo_read_controller_0_0 has unconnected port fifo_rd_data_cnt[0]
INFO: [Synth 8-3886] merging instance 'inst/fx3_a_reg[0]' (FDRE) to 'inst/fx3_a_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fx3_a_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/fx3_a_reg[1]) is unused and will be removed from module design_1_fifo_read_controller_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2651 ; free virtual = 12616
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2285 ; free virtual = 12250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2285 ; free virtual = 12250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2285 ; free virtual = 12249
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2386 ; free virtual = 12351
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2386 ; free virtual = 12351
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2386 ; free virtual = 12351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2385 ; free virtual = 12350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2385 ; free virtual = 12350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2385 ; free virtual = 12350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |     2|
|4     |LUT3   |     2|
|5     |LUT4   |     5|
|6     |LUT5   |     1|
|7     |LUT6   |     5|
|8     |FDRE   |    21|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |    41|
|2     |  inst   |fifo_read_controller |    41|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2385 ; free virtual = 12350
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1660.172 ; gain = 107.598 ; free physical = 2427 ; free virtual = 12392
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1660.172 ; gain = 414.973 ; free physical = 2426 ; free virtual = 12391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1660.172 ; gain = 474.449 ; free physical = 2417 ; free virtual = 12382
INFO: [Common 17-1381] The checkpoint '/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/design_1_fifo_read_controller_0_0_synth_1/design_1_fifo_read_controller_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/design_1_fifo_read_controller_0_0_synth_1/design_1_fifo_read_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fifo_read_controller_0_0_utilization_synth.rpt -pb design_1_fifo_read_controller_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1684.184 ; gain = 0.000 ; free physical = 2524 ; free virtual = 12488
INFO: [Common 17-206] Exiting Vivado at Thu Jul 19 06:12:52 2018...
