
MiniPatchLambda_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000250  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c5f8  08000250  08000250  00001250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  0800c848  0800c848  0000d848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800c958  0800c958  0000d958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800c95c  0800c95c  0000d95c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000109  20000000  0800c960  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000e09c  2000010c  0800ca69  0000e10c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000e1a8  0800ca69  0000e1a8  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000e109  2**0
                  CONTENTS, READONLY
  9 .debug_info   00025119  00000000  00000000  0000e13f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000516d  00000000  00000000  00033258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001f60  00000000  00000000  000383c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001811  00000000  00000000  0003a328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003c012  00000000  00000000  0003bb39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00029d01  00000000  00000000  00077b4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00168bb3  00000000  00000000  000a184c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0020a3ff  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000084c8  00000000  00000000  0020a444  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000079  00000000  00000000  0021290c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	2000010c 	.word	0x2000010c
 800026c:	00000000 	.word	0x00000000
 8000270:	0800c830 	.word	0x0800c830

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000110 	.word	0x20000110
 800028c:	0800c830 	.word	0x0800c830

08000290 <AT24C32_Initialization>:
 */

#include "at24c32_driver.h"

HAL_StatusTypeDef AT24C32_Initialization(S_AT24C32_t *at24c32, I2C_HandleTypeDef *hi2c)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
 8000298:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(IMU_VCC_ENABLE_GPIO_Port, 		IMU_VCC_ENABLE_Pin, 		GPIO_PIN_SET);
 800029a:	2201      	movs	r2, #1
 800029c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80002a0:	4810      	ldr	r0, [pc, #64]	@ (80002e4 <AT24C32_Initialization+0x54>)
 80002a2:	f005 f829 	bl	80052f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, 				IMU_CS_Pin, 				GPIO_PIN_SET);
 80002a6:	2201      	movs	r2, #1
 80002a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002ac:	480d      	ldr	r0, [pc, #52]	@ (80002e4 <AT24C32_Initialization+0x54>)
 80002ae:	f005 f823 	bl	80052f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MCU_EEPROM_VCC_ENABLE_GPIO_Port, 	MCU_EEPROM_VCC_ENABLE_Pin, 	GPIO_PIN_SET);
 80002b2:	2201      	movs	r2, #1
 80002b4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002b8:	480b      	ldr	r0, [pc, #44]	@ (80002e8 <AT24C32_Initialization+0x58>)
 80002ba:	f005 f81d 	bl	80052f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EEPROM_A2_GPIO_Port, 				EEPROM_A2_Pin, 				GPIO_PIN_SET);
 80002be:	2201      	movs	r2, #1
 80002c0:	2108      	movs	r1, #8
 80002c2:	480a      	ldr	r0, [pc, #40]	@ (80002ec <AT24C32_Initialization+0x5c>)
 80002c4:	f005 f818 	bl	80052f8 <HAL_GPIO_WritePin>

	at24c32->i2c_handle 	= hi2c;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	683a      	ldr	r2, [r7, #0]
 80002cc:	601a      	str	r2, [r3, #0]
	at24c32->device_address	= AT24C32_I2C_ADDRESS_WRITE;
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	22a8      	movs	r2, #168	@ 0xa8
 80002d2:	711a      	strb	r2, [r3, #4]

	return AT24C32_IsDeviceReady(at24c32);
 80002d4:	6878      	ldr	r0, [r7, #4]
 80002d6:	f000 f93d 	bl	8000554 <AT24C32_IsDeviceReady>
 80002da:	4603      	mov	r3, r0
}
 80002dc:	4618      	mov	r0, r3
 80002de:	3708      	adds	r7, #8
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	42020400 	.word	0x42020400
 80002e8:	42020c00 	.word	0x42020c00
 80002ec:	42021000 	.word	0x42021000

080002f0 <AT24C32_WriteData>:
 */
HAL_StatusTypeDef AT24C32_WriteData( S_AT24C32_t *at24c32,
                                     uint16_t address,
                                     uint8_t * data,
                                     uint16_t length)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b08c      	sub	sp, #48	@ 0x30
 80002f4:	af04      	add	r7, sp, #16
 80002f6:	60f8      	str	r0, [r7, #12]
 80002f8:	607a      	str	r2, [r7, #4]
 80002fa:	461a      	mov	r2, r3
 80002fc:	460b      	mov	r3, r1
 80002fe:	817b      	strh	r3, [r7, #10]
 8000300:	4613      	mov	r3, r2
 8000302:	813b      	strh	r3, [r7, #8]
    uint16_t write_size;
    uint32_t start_time = HAL_GetTick();
 8000304:	f004 fc14 	bl	8004b30 <HAL_GetTick>
 8000308:	61b8      	str	r0, [r7, #24]
    uint32_t timeout = 1000;
 800030a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800030e:	617b      	str	r3, [r7, #20]

    /* 1) Yazma korumayı devre dışı bırak */
    AT24C32_EEPROM_WP_DEACTIVE;
 8000310:	2200      	movs	r2, #0
 8000312:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000316:	4835      	ldr	r0, [pc, #212]	@ (80003ec <AT24C32_WriteData+0xfc>)
 8000318:	f004 ffee 	bl	80052f8 <HAL_GPIO_WritePin>

    /* 2) Chunk’lar halinde, sayfa sınırını aşmayarak yaz */
    while (length > 0U)
 800031c:	e058      	b.n	80003d0 <AT24C32_WriteData+0xe0>
    {
        write_size = (uint16_t)(AT24C32_PAGE_SIZE_BYTES
                     - (uint16_t)(address % AT24C32_PAGE_SIZE_BYTES));
 800031e:	897b      	ldrh	r3, [r7, #10]
 8000320:	f003 031f 	and.w	r3, r3, #31
 8000324:	b29b      	uxth	r3, r3
        write_size = (uint16_t)(AT24C32_PAGE_SIZE_BYTES
 8000326:	f1c3 0320 	rsb	r3, r3, #32
 800032a:	83fb      	strh	r3, [r7, #30]
        if (write_size > length)
 800032c:	8bfa      	ldrh	r2, [r7, #30]
 800032e:	893b      	ldrh	r3, [r7, #8]
 8000330:	429a      	cmp	r2, r3
 8000332:	d901      	bls.n	8000338 <AT24C32_WriteData+0x48>
        {
            write_size = length;
 8000334:	893b      	ldrh	r3, [r7, #8]
 8000336:	83fb      	strh	r3, [r7, #30]
        }

        /* 2.1) I2C üzerinden page-write */
        if (HAL_I2C_Mem_Write(at24c32->i2c_handle,
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	6818      	ldr	r0, [r3, #0]
                              at24c32->device_address,
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	791b      	ldrb	r3, [r3, #4]
        if (HAL_I2C_Mem_Write(at24c32->i2c_handle,
 8000340:	4619      	mov	r1, r3
 8000342:	897a      	ldrh	r2, [r7, #10]
 8000344:	2364      	movs	r3, #100	@ 0x64
 8000346:	9302      	str	r3, [sp, #8]
 8000348:	8bfb      	ldrh	r3, [r7, #30]
 800034a:	9301      	str	r3, [sp, #4]
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	9300      	str	r3, [sp, #0]
 8000350:	2302      	movs	r3, #2
 8000352:	f005 f885 	bl	8005460 <HAL_I2C_Mem_Write>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d007      	beq.n	800036c <AT24C32_WriteData+0x7c>
                              I2C_MEMADD_SIZE_16BIT,
                              (uint8_t *)data,
                              write_size,
                              AT24C32_WRITE_TIMEOUT_MS) != HAL_OK)
        {
            AT24C32_EEPROM_WP_ACTIVE;
 800035c:	2201      	movs	r2, #1
 800035e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000362:	4822      	ldr	r0, [pc, #136]	@ (80003ec <AT24C32_WriteData+0xfc>)
 8000364:	f004 ffc8 	bl	80052f8 <HAL_GPIO_WritePin>
            return HAL_ERROR;
 8000368:	2301      	movs	r3, #1
 800036a:	e03b      	b.n	80003e4 <AT24C32_WriteData+0xf4>
        }

        /* 2.2) İç yazma döngüsünün tamamlanmasını ACK-polling ile bekle */
        do
        {
            if (HAL_I2C_IsDeviceReady(at24c32->i2c_handle,
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	6818      	ldr	r0, [r3, #0]
                                      at24c32->device_address,
 8000370:	68fb      	ldr	r3, [r7, #12]
 8000372:	791b      	ldrb	r3, [r3, #4]
            if (HAL_I2C_IsDeviceReady(at24c32->i2c_handle,
 8000374:	4619      	mov	r1, r3
 8000376:	230a      	movs	r3, #10
 8000378:	2205      	movs	r2, #5
 800037a:	f005 fa9f 	bl	80058bc <HAL_I2C_IsDeviceReady>
 800037e:	4603      	mov	r3, r0
 8000380:	2b00      	cmp	r3, #0
 8000382:	d008      	beq.n	8000396 <AT24C32_WriteData+0xa6>
                                      AT24C32_READY_TIMEOUT_MS) == HAL_OK)
            {
                break;
            }
        }
        while ((HAL_GetTick() - start_time) < timeout);
 8000384:	f004 fbd4 	bl	8004b30 <HAL_GetTick>
 8000388:	4602      	mov	r2, r0
 800038a:	69bb      	ldr	r3, [r7, #24]
 800038c:	1ad3      	subs	r3, r2, r3
 800038e:	697a      	ldr	r2, [r7, #20]
 8000390:	429a      	cmp	r2, r3
 8000392:	d8eb      	bhi.n	800036c <AT24C32_WriteData+0x7c>
 8000394:	e000      	b.n	8000398 <AT24C32_WriteData+0xa8>
                break;
 8000396:	bf00      	nop

        /* 2.3) Zaman aşıldıysa çık */
        if ((HAL_GetTick() - start_time) >= timeout)
 8000398:	f004 fbca 	bl	8004b30 <HAL_GetTick>
 800039c:	4602      	mov	r2, r0
 800039e:	69bb      	ldr	r3, [r7, #24]
 80003a0:	1ad3      	subs	r3, r2, r3
 80003a2:	697a      	ldr	r2, [r7, #20]
 80003a4:	429a      	cmp	r2, r3
 80003a6:	d807      	bhi.n	80003b8 <AT24C32_WriteData+0xc8>
        {
            AT24C32_EEPROM_WP_ACTIVE;
 80003a8:	2201      	movs	r2, #1
 80003aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003ae:	480f      	ldr	r0, [pc, #60]	@ (80003ec <AT24C32_WriteData+0xfc>)
 80003b0:	f004 ffa2 	bl	80052f8 <HAL_GPIO_WritePin>
            return HAL_TIMEOUT;
 80003b4:	2303      	movs	r3, #3
 80003b6:	e015      	b.n	80003e4 <AT24C32_WriteData+0xf4>
        }

        /* 2.4) Offset’i güncelle */
        length  -= write_size;
 80003b8:	893a      	ldrh	r2, [r7, #8]
 80003ba:	8bfb      	ldrh	r3, [r7, #30]
 80003bc:	1ad3      	subs	r3, r2, r3
 80003be:	813b      	strh	r3, [r7, #8]
        data   += write_size;
 80003c0:	8bfb      	ldrh	r3, [r7, #30]
 80003c2:	687a      	ldr	r2, [r7, #4]
 80003c4:	4413      	add	r3, r2
 80003c6:	607b      	str	r3, [r7, #4]
        address = (uint16_t)(address + write_size);
 80003c8:	897a      	ldrh	r2, [r7, #10]
 80003ca:	8bfb      	ldrh	r3, [r7, #30]
 80003cc:	4413      	add	r3, r2
 80003ce:	817b      	strh	r3, [r7, #10]
    while (length > 0U)
 80003d0:	893b      	ldrh	r3, [r7, #8]
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d1a3      	bne.n	800031e <AT24C32_WriteData+0x2e>
    }

    /* 3) Yazma korumayı yeniden etkinleştir */
    AT24C32_EEPROM_WP_ACTIVE;
 80003d6:	2201      	movs	r2, #1
 80003d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003dc:	4803      	ldr	r0, [pc, #12]	@ (80003ec <AT24C32_WriteData+0xfc>)
 80003de:	f004 ff8b 	bl	80052f8 <HAL_GPIO_WritePin>
    return HAL_OK;
 80003e2:	2300      	movs	r3, #0
}
 80003e4:	4618      	mov	r0, r3
 80003e6:	3720      	adds	r7, #32
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	42021000 	.word	0x42021000

080003f0 <AT24C32_WriteU32>:

HAL_StatusTypeDef AT24C32_WriteU32(S_AT24C32_t *at24c32,
                                   uint16_t address,
                                   uint32_t value)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b086      	sub	sp, #24
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	60f8      	str	r0, [r7, #12]
 80003f8:	460b      	mov	r3, r1
 80003fa:	607a      	str	r2, [r7, #4]
 80003fc:	817b      	strh	r3, [r7, #10]
    HAL_StatusTypeDef status;
    uint8_t buf[4];

    /* 1) Parametre kontrolü */
    if (at24c32 == NULL)
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d101      	bne.n	8000408 <AT24C32_WriteU32+0x18>
    {
        return HAL_ERROR;
 8000404:	2301      	movs	r3, #1
 8000406:	e018      	b.n	800043a <AT24C32_WriteU32+0x4a>
        return HAL_ERROR; /* sınır taşması */
    }
#endif

    /* 2) Little-endian olarak parçala */
    buf[0] = (uint8_t)(value & 0xFFu);
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	b2db      	uxtb	r3, r3
 800040c:	743b      	strb	r3, [r7, #16]
    buf[1] = (uint8_t)((value >> 8)  & 0xFFu);
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	0a1b      	lsrs	r3, r3, #8
 8000412:	b2db      	uxtb	r3, r3
 8000414:	747b      	strb	r3, [r7, #17]
    buf[2] = (uint8_t)((value >> 16) & 0xFFu);
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	0c1b      	lsrs	r3, r3, #16
 800041a:	b2db      	uxtb	r3, r3
 800041c:	74bb      	strb	r3, [r7, #18]
    buf[3] = (uint8_t)((value >> 24) & 0xFFu);
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	0e1b      	lsrs	r3, r3, #24
 8000422:	b2db      	uxtb	r3, r3
 8000424:	74fb      	strb	r3, [r7, #19]

    /* 3) EEPROM’a yaz */
    status = AT24C32_WriteData(at24c32, address, buf, 4u);
 8000426:	f107 0210 	add.w	r2, r7, #16
 800042a:	8979      	ldrh	r1, [r7, #10]
 800042c:	2304      	movs	r3, #4
 800042e:	68f8      	ldr	r0, [r7, #12]
 8000430:	f7ff ff5e 	bl	80002f0 <AT24C32_WriteData>
 8000434:	4603      	mov	r3, r0
 8000436:	75fb      	strb	r3, [r7, #23]

    return status;
 8000438:	7dfb      	ldrb	r3, [r7, #23]
}
 800043a:	4618      	mov	r0, r3
 800043c:	3718      	adds	r7, #24
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}

08000442 <AT24C32_ReadData>:
 */
HAL_StatusTypeDef AT24C32_ReadData( S_AT24C32_t * at24c32,
                                    uint16_t address,
                                    uint8_t * data,
                                    uint16_t length )
{
 8000442:	b580      	push	{r7, lr}
 8000444:	b08a      	sub	sp, #40	@ 0x28
 8000446:	af04      	add	r7, sp, #16
 8000448:	60f8      	str	r0, [r7, #12]
 800044a:	607a      	str	r2, [r7, #4]
 800044c:	461a      	mov	r2, r3
 800044e:	460b      	mov	r3, r1
 8000450:	817b      	strh	r3, [r7, #10]
 8000452:	4613      	mov	r3, r2
 8000454:	813b      	strh	r3, [r7, #8]
    HAL_StatusTypeDef status = HAL_ERROR;
 8000456:	2301      	movs	r3, #1
 8000458:	75fb      	strb	r3, [r7, #23]
    uint32_t start = HAL_GetTick();
 800045a:	f004 fb69 	bl	8004b30 <HAL_GetTick>
 800045e:	6138      	str	r0, [r7, #16]

    /* 1) Parametre kontrolü */
    if ((at24c32 == NULL) || (data == NULL))
 8000460:	68fb      	ldr	r3, [r7, #12]
 8000462:	2b00      	cmp	r3, #0
 8000464:	d002      	beq.n	800046c <AT24C32_ReadData+0x2a>
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	2b00      	cmp	r3, #0
 800046a:	d101      	bne.n	8000470 <AT24C32_ReadData+0x2e>
    {
        return HAL_ERROR;
 800046c:	2301      	movs	r3, #1
 800046e:	e032      	b.n	80004d6 <AT24C32_ReadData+0x94>
    }

    /* 2) Önce varsa devam eden yazma döngüsünün tamamlanmasını bekle */
    do
    {
        status = HAL_I2C_IsDeviceReady( at24c32->i2c_handle,
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	6818      	ldr	r0, [r3, #0]
                                        (uint16_t)(at24c32->device_address),
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	791b      	ldrb	r3, [r3, #4]
        status = HAL_I2C_IsDeviceReady( at24c32->i2c_handle,
 8000478:	4619      	mov	r1, r3
 800047a:	230a      	movs	r3, #10
 800047c:	2205      	movs	r2, #5
 800047e:	f005 fa1d 	bl	80058bc <HAL_I2C_IsDeviceReady>
 8000482:	4603      	mov	r3, r0
 8000484:	75fb      	strb	r3, [r7, #23]
                                        AT24C32_READY_TRIALS,
                                        AT24C32_READY_TIMEOUT_MS );
        if (status == HAL_OK)
 8000486:	7dfb      	ldrb	r3, [r7, #23]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d007      	beq.n	800049c <AT24C32_ReadData+0x5a>
        {
            break;
        }
    }
    while ((HAL_GetTick() - start) < AT24C32_READY_OVERALL_TIMEOUT_MS);
 800048c:	f004 fb50 	bl	8004b30 <HAL_GetTick>
 8000490:	4602      	mov	r2, r0
 8000492:	693b      	ldr	r3, [r7, #16]
 8000494:	1ad3      	subs	r3, r2, r3
 8000496:	2b63      	cmp	r3, #99	@ 0x63
 8000498:	d9ea      	bls.n	8000470 <AT24C32_ReadData+0x2e>
 800049a:	e000      	b.n	800049e <AT24C32_ReadData+0x5c>
            break;
 800049c:	bf00      	nop

    if (status != HAL_OK)
 800049e:	7dfb      	ldrb	r3, [r7, #23]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <AT24C32_ReadData+0x66>
    {
        return HAL_TIMEOUT;
 80004a4:	2303      	movs	r3, #3
 80004a6:	e016      	b.n	80004d6 <AT24C32_ReadData+0x94>
    }

    /* 3) EEPROM’dan veri oku */
    status = HAL_I2C_Mem_Read( at24c32->i2c_handle,
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	6818      	ldr	r0, [r3, #0]
                               (uint16_t)(at24c32->device_address),
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	791b      	ldrb	r3, [r3, #4]
    status = HAL_I2C_Mem_Read( at24c32->i2c_handle,
 80004b0:	4619      	mov	r1, r3
 80004b2:	897a      	ldrh	r2, [r7, #10]
 80004b4:	2364      	movs	r3, #100	@ 0x64
 80004b6:	9302      	str	r3, [sp, #8]
 80004b8:	893b      	ldrh	r3, [r7, #8]
 80004ba:	9301      	str	r3, [sp, #4]
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	9300      	str	r3, [sp, #0]
 80004c0:	2302      	movs	r3, #2
 80004c2:	f005 f8e1 	bl	8005688 <HAL_I2C_Mem_Read>
 80004c6:	4603      	mov	r3, r0
 80004c8:	75fb      	strb	r3, [r7, #23]
                               address,
                               I2C_MEMADD_SIZE_16BIT,
                               data,
                               length,
                               AT24C32_READ_TIMEOUT_MS );
    if (status != HAL_OK)
 80004ca:	7dfb      	ldrb	r3, [r7, #23]
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d001      	beq.n	80004d4 <AT24C32_ReadData+0x92>
    {
        return HAL_ERROR;
 80004d0:	2301      	movs	r3, #1
 80004d2:	e000      	b.n	80004d6 <AT24C32_ReadData+0x94>
    }

    return HAL_OK;
 80004d4:	2300      	movs	r3, #0
}
 80004d6:	4618      	mov	r0, r3
 80004d8:	3718      	adds	r7, #24
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}

080004de <AT24C32_ReadU32>:

HAL_StatusTypeDef AT24C32_ReadU32(S_AT24C32_t *at24c32,
                                  uint16_t address,
                                  uint32_t *value)
{
 80004de:	b580      	push	{r7, lr}
 80004e0:	b086      	sub	sp, #24
 80004e2:	af00      	add	r7, sp, #0
 80004e4:	60f8      	str	r0, [r7, #12]
 80004e6:	460b      	mov	r3, r1
 80004e8:	607a      	str	r2, [r7, #4]
 80004ea:	817b      	strh	r3, [r7, #10]
    HAL_StatusTypeDef status;
    uint8_t buf[4];

    /* 1) Parametre kontrolü */
    if ((at24c32 == NULL) || (value == NULL))
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d002      	beq.n	80004f8 <AT24C32_ReadU32+0x1a>
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d101      	bne.n	80004fc <AT24C32_ReadU32+0x1e>
    {
        return HAL_ERROR;
 80004f8:	2301      	movs	r3, #1
 80004fa:	e027      	b.n	800054c <AT24C32_ReadU32+0x6e>
        return HAL_ERROR; /* sınır taşması */
    }
#endif

    /* 2) 4 byte oku */
    status = AT24C32_ReadData(at24c32, address, buf, 4u);
 80004fc:	f107 0210 	add.w	r2, r7, #16
 8000500:	8979      	ldrh	r1, [r7, #10]
 8000502:	2304      	movs	r3, #4
 8000504:	68f8      	ldr	r0, [r7, #12]
 8000506:	f7ff ff9c 	bl	8000442 <AT24C32_ReadData>
 800050a:	4603      	mov	r3, r0
 800050c:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK)
 800050e:	7dfb      	ldrb	r3, [r7, #23]
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <AT24C32_ReadU32+0x3a>
    {
        return status;
 8000514:	7dfb      	ldrb	r3, [r7, #23]
 8000516:	e019      	b.n	800054c <AT24C32_ReadU32+0x6e>
    }

    /* 3) Little-endian formatında birleştir */
    *value  = (uint32_t)buf[0];
 8000518:	7c3b      	ldrb	r3, [r7, #16]
 800051a:	461a      	mov	r2, r3
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	601a      	str	r2, [r3, #0]
    *value |= ((uint32_t)buf[1] << 8);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681a      	ldr	r2, [r3, #0]
 8000524:	7c7b      	ldrb	r3, [r7, #17]
 8000526:	021b      	lsls	r3, r3, #8
 8000528:	431a      	orrs	r2, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	601a      	str	r2, [r3, #0]
    *value |= ((uint32_t)buf[2] << 16);
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	681a      	ldr	r2, [r3, #0]
 8000532:	7cbb      	ldrb	r3, [r7, #18]
 8000534:	041b      	lsls	r3, r3, #16
 8000536:	431a      	orrs	r2, r3
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	601a      	str	r2, [r3, #0]
    *value |= ((uint32_t)buf[3] << 24);
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681a      	ldr	r2, [r3, #0]
 8000540:	7cfb      	ldrb	r3, [r7, #19]
 8000542:	061b      	lsls	r3, r3, #24
 8000544:	431a      	orrs	r2, r3
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800054a:	2300      	movs	r3, #0
}
 800054c:	4618      	mov	r0, r3
 800054e:	3718      	adds	r7, #24
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}

08000554 <AT24C32_IsDeviceReady>:
 * @brief  Checks whether the EEPROM device is ready for communication.
 * @param  handle         Pointer to the AT24C32 EEPROM handle structure.
 * @retval HAL status code.
 */
HAL_StatusTypeDef AT24C32_IsDeviceReady(S_AT24C32_t *at24c32)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b084      	sub	sp, #16
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
	AT24C32_EEPROM_WP_ACTIVE;
 800055c:	2201      	movs	r2, #1
 800055e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000562:	4809      	ldr	r0, [pc, #36]	@ (8000588 <AT24C32_IsDeviceReady+0x34>)
 8000564:	f004 fec8 	bl	80052f8 <HAL_GPIO_WritePin>

	status = HAL_I2C_IsDeviceReady(at24c32->i2c_handle, at24c32->device_address, 2, 100);
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	6818      	ldr	r0, [r3, #0]
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	791b      	ldrb	r3, [r3, #4]
 8000570:	4619      	mov	r1, r3
 8000572:	2364      	movs	r3, #100	@ 0x64
 8000574:	2202      	movs	r2, #2
 8000576:	f005 f9a1 	bl	80058bc <HAL_I2C_IsDeviceReady>
 800057a:	4603      	mov	r3, r0
 800057c:	73fb      	strb	r3, [r7, #15]

    return status;
 800057e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000580:	4618      	mov	r0, r3
 8000582:	3710      	adds	r7, #16
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	42021000 	.word	0x42021000

0800058c <Bootloader_Init>:
 * @brief Initialize bootloader context and internal state
 *
 * @param[in,out] ctx  Bootloader context structure
 */
void Bootloader_Init(BootloaderCtx_t *ctx)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	2b00      	cmp	r3, #0
 8000598:	d03b      	beq.n	8000612 <Bootloader_Init+0x86>
    {
        return;
    }

    ctx->state              			= BL_STATE_INIT;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2201      	movs	r2, #1
 800059e:	701a      	strb	r2, [r3, #0]
    ctx->error              			= BL_ERR_NONE;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	2200      	movs	r2, #0
 80005a4:	709a      	strb	r2, [r3, #2]

    ctx->tick_start         			= HAL_GetTick();
 80005a6:	f004 fac3 	bl	8004b30 <HAL_GetTick>
 80005aa:	4602      	mov	r2, r0
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	605a      	str	r2, [r3, #4]
    ctx->boot_elapsed_ms    			= 0U;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	2200      	movs	r2, #0
 80005b4:	609a      	str	r2, [r3, #8]

    ctx->update_requested   			= false;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	2200      	movs	r2, #0
 80005ba:	731a      	strb	r2, [r3, #12]
    ctx->update_in_progress 			= false;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	2200      	movs	r2, #0
 80005c0:	735a      	strb	r2, [r3, #13]

    ctx->app_base           			= BL_APP_BASE_ADDRESS;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	4a15      	ldr	r2, [pc, #84]	@ (800061c <Bootloader_Init+0x90>)
 80005c6:	611a      	str	r2, [r3, #16]
    ctx->app_valid          			= false;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2200      	movs	r2, #0
 80005cc:	751a      	strb	r2, [r3, #20]

    ctx->update_info.fw_size_bytes		= 0U;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2200      	movs	r2, #0
 80005d2:	619a      	str	r2, [r3, #24]
    ctx->update_info.fw_crc32  			= 0U;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2200      	movs	r2, #0
 80005d8:	61da      	str	r2, [r3, #28]
    ctx->update_info.fw_format 			= 0U;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	2200      	movs	r2, #0
 80005de:	f883 2020 	strb.w	r2, [r3, #32]
    ctx->update_info.fw_version.major 	= 0U;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2200      	movs	r2, #0
 80005e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    ctx->update_info.fw_version.minor 	= 0U;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2200      	movs	r2, #0
 80005ee:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    ctx->update_info.fw_version.patch 	= 0U;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2200      	movs	r2, #0
 80005f6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23


    ctx->last_event         			= 0U;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	2200      	movs	r2, #0
 80005fe:	625a      	str	r2, [r3, #36]	@ 0x24
    ctx->reset_reason       			= RCC->CSR;
 8000600:	4b07      	ldr	r3, [pc, #28]	@ (8000620 <Bootloader_Init+0x94>)
 8000602:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	629a      	str	r2, [r3, #40]	@ 0x28

    ctx->state              			= BL_STATE_CHECK_UPDATE;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	2202      	movs	r2, #2
 800060e:	701a      	strb	r2, [r3, #0]
 8000610:	e000      	b.n	8000614 <Bootloader_Init+0x88>
        return;
 8000612:	bf00      	nop
}
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	08040000 	.word	0x08040000
 8000620:	46020c00 	.word	0x46020c00

08000624 <Bootloader_Task>:
 * This function shall be called periodically from main loop.
 *
 * @param[in,out] ctx  Bootloader context structure
 */
void Bootloader_Task(BootloaderCtx_t *ctx)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b086      	sub	sp, #24
 8000628:	af02      	add	r7, sp, #8
 800062a:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	2b00      	cmp	r3, #0
 8000630:	f000 8151 	beq.w	80008d6 <Bootloader_Task+0x2b2>
    {
        return;
    }

    static uint32_t updateInfoTime = 0;
    ctx->boot_elapsed_ms = HAL_GetTick() - ctx->tick_start;
 8000634:	f004 fa7c 	bl	8004b30 <HAL_GetTick>
 8000638:	4602      	mov	r2, r0
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	1ad2      	subs	r2, r2, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	609a      	str	r2, [r3, #8]

    System_USB_Communication_Receive_Function(&usbCommParameters);
 8000644:	48a8      	ldr	r0, [pc, #672]	@ (80008e8 <Bootloader_Task+0x2c4>)
 8000646:	f000 fab3 	bl	8000bb0 <System_USB_Communication_Receive_Function>

    switch (ctx->state)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	3b02      	subs	r3, #2
 8000650:	2b04      	cmp	r3, #4
 8000652:	f200 8142 	bhi.w	80008da <Bootloader_Task+0x2b6>
 8000656:	a201      	add	r2, pc, #4	@ (adr r2, 800065c <Bootloader_Task+0x38>)
 8000658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800065c:	08000671 	.word	0x08000671
 8000660:	080006a7 	.word	0x080006a7
 8000664:	080006f5 	.word	0x080006f5
 8000668:	080008c1 	.word	0x080008c1
 800066c:	080008c9 	.word	0x080008c9
    {
        case BL_STATE_CHECK_UPDATE:
        {
            ctx->update_requested = BL_CheckUpdateRequest(ctx);
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f000 f9e5 	bl	8000a40 <BL_CheckUpdateRequest>
 8000676:	4603      	mov	r3, r0
 8000678:	461a      	mov	r2, r3
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	731a      	strb	r2, [r3, #12]

            if (ctx->update_requested == true)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	7b1b      	ldrb	r3, [r3, #12]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d00b      	beq.n	800069e <Bootloader_Task+0x7a>
            {
                ctx->state 			= BL_STATE_UPDATE_MODE;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	2204      	movs	r2, #4
 800068a:	701a      	strb	r2, [r3, #0]
                ctx->updateState	= BL_UPDATE_IDLE;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	2200      	movs	r2, #0
 8000690:	705a      	strb	r2, [r3, #1]
        		updateInfoTime 		= HAL_GetTick();
 8000692:	f004 fa4d 	bl	8004b30 <HAL_GetTick>
 8000696:	4603      	mov	r3, r0
 8000698:	4a94      	ldr	r2, [pc, #592]	@ (80008ec <Bootloader_Task+0x2c8>)
 800069a:	6013      	str	r3, [r2, #0]
            }
            else
            {
                ctx->state = BL_STATE_WAIT;
            }
            break;
 800069c:	e120      	b.n	80008e0 <Bootloader_Task+0x2bc>
                ctx->state = BL_STATE_WAIT;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	2203      	movs	r2, #3
 80006a2:	701a      	strb	r2, [r3, #0]
            break;
 80006a4:	e11c      	b.n	80008e0 <Bootloader_Task+0x2bc>
        }

        case BL_STATE_WAIT:
        {
            if (ctx->boot_elapsed_ms >= BL_BOOT_WINDOW_MS)
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	689b      	ldr	r3, [r3, #8]
 80006aa:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80006ae:	4293      	cmp	r3, r2
 80006b0:	f240 8115 	bls.w	80008de <Bootloader_Task+0x2ba>
            {
                ctx->app_valid = BL_IsVectorTableSane(ctx->app_base);
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	691b      	ldr	r3, [r3, #16]
 80006b8:	4618      	mov	r0, r3
 80006ba:	f000 f93f 	bl	800093c <BL_IsVectorTableSane>
 80006be:	4603      	mov	r3, r0
 80006c0:	461a      	mov	r2, r3
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	751a      	strb	r2, [r3, #20]

                if (ctx->app_valid == true)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	7d1b      	ldrb	r3, [r3, #20]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d003      	beq.n	80006d6 <Bootloader_Task+0xb2>
                {
                    ctx->state = BL_STATE_JUMP;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	2206      	movs	r2, #6
 80006d2:	701a      	strb	r2, [r3, #0]
                    ctx->state 			= BL_STATE_UPDATE_MODE;
                    ctx->updateState	= BL_UPDATE_IDLE;
            		updateInfoTime 		= HAL_GetTick();
                }
            }
            break;
 80006d4:	e103      	b.n	80008de <Bootloader_Task+0x2ba>
                    ctx->error 			= BL_ERR_INVALID_VECTOR;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2201      	movs	r2, #1
 80006da:	709a      	strb	r2, [r3, #2]
                    ctx->state 			= BL_STATE_UPDATE_MODE;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2204      	movs	r2, #4
 80006e0:	701a      	strb	r2, [r3, #0]
                    ctx->updateState	= BL_UPDATE_IDLE;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	2200      	movs	r2, #0
 80006e6:	705a      	strb	r2, [r3, #1]
            		updateInfoTime 		= HAL_GetTick();
 80006e8:	f004 fa22 	bl	8004b30 <HAL_GetTick>
 80006ec:	4603      	mov	r3, r0
 80006ee:	4a7f      	ldr	r2, [pc, #508]	@ (80008ec <Bootloader_Task+0x2c8>)
 80006f0:	6013      	str	r3, [r2, #0]
            break;
 80006f2:	e0f4      	b.n	80008de <Bootloader_Task+0x2ba>
        	 * (1 - 3 : Ben update sekansına girdim senden yüklenecek dosyanın bilgilerini bekliyorum)
        	 *
        	 *
        	 */

        	switch(ctx->updateState)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	785b      	ldrb	r3, [r3, #1]
 80006f8:	2b09      	cmp	r3, #9
 80006fa:	f200 80d9 	bhi.w	80008b0 <Bootloader_Task+0x28c>
 80006fe:	a201      	add	r2, pc, #4	@ (adr r2, 8000704 <Bootloader_Task+0xe0>)
 8000700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000704:	0800072d 	.word	0x0800072d
 8000708:	08000783 	.word	0x08000783
 800070c:	080007df 	.word	0x080007df
 8000710:	080008b1 	.word	0x080008b1
 8000714:	080008b1 	.word	0x080008b1
 8000718:	080008b1 	.word	0x080008b1
 800071c:	080008b1 	.word	0x080008b1
 8000720:	080008b1 	.word	0x080008b1
 8000724:	080008b1 	.word	0x080008b1
 8000728:	080008b1 	.word	0x080008b1
        		 * Bazı kontroller yapılır ve BL_UPDATE_READY ye yönlendirilir.
        		 *
        		 * 30 sn içerisinde PC tarafından komut gelmezse sistemi kapat yada applicationa geç
        		 */

        		if(usbCommParameters.USB_rx_parameters.usbRxFlag)
 800072c:	4b6e      	ldr	r3, [pc, #440]	@ (80008e8 <Bootloader_Task+0x2c4>)
 800072e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000732:	f893 3aa4 	ldrb.w	r3, [r3, #2724]	@ 0xaa4
 8000736:	2b00      	cmp	r3, #0
 8000738:	f000 80bc 	beq.w	80008b4 <Bootloader_Task+0x290>
        		{
    				usbCommParameters.USB_rx_parameters.usbRxFlag = 0;
 800073c:	4b6a      	ldr	r3, [pc, #424]	@ (80008e8 <Bootloader_Task+0x2c4>)
 800073e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000742:	2200      	movs	r2, #0
 8000744:	f883 2aa4 	strb.w	r2, [r3, #2724]	@ 0xaa4

        			if(usbCommParameters.USB_rx_parameters.USB_rx_packet_info.packet_type 								== USB_PACKET_FIRMWARE_UPDATE &&
 8000748:	4b67      	ldr	r3, [pc, #412]	@ (80008e8 <Bootloader_Task+0x2c4>)
 800074a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800074e:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 8000752:	2b60      	cmp	r3, #96	@ 0x60
 8000754:	d10e      	bne.n	8000774 <Bootloader_Task+0x150>
        				usbCommParameters.USB_rx_parameters.USB_rx_packet_info.command.USB_firmware_update_command_id 	== USB_FIRMWARE_UPDATE_STATUS_REQ)
 8000756:	4b64      	ldr	r3, [pc, #400]	@ (80008e8 <Bootloader_Task+0x2c4>)
 8000758:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800075c:	f893 3aaa 	ldrb.w	r3, [r3, #2730]	@ 0xaaa
        			if(usbCommParameters.USB_rx_parameters.USB_rx_packet_info.packet_type 								== USB_PACKET_FIRMWARE_UPDATE &&
 8000760:	2b10      	cmp	r3, #16
 8000762:	d107      	bne.n	8000774 <Bootloader_Task+0x150>
        			{
                        ctx->updateState	= BL_UPDATE_READY;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2201      	movs	r2, #1
 8000768:	705a      	strb	r2, [r3, #1]

                		updateInfoTime = HAL_GetTick();
 800076a:	f004 f9e1 	bl	8004b30 <HAL_GetTick>
 800076e:	4603      	mov	r3, r0
 8000770:	4a5e      	ldr	r2, [pc, #376]	@ (80008ec <Bootloader_Task+0x2c8>)
 8000772:	6013      	str	r3, [r2, #0]
        			}

        			memset(&usbCommParameters, 0, sizeof(usbCommParameters));
 8000774:	f644 623a 	movw	r2, #20026	@ 0x4e3a
 8000778:	2100      	movs	r1, #0
 800077a:	485b      	ldr	r0, [pc, #364]	@ (80008e8 <Bootloader_Task+0x2c4>)
 800077c:	f00c f81e 	bl	800c7bc <memset>
        		if(abs(ctx->boot_elapsed_ms - updateInfoTime) >= 30000)
        		{
        			// TODO: Go to shutdown or application
        		}

        		break;
 8000780:	e098      	b.n	80008b4 <Bootloader_Task+0x290>
        	case BL_UPDATE_READY:

        		/*
        		 * Her 1 saniye de 1 masaüstü uygulamasına mesaj gönderilir.
        		 */
        		if(abs(ctx->boot_elapsed_ms - updateInfoTime) >= 100)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	689a      	ldr	r2, [r3, #8]
 8000786:	4b59      	ldr	r3, [pc, #356]	@ (80008ec <Bootloader_Task+0x2c8>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	1ad3      	subs	r3, r2, r3
 800078c:	2b00      	cmp	r3, #0
 800078e:	bfb8      	it	lt
 8000790:	425b      	neglt	r3, r3
 8000792:	2b63      	cmp	r3, #99	@ 0x63
 8000794:	f340 8090 	ble.w	80008b8 <Bootloader_Task+0x294>
        		{
            		updateInfoTime = HAL_GetTick();
 8000798:	f004 f9ca 	bl	8004b30 <HAL_GetTick>
 800079c:	4603      	mov	r3, r0
 800079e:	4a53      	ldr	r2, [pc, #332]	@ (80008ec <Bootloader_Task+0x2c8>)
 80007a0:	6013      	str	r3, [r2, #0]
            		/*
            		 * MCU - > PC : Send BL Update Ready Info
            		 */
            		usbCommParameters.USB_tx_parameters = *USB_Prepare_Transmit_Buffer(USB_PACKET_FIRMWARE_UPDATE, USB_FIRMWARE_UPDATE_READY, 0, 0, NULL);
 80007a2:	2300      	movs	r3, #0
 80007a4:	9300      	str	r3, [sp, #0]
 80007a6:	2300      	movs	r3, #0
 80007a8:	2200      	movs	r2, #0
 80007aa:	2111      	movs	r1, #17
 80007ac:	2060      	movs	r0, #96	@ 0x60
 80007ae:	f000 fdd9 	bl	8001364 <USB_Prepare_Transmit_Buffer>
 80007b2:	4603      	mov	r3, r0
 80007b4:	4a4c      	ldr	r2, [pc, #304]	@ (80008e8 <Bootloader_Task+0x2c4>)
 80007b6:	4610      	mov	r0, r2
 80007b8:	4619      	mov	r1, r3
 80007ba:	f242 731a 	movw	r3, #10010	@ 0x271a
 80007be:	461a      	mov	r2, r3
 80007c0:	f00c f828 	bl	800c814 <memcpy>
            		USB_Transmit(usbCommParameters.USB_tx_parameters.usbTxBuf, usbCommParameters.USB_tx_parameters.usbTxBufLen);
 80007c4:	4b48      	ldr	r3, [pc, #288]	@ (80008e8 <Bootloader_Task+0x2c4>)
 80007c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80007ca:	f8b3 3388 	ldrh.w	r3, [r3, #904]	@ 0x388
 80007ce:	4619      	mov	r1, r3
 80007d0:	4845      	ldr	r0, [pc, #276]	@ (80008e8 <Bootloader_Task+0x2c4>)
 80007d2:	f000 fdb5 	bl	8001340 <USB_Transmit>

                    ctx->updateState	= BL_UPDATE_REQUEST_UPDATE_INFO;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2202      	movs	r2, #2
 80007da:	705a      	strb	r2, [r3, #1]
        		}

        		break;
 80007dc:	e06c      	b.n	80008b8 <Bootloader_Task+0x294>

        	case BL_UPDATE_REQUEST_UPDATE_INFO:

        		if (usbCommParameters.USB_rx_parameters.usbRxFlag)
 80007de:	4b42      	ldr	r3, [pc, #264]	@ (80008e8 <Bootloader_Task+0x2c4>)
 80007e0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80007e4:	f893 3aa4 	ldrb.w	r3, [r3, #2724]	@ 0xaa4
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d067      	beq.n	80008bc <Bootloader_Task+0x298>
        		{
        		    usbCommParameters.USB_rx_parameters.usbRxFlag = 0;
 80007ec:	4b3e      	ldr	r3, [pc, #248]	@ (80008e8 <Bootloader_Task+0x2c4>)
 80007ee:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80007f2:	2200      	movs	r2, #0
 80007f4:	f883 2aa4 	strb.w	r2, [r3, #2724]	@ 0xaa4

        		    if (usbCommParameters.USB_rx_parameters.USB_rx_packet_info.packet_type ==
 80007f8:	4b3b      	ldr	r3, [pc, #236]	@ (80008e8 <Bootloader_Task+0x2c4>)
 80007fa:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80007fe:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 8000802:	2b60      	cmp	r3, #96	@ 0x60
 8000804:	d15a      	bne.n	80008bc <Bootloader_Task+0x298>
        		            USB_PACKET_FIRMWARE_UPDATE &&
        		        usbCommParameters.USB_rx_parameters.USB_rx_packet_info.command
        		            .USB_firmware_update_command_id ==
 8000806:	4b38      	ldr	r3, [pc, #224]	@ (80008e8 <Bootloader_Task+0x2c4>)
 8000808:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800080c:	f893 3aaa 	ldrb.w	r3, [r3, #2730]	@ 0xaaa
        		            USB_PACKET_FIRMWARE_UPDATE &&
 8000810:	2b12      	cmp	r3, #18
 8000812:	d153      	bne.n	80008bc <Bootloader_Task+0x298>
        		            USB_FIRMWARE_UPDATE_PACKET_INFO)
        		    {
        		        uint8_t *rx;

        		        /* RX data pointer */
        		        rx = usbCommParameters.USB_rx_parameters.USB_rx_packet_info.data;
 8000814:	4b36      	ldr	r3, [pc, #216]	@ (80008f0 <Bootloader_Task+0x2cc>)
 8000816:	60fb      	str	r3, [r7, #12]

        		        /* Güvenlik: uzunluk kontrolü */
        		        if (usbCommParameters.USB_rx_parameters.USB_rx_packet_info.data_len >= 13U)
 8000818:	4b33      	ldr	r3, [pc, #204]	@ (80008e8 <Bootloader_Task+0x2c4>)
 800081a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800081e:	f8b3 3aac 	ldrh.w	r3, [r3, #2732]	@ 0xaac
 8000822:	2b0c      	cmp	r3, #12
 8000824:	d940      	bls.n	80008a8 <Bootloader_Task+0x284>
        		        {
        		            bl_update_info_t *info = &ctx->update_info;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	3318      	adds	r3, #24
 800082a:	60bb      	str	r3, [r7, #8]

        		            /* fw_size_bytes */
        		            info->fw_size_bytes =
        		                  ((uint32_t)rx[0])
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	461a      	mov	r2, r3
        		                | ((uint32_t)rx[1] << 8)
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	3301      	adds	r3, #1
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	021b      	lsls	r3, r3, #8
 800083a:	431a      	orrs	r2, r3
        		                | ((uint32_t)rx[2] << 16)
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	3302      	adds	r3, #2
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	041b      	lsls	r3, r3, #16
 8000844:	431a      	orrs	r2, r3
        		                | ((uint32_t)rx[3] << 24);
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	3303      	adds	r3, #3
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	061b      	lsls	r3, r3, #24
 800084e:	431a      	orrs	r2, r3
        		            info->fw_size_bytes =
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	601a      	str	r2, [r3, #0]

        		            /* fw_crc32 */
        		            info->fw_crc32 =
        		                  ((uint32_t)rx[4])
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	3304      	adds	r3, #4
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	461a      	mov	r2, r3
        		                | ((uint32_t)rx[5] << 8)
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	3305      	adds	r3, #5
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	021b      	lsls	r3, r3, #8
 8000864:	431a      	orrs	r2, r3
        		                | ((uint32_t)rx[6] << 16)
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	3306      	adds	r3, #6
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	041b      	lsls	r3, r3, #16
 800086e:	431a      	orrs	r2, r3
        		                | ((uint32_t)rx[7] << 24);
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	3307      	adds	r3, #7
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	061b      	lsls	r3, r3, #24
 8000878:	431a      	orrs	r2, r3
        		            info->fw_crc32 =
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	605a      	str	r2, [r3, #4]

        		            /* fw_format */
        		            info->fw_format = (bl_fw_format_t)rx[8];
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	3308      	adds	r3, #8
 8000882:	781a      	ldrb	r2, [r3, #0]
 8000884:	68bb      	ldr	r3, [r7, #8]
 8000886:	721a      	strb	r2, [r3, #8]

        		            /* fw_version */
        		            info->fw_version.major = rx[10];
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	7a9a      	ldrb	r2, [r3, #10]
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	725a      	strb	r2, [r3, #9]
        		            info->fw_version.minor = rx[11];
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	7ada      	ldrb	r2, [r3, #11]
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	729a      	strb	r2, [r3, #10]
        		            info->fw_version.patch = rx[12];
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	7b1a      	ldrb	r2, [r3, #12]
 800089c:	68bb      	ldr	r3, [r7, #8]
 800089e:	72da      	strb	r2, [r3, #11]

        		            /* State ilerlet */
        		            ctx->updateState = BL_UPDATE_CHECK_INFO;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	2203      	movs	r2, #3
 80008a4:	705a      	strb	r2, [r3, #1]
        		        }
        		    }
        		}


        		break;
 80008a6:	e009      	b.n	80008bc <Bootloader_Task+0x298>
        		            ctx->updateState = BL_UPDATE_ERROR;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2208      	movs	r2, #8
 80008ac:	705a      	strb	r2, [r3, #1]
        		break;
 80008ae:	e005      	b.n	80008bc <Bootloader_Task+0x298>

        		break;

        	default:

        		break;
 80008b0:	bf00      	nop
 80008b2:	e015      	b.n	80008e0 <Bootloader_Task+0x2bc>
        		break;
 80008b4:	bf00      	nop
 80008b6:	e013      	b.n	80008e0 <Bootloader_Task+0x2bc>
        		break;
 80008b8:	bf00      	nop
 80008ba:	e011      	b.n	80008e0 <Bootloader_Task+0x2bc>
        		break;
 80008bc:	bf00      	nop
        	}

            break;
 80008be:	e00f      	b.n	80008e0 <Bootloader_Task+0x2bc>

        case BL_STATE_VERIFY:
        {
            if (ctx->update_info.fw_crc32 == ctx->update_info.fw_crc32)
            {
                ctx->state = BL_STATE_JUMP;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	2206      	movs	r2, #6
 80008c4:	701a      	strb	r2, [r3, #0]
            else
            {
                ctx->error = BL_ERR_CRC_MISMATCH;
                ctx->state = BL_STATE_ERROR;
            }
            break;
 80008c6:	e00b      	b.n	80008e0 <Bootloader_Task+0x2bc>
        }

        case BL_STATE_JUMP:
        {
            (void)Bootloader_JumpToApplication(ctx);
 80008c8:	6878      	ldr	r0, [r7, #4]
 80008ca:	f000 f813 	bl	80008f4 <Bootloader_JumpToApplication>
            ctx->state = BL_STATE_ERROR;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2207      	movs	r2, #7
 80008d2:	701a      	strb	r2, [r3, #0]
            break;
 80008d4:	e004      	b.n	80008e0 <Bootloader_Task+0x2bc>
        return;
 80008d6:	bf00      	nop
 80008d8:	e002      	b.n	80008e0 <Bootloader_Task+0x2bc>

        case BL_STATE_ERROR:
        default:
        {
            /* Stay here on fatal error */
            break;
 80008da:	bf00      	nop
 80008dc:	e000      	b.n	80008e0 <Bootloader_Task+0x2bc>
            break;
 80008de:	bf00      	nop
        }
    }
}
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	20000128 	.word	0x20000128
 80008ec:	20004f64 	.word	0x20004f64
 80008f0:	20003bd6 	.word	0x20003bd6

080008f4 <Bootloader_JumpToApplication>:
 * @param[in,out] ctx  Bootloader context structure
 * @return true  Jump executed
 * @return false Jump not possible
 */
bool Bootloader_JumpToApplication(BootloaderCtx_t *ctx)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d101      	bne.n	8000906 <Bootloader_JumpToApplication+0x12>
    {
        return false;
 8000902:	2300      	movs	r3, #0
 8000904:	e015      	b.n	8000932 <Bootloader_JumpToApplication+0x3e>
    }

    if (BL_IsVectorTableSane(ctx->app_base) == false)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	691b      	ldr	r3, [r3, #16]
 800090a:	4618      	mov	r0, r3
 800090c:	f000 f816 	bl	800093c <BL_IsVectorTableSane>
 8000910:	4603      	mov	r3, r0
 8000912:	f083 0301 	eor.w	r3, r3, #1
 8000916:	b2db      	uxtb	r3, r3
 8000918:	2b00      	cmp	r3, #0
 800091a:	d004      	beq.n	8000926 <Bootloader_JumpToApplication+0x32>
    {
        ctx->error = BL_ERR_INVALID_VECTOR;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	2201      	movs	r2, #1
 8000920:	709a      	strb	r2, [r3, #2]
        return false;
 8000922:	2300      	movs	r3, #0
 8000924:	e005      	b.n	8000932 <Bootloader_JumpToApplication+0x3e>
    }

    BL_Jump(ctx->app_base);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	691b      	ldr	r3, [r3, #16]
 800092a:	4618      	mov	r0, r3
 800092c:	f000 f838 	bl	80009a0 <BL_Jump>
    return true;
 8000930:	2301      	movs	r3, #1
}
 8000932:	4618      	mov	r0, r3
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
	...

0800093c <BL_IsVectorTableSane>:
 * @param[in] appBase  Application flash base address
 * @return true  Vector table valid
 * @return false Vector table invalid
 */
static bool BL_IsVectorTableSane(uint32_t appBase)
{
 800093c:	b480      	push	{r7}
 800093e:	b085      	sub	sp, #20
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
    uint32_t msp;
    uint32_t rst;

    msp = *(volatile uint32_t *)(appBase);
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	60fb      	str	r3, [r7, #12]
    rst = *(volatile uint32_t *)(appBase + 4U);
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	3304      	adds	r3, #4
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	60bb      	str	r3, [r7, #8]

    if ((msp < BL_SRAM_BASE) || (msp > BL_SRAM_END))
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000958:	d303      	bcc.n	8000962 <BL_IsVectorTableSane+0x26>
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	4a0f      	ldr	r2, [pc, #60]	@ (800099c <BL_IsVectorTableSane+0x60>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d901      	bls.n	8000966 <BL_IsVectorTableSane+0x2a>
    {
        return false;
 8000962:	2300      	movs	r3, #0
 8000964:	e013      	b.n	800098e <BL_IsVectorTableSane+0x52>
    }

    if ((rst < appBase) || (rst > (appBase + 0x200000UL)))
 8000966:	68ba      	ldr	r2, [r7, #8]
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	429a      	cmp	r2, r3
 800096c:	d305      	bcc.n	800097a <BL_IsVectorTableSane+0x3e>
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8000974:	68ba      	ldr	r2, [r7, #8]
 8000976:	429a      	cmp	r2, r3
 8000978:	d901      	bls.n	800097e <BL_IsVectorTableSane+0x42>
    {
        return false;
 800097a:	2300      	movs	r3, #0
 800097c:	e007      	b.n	800098e <BL_IsVectorTableSane+0x52>
    }

    if ((rst & 0x1U) == 0U)
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	f003 0301 	and.w	r3, r3, #1
 8000984:	2b00      	cmp	r3, #0
 8000986:	d101      	bne.n	800098c <BL_IsVectorTableSane+0x50>
    {
        return false;
 8000988:	2300      	movs	r3, #0
 800098a:	e000      	b.n	800098e <BL_IsVectorTableSane+0x52>
    }

    return true;
 800098c:	2301      	movs	r3, #1
}
 800098e:	4618      	mov	r0, r3
 8000990:	3714      	adds	r7, #20
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	20270000 	.word	0x20270000

080009a0 <BL_Jump>:
 * Transfers execution from bootloader to application safely.
 *
 * @param[in] appBase  Application flash base address
 */
static void BL_Jump(uint32_t appBase)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
    uint32_t appStack;   /* Application'ın başlangıç Main Stack Pointer değeri */
    uint32_t appEntry;   /* Application'ın Reset_Handler (giriş noktası) adresi */

    appStack = *(volatile uint32_t *)(appBase);        /* Vector table [0]: initial MSP */
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	613b      	str	r3, [r7, #16]
    appEntry = *(volatile uint32_t *)(appBase + 4U);   /* Vector table [1]: reset handler */
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	3304      	adds	r3, #4
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	60fb      	str	r3, [r7, #12]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b6:	b672      	cpsid	i
}
 80009b8:	bf00      	nop

    __disable_irq();     /* Jump sırasında kesmelerin çalışmasını engelle */

    SysTick->CTRL = 0U;  /* SysTick timer'ını tamamen durdur */
 80009ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000a34 <BL_Jump+0x94>)
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0U;  /* SysTick reload değerini sıfırla */
 80009c0:	4b1c      	ldr	r3, [pc, #112]	@ (8000a34 <BL_Jump+0x94>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0U;  /* SysTick sayaç değerini temizle */
 80009c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a34 <BL_Jump+0x94>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]

    HAL_DeInit();        /* HAL tarafından açılmış tüm periferikleri kapat */
 80009cc:	f003 ffde 	bl	800498c <HAL_DeInit>

    for (uint32_t i = 0U; i < 16U; i++)
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]
 80009d4:	e010      	b.n	80009f8 <BL_Jump+0x58>
    {
        NVIC->ICER[i] = 0xFFFFFFFFUL;  /* Enable edilmiş tüm interrupt'ları devre dışı bırak */
 80009d6:	4a18      	ldr	r2, [pc, #96]	@ (8000a38 <BL_Jump+0x98>)
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	3320      	adds	r3, #32
 80009dc:	f04f 31ff 	mov.w	r1, #4294967295
 80009e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFFUL;  /* Pending durumdaki interrupt'ları temizle */
 80009e4:	4a14      	ldr	r2, [pc, #80]	@ (8000a38 <BL_Jump+0x98>)
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	3360      	adds	r3, #96	@ 0x60
 80009ea:	f04f 31ff 	mov.w	r1, #4294967295
 80009ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint32_t i = 0U; i < 16U; i++)
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	3301      	adds	r3, #1
 80009f6:	617b      	str	r3, [r7, #20]
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	2b0f      	cmp	r3, #15
 80009fc:	d9eb      	bls.n	80009d6 <BL_Jump+0x36>
    }

    SCB->VTOR = appBase; /* Vector Table Offset Register'ı application adresine taşı */
 80009fe:	4a0f      	ldr	r2, [pc, #60]	@ (8000a3c <BL_Jump+0x9c>)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	6093      	str	r3, [r2, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a04:	f3bf 8f4f 	dsb	sy
}
 8000a08:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a0a:	f3bf 8f6f 	isb	sy
}
 8000a0e:	bf00      	nop
 8000a10:	693b      	ldr	r3, [r7, #16]
 8000a12:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	f383 8808 	msr	MSP, r3
}
 8000a1a:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8000a1c:	f3bf 8f4f 	dsb	sy
}
 8000a20:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a22:	f3bf 8f6f 	isb	sy
}
 8000a26:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8000a28:	b662      	cpsie	i
}
 8000a2a:	bf00      	nop
    __DSB();             /* MSP güncellemesinin tamamlanmasını garanti et */
    __ISB();             /* Yeni stack ile instruction pipeline'ı senkronize et */

    __enable_irq();

    ((pFunction)appEntry)(); /* Application'ın Reset_Handler fonksiyonuna dallan */
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	4798      	blx	r3

    for (;;)
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <BL_Jump+0x90>
 8000a34:	e000e010 	.word	0xe000e010
 8000a38:	e000e100 	.word	0xe000e100
 8000a3c:	e000ed00 	.word	0xe000ed00

08000a40 <BL_CheckUpdateRequest>:
 *
 * @return true  Bootloader shall enter update mode
 * @return false Normal boot flow shall continue
 */
static bool BL_CheckUpdateRequest(BootloaderCtx_t *ctx)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b088      	sub	sp, #32
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
    bl_eeprom_meta_t ee_meta;
    bool             update_from_eeprom = false;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	77fb      	strb	r3, [r7, #31]
    bool             update_from_backup = false;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	77bb      	strb	r3, [r7, #30]

    if (ctx == NULL)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d101      	bne.n	8000a5a <BL_CheckUpdateRequest+0x1a>
    {
        return false;
 8000a56:	2300      	movs	r3, #0
 8000a58:	e037      	b.n	8000aca <BL_CheckUpdateRequest+0x8a>
    }

    /* =========================================================
     * Step 1: Check RTC Backup Register (reset-based trigger)
     * ========================================================= */
    if (BL_RTCBackup_IsUpdateRequested(&hrtc) == true)
 8000a5a:	481e      	ldr	r0, [pc, #120]	@ (8000ad4 <BL_CheckUpdateRequest+0x94>)
 8000a5c:	f000 f87a 	bl	8000b54 <BL_RTCBackup_IsUpdateRequested>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <BL_CheckUpdateRequest+0x2a>
    {
        /* Tek seferlik davranış */
        update_from_backup = true;
 8000a66:	2301      	movs	r3, #1
 8000a68:	77bb      	strb	r3, [r7, #30]
    }

    /* =========================================================
     * Step 2: Check persistent update request from EEPROM
     * ========================================================= */
    if (BL_EEPROM_Read(&at24c32, &ee_meta) == true)
 8000a6a:	f107 030c 	add.w	r3, r7, #12
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4819      	ldr	r0, [pc, #100]	@ (8000ad8 <BL_CheckUpdateRequest+0x98>)
 8000a72:	f000 f835 	bl	8000ae0 <BL_EEPROM_Read>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d008      	beq.n	8000a8e <BL_CheckUpdateRequest+0x4e>
    {
        if ((ee_meta.magic == BL_EE_MAGIC) &&
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	4a17      	ldr	r2, [pc, #92]	@ (8000adc <BL_CheckUpdateRequest+0x9c>)
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d104      	bne.n	8000a8e <BL_CheckUpdateRequest+0x4e>
            (ee_meta.update_flag == BL_EE_FLAG_UPDATE_REQUEST))
 8000a84:	7e3b      	ldrb	r3, [r7, #24]
        if ((ee_meta.magic == BL_EE_MAGIC) &&
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	d101      	bne.n	8000a8e <BL_CheckUpdateRequest+0x4e>
        {
            update_from_eeprom = true;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	77fb      	strb	r3, [r7, #31]
    }

    /* =========================================================
     * Step 3: Final decision (OR logic)
     * ========================================================= */
    if ((update_from_backup == false) &&
 8000a8e:	7fbb      	ldrb	r3, [r7, #30]
 8000a90:	f083 0301 	eor.w	r3, r3, #1
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d007      	beq.n	8000aaa <BL_CheckUpdateRequest+0x6a>
        (update_from_eeprom == false))
 8000a9a:	7ffb      	ldrb	r3, [r7, #31]
 8000a9c:	f083 0301 	eor.w	r3, r3, #1
 8000aa0:	b2db      	uxtb	r3, r3
    if ((update_from_backup == false) &&
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <BL_CheckUpdateRequest+0x6a>
    {
        /* Ne EEPROM ne de Backup update istiyor */
        return false;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	e00f      	b.n	8000aca <BL_CheckUpdateRequest+0x8a>
    }

    /* =========================================================
     * Step 4: Update bootloader context
     * ========================================================= */
    BL_RTCBackup_ClearUpdateRequest(&hrtc);
 8000aaa:	480a      	ldr	r0, [pc, #40]	@ (8000ad4 <BL_CheckUpdateRequest+0x94>)
 8000aac:	f000 f86e 	bl	8000b8c <BL_RTCBackup_ClearUpdateRequest>
    BL_EEPROM_ClearUpdateFlag(&at24c32);
 8000ab0:	4809      	ldr	r0, [pc, #36]	@ (8000ad8 <BL_CheckUpdateRequest+0x98>)
 8000ab2:	f000 f83f 	bl	8000b34 <BL_EEPROM_ClearUpdateFlag>

    ctx->update_requested   = true;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2201      	movs	r2, #1
 8000aba:	731a      	strb	r2, [r3, #12]
    ctx->update_in_progress = false;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2200      	movs	r2, #0
 8000ac0:	735a      	strb	r2, [r3, #13]
    ctx->last_event         = BL_STATE_UPDATE_MODE;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2204      	movs	r2, #4
 8000ac6:	625a      	str	r2, [r3, #36]	@ 0x24

    return true;
 8000ac8:	2301      	movs	r3, #1
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	3720      	adds	r7, #32
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	2000dc10 	.word	0x2000dc10
 8000ad8:	2000e170 	.word	0x2000e170
 8000adc:	aa55aa55 	.word	0xaa55aa55

08000ae0 <BL_EEPROM_Read>:

/**
 * @brief EEPROM'dan boot metadata okur ve doğrular
 */
bool BL_EEPROM_Read(S_AT24C32_t *at24c32, bl_eeprom_meta_t *meta)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
 8000ae8:	6039      	str	r1, [r7, #0]
    if (meta == NULL)
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d101      	bne.n	8000af4 <BL_EEPROM_Read+0x14>
    {
        return false;
 8000af0:	2300      	movs	r3, #0
 8000af2:	e018      	b.n	8000b26 <BL_EEPROM_Read+0x46>
    }

    /* EEPROM'dan ham veri oku */
    if(AT24C32_ReadU32(at24c32, (uint16_t)EEPROM_DEVICE_UPDATE_FLAG_ADDRESS, &meta->magic) != HAL_OK)
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	461a      	mov	r2, r3
 8000af8:	2160      	movs	r1, #96	@ 0x60
 8000afa:	6878      	ldr	r0, [r7, #4]
 8000afc:	f7ff fcef 	bl	80004de <AT24C32_ReadU32>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <BL_EEPROM_Read+0x2a>
    {
        return false;
 8000b06:	2300      	movs	r3, #0
 8000b08:	e00d      	b.n	8000b26 <BL_EEPROM_Read+0x46>
    }

    /* Magic number kontrolü */
    if (meta->magic != BL_EE_MAGIC)
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a08      	ldr	r2, [pc, #32]	@ (8000b30 <BL_EEPROM_Read+0x50>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d004      	beq.n	8000b1e <BL_EEPROM_Read+0x3e>
    {
    	meta->update_flag = BL_EE_FLAG_NONE;
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	2200      	movs	r2, #0
 8000b18:	731a      	strb	r2, [r3, #12]
        return false;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	e003      	b.n	8000b26 <BL_EEPROM_Read+0x46>
    }

    meta->update_flag = BL_EE_FLAG_UPDATE_REQUEST;
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	2201      	movs	r2, #1
 8000b22:	731a      	strb	r2, [r3, #12]

    return true;
 8000b24:	2301      	movs	r3, #1
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	aa55aa55 	.word	0xaa55aa55

08000b34 <BL_EEPROM_ClearUpdateFlag>:

/**
 * @brief EEPROM'a boot metadata yazar
 */
HAL_StatusTypeDef BL_EEPROM_ClearUpdateFlag(S_AT24C32_t *at24c32)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
    return AT24C32_WriteU32(at24c32, EEPROM_DEVICE_UPDATE_FLAG_ADDRESS, 0xFFFFFFFF);
 8000b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b40:	2160      	movs	r1, #96	@ 0x60
 8000b42:	6878      	ldr	r0, [r7, #4]
 8000b44:	f7ff fc54 	bl	80003f0 <AT24C32_WriteU32>
 8000b48:	4603      	mov	r3, r0
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
	...

08000b54 <BL_RTCBackup_IsUpdateRequested>:

/**
 * @brief Check update request flag stored in RTC backup register
 */
bool BL_RTCBackup_IsUpdateRequested(RTC_HandleTypeDef *hrtc)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
    uint32_t value;

    if (hrtc == NULL)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d101      	bne.n	8000b66 <BL_RTCBackup_IsUpdateRequested+0x12>
    {
        return false;
 8000b62:	2300      	movs	r3, #0
 8000b64:	e00b      	b.n	8000b7e <BL_RTCBackup_IsUpdateRequested+0x2a>
    }

    value = HAL_RTCEx_BKUPRead(hrtc, RTC_BKP_DR10);
 8000b66:	210a      	movs	r1, #10
 8000b68:	6878      	ldr	r0, [r7, #4]
 8000b6a:	f009 fb59 	bl	800a220 <HAL_RTCEx_BKUPRead>
 8000b6e:	60f8      	str	r0, [r7, #12]

    if (value == BL_UPDATE_MAGIC)
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	4a05      	ldr	r2, [pc, #20]	@ (8000b88 <BL_RTCBackup_IsUpdateRequested+0x34>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d101      	bne.n	8000b7c <BL_RTCBackup_IsUpdateRequested+0x28>
    {
        return true;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	e000      	b.n	8000b7e <BL_RTCBackup_IsUpdateRequested+0x2a>
    }

    return false;
 8000b7c:	2300      	movs	r3, #0
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3710      	adds	r7, #16
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	55aa55aa 	.word	0x55aa55aa

08000b8c <BL_RTCBackup_ClearUpdateRequest>:

/**
 * @brief Clear update request flag from RTC backup register
 */
void BL_RTCBackup_ClearUpdateRequest(RTC_HandleTypeDef *hrtc)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
    if (hrtc == NULL)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d005      	beq.n	8000ba6 <BL_RTCBackup_ClearUpdateRequest+0x1a>
    {
        return;
    }

    HAL_RTCEx_BKUPWrite(hrtc, RTC_BKP_DR10, 0U);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	210a      	movs	r1, #10
 8000b9e:	6878      	ldr	r0, [r7, #4]
 8000ba0:	f009 fb26 	bl	800a1f0 <HAL_RTCEx_BKUPWrite>
 8000ba4:	e000      	b.n	8000ba8 <BL_RTCBackup_ClearUpdateRequest+0x1c>
        return;
 8000ba6:	bf00      	nop
}
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
	...

08000bb0 <System_USB_Communication_Receive_Function>:
void USB_Rx_Operation_Function(USBCommParameters_t *USB_Comm_ParametersLocal);
static void USB_Rx_Packet_Reset(void);


void System_USB_Communication_Receive_Function(USBCommParameters_t *USB_Comm_ParametersLocal)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
    switch (USB_Comm_Parameters.USB_rx_parameters.device_rx_state)
 8000bb8:	4b20      	ldr	r3, [pc, #128]	@ (8000c3c <System_USB_Communication_Receive_Function+0x8c>)
 8000bba:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000bbe:	f893 3aa5 	ldrb.w	r3, [r3, #2725]	@ 0xaa5
 8000bc2:	2b09      	cmp	r3, #9
 8000bc4:	d835      	bhi.n	8000c32 <System_USB_Communication_Receive_Function+0x82>
 8000bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000bcc <System_USB_Communication_Receive_Function+0x1c>)
 8000bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bcc:	08000bf5 	.word	0x08000bf5
 8000bd0:	08000bfb 	.word	0x08000bfb
 8000bd4:	08000c01 	.word	0x08000c01
 8000bd8:	08000c07 	.word	0x08000c07
 8000bdc:	08000c0d 	.word	0x08000c0d
 8000be0:	08000c13 	.word	0x08000c13
 8000be4:	08000c19 	.word	0x08000c19
 8000be8:	08000c1f 	.word	0x08000c1f
 8000bec:	08000c25 	.word	0x08000c25
 8000bf0:	08000c2b 	.word	0x08000c2b
    {
    case USB_RX_WAIT_PACKET_STATE:
        USB_Rx_Wait_Packet_Function();
 8000bf4:	f000 f824 	bl	8000c40 <USB_Rx_Wait_Packet_Function>
        break;
 8000bf8:	e01c      	b.n	8000c34 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_HEADER_CONTROL_STATE:
        USB_Rx_Header_Control_Function();
 8000bfa:	f000 f847 	bl	8000c8c <USB_Rx_Header_Control_Function>
        break;
 8000bfe:	e019      	b.n	8000c34 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_PACKET_TYPE_CONTROL_STATE:
        USB_Rx_Packet_Type_Control_Function();
 8000c00:	f000 f876 	bl	8000cf0 <USB_Rx_Packet_Type_Control_Function>
        break;
 8000c04:	e016      	b.n	8000c34 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_COMMAND_ID_CONTROL_STATE:
        USB_Rx_Command_ID_Control_Function();
 8000c06:	f000 f8c3 	bl	8000d90 <USB_Rx_Command_ID_Control_Function>
        break;
 8000c0a:	e013      	b.n	8000c34 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_PROCESS_TYPE_CONTROL_STATE:
        USB_Rx_Process_Type_Control_Function();
 8000c0c:	f000 f9b6 	bl	8000f7c <USB_Rx_Process_Type_Control_Function>
        break;
 8000c10:	e010      	b.n	8000c34 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_DATA_LENGTH_CONTROL_STATE:
        USB_Rx_Data_Length_Control_Function();
 8000c12:	f000 f9ef 	bl	8000ff4 <USB_Rx_Data_Length_Control_Function>
        break;
 8000c16:	e00d      	b.n	8000c34 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_DATA_CONTROL_STATE:
        USB_Rx_Data_Control_Function();
 8000c18:	f000 fa24 	bl	8001064 <USB_Rx_Data_Control_Function>
        break;
 8000c1c:	e00a      	b.n	8000c34 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_CHECKSUM_CONTROL_STATE:
        USB_Rx_Checksum_Control_Function();
 8000c1e:	f000 fa51 	bl	80010c4 <USB_Rx_Checksum_Control_Function>
        break;
 8000c22:	e007      	b.n	8000c34 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_STOP_BIT_CONTROL_STATE:
        USB_Rx_Stop_Bit_Control_Function();
 8000c24:	f000 faa8 	bl	8001178 <USB_Rx_Stop_Bit_Control_Function>
        break;
 8000c28:	e004      	b.n	8000c34 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_OPERATION_STATE:
        USB_Rx_Operation_Function(USB_Comm_ParametersLocal);
 8000c2a:	6878      	ldr	r0, [r7, #4]
 8000c2c:	f000 fae4 	bl	80011f8 <USB_Rx_Operation_Function>
        break;
 8000c30:	e000      	b.n	8000c34 <System_USB_Communication_Receive_Function+0x84>

    default:
        break;
 8000c32:	bf00      	nop
    }
}
 8000c34:	bf00      	nop
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20004f68 	.word	0x20004f68

08000c40 <USB_Rx_Wait_Packet_Function>:

void USB_Rx_Wait_Packet_Function(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
    if (!(USB_Comm_Parameters.USB_rx_parameters.usbRxFlag) &&
 8000c44:	4b10      	ldr	r3, [pc, #64]	@ (8000c88 <USB_Rx_Wait_Packet_Function+0x48>)
 8000c46:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000c4a:	f893 3aa4 	ldrb.w	r3, [r3, #2724]	@ 0xaa4
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d10d      	bne.n	8000c6e <USB_Rx_Wait_Packet_Function+0x2e>
        !(USB_Comm_Parameters.USB_rx_parameters.usbRxBufLen))
 8000c52:	4b0d      	ldr	r3, [pc, #52]	@ (8000c88 <USB_Rx_Wait_Packet_Function+0x48>)
 8000c54:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000c58:	f8b3 3aa2 	ldrh.w	r3, [r3, #2722]	@ 0xaa2
    if (!(USB_Comm_Parameters.USB_rx_parameters.usbRxFlag) &&
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d106      	bne.n	8000c6e <USB_Rx_Wait_Packet_Function+0x2e>
    {

        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 8000c60:	4b09      	ldr	r3, [pc, #36]	@ (8000c88 <USB_Rx_Wait_Packet_Function+0x48>)
 8000c62:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000c66:	2200      	movs	r2, #0
 8000c68:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
 8000c6c:	e006      	b.n	8000c7c <USB_Rx_Wait_Packet_Function+0x3c>
    }
    else
    {
    	USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_HEADER_CONTROL_STATE;
 8000c6e:	4b06      	ldr	r3, [pc, #24]	@ (8000c88 <USB_Rx_Wait_Packet_Function+0x48>)
 8000c70:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000c74:	2201      	movs	r2, #1
 8000c76:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }
}
 8000c7a:	bf00      	nop
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	20004f68 	.word	0x20004f68

08000c8c <USB_Rx_Header_Control_Function>:

void USB_Rx_Header_Control_Function(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_1_HEADER_1] != USB_PACKET_HEADER_1 && 
 8000c90:	4b16      	ldr	r3, [pc, #88]	@ (8000cec <USB_Rx_Header_Control_Function+0x60>)
 8000c92:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000c96:	f893 371a 	ldrb.w	r3, [r3, #1818]	@ 0x71a
 8000c9a:	2baa      	cmp	r3, #170	@ 0xaa
 8000c9c:	d01c      	beq.n	8000cd8 <USB_Rx_Header_Control_Function+0x4c>
       USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_2_HEADER_2] != USB_PACKET_HEADER_2)
 8000c9e:	4b13      	ldr	r3, [pc, #76]	@ (8000cec <USB_Rx_Header_Control_Function+0x60>)
 8000ca0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000ca4:	f893 371b 	ldrb.w	r3, [r3, #1819]	@ 0x71b
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_1_HEADER_1] != USB_PACKET_HEADER_1 && 
 8000ca8:	2b55      	cmp	r3, #85	@ 0x55
 8000caa:	d015      	beq.n	8000cd8 <USB_Rx_Header_Control_Function+0x4c>
    {
        USB_Rx_Packet_Reset();
 8000cac:	f000 fb04 	bl	80012b8 <USB_Rx_Packet_Reset>
        USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_HEADER;
 8000cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8000cec <USB_Rx_Header_Control_Function+0x60>)
 8000cb2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000cb6:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 8000cba:	f043 0302 	orr.w	r3, r3, #2
 8000cbe:	b29a      	uxth	r2, r3
 8000cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8000cec <USB_Rx_Header_Control_Function+0x60>)
 8000cc2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000cc6:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 8000cca:	4b08      	ldr	r3, [pc, #32]	@ (8000cec <USB_Rx_Header_Control_Function+0x60>)
 8000ccc:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
 8000cd6:	e006      	b.n	8000ce6 <USB_Rx_Header_Control_Function+0x5a>
    }
    else
    {
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_PACKET_TYPE_CONTROL_STATE;
 8000cd8:	4b04      	ldr	r3, [pc, #16]	@ (8000cec <USB_Rx_Header_Control_Function+0x60>)
 8000cda:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000cde:	2202      	movs	r2, #2
 8000ce0:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }   
}
 8000ce4:	bf00      	nop
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	20004f68 	.word	0x20004f68

08000cf0 <USB_Rx_Packet_Type_Control_Function>:

void USB_Rx_Packet_Type_Control_Function(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
    
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_TYPE_TEST &&
 8000cf4:	4b25      	ldr	r3, [pc, #148]	@ (8000d8c <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8000cf6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000cfa:	f893 371c 	ldrb.w	r3, [r3, #1820]	@ 0x71c
 8000cfe:	2b52      	cmp	r3, #82	@ 0x52
 8000d00:	d031      	beq.n	8000d66 <USB_Rx_Packet_Type_Control_Function+0x76>
       USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_TYPE_CONFIG &&
 8000d02:	4b22      	ldr	r3, [pc, #136]	@ (8000d8c <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8000d04:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000d08:	f893 371c 	ldrb.w	r3, [r3, #1820]	@ 0x71c
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_TYPE_TEST &&
 8000d0c:	2b57      	cmp	r3, #87	@ 0x57
 8000d0e:	d02a      	beq.n	8000d66 <USB_Rx_Packet_Type_Control_Function+0x76>
	   USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_FLASH &&
 8000d10:	4b1e      	ldr	r3, [pc, #120]	@ (8000d8c <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8000d12:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000d16:	f893 371c 	ldrb.w	r3, [r3, #1820]	@ 0x71c
       USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_TYPE_CONFIG &&
 8000d1a:	2b58      	cmp	r3, #88	@ 0x58
 8000d1c:	d023      	beq.n	8000d66 <USB_Rx_Packet_Type_Control_Function+0x76>
	   USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_FIRMWARE_UPDATE &&
 8000d1e:	4b1b      	ldr	r3, [pc, #108]	@ (8000d8c <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8000d20:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000d24:	f893 371c 	ldrb.w	r3, [r3, #1820]	@ 0x71c
	   USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_FLASH &&
 8000d28:	2b60      	cmp	r3, #96	@ 0x60
 8000d2a:	d01c      	beq.n	8000d66 <USB_Rx_Packet_Type_Control_Function+0x76>
	   USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_FLASH_DEBUG)
 8000d2c:	4b17      	ldr	r3, [pc, #92]	@ (8000d8c <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8000d2e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000d32:	f893 371c 	ldrb.w	r3, [r3, #1820]	@ 0x71c
	   USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_FIRMWARE_UPDATE &&
 8000d36:	2b59      	cmp	r3, #89	@ 0x59
 8000d38:	d015      	beq.n	8000d66 <USB_Rx_Packet_Type_Control_Function+0x76>
    {
        USB_Rx_Packet_Reset();
 8000d3a:	f000 fabd 	bl	80012b8 <USB_Rx_Packet_Reset>
        USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_PACKET_TYPE;
 8000d3e:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8000d40:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000d44:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 8000d48:	f043 0304 	orr.w	r3, r3, #4
 8000d4c:	b29a      	uxth	r2, r3
 8000d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d8c <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8000d50:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000d54:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 8000d58:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8000d5a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
 8000d64:	e010      	b.n	8000d88 <USB_Rx_Packet_Type_Control_Function+0x98>
    }
    else
    {
        USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE];
 8000d66:	4b09      	ldr	r3, [pc, #36]	@ (8000d8c <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8000d68:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000d6c:	f893 271c 	ldrb.w	r2, [r3, #1820]	@ 0x71c
 8000d70:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8000d72:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000d76:	f883 2aa6 	strb.w	r2, [r3, #2726]	@ 0xaa6
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_COMMAND_ID_CONTROL_STATE;
 8000d7a:	4b04      	ldr	r3, [pc, #16]	@ (8000d8c <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8000d7c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000d80:	2203      	movs	r2, #3
 8000d82:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }
}
 8000d86:	bf00      	nop
 8000d88:	bf00      	nop
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	20004f68 	.word	0x20004f68

08000d90 <USB_Rx_Command_ID_Control_Function>:

void USB_Rx_Command_ID_Control_Function(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
    switch (USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type)
 8000d94:	4b78      	ldr	r3, [pc, #480]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000d96:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000d9a:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 8000d9e:	3b52      	subs	r3, #82	@ 0x52
 8000da0:	2b0e      	cmp	r3, #14
 8000da2:	f200 80e5 	bhi.w	8000f70 <USB_Rx_Command_ID_Control_Function+0x1e0>
 8000da6:	a201      	add	r2, pc, #4	@ (adr r2, 8000dac <USB_Rx_Command_ID_Control_Function+0x1c>)
 8000da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dac:	08000de9 	.word	0x08000de9
 8000db0:	08000f71 	.word	0x08000f71
 8000db4:	08000f71 	.word	0x08000f71
 8000db8:	08000f71 	.word	0x08000f71
 8000dbc:	08000f71 	.word	0x08000f71
 8000dc0:	08000e49 	.word	0x08000e49
 8000dc4:	08000ea9 	.word	0x08000ea9
 8000dc8:	08000ea9 	.word	0x08000ea9
 8000dcc:	08000f71 	.word	0x08000f71
 8000dd0:	08000f71 	.word	0x08000f71
 8000dd4:	08000f71 	.word	0x08000f71
 8000dd8:	08000f71 	.word	0x08000f71
 8000ddc:	08000f71 	.word	0x08000f71
 8000de0:	08000f71 	.word	0x08000f71
 8000de4:	08000f11 	.word	0x08000f11
    {
    case USB_PACKET_PACKET_TYPE_TEST:
        switch (USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID])
 8000de8:	4b63      	ldr	r3, [pc, #396]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000dea:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000dee:	f893 371d 	ldrb.w	r3, [r3, #1821]	@ 0x71d
 8000df2:	3b10      	subs	r3, #16
 8000df4:	2b14      	cmp	r3, #20
 8000df6:	d810      	bhi.n	8000e1a <USB_Rx_Command_ID_Control_Function+0x8a>
            case USB_TEST_COMMAND_ID_ECG_STREAM:
            case USB_TEST_COMMAND_ID_FLASH_TEST:
            case USB_TEST_COMMAND_ID_SOFTWARE_RESET:


            	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.command.USB_test_command_id = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID];
 8000df8:	4b5f      	ldr	r3, [pc, #380]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000dfa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000dfe:	f893 271d 	ldrb.w	r2, [r3, #1821]	@ 0x71d
 8000e02:	4b5d      	ldr	r3, [pc, #372]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000e04:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000e08:	f883 2aa7 	strb.w	r2, [r3, #2727]	@ 0xaa7
                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_PROCESS_TYPE_CONTROL_STATE;
 8000e0c:	4b5a      	ldr	r3, [pc, #360]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000e0e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000e12:	2204      	movs	r2, #4
 8000e14:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
            break;
 8000e18:	e015      	b.n	8000e46 <USB_Rx_Command_ID_Control_Function+0xb6>
        
            default:
                USB_Rx_Packet_Reset();
 8000e1a:	f000 fa4d 	bl	80012b8 <USB_Rx_Packet_Reset>
                USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_INVALID_TEST_COMMAND_ID;
 8000e1e:	4b56      	ldr	r3, [pc, #344]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000e20:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000e24:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 8000e28:	f043 0308 	orr.w	r3, r3, #8
 8000e2c:	b29a      	uxth	r2, r3
 8000e2e:	4b52      	ldr	r3, [pc, #328]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000e30:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000e34:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 8000e38:	4b4f      	ldr	r3, [pc, #316]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000e3a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
            break;
 8000e44:	bf00      	nop
        }
    break;
 8000e46:	e094      	b.n	8000f72 <USB_Rx_Command_ID_Control_Function+0x1e2>

    case USB_PACKET_PACKET_TYPE_CONFIG:
        switch (USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID])
 8000e48:	4b4b      	ldr	r3, [pc, #300]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000e4a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000e4e:	f893 371d 	ldrb.w	r3, [r3, #1821]	@ 0x71d
 8000e52:	3b40      	subs	r3, #64	@ 0x40
 8000e54:	2b18      	cmp	r3, #24
 8000e56:	d810      	bhi.n	8000e7a <USB_Rx_Command_ID_Control_Function+0xea>
            case USB_COMMAND_ID_DEVICE_NOTCH_FREQUENCY:
            case USB_COMMAND_ID_DEVICE_NOTCH_Q_VALUE:
            case USB_COMMAND_ID_DEVICE_CHANGE_BAUDRATE:
            case USB_COMMAND_ID_DEVICE_UPDATE_REQUEST:

            	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.command.USB_config_command_id = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID];
 8000e58:	4b47      	ldr	r3, [pc, #284]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000e5a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000e5e:	f893 271d 	ldrb.w	r2, [r3, #1821]	@ 0x71d
 8000e62:	4b45      	ldr	r3, [pc, #276]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000e64:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000e68:	f883 2aa8 	strb.w	r2, [r3, #2728]	@ 0xaa8
                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_PROCESS_TYPE_CONTROL_STATE;
 8000e6c:	4b42      	ldr	r3, [pc, #264]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000e6e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000e72:	2204      	movs	r2, #4
 8000e74:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5

            break;
 8000e78:	e015      	b.n	8000ea6 <USB_Rx_Command_ID_Control_Function+0x116>

            default:

                USB_Rx_Packet_Reset();
 8000e7a:	f000 fa1d 	bl	80012b8 <USB_Rx_Packet_Reset>
                USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_INVALID_CONFIG_COMMAND_ID;
 8000e7e:	4b3e      	ldr	r3, [pc, #248]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000e80:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000e84:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 8000e88:	f043 0310 	orr.w	r3, r3, #16
 8000e8c:	b29a      	uxth	r2, r3
 8000e8e:	4b3a      	ldr	r3, [pc, #232]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000e90:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000e94:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 8000e98:	4b37      	ldr	r3, [pc, #220]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000e9a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5

            break;
 8000ea4:	bf00      	nop
        }
    break;
 8000ea6:	e064      	b.n	8000f72 <USB_Rx_Command_ID_Control_Function+0x1e2>
    case USB_PACKET_PACKET_FLASH:
    case USB_PACKET_PACKET_FLASH_DEBUG:
        switch (USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID])
 8000ea8:	4b33      	ldr	r3, [pc, #204]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000eaa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000eae:	f893 371d 	ldrb.w	r3, [r3, #1821]	@ 0x71d
 8000eb2:	2b61      	cmp	r3, #97	@ 0x61
 8000eb4:	dc02      	bgt.n	8000ebc <USB_Rx_Command_ID_Control_Function+0x12c>
 8000eb6:	2b60      	cmp	r3, #96	@ 0x60
 8000eb8:	da03      	bge.n	8000ec2 <USB_Rx_Command_ID_Control_Function+0x132>
 8000eba:	e013      	b.n	8000ee4 <USB_Rx_Command_ID_Control_Function+0x154>
 8000ebc:	3b63      	subs	r3, #99	@ 0x63
 8000ebe:	2b04      	cmp	r3, #4
 8000ec0:	d810      	bhi.n	8000ee4 <USB_Rx_Command_ID_Control_Function+0x154>
            case USB_COMMAND_ID_RECORD_FINISH:
            case USB_COMMAND_ID_RECORD_RECOVER:
            case USB_COMMAND_ID_RECORD_CANCEL:
            case USB_COMMAND_ID_FLASH_HEALTH_CONTROL:

            	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.command.USB_flash_command_id = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID];
 8000ec2:	4b2d      	ldr	r3, [pc, #180]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000ec4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000ec8:	f893 271d 	ldrb.w	r2, [r3, #1821]	@ 0x71d
 8000ecc:	4b2a      	ldr	r3, [pc, #168]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000ece:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000ed2:	f883 2aa9 	strb.w	r2, [r3, #2729]	@ 0xaa9
                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_PROCESS_TYPE_CONTROL_STATE;
 8000ed6:	4b28      	ldr	r3, [pc, #160]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000ed8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000edc:	2204      	movs	r2, #4
 8000ede:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
            break;
 8000ee2:	e015      	b.n	8000f10 <USB_Rx_Command_ID_Control_Function+0x180>

            default:
                USB_Rx_Packet_Reset();
 8000ee4:	f000 f9e8 	bl	80012b8 <USB_Rx_Packet_Reset>
                USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_INVALID_CONFIG_COMMAND_ID;
 8000ee8:	4b23      	ldr	r3, [pc, #140]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000eea:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000eee:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 8000ef2:	f043 0310 	orr.w	r3, r3, #16
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000efa:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000efe:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 8000f02:	4b1d      	ldr	r3, [pc, #116]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000f04:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000f08:	2200      	movs	r2, #0
 8000f0a:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
            break;
 8000f0e:	bf00      	nop
        }

        case USB_PACKET_FIRMWARE_UPDATE:
        	switch (USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID])
 8000f10:	4b19      	ldr	r3, [pc, #100]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000f12:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000f16:	f893 371d 	ldrb.w	r3, [r3, #1821]	@ 0x71d
 8000f1a:	3b10      	subs	r3, #16
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d810      	bhi.n	8000f42 <USB_Rx_Command_ID_Control_Function+0x1b2>
        	{
        		case USB_FIRMWARE_UPDATE_STATUS_REQ:
				case USB_FIRMWARE_UPDATE_READY:
				case USB_FIRMWARE_UPDATE_PACKET_INFO:

	            	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.command.USB_firmware_update_command_id = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID];
 8000f20:	4b15      	ldr	r3, [pc, #84]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000f22:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000f26:	f893 271d 	ldrb.w	r2, [r3, #1821]	@ 0x71d
 8000f2a:	4b13      	ldr	r3, [pc, #76]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000f2c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000f30:	f883 2aaa 	strb.w	r2, [r3, #2730]	@ 0xaaa
	                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_PROCESS_TYPE_CONTROL_STATE;
 8000f34:	4b10      	ldr	r3, [pc, #64]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000f36:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000f3a:	2204      	movs	r2, #4
 8000f3c:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5

					break;
 8000f40:	e015      	b.n	8000f6e <USB_Rx_Command_ID_Control_Function+0x1de>
				default:

	                USB_Rx_Packet_Reset();
 8000f42:	f000 f9b9 	bl	80012b8 <USB_Rx_Packet_Reset>
	                USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_INVALID_CONFIG_COMMAND_ID;
 8000f46:	4b0c      	ldr	r3, [pc, #48]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000f48:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000f4c:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 8000f50:	f043 0310 	orr.w	r3, r3, #16
 8000f54:	b29a      	uxth	r2, r3
 8000f56:	4b08      	ldr	r3, [pc, #32]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000f58:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000f5c:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
	                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 8000f60:	4b05      	ldr	r3, [pc, #20]	@ (8000f78 <USB_Rx_Command_ID_Control_Function+0x1e8>)
 8000f62:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000f66:	2200      	movs	r2, #0
 8000f68:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5

					break;
 8000f6c:	bf00      	nop
        	}
        	break;
 8000f6e:	e000      	b.n	8000f72 <USB_Rx_Command_ID_Control_Function+0x1e2>
    default:
        break;
 8000f70:	bf00      	nop
    }
}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	20004f68 	.word	0x20004f68

08000f7c <USB_Rx_Process_Type_Control_Function>:

void USB_Rx_Process_Type_Control_Function(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_5_PROCESS_TYPE] != USB_PACKET_PROCESS_TYPE_READ &&
 8000f80:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff0 <USB_Rx_Process_Type_Control_Function+0x74>)
 8000f82:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000f86:	f893 371e 	ldrb.w	r3, [r3, #1822]	@ 0x71e
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d01c      	beq.n	8000fc8 <USB_Rx_Process_Type_Control_Function+0x4c>
        USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_5_PROCESS_TYPE] != USB_PACKET_PROCESS_TYPE_WRITE)
 8000f8e:	4b18      	ldr	r3, [pc, #96]	@ (8000ff0 <USB_Rx_Process_Type_Control_Function+0x74>)
 8000f90:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000f94:	f893 371e 	ldrb.w	r3, [r3, #1822]	@ 0x71e
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_5_PROCESS_TYPE] != USB_PACKET_PROCESS_TYPE_READ &&
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d015      	beq.n	8000fc8 <USB_Rx_Process_Type_Control_Function+0x4c>
    {
            USB_Rx_Packet_Reset();
 8000f9c:	f000 f98c 	bl	80012b8 <USB_Rx_Packet_Reset>
            USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_INVALID_PROCESS_TYPE;
 8000fa0:	4b13      	ldr	r3, [pc, #76]	@ (8000ff0 <USB_Rx_Process_Type_Control_Function+0x74>)
 8000fa2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000fa6:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 8000faa:	f043 0320 	orr.w	r3, r3, #32
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff0 <USB_Rx_Process_Type_Control_Function+0x74>)
 8000fb2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000fb6:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
            USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 8000fba:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff0 <USB_Rx_Process_Type_Control_Function+0x74>)
 8000fbc:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
 8000fc6:	e010      	b.n	8000fea <USB_Rx_Process_Type_Control_Function+0x6e>
    }
    else
    {
    	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.process_type = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_5_PROCESS_TYPE];
 8000fc8:	4b09      	ldr	r3, [pc, #36]	@ (8000ff0 <USB_Rx_Process_Type_Control_Function+0x74>)
 8000fca:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000fce:	f893 271e 	ldrb.w	r2, [r3, #1822]	@ 0x71e
 8000fd2:	4b07      	ldr	r3, [pc, #28]	@ (8000ff0 <USB_Rx_Process_Type_Control_Function+0x74>)
 8000fd4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000fd8:	f883 2aab 	strb.w	r2, [r3, #2731]	@ 0xaab
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_DATA_LENGTH_CONTROL_STATE;
 8000fdc:	4b04      	ldr	r3, [pc, #16]	@ (8000ff0 <USB_Rx_Process_Type_Control_Function+0x74>)
 8000fde:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000fe2:	2205      	movs	r2, #5
 8000fe4:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }
}
 8000fe8:	bf00      	nop
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20004f68 	.word	0x20004f68

08000ff4 <USB_Rx_Data_Length_Control_Function>:

void USB_Rx_Data_Length_Control_Function(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_6_DATA_LEN_MSB] == 0 && USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_7_DATA_LEN_LSB] == 0)
 8000ff8:	4b19      	ldr	r3, [pc, #100]	@ (8001060 <USB_Rx_Data_Length_Control_Function+0x6c>)
 8000ffa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000ffe:	f893 371f 	ldrb.w	r3, [r3, #1823]	@ 0x71f
 8001002:	2b00      	cmp	r3, #0
 8001004:	d10d      	bne.n	8001022 <USB_Rx_Data_Length_Control_Function+0x2e>
 8001006:	4b16      	ldr	r3, [pc, #88]	@ (8001060 <USB_Rx_Data_Length_Control_Function+0x6c>)
 8001008:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800100c:	f893 3720 	ldrb.w	r3, [r3, #1824]	@ 0x720
 8001010:	2b00      	cmp	r3, #0
 8001012:	d106      	bne.n	8001022 <USB_Rx_Data_Length_Control_Function+0x2e>
    {
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_CHECKSUM_CONTROL_STATE;
 8001014:	4b12      	ldr	r3, [pc, #72]	@ (8001060 <USB_Rx_Data_Length_Control_Function+0x6c>)
 8001016:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800101a:	2207      	movs	r2, #7
 800101c:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
 8001020:	e019      	b.n	8001056 <USB_Rx_Data_Length_Control_Function+0x62>
    	{
            USB_Rx_Packet_Reset();
            USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_INVALID_DATA_LEN;
            USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
    	}
    	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len = (uint16_t)(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_6_DATA_LEN_MSB] << 8) | USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_7_DATA_LEN_LSB];
 8001022:	4b0f      	ldr	r3, [pc, #60]	@ (8001060 <USB_Rx_Data_Length_Control_Function+0x6c>)
 8001024:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001028:	f893 371f 	ldrb.w	r3, [r3, #1823]	@ 0x71f
 800102c:	021b      	lsls	r3, r3, #8
 800102e:	b29b      	uxth	r3, r3
 8001030:	4a0b      	ldr	r2, [pc, #44]	@ (8001060 <USB_Rx_Data_Length_Control_Function+0x6c>)
 8001032:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001036:	f892 2720 	ldrb.w	r2, [r2, #1824]	@ 0x720
 800103a:	4313      	orrs	r3, r2
 800103c:	b29a      	uxth	r2, r3
 800103e:	4b08      	ldr	r3, [pc, #32]	@ (8001060 <USB_Rx_Data_Length_Control_Function+0x6c>)
 8001040:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001044:	f8a3 2aac 	strh.w	r2, [r3, #2732]	@ 0xaac
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_DATA_CONTROL_STATE;
 8001048:	4b05      	ldr	r3, [pc, #20]	@ (8001060 <USB_Rx_Data_Length_Control_Function+0x6c>)
 800104a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800104e:	2206      	movs	r2, #6
 8001050:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }
}
 8001054:	bf00      	nop
 8001056:	bf00      	nop
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	20004f68 	.word	0x20004f68

08001064 <USB_Rx_Data_Control_Function>:

void USB_Rx_Data_Control_Function(void)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
    for(uint16_t i = 0; i < USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len; i++)
 800106a:	2300      	movs	r3, #0
 800106c:	80fb      	strh	r3, [r7, #6]
 800106e:	e012      	b.n	8001096 <USB_Rx_Data_Control_Function+0x32>
    {
    	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data[i] = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_DATA_START + i];
 8001070:	88fb      	ldrh	r3, [r7, #6]
 8001072:	3307      	adds	r3, #7
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	4912      	ldr	r1, [pc, #72]	@ (80010c0 <USB_Rx_Data_Control_Function+0x5c>)
 8001078:	440b      	add	r3, r1
 800107a:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800107e:	331a      	adds	r3, #26
 8001080:	7819      	ldrb	r1, [r3, #0]
 8001082:	4b0f      	ldr	r3, [pc, #60]	@ (80010c0 <USB_Rx_Data_Control_Function+0x5c>)
 8001084:	4413      	add	r3, r2
 8001086:	f503 536a 	add.w	r3, r3, #14976	@ 0x3a80
 800108a:	332e      	adds	r3, #46	@ 0x2e
 800108c:	460a      	mov	r2, r1
 800108e:	701a      	strb	r2, [r3, #0]
    for(uint16_t i = 0; i < USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len; i++)
 8001090:	88fb      	ldrh	r3, [r7, #6]
 8001092:	3301      	adds	r3, #1
 8001094:	80fb      	strh	r3, [r7, #6]
 8001096:	4b0a      	ldr	r3, [pc, #40]	@ (80010c0 <USB_Rx_Data_Control_Function+0x5c>)
 8001098:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800109c:	f8b3 3aac 	ldrh.w	r3, [r3, #2732]	@ 0xaac
 80010a0:	88fa      	ldrh	r2, [r7, #6]
 80010a2:	429a      	cmp	r2, r3
 80010a4:	d3e4      	bcc.n	8001070 <USB_Rx_Data_Control_Function+0xc>
    }

    USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_CHECKSUM_CONTROL_STATE;
 80010a6:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <USB_Rx_Data_Control_Function+0x5c>)
 80010a8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80010ac:	2207      	movs	r2, #7
 80010ae:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
}
 80010b2:	bf00      	nop
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20004f68 	.word	0x20004f68

080010c4 <USB_Rx_Checksum_Control_Function>:

void USB_Rx_Checksum_Control_Function(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
    for(uint16_t i = USB_INDEX_3_PACKET_TYPE; i < (USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len + USB_INDEX_DATA_START); i++)
 80010ca:	2302      	movs	r3, #2
 80010cc:	80fb      	strh	r3, [r7, #6]
 80010ce:	e015      	b.n	80010fc <USB_Rx_Checksum_Control_Function+0x38>
    {
    	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.checksum = USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.checksum ^ USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[i];
 80010d0:	4b28      	ldr	r3, [pc, #160]	@ (8001174 <USB_Rx_Checksum_Control_Function+0xb0>)
 80010d2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80010d6:	f893 2e36 	ldrb.w	r2, [r3, #3638]	@ 0xe36
 80010da:	88fb      	ldrh	r3, [r7, #6]
 80010dc:	4925      	ldr	r1, [pc, #148]	@ (8001174 <USB_Rx_Checksum_Control_Function+0xb0>)
 80010de:	440b      	add	r3, r1
 80010e0:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80010e4:	331a      	adds	r3, #26
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	4053      	eors	r3, r2
 80010ea:	b2da      	uxtb	r2, r3
 80010ec:	4b21      	ldr	r3, [pc, #132]	@ (8001174 <USB_Rx_Checksum_Control_Function+0xb0>)
 80010ee:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80010f2:	f883 2e36 	strb.w	r2, [r3, #3638]	@ 0xe36
    for(uint16_t i = USB_INDEX_3_PACKET_TYPE; i < (USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len + USB_INDEX_DATA_START); i++)
 80010f6:	88fb      	ldrh	r3, [r7, #6]
 80010f8:	3301      	adds	r3, #1
 80010fa:	80fb      	strh	r3, [r7, #6]
 80010fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001174 <USB_Rx_Checksum_Control_Function+0xb0>)
 80010fe:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001102:	f8b3 3aac 	ldrh.w	r3, [r3, #2732]	@ 0xaac
 8001106:	1d9a      	adds	r2, r3, #6
 8001108:	88fb      	ldrh	r3, [r7, #6]
 800110a:	429a      	cmp	r2, r3
 800110c:	dae0      	bge.n	80010d0 <USB_Rx_Checksum_Control_Function+0xc>
    }

    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_DATA_START + USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len] != USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.checksum)
 800110e:	4b19      	ldr	r3, [pc, #100]	@ (8001174 <USB_Rx_Checksum_Control_Function+0xb0>)
 8001110:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001114:	f8b3 3aac 	ldrh.w	r3, [r3, #2732]	@ 0xaac
 8001118:	3307      	adds	r3, #7
 800111a:	4a16      	ldr	r2, [pc, #88]	@ (8001174 <USB_Rx_Checksum_Control_Function+0xb0>)
 800111c:	4413      	add	r3, r2
 800111e:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8001122:	331a      	adds	r3, #26
 8001124:	781a      	ldrb	r2, [r3, #0]
 8001126:	4b13      	ldr	r3, [pc, #76]	@ (8001174 <USB_Rx_Checksum_Control_Function+0xb0>)
 8001128:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800112c:	f893 3e36 	ldrb.w	r3, [r3, #3638]	@ 0xe36
 8001130:	429a      	cmp	r2, r3
 8001132:	d015      	beq.n	8001160 <USB_Rx_Checksum_Control_Function+0x9c>
    {
        USB_Rx_Packet_Reset();
 8001134:	f000 f8c0 	bl	80012b8 <USB_Rx_Packet_Reset>
        USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_CHECKSUM;
 8001138:	4b0e      	ldr	r3, [pc, #56]	@ (8001174 <USB_Rx_Checksum_Control_Function+0xb0>)
 800113a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800113e:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 8001142:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001146:	b29a      	uxth	r2, r3
 8001148:	4b0a      	ldr	r3, [pc, #40]	@ (8001174 <USB_Rx_Checksum_Control_Function+0xb0>)
 800114a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800114e:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 8001152:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <USB_Rx_Checksum_Control_Function+0xb0>)
 8001154:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001158:	2200      	movs	r2, #0
 800115a:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }
    else
    {
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_STOP_BIT_CONTROL_STATE;
    }
}
 800115e:	e005      	b.n	800116c <USB_Rx_Checksum_Control_Function+0xa8>
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_STOP_BIT_CONTROL_STATE;
 8001160:	4b04      	ldr	r3, [pc, #16]	@ (8001174 <USB_Rx_Checksum_Control_Function+0xb0>)
 8001162:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001166:	2208      	movs	r2, #8
 8001168:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	20004f68 	.word	0x20004f68

08001178 <USB_Rx_Stop_Bit_Control_Function>:

void USB_Rx_Stop_Bit_Control_Function(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[6 + USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len + 2] != USB_PACKET_FOOTER_1 &&
 800117c:	4b1d      	ldr	r3, [pc, #116]	@ (80011f4 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 800117e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001182:	f8b3 3aac 	ldrh.w	r3, [r3, #2732]	@ 0xaac
 8001186:	3308      	adds	r3, #8
 8001188:	4a1a      	ldr	r2, [pc, #104]	@ (80011f4 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 800118a:	4413      	add	r3, r2
 800118c:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8001190:	331a      	adds	r3, #26
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b55      	cmp	r3, #85	@ 0x55
 8001196:	d023      	beq.n	80011e0 <USB_Rx_Stop_Bit_Control_Function+0x68>
       USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[6 + USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len + 3] != USB_PACKET_FOOTER_2)
 8001198:	4b16      	ldr	r3, [pc, #88]	@ (80011f4 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 800119a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800119e:	f8b3 3aac 	ldrh.w	r3, [r3, #2732]	@ 0xaac
 80011a2:	3309      	adds	r3, #9
 80011a4:	4a13      	ldr	r2, [pc, #76]	@ (80011f4 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 80011a6:	4413      	add	r3, r2
 80011a8:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80011ac:	331a      	adds	r3, #26
 80011ae:	781b      	ldrb	r3, [r3, #0]
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[6 + USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len + 2] != USB_PACKET_FOOTER_1 &&
 80011b0:	2baa      	cmp	r3, #170	@ 0xaa
 80011b2:	d015      	beq.n	80011e0 <USB_Rx_Stop_Bit_Control_Function+0x68>
    {
        USB_Rx_Packet_Reset();
 80011b4:	f000 f880 	bl	80012b8 <USB_Rx_Packet_Reset>
        USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_FOOTER;
 80011b8:	4b0e      	ldr	r3, [pc, #56]	@ (80011f4 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 80011ba:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80011be:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 80011c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	4b0a      	ldr	r3, [pc, #40]	@ (80011f4 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 80011ca:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80011ce:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 80011d2:	4b08      	ldr	r3, [pc, #32]	@ (80011f4 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 80011d4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80011d8:	2200      	movs	r2, #0
 80011da:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
 80011de:	e006      	b.n	80011ee <USB_Rx_Stop_Bit_Control_Function+0x76>
    }
    else
    {
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_OPERATION_STATE;
 80011e0:	4b04      	ldr	r3, [pc, #16]	@ (80011f4 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 80011e2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80011e6:	2209      	movs	r2, #9
 80011e8:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }
}
 80011ec:	bf00      	nop
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20004f68 	.word	0x20004f68

080011f8 <USB_Rx_Operation_Function>:

void USB_Rx_Operation_Function(USBCommParameters_t *USB_Comm_ParametersLocal)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
    if(USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type == USB_PACKET_PACKET_TYPE_TEST)
 8001200:	4b2c      	ldr	r3, [pc, #176]	@ (80012b4 <USB_Rx_Operation_Function+0xbc>)
 8001202:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001206:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 800120a:	2b52      	cmp	r3, #82	@ 0x52
 800120c:	d108      	bne.n	8001220 <USB_Rx_Operation_Function+0x28>
    {
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800120e:	4b29      	ldr	r3, [pc, #164]	@ (80012b4 <USB_Rx_Operation_Function+0xbc>)
 8001210:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001214:	2200      	movs	r2, #0
 8001216:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5

        USB_Rx_Packet_Reset();
 800121a:	f000 f84d 	bl	80012b8 <USB_Rx_Packet_Reset>

    	USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;

    	USB_Rx_Packet_Reset();
    }
}
 800121e:	e044      	b.n	80012aa <USB_Rx_Operation_Function+0xb2>
    else if(USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type == USB_PACKET_PACKET_TYPE_CONFIG)
 8001220:	4b24      	ldr	r3, [pc, #144]	@ (80012b4 <USB_Rx_Operation_Function+0xbc>)
 8001222:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001226:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 800122a:	2b57      	cmp	r3, #87	@ 0x57
 800122c:	d108      	bne.n	8001240 <USB_Rx_Operation_Function+0x48>
    	USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800122e:	4b21      	ldr	r3, [pc, #132]	@ (80012b4 <USB_Rx_Operation_Function+0xbc>)
 8001230:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001234:	2200      	movs	r2, #0
 8001236:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    	USB_Rx_Packet_Reset();
 800123a:	f000 f83d 	bl	80012b8 <USB_Rx_Packet_Reset>
}
 800123e:	e034      	b.n	80012aa <USB_Rx_Operation_Function+0xb2>
    else if(USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type == USB_PACKET_PACKET_FLASH)
 8001240:	4b1c      	ldr	r3, [pc, #112]	@ (80012b4 <USB_Rx_Operation_Function+0xbc>)
 8001242:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001246:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 800124a:	2b58      	cmp	r3, #88	@ 0x58
 800124c:	d108      	bne.n	8001260 <USB_Rx_Operation_Function+0x68>
    	USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800124e:	4b19      	ldr	r3, [pc, #100]	@ (80012b4 <USB_Rx_Operation_Function+0xbc>)
 8001250:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001254:	2200      	movs	r2, #0
 8001256:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    	USB_Rx_Packet_Reset();
 800125a:	f000 f82d 	bl	80012b8 <USB_Rx_Packet_Reset>
}
 800125e:	e024      	b.n	80012aa <USB_Rx_Operation_Function+0xb2>
    else if(USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type == USB_PACKET_PACKET_FLASH_DEBUG)
 8001260:	4b14      	ldr	r3, [pc, #80]	@ (80012b4 <USB_Rx_Operation_Function+0xbc>)
 8001262:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001266:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 800126a:	2b59      	cmp	r3, #89	@ 0x59
 800126c:	d108      	bne.n	8001280 <USB_Rx_Operation_Function+0x88>
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800126e:	4b11      	ldr	r3, [pc, #68]	@ (80012b4 <USB_Rx_Operation_Function+0xbc>)
 8001270:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001274:	2200      	movs	r2, #0
 8001276:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    	USB_Rx_Packet_Reset();        
 800127a:	f000 f81d 	bl	80012b8 <USB_Rx_Packet_Reset>
}
 800127e:	e014      	b.n	80012aa <USB_Rx_Operation_Function+0xb2>
    else if(USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type == USB_PACKET_FIRMWARE_UPDATE)
 8001280:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <USB_Rx_Operation_Function+0xbc>)
 8001282:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001286:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 800128a:	2b60      	cmp	r3, #96	@ 0x60
 800128c:	d10d      	bne.n	80012aa <USB_Rx_Operation_Function+0xb2>
    	memcpy((void *)USB_Comm_ParametersLocal, (const void *)&USB_Comm_Parameters, sizeof(USB_Comm_Parameters));
 800128e:	f644 623a 	movw	r2, #20026	@ 0x4e3a
 8001292:	4908      	ldr	r1, [pc, #32]	@ (80012b4 <USB_Rx_Operation_Function+0xbc>)
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f00b fabd 	bl	800c814 <memcpy>
    	USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800129a:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <USB_Rx_Operation_Function+0xbc>)
 800129c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80012a0:	2200      	movs	r2, #0
 80012a2:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    	USB_Rx_Packet_Reset();
 80012a6:	f000 f807 	bl	80012b8 <USB_Rx_Packet_Reset>
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	20004f68 	.word	0x20004f68

080012b8 <USB_Rx_Packet_Reset>:


static void USB_Rx_Packet_Reset(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
    memset(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf, 0 , sizeof(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf));
 80012bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012c0:	2100      	movs	r1, #0
 80012c2:	480b      	ldr	r0, [pc, #44]	@ (80012f0 <USB_Rx_Packet_Reset+0x38>)
 80012c4:	f00b fa7a 	bl	800c7bc <memset>
    memset(&USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info, 0 , sizeof(USBRxPacketInfo_t));
 80012c8:	f241 3292 	movw	r2, #5010	@ 0x1392
 80012cc:	2100      	movs	r1, #0
 80012ce:	4809      	ldr	r0, [pc, #36]	@ (80012f4 <USB_Rx_Packet_Reset+0x3c>)
 80012d0:	f00b fa74 	bl	800c7bc <memset>
    USB_Comm_Parameters.USB_rx_parameters.usbRxFlag = 0;
 80012d4:	4b08      	ldr	r3, [pc, #32]	@ (80012f8 <USB_Rx_Packet_Reset+0x40>)
 80012d6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80012da:	2200      	movs	r2, #0
 80012dc:	f883 2aa4 	strb.w	r2, [r3, #2724]	@ 0xaa4
    USB_Comm_Parameters.USB_rx_parameters.usbRxBufLen = 0;
 80012e0:	4b05      	ldr	r3, [pc, #20]	@ (80012f8 <USB_Rx_Packet_Reset+0x40>)
 80012e2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80012e6:	2200      	movs	r2, #0
 80012e8:	f8a3 2aa2 	strh.w	r2, [r3, #2722]	@ 0xaa2
}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20007682 	.word	0x20007682
 80012f4:	20008a0e 	.word	0x20008a0e
 80012f8:	20004f68 	.word	0x20004f68

080012fc <USB_RXCallback>:

void USB_RXCallback(uint8_t *buf, uint32_t *len)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
    memcpy(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf, buf, *len);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	461a      	mov	r2, r3
 800130c:	6879      	ldr	r1, [r7, #4]
 800130e:	480a      	ldr	r0, [pc, #40]	@ (8001338 <USB_RXCallback+0x3c>)
 8001310:	f00b fa80 	bl	800c814 <memcpy>
    USB_Comm_Parameters.USB_rx_parameters.usbRxBufLen = *len;
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	b29a      	uxth	r2, r3
 800131a:	4b08      	ldr	r3, [pc, #32]	@ (800133c <USB_RXCallback+0x40>)
 800131c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001320:	f8a3 2aa2 	strh.w	r2, [r3, #2722]	@ 0xaa2
    USB_Comm_Parameters.USB_rx_parameters.usbRxFlag = 1;
 8001324:	4b05      	ldr	r3, [pc, #20]	@ (800133c <USB_RXCallback+0x40>)
 8001326:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800132a:	2201      	movs	r2, #1
 800132c:	f883 2aa4 	strb.w	r2, [r3, #2724]	@ 0xaa4
}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20007682 	.word	0x20007682
 800133c:	20004f68 	.word	0x20004f68

08001340 <USB_Transmit>:

uint8_t Calculate_Checksum(const uint8_t* buf, uint16_t len);


uint8_t USB_Transmit(uint8_t* Buf, uint16_t len)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	460b      	mov	r3, r1
 800134a:	807b      	strh	r3, [r7, #2]
    uint8_t usb_transmit_status = CDC_Transmit_HS(Buf, len);
 800134c:	887b      	ldrh	r3, [r7, #2]
 800134e:	4619      	mov	r1, r3
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f002 f98f 	bl	8003674 <CDC_Transmit_HS>
 8001356:	4603      	mov	r3, r0
 8001358:	73fb      	strb	r3, [r7, #15]
    return usb_transmit_status;
 800135a:	7bfb      	ldrb	r3, [r7, #15]
}
 800135c:	4618      	mov	r0, r3
 800135e:	3710      	adds	r7, #16
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}

08001364 <USB_Prepare_Transmit_Buffer>:

USBTxParameters_t* USB_Prepare_Transmit_Buffer(uint8_t packet_type, uint8_t command, uint8_t status_code, uint16_t data_len, const uint8_t* data)
{
 8001364:	b590      	push	{r4, r7, lr}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	4604      	mov	r4, r0
 800136c:	4608      	mov	r0, r1
 800136e:	4611      	mov	r1, r2
 8001370:	461a      	mov	r2, r3
 8001372:	4623      	mov	r3, r4
 8001374:	71fb      	strb	r3, [r7, #7]
 8001376:	4603      	mov	r3, r0
 8001378:	71bb      	strb	r3, [r7, #6]
 800137a:	460b      	mov	r3, r1
 800137c:	717b      	strb	r3, [r7, #5]
 800137e:	4613      	mov	r3, r2
 8001380:	807b      	strh	r3, [r7, #2]
    static USBTxParameters_t txPacket;
    uint16_t index = 0;
 8001382:	2300      	movs	r3, #0
 8001384:	81fb      	strh	r3, [r7, #14]
    

    txPacket.usbTxBuf[index++] = USB_PACKET_HEADER_1;
 8001386:	89fb      	ldrh	r3, [r7, #14]
 8001388:	1c5a      	adds	r2, r3, #1
 800138a:	81fa      	strh	r2, [r7, #14]
 800138c:	461a      	mov	r2, r3
 800138e:	4b36      	ldr	r3, [pc, #216]	@ (8001468 <USB_Prepare_Transmit_Buffer+0x104>)
 8001390:	21aa      	movs	r1, #170	@ 0xaa
 8001392:	5499      	strb	r1, [r3, r2]
    txPacket.usbTxBuf[index++] = USB_PACKET_HEADER_2;
 8001394:	89fb      	ldrh	r3, [r7, #14]
 8001396:	1c5a      	adds	r2, r3, #1
 8001398:	81fa      	strh	r2, [r7, #14]
 800139a:	461a      	mov	r2, r3
 800139c:	4b32      	ldr	r3, [pc, #200]	@ (8001468 <USB_Prepare_Transmit_Buffer+0x104>)
 800139e:	2155      	movs	r1, #85	@ 0x55
 80013a0:	5499      	strb	r1, [r3, r2]
    txPacket.usbTxBuf[index++] = packet_type;
 80013a2:	89fb      	ldrh	r3, [r7, #14]
 80013a4:	1c5a      	adds	r2, r3, #1
 80013a6:	81fa      	strh	r2, [r7, #14]
 80013a8:	4619      	mov	r1, r3
 80013aa:	4a2f      	ldr	r2, [pc, #188]	@ (8001468 <USB_Prepare_Transmit_Buffer+0x104>)
 80013ac:	79fb      	ldrb	r3, [r7, #7]
 80013ae:	5453      	strb	r3, [r2, r1]
    txPacket.usbTxBuf[index++] = command;
 80013b0:	89fb      	ldrh	r3, [r7, #14]
 80013b2:	1c5a      	adds	r2, r3, #1
 80013b4:	81fa      	strh	r2, [r7, #14]
 80013b6:	4619      	mov	r1, r3
 80013b8:	4a2b      	ldr	r2, [pc, #172]	@ (8001468 <USB_Prepare_Transmit_Buffer+0x104>)
 80013ba:	79bb      	ldrb	r3, [r7, #6]
 80013bc:	5453      	strb	r3, [r2, r1]
    txPacket.usbTxBuf[index++] = status_code;       // flash için bir response'dir
 80013be:	89fb      	ldrh	r3, [r7, #14]
 80013c0:	1c5a      	adds	r2, r3, #1
 80013c2:	81fa      	strh	r2, [r7, #14]
 80013c4:	4619      	mov	r1, r3
 80013c6:	4a28      	ldr	r2, [pc, #160]	@ (8001468 <USB_Prepare_Transmit_Buffer+0x104>)
 80013c8:	797b      	ldrb	r3, [r7, #5]
 80013ca:	5453      	strb	r3, [r2, r1]
    txPacket.usbTxBuf[index++] = data_len >> 8;
 80013cc:	887b      	ldrh	r3, [r7, #2]
 80013ce:	0a1b      	lsrs	r3, r3, #8
 80013d0:	b299      	uxth	r1, r3
 80013d2:	89fb      	ldrh	r3, [r7, #14]
 80013d4:	1c5a      	adds	r2, r3, #1
 80013d6:	81fa      	strh	r2, [r7, #14]
 80013d8:	461a      	mov	r2, r3
 80013da:	b2c9      	uxtb	r1, r1
 80013dc:	4b22      	ldr	r3, [pc, #136]	@ (8001468 <USB_Prepare_Transmit_Buffer+0x104>)
 80013de:	5499      	strb	r1, [r3, r2]
    txPacket.usbTxBuf[index++] = data_len & 0xFF;
 80013e0:	89fb      	ldrh	r3, [r7, #14]
 80013e2:	1c5a      	adds	r2, r3, #1
 80013e4:	81fa      	strh	r2, [r7, #14]
 80013e6:	461a      	mov	r2, r3
 80013e8:	887b      	ldrh	r3, [r7, #2]
 80013ea:	b2d9      	uxtb	r1, r3
 80013ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001468 <USB_Prepare_Transmit_Buffer+0x104>)
 80013ee:	5499      	strb	r1, [r3, r2]

    if (data != NULL && data_len > 0)
 80013f0:	6a3b      	ldr	r3, [r7, #32]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d00e      	beq.n	8001414 <USB_Prepare_Transmit_Buffer+0xb0>
 80013f6:	887b      	ldrh	r3, [r7, #2]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d00b      	beq.n	8001414 <USB_Prepare_Transmit_Buffer+0xb0>
    {
        memcpy(&txPacket.usbTxBuf[index], data, data_len);
 80013fc:	89fb      	ldrh	r3, [r7, #14]
 80013fe:	4a1a      	ldr	r2, [pc, #104]	@ (8001468 <USB_Prepare_Transmit_Buffer+0x104>)
 8001400:	4413      	add	r3, r2
 8001402:	887a      	ldrh	r2, [r7, #2]
 8001404:	6a39      	ldr	r1, [r7, #32]
 8001406:	4618      	mov	r0, r3
 8001408:	f00b fa04 	bl	800c814 <memcpy>
        index += data_len;
 800140c:	89fa      	ldrh	r2, [r7, #14]
 800140e:	887b      	ldrh	r3, [r7, #2]
 8001410:	4413      	add	r3, r2
 8001412:	81fb      	strh	r3, [r7, #14]
        
    }
    
    uint8_t checksum = Calculate_Checksum(&txPacket.usbTxBuf[USB_INDEX_3_PACKET_TYPE], USB_CONSTANT_PACKET_VALUES_FOR_CHECKSUM + data_len);
 8001414:	887b      	ldrh	r3, [r7, #2]
 8001416:	3305      	adds	r3, #5
 8001418:	b29b      	uxth	r3, r3
 800141a:	4619      	mov	r1, r3
 800141c:	4813      	ldr	r0, [pc, #76]	@ (800146c <USB_Prepare_Transmit_Buffer+0x108>)
 800141e:	f000 f827 	bl	8001470 <Calculate_Checksum>
 8001422:	4603      	mov	r3, r0
 8001424:	737b      	strb	r3, [r7, #13]
    txPacket.usbTxBuf[index++] = checksum;
 8001426:	89fb      	ldrh	r3, [r7, #14]
 8001428:	1c5a      	adds	r2, r3, #1
 800142a:	81fa      	strh	r2, [r7, #14]
 800142c:	4619      	mov	r1, r3
 800142e:	4a0e      	ldr	r2, [pc, #56]	@ (8001468 <USB_Prepare_Transmit_Buffer+0x104>)
 8001430:	7b7b      	ldrb	r3, [r7, #13]
 8001432:	5453      	strb	r3, [r2, r1]

    txPacket.usbTxBuf[index++] = USB_PACKET_FOOTER_1;
 8001434:	89fb      	ldrh	r3, [r7, #14]
 8001436:	1c5a      	adds	r2, r3, #1
 8001438:	81fa      	strh	r2, [r7, #14]
 800143a:	461a      	mov	r2, r3
 800143c:	4b0a      	ldr	r3, [pc, #40]	@ (8001468 <USB_Prepare_Transmit_Buffer+0x104>)
 800143e:	2155      	movs	r1, #85	@ 0x55
 8001440:	5499      	strb	r1, [r3, r2]
    txPacket.usbTxBuf[index++] = USB_PACKET_FOOTER_2;
 8001442:	89fb      	ldrh	r3, [r7, #14]
 8001444:	1c5a      	adds	r2, r3, #1
 8001446:	81fa      	strh	r2, [r7, #14]
 8001448:	461a      	mov	r2, r3
 800144a:	4b07      	ldr	r3, [pc, #28]	@ (8001468 <USB_Prepare_Transmit_Buffer+0x104>)
 800144c:	21aa      	movs	r1, #170	@ 0xaa
 800144e:	5499      	strb	r1, [r3, r2]

    txPacket.usbTxBufLen = index;
 8001450:	4b05      	ldr	r3, [pc, #20]	@ (8001468 <USB_Prepare_Transmit_Buffer+0x104>)
 8001452:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001456:	461a      	mov	r2, r3
 8001458:	89fb      	ldrh	r3, [r7, #14]
 800145a:	f8a2 3388 	strh.w	r3, [r2, #904]	@ 0x388

    return &txPacket;
 800145e:	4b02      	ldr	r3, [pc, #8]	@ (8001468 <USB_Prepare_Transmit_Buffer+0x104>)
}
 8001460:	4618      	mov	r0, r3
 8001462:	3714      	adds	r7, #20
 8001464:	46bd      	mov	sp, r7
 8001466:	bd90      	pop	{r4, r7, pc}
 8001468:	20009da4 	.word	0x20009da4
 800146c:	20009da6 	.word	0x20009da6

08001470 <Calculate_Checksum>:

uint8_t Calculate_Checksum(const uint8_t* buf, uint16_t len)
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	807b      	strh	r3, [r7, #2]
    uint8_t sum = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++)
 8001480:	2300      	movs	r3, #0
 8001482:	81bb      	strh	r3, [r7, #12]
 8001484:	e009      	b.n	800149a <Calculate_Checksum+0x2a>
    {
        sum ^= buf[i];
 8001486:	89bb      	ldrh	r3, [r7, #12]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	4413      	add	r3, r2
 800148c:	781a      	ldrb	r2, [r3, #0]
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	4053      	eors	r3, r2
 8001492:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++)
 8001494:	89bb      	ldrh	r3, [r7, #12]
 8001496:	3301      	adds	r3, #1
 8001498:	81bb      	strh	r3, [r7, #12]
 800149a:	89ba      	ldrh	r2, [r7, #12]
 800149c:	887b      	ldrh	r3, [r7, #2]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d3f1      	bcc.n	8001486 <Calculate_Checksum+0x16>
    }
    return sum;
 80014a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3714      	adds	r7, #20
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	460b      	mov	r3, r1
 80014ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80014bc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80014c0:	f002 fd00 	bl	8003ec4 <USBD_static_malloc>
 80014c4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d109      	bne.n	80014e0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	32b0      	adds	r2, #176	@ 0xb0
 80014d6:	2100      	movs	r1, #0
 80014d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80014dc:	2302      	movs	r3, #2
 80014de:	e0d4      	b.n	800168a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80014e0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80014e4:	2100      	movs	r1, #0
 80014e6:	68f8      	ldr	r0, [r7, #12]
 80014e8:	f00b f968 	bl	800c7bc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	32b0      	adds	r2, #176	@ 0xb0
 80014f6:	68f9      	ldr	r1, [r7, #12]
 80014f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	32b0      	adds	r2, #176	@ 0xb0
 8001506:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	7c1b      	ldrb	r3, [r3, #16]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d138      	bne.n	800158a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8001518:	4b5e      	ldr	r3, [pc, #376]	@ (8001694 <USBD_CDC_Init+0x1e4>)
 800151a:	7819      	ldrb	r1, [r3, #0]
 800151c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001520:	2202      	movs	r2, #2
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f002 fb5d 	bl	8003be2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8001528:	4b5a      	ldr	r3, [pc, #360]	@ (8001694 <USBD_CDC_Init+0x1e4>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	f003 020f 	and.w	r2, r3, #15
 8001530:	6879      	ldr	r1, [r7, #4]
 8001532:	4613      	mov	r3, r2
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	4413      	add	r3, r2
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	440b      	add	r3, r1
 800153c:	3324      	adds	r3, #36	@ 0x24
 800153e:	2201      	movs	r2, #1
 8001540:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8001542:	4b55      	ldr	r3, [pc, #340]	@ (8001698 <USBD_CDC_Init+0x1e8>)
 8001544:	7819      	ldrb	r1, [r3, #0]
 8001546:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800154a:	2202      	movs	r2, #2
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f002 fb48 	bl	8003be2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8001552:	4b51      	ldr	r3, [pc, #324]	@ (8001698 <USBD_CDC_Init+0x1e8>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	f003 020f 	and.w	r2, r3, #15
 800155a:	6879      	ldr	r1, [r7, #4]
 800155c:	4613      	mov	r3, r2
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	4413      	add	r3, r2
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	440b      	add	r3, r1
 8001566:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800156a:	2201      	movs	r2, #1
 800156c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800156e:	4b4b      	ldr	r3, [pc, #300]	@ (800169c <USBD_CDC_Init+0x1ec>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	f003 020f 	and.w	r2, r3, #15
 8001576:	6879      	ldr	r1, [r7, #4]
 8001578:	4613      	mov	r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	4413      	add	r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	440b      	add	r3, r1
 8001582:	3326      	adds	r3, #38	@ 0x26
 8001584:	2210      	movs	r2, #16
 8001586:	801a      	strh	r2, [r3, #0]
 8001588:	e035      	b.n	80015f6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800158a:	4b42      	ldr	r3, [pc, #264]	@ (8001694 <USBD_CDC_Init+0x1e4>)
 800158c:	7819      	ldrb	r1, [r3, #0]
 800158e:	2340      	movs	r3, #64	@ 0x40
 8001590:	2202      	movs	r2, #2
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f002 fb25 	bl	8003be2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8001598:	4b3e      	ldr	r3, [pc, #248]	@ (8001694 <USBD_CDC_Init+0x1e4>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	f003 020f 	and.w	r2, r3, #15
 80015a0:	6879      	ldr	r1, [r7, #4]
 80015a2:	4613      	mov	r3, r2
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	4413      	add	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	440b      	add	r3, r1
 80015ac:	3324      	adds	r3, #36	@ 0x24
 80015ae:	2201      	movs	r2, #1
 80015b0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80015b2:	4b39      	ldr	r3, [pc, #228]	@ (8001698 <USBD_CDC_Init+0x1e8>)
 80015b4:	7819      	ldrb	r1, [r3, #0]
 80015b6:	2340      	movs	r3, #64	@ 0x40
 80015b8:	2202      	movs	r2, #2
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f002 fb11 	bl	8003be2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80015c0:	4b35      	ldr	r3, [pc, #212]	@ (8001698 <USBD_CDC_Init+0x1e8>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	f003 020f 	and.w	r2, r3, #15
 80015c8:	6879      	ldr	r1, [r7, #4]
 80015ca:	4613      	mov	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	440b      	add	r3, r1
 80015d4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80015d8:	2201      	movs	r2, #1
 80015da:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80015dc:	4b2f      	ldr	r3, [pc, #188]	@ (800169c <USBD_CDC_Init+0x1ec>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	f003 020f 	and.w	r2, r3, #15
 80015e4:	6879      	ldr	r1, [r7, #4]
 80015e6:	4613      	mov	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4413      	add	r3, r2
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	440b      	add	r3, r1
 80015f0:	3326      	adds	r3, #38	@ 0x26
 80015f2:	2210      	movs	r2, #16
 80015f4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80015f6:	4b29      	ldr	r3, [pc, #164]	@ (800169c <USBD_CDC_Init+0x1ec>)
 80015f8:	7819      	ldrb	r1, [r3, #0]
 80015fa:	2308      	movs	r3, #8
 80015fc:	2203      	movs	r2, #3
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f002 faef 	bl	8003be2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8001604:	4b25      	ldr	r3, [pc, #148]	@ (800169c <USBD_CDC_Init+0x1ec>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	f003 020f 	and.w	r2, r3, #15
 800160c:	6879      	ldr	r1, [r7, #4]
 800160e:	4613      	mov	r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	4413      	add	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	440b      	add	r3, r1
 8001618:	3324      	adds	r3, #36	@ 0x24
 800161a:	2201      	movs	r2, #1
 800161c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	2200      	movs	r2, #0
 8001622:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	33b0      	adds	r3, #176	@ 0xb0
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	4413      	add	r3, r2
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	2200      	movs	r2, #0
 800163e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	2200      	movs	r2, #0
 8001646:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001650:	2b00      	cmp	r3, #0
 8001652:	d101      	bne.n	8001658 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8001654:	2302      	movs	r3, #2
 8001656:	e018      	b.n	800168a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	7c1b      	ldrb	r3, [r3, #16]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d10a      	bne.n	8001676 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8001660:	4b0d      	ldr	r3, [pc, #52]	@ (8001698 <USBD_CDC_Init+0x1e8>)
 8001662:	7819      	ldrb	r1, [r3, #0]
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800166a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f002 fba6 	bl	8003dc0 <USBD_LL_PrepareReceive>
 8001674:	e008      	b.n	8001688 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8001676:	4b08      	ldr	r3, [pc, #32]	@ (8001698 <USBD_CDC_Init+0x1e8>)
 8001678:	7819      	ldrb	r1, [r3, #0]
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001680:	2340      	movs	r3, #64	@ 0x40
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f002 fb9c 	bl	8003dc0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20000087 	.word	0x20000087
 8001698:	20000088 	.word	0x20000088
 800169c:	20000089 	.word	0x20000089

080016a0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	460b      	mov	r3, r1
 80016aa:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80016ac:	4b3a      	ldr	r3, [pc, #232]	@ (8001798 <USBD_CDC_DeInit+0xf8>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	4619      	mov	r1, r3
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f002 fabb 	bl	8003c2e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80016b8:	4b37      	ldr	r3, [pc, #220]	@ (8001798 <USBD_CDC_DeInit+0xf8>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	f003 020f 	and.w	r2, r3, #15
 80016c0:	6879      	ldr	r1, [r7, #4]
 80016c2:	4613      	mov	r3, r2
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	4413      	add	r3, r2
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	440b      	add	r3, r1
 80016cc:	3324      	adds	r3, #36	@ 0x24
 80016ce:	2200      	movs	r2, #0
 80016d0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80016d2:	4b32      	ldr	r3, [pc, #200]	@ (800179c <USBD_CDC_DeInit+0xfc>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	4619      	mov	r1, r3
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f002 faa8 	bl	8003c2e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80016de:	4b2f      	ldr	r3, [pc, #188]	@ (800179c <USBD_CDC_DeInit+0xfc>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	f003 020f 	and.w	r2, r3, #15
 80016e6:	6879      	ldr	r1, [r7, #4]
 80016e8:	4613      	mov	r3, r2
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	4413      	add	r3, r2
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	440b      	add	r3, r1
 80016f2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80016f6:	2200      	movs	r2, #0
 80016f8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80016fa:	4b29      	ldr	r3, [pc, #164]	@ (80017a0 <USBD_CDC_DeInit+0x100>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	4619      	mov	r1, r3
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f002 fa94 	bl	8003c2e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8001706:	4b26      	ldr	r3, [pc, #152]	@ (80017a0 <USBD_CDC_DeInit+0x100>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	f003 020f 	and.w	r2, r3, #15
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	4613      	mov	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	440b      	add	r3, r1
 800171a:	3324      	adds	r3, #36	@ 0x24
 800171c:	2200      	movs	r2, #0
 800171e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8001720:	4b1f      	ldr	r3, [pc, #124]	@ (80017a0 <USBD_CDC_DeInit+0x100>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	f003 020f 	and.w	r2, r3, #15
 8001728:	6879      	ldr	r1, [r7, #4]
 800172a:	4613      	mov	r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4413      	add	r3, r2
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	440b      	add	r3, r1
 8001734:	3326      	adds	r3, #38	@ 0x26
 8001736:	2200      	movs	r2, #0
 8001738:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	32b0      	adds	r2, #176	@ 0xb0
 8001744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d01f      	beq.n	800178c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	33b0      	adds	r3, #176	@ 0xb0
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	4413      	add	r3, r2
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	32b0      	adds	r2, #176	@ 0xb0
 800176a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800176e:	4618      	mov	r0, r3
 8001770:	f002 fbb6 	bl	8003ee0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	32b0      	adds	r2, #176	@ 0xb0
 800177e:	2100      	movs	r1, #0
 8001780:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20000087 	.word	0x20000087
 800179c:	20000088 	.word	0x20000088
 80017a0:	20000089 	.word	0x20000089

080017a4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	32b0      	adds	r2, #176	@ 0xb0
 80017b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017bc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80017be:	2300      	movs	r3, #0
 80017c0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80017c2:	2300      	movs	r3, #0
 80017c4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d101      	bne.n	80017d4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e0bf      	b.n	8001954 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d050      	beq.n	8001882 <USBD_CDC_Setup+0xde>
 80017e0:	2b20      	cmp	r3, #32
 80017e2:	f040 80af 	bne.w	8001944 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	88db      	ldrh	r3, [r3, #6]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d03a      	beq.n	8001864 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	da1b      	bge.n	8001830 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	33b0      	adds	r3, #176	@ 0xb0
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	4413      	add	r3, r2
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	683a      	ldr	r2, [r7, #0]
 800180c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800180e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	88d2      	ldrh	r2, [r2, #6]
 8001814:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	88db      	ldrh	r3, [r3, #6]
 800181a:	2b07      	cmp	r3, #7
 800181c:	bf28      	it	cs
 800181e:	2307      	movcs	r3, #7
 8001820:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	89fa      	ldrh	r2, [r7, #14]
 8001826:	4619      	mov	r1, r3
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f001 fde1 	bl	80033f0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800182e:	e090      	b.n	8001952 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	785a      	ldrb	r2, [r3, #1]
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	88db      	ldrh	r3, [r3, #6]
 800183e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001840:	d803      	bhi.n	800184a <USBD_CDC_Setup+0xa6>
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	88db      	ldrh	r3, [r3, #6]
 8001846:	b2da      	uxtb	r2, r3
 8001848:	e000      	b.n	800184c <USBD_CDC_Setup+0xa8>
 800184a:	2240      	movs	r2, #64	@ 0x40
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8001852:	6939      	ldr	r1, [r7, #16]
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800185a:	461a      	mov	r2, r3
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f001 fdf3 	bl	8003448 <USBD_CtlPrepareRx>
      break;
 8001862:	e076      	b.n	8001952 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	33b0      	adds	r3, #176	@ 0xb0
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	4413      	add	r3, r2
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	683a      	ldr	r2, [r7, #0]
 8001878:	7850      	ldrb	r0, [r2, #1]
 800187a:	2200      	movs	r2, #0
 800187c:	6839      	ldr	r1, [r7, #0]
 800187e:	4798      	blx	r3
      break;
 8001880:	e067      	b.n	8001952 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	785b      	ldrb	r3, [r3, #1]
 8001886:	2b0b      	cmp	r3, #11
 8001888:	d851      	bhi.n	800192e <USBD_CDC_Setup+0x18a>
 800188a:	a201      	add	r2, pc, #4	@ (adr r2, 8001890 <USBD_CDC_Setup+0xec>)
 800188c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001890:	080018c1 	.word	0x080018c1
 8001894:	0800193d 	.word	0x0800193d
 8001898:	0800192f 	.word	0x0800192f
 800189c:	0800192f 	.word	0x0800192f
 80018a0:	0800192f 	.word	0x0800192f
 80018a4:	0800192f 	.word	0x0800192f
 80018a8:	0800192f 	.word	0x0800192f
 80018ac:	0800192f 	.word	0x0800192f
 80018b0:	0800192f 	.word	0x0800192f
 80018b4:	0800192f 	.word	0x0800192f
 80018b8:	080018eb 	.word	0x080018eb
 80018bc:	08001915 	.word	0x08001915
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	2b03      	cmp	r3, #3
 80018ca:	d107      	bne.n	80018dc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80018cc:	f107 030a 	add.w	r3, r7, #10
 80018d0:	2202      	movs	r2, #2
 80018d2:	4619      	mov	r1, r3
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f001 fd8b 	bl	80033f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80018da:	e032      	b.n	8001942 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80018dc:	6839      	ldr	r1, [r7, #0]
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f001 fd09 	bl	80032f6 <USBD_CtlError>
            ret = USBD_FAIL;
 80018e4:	2303      	movs	r3, #3
 80018e6:	75fb      	strb	r3, [r7, #23]
          break;
 80018e8:	e02b      	b.n	8001942 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	2b03      	cmp	r3, #3
 80018f4:	d107      	bne.n	8001906 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80018f6:	f107 030d 	add.w	r3, r7, #13
 80018fa:	2201      	movs	r2, #1
 80018fc:	4619      	mov	r1, r3
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f001 fd76 	bl	80033f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8001904:	e01d      	b.n	8001942 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8001906:	6839      	ldr	r1, [r7, #0]
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f001 fcf4 	bl	80032f6 <USBD_CtlError>
            ret = USBD_FAIL;
 800190e:	2303      	movs	r3, #3
 8001910:	75fb      	strb	r3, [r7, #23]
          break;
 8001912:	e016      	b.n	8001942 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800191a:	b2db      	uxtb	r3, r3
 800191c:	2b03      	cmp	r3, #3
 800191e:	d00f      	beq.n	8001940 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8001920:	6839      	ldr	r1, [r7, #0]
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f001 fce7 	bl	80032f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8001928:	2303      	movs	r3, #3
 800192a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800192c:	e008      	b.n	8001940 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800192e:	6839      	ldr	r1, [r7, #0]
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f001 fce0 	bl	80032f6 <USBD_CtlError>
          ret = USBD_FAIL;
 8001936:	2303      	movs	r3, #3
 8001938:	75fb      	strb	r3, [r7, #23]
          break;
 800193a:	e002      	b.n	8001942 <USBD_CDC_Setup+0x19e>
          break;
 800193c:	bf00      	nop
 800193e:	e008      	b.n	8001952 <USBD_CDC_Setup+0x1ae>
          break;
 8001940:	bf00      	nop
      }
      break;
 8001942:	e006      	b.n	8001952 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8001944:	6839      	ldr	r1, [r7, #0]
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f001 fcd5 	bl	80032f6 <USBD_CtlError>
      ret = USBD_FAIL;
 800194c:	2303      	movs	r3, #3
 800194e:	75fb      	strb	r3, [r7, #23]
      break;
 8001950:	bf00      	nop
  }

  return (uint8_t)ret;
 8001952:	7dfb      	ldrb	r3, [r7, #23]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3718      	adds	r7, #24
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	460b      	mov	r3, r1
 8001966:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800196e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	32b0      	adds	r2, #176	@ 0xb0
 800197a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d101      	bne.n	8001986 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8001982:	2303      	movs	r3, #3
 8001984:	e065      	b.n	8001a52 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	32b0      	adds	r2, #176	@ 0xb0
 8001990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001994:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8001996:	78fb      	ldrb	r3, [r7, #3]
 8001998:	f003 020f 	and.w	r2, r3, #15
 800199c:	6879      	ldr	r1, [r7, #4]
 800199e:	4613      	mov	r3, r2
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	4413      	add	r3, r2
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	440b      	add	r3, r1
 80019a8:	3318      	adds	r3, #24
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d02f      	beq.n	8001a10 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80019b0:	78fb      	ldrb	r3, [r7, #3]
 80019b2:	f003 020f 	and.w	r2, r3, #15
 80019b6:	6879      	ldr	r1, [r7, #4]
 80019b8:	4613      	mov	r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	4413      	add	r3, r2
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	440b      	add	r3, r1
 80019c2:	3318      	adds	r3, #24
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	78fb      	ldrb	r3, [r7, #3]
 80019c8:	f003 010f 	and.w	r1, r3, #15
 80019cc:	68f8      	ldr	r0, [r7, #12]
 80019ce:	460b      	mov	r3, r1
 80019d0:	00db      	lsls	r3, r3, #3
 80019d2:	440b      	add	r3, r1
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4403      	add	r3, r0
 80019d8:	331c      	adds	r3, #28
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	fbb2 f1f3 	udiv	r1, r2, r3
 80019e0:	fb01 f303 	mul.w	r3, r1, r3
 80019e4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d112      	bne.n	8001a10 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80019ea:	78fb      	ldrb	r3, [r7, #3]
 80019ec:	f003 020f 	and.w	r2, r3, #15
 80019f0:	6879      	ldr	r1, [r7, #4]
 80019f2:	4613      	mov	r3, r2
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	4413      	add	r3, r2
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	440b      	add	r3, r1
 80019fc:	3318      	adds	r3, #24
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8001a02:	78f9      	ldrb	r1, [r7, #3]
 8001a04:	2300      	movs	r3, #0
 8001a06:	2200      	movs	r2, #0
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f002 f9b8 	bl	8003d7e <USBD_LL_Transmit>
 8001a0e:	e01f      	b.n	8001a50 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	33b0      	adds	r3, #176	@ 0xb0
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4413      	add	r3, r2
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	691b      	ldr	r3, [r3, #16]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d010      	beq.n	8001a50 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	33b0      	adds	r3, #176	@ 0xb0
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	4413      	add	r3, r2
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	691b      	ldr	r3, [r3, #16]
 8001a40:	68ba      	ldr	r2, [r7, #8]
 8001a42:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8001a46:	68ba      	ldr	r2, [r7, #8]
 8001a48:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8001a4c:	78fa      	ldrb	r2, [r7, #3]
 8001a4e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3710      	adds	r7, #16
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b084      	sub	sp, #16
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
 8001a62:	460b      	mov	r3, r1
 8001a64:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	32b0      	adds	r2, #176	@ 0xb0
 8001a70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a74:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	32b0      	adds	r2, #176	@ 0xb0
 8001a80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d101      	bne.n	8001a8c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	e01a      	b.n	8001ac2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8001a8c:	78fb      	ldrb	r3, [r7, #3]
 8001a8e:	4619      	mov	r1, r3
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f002 f9b6 	bl	8003e02 <USBD_LL_GetRxDataSize>
 8001a96:	4602      	mov	r2, r0
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	33b0      	adds	r3, #176	@ 0xb0
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	4413      	add	r3, r2
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	68fa      	ldr	r2, [r7, #12]
 8001ab2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8001ab6:	68fa      	ldr	r2, [r7, #12]
 8001ab8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8001abc:	4611      	mov	r1, r2
 8001abe:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b084      	sub	sp, #16
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	32b0      	adds	r2, #176	@ 0xb0
 8001adc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ae0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d101      	bne.n	8001aec <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e024      	b.n	8001b36 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	33b0      	adds	r3, #176	@ 0xb0
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	4413      	add	r3, r2
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d019      	beq.n	8001b34 <USBD_CDC_EP0_RxReady+0x6a>
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8001b06:	2bff      	cmp	r3, #255	@ 0xff
 8001b08:	d014      	beq.n	8001b34 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	33b0      	adds	r3, #176	@ 0xb0
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	4413      	add	r3, r2
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	68fa      	ldr	r2, [r7, #12]
 8001b1e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8001b22:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8001b24:	68fa      	ldr	r2, [r7, #12]
 8001b26:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8001b2a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	22ff      	movs	r2, #255	@ 0xff
 8001b30:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8001b48:	2182      	movs	r1, #130	@ 0x82
 8001b4a:	4818      	ldr	r0, [pc, #96]	@ (8001bac <USBD_CDC_GetFSCfgDesc+0x6c>)
 8001b4c:	f000 fd72 	bl	8002634 <USBD_GetEpDesc>
 8001b50:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8001b52:	2101      	movs	r1, #1
 8001b54:	4815      	ldr	r0, [pc, #84]	@ (8001bac <USBD_CDC_GetFSCfgDesc+0x6c>)
 8001b56:	f000 fd6d 	bl	8002634 <USBD_GetEpDesc>
 8001b5a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8001b5c:	2181      	movs	r1, #129	@ 0x81
 8001b5e:	4813      	ldr	r0, [pc, #76]	@ (8001bac <USBD_CDC_GetFSCfgDesc+0x6c>)
 8001b60:	f000 fd68 	bl	8002634 <USBD_GetEpDesc>
 8001b64:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d002      	beq.n	8001b72 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	2210      	movs	r2, #16
 8001b70:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d006      	beq.n	8001b86 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b80:	711a      	strb	r2, [r3, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d006      	beq.n	8001b9a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b94:	711a      	strb	r2, [r3, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2243      	movs	r2, #67	@ 0x43
 8001b9e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8001ba0:	4b02      	ldr	r3, [pc, #8]	@ (8001bac <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000044 	.word	0x20000044

08001bb0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8001bb8:	2182      	movs	r1, #130	@ 0x82
 8001bba:	4818      	ldr	r0, [pc, #96]	@ (8001c1c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8001bbc:	f000 fd3a 	bl	8002634 <USBD_GetEpDesc>
 8001bc0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8001bc2:	2101      	movs	r1, #1
 8001bc4:	4815      	ldr	r0, [pc, #84]	@ (8001c1c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8001bc6:	f000 fd35 	bl	8002634 <USBD_GetEpDesc>
 8001bca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8001bcc:	2181      	movs	r1, #129	@ 0x81
 8001bce:	4813      	ldr	r0, [pc, #76]	@ (8001c1c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8001bd0:	f000 fd30 	bl	8002634 <USBD_GetEpDesc>
 8001bd4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d002      	beq.n	8001be2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	2210      	movs	r2, #16
 8001be0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d006      	beq.n	8001bf6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	2200      	movs	r2, #0
 8001bec:	711a      	strb	r2, [r3, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f042 0202 	orr.w	r2, r2, #2
 8001bf4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d006      	beq.n	8001c0a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	711a      	strb	r2, [r3, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f042 0202 	orr.w	r2, r2, #2
 8001c08:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2243      	movs	r2, #67	@ 0x43
 8001c0e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8001c10:	4b02      	ldr	r3, [pc, #8]	@ (8001c1c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3718      	adds	r7, #24
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20000044 	.word	0x20000044

08001c20 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8001c28:	2182      	movs	r1, #130	@ 0x82
 8001c2a:	4818      	ldr	r0, [pc, #96]	@ (8001c8c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8001c2c:	f000 fd02 	bl	8002634 <USBD_GetEpDesc>
 8001c30:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8001c32:	2101      	movs	r1, #1
 8001c34:	4815      	ldr	r0, [pc, #84]	@ (8001c8c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8001c36:	f000 fcfd 	bl	8002634 <USBD_GetEpDesc>
 8001c3a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8001c3c:	2181      	movs	r1, #129	@ 0x81
 8001c3e:	4813      	ldr	r0, [pc, #76]	@ (8001c8c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8001c40:	f000 fcf8 	bl	8002634 <USBD_GetEpDesc>
 8001c44:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d002      	beq.n	8001c52 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	2210      	movs	r2, #16
 8001c50:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d006      	beq.n	8001c66 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c60:	711a      	strb	r2, [r3, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d006      	beq.n	8001c7a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c74:	711a      	strb	r2, [r3, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2243      	movs	r2, #67	@ 0x43
 8001c7e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8001c80:	4b02      	ldr	r3, [pc, #8]	@ (8001c8c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3718      	adds	r7, #24
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20000044 	.word	0x20000044

08001c90 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	220a      	movs	r2, #10
 8001c9c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8001c9e:	4b03      	ldr	r3, [pc, #12]	@ (8001cac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr
 8001cac:	20000000 	.word	0x20000000

08001cb0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d101      	bne.n	8001cc4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e009      	b.n	8001cd8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	33b0      	adds	r3, #176	@ 0xb0
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	4413      	add	r3, r2
 8001cd2:	683a      	ldr	r2, [r7, #0]
 8001cd4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8001cd6:	2300      	movs	r3, #0
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b087      	sub	sp, #28
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	32b0      	adds	r2, #176	@ 0xb0
 8001cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cfe:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d101      	bne.n	8001d0a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e008      	b.n	8001d1c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	68ba      	ldr	r2, [r7, #8]
 8001d0e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8001d1a:	2300      	movs	r3, #0
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	371c      	adds	r7, #28
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b085      	sub	sp, #20
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	32b0      	adds	r2, #176	@ 0xb0
 8001d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d40:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d101      	bne.n	8001d4c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e004      	b.n	8001d56 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	683a      	ldr	r2, [r7, #0]
 8001d50:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3714      	adds	r7, #20
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
	...

08001d64 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	32b0      	adds	r2, #176	@ 0xb0
 8001d76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d7a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d101      	bne.n	8001d8a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e025      	b.n	8001dd6 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d11f      	bne.n	8001dd4 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8001d9c:	4b10      	ldr	r3, [pc, #64]	@ (8001de0 <USBD_CDC_TransmitPacket+0x7c>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	f003 020f 	and.w	r2, r3, #15
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	4613      	mov	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4413      	add	r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	4403      	add	r3, r0
 8001db6:	3318      	adds	r3, #24
 8001db8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8001dba:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <USBD_CDC_TransmitPacket+0x7c>)
 8001dbc:	7819      	ldrb	r1, [r3, #0]
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f001 ffd7 	bl	8003d7e <USBD_LL_Transmit>

    ret = USBD_OK;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8001dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000087 	.word	0x20000087

08001de4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	32b0      	adds	r2, #176	@ 0xb0
 8001df6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dfa:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	32b0      	adds	r2, #176	@ 0xb0
 8001e06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e018      	b.n	8001e44 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	7c1b      	ldrb	r3, [r3, #16]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d10a      	bne.n	8001e30 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8001e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e4c <USBD_CDC_ReceivePacket+0x68>)
 8001e1c:	7819      	ldrb	r1, [r3, #0]
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001e24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f001 ffc9 	bl	8003dc0 <USBD_LL_PrepareReceive>
 8001e2e:	e008      	b.n	8001e42 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8001e30:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <USBD_CDC_ReceivePacket+0x68>)
 8001e32:	7819      	ldrb	r1, [r3, #0]
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001e3a:	2340      	movs	r3, #64	@ 0x40
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f001 ffbf 	bl	8003dc0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8001e42:	2300      	movs	r3, #0
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3710      	adds	r7, #16
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	20000088 	.word	0x20000088

08001e50 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	60b9      	str	r1, [r7, #8]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d101      	bne.n	8001e68 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e01f      	b.n	8001ea8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2200      	movs	r2, #0
 8001e74:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	68ba      	ldr	r2, [r7, #8]
 8001e8a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2201      	movs	r2, #1
 8001e92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	79fa      	ldrb	r2, [r7, #7]
 8001e9a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	f001 fe33 	bl	8003b08 <USBD_LL_Init>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	75fb      	strb	r3, [r7, #23]

  return ret;
 8001ea6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3718      	adds	r7, #24
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d101      	bne.n	8001ec8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e025      	b.n	8001f14 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	683a      	ldr	r2, [r7, #0]
 8001ecc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	32ae      	adds	r2, #174	@ 0xae
 8001eda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d00f      	beq.n	8001f04 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	32ae      	adds	r2, #174	@ 0xae
 8001eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ef4:	f107 020e 	add.w	r2, r7, #14
 8001ef8:	4610      	mov	r0, r2
 8001efa:	4798      	blx	r3
 8001efc:	4602      	mov	r2, r0
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8001f0a:	1c5a      	adds	r2, r3, #1
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8001f12:	2300      	movs	r3, #0
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */


  for (int i = 0U; i < pdev->NumClasses; i++)
 8001f24:	2300      	movs	r3, #0
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	e019      	b.n	8001f5e <USBD_Start+0x42>
  {
      if (pdev->pClass[i]->Init != NULL)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	68fa      	ldr	r2, [r7, #12]
 8001f2e:	32ae      	adds	r2, #174	@ 0xae
 8001f30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d00e      	beq.n	8001f58 <USBD_Start+0x3c>
      {
          pdev->classId = i;
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          (USBD_StatusTypeDef)pdev->pClass[i]->Init(pdev, i);  // <-- BURAYA BREAKPOINT KOY
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	68fa      	ldr	r2, [r7, #12]
 8001f46:	32ae      	adds	r2, #174	@ 0xae
 8001f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	b2d2      	uxtb	r2, r2
 8001f52:	4611      	mov	r1, r2
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	4798      	blx	r3
  for (int i = 0U; i < pdev->NumClasses; i++)
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	60fb      	str	r3, [r7, #12]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d8df      	bhi.n	8001f2a <USBD_Start+0xe>
      }
  }

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f001 fe1e 	bl	8003bac <USBD_LL_Start>
 8001f70:	4603      	mov	r3, r0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3710      	adds	r7, #16
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b083      	sub	sp, #12
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8001f82:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	460b      	mov	r3, r1
 8001f9a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d009      	beq.n	8001fbe <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	78fa      	ldrb	r2, [r7, #3]
 8001fb4:	4611      	mov	r1, r2
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	4798      	blx	r3
 8001fba:	4603      	mov	r3, r0
 8001fbc:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8001fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3710      	adds	r7, #16
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	78fa      	ldrb	r2, [r7, #3]
 8001fe2:	4611      	mov	r1, r2
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	4798      	blx	r3
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3710      	adds	r7, #16
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800200c:	6839      	ldr	r1, [r7, #0]
 800200e:	4618      	mov	r0, r3
 8002010:	f001 f937 	bl	8003282 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8002022:	461a      	mov	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8002030:	f003 031f 	and.w	r3, r3, #31
 8002034:	2b02      	cmp	r3, #2
 8002036:	d01a      	beq.n	800206e <USBD_LL_SetupStage+0x72>
 8002038:	2b02      	cmp	r3, #2
 800203a:	d822      	bhi.n	8002082 <USBD_LL_SetupStage+0x86>
 800203c:	2b00      	cmp	r3, #0
 800203e:	d002      	beq.n	8002046 <USBD_LL_SetupStage+0x4a>
 8002040:	2b01      	cmp	r3, #1
 8002042:	d00a      	beq.n	800205a <USBD_LL_SetupStage+0x5e>
 8002044:	e01d      	b.n	8002082 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800204c:	4619      	mov	r1, r3
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 fb64 	bl	800271c <USBD_StdDevReq>
 8002054:	4603      	mov	r3, r0
 8002056:	73fb      	strb	r3, [r7, #15]
      break;
 8002058:	e020      	b.n	800209c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8002060:	4619      	mov	r1, r3
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f000 fbcc 	bl	8002800 <USBD_StdItfReq>
 8002068:	4603      	mov	r3, r0
 800206a:	73fb      	strb	r3, [r7, #15]
      break;
 800206c:	e016      	b.n	800209c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8002074:	4619      	mov	r1, r3
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 fc2e 	bl	80028d8 <USBD_StdEPReq>
 800207c:	4603      	mov	r3, r0
 800207e:	73fb      	strb	r3, [r7, #15]
      break;
 8002080:	e00c      	b.n	800209c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8002088:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800208c:	b2db      	uxtb	r3, r3
 800208e:	4619      	mov	r1, r3
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f001 fdeb 	bl	8003c6c <USBD_LL_StallEP>
 8002096:	4603      	mov	r3, r0
 8002098:	73fb      	strb	r3, [r7, #15]
      break;
 800209a:	bf00      	nop
  }

  return ret;
 800209c:	7bfb      	ldrb	r3, [r7, #15]
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b086      	sub	sp, #24
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	60f8      	str	r0, [r7, #12]
 80020ae:	460b      	mov	r3, r1
 80020b0:	607a      	str	r2, [r7, #4]
 80020b2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80020b4:	2300      	movs	r3, #0
 80020b6:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80020b8:	7afb      	ldrb	r3, [r7, #11]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d16e      	bne.n	800219c <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80020c4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80020cc:	2b03      	cmp	r3, #3
 80020ce:	f040 8098 	bne.w	8002202 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	689a      	ldr	r2, [r3, #8]
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	429a      	cmp	r2, r3
 80020dc:	d913      	bls.n	8002106 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	689a      	ldr	r2, [r3, #8]
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	1ad2      	subs	r2, r2, r3
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	68da      	ldr	r2, [r3, #12]
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	4293      	cmp	r3, r2
 80020f6:	bf28      	it	cs
 80020f8:	4613      	movcs	r3, r2
 80020fa:	461a      	mov	r2, r3
 80020fc:	6879      	ldr	r1, [r7, #4]
 80020fe:	68f8      	ldr	r0, [r7, #12]
 8002100:	f001 f9bf 	bl	8003482 <USBD_CtlContinueRx>
 8002104:	e07d      	b.n	8002202 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800210c:	f003 031f 	and.w	r3, r3, #31
 8002110:	2b02      	cmp	r3, #2
 8002112:	d014      	beq.n	800213e <USBD_LL_DataOutStage+0x98>
 8002114:	2b02      	cmp	r3, #2
 8002116:	d81d      	bhi.n	8002154 <USBD_LL_DataOutStage+0xae>
 8002118:	2b00      	cmp	r3, #0
 800211a:	d002      	beq.n	8002122 <USBD_LL_DataOutStage+0x7c>
 800211c:	2b01      	cmp	r3, #1
 800211e:	d003      	beq.n	8002128 <USBD_LL_DataOutStage+0x82>
 8002120:	e018      	b.n	8002154 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8002122:	2300      	movs	r3, #0
 8002124:	75bb      	strb	r3, [r7, #22]
            break;
 8002126:	e018      	b.n	800215a <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800212e:	b2db      	uxtb	r3, r3
 8002130:	4619      	mov	r1, r3
 8002132:	68f8      	ldr	r0, [r7, #12]
 8002134:	f000 fa64 	bl	8002600 <USBD_CoreFindIF>
 8002138:	4603      	mov	r3, r0
 800213a:	75bb      	strb	r3, [r7, #22]
            break;
 800213c:	e00d      	b.n	800215a <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8002144:	b2db      	uxtb	r3, r3
 8002146:	4619      	mov	r1, r3
 8002148:	68f8      	ldr	r0, [r7, #12]
 800214a:	f000 fa66 	bl	800261a <USBD_CoreFindEP>
 800214e:	4603      	mov	r3, r0
 8002150:	75bb      	strb	r3, [r7, #22]
            break;
 8002152:	e002      	b.n	800215a <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8002154:	2300      	movs	r3, #0
 8002156:	75bb      	strb	r3, [r7, #22]
            break;
 8002158:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800215a:	7dbb      	ldrb	r3, [r7, #22]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d119      	bne.n	8002194 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002166:	b2db      	uxtb	r3, r3
 8002168:	2b03      	cmp	r3, #3
 800216a:	d113      	bne.n	8002194 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800216c:	7dba      	ldrb	r2, [r7, #22]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	32ae      	adds	r2, #174	@ 0xae
 8002172:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002176:	691b      	ldr	r3, [r3, #16]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d00b      	beq.n	8002194 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800217c:	7dba      	ldrb	r2, [r7, #22]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8002184:	7dba      	ldrb	r2, [r7, #22]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	32ae      	adds	r2, #174	@ 0xae
 800218a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800218e:	691b      	ldr	r3, [r3, #16]
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8002194:	68f8      	ldr	r0, [r7, #12]
 8002196:	f001 f985 	bl	80034a4 <USBD_CtlSendStatus>
 800219a:	e032      	b.n	8002202 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800219c:	7afb      	ldrb	r3, [r7, #11]
 800219e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	4619      	mov	r1, r3
 80021a6:	68f8      	ldr	r0, [r7, #12]
 80021a8:	f000 fa37 	bl	800261a <USBD_CoreFindEP>
 80021ac:	4603      	mov	r3, r0
 80021ae:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80021b0:	7dbb      	ldrb	r3, [r7, #22]
 80021b2:	2bff      	cmp	r3, #255	@ 0xff
 80021b4:	d025      	beq.n	8002202 <USBD_LL_DataOutStage+0x15c>
 80021b6:	7dbb      	ldrb	r3, [r7, #22]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d122      	bne.n	8002202 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	2b03      	cmp	r3, #3
 80021c6:	d117      	bne.n	80021f8 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80021c8:	7dba      	ldrb	r2, [r7, #22]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	32ae      	adds	r2, #174	@ 0xae
 80021ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d00f      	beq.n	80021f8 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80021d8:	7dba      	ldrb	r2, [r7, #22]
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80021e0:	7dba      	ldrb	r2, [r7, #22]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	32ae      	adds	r2, #174	@ 0xae
 80021e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	7afa      	ldrb	r2, [r7, #11]
 80021ee:	4611      	mov	r1, r2
 80021f0:	68f8      	ldr	r0, [r7, #12]
 80021f2:	4798      	blx	r3
 80021f4:	4603      	mov	r3, r0
 80021f6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80021f8:	7dfb      	ldrb	r3, [r7, #23]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80021fe:	7dfb      	ldrb	r3, [r7, #23]
 8002200:	e000      	b.n	8002204 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8002202:	2300      	movs	r3, #0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3718      	adds	r7, #24
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	460b      	mov	r3, r1
 8002216:	607a      	str	r2, [r7, #4]
 8002218:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800221a:	7afb      	ldrb	r3, [r7, #11]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d16f      	bne.n	8002300 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	3314      	adds	r3, #20
 8002224:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800222c:	2b02      	cmp	r3, #2
 800222e:	d15a      	bne.n	80022e6 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	429a      	cmp	r2, r3
 800223a:	d914      	bls.n	8002266 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	689a      	ldr	r2, [r3, #8]
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	1ad2      	subs	r2, r2, r3
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	461a      	mov	r2, r3
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	f001 f8e7 	bl	8003426 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8002258:	2300      	movs	r3, #0
 800225a:	2200      	movs	r2, #0
 800225c:	2100      	movs	r1, #0
 800225e:	68f8      	ldr	r0, [r7, #12]
 8002260:	f001 fdae 	bl	8003dc0 <USBD_LL_PrepareReceive>
 8002264:	e03f      	b.n	80022e6 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	68da      	ldr	r2, [r3, #12]
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	429a      	cmp	r2, r3
 8002270:	d11c      	bne.n	80022ac <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	685a      	ldr	r2, [r3, #4]
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800227a:	429a      	cmp	r2, r3
 800227c:	d316      	bcc.n	80022ac <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	685a      	ldr	r2, [r3, #4]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8002288:	429a      	cmp	r2, r3
 800228a:	d20f      	bcs.n	80022ac <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800228c:	2200      	movs	r2, #0
 800228e:	2100      	movs	r1, #0
 8002290:	68f8      	ldr	r0, [r7, #12]
 8002292:	f001 f8c8 	bl	8003426 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2200      	movs	r2, #0
 800229a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800229e:	2300      	movs	r3, #0
 80022a0:	2200      	movs	r2, #0
 80022a2:	2100      	movs	r1, #0
 80022a4:	68f8      	ldr	r0, [r7, #12]
 80022a6:	f001 fd8b 	bl	8003dc0 <USBD_LL_PrepareReceive>
 80022aa:	e01c      	b.n	80022e6 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	2b03      	cmp	r3, #3
 80022b6:	d10f      	bne.n	80022d8 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d009      	beq.n	80022d8 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	68f8      	ldr	r0, [r7, #12]
 80022d6:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80022d8:	2180      	movs	r1, #128	@ 0x80
 80022da:	68f8      	ldr	r0, [r7, #12]
 80022dc:	f001 fcc6 	bl	8003c6c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f001 f8f2 	bl	80034ca <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d03a      	beq.n	8002366 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80022f0:	68f8      	ldr	r0, [r7, #12]
 80022f2:	f7ff fe42 	bl	8001f7a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2200      	movs	r2, #0
 80022fa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80022fe:	e032      	b.n	8002366 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8002300:	7afb      	ldrb	r3, [r7, #11]
 8002302:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002306:	b2db      	uxtb	r3, r3
 8002308:	4619      	mov	r1, r3
 800230a:	68f8      	ldr	r0, [r7, #12]
 800230c:	f000 f985 	bl	800261a <USBD_CoreFindEP>
 8002310:	4603      	mov	r3, r0
 8002312:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8002314:	7dfb      	ldrb	r3, [r7, #23]
 8002316:	2bff      	cmp	r3, #255	@ 0xff
 8002318:	d025      	beq.n	8002366 <USBD_LL_DataInStage+0x15a>
 800231a:	7dfb      	ldrb	r3, [r7, #23]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d122      	bne.n	8002366 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002326:	b2db      	uxtb	r3, r3
 8002328:	2b03      	cmp	r3, #3
 800232a:	d11c      	bne.n	8002366 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800232c:	7dfa      	ldrb	r2, [r7, #23]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	32ae      	adds	r2, #174	@ 0xae
 8002332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002336:	695b      	ldr	r3, [r3, #20]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d014      	beq.n	8002366 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800233c:	7dfa      	ldrb	r2, [r7, #23]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8002344:	7dfa      	ldrb	r2, [r7, #23]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	32ae      	adds	r2, #174	@ 0xae
 800234a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800234e:	695b      	ldr	r3, [r3, #20]
 8002350:	7afa      	ldrb	r2, [r7, #11]
 8002352:	4611      	mov	r1, r2
 8002354:	68f8      	ldr	r0, [r7, #12]
 8002356:	4798      	blx	r3
 8002358:	4603      	mov	r3, r0
 800235a:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800235c:	7dbb      	ldrb	r3, [r7, #22]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8002362:	7dbb      	ldrb	r3, [r7, #22]
 8002364:	e000      	b.n	8002368 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3718      	adds	r7, #24
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8002378:	2300      	movs	r3, #0
 800237a:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2200      	movs	r2, #0
 8002390:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d014      	beq.n	80023d6 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d00e      	beq.n	80023d6 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	6852      	ldr	r2, [r2, #4]
 80023c4:	b2d2      	uxtb	r2, r2
 80023c6:	4611      	mov	r1, r2
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	4798      	blx	r3
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80023d2:	2303      	movs	r3, #3
 80023d4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80023d6:	2340      	movs	r3, #64	@ 0x40
 80023d8:	2200      	movs	r2, #0
 80023da:	2100      	movs	r1, #0
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f001 fc00 	bl	8003be2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2201      	movs	r2, #1
 80023e6:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2240      	movs	r2, #64	@ 0x40
 80023ee:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80023f2:	2340      	movs	r3, #64	@ 0x40
 80023f4:	2200      	movs	r2, #0
 80023f6:	2180      	movs	r1, #128	@ 0x80
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f001 fbf2 	bl	8003be2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2201      	movs	r2, #1
 8002402:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2240      	movs	r2, #64	@ 0x40
 8002408:	621a      	str	r2, [r3, #32]

  return ret;
 800240a:	7bfb      	ldrb	r3, [r7, #15]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	460b      	mov	r3, r1
 800241e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	78fa      	ldrb	r2, [r7, #3]
 8002424:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8002426:	2300      	movs	r3, #0
}
 8002428:	4618      	mov	r0, r3
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002442:	b2db      	uxtb	r3, r3
 8002444:	2b04      	cmp	r3, #4
 8002446:	d006      	beq.n	8002456 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800244e:	b2da      	uxtb	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2204      	movs	r2, #4
 800245a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800247a:	b2db      	uxtb	r3, r3
 800247c:	2b04      	cmp	r3, #4
 800247e:	d106      	bne.n	800248e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8002486:	b2da      	uxtb	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	2b03      	cmp	r3, #3
 80024ae:	d110      	bne.n	80024d2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d00b      	beq.n	80024d2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d005      	beq.n	80024d2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3708      	adds	r7, #8
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}

080024dc <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	460b      	mov	r3, r1
 80024e6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	32ae      	adds	r2, #174	@ 0xae
 80024f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e01c      	b.n	8002538 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b03      	cmp	r3, #3
 8002508:	d115      	bne.n	8002536 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	32ae      	adds	r2, #174	@ 0xae
 8002514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00b      	beq.n	8002536 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	32ae      	adds	r2, #174	@ 0xae
 8002528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800252c:	6a1b      	ldr	r3, [r3, #32]
 800252e:	78fa      	ldrb	r2, [r7, #3]
 8002530:	4611      	mov	r1, r2
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8002536:	2300      	movs	r3, #0
}
 8002538:	4618      	mov	r0, r3
 800253a:	3708      	adds	r7, #8
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	460b      	mov	r3, r1
 800254a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	32ae      	adds	r2, #174	@ 0xae
 8002556:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800255e:	2303      	movs	r3, #3
 8002560:	e01c      	b.n	800259c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b03      	cmp	r3, #3
 800256c:	d115      	bne.n	800259a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	32ae      	adds	r2, #174	@ 0xae
 8002578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800257c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00b      	beq.n	800259a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	32ae      	adds	r2, #174	@ 0xae
 800258c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002592:	78fa      	ldrb	r2, [r7, #3]
 8002594:	4611      	mov	r1, r2
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800259a:	2300      	movs	r3, #0
}
 800259c:	4618      	mov	r0, r3
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b084      	sub	sp, #16
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80025c2:	2300      	movs	r3, #0
 80025c4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2201      	movs	r2, #1
 80025ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d00e      	beq.n	80025f6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	6852      	ldr	r2, [r2, #4]
 80025e4:	b2d2      	uxtb	r2, r2
 80025e6:	4611      	mov	r1, r2
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	4798      	blx	r3
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80025f2:	2303      	movs	r3, #3
 80025f4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80025f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3710      	adds	r7, #16
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	460b      	mov	r3, r1
 800260a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800260c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800260e:	4618      	mov	r0, r3
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800261a:	b480      	push	{r7}
 800261c:	b083      	sub	sp, #12
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
 8002622:	460b      	mov	r3, r1
 8002624:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8002626:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8002628:	4618      	mov	r0, r3
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	460b      	mov	r3, r1
 800263e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8002648:	2300      	movs	r3, #0
 800264a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	885b      	ldrh	r3, [r3, #2]
 8002650:	b29b      	uxth	r3, r3
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	7812      	ldrb	r2, [r2, #0]
 8002656:	4293      	cmp	r3, r2
 8002658:	d91f      	bls.n	800269a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8002660:	e013      	b.n	800268a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8002662:	f107 030a 	add.w	r3, r7, #10
 8002666:	4619      	mov	r1, r3
 8002668:	6978      	ldr	r0, [r7, #20]
 800266a:	f000 f81b 	bl	80026a4 <USBD_GetNextDesc>
 800266e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	785b      	ldrb	r3, [r3, #1]
 8002674:	2b05      	cmp	r3, #5
 8002676:	d108      	bne.n	800268a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	789b      	ldrb	r3, [r3, #2]
 8002680:	78fa      	ldrb	r2, [r7, #3]
 8002682:	429a      	cmp	r2, r3
 8002684:	d008      	beq.n	8002698 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8002686:	2300      	movs	r3, #0
 8002688:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	885b      	ldrh	r3, [r3, #2]
 800268e:	b29a      	uxth	r2, r3
 8002690:	897b      	ldrh	r3, [r7, #10]
 8002692:	429a      	cmp	r2, r3
 8002694:	d8e5      	bhi.n	8002662 <USBD_GetEpDesc+0x2e>
 8002696:	e000      	b.n	800269a <USBD_GetEpDesc+0x66>
          break;
 8002698:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800269a:	693b      	ldr	r3, [r7, #16]
}
 800269c:	4618      	mov	r0, r3
 800269e:	3718      	adds	r7, #24
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	881b      	ldrh	r3, [r3, #0]
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	7812      	ldrb	r2, [r2, #0]
 80026ba:	4413      	add	r3, r2
 80026bc:	b29a      	uxth	r2, r3
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	461a      	mov	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4413      	add	r3, r2
 80026cc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80026ce:	68fb      	ldr	r3, [r7, #12]
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80026dc:	b480      	push	{r7}
 80026de:	b087      	sub	sp, #28
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	3301      	adds	r3, #1
 80026f2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80026fa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80026fe:	021b      	lsls	r3, r3, #8
 8002700:	b21a      	sxth	r2, r3
 8002702:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002706:	4313      	orrs	r3, r2
 8002708:	b21b      	sxth	r3, r3
 800270a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800270c:	89fb      	ldrh	r3, [r7, #14]
}
 800270e:	4618      	mov	r0, r3
 8002710:	371c      	adds	r7, #28
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
	...

0800271c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8002726:	2300      	movs	r3, #0
 8002728:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002732:	2b40      	cmp	r3, #64	@ 0x40
 8002734:	d005      	beq.n	8002742 <USBD_StdDevReq+0x26>
 8002736:	2b40      	cmp	r3, #64	@ 0x40
 8002738:	d857      	bhi.n	80027ea <USBD_StdDevReq+0xce>
 800273a:	2b00      	cmp	r3, #0
 800273c:	d00f      	beq.n	800275e <USBD_StdDevReq+0x42>
 800273e:	2b20      	cmp	r3, #32
 8002740:	d153      	bne.n	80027ea <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	32ae      	adds	r2, #174	@ 0xae
 800274c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	6839      	ldr	r1, [r7, #0]
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	4798      	blx	r3
 8002758:	4603      	mov	r3, r0
 800275a:	73fb      	strb	r3, [r7, #15]
      break;
 800275c:	e04a      	b.n	80027f4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	785b      	ldrb	r3, [r3, #1]
 8002762:	2b09      	cmp	r3, #9
 8002764:	d83b      	bhi.n	80027de <USBD_StdDevReq+0xc2>
 8002766:	a201      	add	r2, pc, #4	@ (adr r2, 800276c <USBD_StdDevReq+0x50>)
 8002768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800276c:	080027c1 	.word	0x080027c1
 8002770:	080027d5 	.word	0x080027d5
 8002774:	080027df 	.word	0x080027df
 8002778:	080027cb 	.word	0x080027cb
 800277c:	080027df 	.word	0x080027df
 8002780:	0800279f 	.word	0x0800279f
 8002784:	08002795 	.word	0x08002795
 8002788:	080027df 	.word	0x080027df
 800278c:	080027b7 	.word	0x080027b7
 8002790:	080027a9 	.word	0x080027a9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8002794:	6839      	ldr	r1, [r7, #0]
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 fa3c 	bl	8002c14 <USBD_GetDescriptor>
          break;
 800279c:	e024      	b.n	80027e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800279e:	6839      	ldr	r1, [r7, #0]
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f000 fbcb 	bl	8002f3c <USBD_SetAddress>
          break;
 80027a6:	e01f      	b.n	80027e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80027a8:	6839      	ldr	r1, [r7, #0]
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f000 fc0a 	bl	8002fc4 <USBD_SetConfig>
 80027b0:	4603      	mov	r3, r0
 80027b2:	73fb      	strb	r3, [r7, #15]
          break;
 80027b4:	e018      	b.n	80027e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80027b6:	6839      	ldr	r1, [r7, #0]
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f000 fcad 	bl	8003118 <USBD_GetConfig>
          break;
 80027be:	e013      	b.n	80027e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80027c0:	6839      	ldr	r1, [r7, #0]
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f000 fcde 	bl	8003184 <USBD_GetStatus>
          break;
 80027c8:	e00e      	b.n	80027e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80027ca:	6839      	ldr	r1, [r7, #0]
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f000 fd0d 	bl	80031ec <USBD_SetFeature>
          break;
 80027d2:	e009      	b.n	80027e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80027d4:	6839      	ldr	r1, [r7, #0]
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 fd31 	bl	800323e <USBD_ClrFeature>
          break;
 80027dc:	e004      	b.n	80027e8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80027de:	6839      	ldr	r1, [r7, #0]
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f000 fd88 	bl	80032f6 <USBD_CtlError>
          break;
 80027e6:	bf00      	nop
      }
      break;
 80027e8:	e004      	b.n	80027f4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80027ea:	6839      	ldr	r1, [r7, #0]
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f000 fd82 	bl	80032f6 <USBD_CtlError>
      break;
 80027f2:	bf00      	nop
  }

  return ret;
 80027f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop

08002800 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800280a:	2300      	movs	r3, #0
 800280c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002816:	2b40      	cmp	r3, #64	@ 0x40
 8002818:	d005      	beq.n	8002826 <USBD_StdItfReq+0x26>
 800281a:	2b40      	cmp	r3, #64	@ 0x40
 800281c:	d852      	bhi.n	80028c4 <USBD_StdItfReq+0xc4>
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <USBD_StdItfReq+0x26>
 8002822:	2b20      	cmp	r3, #32
 8002824:	d14e      	bne.n	80028c4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800282c:	b2db      	uxtb	r3, r3
 800282e:	3b01      	subs	r3, #1
 8002830:	2b02      	cmp	r3, #2
 8002832:	d840      	bhi.n	80028b6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	889b      	ldrh	r3, [r3, #4]
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b01      	cmp	r3, #1
 800283c:	d836      	bhi.n	80028ac <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	889b      	ldrh	r3, [r3, #4]
 8002842:	b2db      	uxtb	r3, r3
 8002844:	4619      	mov	r1, r3
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f7ff feda 	bl	8002600 <USBD_CoreFindIF>
 800284c:	4603      	mov	r3, r0
 800284e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8002850:	7bbb      	ldrb	r3, [r7, #14]
 8002852:	2bff      	cmp	r3, #255	@ 0xff
 8002854:	d01d      	beq.n	8002892 <USBD_StdItfReq+0x92>
 8002856:	7bbb      	ldrb	r3, [r7, #14]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d11a      	bne.n	8002892 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800285c:	7bba      	ldrb	r2, [r7, #14]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	32ae      	adds	r2, #174	@ 0xae
 8002862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00f      	beq.n	800288c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800286c:	7bba      	ldrb	r2, [r7, #14]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8002874:	7bba      	ldrb	r2, [r7, #14]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	32ae      	adds	r2, #174	@ 0xae
 800287a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	6839      	ldr	r1, [r7, #0]
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	4798      	blx	r3
 8002886:	4603      	mov	r3, r0
 8002888:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800288a:	e004      	b.n	8002896 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800288c:	2303      	movs	r3, #3
 800288e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8002890:	e001      	b.n	8002896 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8002892:	2303      	movs	r3, #3
 8002894:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	88db      	ldrh	r3, [r3, #6]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d110      	bne.n	80028c0 <USBD_StdItfReq+0xc0>
 800289e:	7bfb      	ldrb	r3, [r7, #15]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d10d      	bne.n	80028c0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f000 fdfd 	bl	80034a4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80028aa:	e009      	b.n	80028c0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80028ac:	6839      	ldr	r1, [r7, #0]
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 fd21 	bl	80032f6 <USBD_CtlError>
          break;
 80028b4:	e004      	b.n	80028c0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80028b6:	6839      	ldr	r1, [r7, #0]
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 fd1c 	bl	80032f6 <USBD_CtlError>
          break;
 80028be:	e000      	b.n	80028c2 <USBD_StdItfReq+0xc2>
          break;
 80028c0:	bf00      	nop
      }
      break;
 80028c2:	e004      	b.n	80028ce <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80028c4:	6839      	ldr	r1, [r7, #0]
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f000 fd15 	bl	80032f6 <USBD_CtlError>
      break;
 80028cc:	bf00      	nop
  }

  return ret;
 80028ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3710      	adds	r7, #16
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80028e2:	2300      	movs	r3, #0
 80028e4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	889b      	ldrh	r3, [r3, #4]
 80028ea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80028f4:	2b40      	cmp	r3, #64	@ 0x40
 80028f6:	d007      	beq.n	8002908 <USBD_StdEPReq+0x30>
 80028f8:	2b40      	cmp	r3, #64	@ 0x40
 80028fa:	f200 817f 	bhi.w	8002bfc <USBD_StdEPReq+0x324>
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d02a      	beq.n	8002958 <USBD_StdEPReq+0x80>
 8002902:	2b20      	cmp	r3, #32
 8002904:	f040 817a 	bne.w	8002bfc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8002908:	7bbb      	ldrb	r3, [r7, #14]
 800290a:	4619      	mov	r1, r3
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f7ff fe84 	bl	800261a <USBD_CoreFindEP>
 8002912:	4603      	mov	r3, r0
 8002914:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8002916:	7b7b      	ldrb	r3, [r7, #13]
 8002918:	2bff      	cmp	r3, #255	@ 0xff
 800291a:	f000 8174 	beq.w	8002c06 <USBD_StdEPReq+0x32e>
 800291e:	7b7b      	ldrb	r3, [r7, #13]
 8002920:	2b00      	cmp	r3, #0
 8002922:	f040 8170 	bne.w	8002c06 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8002926:	7b7a      	ldrb	r2, [r7, #13]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800292e:	7b7a      	ldrb	r2, [r7, #13]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	32ae      	adds	r2, #174	@ 0xae
 8002934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 8163 	beq.w	8002c06 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8002940:	7b7a      	ldrb	r2, [r7, #13]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	32ae      	adds	r2, #174	@ 0xae
 8002946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	6839      	ldr	r1, [r7, #0]
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	4798      	blx	r3
 8002952:	4603      	mov	r3, r0
 8002954:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002956:	e156      	b.n	8002c06 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	785b      	ldrb	r3, [r3, #1]
 800295c:	2b03      	cmp	r3, #3
 800295e:	d008      	beq.n	8002972 <USBD_StdEPReq+0x9a>
 8002960:	2b03      	cmp	r3, #3
 8002962:	f300 8145 	bgt.w	8002bf0 <USBD_StdEPReq+0x318>
 8002966:	2b00      	cmp	r3, #0
 8002968:	f000 809b 	beq.w	8002aa2 <USBD_StdEPReq+0x1ca>
 800296c:	2b01      	cmp	r3, #1
 800296e:	d03c      	beq.n	80029ea <USBD_StdEPReq+0x112>
 8002970:	e13e      	b.n	8002bf0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b02      	cmp	r3, #2
 800297c:	d002      	beq.n	8002984 <USBD_StdEPReq+0xac>
 800297e:	2b03      	cmp	r3, #3
 8002980:	d016      	beq.n	80029b0 <USBD_StdEPReq+0xd8>
 8002982:	e02c      	b.n	80029de <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8002984:	7bbb      	ldrb	r3, [r7, #14]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d00d      	beq.n	80029a6 <USBD_StdEPReq+0xce>
 800298a:	7bbb      	ldrb	r3, [r7, #14]
 800298c:	2b80      	cmp	r3, #128	@ 0x80
 800298e:	d00a      	beq.n	80029a6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8002990:	7bbb      	ldrb	r3, [r7, #14]
 8002992:	4619      	mov	r1, r3
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f001 f969 	bl	8003c6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800299a:	2180      	movs	r1, #128	@ 0x80
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f001 f965 	bl	8003c6c <USBD_LL_StallEP>
 80029a2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80029a4:	e020      	b.n	80029e8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80029a6:	6839      	ldr	r1, [r7, #0]
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 fca4 	bl	80032f6 <USBD_CtlError>
              break;
 80029ae:	e01b      	b.n	80029e8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	885b      	ldrh	r3, [r3, #2]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d10e      	bne.n	80029d6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80029b8:	7bbb      	ldrb	r3, [r7, #14]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00b      	beq.n	80029d6 <USBD_StdEPReq+0xfe>
 80029be:	7bbb      	ldrb	r3, [r7, #14]
 80029c0:	2b80      	cmp	r3, #128	@ 0x80
 80029c2:	d008      	beq.n	80029d6 <USBD_StdEPReq+0xfe>
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	88db      	ldrh	r3, [r3, #6]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d104      	bne.n	80029d6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80029cc:	7bbb      	ldrb	r3, [r7, #14]
 80029ce:	4619      	mov	r1, r3
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f001 f94b 	bl	8003c6c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f000 fd64 	bl	80034a4 <USBD_CtlSendStatus>

              break;
 80029dc:	e004      	b.n	80029e8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80029de:	6839      	ldr	r1, [r7, #0]
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 fc88 	bl	80032f6 <USBD_CtlError>
              break;
 80029e6:	bf00      	nop
          }
          break;
 80029e8:	e107      	b.n	8002bfa <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d002      	beq.n	80029fc <USBD_StdEPReq+0x124>
 80029f6:	2b03      	cmp	r3, #3
 80029f8:	d016      	beq.n	8002a28 <USBD_StdEPReq+0x150>
 80029fa:	e04b      	b.n	8002a94 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80029fc:	7bbb      	ldrb	r3, [r7, #14]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d00d      	beq.n	8002a1e <USBD_StdEPReq+0x146>
 8002a02:	7bbb      	ldrb	r3, [r7, #14]
 8002a04:	2b80      	cmp	r3, #128	@ 0x80
 8002a06:	d00a      	beq.n	8002a1e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8002a08:	7bbb      	ldrb	r3, [r7, #14]
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f001 f92d 	bl	8003c6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8002a12:	2180      	movs	r1, #128	@ 0x80
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f001 f929 	bl	8003c6c <USBD_LL_StallEP>
 8002a1a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8002a1c:	e040      	b.n	8002aa0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8002a1e:	6839      	ldr	r1, [r7, #0]
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f000 fc68 	bl	80032f6 <USBD_CtlError>
              break;
 8002a26:	e03b      	b.n	8002aa0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	885b      	ldrh	r3, [r3, #2]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d136      	bne.n	8002a9e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8002a30:	7bbb      	ldrb	r3, [r7, #14]
 8002a32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d004      	beq.n	8002a44 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8002a3a:	7bbb      	ldrb	r3, [r7, #14]
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f001 f933 	bl	8003caa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f000 fd2d 	bl	80034a4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8002a4a:	7bbb      	ldrb	r3, [r7, #14]
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f7ff fde3 	bl	800261a <USBD_CoreFindEP>
 8002a54:	4603      	mov	r3, r0
 8002a56:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8002a58:	7b7b      	ldrb	r3, [r7, #13]
 8002a5a:	2bff      	cmp	r3, #255	@ 0xff
 8002a5c:	d01f      	beq.n	8002a9e <USBD_StdEPReq+0x1c6>
 8002a5e:	7b7b      	ldrb	r3, [r7, #13]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d11c      	bne.n	8002a9e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8002a64:	7b7a      	ldrb	r2, [r7, #13]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8002a6c:	7b7a      	ldrb	r2, [r7, #13]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	32ae      	adds	r2, #174	@ 0xae
 8002a72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d010      	beq.n	8002a9e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8002a7c:	7b7a      	ldrb	r2, [r7, #13]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	32ae      	adds	r2, #174	@ 0xae
 8002a82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	6839      	ldr	r1, [r7, #0]
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	4798      	blx	r3
 8002a8e:	4603      	mov	r3, r0
 8002a90:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8002a92:	e004      	b.n	8002a9e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8002a94:	6839      	ldr	r1, [r7, #0]
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 fc2d 	bl	80032f6 <USBD_CtlError>
              break;
 8002a9c:	e000      	b.n	8002aa0 <USBD_StdEPReq+0x1c8>
              break;
 8002a9e:	bf00      	nop
          }
          break;
 8002aa0:	e0ab      	b.n	8002bfa <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d002      	beq.n	8002ab4 <USBD_StdEPReq+0x1dc>
 8002aae:	2b03      	cmp	r3, #3
 8002ab0:	d032      	beq.n	8002b18 <USBD_StdEPReq+0x240>
 8002ab2:	e097      	b.n	8002be4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8002ab4:	7bbb      	ldrb	r3, [r7, #14]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d007      	beq.n	8002aca <USBD_StdEPReq+0x1f2>
 8002aba:	7bbb      	ldrb	r3, [r7, #14]
 8002abc:	2b80      	cmp	r3, #128	@ 0x80
 8002abe:	d004      	beq.n	8002aca <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8002ac0:	6839      	ldr	r1, [r7, #0]
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f000 fc17 	bl	80032f6 <USBD_CtlError>
                break;
 8002ac8:	e091      	b.n	8002bee <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8002aca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	da0b      	bge.n	8002aea <USBD_StdEPReq+0x212>
 8002ad2:	7bbb      	ldrb	r3, [r7, #14]
 8002ad4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002ad8:	4613      	mov	r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	4413      	add	r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	3310      	adds	r3, #16
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	4413      	add	r3, r2
 8002ae6:	3304      	adds	r3, #4
 8002ae8:	e00b      	b.n	8002b02 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8002aea:	7bbb      	ldrb	r3, [r7, #14]
 8002aec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8002af0:	4613      	mov	r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	4413      	add	r3, r2
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	4413      	add	r3, r2
 8002b00:	3304      	adds	r3, #4
 8002b02:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	2202      	movs	r2, #2
 8002b0e:	4619      	mov	r1, r3
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 fc6d 	bl	80033f0 <USBD_CtlSendData>
              break;
 8002b16:	e06a      	b.n	8002bee <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8002b18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	da11      	bge.n	8002b44 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8002b20:	7bbb      	ldrb	r3, [r7, #14]
 8002b22:	f003 020f 	and.w	r2, r3, #15
 8002b26:	6879      	ldr	r1, [r7, #4]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	4413      	add	r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	3324      	adds	r3, #36	@ 0x24
 8002b34:	881b      	ldrh	r3, [r3, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d117      	bne.n	8002b6a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8002b3a:	6839      	ldr	r1, [r7, #0]
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	f000 fbda 	bl	80032f6 <USBD_CtlError>
                  break;
 8002b42:	e054      	b.n	8002bee <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8002b44:	7bbb      	ldrb	r3, [r7, #14]
 8002b46:	f003 020f 	and.w	r2, r3, #15
 8002b4a:	6879      	ldr	r1, [r7, #4]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	4413      	add	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	440b      	add	r3, r1
 8002b56:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002b5a:	881b      	ldrh	r3, [r3, #0]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d104      	bne.n	8002b6a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8002b60:	6839      	ldr	r1, [r7, #0]
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 fbc7 	bl	80032f6 <USBD_CtlError>
                  break;
 8002b68:	e041      	b.n	8002bee <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8002b6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	da0b      	bge.n	8002b8a <USBD_StdEPReq+0x2b2>
 8002b72:	7bbb      	ldrb	r3, [r7, #14]
 8002b74:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002b78:	4613      	mov	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4413      	add	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	3310      	adds	r3, #16
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	4413      	add	r3, r2
 8002b86:	3304      	adds	r3, #4
 8002b88:	e00b      	b.n	8002ba2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8002b8a:	7bbb      	ldrb	r3, [r7, #14]
 8002b8c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8002b90:	4613      	mov	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	4413      	add	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8002ba4:	7bbb      	ldrb	r3, [r7, #14]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d002      	beq.n	8002bb0 <USBD_StdEPReq+0x2d8>
 8002baa:	7bbb      	ldrb	r3, [r7, #14]
 8002bac:	2b80      	cmp	r3, #128	@ 0x80
 8002bae:	d103      	bne.n	8002bb8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	601a      	str	r2, [r3, #0]
 8002bb6:	e00e      	b.n	8002bd6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8002bb8:	7bbb      	ldrb	r3, [r7, #14]
 8002bba:	4619      	mov	r1, r3
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	f001 f893 	bl	8003ce8 <USBD_LL_IsStallEP>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d003      	beq.n	8002bd0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	e002      	b.n	8002bd6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	2202      	movs	r2, #2
 8002bda:	4619      	mov	r1, r3
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f000 fc07 	bl	80033f0 <USBD_CtlSendData>
              break;
 8002be2:	e004      	b.n	8002bee <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8002be4:	6839      	ldr	r1, [r7, #0]
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 fb85 	bl	80032f6 <USBD_CtlError>
              break;
 8002bec:	bf00      	nop
          }
          break;
 8002bee:	e004      	b.n	8002bfa <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8002bf0:	6839      	ldr	r1, [r7, #0]
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 fb7f 	bl	80032f6 <USBD_CtlError>
          break;
 8002bf8:	bf00      	nop
      }
      break;
 8002bfa:	e005      	b.n	8002c08 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8002bfc:	6839      	ldr	r1, [r7, #0]
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 fb79 	bl	80032f6 <USBD_CtlError>
      break;
 8002c04:	e000      	b.n	8002c08 <USBD_StdEPReq+0x330>
      break;
 8002c06:	bf00      	nop
  }

  return ret;
 8002c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3710      	adds	r7, #16
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
	...

08002c14 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8002c22:	2300      	movs	r3, #0
 8002c24:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8002c26:	2300      	movs	r3, #0
 8002c28:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	885b      	ldrh	r3, [r3, #2]
 8002c2e:	0a1b      	lsrs	r3, r3, #8
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	3b01      	subs	r3, #1
 8002c34:	2b0e      	cmp	r3, #14
 8002c36:	f200 8152 	bhi.w	8002ede <USBD_GetDescriptor+0x2ca>
 8002c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002c40 <USBD_GetDescriptor+0x2c>)
 8002c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c40:	08002cb1 	.word	0x08002cb1
 8002c44:	08002cc9 	.word	0x08002cc9
 8002c48:	08002d09 	.word	0x08002d09
 8002c4c:	08002edf 	.word	0x08002edf
 8002c50:	08002edf 	.word	0x08002edf
 8002c54:	08002e7f 	.word	0x08002e7f
 8002c58:	08002eab 	.word	0x08002eab
 8002c5c:	08002edf 	.word	0x08002edf
 8002c60:	08002edf 	.word	0x08002edf
 8002c64:	08002edf 	.word	0x08002edf
 8002c68:	08002edf 	.word	0x08002edf
 8002c6c:	08002edf 	.word	0x08002edf
 8002c70:	08002edf 	.word	0x08002edf
 8002c74:	08002edf 	.word	0x08002edf
 8002c78:	08002c7d 	.word	0x08002c7d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002c82:	69db      	ldr	r3, [r3, #28]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d00b      	beq.n	8002ca0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002c8e:	69db      	ldr	r3, [r3, #28]
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	7c12      	ldrb	r2, [r2, #16]
 8002c94:	f107 0108 	add.w	r1, r7, #8
 8002c98:	4610      	mov	r0, r2
 8002c9a:	4798      	blx	r3
 8002c9c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8002c9e:	e126      	b.n	8002eee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8002ca0:	6839      	ldr	r1, [r7, #0]
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f000 fb27 	bl	80032f6 <USBD_CtlError>
        err++;
 8002ca8:	7afb      	ldrb	r3, [r7, #11]
 8002caa:	3301      	adds	r3, #1
 8002cac:	72fb      	strb	r3, [r7, #11]
      break;
 8002cae:	e11e      	b.n	8002eee <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	7c12      	ldrb	r2, [r2, #16]
 8002cbc:	f107 0108 	add.w	r1, r7, #8
 8002cc0:	4610      	mov	r0, r2
 8002cc2:	4798      	blx	r3
 8002cc4:	60f8      	str	r0, [r7, #12]
      break;
 8002cc6:	e112      	b.n	8002eee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	7c1b      	ldrb	r3, [r3, #16]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d10d      	bne.n	8002cec <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cd8:	f107 0208 	add.w	r2, r7, #8
 8002cdc:	4610      	mov	r0, r2
 8002cde:	4798      	blx	r3
 8002ce0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	2202      	movs	r2, #2
 8002ce8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8002cea:	e100      	b.n	8002eee <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf4:	f107 0208 	add.w	r2, r7, #8
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	4798      	blx	r3
 8002cfc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	3301      	adds	r3, #1
 8002d02:	2202      	movs	r2, #2
 8002d04:	701a      	strb	r2, [r3, #0]
      break;
 8002d06:	e0f2      	b.n	8002eee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	885b      	ldrh	r3, [r3, #2]
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b05      	cmp	r3, #5
 8002d10:	f200 80ac 	bhi.w	8002e6c <USBD_GetDescriptor+0x258>
 8002d14:	a201      	add	r2, pc, #4	@ (adr r2, 8002d1c <USBD_GetDescriptor+0x108>)
 8002d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d1a:	bf00      	nop
 8002d1c:	08002d35 	.word	0x08002d35
 8002d20:	08002d69 	.word	0x08002d69
 8002d24:	08002d9d 	.word	0x08002d9d
 8002d28:	08002dd1 	.word	0x08002dd1
 8002d2c:	08002e05 	.word	0x08002e05
 8002d30:	08002e39 	.word	0x08002e39
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00b      	beq.n	8002d58 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	7c12      	ldrb	r2, [r2, #16]
 8002d4c:	f107 0108 	add.w	r1, r7, #8
 8002d50:	4610      	mov	r0, r2
 8002d52:	4798      	blx	r3
 8002d54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8002d56:	e091      	b.n	8002e7c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8002d58:	6839      	ldr	r1, [r7, #0]
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 facb 	bl	80032f6 <USBD_CtlError>
            err++;
 8002d60:	7afb      	ldrb	r3, [r7, #11]
 8002d62:	3301      	adds	r3, #1
 8002d64:	72fb      	strb	r3, [r7, #11]
          break;
 8002d66:	e089      	b.n	8002e7c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d00b      	beq.n	8002d8c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	7c12      	ldrb	r2, [r2, #16]
 8002d80:	f107 0108 	add.w	r1, r7, #8
 8002d84:	4610      	mov	r0, r2
 8002d86:	4798      	blx	r3
 8002d88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8002d8a:	e077      	b.n	8002e7c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8002d8c:	6839      	ldr	r1, [r7, #0]
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 fab1 	bl	80032f6 <USBD_CtlError>
            err++;
 8002d94:	7afb      	ldrb	r3, [r7, #11]
 8002d96:	3301      	adds	r3, #1
 8002d98:	72fb      	strb	r3, [r7, #11]
          break;
 8002d9a:	e06f      	b.n	8002e7c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00b      	beq.n	8002dc0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	7c12      	ldrb	r2, [r2, #16]
 8002db4:	f107 0108 	add.w	r1, r7, #8
 8002db8:	4610      	mov	r0, r2
 8002dba:	4798      	blx	r3
 8002dbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8002dbe:	e05d      	b.n	8002e7c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8002dc0:	6839      	ldr	r1, [r7, #0]
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 fa97 	bl	80032f6 <USBD_CtlError>
            err++;
 8002dc8:	7afb      	ldrb	r3, [r7, #11]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	72fb      	strb	r3, [r7, #11]
          break;
 8002dce:	e055      	b.n	8002e7c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002dd6:	691b      	ldr	r3, [r3, #16]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00b      	beq.n	8002df4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002de2:	691b      	ldr	r3, [r3, #16]
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	7c12      	ldrb	r2, [r2, #16]
 8002de8:	f107 0108 	add.w	r1, r7, #8
 8002dec:	4610      	mov	r0, r2
 8002dee:	4798      	blx	r3
 8002df0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8002df2:	e043      	b.n	8002e7c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8002df4:	6839      	ldr	r1, [r7, #0]
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 fa7d 	bl	80032f6 <USBD_CtlError>
            err++;
 8002dfc:	7afb      	ldrb	r3, [r7, #11]
 8002dfe:	3301      	adds	r3, #1
 8002e00:	72fb      	strb	r3, [r7, #11]
          break;
 8002e02:	e03b      	b.n	8002e7c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d00b      	beq.n	8002e28 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	7c12      	ldrb	r2, [r2, #16]
 8002e1c:	f107 0108 	add.w	r1, r7, #8
 8002e20:	4610      	mov	r0, r2
 8002e22:	4798      	blx	r3
 8002e24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8002e26:	e029      	b.n	8002e7c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8002e28:	6839      	ldr	r1, [r7, #0]
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 fa63 	bl	80032f6 <USBD_CtlError>
            err++;
 8002e30:	7afb      	ldrb	r3, [r7, #11]
 8002e32:	3301      	adds	r3, #1
 8002e34:	72fb      	strb	r3, [r7, #11]
          break;
 8002e36:	e021      	b.n	8002e7c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002e3e:	699b      	ldr	r3, [r3, #24]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00b      	beq.n	8002e5c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	7c12      	ldrb	r2, [r2, #16]
 8002e50:	f107 0108 	add.w	r1, r7, #8
 8002e54:	4610      	mov	r0, r2
 8002e56:	4798      	blx	r3
 8002e58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8002e5a:	e00f      	b.n	8002e7c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8002e5c:	6839      	ldr	r1, [r7, #0]
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 fa49 	bl	80032f6 <USBD_CtlError>
            err++;
 8002e64:	7afb      	ldrb	r3, [r7, #11]
 8002e66:	3301      	adds	r3, #1
 8002e68:	72fb      	strb	r3, [r7, #11]
          break;
 8002e6a:	e007      	b.n	8002e7c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8002e6c:	6839      	ldr	r1, [r7, #0]
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f000 fa41 	bl	80032f6 <USBD_CtlError>
          err++;
 8002e74:	7afb      	ldrb	r3, [r7, #11]
 8002e76:	3301      	adds	r3, #1
 8002e78:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8002e7a:	bf00      	nop
      }
      break;
 8002e7c:	e037      	b.n	8002eee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	7c1b      	ldrb	r3, [r3, #16]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d109      	bne.n	8002e9a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e8e:	f107 0208 	add.w	r2, r7, #8
 8002e92:	4610      	mov	r0, r2
 8002e94:	4798      	blx	r3
 8002e96:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8002e98:	e029      	b.n	8002eee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8002e9a:	6839      	ldr	r1, [r7, #0]
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f000 fa2a 	bl	80032f6 <USBD_CtlError>
        err++;
 8002ea2:	7afb      	ldrb	r3, [r7, #11]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	72fb      	strb	r3, [r7, #11]
      break;
 8002ea8:	e021      	b.n	8002eee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	7c1b      	ldrb	r3, [r3, #16]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d10d      	bne.n	8002ece <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eba:	f107 0208 	add.w	r2, r7, #8
 8002ebe:	4610      	mov	r0, r2
 8002ec0:	4798      	blx	r3
 8002ec2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	2207      	movs	r2, #7
 8002eca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8002ecc:	e00f      	b.n	8002eee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8002ece:	6839      	ldr	r1, [r7, #0]
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f000 fa10 	bl	80032f6 <USBD_CtlError>
        err++;
 8002ed6:	7afb      	ldrb	r3, [r7, #11]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	72fb      	strb	r3, [r7, #11]
      break;
 8002edc:	e007      	b.n	8002eee <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8002ede:	6839      	ldr	r1, [r7, #0]
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 fa08 	bl	80032f6 <USBD_CtlError>
      err++;
 8002ee6:	7afb      	ldrb	r3, [r7, #11]
 8002ee8:	3301      	adds	r3, #1
 8002eea:	72fb      	strb	r3, [r7, #11]
      break;
 8002eec:	bf00      	nop
  }

  if (err != 0U)
 8002eee:	7afb      	ldrb	r3, [r7, #11]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d11e      	bne.n	8002f32 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	88db      	ldrh	r3, [r3, #6]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d016      	beq.n	8002f2a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8002efc:	893b      	ldrh	r3, [r7, #8]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00e      	beq.n	8002f20 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	88da      	ldrh	r2, [r3, #6]
 8002f06:	893b      	ldrh	r3, [r7, #8]
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	bf28      	it	cs
 8002f0c:	4613      	movcs	r3, r2
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8002f12:	893b      	ldrh	r3, [r7, #8]
 8002f14:	461a      	mov	r2, r3
 8002f16:	68f9      	ldr	r1, [r7, #12]
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f000 fa69 	bl	80033f0 <USBD_CtlSendData>
 8002f1e:	e009      	b.n	8002f34 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8002f20:	6839      	ldr	r1, [r7, #0]
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f9e7 	bl	80032f6 <USBD_CtlError>
 8002f28:	e004      	b.n	8002f34 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 faba 	bl	80034a4 <USBD_CtlSendStatus>
 8002f30:	e000      	b.n	8002f34 <USBD_GetDescriptor+0x320>
    return;
 8002f32:	bf00      	nop
  }
}
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop

08002f3c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	889b      	ldrh	r3, [r3, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d131      	bne.n	8002fb2 <USBD_SetAddress+0x76>
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	88db      	ldrh	r3, [r3, #6]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d12d      	bne.n	8002fb2 <USBD_SetAddress+0x76>
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	885b      	ldrh	r3, [r3, #2]
 8002f5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f5c:	d829      	bhi.n	8002fb2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	885b      	ldrh	r3, [r3, #2]
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f68:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b03      	cmp	r3, #3
 8002f74:	d104      	bne.n	8002f80 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8002f76:	6839      	ldr	r1, [r7, #0]
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 f9bc 	bl	80032f6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002f7e:	e01d      	b.n	8002fbc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	7bfa      	ldrb	r2, [r7, #15]
 8002f84:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8002f88:	7bfb      	ldrb	r3, [r7, #15]
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 fed7 	bl	8003d40 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f000 fa86 	bl	80034a4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8002f98:	7bfb      	ldrb	r3, [r7, #15]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d004      	beq.n	8002fa8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2202      	movs	r2, #2
 8002fa2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002fa6:	e009      	b.n	8002fbc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002fb0:	e004      	b.n	8002fbc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8002fb2:	6839      	ldr	r1, [r7, #0]
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f000 f99e 	bl	80032f6 <USBD_CtlError>
  }
}
 8002fba:	bf00      	nop
 8002fbc:	bf00      	nop
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	885b      	ldrh	r3, [r3, #2]
 8002fd6:	b2da      	uxtb	r2, r3
 8002fd8:	4b4e      	ldr	r3, [pc, #312]	@ (8003114 <USBD_SetConfig+0x150>)
 8002fda:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8002fdc:	4b4d      	ldr	r3, [pc, #308]	@ (8003114 <USBD_SetConfig+0x150>)
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d905      	bls.n	8002ff0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8002fe4:	6839      	ldr	r1, [r7, #0]
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f000 f985 	bl	80032f6 <USBD_CtlError>
    return USBD_FAIL;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e08c      	b.n	800310a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d002      	beq.n	8003002 <USBD_SetConfig+0x3e>
 8002ffc:	2b03      	cmp	r3, #3
 8002ffe:	d029      	beq.n	8003054 <USBD_SetConfig+0x90>
 8003000:	e075      	b.n	80030ee <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8003002:	4b44      	ldr	r3, [pc, #272]	@ (8003114 <USBD_SetConfig+0x150>)
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d020      	beq.n	800304c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800300a:	4b42      	ldr	r3, [pc, #264]	@ (8003114 <USBD_SetConfig+0x150>)
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	461a      	mov	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8003014:	4b3f      	ldr	r3, [pc, #252]	@ (8003114 <USBD_SetConfig+0x150>)
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	4619      	mov	r1, r3
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f7fe ffb8 	bl	8001f90 <USBD_SetClassConfig>
 8003020:	4603      	mov	r3, r0
 8003022:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8003024:	7bfb      	ldrb	r3, [r7, #15]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d008      	beq.n	800303c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800302a:	6839      	ldr	r1, [r7, #0]
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f000 f962 	bl	80032f6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2202      	movs	r2, #2
 8003036:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800303a:	e065      	b.n	8003108 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f000 fa31 	bl	80034a4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2203      	movs	r2, #3
 8003046:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800304a:	e05d      	b.n	8003108 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f000 fa29 	bl	80034a4 <USBD_CtlSendStatus>
      break;
 8003052:	e059      	b.n	8003108 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8003054:	4b2f      	ldr	r3, [pc, #188]	@ (8003114 <USBD_SetConfig+0x150>)
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d112      	bne.n	8003082 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2202      	movs	r2, #2
 8003060:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8003064:	4b2b      	ldr	r3, [pc, #172]	@ (8003114 <USBD_SetConfig+0x150>)
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	461a      	mov	r2, r3
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800306e:	4b29      	ldr	r3, [pc, #164]	@ (8003114 <USBD_SetConfig+0x150>)
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	4619      	mov	r1, r3
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f7fe ffa7 	bl	8001fc8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 fa12 	bl	80034a4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8003080:	e042      	b.n	8003108 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8003082:	4b24      	ldr	r3, [pc, #144]	@ (8003114 <USBD_SetConfig+0x150>)
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	461a      	mov	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	429a      	cmp	r2, r3
 800308e:	d02a      	beq.n	80030e6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	b2db      	uxtb	r3, r3
 8003096:	4619      	mov	r1, r3
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f7fe ff95 	bl	8001fc8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800309e:	4b1d      	ldr	r3, [pc, #116]	@ (8003114 <USBD_SetConfig+0x150>)
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	461a      	mov	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80030a8:	4b1a      	ldr	r3, [pc, #104]	@ (8003114 <USBD_SetConfig+0x150>)
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	4619      	mov	r1, r3
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f7fe ff6e 	bl	8001f90 <USBD_SetClassConfig>
 80030b4:	4603      	mov	r3, r0
 80030b6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80030b8:	7bfb      	ldrb	r3, [r7, #15]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00f      	beq.n	80030de <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80030be:	6839      	ldr	r1, [r7, #0]
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 f918 	bl	80032f6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	4619      	mov	r1, r3
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f7fe ff7a 	bl	8001fc8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2202      	movs	r2, #2
 80030d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80030dc:	e014      	b.n	8003108 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f9e0 	bl	80034a4 <USBD_CtlSendStatus>
      break;
 80030e4:	e010      	b.n	8003108 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 f9dc 	bl	80034a4 <USBD_CtlSendStatus>
      break;
 80030ec:	e00c      	b.n	8003108 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80030ee:	6839      	ldr	r1, [r7, #0]
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f000 f900 	bl	80032f6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80030f6:	4b07      	ldr	r3, [pc, #28]	@ (8003114 <USBD_SetConfig+0x150>)
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	4619      	mov	r1, r3
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	f7fe ff63 	bl	8001fc8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8003102:	2303      	movs	r3, #3
 8003104:	73fb      	strb	r3, [r7, #15]
      break;
 8003106:	bf00      	nop
  }

  return ret;
 8003108:	7bfb      	ldrb	r3, [r7, #15]
}
 800310a:	4618      	mov	r0, r3
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	2000c4be 	.word	0x2000c4be

08003118 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	88db      	ldrh	r3, [r3, #6]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d004      	beq.n	8003134 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800312a:	6839      	ldr	r1, [r7, #0]
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 f8e2 	bl	80032f6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8003132:	e023      	b.n	800317c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800313a:	b2db      	uxtb	r3, r3
 800313c:	2b02      	cmp	r3, #2
 800313e:	dc02      	bgt.n	8003146 <USBD_GetConfig+0x2e>
 8003140:	2b00      	cmp	r3, #0
 8003142:	dc03      	bgt.n	800314c <USBD_GetConfig+0x34>
 8003144:	e015      	b.n	8003172 <USBD_GetConfig+0x5a>
 8003146:	2b03      	cmp	r3, #3
 8003148:	d00b      	beq.n	8003162 <USBD_GetConfig+0x4a>
 800314a:	e012      	b.n	8003172 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	3308      	adds	r3, #8
 8003156:	2201      	movs	r2, #1
 8003158:	4619      	mov	r1, r3
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f000 f948 	bl	80033f0 <USBD_CtlSendData>
        break;
 8003160:	e00c      	b.n	800317c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	3304      	adds	r3, #4
 8003166:	2201      	movs	r2, #1
 8003168:	4619      	mov	r1, r3
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 f940 	bl	80033f0 <USBD_CtlSendData>
        break;
 8003170:	e004      	b.n	800317c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8003172:	6839      	ldr	r1, [r7, #0]
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f000 f8be 	bl	80032f6 <USBD_CtlError>
        break;
 800317a:	bf00      	nop
}
 800317c:	bf00      	nop
 800317e:	3708      	adds	r7, #8
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8003194:	b2db      	uxtb	r3, r3
 8003196:	3b01      	subs	r3, #1
 8003198:	2b02      	cmp	r3, #2
 800319a:	d81e      	bhi.n	80031da <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	88db      	ldrh	r3, [r3, #6]
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d004      	beq.n	80031ae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80031a4:	6839      	ldr	r1, [r7, #0]
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f000 f8a5 	bl	80032f6 <USBD_CtlError>
        break;
 80031ac:	e01a      	b.n	80031e4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2201      	movs	r2, #1
 80031b2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d005      	beq.n	80031ca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	f043 0202 	orr.w	r2, r3, #2
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	330c      	adds	r3, #12
 80031ce:	2202      	movs	r2, #2
 80031d0:	4619      	mov	r1, r3
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 f90c 	bl	80033f0 <USBD_CtlSendData>
      break;
 80031d8:	e004      	b.n	80031e4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80031da:	6839      	ldr	r1, [r7, #0]
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 f88a 	bl	80032f6 <USBD_CtlError>
      break;
 80031e2:	bf00      	nop
  }
}
 80031e4:	bf00      	nop
 80031e6:	3708      	adds	r7, #8
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	885b      	ldrh	r3, [r3, #2]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d107      	bne.n	800320e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2201      	movs	r2, #1
 8003202:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f94c 	bl	80034a4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800320c:	e013      	b.n	8003236 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	885b      	ldrh	r3, [r3, #2]
 8003212:	2b02      	cmp	r3, #2
 8003214:	d10b      	bne.n	800322e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	889b      	ldrh	r3, [r3, #4]
 800321a:	0a1b      	lsrs	r3, r3, #8
 800321c:	b29b      	uxth	r3, r3
 800321e:	b2da      	uxtb	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f000 f93c 	bl	80034a4 <USBD_CtlSendStatus>
}
 800322c:	e003      	b.n	8003236 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800322e:	6839      	ldr	r1, [r7, #0]
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f000 f860 	bl	80032f6 <USBD_CtlError>
}
 8003236:	bf00      	nop
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	b082      	sub	sp, #8
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
 8003246:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800324e:	b2db      	uxtb	r3, r3
 8003250:	3b01      	subs	r3, #1
 8003252:	2b02      	cmp	r3, #2
 8003254:	d80b      	bhi.n	800326e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	885b      	ldrh	r3, [r3, #2]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d10c      	bne.n	8003278 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 f91c 	bl	80034a4 <USBD_CtlSendStatus>
      }
      break;
 800326c:	e004      	b.n	8003278 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800326e:	6839      	ldr	r1, [r7, #0]
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f000 f840 	bl	80032f6 <USBD_CtlError>
      break;
 8003276:	e000      	b.n	800327a <USBD_ClrFeature+0x3c>
      break;
 8003278:	bf00      	nop
  }
}
 800327a:	bf00      	nop
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b084      	sub	sp, #16
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
 800328a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	781a      	ldrb	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	3301      	adds	r3, #1
 800329c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	781a      	ldrb	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	3301      	adds	r3, #1
 80032aa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80032ac:	68f8      	ldr	r0, [r7, #12]
 80032ae:	f7ff fa15 	bl	80026dc <SWAPBYTE>
 80032b2:	4603      	mov	r3, r0
 80032b4:	461a      	mov	r2, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	3301      	adds	r3, #1
 80032be:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	3301      	adds	r3, #1
 80032c4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80032c6:	68f8      	ldr	r0, [r7, #12]
 80032c8:	f7ff fa08 	bl	80026dc <SWAPBYTE>
 80032cc:	4603      	mov	r3, r0
 80032ce:	461a      	mov	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	3301      	adds	r3, #1
 80032d8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	3301      	adds	r3, #1
 80032de:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f7ff f9fb 	bl	80026dc <SWAPBYTE>
 80032e6:	4603      	mov	r3, r0
 80032e8:	461a      	mov	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	80da      	strh	r2, [r3, #6]
}
 80032ee:	bf00      	nop
 80032f0:	3710      	adds	r7, #16
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80032f6:	b580      	push	{r7, lr}
 80032f8:	b082      	sub	sp, #8
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
 80032fe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8003300:	2180      	movs	r1, #128	@ 0x80
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 fcb2 	bl	8003c6c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8003308:	2100      	movs	r1, #0
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 fcae 	bl	8003c6c <USBD_LL_StallEP>
}
 8003310:	bf00      	nop
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8003324:	2300      	movs	r3, #0
 8003326:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d042      	beq.n	80033b4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8003332:	6938      	ldr	r0, [r7, #16]
 8003334:	f000 f842 	bl	80033bc <USBD_GetLen>
 8003338:	4603      	mov	r3, r0
 800333a:	3301      	adds	r3, #1
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003342:	d808      	bhi.n	8003356 <USBD_GetString+0x3e>
 8003344:	6938      	ldr	r0, [r7, #16]
 8003346:	f000 f839 	bl	80033bc <USBD_GetLen>
 800334a:	4603      	mov	r3, r0
 800334c:	3301      	adds	r3, #1
 800334e:	b29b      	uxth	r3, r3
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	b29a      	uxth	r2, r3
 8003354:	e001      	b.n	800335a <USBD_GetString+0x42>
 8003356:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800335e:	7dfb      	ldrb	r3, [r7, #23]
 8003360:	68ba      	ldr	r2, [r7, #8]
 8003362:	4413      	add	r3, r2
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	7812      	ldrb	r2, [r2, #0]
 8003368:	701a      	strb	r2, [r3, #0]
  idx++;
 800336a:	7dfb      	ldrb	r3, [r7, #23]
 800336c:	3301      	adds	r3, #1
 800336e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8003370:	7dfb      	ldrb	r3, [r7, #23]
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	4413      	add	r3, r2
 8003376:	2203      	movs	r2, #3
 8003378:	701a      	strb	r2, [r3, #0]
  idx++;
 800337a:	7dfb      	ldrb	r3, [r7, #23]
 800337c:	3301      	adds	r3, #1
 800337e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8003380:	e013      	b.n	80033aa <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8003382:	7dfb      	ldrb	r3, [r7, #23]
 8003384:	68ba      	ldr	r2, [r7, #8]
 8003386:	4413      	add	r3, r2
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	7812      	ldrb	r2, [r2, #0]
 800338c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	3301      	adds	r3, #1
 8003392:	613b      	str	r3, [r7, #16]
    idx++;
 8003394:	7dfb      	ldrb	r3, [r7, #23]
 8003396:	3301      	adds	r3, #1
 8003398:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800339a:	7dfb      	ldrb	r3, [r7, #23]
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	4413      	add	r3, r2
 80033a0:	2200      	movs	r2, #0
 80033a2:	701a      	strb	r2, [r3, #0]
    idx++;
 80033a4:	7dfb      	ldrb	r3, [r7, #23]
 80033a6:	3301      	adds	r3, #1
 80033a8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1e7      	bne.n	8003382 <USBD_GetString+0x6a>
 80033b2:	e000      	b.n	80033b6 <USBD_GetString+0x9e>
    return;
 80033b4:	bf00      	nop
  }
}
 80033b6:	3718      	adds	r7, #24
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80033bc:	b480      	push	{r7}
 80033be:	b085      	sub	sp, #20
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80033c4:	2300      	movs	r3, #0
 80033c6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80033cc:	e005      	b.n	80033da <USBD_GetLen+0x1e>
  {
    len++;
 80033ce:	7bfb      	ldrb	r3, [r7, #15]
 80033d0:	3301      	adds	r3, #1
 80033d2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	3301      	adds	r3, #1
 80033d8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d1f5      	bne.n	80033ce <USBD_GetLen+0x12>
  }

  return len;
 80033e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3714      	adds	r7, #20
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr

080033f0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2202      	movs	r2, #2
 8003400:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68ba      	ldr	r2, [r7, #8]
 8003414:	2100      	movs	r1, #0
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f000 fcb1 	bl	8003d7e <USBD_LL_Transmit>

  return USBD_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b084      	sub	sp, #16
 800342a:	af00      	add	r7, sp, #0
 800342c:	60f8      	str	r0, [r7, #12]
 800342e:	60b9      	str	r1, [r7, #8]
 8003430:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68ba      	ldr	r2, [r7, #8]
 8003436:	2100      	movs	r1, #0
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f000 fca0 	bl	8003d7e <USBD_LL_Transmit>

  return USBD_OK;
 800343e:	2300      	movs	r3, #0
}
 8003440:	4618      	mov	r0, r3
 8003442:	3710      	adds	r7, #16
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2203      	movs	r2, #3
 8003458:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	68ba      	ldr	r2, [r7, #8]
 8003470:	2100      	movs	r1, #0
 8003472:	68f8      	ldr	r0, [r7, #12]
 8003474:	f000 fca4 	bl	8003dc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}

08003482 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8003482:	b580      	push	{r7, lr}
 8003484:	b084      	sub	sp, #16
 8003486:	af00      	add	r7, sp, #0
 8003488:	60f8      	str	r0, [r7, #12]
 800348a:	60b9      	str	r1, [r7, #8]
 800348c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68ba      	ldr	r2, [r7, #8]
 8003492:	2100      	movs	r1, #0
 8003494:	68f8      	ldr	r0, [r7, #12]
 8003496:	f000 fc93 	bl	8003dc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3710      	adds	r7, #16
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2204      	movs	r2, #4
 80034b0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80034b4:	2300      	movs	r3, #0
 80034b6:	2200      	movs	r2, #0
 80034b8:	2100      	movs	r1, #0
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 fc5f 	bl	8003d7e <USBD_LL_Transmit>

  return USBD_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3708      	adds	r7, #8
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b082      	sub	sp, #8
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2205      	movs	r2, #5
 80034d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80034da:	2300      	movs	r3, #0
 80034dc:	2200      	movs	r2, #0
 80034de:	2100      	movs	r1, #0
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 fc6d 	bl	8003dc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80034e6:	2300      	movs	r3, #0
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3708      	adds	r7, #8
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 80034f4:	2201      	movs	r2, #1
 80034f6:	4912      	ldr	r1, [pc, #72]	@ (8003540 <MX_USB_DEVICE_Init+0x50>)
 80034f8:	4812      	ldr	r0, [pc, #72]	@ (8003544 <MX_USB_DEVICE_Init+0x54>)
 80034fa:	f7fe fca9 	bl	8001e50 <USBD_Init>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8003504:	f000 ffb4 	bl	8004470 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8003508:	490f      	ldr	r1, [pc, #60]	@ (8003548 <MX_USB_DEVICE_Init+0x58>)
 800350a:	480e      	ldr	r0, [pc, #56]	@ (8003544 <MX_USB_DEVICE_Init+0x54>)
 800350c:	f7fe fcd0 	bl	8001eb0 <USBD_RegisterClass>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8003516:	f000 ffab 	bl	8004470 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 800351a:	490c      	ldr	r1, [pc, #48]	@ (800354c <MX_USB_DEVICE_Init+0x5c>)
 800351c:	4809      	ldr	r0, [pc, #36]	@ (8003544 <MX_USB_DEVICE_Init+0x54>)
 800351e:	f7fe fbc7 	bl	8001cb0 <USBD_CDC_RegisterInterface>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d001      	beq.n	800352c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8003528:	f000 ffa2 	bl	8004470 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800352c:	4805      	ldr	r0, [pc, #20]	@ (8003544 <MX_USB_DEVICE_Init+0x54>)
 800352e:	f7fe fcf5 	bl	8001f1c <USBD_Start>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d001      	beq.n	800353c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8003538:	f000 ff9a 	bl	8004470 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800353c:	bf00      	nop
 800353e:	bd80      	pop	{r7, pc}
 8003540:	200000a0 	.word	0x200000a0
 8003544:	2000c4c0 	.word	0x2000c4c0
 8003548:	2000000c 	.word	0x2000000c
 800354c:	2000008c 	.word	0x2000008c

08003550 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8003554:	2200      	movs	r2, #0
 8003556:	4905      	ldr	r1, [pc, #20]	@ (800356c <CDC_Init_HS+0x1c>)
 8003558:	4805      	ldr	r0, [pc, #20]	@ (8003570 <CDC_Init_HS+0x20>)
 800355a:	f7fe fbc3 	bl	8001ce4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 800355e:	4905      	ldr	r1, [pc, #20]	@ (8003574 <CDC_Init_HS+0x24>)
 8003560:	4803      	ldr	r0, [pc, #12]	@ (8003570 <CDC_Init_HS+0x20>)
 8003562:	f7fe fbe1 	bl	8001d28 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8003566:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8003568:	4618      	mov	r0, r3
 800356a:	bd80      	pop	{r7, pc}
 800356c:	2000cf9c 	.word	0x2000cf9c
 8003570:	2000c4c0 	.word	0x2000c4c0
 8003574:	2000c79c 	.word	0x2000c79c

08003578 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8003578:	b480      	push	{r7}
 800357a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 800357c:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 800357e:	4618      	mov	r0, r3
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	4603      	mov	r3, r0
 8003590:	6039      	str	r1, [r7, #0]
 8003592:	71fb      	strb	r3, [r7, #7]
 8003594:	4613      	mov	r3, r2
 8003596:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8003598:	79fb      	ldrb	r3, [r7, #7]
 800359a:	2b23      	cmp	r3, #35	@ 0x23
 800359c:	d84a      	bhi.n	8003634 <CDC_Control_HS+0xac>
 800359e:	a201      	add	r2, pc, #4	@ (adr r2, 80035a4 <CDC_Control_HS+0x1c>)
 80035a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a4:	08003635 	.word	0x08003635
 80035a8:	08003635 	.word	0x08003635
 80035ac:	08003635 	.word	0x08003635
 80035b0:	08003635 	.word	0x08003635
 80035b4:	08003635 	.word	0x08003635
 80035b8:	08003635 	.word	0x08003635
 80035bc:	08003635 	.word	0x08003635
 80035c0:	08003635 	.word	0x08003635
 80035c4:	08003635 	.word	0x08003635
 80035c8:	08003635 	.word	0x08003635
 80035cc:	08003635 	.word	0x08003635
 80035d0:	08003635 	.word	0x08003635
 80035d4:	08003635 	.word	0x08003635
 80035d8:	08003635 	.word	0x08003635
 80035dc:	08003635 	.word	0x08003635
 80035e0:	08003635 	.word	0x08003635
 80035e4:	08003635 	.word	0x08003635
 80035e8:	08003635 	.word	0x08003635
 80035ec:	08003635 	.word	0x08003635
 80035f0:	08003635 	.word	0x08003635
 80035f4:	08003635 	.word	0x08003635
 80035f8:	08003635 	.word	0x08003635
 80035fc:	08003635 	.word	0x08003635
 8003600:	08003635 	.word	0x08003635
 8003604:	08003635 	.word	0x08003635
 8003608:	08003635 	.word	0x08003635
 800360c:	08003635 	.word	0x08003635
 8003610:	08003635 	.word	0x08003635
 8003614:	08003635 	.word	0x08003635
 8003618:	08003635 	.word	0x08003635
 800361c:	08003635 	.word	0x08003635
 8003620:	08003635 	.word	0x08003635
 8003624:	08003635 	.word	0x08003635
 8003628:	08003635 	.word	0x08003635
 800362c:	08003635 	.word	0x08003635
 8003630:	08003635 	.word	0x08003635
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8003634:	bf00      	nop
  }

  return (USBD_OK);
 8003636:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8003638:	4618      	mov	r0, r3
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr

08003644 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
	USB_RXCallback(Buf, Len);
 800364e:	6839      	ldr	r1, [r7, #0]
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f7fd fe53 	bl	80012fc <USB_RXCallback>

	USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8003656:	6879      	ldr	r1, [r7, #4]
 8003658:	4805      	ldr	r0, [pc, #20]	@ (8003670 <CDC_Receive_HS+0x2c>)
 800365a:	f7fe fb65 	bl	8001d28 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 800365e:	4804      	ldr	r0, [pc, #16]	@ (8003670 <CDC_Receive_HS+0x2c>)
 8003660:	f7fe fbc0 	bl	8001de4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8003664:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8003666:	4618      	mov	r0, r3
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	2000c4c0 	.word	0x2000c4c0

08003674 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	460b      	mov	r3, r1
 800367e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8003680:	2300      	movs	r3, #0
 8003682:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8003684:	4b0d      	ldr	r3, [pc, #52]	@ (80036bc <CDC_Transmit_HS+0x48>)
 8003686:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800368a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 8003696:	2301      	movs	r3, #1
 8003698:	e00b      	b.n	80036b2 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 800369a:	887b      	ldrh	r3, [r7, #2]
 800369c:	461a      	mov	r2, r3
 800369e:	6879      	ldr	r1, [r7, #4]
 80036a0:	4806      	ldr	r0, [pc, #24]	@ (80036bc <CDC_Transmit_HS+0x48>)
 80036a2:	f7fe fb1f 	bl	8001ce4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 80036a6:	4805      	ldr	r0, [pc, #20]	@ (80036bc <CDC_Transmit_HS+0x48>)
 80036a8:	f7fe fb5c 	bl	8001d64 <USBD_CDC_TransmitPacket>
 80036ac:	4603      	mov	r3, r0
 80036ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 80036b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3710      	adds	r7, #16
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	2000c4c0 	.word	0x2000c4c0

080036c0 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b087      	sub	sp, #28
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	4613      	mov	r3, r2
 80036cc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80036ce:	2300      	movs	r3, #0
 80036d0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 80036d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	371c      	adds	r7, #28
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
	...

080036e4 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	4603      	mov	r3, r0
 80036ec:	6039      	str	r1, [r7, #0]
 80036ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	2212      	movs	r2, #18
 80036f4:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 80036f6:	4b03      	ldr	r3, [pc, #12]	@ (8003704 <USBD_HS_DeviceDescriptor+0x20>)
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr
 8003704:	200000c0 	.word	0x200000c0

08003708 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	4603      	mov	r3, r0
 8003710:	6039      	str	r1, [r7, #0]
 8003712:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	2204      	movs	r2, #4
 8003718:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800371a:	4b03      	ldr	r3, [pc, #12]	@ (8003728 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800371c:	4618      	mov	r0, r3
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr
 8003728:	200000e0 	.word	0x200000e0

0800372c <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	4603      	mov	r3, r0
 8003734:	6039      	str	r1, [r7, #0]
 8003736:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8003738:	79fb      	ldrb	r3, [r7, #7]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d105      	bne.n	800374a <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800373e:	683a      	ldr	r2, [r7, #0]
 8003740:	4907      	ldr	r1, [pc, #28]	@ (8003760 <USBD_HS_ProductStrDescriptor+0x34>)
 8003742:	4808      	ldr	r0, [pc, #32]	@ (8003764 <USBD_HS_ProductStrDescriptor+0x38>)
 8003744:	f7ff fde8 	bl	8003318 <USBD_GetString>
 8003748:	e004      	b.n	8003754 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800374a:	683a      	ldr	r2, [r7, #0]
 800374c:	4904      	ldr	r1, [pc, #16]	@ (8003760 <USBD_HS_ProductStrDescriptor+0x34>)
 800374e:	4805      	ldr	r0, [pc, #20]	@ (8003764 <USBD_HS_ProductStrDescriptor+0x38>)
 8003750:	f7ff fde2 	bl	8003318 <USBD_GetString>
  }
  return USBD_StrDesc;
 8003754:	4b02      	ldr	r3, [pc, #8]	@ (8003760 <USBD_HS_ProductStrDescriptor+0x34>)
}
 8003756:	4618      	mov	r0, r3
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	2000d79c 	.word	0x2000d79c
 8003764:	0800c848 	.word	0x0800c848

08003768 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	4603      	mov	r3, r0
 8003770:	6039      	str	r1, [r7, #0]
 8003772:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8003774:	683a      	ldr	r2, [r7, #0]
 8003776:	4904      	ldr	r1, [pc, #16]	@ (8003788 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8003778:	4804      	ldr	r0, [pc, #16]	@ (800378c <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800377a:	f7ff fdcd 	bl	8003318 <USBD_GetString>
  return USBD_StrDesc;
 800377e:	4b02      	ldr	r3, [pc, #8]	@ (8003788 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8003780:	4618      	mov	r0, r3
 8003782:	3708      	adds	r7, #8
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	2000d79c 	.word	0x2000d79c
 800378c:	0800c860 	.word	0x0800c860

08003790 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	4603      	mov	r3, r0
 8003798:	6039      	str	r1, [r7, #0]
 800379a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	221a      	movs	r2, #26
 80037a0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80037a2:	f000 f855 	bl	8003850 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80037a6:	4b02      	ldr	r3, [pc, #8]	@ (80037b0 <USBD_HS_SerialStrDescriptor+0x20>)
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3708      	adds	r7, #8
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	200000e4 	.word	0x200000e4

080037b4 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	4603      	mov	r3, r0
 80037bc:	6039      	str	r1, [r7, #0]
 80037be:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80037c0:	79fb      	ldrb	r3, [r7, #7]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d105      	bne.n	80037d2 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 80037c6:	683a      	ldr	r2, [r7, #0]
 80037c8:	4907      	ldr	r1, [pc, #28]	@ (80037e8 <USBD_HS_ConfigStrDescriptor+0x34>)
 80037ca:	4808      	ldr	r0, [pc, #32]	@ (80037ec <USBD_HS_ConfigStrDescriptor+0x38>)
 80037cc:	f7ff fda4 	bl	8003318 <USBD_GetString>
 80037d0:	e004      	b.n	80037dc <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 80037d2:	683a      	ldr	r2, [r7, #0]
 80037d4:	4904      	ldr	r1, [pc, #16]	@ (80037e8 <USBD_HS_ConfigStrDescriptor+0x34>)
 80037d6:	4805      	ldr	r0, [pc, #20]	@ (80037ec <USBD_HS_ConfigStrDescriptor+0x38>)
 80037d8:	f7ff fd9e 	bl	8003318 <USBD_GetString>
  }
  return USBD_StrDesc;
 80037dc:	4b02      	ldr	r3, [pc, #8]	@ (80037e8 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3708      	adds	r7, #8
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	2000d79c 	.word	0x2000d79c
 80037ec:	0800c86c 	.word	0x0800c86c

080037f0 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	6039      	str	r1, [r7, #0]
 80037fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80037fc:	79fb      	ldrb	r3, [r7, #7]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d105      	bne.n	800380e <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8003802:	683a      	ldr	r2, [r7, #0]
 8003804:	4907      	ldr	r1, [pc, #28]	@ (8003824 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8003806:	4808      	ldr	r0, [pc, #32]	@ (8003828 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8003808:	f7ff fd86 	bl	8003318 <USBD_GetString>
 800380c:	e004      	b.n	8003818 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800380e:	683a      	ldr	r2, [r7, #0]
 8003810:	4904      	ldr	r1, [pc, #16]	@ (8003824 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8003812:	4805      	ldr	r0, [pc, #20]	@ (8003828 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8003814:	f7ff fd80 	bl	8003318 <USBD_GetString>
  }
  return USBD_StrDesc;
 8003818:	4b02      	ldr	r3, [pc, #8]	@ (8003824 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800381a:	4618      	mov	r0, r3
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	2000d79c 	.word	0x2000d79c
 8003828:	0800c878 	.word	0x0800c878

0800382c <USBD_HS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	4603      	mov	r3, r0
 8003834:	6039      	str	r1, [r7, #0]
 8003836:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_BOSDesc);
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	220c      	movs	r2, #12
 800383c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_HS_BOSDesc;
 800383e:	4b03      	ldr	r3, [pc, #12]	@ (800384c <USBD_HS_USR_BOSDescriptor+0x20>)
}
 8003840:	4618      	mov	r0, r3
 8003842:	370c      	adds	r7, #12
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr
 800384c:	200000d4 	.word	0x200000d4

08003850 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8003856:	4b0f      	ldr	r3, [pc, #60]	@ (8003894 <Get_SerialNum+0x44>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800385c:	4b0e      	ldr	r3, [pc, #56]	@ (8003898 <Get_SerialNum+0x48>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8003862:	4b0e      	ldr	r3, [pc, #56]	@ (800389c <Get_SerialNum+0x4c>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8003868:	68fa      	ldr	r2, [r7, #12]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4413      	add	r3, r2
 800386e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d009      	beq.n	800388a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8003876:	2208      	movs	r2, #8
 8003878:	4909      	ldr	r1, [pc, #36]	@ (80038a0 <Get_SerialNum+0x50>)
 800387a:	68f8      	ldr	r0, [r7, #12]
 800387c:	f000 f814 	bl	80038a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8003880:	2204      	movs	r2, #4
 8003882:	4908      	ldr	r1, [pc, #32]	@ (80038a4 <Get_SerialNum+0x54>)
 8003884:	68b8      	ldr	r0, [r7, #8]
 8003886:	f000 f80f 	bl	80038a8 <IntToUnicode>
  }
}
 800388a:	bf00      	nop
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	0bfa0700 	.word	0x0bfa0700
 8003898:	0bfa0704 	.word	0x0bfa0704
 800389c:	0bfa0708 	.word	0x0bfa0708
 80038a0:	200000e6 	.word	0x200000e6
 80038a4:	200000f6 	.word	0x200000f6

080038a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b087      	sub	sp, #28
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	4613      	mov	r3, r2
 80038b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80038b6:	2300      	movs	r3, #0
 80038b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80038ba:	2300      	movs	r3, #0
 80038bc:	75fb      	strb	r3, [r7, #23]
 80038be:	e027      	b.n	8003910 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	0f1b      	lsrs	r3, r3, #28
 80038c4:	2b09      	cmp	r3, #9
 80038c6:	d80b      	bhi.n	80038e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	0f1b      	lsrs	r3, r3, #28
 80038cc:	b2da      	uxtb	r2, r3
 80038ce:	7dfb      	ldrb	r3, [r7, #23]
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	4619      	mov	r1, r3
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	440b      	add	r3, r1
 80038d8:	3230      	adds	r2, #48	@ 0x30
 80038da:	b2d2      	uxtb	r2, r2
 80038dc:	701a      	strb	r2, [r3, #0]
 80038de:	e00a      	b.n	80038f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	0f1b      	lsrs	r3, r3, #28
 80038e4:	b2da      	uxtb	r2, r3
 80038e6:	7dfb      	ldrb	r3, [r7, #23]
 80038e8:	005b      	lsls	r3, r3, #1
 80038ea:	4619      	mov	r1, r3
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	440b      	add	r3, r1
 80038f0:	3237      	adds	r2, #55	@ 0x37
 80038f2:	b2d2      	uxtb	r2, r2
 80038f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	011b      	lsls	r3, r3, #4
 80038fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80038fc:	7dfb      	ldrb	r3, [r7, #23]
 80038fe:	005b      	lsls	r3, r3, #1
 8003900:	3301      	adds	r3, #1
 8003902:	68ba      	ldr	r2, [r7, #8]
 8003904:	4413      	add	r3, r2
 8003906:	2200      	movs	r2, #0
 8003908:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800390a:	7dfb      	ldrb	r3, [r7, #23]
 800390c:	3301      	adds	r3, #1
 800390e:	75fb      	strb	r3, [r7, #23]
 8003910:	7dfa      	ldrb	r2, [r7, #23]
 8003912:	79fb      	ldrb	r3, [r7, #7]
 8003914:	429a      	cmp	r2, r3
 8003916:	d3d3      	bcc.n	80038c0 <IntToUnicode+0x18>
  }
}
 8003918:	bf00      	nop
 800391a:	bf00      	nop
 800391c:	371c      	adds	r7, #28
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr

08003926 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b082      	sub	sp, #8
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800393a:	4619      	mov	r1, r3
 800393c:	4610      	mov	r0, r2
 800393e:	f7fe fb5d 	bl	8001ffc <USBD_LL_SetupStage>
}
 8003942:	bf00      	nop
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}

0800394a <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800394a:	b580      	push	{r7, lr}
 800394c:	b082      	sub	sp, #8
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
 8003952:	460b      	mov	r3, r1
 8003954:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800395c:	78fa      	ldrb	r2, [r7, #3]
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	4613      	mov	r3, r2
 8003962:	00db      	lsls	r3, r3, #3
 8003964:	4413      	add	r3, r2
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	440b      	add	r3, r1
 800396a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	78fb      	ldrb	r3, [r7, #3]
 8003972:	4619      	mov	r1, r3
 8003974:	f7fe fb97 	bl	80020a6 <USBD_LL_DataOutStage>
}
 8003978:	bf00      	nop
 800397a:	3708      	adds	r7, #8
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	460b      	mov	r3, r1
 800398a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8003992:	78fa      	ldrb	r2, [r7, #3]
 8003994:	6879      	ldr	r1, [r7, #4]
 8003996:	4613      	mov	r3, r2
 8003998:	00db      	lsls	r3, r3, #3
 800399a:	4413      	add	r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	440b      	add	r3, r1
 80039a0:	3320      	adds	r3, #32
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	78fb      	ldrb	r3, [r7, #3]
 80039a6:	4619      	mov	r1, r3
 80039a8:	f7fe fc30 	bl	800220c <USBD_LL_DataInStage>
}
 80039ac:	bf00      	nop
 80039ae:	3708      	adds	r7, #8
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80039c2:	4618      	mov	r0, r3
 80039c4:	f7fe fd6a 	bl	800249c <USBD_LL_SOF>
}
 80039c8:	bf00      	nop
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80039d8:	2301      	movs	r3, #1
 80039da:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	79db      	ldrb	r3, [r3, #7]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d102      	bne.n	80039ea <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80039e4:	2300      	movs	r3, #0
 80039e6:	73fb      	strb	r3, [r7, #15]
 80039e8:	e008      	b.n	80039fc <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	79db      	ldrb	r3, [r3, #7]
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d102      	bne.n	80039f8 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80039f2:	2301      	movs	r3, #1
 80039f4:	73fb      	strb	r3, [r7, #15]
 80039f6:	e001      	b.n	80039fc <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80039f8:	f000 fd3a 	bl	8004470 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003a02:	7bfa      	ldrb	r2, [r7, #15]
 8003a04:	4611      	mov	r1, r2
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7fe fd04 	bl	8002414 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7fe fcac 	bl	8002370 <USBD_LL_Reset>
}
 8003a18:	bf00      	nop
 8003a1a:	3710      	adds	r7, #16
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7fe fd00 	bl	8002434 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	6812      	ldr	r2, [r2, #0]
 8003a42:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003a46:	f043 0301 	orr.w	r3, r3, #1
 8003a4a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	7adb      	ldrb	r3, [r3, #11]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d005      	beq.n	8003a60 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8003a54:	4b04      	ldr	r3, [pc, #16]	@ (8003a68 <HAL_PCD_SuspendCallback+0x48>)
 8003a56:	691b      	ldr	r3, [r3, #16]
 8003a58:	4a03      	ldr	r2, [pc, #12]	@ (8003a68 <HAL_PCD_SuspendCallback+0x48>)
 8003a5a:	f043 0306 	orr.w	r3, r3, #6
 8003a5e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8003a60:	bf00      	nop
 8003a62:	3708      	adds	r7, #8
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	e000ed00 	.word	0xe000ed00

08003a6c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7fe fcf6 	bl	800246c <USBD_LL_Resume>
}
 8003a80:	bf00      	nop
 8003a82:	3708      	adds	r7, #8
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	460b      	mov	r3, r1
 8003a92:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003a9a:	78fa      	ldrb	r2, [r7, #3]
 8003a9c:	4611      	mov	r1, r2
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fe fd4e 	bl	8002540 <USBD_LL_IsoOUTIncomplete>
}
 8003aa4:	bf00      	nop
 8003aa6:	3708      	adds	r7, #8
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003abe:	78fa      	ldrb	r2, [r7, #3]
 8003ac0:	4611      	mov	r1, r2
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7fe fd0a 	bl	80024dc <USBD_LL_IsoINIncomplete>
}
 8003ac8:	bf00      	nop
 8003aca:	3708      	adds	r7, #8
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7fe fd60 	bl	80025a4 <USBD_LL_DevConnected>
}
 8003ae4:	bf00      	nop
 8003ae6:	3708      	adds	r7, #8
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7fe fd5d 	bl	80025ba <USBD_LL_DevDisconnected>
}
 8003b00:	bf00      	nop
 8003b02:	3708      	adds	r7, #8
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}

08003b08 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d140      	bne.n	8003b9a <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8003b18:	4a22      	ldr	r2, [pc, #136]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	4a20      	ldr	r2, [pc, #128]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b24:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance 					= USB_OTG_HS;
 8003b28:	4b1e      	ldr	r3, [pc, #120]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b2a:	4a1f      	ldr	r2, [pc, #124]	@ (8003ba8 <USBD_LL_Init+0xa0>)
 8003b2c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints 		= 8;
 8003b2e:	4b1d      	ldr	r3, [pc, #116]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b30:	2208      	movs	r2, #8
 8003b32:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed 				= PCD_SPEED_HIGH;
 8003b34:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable 			= DISABLE;
 8003b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface 			= USB_OTG_HS_EMBEDDED_PHY;
 8003b40:	4b18      	ldr	r3, [pc, #96]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b42:	2203      	movs	r2, #3
 8003b44:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable 			= DISABLE;
 8003b46:	4b17      	ldr	r3, [pc, #92]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable 	= DISABLE;
 8003b4c:	4b15      	ldr	r3, [pc, #84]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable 			= DISABLE;
 8003b52:	4b14      	ldr	r3, [pc, #80]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable 	= DISABLE;
 8003b58:	4b12      	ldr	r3, [pc, #72]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 	= DISABLE;
 8003b5e:	4b11      	ldr	r3, [pc, #68]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus 	= DISABLE;
 8003b64:	4b0f      	ldr	r3, [pc, #60]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) 		!= HAL_OK)
 8003b6a:	480e      	ldr	r0, [pc, #56]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b6c:	f002 fb05 	bl	800617a <HAL_PCD_Init>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d001      	beq.n	8003b7a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8003b76:	f000 fc7b 	bl	8004470 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 8003b7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003b7e:	4809      	ldr	r0, [pc, #36]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b80:	f003 fd61 	bl	8007646 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8003b84:	2280      	movs	r2, #128	@ 0x80
 8003b86:	2100      	movs	r1, #0
 8003b88:	4806      	ldr	r0, [pc, #24]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b8a:	f003 fd15 	bl	80075b8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 8003b8e:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 8003b92:	2101      	movs	r1, #1
 8003b94:	4803      	ldr	r0, [pc, #12]	@ (8003ba4 <USBD_LL_Init+0x9c>)
 8003b96:	f003 fd0f 	bl	80075b8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3708      	adds	r7, #8
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	2000dc8c 	.word	0x2000dc8c
 8003ba8:	42040000 	.word	0x42040000

08003bac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f002 fbe5 	bl	8006392 <HAL_PCD_Start>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003bcc:	7bfb      	ldrb	r3, [r7, #15]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 f990 	bl	8003ef4 <USBD_Get_USB_Status>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003bd8:	7bbb      	ldrb	r3, [r7, #14]
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b084      	sub	sp, #16
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
 8003bea:	4608      	mov	r0, r1
 8003bec:	4611      	mov	r1, r2
 8003bee:	461a      	mov	r2, r3
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	70fb      	strb	r3, [r7, #3]
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	70bb      	strb	r3, [r7, #2]
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003c00:	2300      	movs	r3, #0
 8003c02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8003c0a:	78bb      	ldrb	r3, [r7, #2]
 8003c0c:	883a      	ldrh	r2, [r7, #0]
 8003c0e:	78f9      	ldrb	r1, [r7, #3]
 8003c10:	f003 f8ed 	bl	8006dee <HAL_PCD_EP_Open>
 8003c14:	4603      	mov	r3, r0
 8003c16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003c18:	7bfb      	ldrb	r3, [r7, #15]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f000 f96a 	bl	8003ef4 <USBD_Get_USB_Status>
 8003c20:	4603      	mov	r3, r0
 8003c22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003c24:	7bbb      	ldrb	r3, [r7, #14]
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3710      	adds	r7, #16
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}

08003c2e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b084      	sub	sp, #16
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
 8003c36:	460b      	mov	r3, r1
 8003c38:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003c48:	78fa      	ldrb	r2, [r7, #3]
 8003c4a:	4611      	mov	r1, r2
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f003 f938 	bl	8006ec2 <HAL_PCD_EP_Close>
 8003c52:	4603      	mov	r3, r0
 8003c54:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003c56:	7bfb      	ldrb	r3, [r7, #15]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f000 f94b 	bl	8003ef4 <USBD_Get_USB_Status>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003c62:	7bbb      	ldrb	r3, [r7, #14]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	460b      	mov	r3, r1
 8003c76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003c86:	78fa      	ldrb	r2, [r7, #3]
 8003c88:	4611      	mov	r1, r2
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f003 f9f0 	bl	8007070 <HAL_PCD_EP_SetStall>
 8003c90:	4603      	mov	r3, r0
 8003c92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
 8003c96:	4618      	mov	r0, r3
 8003c98:	f000 f92c 	bl	8003ef4 <USBD_Get_USB_Status>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003ca0:	7bbb      	ldrb	r3, [r7, #14]
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b084      	sub	sp, #16
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003cc4:	78fa      	ldrb	r2, [r7, #3]
 8003cc6:	4611      	mov	r1, r2
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f003 fa34 	bl	8007136 <HAL_PCD_EP_ClrStall>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003cd2:	7bfb      	ldrb	r3, [r7, #15]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 f90d 	bl	8003ef4 <USBD_Get_USB_Status>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003cde:	7bbb      	ldrb	r3, [r7, #14]
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003cfa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8003cfc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	da0b      	bge.n	8003d1c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8003d04:	78fb      	ldrb	r3, [r7, #3]
 8003d06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003d0a:	68f9      	ldr	r1, [r7, #12]
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	00db      	lsls	r3, r3, #3
 8003d10:	4413      	add	r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	440b      	add	r3, r1
 8003d16:	3316      	adds	r3, #22
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	e00b      	b.n	8003d34 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8003d1c:	78fb      	ldrb	r3, [r7, #3]
 8003d1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003d22:	68f9      	ldr	r1, [r7, #12]
 8003d24:	4613      	mov	r3, r2
 8003d26:	00db      	lsls	r3, r3, #3
 8003d28:	4413      	add	r3, r2
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	440b      	add	r3, r1
 8003d2e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8003d32:	781b      	ldrb	r3, [r3, #0]
  }
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	460b      	mov	r3, r1
 8003d4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003d50:	2300      	movs	r3, #0
 8003d52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003d5a:	78fa      	ldrb	r2, [r7, #3]
 8003d5c:	4611      	mov	r1, r2
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f003 f821 	bl	8006da6 <HAL_PCD_SetAddress>
 8003d64:	4603      	mov	r3, r0
 8003d66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003d68:	7bfb      	ldrb	r3, [r7, #15]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f000 f8c2 	bl	8003ef4 <USBD_Get_USB_Status>
 8003d70:	4603      	mov	r3, r0
 8003d72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003d74:	7bbb      	ldrb	r3, [r7, #14]
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3710      	adds	r7, #16
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}

08003d7e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8003d7e:	b580      	push	{r7, lr}
 8003d80:	b086      	sub	sp, #24
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	60f8      	str	r0, [r7, #12]
 8003d86:	607a      	str	r2, [r7, #4]
 8003d88:	603b      	str	r3, [r7, #0]
 8003d8a:	460b      	mov	r3, r1
 8003d8c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003d92:	2300      	movs	r3, #0
 8003d94:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8003d9c:	7af9      	ldrb	r1, [r7, #11]
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	f003 f92b 	bl	8006ffc <HAL_PCD_EP_Transmit>
 8003da6:	4603      	mov	r3, r0
 8003da8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003daa:	7dfb      	ldrb	r3, [r7, #23]
 8003dac:	4618      	mov	r0, r3
 8003dae:	f000 f8a1 	bl	8003ef4 <USBD_Get_USB_Status>
 8003db2:	4603      	mov	r3, r0
 8003db4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8003db6:	7dbb      	ldrb	r3, [r7, #22]
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	607a      	str	r2, [r7, #4]
 8003dca:	603b      	str	r3, [r7, #0]
 8003dcc:	460b      	mov	r3, r1
 8003dce:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8003dde:	7af9      	ldrb	r1, [r7, #11]
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	f003 f8b7 	bl	8006f56 <HAL_PCD_EP_Receive>
 8003de8:	4603      	mov	r3, r0
 8003dea:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003dec:	7dfb      	ldrb	r3, [r7, #23]
 8003dee:	4618      	mov	r0, r3
 8003df0:	f000 f880 	bl	8003ef4 <USBD_Get_USB_Status>
 8003df4:	4603      	mov	r3, r0
 8003df6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8003df8:	7dbb      	ldrb	r3, [r7, #22]
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3718      	adds	r7, #24
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}

08003e02 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003e02:	b580      	push	{r7, lr}
 8003e04:	b082      	sub	sp, #8
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	6078      	str	r0, [r7, #4]
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003e14:	78fa      	ldrb	r2, [r7, #3]
 8003e16:	4611      	mov	r1, r2
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f003 f8d7 	bl	8006fcc <HAL_PCD_EP_GetRxCount>
 8003e1e:	4603      	mov	r3, r0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3708      	adds	r7, #8
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	460b      	mov	r3, r1
 8003e32:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8003e34:	78fb      	ldrb	r3, [r7, #3]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d002      	beq.n	8003e40 <HAL_PCDEx_LPM_Callback+0x18>
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d01f      	beq.n	8003e7e <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8003e3e:	e03b      	b.n	8003eb8 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	7adb      	ldrb	r3, [r3, #11]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d007      	beq.n	8003e58 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 8003e48:	f000 f8aa 	bl	8003fa0 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8003e4c:	4b1c      	ldr	r3, [pc, #112]	@ (8003ec0 <HAL_PCDEx_LPM_Callback+0x98>)
 8003e4e:	691b      	ldr	r3, [r3, #16]
 8003e50:	4a1b      	ldr	r2, [pc, #108]	@ (8003ec0 <HAL_PCDEx_LPM_Callback+0x98>)
 8003e52:	f023 0306 	bic.w	r3, r3, #6
 8003e56:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	6812      	ldr	r2, [r2, #0]
 8003e66:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003e6a:	f023 0301 	bic.w	r3, r3, #1
 8003e6e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7fe faf8 	bl	800246c <USBD_LL_Resume>
    break;
 8003e7c:	e01c      	b.n	8003eb8 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	6812      	ldr	r2, [r2, #0]
 8003e8c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003e90:	f043 0301 	orr.w	r3, r3, #1
 8003e94:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7fe fac9 	bl	8002434 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	7adb      	ldrb	r3, [r3, #11]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d005      	beq.n	8003eb6 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8003eaa:	4b05      	ldr	r3, [pc, #20]	@ (8003ec0 <HAL_PCDEx_LPM_Callback+0x98>)
 8003eac:	691b      	ldr	r3, [r3, #16]
 8003eae:	4a04      	ldr	r2, [pc, #16]	@ (8003ec0 <HAL_PCDEx_LPM_Callback+0x98>)
 8003eb0:	f043 0306 	orr.w	r3, r3, #6
 8003eb4:	6113      	str	r3, [r2, #16]
    break;
 8003eb6:	bf00      	nop
}
 8003eb8:	bf00      	nop
 8003eba:	3708      	adds	r7, #8
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	e000ed00 	.word	0xe000ed00

08003ec4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8003ecc:	4b03      	ldr	r3, [pc, #12]	@ (8003edc <USBD_static_malloc+0x18>)
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	370c      	adds	r7, #12
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	2000d99c 	.word	0x2000d99c

08003ee0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]

}
 8003ee8:	bf00      	nop
 8003eea:	370c      	adds	r7, #12
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b085      	sub	sp, #20
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	4603      	mov	r3, r0
 8003efc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003efe:	2300      	movs	r3, #0
 8003f00:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8003f02:	79fb      	ldrb	r3, [r7, #7]
 8003f04:	2b03      	cmp	r3, #3
 8003f06:	d817      	bhi.n	8003f38 <USBD_Get_USB_Status+0x44>
 8003f08:	a201      	add	r2, pc, #4	@ (adr r2, 8003f10 <USBD_Get_USB_Status+0x1c>)
 8003f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f0e:	bf00      	nop
 8003f10:	08003f21 	.word	0x08003f21
 8003f14:	08003f27 	.word	0x08003f27
 8003f18:	08003f2d 	.word	0x08003f2d
 8003f1c:	08003f33 	.word	0x08003f33
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8003f20:	2300      	movs	r3, #0
 8003f22:	73fb      	strb	r3, [r7, #15]
    break;
 8003f24:	e00b      	b.n	8003f3e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8003f26:	2303      	movs	r3, #3
 8003f28:	73fb      	strb	r3, [r7, #15]
    break;
 8003f2a:	e008      	b.n	8003f3e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	73fb      	strb	r3, [r7, #15]
    break;
 8003f30:	e005      	b.n	8003f3e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8003f32:	2303      	movs	r3, #3
 8003f34:	73fb      	strb	r3, [r7, #15]
    break;
 8003f36:	e002      	b.n	8003f3e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	73fb      	strb	r3, [r7, #15]
    break;
 8003f3c:	bf00      	nop
  }
  return usb_status;
 8003f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3714      	adds	r7, #20
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f50:	f000 fcec 	bl	800492c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003f54:	f000 f824 	bl	8003fa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003f58:	f000 f9c2 	bl	80042e0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8003f5c:	f000 f88e 	bl	800407c <MX_I2C1_Init>
  MX_TIM3_Init();
 8003f60:	f000 f94e 	bl	8004200 <MX_TIM3_Init>
  MX_RTC_Init();
 8003f64:	f000 f8ca 	bl	80040fc <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  AT24C32_Initialization(&at24c32, &hi2c1);
 8003f68:	4909      	ldr	r1, [pc, #36]	@ (8003f90 <main+0x44>)
 8003f6a:	480a      	ldr	r0, [pc, #40]	@ (8003f94 <main+0x48>)
 8003f6c:	f7fc f990 	bl	8000290 <AT24C32_Initialization>

  if(HAL_GPIO_ReadPin(USB_CABLE_GPIO_Port, USB_CABLE_Pin) == GPIO_PIN_SET)
 8003f70:	2102      	movs	r1, #2
 8003f72:	4809      	ldr	r0, [pc, #36]	@ (8003f98 <main+0x4c>)
 8003f74:	f001 f9a8 	bl	80052c8 <HAL_GPIO_ReadPin>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d101      	bne.n	8003f82 <main+0x36>
  {
	  MX_USB_DEVICE_Init();
 8003f7e:	f7ff fab7 	bl	80034f0 <MX_USB_DEVICE_Init>
  }

  Bootloader_Init(&bootloaderCTX);
 8003f82:	4806      	ldr	r0, [pc, #24]	@ (8003f9c <main+0x50>)
 8003f84:	f7fc fb02 	bl	800058c <Bootloader_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Bootloader_Task(&bootloaderCTX);
 8003f88:	4804      	ldr	r0, [pc, #16]	@ (8003f9c <main+0x50>)
 8003f8a:	f7fc fb4b 	bl	8000624 <Bootloader_Task>
 8003f8e:	e7fb      	b.n	8003f88 <main+0x3c>
 8003f90:	2000dbbc 	.word	0x2000dbbc
 8003f94:	2000e170 	.word	0x2000e170
 8003f98:	42020400 	.word	0x42020400
 8003f9c:	2000e178 	.word	0x2000e178

08003fa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b09e      	sub	sp, #120	@ 0x78
 8003fa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003fa6:	f107 0318 	add.w	r3, r7, #24
 8003faa:	2260      	movs	r2, #96	@ 0x60
 8003fac:	2100      	movs	r1, #0
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f008 fc04 	bl	800c7bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003fb4:	463b      	mov	r3, r7
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	601a      	str	r2, [r3, #0]
 8003fba:	605a      	str	r2, [r3, #4]
 8003fbc:	609a      	str	r2, [r3, #8]
 8003fbe:	60da      	str	r2, [r3, #12]
 8003fc0:	611a      	str	r2, [r3, #16]
 8003fc2:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003fc4:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8003fc8:	f003 fb82 	bl	80076d0 <HAL_PWREx_ControlVoltageScaling>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d001      	beq.n	8003fd6 <SystemClock_Config+0x36>
  {
    Error_Handler();
 8003fd2:	f000 fa4d 	bl	8004470 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003fd6:	f003 fb6b 	bl	80076b0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003fda:	4b27      	ldr	r3, [pc, #156]	@ (8004078 <SystemClock_Config+0xd8>)
 8003fdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fe0:	4a25      	ldr	r2, [pc, #148]	@ (8004078 <SystemClock_Config+0xd8>)
 8003fe2:	f023 0318 	bic.w	r3, r3, #24
 8003fe6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE
 8003fea:	2315      	movs	r3, #21
 8003fec:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003fee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003ff2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003ff4:	2381      	movs	r3, #129	@ 0x81
 8003ff6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003ffc:	2310      	movs	r3, #16
 8003ffe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8004000:	2300      	movs	r3, #0
 8004002:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004004:	2302      	movs	r3, #2
 8004006:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8004008:	2301      	movs	r3, #1
 800400a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 800400c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004010:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8004012:	2303      	movs	r3, #3
 8004014:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 8004016:	230a      	movs	r3, #10
 8004018:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 800401a:	2302      	movs	r3, #2
 800401c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800401e:	2302      	movs	r3, #2
 8004020:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 8004022:	2301      	movs	r3, #1
 8004024:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8004026:	230c      	movs	r3, #12
 8004028:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800402a:	2300      	movs	r3, #0
 800402c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800402e:	f107 0318 	add.w	r3, r7, #24
 8004032:	4618      	mov	r0, r3
 8004034:	f003 fc06 	bl	8007844 <HAL_RCC_OscConfig>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800403e:	f000 fa17 	bl	8004470 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004042:	231f      	movs	r3, #31
 8004044:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004046:	2303      	movs	r3, #3
 8004048:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800404a:	2300      	movs	r3, #0
 800404c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800404e:	2300      	movs	r3, #0
 8004050:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004052:	2300      	movs	r3, #0
 8004054:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8004056:	2300      	movs	r3, #0
 8004058:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800405a:	463b      	mov	r3, r7
 800405c:	2104      	movs	r1, #4
 800405e:	4618      	mov	r0, r3
 8004060:	f004 facc 	bl	80085fc <HAL_RCC_ClockConfig>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d001      	beq.n	800406e <SystemClock_Config+0xce>
  {
    Error_Handler();
 800406a:	f000 fa01 	bl	8004470 <Error_Handler>
  }
}
 800406e:	bf00      	nop
 8004070:	3778      	adds	r7, #120	@ 0x78
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	46020c00 	.word	0x46020c00

0800407c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004080:	4b1b      	ldr	r3, [pc, #108]	@ (80040f0 <MX_I2C1_Init+0x74>)
 8004082:	4a1c      	ldr	r2, [pc, #112]	@ (80040f4 <MX_I2C1_Init+0x78>)
 8004084:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 8004086:	4b1a      	ldr	r3, [pc, #104]	@ (80040f0 <MX_I2C1_Init+0x74>)
 8004088:	4a1b      	ldr	r2, [pc, #108]	@ (80040f8 <MX_I2C1_Init+0x7c>)
 800408a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800408c:	4b18      	ldr	r3, [pc, #96]	@ (80040f0 <MX_I2C1_Init+0x74>)
 800408e:	2200      	movs	r2, #0
 8004090:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004092:	4b17      	ldr	r3, [pc, #92]	@ (80040f0 <MX_I2C1_Init+0x74>)
 8004094:	2201      	movs	r2, #1
 8004096:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004098:	4b15      	ldr	r3, [pc, #84]	@ (80040f0 <MX_I2C1_Init+0x74>)
 800409a:	2200      	movs	r2, #0
 800409c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800409e:	4b14      	ldr	r3, [pc, #80]	@ (80040f0 <MX_I2C1_Init+0x74>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80040a4:	4b12      	ldr	r3, [pc, #72]	@ (80040f0 <MX_I2C1_Init+0x74>)
 80040a6:	2200      	movs	r2, #0
 80040a8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80040aa:	4b11      	ldr	r3, [pc, #68]	@ (80040f0 <MX_I2C1_Init+0x74>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80040b0:	4b0f      	ldr	r3, [pc, #60]	@ (80040f0 <MX_I2C1_Init+0x74>)
 80040b2:	2200      	movs	r2, #0
 80040b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80040b6:	480e      	ldr	r0, [pc, #56]	@ (80040f0 <MX_I2C1_Init+0x74>)
 80040b8:	f001 f936 	bl	8005328 <HAL_I2C_Init>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80040c2:	f000 f9d5 	bl	8004470 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80040c6:	2100      	movs	r1, #0
 80040c8:	4809      	ldr	r0, [pc, #36]	@ (80040f0 <MX_I2C1_Init+0x74>)
 80040ca:	f001 ffbf 	bl	800604c <HAL_I2CEx_ConfigAnalogFilter>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d001      	beq.n	80040d8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80040d4:	f000 f9cc 	bl	8004470 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80040d8:	2100      	movs	r1, #0
 80040da:	4805      	ldr	r0, [pc, #20]	@ (80040f0 <MX_I2C1_Init+0x74>)
 80040dc:	f002 f801 	bl	80060e2 <HAL_I2CEx_ConfigDigitalFilter>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80040e6:	f000 f9c3 	bl	8004470 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80040ea:	bf00      	nop
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	2000dbbc 	.word	0x2000dbbc
 80040f4:	40005400 	.word	0x40005400
 80040f8:	30909dec 	.word	0x30909dec

080040fc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b08e      	sub	sp, #56	@ 0x38
 8004100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 8004102:	f107 031c 	add.w	r3, r7, #28
 8004106:	2200      	movs	r2, #0
 8004108:	601a      	str	r2, [r3, #0]
 800410a:	605a      	str	r2, [r3, #4]
 800410c:	609a      	str	r2, [r3, #8]
 800410e:	60da      	str	r2, [r3, #12]
 8004110:	611a      	str	r2, [r3, #16]
 8004112:	615a      	str	r2, [r3, #20]
 8004114:	619a      	str	r2, [r3, #24]
  RTC_TimeTypeDef sTime = {0};
 8004116:	f107 0308 	add.w	r3, r7, #8
 800411a:	2200      	movs	r2, #0
 800411c:	601a      	str	r2, [r3, #0]
 800411e:	605a      	str	r2, [r3, #4]
 8004120:	609a      	str	r2, [r3, #8]
 8004122:	60da      	str	r2, [r3, #12]
 8004124:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004126:	2300      	movs	r3, #0
 8004128:	607b      	str	r3, [r7, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800412a:	4b33      	ldr	r3, [pc, #204]	@ (80041f8 <MX_RTC_Init+0xfc>)
 800412c:	4a33      	ldr	r2, [pc, #204]	@ (80041fc <MX_RTC_Init+0x100>)
 800412e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004130:	4b31      	ldr	r3, [pc, #196]	@ (80041f8 <MX_RTC_Init+0xfc>)
 8004132:	2200      	movs	r2, #0
 8004134:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004136:	4b30      	ldr	r3, [pc, #192]	@ (80041f8 <MX_RTC_Init+0xfc>)
 8004138:	227f      	movs	r2, #127	@ 0x7f
 800413a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800413c:	4b2e      	ldr	r3, [pc, #184]	@ (80041f8 <MX_RTC_Init+0xfc>)
 800413e:	22ff      	movs	r2, #255	@ 0xff
 8004140:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004142:	4b2d      	ldr	r3, [pc, #180]	@ (80041f8 <MX_RTC_Init+0xfc>)
 8004144:	2200      	movs	r2, #0
 8004146:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8004148:	4b2b      	ldr	r3, [pc, #172]	@ (80041f8 <MX_RTC_Init+0xfc>)
 800414a:	2200      	movs	r2, #0
 800414c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800414e:	4b2a      	ldr	r3, [pc, #168]	@ (80041f8 <MX_RTC_Init+0xfc>)
 8004150:	2200      	movs	r2, #0
 8004152:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004154:	4b28      	ldr	r3, [pc, #160]	@ (80041f8 <MX_RTC_Init+0xfc>)
 8004156:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800415a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800415c:	4b26      	ldr	r3, [pc, #152]	@ (80041f8 <MX_RTC_Init+0xfc>)
 800415e:	2200      	movs	r2, #0
 8004160:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8004162:	4b25      	ldr	r3, [pc, #148]	@ (80041f8 <MX_RTC_Init+0xfc>)
 8004164:	2200      	movs	r2, #0
 8004166:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004168:	4823      	ldr	r0, [pc, #140]	@ (80041f8 <MX_RTC_Init+0xfc>)
 800416a:	f005 fdc7 	bl	8009cfc <HAL_RTC_Init>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d001      	beq.n	8004178 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8004174:	f000 f97c 	bl	8004470 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 8004178:	2300      	movs	r3, #0
 800417a:	61fb      	str	r3, [r7, #28]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 800417c:	2300      	movs	r3, #0
 800417e:	62bb      	str	r3, [r7, #40]	@ 0x28
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 8004180:	2300      	movs	r3, #0
 8004182:	62fb      	str	r3, [r7, #44]	@ 0x2c
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 8004184:	2300      	movs	r3, #0
 8004186:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 8004188:	f107 031c 	add.w	r3, r7, #28
 800418c:	4619      	mov	r1, r3
 800418e:	481a      	ldr	r0, [pc, #104]	@ (80041f8 <MX_RTC_Init+0xfc>)
 8004190:	f006 f85c 	bl	800a24c <HAL_RTCEx_PrivilegeModeSet>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800419a:	f000 f969 	bl	8004470 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800419e:	2300      	movs	r3, #0
 80041a0:	723b      	strb	r3, [r7, #8]
  sTime.Minutes = 0x0;
 80041a2:	2300      	movs	r3, #0
 80041a4:	727b      	strb	r3, [r7, #9]
  sTime.Seconds = 0x0;
 80041a6:	2300      	movs	r3, #0
 80041a8:	72bb      	strb	r3, [r7, #10]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80041aa:	2300      	movs	r3, #0
 80041ac:	617b      	str	r3, [r7, #20]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80041ae:	2300      	movs	r3, #0
 80041b0:	61bb      	str	r3, [r7, #24]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80041b2:	f107 0308 	add.w	r3, r7, #8
 80041b6:	2201      	movs	r2, #1
 80041b8:	4619      	mov	r1, r3
 80041ba:	480f      	ldr	r0, [pc, #60]	@ (80041f8 <MX_RTC_Init+0xfc>)
 80041bc:	f005 fe2a 	bl	8009e14 <HAL_RTC_SetTime>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <MX_RTC_Init+0xce>
  {
    Error_Handler();
 80041c6:	f000 f953 	bl	8004470 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80041ca:	2301      	movs	r3, #1
 80041cc:	713b      	strb	r3, [r7, #4]
  sDate.Month = RTC_MONTH_JANUARY;
 80041ce:	2301      	movs	r3, #1
 80041d0:	717b      	strb	r3, [r7, #5]
  sDate.Date = 0x1;
 80041d2:	2301      	movs	r3, #1
 80041d4:	71bb      	strb	r3, [r7, #6]
  sDate.Year = 0x0;
 80041d6:	2300      	movs	r3, #0
 80041d8:	71fb      	strb	r3, [r7, #7]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80041da:	1d3b      	adds	r3, r7, #4
 80041dc:	2201      	movs	r2, #1
 80041de:	4619      	mov	r1, r3
 80041e0:	4805      	ldr	r0, [pc, #20]	@ (80041f8 <MX_RTC_Init+0xfc>)
 80041e2:	f005 feb3 	bl	8009f4c <HAL_RTC_SetDate>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d001      	beq.n	80041f0 <MX_RTC_Init+0xf4>
  {
    Error_Handler();
 80041ec:	f000 f940 	bl	8004470 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80041f0:	bf00      	nop
 80041f2:	3738      	adds	r7, #56	@ 0x38
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	2000dc10 	.word	0x2000dc10
 80041fc:	46007800 	.word	0x46007800

08004200 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b08a      	sub	sp, #40	@ 0x28
 8004204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004206:	f107 031c 	add.w	r3, r7, #28
 800420a:	2200      	movs	r2, #0
 800420c:	601a      	str	r2, [r3, #0]
 800420e:	605a      	str	r2, [r3, #4]
 8004210:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004212:	463b      	mov	r3, r7
 8004214:	2200      	movs	r2, #0
 8004216:	601a      	str	r2, [r3, #0]
 8004218:	605a      	str	r2, [r3, #4]
 800421a:	609a      	str	r2, [r3, #8]
 800421c:	60da      	str	r2, [r3, #12]
 800421e:	611a      	str	r2, [r3, #16]
 8004220:	615a      	str	r2, [r3, #20]
 8004222:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004224:	4b2c      	ldr	r3, [pc, #176]	@ (80042d8 <MX_TIM3_Init+0xd8>)
 8004226:	4a2d      	ldr	r2, [pc, #180]	@ (80042dc <MX_TIM3_Init+0xdc>)
 8004228:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800422a:	4b2b      	ldr	r3, [pc, #172]	@ (80042d8 <MX_TIM3_Init+0xd8>)
 800422c:	2200      	movs	r2, #0
 800422e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004230:	4b29      	ldr	r3, [pc, #164]	@ (80042d8 <MX_TIM3_Init+0xd8>)
 8004232:	2200      	movs	r2, #0
 8004234:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8004236:	4b28      	ldr	r3, [pc, #160]	@ (80042d8 <MX_TIM3_Init+0xd8>)
 8004238:	22ff      	movs	r2, #255	@ 0xff
 800423a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800423c:	4b26      	ldr	r3, [pc, #152]	@ (80042d8 <MX_TIM3_Init+0xd8>)
 800423e:	2200      	movs	r2, #0
 8004240:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004242:	4b25      	ldr	r3, [pc, #148]	@ (80042d8 <MX_TIM3_Init+0xd8>)
 8004244:	2200      	movs	r2, #0
 8004246:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004248:	4823      	ldr	r0, [pc, #140]	@ (80042d8 <MX_TIM3_Init+0xd8>)
 800424a:	f006 f82d 	bl	800a2a8 <HAL_TIM_PWM_Init>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d001      	beq.n	8004258 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8004254:	f000 f90c 	bl	8004470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004258:	2300      	movs	r3, #0
 800425a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800425c:	2300      	movs	r3, #0
 800425e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004260:	f107 031c 	add.w	r3, r7, #28
 8004264:	4619      	mov	r1, r3
 8004266:	481c      	ldr	r0, [pc, #112]	@ (80042d8 <MX_TIM3_Init+0xd8>)
 8004268:	f006 fe68 	bl	800af3c <HAL_TIMEx_MasterConfigSynchronization>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d001      	beq.n	8004276 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8004272:	f000 f8fd 	bl	8004470 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004276:	2360      	movs	r3, #96	@ 0x60
 8004278:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800427a:	2300      	movs	r3, #0
 800427c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800427e:	2300      	movs	r3, #0
 8004280:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004282:	2300      	movs	r3, #0
 8004284:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004286:	463b      	mov	r3, r7
 8004288:	2200      	movs	r2, #0
 800428a:	4619      	mov	r1, r3
 800428c:	4812      	ldr	r0, [pc, #72]	@ (80042d8 <MX_TIM3_Init+0xd8>)
 800428e:	f006 f863 	bl	800a358 <HAL_TIM_PWM_ConfigChannel>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d001      	beq.n	800429c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8004298:	f000 f8ea 	bl	8004470 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800429c:	463b      	mov	r3, r7
 800429e:	2204      	movs	r2, #4
 80042a0:	4619      	mov	r1, r3
 80042a2:	480d      	ldr	r0, [pc, #52]	@ (80042d8 <MX_TIM3_Init+0xd8>)
 80042a4:	f006 f858 	bl	800a358 <HAL_TIM_PWM_ConfigChannel>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d001      	beq.n	80042b2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80042ae:	f000 f8df 	bl	8004470 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80042b2:	463b      	mov	r3, r7
 80042b4:	2208      	movs	r2, #8
 80042b6:	4619      	mov	r1, r3
 80042b8:	4807      	ldr	r0, [pc, #28]	@ (80042d8 <MX_TIM3_Init+0xd8>)
 80042ba:	f006 f84d 	bl	800a358 <HAL_TIM_PWM_ConfigChannel>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80042c4:	f000 f8d4 	bl	8004470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80042c8:	4803      	ldr	r0, [pc, #12]	@ (80042d8 <MX_TIM3_Init+0xd8>)
 80042ca:	f000 f9c9 	bl	8004660 <HAL_TIM_MspPostInit>

}
 80042ce:	bf00      	nop
 80042d0:	3728      	adds	r7, #40	@ 0x28
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	2000dc40 	.word	0x2000dc40
 80042dc:	40000400 	.word	0x40000400

080042e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b08c      	sub	sp, #48	@ 0x30
 80042e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042e6:	f107 031c 	add.w	r3, r7, #28
 80042ea:	2200      	movs	r2, #0
 80042ec:	601a      	str	r2, [r3, #0]
 80042ee:	605a      	str	r2, [r3, #4]
 80042f0:	609a      	str	r2, [r3, #8]
 80042f2:	60da      	str	r2, [r3, #12]
 80042f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80042f6:	4b5a      	ldr	r3, [pc, #360]	@ (8004460 <MX_GPIO_Init+0x180>)
 80042f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042fc:	4a58      	ldr	r2, [pc, #352]	@ (8004460 <MX_GPIO_Init+0x180>)
 80042fe:	f043 0310 	orr.w	r3, r3, #16
 8004302:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004306:	4b56      	ldr	r3, [pc, #344]	@ (8004460 <MX_GPIO_Init+0x180>)
 8004308:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800430c:	f003 0310 	and.w	r3, r3, #16
 8004310:	61bb      	str	r3, [r7, #24]
 8004312:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004314:	4b52      	ldr	r3, [pc, #328]	@ (8004460 <MX_GPIO_Init+0x180>)
 8004316:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800431a:	4a51      	ldr	r2, [pc, #324]	@ (8004460 <MX_GPIO_Init+0x180>)
 800431c:	f043 0304 	orr.w	r3, r3, #4
 8004320:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004324:	4b4e      	ldr	r3, [pc, #312]	@ (8004460 <MX_GPIO_Init+0x180>)
 8004326:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800432a:	f003 0304 	and.w	r3, r3, #4
 800432e:	617b      	str	r3, [r7, #20]
 8004330:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004332:	4b4b      	ldr	r3, [pc, #300]	@ (8004460 <MX_GPIO_Init+0x180>)
 8004334:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004338:	4a49      	ldr	r2, [pc, #292]	@ (8004460 <MX_GPIO_Init+0x180>)
 800433a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800433e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004342:	4b47      	ldr	r3, [pc, #284]	@ (8004460 <MX_GPIO_Init+0x180>)
 8004344:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004348:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800434c:	613b      	str	r3, [r7, #16]
 800434e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004350:	4b43      	ldr	r3, [pc, #268]	@ (8004460 <MX_GPIO_Init+0x180>)
 8004352:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004356:	4a42      	ldr	r2, [pc, #264]	@ (8004460 <MX_GPIO_Init+0x180>)
 8004358:	f043 0302 	orr.w	r3, r3, #2
 800435c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004360:	4b3f      	ldr	r3, [pc, #252]	@ (8004460 <MX_GPIO_Init+0x180>)
 8004362:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	60fb      	str	r3, [r7, #12]
 800436c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800436e:	4b3c      	ldr	r3, [pc, #240]	@ (8004460 <MX_GPIO_Init+0x180>)
 8004370:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004374:	4a3a      	ldr	r2, [pc, #232]	@ (8004460 <MX_GPIO_Init+0x180>)
 8004376:	f043 0308 	orr.w	r3, r3, #8
 800437a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800437e:	4b38      	ldr	r3, [pc, #224]	@ (8004460 <MX_GPIO_Init+0x180>)
 8004380:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004384:	f003 0308 	and.w	r3, r3, #8
 8004388:	60bb      	str	r3, [r7, #8]
 800438a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800438c:	4b34      	ldr	r3, [pc, #208]	@ (8004460 <MX_GPIO_Init+0x180>)
 800438e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004392:	4a33      	ldr	r2, [pc, #204]	@ (8004460 <MX_GPIO_Init+0x180>)
 8004394:	f043 0301 	orr.w	r3, r3, #1
 8004398:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800439c:	4b30      	ldr	r3, [pc, #192]	@ (8004460 <MX_GPIO_Init+0x180>)
 800439e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	607b      	str	r3, [r7, #4]
 80043a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EEPROM_A2_Pin|MCU_EEPROM_WP_Pin|SYSTEM_SHUTDOWN_Pin, GPIO_PIN_RESET);
 80043aa:	2200      	movs	r2, #0
 80043ac:	f240 210a 	movw	r1, #522	@ 0x20a
 80043b0:	482c      	ldr	r0, [pc, #176]	@ (8004464 <MX_GPIO_Init+0x184>)
 80043b2:	f000 ffa1 	bl	80052f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IMU_CS_Pin|IMU_VCC_ENABLE_Pin, GPIO_PIN_RESET);
 80043b6:	2200      	movs	r2, #0
 80043b8:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 80043bc:	482a      	ldr	r0, [pc, #168]	@ (8004468 <MX_GPIO_Init+0x188>)
 80043be:	f000 ff9b 	bl	80052f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_EEPROM_VCC_ENABLE_GPIO_Port, MCU_EEPROM_VCC_ENABLE_Pin, GPIO_PIN_RESET);
 80043c2:	2200      	movs	r2, #0
 80043c4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80043c8:	4828      	ldr	r0, [pc, #160]	@ (800446c <MX_GPIO_Init+0x18c>)
 80043ca:	f000 ff95 	bl	80052f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EEPROM_A2_Pin MCU_EEPROM_WP_Pin SYSTEM_SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = EEPROM_A2_Pin|MCU_EEPROM_WP_Pin|SYSTEM_SHUTDOWN_Pin;
 80043ce:	f240 230a 	movw	r3, #522	@ 0x20a
 80043d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043d4:	2301      	movs	r3, #1
 80043d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043d8:	2300      	movs	r3, #0
 80043da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043dc:	2300      	movs	r3, #0
 80043de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043e0:	f107 031c 	add.w	r3, r7, #28
 80043e4:	4619      	mov	r1, r3
 80043e6:	481f      	ldr	r0, [pc, #124]	@ (8004464 <MX_GPIO_Init+0x184>)
 80043e8:	f000 fd8e 	bl	8004f08 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_CABLE_Pin */
  GPIO_InitStruct.Pin = USB_CABLE_Pin;
 80043ec:	2302      	movs	r3, #2
 80043ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043f0:	2300      	movs	r3, #0
 80043f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043f4:	2300      	movs	r3, #0
 80043f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_CABLE_GPIO_Port, &GPIO_InitStruct);
 80043f8:	f107 031c 	add.w	r3, r7, #28
 80043fc:	4619      	mov	r1, r3
 80043fe:	481a      	ldr	r0, [pc, #104]	@ (8004468 <MX_GPIO_Init+0x188>)
 8004400:	f000 fd82 	bl	8004f08 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_PUSH_BUTTON_Pin */
  GPIO_InitStruct.Pin = MCU_PUSH_BUTTON_Pin;
 8004404:	2380      	movs	r3, #128	@ 0x80
 8004406:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004408:	2300      	movs	r3, #0
 800440a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800440c:	2300      	movs	r3, #0
 800440e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCU_PUSH_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8004410:	f107 031c 	add.w	r3, r7, #28
 8004414:	4619      	mov	r1, r3
 8004416:	4813      	ldr	r0, [pc, #76]	@ (8004464 <MX_GPIO_Init+0x184>)
 8004418:	f000 fd76 	bl	8004f08 <HAL_GPIO_Init>

  /*Configure GPIO pins : IMU_CS_Pin IMU_VCC_ENABLE_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin|IMU_VCC_ENABLE_Pin;
 800441c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8004420:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004422:	2301      	movs	r3, #1
 8004424:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004426:	2300      	movs	r3, #0
 8004428:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800442a:	2300      	movs	r3, #0
 800442c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800442e:	f107 031c 	add.w	r3, r7, #28
 8004432:	4619      	mov	r1, r3
 8004434:	480c      	ldr	r0, [pc, #48]	@ (8004468 <MX_GPIO_Init+0x188>)
 8004436:	f000 fd67 	bl	8004f08 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_EEPROM_VCC_ENABLE_Pin */
  GPIO_InitStruct.Pin = MCU_EEPROM_VCC_ENABLE_Pin;
 800443a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800443e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004440:	2301      	movs	r3, #1
 8004442:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004444:	2300      	movs	r3, #0
 8004446:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004448:	2300      	movs	r3, #0
 800444a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(MCU_EEPROM_VCC_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800444c:	f107 031c 	add.w	r3, r7, #28
 8004450:	4619      	mov	r1, r3
 8004452:	4806      	ldr	r0, [pc, #24]	@ (800446c <MX_GPIO_Init+0x18c>)
 8004454:	f000 fd58 	bl	8004f08 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004458:	bf00      	nop
 800445a:	3730      	adds	r7, #48	@ 0x30
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	46020c00 	.word	0x46020c00
 8004464:	42021000 	.word	0x42021000
 8004468:	42020400 	.word	0x42020400
 800446c:	42020c00 	.word	0x42020c00

08004470 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004474:	b672      	cpsid	i
}
 8004476:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004478:	bf00      	nop
 800447a:	e7fd      	b.n	8004478 <Error_Handler+0x8>

0800447c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004482:	4b0a      	ldr	r3, [pc, #40]	@ (80044ac <HAL_MspInit+0x30>)
 8004484:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004488:	4a08      	ldr	r2, [pc, #32]	@ (80044ac <HAL_MspInit+0x30>)
 800448a:	f043 0304 	orr.w	r3, r3, #4
 800448e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004492:	4b06      	ldr	r3, [pc, #24]	@ (80044ac <HAL_MspInit+0x30>)
 8004494:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004498:	f003 0304 	and.w	r3, r3, #4
 800449c:	607b      	str	r3, [r7, #4]
 800449e:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 80044a0:	f003 f9a2 	bl	80077e8 <HAL_PWREx_EnableVddUSB>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044a4:	bf00      	nop
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	46020c00 	.word	0x46020c00

080044b0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b0c0      	sub	sp, #256	@ 0x100
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044b8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80044bc:	2200      	movs	r2, #0
 80044be:	601a      	str	r2, [r3, #0]
 80044c0:	605a      	str	r2, [r3, #4]
 80044c2:	609a      	str	r2, [r3, #8]
 80044c4:	60da      	str	r2, [r3, #12]
 80044c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80044c8:	f107 0310 	add.w	r3, r7, #16
 80044cc:	22d8      	movs	r2, #216	@ 0xd8
 80044ce:	2100      	movs	r1, #0
 80044d0:	4618      	mov	r0, r3
 80044d2:	f008 f973 	bl	800c7bc <memset>
  if(hi2c->Instance==I2C1)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a27      	ldr	r2, [pc, #156]	@ (8004578 <HAL_I2C_MspInit+0xc8>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d145      	bne.n	800456c <HAL_I2C_MspInit+0xbc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80044e0:	f04f 0240 	mov.w	r2, #64	@ 0x40
 80044e4:	f04f 0300 	mov.w	r3, #0
 80044e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80044ec:	2300      	movs	r3, #0
 80044ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80044f0:	f107 0310 	add.w	r3, r7, #16
 80044f4:	4618      	mov	r0, r3
 80044f6:	f004 fc15 	bl	8008d24 <HAL_RCCEx_PeriphCLKConfig>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d001      	beq.n	8004504 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8004500:	f7ff ffb6 	bl	8004470 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004504:	4b1d      	ldr	r3, [pc, #116]	@ (800457c <HAL_I2C_MspInit+0xcc>)
 8004506:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800450a:	4a1c      	ldr	r2, [pc, #112]	@ (800457c <HAL_I2C_MspInit+0xcc>)
 800450c:	f043 0302 	orr.w	r3, r3, #2
 8004510:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004514:	4b19      	ldr	r3, [pc, #100]	@ (800457c <HAL_I2C_MspInit+0xcc>)
 8004516:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800451a:	f003 0302 	and.w	r3, r3, #2
 800451e:	60fb      	str	r3, [r7, #12]
 8004520:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004522:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004526:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800452a:	2312      	movs	r3, #18
 800452c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004530:	2300      	movs	r3, #0
 8004532:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004536:	2300      	movs	r3, #0
 8004538:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800453c:	2304      	movs	r3, #4
 800453e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004542:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8004546:	4619      	mov	r1, r3
 8004548:	480d      	ldr	r0, [pc, #52]	@ (8004580 <HAL_I2C_MspInit+0xd0>)
 800454a:	f000 fcdd 	bl	8004f08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800454e:	4b0b      	ldr	r3, [pc, #44]	@ (800457c <HAL_I2C_MspInit+0xcc>)
 8004550:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004554:	4a09      	ldr	r2, [pc, #36]	@ (800457c <HAL_I2C_MspInit+0xcc>)
 8004556:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800455a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800455e:	4b07      	ldr	r3, [pc, #28]	@ (800457c <HAL_I2C_MspInit+0xcc>)
 8004560:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004564:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004568:	60bb      	str	r3, [r7, #8]
 800456a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800456c:	bf00      	nop
 800456e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	40005400 	.word	0x40005400
 800457c:	46020c00 	.word	0x46020c00
 8004580:	42020400 	.word	0x42020400

08004584 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b0ba      	sub	sp, #232	@ 0xe8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800458c:	f107 0310 	add.w	r3, r7, #16
 8004590:	22d8      	movs	r2, #216	@ 0xd8
 8004592:	2100      	movs	r1, #0
 8004594:	4618      	mov	r0, r3
 8004596:	f008 f911 	bl	800c7bc <memset>
  if(hrtc->Instance==RTC)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a1d      	ldr	r2, [pc, #116]	@ (8004614 <HAL_RTC_MspInit+0x90>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d132      	bne.n	800460a <HAL_RTC_MspInit+0x86>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80045a4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80045a8:	f04f 0300 	mov.w	r3, #0
 80045ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80045b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80045b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045b8:	f107 0310 	add.w	r3, r7, #16
 80045bc:	4618      	mov	r0, r3
 80045be:	f004 fbb1 	bl	8008d24 <HAL_RCCEx_PeriphCLKConfig>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d001      	beq.n	80045cc <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 80045c8:	f7ff ff52 	bl	8004470 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80045cc:	4b12      	ldr	r3, [pc, #72]	@ (8004618 <HAL_RTC_MspInit+0x94>)
 80045ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045d2:	4a11      	ldr	r2, [pc, #68]	@ (8004618 <HAL_RTC_MspInit+0x94>)
 80045d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80045dc:	4b0e      	ldr	r3, [pc, #56]	@ (8004618 <HAL_RTC_MspInit+0x94>)
 80045de:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80045e2:	4a0d      	ldr	r2, [pc, #52]	@ (8004618 <HAL_RTC_MspInit+0x94>)
 80045e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80045e8:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 80045ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004618 <HAL_RTC_MspInit+0x94>)
 80045ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80045f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045f6:	60fb      	str	r3, [r7, #12]
 80045f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_RTCAPB_CLKAM_ENABLE();
 80045fa:	4b07      	ldr	r3, [pc, #28]	@ (8004618 <HAL_RTC_MspInit+0x94>)
 80045fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004600:	4a05      	ldr	r2, [pc, #20]	@ (8004618 <HAL_RTC_MspInit+0x94>)
 8004602:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004606:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800460a:	bf00      	nop
 800460c:	37e8      	adds	r7, #232	@ 0xe8
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	46007800 	.word	0x46007800
 8004618:	46020c00 	.word	0x46020c00

0800461c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a0b      	ldr	r2, [pc, #44]	@ (8004658 <HAL_TIM_PWM_MspInit+0x3c>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d10e      	bne.n	800464c <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800462e:	4b0b      	ldr	r3, [pc, #44]	@ (800465c <HAL_TIM_PWM_MspInit+0x40>)
 8004630:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004634:	4a09      	ldr	r2, [pc, #36]	@ (800465c <HAL_TIM_PWM_MspInit+0x40>)
 8004636:	f043 0302 	orr.w	r3, r3, #2
 800463a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800463e:	4b07      	ldr	r3, [pc, #28]	@ (800465c <HAL_TIM_PWM_MspInit+0x40>)
 8004640:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004644:	f003 0302 	and.w	r3, r3, #2
 8004648:	60fb      	str	r3, [r7, #12]
 800464a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800464c:	bf00      	nop
 800464e:	3714      	adds	r7, #20
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr
 8004658:	40000400 	.word	0x40000400
 800465c:	46020c00 	.word	0x46020c00

08004660 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b088      	sub	sp, #32
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004668:	f107 030c 	add.w	r3, r7, #12
 800466c:	2200      	movs	r2, #0
 800466e:	601a      	str	r2, [r3, #0]
 8004670:	605a      	str	r2, [r3, #4]
 8004672:	609a      	str	r2, [r3, #8]
 8004674:	60da      	str	r2, [r3, #12]
 8004676:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a13      	ldr	r2, [pc, #76]	@ (80046cc <HAL_TIM_MspPostInit+0x6c>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d11f      	bne.n	80046c2 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004682:	4b13      	ldr	r3, [pc, #76]	@ (80046d0 <HAL_TIM_MspPostInit+0x70>)
 8004684:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004688:	4a11      	ldr	r2, [pc, #68]	@ (80046d0 <HAL_TIM_MspPostInit+0x70>)
 800468a:	f043 0304 	orr.w	r3, r3, #4
 800468e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004692:	4b0f      	ldr	r3, [pc, #60]	@ (80046d0 <HAL_TIM_MspPostInit+0x70>)
 8004694:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004698:	f003 0304 	and.w	r3, r3, #4
 800469c:	60bb      	str	r3, [r7, #8]
 800469e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80046a0:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80046a4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046a6:	2302      	movs	r3, #2
 80046a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046aa:	2300      	movs	r3, #0
 80046ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046ae:	2300      	movs	r3, #0
 80046b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80046b2:	2302      	movs	r3, #2
 80046b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046b6:	f107 030c 	add.w	r3, r7, #12
 80046ba:	4619      	mov	r1, r3
 80046bc:	4805      	ldr	r0, [pc, #20]	@ (80046d4 <HAL_TIM_MspPostInit+0x74>)
 80046be:	f000 fc23 	bl	8004f08 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80046c2:	bf00      	nop
 80046c4:	3720      	adds	r7, #32
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40000400 	.word	0x40000400
 80046d0:	46020c00 	.word	0x46020c00
 80046d4:	42020800 	.word	0x42020800

080046d8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b0bc      	sub	sp, #240	@ 0xf0
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80046e0:	f107 0318 	add.w	r3, r7, #24
 80046e4:	22d8      	movs	r2, #216	@ 0xd8
 80046e6:	2100      	movs	r1, #0
 80046e8:	4618      	mov	r0, r3
 80046ea:	f008 f867 	bl	800c7bc <memset>
  if(hpcd->Instance==USB_OTG_HS)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a3e      	ldr	r2, [pc, #248]	@ (80047ec <HAL_PCD_MspInit+0x114>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d174      	bne.n	80047e2 <HAL_PCD_MspInit+0x10a>
  {
    /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046f8:	4b3d      	ldr	r3, [pc, #244]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 80046fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80046fe:	4a3c      	ldr	r2, [pc, #240]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 8004700:	f043 0302 	orr.w	r3, r3, #2
 8004704:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8004708:	4b39      	ldr	r3, [pc, #228]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 800470a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	617b      	str	r3, [r7, #20]
 8004714:	697b      	ldr	r3, [r7, #20]

    /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USBPHY;
 8004716:	f04f 0200 	mov.w	r2, #0
 800471a:	f04f 0308 	mov.w	r3, #8
 800471e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.UsbPhyClockSelection = RCC_USBPHYCLKSOURCE_HSE;
 8004722:	2300      	movs	r3, #0
 8004724:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004728:	f107 0318 	add.w	r3, r7, #24
 800472c:	4618      	mov	r0, r3
 800472e:	f004 faf9 	bl	8008d24 <HAL_RCCEx_PeriphCLKConfig>
 8004732:	4603      	mov	r3, r0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d001      	beq.n	800473c <HAL_PCD_MspInit+0x64>
    {
      Error_Handler();
 8004738:	f7ff fe9a 	bl	8004470 <Error_Handler>
    }

  /** Set the OTG PHY reference clock selection
  */
    HAL_SYSCFG_SetOTGPHYReferenceClockSelection(SYSCFG_OTG_HS_PHY_CLK_SELECT_1);
 800473c:	200c      	movs	r0, #12
 800473e:	f000 fa3b 	bl	8004bb8 <HAL_SYSCFG_SetOTGPHYReferenceClockSelection>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8004742:	4b2b      	ldr	r3, [pc, #172]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 8004744:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004748:	4a29      	ldr	r2, [pc, #164]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 800474a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800474e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004752:	4b27      	ldr	r3, [pc, #156]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 8004754:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004758:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800475c:	613b      	str	r3, [r7, #16]
 800475e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USBPHYC_CLK_ENABLE();
 8004760:	4b23      	ldr	r3, [pc, #140]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 8004762:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004766:	4a22      	ldr	r2, [pc, #136]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 8004768:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800476c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004770:	4b1f      	ldr	r3, [pc, #124]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 8004772:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004776:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800477a:	60fb      	str	r3, [r7, #12]
 800477c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800477e:	4b1c      	ldr	r3, [pc, #112]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 8004780:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004784:	f003 0304 	and.w	r3, r3, #4
 8004788:	2b00      	cmp	r3, #0
 800478a:	d11b      	bne.n	80047c4 <HAL_PCD_MspInit+0xec>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800478c:	4b18      	ldr	r3, [pc, #96]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 800478e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004792:	4a17      	ldr	r2, [pc, #92]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 8004794:	f043 0304 	orr.w	r3, r3, #4
 8004798:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800479c:	4b14      	ldr	r3, [pc, #80]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 800479e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047a2:	f003 0304 	and.w	r3, r3, #4
 80047a6:	60bb      	str	r3, [r7, #8]
 80047a8:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80047aa:	f003 f81d 	bl	80077e8 <HAL_PWREx_EnableVddUSB>

      /*configure VOSR register of USB*/
      HAL_PWREx_EnableUSBHSTranceiverSupply();
 80047ae:	f003 f82b 	bl	8007808 <HAL_PWREx_EnableUSBHSTranceiverSupply>
      __HAL_RCC_PWR_CLK_DISABLE();
 80047b2:	4b0f      	ldr	r3, [pc, #60]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 80047b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047b8:	4a0d      	ldr	r2, [pc, #52]	@ (80047f0 <HAL_PCD_MspInit+0x118>)
 80047ba:	f023 0304 	bic.w	r3, r3, #4
 80047be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80047c2:	e003      	b.n	80047cc <HAL_PCD_MspInit+0xf4>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 80047c4:	f003 f810 	bl	80077e8 <HAL_PWREx_EnableVddUSB>

      /*configure VOSR register of USB*/
      HAL_PWREx_EnableUSBHSTranceiverSupply();
 80047c8:	f003 f81e 	bl	8007808 <HAL_PWREx_EnableUSBHSTranceiverSupply>
    }

    /*Configuring the SYSCFG registers OTG_HS PHY*/
    /*OTG_HS PHY enable*/
      HAL_SYSCFG_EnableOTGPHY(SYSCFG_OTG_HS_PHY_ENABLE);
 80047cc:	2001      	movs	r0, #1
 80047ce:	f000 f9df 	bl	8004b90 <HAL_SYSCFG_EnableOTGPHY>
    /* USB_OTG_HS interrupt Init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80047d2:	2200      	movs	r2, #0
 80047d4:	2100      	movs	r1, #0
 80047d6:	2049      	movs	r0, #73	@ 0x49
 80047d8:	f000 faba 	bl	8004d50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80047dc:	2049      	movs	r0, #73	@ 0x49
 80047de:	f000 fad1 	bl	8004d84 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_HS_MspInit 1 */

  }

}
 80047e2:	bf00      	nop
 80047e4:	37f0      	adds	r7, #240	@ 0xf0
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	42040000 	.word	0x42040000
 80047f0:	46020c00 	.word	0x46020c00

080047f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80047f4:	b480      	push	{r7}
 80047f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80047f8:	bf00      	nop
 80047fa:	e7fd      	b.n	80047f8 <NMI_Handler+0x4>

080047fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047fc:	b480      	push	{r7}
 80047fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004800:	bf00      	nop
 8004802:	e7fd      	b.n	8004800 <HardFault_Handler+0x4>

08004804 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004804:	b480      	push	{r7}
 8004806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004808:	bf00      	nop
 800480a:	e7fd      	b.n	8004808 <MemManage_Handler+0x4>

0800480c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800480c:	b480      	push	{r7}
 800480e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004810:	bf00      	nop
 8004812:	e7fd      	b.n	8004810 <BusFault_Handler+0x4>

08004814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004814:	b480      	push	{r7}
 8004816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004818:	bf00      	nop
 800481a:	e7fd      	b.n	8004818 <UsageFault_Handler+0x4>

0800481c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800481c:	b480      	push	{r7}
 800481e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004820:	bf00      	nop
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr

0800482a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800482a:	b480      	push	{r7}
 800482c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800482e:	bf00      	nop
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004838:	b480      	push	{r7}
 800483a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800483c:	bf00      	nop
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004846:	b580      	push	{r7, lr}
 8004848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800484a:	f000 f95d 	bl	8004b08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800484e:	bf00      	nop
 8004850:	bd80      	pop	{r7, pc}
	...

08004854 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB OTG HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8004858:	4802      	ldr	r0, [pc, #8]	@ (8004864 <OTG_HS_IRQHandler+0x10>)
 800485a:	f001 fdbc 	bl	80063d6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800485e:	bf00      	nop
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	2000dc8c 	.word	0x2000dc8c

08004868 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004868:	b480      	push	{r7}
 800486a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800486c:	4b18      	ldr	r3, [pc, #96]	@ (80048d0 <SystemInit+0x68>)
 800486e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004872:	4a17      	ldr	r2, [pc, #92]	@ (80048d0 <SystemInit+0x68>)
 8004874:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004878:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 800487c:	4b15      	ldr	r3, [pc, #84]	@ (80048d4 <SystemInit+0x6c>)
 800487e:	2201      	movs	r2, #1
 8004880:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8004882:	4b14      	ldr	r3, [pc, #80]	@ (80048d4 <SystemInit+0x6c>)
 8004884:	2200      	movs	r2, #0
 8004886:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8004888:	4b12      	ldr	r3, [pc, #72]	@ (80048d4 <SystemInit+0x6c>)
 800488a:	2200      	movs	r2, #0
 800488c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800488e:	4b11      	ldr	r3, [pc, #68]	@ (80048d4 <SystemInit+0x6c>)
 8004890:	2200      	movs	r2, #0
 8004892:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8004894:	4b0f      	ldr	r3, [pc, #60]	@ (80048d4 <SystemInit+0x6c>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a0e      	ldr	r2, [pc, #56]	@ (80048d4 <SystemInit+0x6c>)
 800489a:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800489e:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80048a2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80048a4:	4b0b      	ldr	r3, [pc, #44]	@ (80048d4 <SystemInit+0x6c>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80048aa:	4b0a      	ldr	r3, [pc, #40]	@ (80048d4 <SystemInit+0x6c>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a09      	ldr	r2, [pc, #36]	@ (80048d4 <SystemInit+0x6c>)
 80048b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048b4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80048b6:	4b07      	ldr	r3, [pc, #28]	@ (80048d4 <SystemInit+0x6c>)
 80048b8:	2200      	movs	r2, #0
 80048ba:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80048bc:	4b04      	ldr	r3, [pc, #16]	@ (80048d0 <SystemInit+0x68>)
 80048be:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80048c2:	609a      	str	r2, [r3, #8]
  #endif
}
 80048c4:	bf00      	nop
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	e000ed00 	.word	0xe000ed00
 80048d4:	46020c00 	.word	0x46020c00

080048d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80048d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004910 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80048dc:	f7ff ffc4 	bl	8004868 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80048e0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80048e2:	e003      	b.n	80048ec <LoopCopyDataInit>

080048e4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80048e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004914 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80048e6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80048e8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80048ea:	3104      	adds	r1, #4

080048ec <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80048ec:	480a      	ldr	r0, [pc, #40]	@ (8004918 <LoopForever+0xa>)
	ldr	r3, =_edata
 80048ee:	4b0b      	ldr	r3, [pc, #44]	@ (800491c <LoopForever+0xe>)
	adds	r2, r0, r1
 80048f0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80048f2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80048f4:	d3f6      	bcc.n	80048e4 <CopyDataInit>
	ldr	r2, =_sbss
 80048f6:	4a0a      	ldr	r2, [pc, #40]	@ (8004920 <LoopForever+0x12>)
	b	LoopFillZerobss
 80048f8:	e002      	b.n	8004900 <LoopFillZerobss>

080048fa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80048fa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80048fc:	f842 3b04 	str.w	r3, [r2], #4

08004900 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004900:	4b08      	ldr	r3, [pc, #32]	@ (8004924 <LoopForever+0x16>)
	cmp	r2, r3
 8004902:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004904:	d3f9      	bcc.n	80048fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004906:	f007 ff61 	bl	800c7cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800490a:	f7ff fb1f 	bl	8003f4c <main>

0800490e <LoopForever>:

LoopForever:
    b LoopForever
 800490e:	e7fe      	b.n	800490e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8004910:	20270000 	.word	0x20270000
	ldr	r3, =_sidata
 8004914:	0800c960 	.word	0x0800c960
	ldr	r0, =_sdata
 8004918:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800491c:	20000109 	.word	0x20000109
	ldr	r2, =_sbss
 8004920:	2000010c 	.word	0x2000010c
	ldr	r3, = _ebss
 8004924:	2000e1a8 	.word	0x2000e1a8

08004928 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004928:	e7fe      	b.n	8004928 <ADC1_2_IRQHandler>
	...

0800492c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004930:	4b12      	ldr	r3, [pc, #72]	@ (800497c <HAL_Init+0x50>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a11      	ldr	r2, [pc, #68]	@ (800497c <HAL_Init+0x50>)
 8004936:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800493a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800493c:	2003      	movs	r0, #3
 800493e:	f000 f9fc 	bl	8004d3a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004942:	f004 f84d 	bl	80089e0 <HAL_RCC_GetSysClockFreq>
 8004946:	4602      	mov	r2, r0
 8004948:	4b0d      	ldr	r3, [pc, #52]	@ (8004980 <HAL_Init+0x54>)
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	f003 030f 	and.w	r3, r3, #15
 8004950:	490c      	ldr	r1, [pc, #48]	@ (8004984 <HAL_Init+0x58>)
 8004952:	5ccb      	ldrb	r3, [r1, r3]
 8004954:	fa22 f303 	lsr.w	r3, r2, r3
 8004958:	4a0b      	ldr	r2, [pc, #44]	@ (8004988 <HAL_Init+0x5c>)
 800495a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800495c:	2004      	movs	r0, #4
 800495e:	f000 fa41 	bl	8004de4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004962:	200f      	movs	r0, #15
 8004964:	f000 f85a 	bl	8004a1c <HAL_InitTick>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d001      	beq.n	8004972 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e002      	b.n	8004978 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004972:	f7ff fd83 	bl	800447c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004976:	2300      	movs	r3, #0
}
 8004978:	4618      	mov	r0, r3
 800497a:	bd80      	pop	{r7, pc}
 800497c:	40022000 	.word	0x40022000
 8004980:	46020c00 	.word	0x46020c00
 8004984:	0800c888 	.word	0x0800c888
 8004988:	20000100 	.word	0x20000100

0800498c <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8004990:	4b18      	ldr	r3, [pc, #96]	@ (80049f4 <HAL_DeInit+0x68>)
 8004992:	4a19      	ldr	r2, [pc, #100]	@ (80049f8 <HAL_DeInit+0x6c>)
 8004994:	675a      	str	r2, [r3, #116]	@ 0x74
 8004996:	4b17      	ldr	r3, [pc, #92]	@ (80049f4 <HAL_DeInit+0x68>)
 8004998:	4a18      	ldr	r2, [pc, #96]	@ (80049fc <HAL_DeInit+0x70>)
 800499a:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 800499c:	4b15      	ldr	r3, [pc, #84]	@ (80049f4 <HAL_DeInit+0x68>)
 800499e:	2200      	movs	r2, #0
 80049a0:	675a      	str	r2, [r3, #116]	@ 0x74
 80049a2:	4b14      	ldr	r3, [pc, #80]	@ (80049f4 <HAL_DeInit+0x68>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 80049a8:	4b12      	ldr	r3, [pc, #72]	@ (80049f4 <HAL_DeInit+0x68>)
 80049aa:	4a15      	ldr	r2, [pc, #84]	@ (8004a00 <HAL_DeInit+0x74>)
 80049ac:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 80049ae:	4b11      	ldr	r3, [pc, #68]	@ (80049f4 <HAL_DeInit+0x68>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
 80049b4:	4b0f      	ldr	r3, [pc, #60]	@ (80049f4 <HAL_DeInit+0x68>)
 80049b6:	4a13      	ldr	r2, [pc, #76]	@ (8004a04 <HAL_DeInit+0x78>)
 80049b8:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 80049ba:	4b0e      	ldr	r3, [pc, #56]	@ (80049f4 <HAL_DeInit+0x68>)
 80049bc:	2200      	movs	r2, #0
 80049be:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 80049c0:	4b0c      	ldr	r3, [pc, #48]	@ (80049f4 <HAL_DeInit+0x68>)
 80049c2:	4a11      	ldr	r2, [pc, #68]	@ (8004a08 <HAL_DeInit+0x7c>)
 80049c4:	665a      	str	r2, [r3, #100]	@ 0x64
 80049c6:	4b0b      	ldr	r3, [pc, #44]	@ (80049f4 <HAL_DeInit+0x68>)
 80049c8:	f240 1211 	movw	r2, #273	@ 0x111
 80049cc:	669a      	str	r2, [r3, #104]	@ 0x68
  __HAL_RCC_AHB2_RELEASE_RESET();
 80049ce:	4b09      	ldr	r3, [pc, #36]	@ (80049f4 <HAL_DeInit+0x68>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	665a      	str	r2, [r3, #100]	@ 0x64
 80049d4:	4b07      	ldr	r3, [pc, #28]	@ (80049f4 <HAL_DeInit+0x68>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	669a      	str	r2, [r3, #104]	@ 0x68

  __HAL_RCC_AHB3_FORCE_RESET();
 80049da:	4b06      	ldr	r3, [pc, #24]	@ (80049f4 <HAL_DeInit+0x68>)
 80049dc:	f240 6261 	movw	r2, #1633	@ 0x661
 80049e0:	66da      	str	r2, [r3, #108]	@ 0x6c
  __HAL_RCC_AHB3_RELEASE_RESET();
 80049e2:	4b04      	ldr	r3, [pc, #16]	@ (80049f4 <HAL_DeInit+0x68>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80049e8:	f000 f810 	bl	8004a0c <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	46020c00 	.word	0x46020c00
 80049f8:	027e403f 	.word	0x027e403f
 80049fc:	00800222 	.word	0x00800222
 8004a00:	00677800 	.word	0x00677800
 8004a04:	0007100f 	.word	0x0007100f
 8004a08:	19bf55ff 	.word	0x19bf55ff

08004a0c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8004a10:	bf00      	nop
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
	...

08004a1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8004a24:	2300      	movs	r3, #0
 8004a26:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8004a28:	4b33      	ldr	r3, [pc, #204]	@ (8004af8 <HAL_InitTick+0xdc>)
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d101      	bne.n	8004a34 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e05c      	b.n	8004aee <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8004a34:	4b31      	ldr	r3, [pc, #196]	@ (8004afc <HAL_InitTick+0xe0>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0304 	and.w	r3, r3, #4
 8004a3c:	2b04      	cmp	r3, #4
 8004a3e:	d10c      	bne.n	8004a5a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8004a40:	4b2f      	ldr	r3, [pc, #188]	@ (8004b00 <HAL_InitTick+0xe4>)
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	4b2c      	ldr	r3, [pc, #176]	@ (8004af8 <HAL_InitTick+0xdc>)
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	4619      	mov	r1, r3
 8004a4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a56:	60fb      	str	r3, [r7, #12]
 8004a58:	e037      	b.n	8004aca <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8004a5a:	f000 fa1b 	bl	8004e94 <HAL_SYSTICK_GetCLKSourceConfig>
 8004a5e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d023      	beq.n	8004aae <HAL_InitTick+0x92>
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d82d      	bhi.n	8004ac8 <HAL_InitTick+0xac>
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d003      	beq.n	8004a7a <HAL_InitTick+0x5e>
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d00d      	beq.n	8004a94 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8004a78:	e026      	b.n	8004ac8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8004a7a:	4b21      	ldr	r3, [pc, #132]	@ (8004b00 <HAL_InitTick+0xe4>)
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8004af8 <HAL_InitTick+0xdc>)
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	4619      	mov	r1, r3
 8004a84:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8004a88:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a90:	60fb      	str	r3, [r7, #12]
        break;
 8004a92:	e01a      	b.n	8004aca <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8004a94:	4b18      	ldr	r3, [pc, #96]	@ (8004af8 <HAL_InitTick+0xdc>)
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	461a      	mov	r2, r3
 8004a9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004aa2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8004aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aaa:	60fb      	str	r3, [r7, #12]
        break;
 8004aac:	e00d      	b.n	8004aca <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8004aae:	4b12      	ldr	r3, [pc, #72]	@ (8004af8 <HAL_InitTick+0xdc>)
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004ab8:	fbb3 f3f2 	udiv	r3, r3, r2
 8004abc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004ac0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac4:	60fb      	str	r3, [r7, #12]
        break;
 8004ac6:	e000      	b.n	8004aca <HAL_InitTick+0xae>
        break;
 8004ac8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8004aca:	68f8      	ldr	r0, [r7, #12]
 8004acc:	f000 f968 	bl	8004da0 <HAL_SYSTICK_Config>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d001      	beq.n	8004ada <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e009      	b.n	8004aee <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ada:	2200      	movs	r2, #0
 8004adc:	6879      	ldr	r1, [r7, #4]
 8004ade:	f04f 30ff 	mov.w	r0, #4294967295
 8004ae2:	f000 f935 	bl	8004d50 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8004ae6:	4a07      	ldr	r2, [pc, #28]	@ (8004b04 <HAL_InitTick+0xe8>)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	20000108 	.word	0x20000108
 8004afc:	e000e010 	.word	0xe000e010
 8004b00:	20000100 	.word	0x20000100
 8004b04:	20000104 	.word	0x20000104

08004b08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004b0c:	4b06      	ldr	r3, [pc, #24]	@ (8004b28 <HAL_IncTick+0x20>)
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	461a      	mov	r2, r3
 8004b12:	4b06      	ldr	r3, [pc, #24]	@ (8004b2c <HAL_IncTick+0x24>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4413      	add	r3, r2
 8004b18:	4a04      	ldr	r2, [pc, #16]	@ (8004b2c <HAL_IncTick+0x24>)
 8004b1a:	6013      	str	r3, [r2, #0]
}
 8004b1c:	bf00      	nop
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	20000108 	.word	0x20000108
 8004b2c:	2000e1a4 	.word	0x2000e1a4

08004b30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b30:	b480      	push	{r7}
 8004b32:	af00      	add	r7, sp, #0
  return uwTick;
 8004b34:	4b03      	ldr	r3, [pc, #12]	@ (8004b44 <HAL_GetTick+0x14>)
 8004b36:	681b      	ldr	r3, [r3, #0]
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	2000e1a4 	.word	0x2000e1a4

08004b48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b50:	f7ff ffee 	bl	8004b30 <HAL_GetTick>
 8004b54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b60:	d005      	beq.n	8004b6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b62:	4b0a      	ldr	r3, [pc, #40]	@ (8004b8c <HAL_Delay+0x44>)
 8004b64:	781b      	ldrb	r3, [r3, #0]
 8004b66:	461a      	mov	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004b6e:	bf00      	nop
 8004b70:	f7ff ffde 	bl	8004b30 <HAL_GetTick>
 8004b74:	4602      	mov	r2, r0
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d8f7      	bhi.n	8004b70 <HAL_Delay+0x28>
  {
  }
}
 8004b80:	bf00      	nop
 8004b82:	bf00      	nop
 8004b84:	3710      	adds	r7, #16
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	20000108 	.word	0x20000108

08004b90 <HAL_SYSCFG_EnableOTGPHY>:
  * @param  OTGPHYConfig Defines the OTG PHY configuration.
            This parameter can be one of @ref SYSCFG_OTG_PHY_Enable
  * @retval None
  */
void HAL_SYSCFG_EnableOTGPHY(uint32_t OTGPHYConfig)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b083      	sub	sp, #12
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_OTGPHY_CONFIG(OTGPHYConfig));

  MODIFY_REG(SYSCFG->OTGHSPHYCR, SYSCFG_OTGHSPHYCR_EN, OTGPHYConfig);
 8004b98:	4b06      	ldr	r3, [pc, #24]	@ (8004bb4 <HAL_SYSCFG_EnableOTGPHY+0x24>)
 8004b9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b9c:	f023 0201 	bic.w	r2, r3, #1
 8004ba0:	4904      	ldr	r1, [pc, #16]	@ (8004bb4 <HAL_SYSCFG_EnableOTGPHY+0x24>)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	674b      	str	r3, [r1, #116]	@ 0x74
}
 8004ba8:	bf00      	nop
 8004baa:	370c      	adds	r7, #12
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr
 8004bb4:	46000400 	.word	0x46000400

08004bb8 <HAL_SYSCFG_SetOTGPHYReferenceClockSelection>:
  * @param  RefClkSelection Defines the OTG PHY reference clock selection.
            This parameter can be one of the @ref SYSCFG_OTG_PHY_RefenceClockSelection
  * @retval None
  */
void HAL_SYSCFG_SetOTGPHYReferenceClockSelection(uint32_t RefClkSelection)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_OTGPHY_REFERENCE_CLOCK(RefClkSelection));

  MODIFY_REG(SYSCFG->OTGHSPHYCR, SYSCFG_OTGHSPHYCR_CLKSEL, RefClkSelection);
 8004bc0:	4b06      	ldr	r3, [pc, #24]	@ (8004bdc <HAL_SYSCFG_SetOTGPHYReferenceClockSelection+0x24>)
 8004bc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bc4:	f023 023c 	bic.w	r2, r3, #60	@ 0x3c
 8004bc8:	4904      	ldr	r1, [pc, #16]	@ (8004bdc <HAL_SYSCFG_SetOTGPHYReferenceClockSelection+0x24>)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	674b      	str	r3, [r1, #116]	@ 0x74
}
 8004bd0:	bf00      	nop
 8004bd2:	370c      	adds	r7, #12
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	46000400 	.word	0x46000400

08004be0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b085      	sub	sp, #20
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f003 0307 	and.w	r3, r3, #7
 8004bee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8004c24 <__NVIC_SetPriorityGrouping+0x44>)
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004c0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c12:	4a04      	ldr	r2, [pc, #16]	@ (8004c24 <__NVIC_SetPriorityGrouping+0x44>)
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	60d3      	str	r3, [r2, #12]
}
 8004c18:	bf00      	nop
 8004c1a:	3714      	adds	r7, #20
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr
 8004c24:	e000ed00 	.word	0xe000ed00

08004c28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c2c:	4b04      	ldr	r3, [pc, #16]	@ (8004c40 <__NVIC_GetPriorityGrouping+0x18>)
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	0a1b      	lsrs	r3, r3, #8
 8004c32:	f003 0307 	and.w	r3, r3, #7
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr
 8004c40:	e000ed00 	.word	0xe000ed00

08004c44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004c4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	db0b      	blt.n	8004c6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c56:	88fb      	ldrh	r3, [r7, #6]
 8004c58:	f003 021f 	and.w	r2, r3, #31
 8004c5c:	4907      	ldr	r1, [pc, #28]	@ (8004c7c <__NVIC_EnableIRQ+0x38>)
 8004c5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c62:	095b      	lsrs	r3, r3, #5
 8004c64:	2001      	movs	r0, #1
 8004c66:	fa00 f202 	lsl.w	r2, r0, r2
 8004c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004c6e:	bf00      	nop
 8004c70:	370c      	adds	r7, #12
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	e000e100 	.word	0xe000e100

08004c80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	4603      	mov	r3, r0
 8004c88:	6039      	str	r1, [r7, #0]
 8004c8a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004c8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	db0a      	blt.n	8004caa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	b2da      	uxtb	r2, r3
 8004c98:	490c      	ldr	r1, [pc, #48]	@ (8004ccc <__NVIC_SetPriority+0x4c>)
 8004c9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c9e:	0112      	lsls	r2, r2, #4
 8004ca0:	b2d2      	uxtb	r2, r2
 8004ca2:	440b      	add	r3, r1
 8004ca4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ca8:	e00a      	b.n	8004cc0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	b2da      	uxtb	r2, r3
 8004cae:	4908      	ldr	r1, [pc, #32]	@ (8004cd0 <__NVIC_SetPriority+0x50>)
 8004cb0:	88fb      	ldrh	r3, [r7, #6]
 8004cb2:	f003 030f 	and.w	r3, r3, #15
 8004cb6:	3b04      	subs	r3, #4
 8004cb8:	0112      	lsls	r2, r2, #4
 8004cba:	b2d2      	uxtb	r2, r2
 8004cbc:	440b      	add	r3, r1
 8004cbe:	761a      	strb	r2, [r3, #24]
}
 8004cc0:	bf00      	nop
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr
 8004ccc:	e000e100 	.word	0xe000e100
 8004cd0:	e000ed00 	.word	0xe000ed00

08004cd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b089      	sub	sp, #36	@ 0x24
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f003 0307 	and.w	r3, r3, #7
 8004ce6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ce8:	69fb      	ldr	r3, [r7, #28]
 8004cea:	f1c3 0307 	rsb	r3, r3, #7
 8004cee:	2b04      	cmp	r3, #4
 8004cf0:	bf28      	it	cs
 8004cf2:	2304      	movcs	r3, #4
 8004cf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	3304      	adds	r3, #4
 8004cfa:	2b06      	cmp	r3, #6
 8004cfc:	d902      	bls.n	8004d04 <NVIC_EncodePriority+0x30>
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	3b03      	subs	r3, #3
 8004d02:	e000      	b.n	8004d06 <NVIC_EncodePriority+0x32>
 8004d04:	2300      	movs	r3, #0
 8004d06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d08:	f04f 32ff 	mov.w	r2, #4294967295
 8004d0c:	69bb      	ldr	r3, [r7, #24]
 8004d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d12:	43da      	mvns	r2, r3
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	401a      	ands	r2, r3
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	fa01 f303 	lsl.w	r3, r1, r3
 8004d26:	43d9      	mvns	r1, r3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d2c:	4313      	orrs	r3, r2
         );
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3724      	adds	r7, #36	@ 0x24
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr

08004d3a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d3a:	b580      	push	{r7, lr}
 8004d3c:	b082      	sub	sp, #8
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7ff ff4c 	bl	8004be0 <__NVIC_SetPriorityGrouping>
}
 8004d48:	bf00      	nop
 8004d4a:	3708      	adds	r7, #8
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b086      	sub	sp, #24
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	4603      	mov	r3, r0
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
 8004d5c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004d5e:	f7ff ff63 	bl	8004c28 <__NVIC_GetPriorityGrouping>
 8004d62:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	68b9      	ldr	r1, [r7, #8]
 8004d68:	6978      	ldr	r0, [r7, #20]
 8004d6a:	f7ff ffb3 	bl	8004cd4 <NVIC_EncodePriority>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004d74:	4611      	mov	r1, r2
 8004d76:	4618      	mov	r0, r3
 8004d78:	f7ff ff82 	bl	8004c80 <__NVIC_SetPriority>
}
 8004d7c:	bf00      	nop
 8004d7e:	3718      	adds	r7, #24
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f7ff ff56 	bl	8004c44 <__NVIC_EnableIRQ>
}
 8004d98:	bf00      	nop
 8004d9a:	3708      	adds	r7, #8
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	3b01      	subs	r3, #1
 8004dac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004db0:	d301      	bcc.n	8004db6 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8004db2:	2301      	movs	r3, #1
 8004db4:	e00d      	b.n	8004dd2 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8004db6:	4a0a      	ldr	r2, [pc, #40]	@ (8004de0 <HAL_SYSTICK_Config+0x40>)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8004dbe:	4b08      	ldr	r3, [pc, #32]	@ (8004de0 <HAL_SYSTICK_Config+0x40>)
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8004dc4:	4b06      	ldr	r3, [pc, #24]	@ (8004de0 <HAL_SYSTICK_Config+0x40>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a05      	ldr	r2, [pc, #20]	@ (8004de0 <HAL_SYSTICK_Config+0x40>)
 8004dca:	f043 0303 	orr.w	r3, r3, #3
 8004dce:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop
 8004de0:	e000e010 	.word	0xe000e010

08004de4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2b04      	cmp	r3, #4
 8004df0:	d844      	bhi.n	8004e7c <HAL_SYSTICK_CLKSourceConfig+0x98>
 8004df2:	a201      	add	r2, pc, #4	@ (adr r2, 8004df8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8004df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df8:	08004e1b 	.word	0x08004e1b
 8004dfc:	08004e39 	.word	0x08004e39
 8004e00:	08004e5b 	.word	0x08004e5b
 8004e04:	08004e7d 	.word	0x08004e7d
 8004e08:	08004e0d 	.word	0x08004e0d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8004e0c:	4b1f      	ldr	r3, [pc, #124]	@ (8004e8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a1e      	ldr	r2, [pc, #120]	@ (8004e8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004e12:	f043 0304 	orr.w	r3, r3, #4
 8004e16:	6013      	str	r3, [r2, #0]
      break;
 8004e18:	e031      	b.n	8004e7e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8004e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8004e8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a1b      	ldr	r2, [pc, #108]	@ (8004e8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004e20:	f023 0304 	bic.w	r3, r3, #4
 8004e24:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8004e26:	4b1a      	ldr	r3, [pc, #104]	@ (8004e90 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004e28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e2c:	4a18      	ldr	r2, [pc, #96]	@ (8004e90 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004e2e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004e32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8004e36:	e022      	b.n	8004e7e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8004e38:	4b14      	ldr	r3, [pc, #80]	@ (8004e8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a13      	ldr	r2, [pc, #76]	@ (8004e8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004e3e:	f023 0304 	bic.w	r3, r3, #4
 8004e42:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8004e44:	4b12      	ldr	r3, [pc, #72]	@ (8004e90 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004e46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e4a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004e4e:	4a10      	ldr	r2, [pc, #64]	@ (8004e90 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004e50:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004e54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8004e58:	e011      	b.n	8004e7e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8004e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8004e8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a0b      	ldr	r2, [pc, #44]	@ (8004e8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004e60:	f023 0304 	bic.w	r3, r3, #4
 8004e64:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8004e66:	4b0a      	ldr	r3, [pc, #40]	@ (8004e90 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004e68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e6c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004e70:	4a07      	ldr	r2, [pc, #28]	@ (8004e90 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004e72:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004e76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8004e7a:	e000      	b.n	8004e7e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8004e7c:	bf00      	nop
  }
}
 8004e7e:	bf00      	nop
 8004e80:	370c      	adds	r7, #12
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	e000e010 	.word	0xe000e010
 8004e90:	46020c00 	.word	0x46020c00

08004e94 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8004e9a:	4b19      	ldr	r3, [pc, #100]	@ (8004f00 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0304 	and.w	r3, r3, #4
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d002      	beq.n	8004eac <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8004ea6:	2304      	movs	r3, #4
 8004ea8:	607b      	str	r3, [r7, #4]
 8004eaa:	e021      	b.n	8004ef0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8004eac:	4b15      	ldr	r3, [pc, #84]	@ (8004f04 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8004eae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004eb2:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004eb6:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ebe:	d011      	beq.n	8004ee4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ec6:	d810      	bhi.n	8004eea <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d004      	beq.n	8004ed8 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ed4:	d003      	beq.n	8004ede <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8004ed6:	e008      	b.n	8004eea <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	607b      	str	r3, [r7, #4]
        break;
 8004edc:	e008      	b.n	8004ef0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	607b      	str	r3, [r7, #4]
        break;
 8004ee2:	e005      	b.n	8004ef0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8004ee4:	2302      	movs	r3, #2
 8004ee6:	607b      	str	r3, [r7, #4]
        break;
 8004ee8:	e002      	b.n	8004ef0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8004eea:	2300      	movs	r3, #0
 8004eec:	607b      	str	r3, [r7, #4]
        break;
 8004eee:	bf00      	nop
    }
  }
  return systick_source;
 8004ef0:	687b      	ldr	r3, [r7, #4]
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	370c      	adds	r7, #12
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	e000e010 	.word	0xe000e010
 8004f04:	46020c00 	.word	0x46020c00

08004f08 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b089      	sub	sp, #36	@ 0x24
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8004f12:	2300      	movs	r3, #0
 8004f14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004f1a:	e1c2      	b.n	80052a2 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	2101      	movs	r1, #1
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	fa01 f303 	lsl.w	r3, r1, r3
 8004f28:	4013      	ands	r3, r2
 8004f2a:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f000 81b2 	beq.w	800529c <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a55      	ldr	r2, [pc, #340]	@ (8005090 <HAL_GPIO_Init+0x188>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d15d      	bne.n	8004ffc <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8004f46:	2201      	movs	r2, #1
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4e:	43db      	mvns	r3, r3
 8004f50:	69fa      	ldr	r2, [r7, #28]
 8004f52:	4013      	ands	r3, r2
 8004f54:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f003 0201 	and.w	r2, r3, #1
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	fa02 f303 	lsl.w	r3, r2, r3
 8004f64:	69fa      	ldr	r2, [r7, #28]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	69fa      	ldr	r2, [r7, #28]
 8004f6e:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8004f70:	4a48      	ldr	r2, [pc, #288]	@ (8005094 <HAL_GPIO_Init+0x18c>)
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004f78:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8004f7a:	4a46      	ldr	r2, [pc, #280]	@ (8005094 <HAL_GPIO_Init+0x18c>)
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	00db      	lsls	r3, r3, #3
 8004f80:	4413      	add	r3, r2
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	08da      	lsrs	r2, r3, #3
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	3208      	adds	r2, #8
 8004f8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f92:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	f003 0307 	and.w	r3, r3, #7
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	220f      	movs	r2, #15
 8004f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa2:	43db      	mvns	r3, r3
 8004fa4:	69fa      	ldr	r2, [r7, #28]
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	f003 0307 	and.w	r3, r3, #7
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	220b      	movs	r2, #11
 8004fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb8:	69fa      	ldr	r2, [r7, #28]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	08da      	lsrs	r2, r3, #3
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	3208      	adds	r2, #8
 8004fc6:	69f9      	ldr	r1, [r7, #28]
 8004fc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	005b      	lsls	r3, r3, #1
 8004fd6:	2203      	movs	r2, #3
 8004fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fdc:	43db      	mvns	r3, r3
 8004fde:	69fa      	ldr	r2, [r7, #28]
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004fe4:	69bb      	ldr	r3, [r7, #24]
 8004fe6:	005b      	lsls	r3, r3, #1
 8004fe8:	2202      	movs	r2, #2
 8004fea:	fa02 f303 	lsl.w	r3, r2, r3
 8004fee:	69fa      	ldr	r2, [r7, #28]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	69fa      	ldr	r2, [r7, #28]
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	e067      	b.n	80050cc <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	2b02      	cmp	r3, #2
 8005002:	d003      	beq.n	800500c <HAL_GPIO_Init+0x104>
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	2b12      	cmp	r3, #18
 800500a:	d145      	bne.n	8005098 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	08da      	lsrs	r2, r3, #3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	3208      	adds	r2, #8
 8005014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005018:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	f003 0307 	and.w	r3, r3, #7
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	220f      	movs	r2, #15
 8005024:	fa02 f303 	lsl.w	r3, r2, r3
 8005028:	43db      	mvns	r3, r3
 800502a:	69fa      	ldr	r2, [r7, #28]
 800502c:	4013      	ands	r3, r2
 800502e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	691b      	ldr	r3, [r3, #16]
 8005034:	f003 020f 	and.w	r2, r3, #15
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	f003 0307 	and.w	r3, r3, #7
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	fa02 f303 	lsl.w	r3, r2, r3
 8005044:	69fa      	ldr	r2, [r7, #28]
 8005046:	4313      	orrs	r3, r2
 8005048:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	08da      	lsrs	r2, r3, #3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	3208      	adds	r2, #8
 8005052:	69f9      	ldr	r1, [r7, #28]
 8005054:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	2203      	movs	r2, #3
 8005064:	fa02 f303 	lsl.w	r3, r2, r3
 8005068:	43db      	mvns	r3, r3
 800506a:	69fa      	ldr	r2, [r7, #28]
 800506c:	4013      	ands	r3, r2
 800506e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	f003 0203 	and.w	r2, r3, #3
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	005b      	lsls	r3, r3, #1
 800507c:	fa02 f303 	lsl.w	r3, r2, r3
 8005080:	69fa      	ldr	r2, [r7, #28]
 8005082:	4313      	orrs	r3, r2
 8005084:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	69fa      	ldr	r2, [r7, #28]
 800508a:	601a      	str	r2, [r3, #0]
 800508c:	e01e      	b.n	80050cc <HAL_GPIO_Init+0x1c4>
 800508e:	bf00      	nop
 8005090:	46020000 	.word	0x46020000
 8005094:	0800c8d8 	.word	0x0800c8d8
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	005b      	lsls	r3, r3, #1
 80050a2:	2203      	movs	r2, #3
 80050a4:	fa02 f303 	lsl.w	r3, r2, r3
 80050a8:	43db      	mvns	r3, r3
 80050aa:	69fa      	ldr	r2, [r7, #28]
 80050ac:	4013      	ands	r3, r2
 80050ae:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f003 0203 	and.w	r2, r3, #3
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	005b      	lsls	r3, r3, #1
 80050bc:	fa02 f303 	lsl.w	r3, r2, r3
 80050c0:	69fa      	ldr	r2, [r7, #28]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	69fa      	ldr	r2, [r7, #28]
 80050ca:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d00b      	beq.n	80050ec <HAL_GPIO_Init+0x1e4>
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d007      	beq.n	80050ec <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80050e0:	2b11      	cmp	r3, #17
 80050e2:	d003      	beq.n	80050ec <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	2b12      	cmp	r3, #18
 80050ea:	d130      	bne.n	800514e <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	005b      	lsls	r3, r3, #1
 80050f6:	2203      	movs	r2, #3
 80050f8:	fa02 f303 	lsl.w	r3, r2, r3
 80050fc:	43db      	mvns	r3, r3
 80050fe:	69fa      	ldr	r2, [r7, #28]
 8005100:	4013      	ands	r3, r2
 8005102:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	68da      	ldr	r2, [r3, #12]
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	fa02 f303 	lsl.w	r3, r2, r3
 8005110:	69fa      	ldr	r2, [r7, #28]
 8005112:	4313      	orrs	r3, r2
 8005114:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	69fa      	ldr	r2, [r7, #28]
 800511a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8005122:	2201      	movs	r2, #1
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	fa02 f303 	lsl.w	r3, r2, r3
 800512a:	43db      	mvns	r3, r3
 800512c:	69fa      	ldr	r2, [r7, #28]
 800512e:	4013      	ands	r3, r2
 8005130:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	091b      	lsrs	r3, r3, #4
 8005138:	f003 0201 	and.w	r2, r3, #1
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	fa02 f303 	lsl.w	r3, r2, r3
 8005142:	69fa      	ldr	r2, [r7, #28]
 8005144:	4313      	orrs	r3, r2
 8005146:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	69fa      	ldr	r2, [r7, #28]
 800514c:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	2b03      	cmp	r3, #3
 8005154:	d107      	bne.n	8005166 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800515a:	2b03      	cmp	r3, #3
 800515c:	d11b      	bne.n	8005196 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	2b01      	cmp	r3, #1
 8005164:	d017      	beq.n	8005196 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	005b      	lsls	r3, r3, #1
 8005170:	2203      	movs	r2, #3
 8005172:	fa02 f303 	lsl.w	r3, r2, r3
 8005176:	43db      	mvns	r3, r3
 8005178:	69fa      	ldr	r2, [r7, #28]
 800517a:	4013      	ands	r3, r2
 800517c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	689a      	ldr	r2, [r3, #8]
 8005182:	69bb      	ldr	r3, [r7, #24]
 8005184:	005b      	lsls	r3, r3, #1
 8005186:	fa02 f303 	lsl.w	r3, r2, r3
 800518a:	69fa      	ldr	r2, [r7, #28]
 800518c:	4313      	orrs	r3, r2
 800518e:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	69fa      	ldr	r2, [r7, #28]
 8005194:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d07c      	beq.n	800529c <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80051a2:	4a47      	ldr	r2, [pc, #284]	@ (80052c0 <HAL_GPIO_Init+0x3b8>)
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	089b      	lsrs	r3, r3, #2
 80051a8:	3318      	adds	r3, #24
 80051aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051ae:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	f003 0303 	and.w	r3, r3, #3
 80051b6:	00db      	lsls	r3, r3, #3
 80051b8:	220f      	movs	r2, #15
 80051ba:	fa02 f303 	lsl.w	r3, r2, r3
 80051be:	43db      	mvns	r3, r3
 80051c0:	69fa      	ldr	r2, [r7, #28]
 80051c2:	4013      	ands	r3, r2
 80051c4:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	0a9a      	lsrs	r2, r3, #10
 80051ca:	4b3e      	ldr	r3, [pc, #248]	@ (80052c4 <HAL_GPIO_Init+0x3bc>)
 80051cc:	4013      	ands	r3, r2
 80051ce:	697a      	ldr	r2, [r7, #20]
 80051d0:	f002 0203 	and.w	r2, r2, #3
 80051d4:	00d2      	lsls	r2, r2, #3
 80051d6:	4093      	lsls	r3, r2
 80051d8:	69fa      	ldr	r2, [r7, #28]
 80051da:	4313      	orrs	r3, r2
 80051dc:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80051de:	4938      	ldr	r1, [pc, #224]	@ (80052c0 <HAL_GPIO_Init+0x3b8>)
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	089b      	lsrs	r3, r3, #2
 80051e4:	3318      	adds	r3, #24
 80051e6:	69fa      	ldr	r2, [r7, #28]
 80051e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80051ec:	4b34      	ldr	r3, [pc, #208]	@ (80052c0 <HAL_GPIO_Init+0x3b8>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	43db      	mvns	r3, r3
 80051f6:	69fa      	ldr	r2, [r7, #28]
 80051f8:	4013      	ands	r3, r2
 80051fa:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d003      	beq.n	8005210 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8005208:	69fa      	ldr	r2, [r7, #28]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	4313      	orrs	r3, r2
 800520e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8005210:	4a2b      	ldr	r2, [pc, #172]	@ (80052c0 <HAL_GPIO_Init+0x3b8>)
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8005216:	4b2a      	ldr	r3, [pc, #168]	@ (80052c0 <HAL_GPIO_Init+0x3b8>)
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	43db      	mvns	r3, r3
 8005220:	69fa      	ldr	r2, [r7, #28]
 8005222:	4013      	ands	r3, r2
 8005224:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800522e:	2b00      	cmp	r3, #0
 8005230:	d003      	beq.n	800523a <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8005232:	69fa      	ldr	r2, [r7, #28]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	4313      	orrs	r3, r2
 8005238:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 800523a:	4a21      	ldr	r2, [pc, #132]	@ (80052c0 <HAL_GPIO_Init+0x3b8>)
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8005240:	4b1f      	ldr	r3, [pc, #124]	@ (80052c0 <HAL_GPIO_Init+0x3b8>)
 8005242:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005246:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	43db      	mvns	r3, r3
 800524c:	69fa      	ldr	r2, [r7, #28]
 800524e:	4013      	ands	r3, r2
 8005250:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 800525e:	69fa      	ldr	r2, [r7, #28]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	4313      	orrs	r3, r2
 8005264:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8005266:	4a16      	ldr	r2, [pc, #88]	@ (80052c0 <HAL_GPIO_Init+0x3b8>)
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800526e:	4b14      	ldr	r3, [pc, #80]	@ (80052c0 <HAL_GPIO_Init+0x3b8>)
 8005270:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005274:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	43db      	mvns	r3, r3
 800527a:	69fa      	ldr	r2, [r7, #28]
 800527c:	4013      	ands	r3, r2
 800527e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d003      	beq.n	8005294 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 800528c:	69fa      	ldr	r2, [r7, #28]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	4313      	orrs	r3, r2
 8005292:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8005294:	4a0a      	ldr	r2, [pc, #40]	@ (80052c0 <HAL_GPIO_Init+0x3b8>)
 8005296:	69fb      	ldr	r3, [r7, #28]
 8005298:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	3301      	adds	r3, #1
 80052a0:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	fa22 f303 	lsr.w	r3, r2, r3
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f47f ae35 	bne.w	8004f1c <HAL_GPIO_Init+0x14>
  }
}
 80052b2:	bf00      	nop
 80052b4:	bf00      	nop
 80052b6:	3724      	adds	r7, #36	@ 0x24
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr
 80052c0:	46022000 	.word	0x46022000
 80052c4:	002f7f7f 	.word	0x002f7f7f

080052c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b085      	sub	sp, #20
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	460b      	mov	r3, r1
 80052d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	691a      	ldr	r2, [r3, #16]
 80052d8:	887b      	ldrh	r3, [r7, #2]
 80052da:	4013      	ands	r3, r2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d002      	beq.n	80052e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80052e0:	2301      	movs	r3, #1
 80052e2:	73fb      	strb	r3, [r7, #15]
 80052e4:	e001      	b.n	80052ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80052e6:	2300      	movs	r3, #0
 80052e8:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 80052ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3714      	adds	r7, #20
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr

080052f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	460b      	mov	r3, r1
 8005302:	807b      	strh	r3, [r7, #2]
 8005304:	4613      	mov	r3, r2
 8005306:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005308:	787b      	ldrb	r3, [r7, #1]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d003      	beq.n	8005316 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800530e:	887a      	ldrh	r2, [r7, #2]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8005314:	e002      	b.n	800531c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8005316:	887a      	ldrh	r2, [r7, #2]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d101      	bne.n	800533a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e08d      	b.n	8005456 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005340:	b2db      	uxtb	r3, r3
 8005342:	2b00      	cmp	r3, #0
 8005344:	d106      	bne.n	8005354 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f7ff f8ae 	bl	80044b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2224      	movs	r2, #36	@ 0x24
 8005358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f022 0201 	bic.w	r2, r2, #1
 800536a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685a      	ldr	r2, [r3, #4]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005378:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	689a      	ldr	r2, [r3, #8]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005388:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	2b01      	cmp	r3, #1
 8005390:	d107      	bne.n	80053a2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	689a      	ldr	r2, [r3, #8]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800539e:	609a      	str	r2, [r3, #8]
 80053a0:	e006      	b.n	80053b0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	689a      	ldr	r2, [r3, #8]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80053ae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d108      	bne.n	80053ca <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	685a      	ldr	r2, [r3, #4]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053c6:	605a      	str	r2, [r3, #4]
 80053c8:	e007      	b.n	80053da <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	685a      	ldr	r2, [r3, #4]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	6812      	ldr	r2, [r2, #0]
 80053e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80053e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053ec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68da      	ldr	r2, [r3, #12]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80053fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	691a      	ldr	r2, [r3, #16]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	695b      	ldr	r3, [r3, #20]
 8005406:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	430a      	orrs	r2, r1
 8005416:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	69d9      	ldr	r1, [r3, #28]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a1a      	ldr	r2, [r3, #32]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	430a      	orrs	r2, r1
 8005426:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f042 0201 	orr.w	r2, r2, #1
 8005436:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2220      	movs	r2, #32
 8005442:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3708      	adds	r7, #8
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
	...

08005460 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b088      	sub	sp, #32
 8005464:	af02      	add	r7, sp, #8
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	4608      	mov	r0, r1
 800546a:	4611      	mov	r1, r2
 800546c:	461a      	mov	r2, r3
 800546e:	4603      	mov	r3, r0
 8005470:	817b      	strh	r3, [r7, #10]
 8005472:	460b      	mov	r3, r1
 8005474:	813b      	strh	r3, [r7, #8]
 8005476:	4613      	mov	r3, r2
 8005478:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005480:	b2db      	uxtb	r3, r3
 8005482:	2b20      	cmp	r3, #32
 8005484:	f040 80f9 	bne.w	800567a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005488:	6a3b      	ldr	r3, [r7, #32]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d002      	beq.n	8005494 <HAL_I2C_Mem_Write+0x34>
 800548e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005490:	2b00      	cmp	r3, #0
 8005492:	d105      	bne.n	80054a0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800549a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e0ed      	b.n	800567c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d101      	bne.n	80054ae <HAL_I2C_Mem_Write+0x4e>
 80054aa:	2302      	movs	r3, #2
 80054ac:	e0e6      	b.n	800567c <HAL_I2C_Mem_Write+0x21c>
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2201      	movs	r2, #1
 80054b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80054b6:	f7ff fb3b 	bl	8004b30 <HAL_GetTick>
 80054ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	9300      	str	r3, [sp, #0]
 80054c0:	2319      	movs	r3, #25
 80054c2:	2201      	movs	r2, #1
 80054c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80054c8:	68f8      	ldr	r0, [r7, #12]
 80054ca:	f000 fbc9 	bl	8005c60 <I2C_WaitOnFlagUntilTimeout>
 80054ce:	4603      	mov	r3, r0
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d001      	beq.n	80054d8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e0d1      	b.n	800567c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2221      	movs	r2, #33	@ 0x21
 80054dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2240      	movs	r2, #64	@ 0x40
 80054e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2200      	movs	r2, #0
 80054ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6a3a      	ldr	r2, [r7, #32]
 80054f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80054f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2200      	movs	r2, #0
 80054fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005500:	88f8      	ldrh	r0, [r7, #6]
 8005502:	893a      	ldrh	r2, [r7, #8]
 8005504:	8979      	ldrh	r1, [r7, #10]
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	9301      	str	r3, [sp, #4]
 800550a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800550c:	9300      	str	r3, [sp, #0]
 800550e:	4603      	mov	r3, r0
 8005510:	68f8      	ldr	r0, [r7, #12]
 8005512:	f000 fad9 	bl	8005ac8 <I2C_RequestMemoryWrite>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d005      	beq.n	8005528 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e0a9      	b.n	800567c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800552c:	b29b      	uxth	r3, r3
 800552e:	2bff      	cmp	r3, #255	@ 0xff
 8005530:	d90e      	bls.n	8005550 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	22ff      	movs	r2, #255	@ 0xff
 8005536:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800553c:	b2da      	uxtb	r2, r3
 800553e:	8979      	ldrh	r1, [r7, #10]
 8005540:	2300      	movs	r3, #0
 8005542:	9300      	str	r3, [sp, #0]
 8005544:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005548:	68f8      	ldr	r0, [r7, #12]
 800554a:	f000 fd4d 	bl	8005fe8 <I2C_TransferConfig>
 800554e:	e00f      	b.n	8005570 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005554:	b29a      	uxth	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800555e:	b2da      	uxtb	r2, r3
 8005560:	8979      	ldrh	r1, [r7, #10]
 8005562:	2300      	movs	r3, #0
 8005564:	9300      	str	r3, [sp, #0]
 8005566:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800556a:	68f8      	ldr	r0, [r7, #12]
 800556c:	f000 fd3c 	bl	8005fe8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005570:	697a      	ldr	r2, [r7, #20]
 8005572:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005574:	68f8      	ldr	r0, [r7, #12]
 8005576:	f000 fbcc 	bl	8005d12 <I2C_WaitOnTXISFlagUntilTimeout>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	d001      	beq.n	8005584 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	e07b      	b.n	800567c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005588:	781a      	ldrb	r2, [r3, #0]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005594:	1c5a      	adds	r2, r3, #1
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800559e:	b29b      	uxth	r3, r3
 80055a0:	3b01      	subs	r3, #1
 80055a2:	b29a      	uxth	r2, r3
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055ac:	3b01      	subs	r3, #1
 80055ae:	b29a      	uxth	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d034      	beq.n	8005628 <HAL_I2C_Mem_Write+0x1c8>
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d130      	bne.n	8005628 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	9300      	str	r3, [sp, #0]
 80055ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055cc:	2200      	movs	r2, #0
 80055ce:	2180      	movs	r1, #128	@ 0x80
 80055d0:	68f8      	ldr	r0, [r7, #12]
 80055d2:	f000 fb45 	bl	8005c60 <I2C_WaitOnFlagUntilTimeout>
 80055d6:	4603      	mov	r3, r0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d001      	beq.n	80055e0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e04d      	b.n	800567c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	2bff      	cmp	r3, #255	@ 0xff
 80055e8:	d90e      	bls.n	8005608 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	22ff      	movs	r2, #255	@ 0xff
 80055ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055f4:	b2da      	uxtb	r2, r3
 80055f6:	8979      	ldrh	r1, [r7, #10]
 80055f8:	2300      	movs	r3, #0
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005600:	68f8      	ldr	r0, [r7, #12]
 8005602:	f000 fcf1 	bl	8005fe8 <I2C_TransferConfig>
 8005606:	e00f      	b.n	8005628 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800560c:	b29a      	uxth	r2, r3
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005616:	b2da      	uxtb	r2, r3
 8005618:	8979      	ldrh	r1, [r7, #10]
 800561a:	2300      	movs	r3, #0
 800561c:	9300      	str	r3, [sp, #0]
 800561e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f000 fce0 	bl	8005fe8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800562c:	b29b      	uxth	r3, r3
 800562e:	2b00      	cmp	r3, #0
 8005630:	d19e      	bne.n	8005570 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f000 fbb2 	bl	8005da0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d001      	beq.n	8005646 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e01a      	b.n	800567c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2220      	movs	r2, #32
 800564c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	6859      	ldr	r1, [r3, #4]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	4b0a      	ldr	r3, [pc, #40]	@ (8005684 <HAL_I2C_Mem_Write+0x224>)
 800565a:	400b      	ands	r3, r1
 800565c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2220      	movs	r2, #32
 8005662:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005676:	2300      	movs	r3, #0
 8005678:	e000      	b.n	800567c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800567a:	2302      	movs	r3, #2
  }
}
 800567c:	4618      	mov	r0, r3
 800567e:	3718      	adds	r7, #24
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}
 8005684:	fe00e800 	.word	0xfe00e800

08005688 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b088      	sub	sp, #32
 800568c:	af02      	add	r7, sp, #8
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	4608      	mov	r0, r1
 8005692:	4611      	mov	r1, r2
 8005694:	461a      	mov	r2, r3
 8005696:	4603      	mov	r3, r0
 8005698:	817b      	strh	r3, [r7, #10]
 800569a:	460b      	mov	r3, r1
 800569c:	813b      	strh	r3, [r7, #8]
 800569e:	4613      	mov	r3, r2
 80056a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b20      	cmp	r3, #32
 80056ac:	f040 80fd 	bne.w	80058aa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80056b0:	6a3b      	ldr	r3, [r7, #32]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d002      	beq.n	80056bc <HAL_I2C_Mem_Read+0x34>
 80056b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d105      	bne.n	80056c8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056c2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e0f1      	b.n	80058ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d101      	bne.n	80056d6 <HAL_I2C_Mem_Read+0x4e>
 80056d2:	2302      	movs	r3, #2
 80056d4:	e0ea      	b.n	80058ac <HAL_I2C_Mem_Read+0x224>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2201      	movs	r2, #1
 80056da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80056de:	f7ff fa27 	bl	8004b30 <HAL_GetTick>
 80056e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	9300      	str	r3, [sp, #0]
 80056e8:	2319      	movs	r3, #25
 80056ea:	2201      	movs	r2, #1
 80056ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f000 fab5 	bl	8005c60 <I2C_WaitOnFlagUntilTimeout>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d001      	beq.n	8005700 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e0d5      	b.n	80058ac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2222      	movs	r2, #34	@ 0x22
 8005704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2240      	movs	r2, #64	@ 0x40
 800570c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2200      	movs	r2, #0
 8005714:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6a3a      	ldr	r2, [r7, #32]
 800571a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005720:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2200      	movs	r2, #0
 8005726:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005728:	88f8      	ldrh	r0, [r7, #6]
 800572a:	893a      	ldrh	r2, [r7, #8]
 800572c:	8979      	ldrh	r1, [r7, #10]
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	9301      	str	r3, [sp, #4]
 8005732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005734:	9300      	str	r3, [sp, #0]
 8005736:	4603      	mov	r3, r0
 8005738:	68f8      	ldr	r0, [r7, #12]
 800573a:	f000 fa19 	bl	8005b70 <I2C_RequestMemoryRead>
 800573e:	4603      	mov	r3, r0
 8005740:	2b00      	cmp	r3, #0
 8005742:	d005      	beq.n	8005750 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	e0ad      	b.n	80058ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005754:	b29b      	uxth	r3, r3
 8005756:	2bff      	cmp	r3, #255	@ 0xff
 8005758:	d90e      	bls.n	8005778 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	22ff      	movs	r2, #255	@ 0xff
 800575e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005764:	b2da      	uxtb	r2, r3
 8005766:	8979      	ldrh	r1, [r7, #10]
 8005768:	4b52      	ldr	r3, [pc, #328]	@ (80058b4 <HAL_I2C_Mem_Read+0x22c>)
 800576a:	9300      	str	r3, [sp, #0]
 800576c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005770:	68f8      	ldr	r0, [r7, #12]
 8005772:	f000 fc39 	bl	8005fe8 <I2C_TransferConfig>
 8005776:	e00f      	b.n	8005798 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800577c:	b29a      	uxth	r2, r3
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005786:	b2da      	uxtb	r2, r3
 8005788:	8979      	ldrh	r1, [r7, #10]
 800578a:	4b4a      	ldr	r3, [pc, #296]	@ (80058b4 <HAL_I2C_Mem_Read+0x22c>)
 800578c:	9300      	str	r3, [sp, #0]
 800578e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005792:	68f8      	ldr	r0, [r7, #12]
 8005794:	f000 fc28 	bl	8005fe8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	9300      	str	r3, [sp, #0]
 800579c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579e:	2200      	movs	r2, #0
 80057a0:	2104      	movs	r1, #4
 80057a2:	68f8      	ldr	r0, [r7, #12]
 80057a4:	f000 fa5c 	bl	8005c60 <I2C_WaitOnFlagUntilTimeout>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e07c      	b.n	80058ac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057bc:	b2d2      	uxtb	r2, r2
 80057be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c4:	1c5a      	adds	r2, r3, #1
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057ce:	3b01      	subs	r3, #1
 80057d0:	b29a      	uxth	r2, r3
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057da:	b29b      	uxth	r3, r3
 80057dc:	3b01      	subs	r3, #1
 80057de:	b29a      	uxth	r2, r3
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057e8:	b29b      	uxth	r3, r3
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d034      	beq.n	8005858 <HAL_I2C_Mem_Read+0x1d0>
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d130      	bne.n	8005858 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	9300      	str	r3, [sp, #0]
 80057fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057fc:	2200      	movs	r2, #0
 80057fe:	2180      	movs	r1, #128	@ 0x80
 8005800:	68f8      	ldr	r0, [r7, #12]
 8005802:	f000 fa2d 	bl	8005c60 <I2C_WaitOnFlagUntilTimeout>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d001      	beq.n	8005810 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e04d      	b.n	80058ac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005814:	b29b      	uxth	r3, r3
 8005816:	2bff      	cmp	r3, #255	@ 0xff
 8005818:	d90e      	bls.n	8005838 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	22ff      	movs	r2, #255	@ 0xff
 800581e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005824:	b2da      	uxtb	r2, r3
 8005826:	8979      	ldrh	r1, [r7, #10]
 8005828:	2300      	movs	r3, #0
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005830:	68f8      	ldr	r0, [r7, #12]
 8005832:	f000 fbd9 	bl	8005fe8 <I2C_TransferConfig>
 8005836:	e00f      	b.n	8005858 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800583c:	b29a      	uxth	r2, r3
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005846:	b2da      	uxtb	r2, r3
 8005848:	8979      	ldrh	r1, [r7, #10]
 800584a:	2300      	movs	r3, #0
 800584c:	9300      	str	r3, [sp, #0]
 800584e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005852:	68f8      	ldr	r0, [r7, #12]
 8005854:	f000 fbc8 	bl	8005fe8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800585c:	b29b      	uxth	r3, r3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d19a      	bne.n	8005798 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005862:	697a      	ldr	r2, [r7, #20]
 8005864:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005866:	68f8      	ldr	r0, [r7, #12]
 8005868:	f000 fa9a 	bl	8005da0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e01a      	b.n	80058ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2220      	movs	r2, #32
 800587c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6859      	ldr	r1, [r3, #4]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	4b0b      	ldr	r3, [pc, #44]	@ (80058b8 <HAL_I2C_Mem_Read+0x230>)
 800588a:	400b      	ands	r3, r1
 800588c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2220      	movs	r2, #32
 8005892:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2200      	movs	r2, #0
 800589a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80058a6:	2300      	movs	r3, #0
 80058a8:	e000      	b.n	80058ac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80058aa:	2302      	movs	r3, #2
  }
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3718      	adds	r7, #24
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	80002400 	.word	0x80002400
 80058b8:	fe00e800 	.word	0xfe00e800

080058bc <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b08a      	sub	sp, #40	@ 0x28
 80058c0:	af02      	add	r7, sp, #8
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	607a      	str	r2, [r7, #4]
 80058c6:	603b      	str	r3, [r7, #0]
 80058c8:	460b      	mov	r3, r1
 80058ca:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80058cc:	2300      	movs	r3, #0
 80058ce:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 80058d0:	2300      	movs	r3, #0
 80058d2:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b20      	cmp	r3, #32
 80058de:	f040 80ed 	bne.w	8005abc <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	699b      	ldr	r3, [r3, #24]
 80058e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058f0:	d101      	bne.n	80058f6 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 80058f2:	2302      	movs	r3, #2
 80058f4:	e0e3      	b.n	8005abe <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d101      	bne.n	8005904 <HAL_I2C_IsDeviceReady+0x48>
 8005900:	2302      	movs	r3, #2
 8005902:	e0dc      	b.n	8005abe <HAL_I2C_IsDeviceReady+0x202>
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2224      	movs	r2, #36	@ 0x24
 8005910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	2b01      	cmp	r3, #1
 8005920:	d107      	bne.n	8005932 <HAL_I2C_IsDeviceReady+0x76>
 8005922:	897b      	ldrh	r3, [r7, #10]
 8005924:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005928:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800592c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005930:	e006      	b.n	8005940 <HAL_I2C_IsDeviceReady+0x84>
 8005932:	897b      	ldrh	r3, [r7, #10]
 8005934:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005938:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800593c:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8005940:	68fa      	ldr	r2, [r7, #12]
 8005942:	6812      	ldr	r2, [r2, #0]
 8005944:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8005946:	f7ff f8f3 	bl	8004b30 <HAL_GetTick>
 800594a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	f003 0320 	and.w	r3, r3, #32
 8005956:	2b20      	cmp	r3, #32
 8005958:	bf0c      	ite	eq
 800595a:	2301      	moveq	r3, #1
 800595c:	2300      	movne	r3, #0
 800595e:	b2db      	uxtb	r3, r3
 8005960:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	699b      	ldr	r3, [r3, #24]
 8005968:	f003 0310 	and.w	r3, r3, #16
 800596c:	2b10      	cmp	r3, #16
 800596e:	bf0c      	ite	eq
 8005970:	2301      	moveq	r3, #1
 8005972:	2300      	movne	r3, #0
 8005974:	b2db      	uxtb	r3, r3
 8005976:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005978:	e034      	b.n	80059e4 <HAL_I2C_IsDeviceReady+0x128>
      {
        if (Timeout != HAL_MAX_DELAY)
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005980:	d01a      	beq.n	80059b8 <HAL_I2C_IsDeviceReady+0xfc>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005982:	f7ff f8d5 	bl	8004b30 <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	683a      	ldr	r2, [r7, #0]
 800598e:	429a      	cmp	r2, r3
 8005990:	d302      	bcc.n	8005998 <HAL_I2C_IsDeviceReady+0xdc>
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d10f      	bne.n	80059b8 <HAL_I2C_IsDeviceReady+0xfc>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2220      	movs	r2, #32
 800599c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a4:	f043 0220 	orr.w	r2, r3, #32
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2200      	movs	r2, #0
 80059b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e082      	b.n	8005abe <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	f003 0320 	and.w	r3, r3, #32
 80059c2:	2b20      	cmp	r3, #32
 80059c4:	bf0c      	ite	eq
 80059c6:	2301      	moveq	r3, #1
 80059c8:	2300      	movne	r3, #0
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	699b      	ldr	r3, [r3, #24]
 80059d4:	f003 0310 	and.w	r3, r3, #16
 80059d8:	2b10      	cmp	r3, #16
 80059da:	bf0c      	ite	eq
 80059dc:	2301      	moveq	r3, #1
 80059de:	2300      	movne	r3, #0
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80059e4:	7fbb      	ldrb	r3, [r7, #30]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d102      	bne.n	80059f0 <HAL_I2C_IsDeviceReady+0x134>
 80059ea:	7f7b      	ldrb	r3, [r7, #29]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d0c4      	beq.n	800597a <HAL_I2C_IsDeviceReady+0xbe>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	f003 0310 	and.w	r3, r3, #16
 80059fa:	2b10      	cmp	r3, #16
 80059fc:	d027      	beq.n	8005a4e <HAL_I2C_IsDeviceReady+0x192>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	9300      	str	r3, [sp, #0]
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2200      	movs	r2, #0
 8005a06:	2120      	movs	r1, #32
 8005a08:	68f8      	ldr	r0, [r7, #12]
 8005a0a:	f000 f929 	bl	8005c60 <I2C_WaitOnFlagUntilTimeout>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d00e      	beq.n	8005a32 <HAL_I2C_IsDeviceReady+0x176>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a18:	2b04      	cmp	r3, #4
 8005a1a:	d107      	bne.n	8005a2c <HAL_I2C_IsDeviceReady+0x170>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2220      	movs	r2, #32
 8005a22:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2200      	movs	r2, #0
 8005a28:	645a      	str	r2, [r3, #68]	@ 0x44
 8005a2a:	e026      	b.n	8005a7a <HAL_I2C_IsDeviceReady+0x1be>
          }
          else
          {
            status = HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	77fb      	strb	r3, [r7, #31]
 8005a30:	e023      	b.n	8005a7a <HAL_I2C_IsDeviceReady+0x1be>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2220      	movs	r2, #32
 8005a38:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	e037      	b.n	8005abe <HAL_I2C_IsDeviceReady+0x202>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	2210      	movs	r2, #16
 8005a54:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	9300      	str	r3, [sp, #0]
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	2120      	movs	r1, #32
 8005a60:	68f8      	ldr	r0, [r7, #12]
 8005a62:	f000 f8fd 	bl	8005c60 <I2C_WaitOnFlagUntilTimeout>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d002      	beq.n	8005a72 <HAL_I2C_IsDeviceReady+0x1b6>
        {
          status = HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	77fb      	strb	r3, [r7, #31]
 8005a70:	e003      	b.n	8005a7a <HAL_I2C_IsDeviceReady+0x1be>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	2220      	movs	r2, #32
 8005a78:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d904      	bls.n	8005a92 <HAL_I2C_IsDeviceReady+0x1d6>
 8005a88:	7ffb      	ldrb	r3, [r7, #31]
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d101      	bne.n	8005a92 <HAL_I2C_IsDeviceReady+0x1d6>
      {
        status = HAL_OK;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	429a      	cmp	r2, r3
 8005a98:	f63f af3f 	bhi.w	800591a <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2220      	movs	r2, #32
 8005aa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aa8:	f043 0220 	orr.w	r2, r3, #32
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e000      	b.n	8005abe <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 8005abc:	2302      	movs	r3, #2
  }
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3720      	adds	r7, #32
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
	...

08005ac8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b086      	sub	sp, #24
 8005acc:	af02      	add	r7, sp, #8
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	4608      	mov	r0, r1
 8005ad2:	4611      	mov	r1, r2
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	817b      	strh	r3, [r7, #10]
 8005ada:	460b      	mov	r3, r1
 8005adc:	813b      	strh	r3, [r7, #8]
 8005ade:	4613      	mov	r3, r2
 8005ae0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005ae2:	88fb      	ldrh	r3, [r7, #6]
 8005ae4:	b2da      	uxtb	r2, r3
 8005ae6:	8979      	ldrh	r1, [r7, #10]
 8005ae8:	4b20      	ldr	r3, [pc, #128]	@ (8005b6c <I2C_RequestMemoryWrite+0xa4>)
 8005aea:	9300      	str	r3, [sp, #0]
 8005aec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005af0:	68f8      	ldr	r0, [r7, #12]
 8005af2:	f000 fa79 	bl	8005fe8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005af6:	69fa      	ldr	r2, [r7, #28]
 8005af8:	69b9      	ldr	r1, [r7, #24]
 8005afa:	68f8      	ldr	r0, [r7, #12]
 8005afc:	f000 f909 	bl	8005d12 <I2C_WaitOnTXISFlagUntilTimeout>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d001      	beq.n	8005b0a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e02c      	b.n	8005b64 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005b0a:	88fb      	ldrh	r3, [r7, #6]
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d105      	bne.n	8005b1c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005b10:	893b      	ldrh	r3, [r7, #8]
 8005b12:	b2da      	uxtb	r2, r3
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b1a:	e015      	b.n	8005b48 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005b1c:	893b      	ldrh	r3, [r7, #8]
 8005b1e:	0a1b      	lsrs	r3, r3, #8
 8005b20:	b29b      	uxth	r3, r3
 8005b22:	b2da      	uxtb	r2, r3
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b2a:	69fa      	ldr	r2, [r7, #28]
 8005b2c:	69b9      	ldr	r1, [r7, #24]
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f000 f8ef 	bl	8005d12 <I2C_WaitOnTXISFlagUntilTimeout>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d001      	beq.n	8005b3e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e012      	b.n	8005b64 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005b3e:	893b      	ldrh	r3, [r7, #8]
 8005b40:	b2da      	uxtb	r2, r3
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005b48:	69fb      	ldr	r3, [r7, #28]
 8005b4a:	9300      	str	r3, [sp, #0]
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	2180      	movs	r1, #128	@ 0x80
 8005b52:	68f8      	ldr	r0, [r7, #12]
 8005b54:	f000 f884 	bl	8005c60 <I2C_WaitOnFlagUntilTimeout>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d001      	beq.n	8005b62 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	e000      	b.n	8005b64 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005b62:	2300      	movs	r3, #0
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3710      	adds	r7, #16
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	80002000 	.word	0x80002000

08005b70 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b086      	sub	sp, #24
 8005b74:	af02      	add	r7, sp, #8
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	4608      	mov	r0, r1
 8005b7a:	4611      	mov	r1, r2
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	4603      	mov	r3, r0
 8005b80:	817b      	strh	r3, [r7, #10]
 8005b82:	460b      	mov	r3, r1
 8005b84:	813b      	strh	r3, [r7, #8]
 8005b86:	4613      	mov	r3, r2
 8005b88:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005b8a:	88fb      	ldrh	r3, [r7, #6]
 8005b8c:	b2da      	uxtb	r2, r3
 8005b8e:	8979      	ldrh	r1, [r7, #10]
 8005b90:	4b20      	ldr	r3, [pc, #128]	@ (8005c14 <I2C_RequestMemoryRead+0xa4>)
 8005b92:	9300      	str	r3, [sp, #0]
 8005b94:	2300      	movs	r3, #0
 8005b96:	68f8      	ldr	r0, [r7, #12]
 8005b98:	f000 fa26 	bl	8005fe8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b9c:	69fa      	ldr	r2, [r7, #28]
 8005b9e:	69b9      	ldr	r1, [r7, #24]
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f000 f8b6 	bl	8005d12 <I2C_WaitOnTXISFlagUntilTimeout>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d001      	beq.n	8005bb0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e02c      	b.n	8005c0a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005bb0:	88fb      	ldrh	r3, [r7, #6]
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d105      	bne.n	8005bc2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005bb6:	893b      	ldrh	r3, [r7, #8]
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	629a      	str	r2, [r3, #40]	@ 0x28
 8005bc0:	e015      	b.n	8005bee <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005bc2:	893b      	ldrh	r3, [r7, #8]
 8005bc4:	0a1b      	lsrs	r3, r3, #8
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	b2da      	uxtb	r2, r3
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bd0:	69fa      	ldr	r2, [r7, #28]
 8005bd2:	69b9      	ldr	r1, [r7, #24]
 8005bd4:	68f8      	ldr	r0, [r7, #12]
 8005bd6:	f000 f89c 	bl	8005d12 <I2C_WaitOnTXISFlagUntilTimeout>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d001      	beq.n	8005be4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e012      	b.n	8005c0a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005be4:	893b      	ldrh	r3, [r7, #8]
 8005be6:	b2da      	uxtb	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	9300      	str	r3, [sp, #0]
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	2140      	movs	r1, #64	@ 0x40
 8005bf8:	68f8      	ldr	r0, [r7, #12]
 8005bfa:	f000 f831 	bl	8005c60 <I2C_WaitOnFlagUntilTimeout>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d001      	beq.n	8005c08 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	e000      	b.n	8005c0a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3710      	adds	r7, #16
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
 8005c12:	bf00      	nop
 8005c14:	80002000 	.word	0x80002000

08005c18 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	f003 0302 	and.w	r3, r3, #2
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	d103      	bne.n	8005c36 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2200      	movs	r2, #0
 8005c34:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	699b      	ldr	r3, [r3, #24]
 8005c3c:	f003 0301 	and.w	r3, r3, #1
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d007      	beq.n	8005c54 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	699a      	ldr	r2, [r3, #24]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f042 0201 	orr.w	r2, r2, #1
 8005c52:	619a      	str	r2, [r3, #24]
  }
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr

08005c60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	603b      	str	r3, [r7, #0]
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c70:	e03b      	b.n	8005cea <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c72:	69ba      	ldr	r2, [r7, #24]
 8005c74:	6839      	ldr	r1, [r7, #0]
 8005c76:	68f8      	ldr	r0, [r7, #12]
 8005c78:	f000 f8d6 	bl	8005e28 <I2C_IsErrorOccurred>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d001      	beq.n	8005c86 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e041      	b.n	8005d0a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c8c:	d02d      	beq.n	8005cea <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c8e:	f7fe ff4f 	bl	8004b30 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	69bb      	ldr	r3, [r7, #24]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	683a      	ldr	r2, [r7, #0]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d302      	bcc.n	8005ca4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d122      	bne.n	8005cea <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	699a      	ldr	r2, [r3, #24]
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	4013      	ands	r3, r2
 8005cae:	68ba      	ldr	r2, [r7, #8]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	bf0c      	ite	eq
 8005cb4:	2301      	moveq	r3, #1
 8005cb6:	2300      	movne	r3, #0
 8005cb8:	b2db      	uxtb	r3, r3
 8005cba:	461a      	mov	r2, r3
 8005cbc:	79fb      	ldrb	r3, [r7, #7]
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d113      	bne.n	8005cea <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cc6:	f043 0220 	orr.w	r2, r3, #32
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2220      	movs	r2, #32
 8005cd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e00f      	b.n	8005d0a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	699a      	ldr	r2, [r3, #24]
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	4013      	ands	r3, r2
 8005cf4:	68ba      	ldr	r2, [r7, #8]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	bf0c      	ite	eq
 8005cfa:	2301      	moveq	r3, #1
 8005cfc:	2300      	movne	r3, #0
 8005cfe:	b2db      	uxtb	r3, r3
 8005d00:	461a      	mov	r2, r3
 8005d02:	79fb      	ldrb	r3, [r7, #7]
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d0b4      	beq.n	8005c72 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3710      	adds	r7, #16
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}

08005d12 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005d12:	b580      	push	{r7, lr}
 8005d14:	b084      	sub	sp, #16
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	60f8      	str	r0, [r7, #12]
 8005d1a:	60b9      	str	r1, [r7, #8]
 8005d1c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005d1e:	e033      	b.n	8005d88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	68b9      	ldr	r1, [r7, #8]
 8005d24:	68f8      	ldr	r0, [r7, #12]
 8005d26:	f000 f87f 	bl	8005e28 <I2C_IsErrorOccurred>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d001      	beq.n	8005d34 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	e031      	b.n	8005d98 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d3a:	d025      	beq.n	8005d88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d3c:	f7fe fef8 	bl	8004b30 <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	68ba      	ldr	r2, [r7, #8]
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d302      	bcc.n	8005d52 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d11a      	bne.n	8005d88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	699b      	ldr	r3, [r3, #24]
 8005d58:	f003 0302 	and.w	r3, r3, #2
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d013      	beq.n	8005d88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d64:	f043 0220 	orr.w	r2, r3, #32
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2220      	movs	r2, #32
 8005d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2200      	movs	r2, #0
 8005d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e007      	b.n	8005d98 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	f003 0302 	and.w	r3, r3, #2
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d1c4      	bne.n	8005d20 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005d96:	2300      	movs	r3, #0
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3710      	adds	r7, #16
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}

08005da0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b084      	sub	sp, #16
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	60f8      	str	r0, [r7, #12]
 8005da8:	60b9      	str	r1, [r7, #8]
 8005daa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005dac:	e02f      	b.n	8005e0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	68b9      	ldr	r1, [r7, #8]
 8005db2:	68f8      	ldr	r0, [r7, #12]
 8005db4:	f000 f838 	bl	8005e28 <I2C_IsErrorOccurred>
 8005db8:	4603      	mov	r3, r0
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d001      	beq.n	8005dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e02d      	b.n	8005e1e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dc2:	f7fe feb5 	bl	8004b30 <HAL_GetTick>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	1ad3      	subs	r3, r2, r3
 8005dcc:	68ba      	ldr	r2, [r7, #8]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d302      	bcc.n	8005dd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d11a      	bne.n	8005e0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	f003 0320 	and.w	r3, r3, #32
 8005de2:	2b20      	cmp	r3, #32
 8005de4:	d013      	beq.n	8005e0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dea:	f043 0220 	orr.w	r2, r3, #32
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2220      	movs	r2, #32
 8005df6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e007      	b.n	8005e1e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	f003 0320 	and.w	r3, r3, #32
 8005e18:	2b20      	cmp	r3, #32
 8005e1a:	d1c8      	bne.n	8005dae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3710      	adds	r7, #16
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
	...

08005e28 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b08a      	sub	sp, #40	@ 0x28
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e34:	2300      	movs	r3, #0
 8005e36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	699b      	ldr	r3, [r3, #24]
 8005e40:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005e42:	2300      	movs	r3, #0
 8005e44:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	f003 0310 	and.w	r3, r3, #16
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d068      	beq.n	8005f26 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	2210      	movs	r2, #16
 8005e5a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005e5c:	e049      	b.n	8005ef2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e64:	d045      	beq.n	8005ef2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005e66:	f7fe fe63 	bl	8004b30 <HAL_GetTick>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	1ad3      	subs	r3, r2, r3
 8005e70:	68ba      	ldr	r2, [r7, #8]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d302      	bcc.n	8005e7c <I2C_IsErrorOccurred+0x54>
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d13a      	bne.n	8005ef2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e86:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e8e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	699b      	ldr	r3, [r3, #24]
 8005e96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e9e:	d121      	bne.n	8005ee4 <I2C_IsErrorOccurred+0xbc>
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ea6:	d01d      	beq.n	8005ee4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005ea8:	7cfb      	ldrb	r3, [r7, #19]
 8005eaa:	2b20      	cmp	r3, #32
 8005eac:	d01a      	beq.n	8005ee4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	685a      	ldr	r2, [r3, #4]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ebc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005ebe:	f7fe fe37 	bl	8004b30 <HAL_GetTick>
 8005ec2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ec4:	e00e      	b.n	8005ee4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005ec6:	f7fe fe33 	bl	8004b30 <HAL_GetTick>
 8005eca:	4602      	mov	r2, r0
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	1ad3      	subs	r3, r2, r3
 8005ed0:	2b19      	cmp	r3, #25
 8005ed2:	d907      	bls.n	8005ee4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005ed4:	6a3b      	ldr	r3, [r7, #32]
 8005ed6:	f043 0320 	orr.w	r3, r3, #32
 8005eda:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005ee2:	e006      	b.n	8005ef2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	699b      	ldr	r3, [r3, #24]
 8005eea:	f003 0320 	and.w	r3, r3, #32
 8005eee:	2b20      	cmp	r3, #32
 8005ef0:	d1e9      	bne.n	8005ec6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	699b      	ldr	r3, [r3, #24]
 8005ef8:	f003 0320 	and.w	r3, r3, #32
 8005efc:	2b20      	cmp	r3, #32
 8005efe:	d003      	beq.n	8005f08 <I2C_IsErrorOccurred+0xe0>
 8005f00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d0aa      	beq.n	8005e5e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005f08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d103      	bne.n	8005f18 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2220      	movs	r2, #32
 8005f16:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005f18:	6a3b      	ldr	r3, [r7, #32]
 8005f1a:	f043 0304 	orr.w	r3, r3, #4
 8005f1e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	699b      	ldr	r3, [r3, #24]
 8005f2c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d00b      	beq.n	8005f50 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005f38:	6a3b      	ldr	r3, [r7, #32]
 8005f3a:	f043 0301 	orr.w	r3, r3, #1
 8005f3e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005f48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005f50:	69bb      	ldr	r3, [r7, #24]
 8005f52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d00b      	beq.n	8005f72 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005f5a:	6a3b      	ldr	r3, [r7, #32]
 8005f5c:	f043 0308 	orr.w	r3, r3, #8
 8005f60:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005f6a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d00b      	beq.n	8005f94 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005f7c:	6a3b      	ldr	r3, [r7, #32]
 8005f7e:	f043 0302 	orr.w	r3, r3, #2
 8005f82:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f8c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005f94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d01c      	beq.n	8005fd6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005f9c:	68f8      	ldr	r0, [r7, #12]
 8005f9e:	f7ff fe3b 	bl	8005c18 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	6859      	ldr	r1, [r3, #4]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	4b0d      	ldr	r3, [pc, #52]	@ (8005fe4 <I2C_IsErrorOccurred+0x1bc>)
 8005fae:	400b      	ands	r3, r1
 8005fb0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005fb6:	6a3b      	ldr	r3, [r7, #32]
 8005fb8:	431a      	orrs	r2, r3
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005fd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3728      	adds	r7, #40	@ 0x28
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	fe00e800 	.word	0xfe00e800

08005fe8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b087      	sub	sp, #28
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	607b      	str	r3, [r7, #4]
 8005ff2:	460b      	mov	r3, r1
 8005ff4:	817b      	strh	r3, [r7, #10]
 8005ff6:	4613      	mov	r3, r2
 8005ff8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ffa:	897b      	ldrh	r3, [r7, #10]
 8005ffc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006000:	7a7b      	ldrb	r3, [r7, #9]
 8006002:	041b      	lsls	r3, r3, #16
 8006004:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006008:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800600e:	6a3b      	ldr	r3, [r7, #32]
 8006010:	4313      	orrs	r3, r2
 8006012:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006016:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	685a      	ldr	r2, [r3, #4]
 800601e:	6a3b      	ldr	r3, [r7, #32]
 8006020:	0d5b      	lsrs	r3, r3, #21
 8006022:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006026:	4b08      	ldr	r3, [pc, #32]	@ (8006048 <I2C_TransferConfig+0x60>)
 8006028:	430b      	orrs	r3, r1
 800602a:	43db      	mvns	r3, r3
 800602c:	ea02 0103 	and.w	r1, r2, r3
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	697a      	ldr	r2, [r7, #20]
 8006036:	430a      	orrs	r2, r1
 8006038:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800603a:	bf00      	nop
 800603c:	371c      	adds	r7, #28
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	03ff63ff 	.word	0x03ff63ff

0800604c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800604c:	b480      	push	{r7}
 800604e:	b083      	sub	sp, #12
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800605c:	b2db      	uxtb	r3, r3
 800605e:	2b20      	cmp	r3, #32
 8006060:	d138      	bne.n	80060d4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006068:	2b01      	cmp	r3, #1
 800606a:	d101      	bne.n	8006070 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800606c:	2302      	movs	r3, #2
 800606e:	e032      	b.n	80060d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2224      	movs	r2, #36	@ 0x24
 800607c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f022 0201 	bic.w	r2, r2, #1
 800608e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800609e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	6819      	ldr	r1, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	683a      	ldr	r2, [r7, #0]
 80060ac:	430a      	orrs	r2, r1
 80060ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f042 0201 	orr.w	r2, r2, #1
 80060be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2220      	movs	r2, #32
 80060c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80060d0:	2300      	movs	r3, #0
 80060d2:	e000      	b.n	80060d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80060d4:	2302      	movs	r3, #2
  }
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	370c      	adds	r7, #12
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr

080060e2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b085      	sub	sp, #20
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
 80060ea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	2b20      	cmp	r3, #32
 80060f6:	d139      	bne.n	800616c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d101      	bne.n	8006106 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006102:	2302      	movs	r3, #2
 8006104:	e033      	b.n	800616e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2201      	movs	r2, #1
 800610a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2224      	movs	r2, #36	@ 0x24
 8006112:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f022 0201 	bic.w	r2, r2, #1
 8006124:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006134:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	021b      	lsls	r3, r3, #8
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	4313      	orrs	r3, r2
 800613e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	68fa      	ldr	r2, [r7, #12]
 8006146:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f042 0201 	orr.w	r2, r2, #1
 8006156:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2220      	movs	r2, #32
 800615c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006168:	2300      	movs	r3, #0
 800616a:	e000      	b.n	800616e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800616c:	2302      	movs	r3, #2
  }
}
 800616e:	4618      	mov	r0, r3
 8006170:	3714      	adds	r7, #20
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr

0800617a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800617a:	b580      	push	{r7, lr}
 800617c:	b086      	sub	sp, #24
 800617e:	af02      	add	r7, sp, #8
 8006180:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d101      	bne.n	800618c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e0fe      	b.n	800638a <HAL_PCD_Init+0x210>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006192:	b2db      	uxtb	r3, r3
 8006194:	2b00      	cmp	r3, #0
 8006196:	d106      	bne.n	80061a6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f7fe fa99 	bl	80046d8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2203      	movs	r2, #3
 80061aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4618      	mov	r0, r3
 80061b4:	f005 f86d 	bl	800b292 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6818      	ldr	r0, [r3, #0]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	7c1a      	ldrb	r2, [r3, #16]
 80061c0:	f88d 2000 	strb.w	r2, [sp]
 80061c4:	3304      	adds	r3, #4
 80061c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80061c8:	f004 ff7a 	bl	800b0c0 <USB_CoreInit>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d005      	beq.n	80061de <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2202      	movs	r2, #2
 80061d6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e0d5      	b.n	800638a <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2100      	movs	r1, #0
 80061e4:	4618      	mov	r0, r3
 80061e6:	f005 f865 	bl	800b2b4 <USB_SetCurrentMode>
 80061ea:	4603      	mov	r3, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d005      	beq.n	80061fc <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2202      	movs	r2, #2
 80061f4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	e0c6      	b.n	800638a <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80061fc:	2300      	movs	r3, #0
 80061fe:	73fb      	strb	r3, [r7, #15]
 8006200:	e04a      	b.n	8006298 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006202:	7bfa      	ldrb	r2, [r7, #15]
 8006204:	6879      	ldr	r1, [r7, #4]
 8006206:	4613      	mov	r3, r2
 8006208:	00db      	lsls	r3, r3, #3
 800620a:	4413      	add	r3, r2
 800620c:	009b      	lsls	r3, r3, #2
 800620e:	440b      	add	r3, r1
 8006210:	3315      	adds	r3, #21
 8006212:	2201      	movs	r2, #1
 8006214:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006216:	7bfa      	ldrb	r2, [r7, #15]
 8006218:	6879      	ldr	r1, [r7, #4]
 800621a:	4613      	mov	r3, r2
 800621c:	00db      	lsls	r3, r3, #3
 800621e:	4413      	add	r3, r2
 8006220:	009b      	lsls	r3, r3, #2
 8006222:	440b      	add	r3, r1
 8006224:	3314      	adds	r3, #20
 8006226:	7bfa      	ldrb	r2, [r7, #15]
 8006228:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 800622a:	7bfa      	ldrb	r2, [r7, #15]
 800622c:	7bfb      	ldrb	r3, [r7, #15]
 800622e:	b298      	uxth	r0, r3
 8006230:	6879      	ldr	r1, [r7, #4]
 8006232:	4613      	mov	r3, r2
 8006234:	00db      	lsls	r3, r3, #3
 8006236:	4413      	add	r3, r2
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	440b      	add	r3, r1
 800623c:	332e      	adds	r3, #46	@ 0x2e
 800623e:	4602      	mov	r2, r0
 8006240:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006242:	7bfa      	ldrb	r2, [r7, #15]
 8006244:	6879      	ldr	r1, [r7, #4]
 8006246:	4613      	mov	r3, r2
 8006248:	00db      	lsls	r3, r3, #3
 800624a:	4413      	add	r3, r2
 800624c:	009b      	lsls	r3, r3, #2
 800624e:	440b      	add	r3, r1
 8006250:	3318      	adds	r3, #24
 8006252:	2200      	movs	r2, #0
 8006254:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006256:	7bfa      	ldrb	r2, [r7, #15]
 8006258:	6879      	ldr	r1, [r7, #4]
 800625a:	4613      	mov	r3, r2
 800625c:	00db      	lsls	r3, r3, #3
 800625e:	4413      	add	r3, r2
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	440b      	add	r3, r1
 8006264:	331c      	adds	r3, #28
 8006266:	2200      	movs	r2, #0
 8006268:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800626a:	7bfa      	ldrb	r2, [r7, #15]
 800626c:	6879      	ldr	r1, [r7, #4]
 800626e:	4613      	mov	r3, r2
 8006270:	00db      	lsls	r3, r3, #3
 8006272:	4413      	add	r3, r2
 8006274:	009b      	lsls	r3, r3, #2
 8006276:	440b      	add	r3, r1
 8006278:	3320      	adds	r3, #32
 800627a:	2200      	movs	r2, #0
 800627c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800627e:	7bfa      	ldrb	r2, [r7, #15]
 8006280:	6879      	ldr	r1, [r7, #4]
 8006282:	4613      	mov	r3, r2
 8006284:	00db      	lsls	r3, r3, #3
 8006286:	4413      	add	r3, r2
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	440b      	add	r3, r1
 800628c:	3324      	adds	r3, #36	@ 0x24
 800628e:	2200      	movs	r2, #0
 8006290:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006292:	7bfb      	ldrb	r3, [r7, #15]
 8006294:	3301      	adds	r3, #1
 8006296:	73fb      	strb	r3, [r7, #15]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	791b      	ldrb	r3, [r3, #4]
 800629c:	7bfa      	ldrb	r2, [r7, #15]
 800629e:	429a      	cmp	r2, r3
 80062a0:	d3af      	bcc.n	8006202 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80062a2:	2300      	movs	r3, #0
 80062a4:	73fb      	strb	r3, [r7, #15]
 80062a6:	e044      	b.n	8006332 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80062a8:	7bfa      	ldrb	r2, [r7, #15]
 80062aa:	6879      	ldr	r1, [r7, #4]
 80062ac:	4613      	mov	r3, r2
 80062ae:	00db      	lsls	r3, r3, #3
 80062b0:	4413      	add	r3, r2
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	440b      	add	r3, r1
 80062b6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80062ba:	2200      	movs	r2, #0
 80062bc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80062be:	7bfa      	ldrb	r2, [r7, #15]
 80062c0:	6879      	ldr	r1, [r7, #4]
 80062c2:	4613      	mov	r3, r2
 80062c4:	00db      	lsls	r3, r3, #3
 80062c6:	4413      	add	r3, r2
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	440b      	add	r3, r1
 80062cc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80062d0:	7bfa      	ldrb	r2, [r7, #15]
 80062d2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80062d4:	7bfa      	ldrb	r2, [r7, #15]
 80062d6:	6879      	ldr	r1, [r7, #4]
 80062d8:	4613      	mov	r3, r2
 80062da:	00db      	lsls	r3, r3, #3
 80062dc:	4413      	add	r3, r2
 80062de:	009b      	lsls	r3, r3, #2
 80062e0:	440b      	add	r3, r1
 80062e2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80062e6:	2200      	movs	r2, #0
 80062e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80062ea:	7bfa      	ldrb	r2, [r7, #15]
 80062ec:	6879      	ldr	r1, [r7, #4]
 80062ee:	4613      	mov	r3, r2
 80062f0:	00db      	lsls	r3, r3, #3
 80062f2:	4413      	add	r3, r2
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	440b      	add	r3, r1
 80062f8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80062fc:	2200      	movs	r2, #0
 80062fe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006300:	7bfa      	ldrb	r2, [r7, #15]
 8006302:	6879      	ldr	r1, [r7, #4]
 8006304:	4613      	mov	r3, r2
 8006306:	00db      	lsls	r3, r3, #3
 8006308:	4413      	add	r3, r2
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	440b      	add	r3, r1
 800630e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006312:	2200      	movs	r2, #0
 8006314:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006316:	7bfa      	ldrb	r2, [r7, #15]
 8006318:	6879      	ldr	r1, [r7, #4]
 800631a:	4613      	mov	r3, r2
 800631c:	00db      	lsls	r3, r3, #3
 800631e:	4413      	add	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	440b      	add	r3, r1
 8006324:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006328:	2200      	movs	r2, #0
 800632a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800632c:	7bfb      	ldrb	r3, [r7, #15]
 800632e:	3301      	adds	r3, #1
 8006330:	73fb      	strb	r3, [r7, #15]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	791b      	ldrb	r3, [r3, #4]
 8006336:	7bfa      	ldrb	r2, [r7, #15]
 8006338:	429a      	cmp	r2, r3
 800633a:	d3b5      	bcc.n	80062a8 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6818      	ldr	r0, [r3, #0]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	7c1a      	ldrb	r2, [r3, #16]
 8006344:	f88d 2000 	strb.w	r2, [sp]
 8006348:	3304      	adds	r3, #4
 800634a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800634c:	f004 fffe 	bl	800b34c <USB_DevInit>
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d005      	beq.n	8006362 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2202      	movs	r2, #2
 800635a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e013      	b.n	800638a <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	7b1b      	ldrb	r3, [r3, #12]
 8006374:	2b01      	cmp	r3, #1
 8006376:	d102      	bne.n	800637e <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f001 f975 	bl	8007668 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4618      	mov	r0, r3
 8006384:	f006 f89f 	bl	800c4c6 <USB_DevDisconnect>

  return HAL_OK;
 8006388:	2300      	movs	r3, #0
}
 800638a:	4618      	mov	r0, r3
 800638c:	3710      	adds	r7, #16
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}

08006392 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006392:	b580      	push	{r7, lr}
 8006394:	b082      	sub	sp, #8
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
#if defined (STM32U575xx) || defined (STM32U585xx)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */

  __HAL_LOCK(hpcd);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d101      	bne.n	80063a8 <HAL_PCD_Start+0x16>
 80063a4:	2302      	movs	r3, #2
 80063a6:	e012      	b.n	80063ce <HAL_PCD_Start+0x3c>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2201      	movs	r2, #1
 80063ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */
  __HAL_PCD_ENABLE(hpcd);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4618      	mov	r0, r3
 80063b6:	f004 ff5b 	bl	800b270 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4618      	mov	r0, r3
 80063c0:	f006 f860 	bl	800c484 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80063cc:	2300      	movs	r3, #0
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3708      	adds	r7, #8
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}

080063d6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80063d6:	b590      	push	{r4, r7, lr}
 80063d8:	b08d      	sub	sp, #52	@ 0x34
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063e4:	6a3b      	ldr	r3, [r7, #32]
 80063e6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4618      	mov	r0, r3
 80063ee:	f006 f91e 	bl	800c62e <USB_GetMode>
 80063f2:	4603      	mov	r3, r0
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	f040 84d3 	bne.w	8006da0 <HAL_PCD_IRQHandler+0x9ca>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4618      	mov	r0, r3
 8006400:	f006 f882 	bl	800c508 <USB_ReadInterrupts>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	f000 84c9 	beq.w	8006d9e <HAL_PCD_IRQHandler+0x9c8>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	0a1b      	lsrs	r3, r3, #8
 8006416:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4618      	mov	r0, r3
 8006426:	f006 f86f 	bl	800c508 <USB_ReadInterrupts>
 800642a:	4603      	mov	r3, r0
 800642c:	f003 0302 	and.w	r3, r3, #2
 8006430:	2b02      	cmp	r3, #2
 8006432:	d107      	bne.n	8006444 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	695a      	ldr	r2, [r3, #20]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f002 0202 	and.w	r2, r2, #2
 8006442:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4618      	mov	r0, r3
 800644a:	f006 f85d 	bl	800c508 <USB_ReadInterrupts>
 800644e:	4603      	mov	r3, r0
 8006450:	f003 0310 	and.w	r3, r3, #16
 8006454:	2b10      	cmp	r3, #16
 8006456:	d161      	bne.n	800651c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	699a      	ldr	r2, [r3, #24]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f022 0210 	bic.w	r2, r2, #16
 8006466:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006468:	6a3b      	ldr	r3, [r7, #32]
 800646a:	6a1b      	ldr	r3, [r3, #32]
 800646c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	f003 020f 	and.w	r2, r3, #15
 8006474:	4613      	mov	r3, r2
 8006476:	00db      	lsls	r3, r3, #3
 8006478:	4413      	add	r3, r2
 800647a:	009b      	lsls	r3, r3, #2
 800647c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	4413      	add	r3, r2
 8006484:	3304      	adds	r3, #4
 8006486:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006488:	69bb      	ldr	r3, [r7, #24]
 800648a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800648e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006492:	d124      	bne.n	80064de <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006494:	69ba      	ldr	r2, [r7, #24]
 8006496:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800649a:	4013      	ands	r3, r2
 800649c:	2b00      	cmp	r3, #0
 800649e:	d035      	beq.n	800650c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	091b      	lsrs	r3, r3, #4
 80064a8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80064aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	461a      	mov	r2, r3
 80064b2:	6a38      	ldr	r0, [r7, #32]
 80064b4:	f005 ff68 	bl	800c388 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	68da      	ldr	r2, [r3, #12]
 80064bc:	69bb      	ldr	r3, [r7, #24]
 80064be:	091b      	lsrs	r3, r3, #4
 80064c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80064c4:	441a      	add	r2, r3
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	695a      	ldr	r2, [r3, #20]
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	091b      	lsrs	r3, r3, #4
 80064d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80064d6:	441a      	add	r2, r3
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	615a      	str	r2, [r3, #20]
 80064dc:	e016      	b.n	800650c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80064e4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80064e8:	d110      	bne.n	800650c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80064f0:	2208      	movs	r2, #8
 80064f2:	4619      	mov	r1, r3
 80064f4:	6a38      	ldr	r0, [r7, #32]
 80064f6:	f005 ff47 	bl	800c388 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	695a      	ldr	r2, [r3, #20]
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	091b      	lsrs	r3, r3, #4
 8006502:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006506:	441a      	add	r2, r3
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	699a      	ldr	r2, [r3, #24]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f042 0210 	orr.w	r2, r2, #16
 800651a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4618      	mov	r0, r3
 8006522:	f005 fff1 	bl	800c508 <USB_ReadInterrupts>
 8006526:	4603      	mov	r3, r0
 8006528:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800652c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006530:	f040 80a7 	bne.w	8006682 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006534:	2300      	movs	r3, #0
 8006536:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4618      	mov	r0, r3
 800653e:	f005 fff6 	bl	800c52e <USB_ReadDevAllOutEpInterrupt>
 8006542:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006544:	e099      	b.n	800667a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006548:	f003 0301 	and.w	r3, r3, #1
 800654c:	2b00      	cmp	r3, #0
 800654e:	f000 808e 	beq.w	800666e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006558:	b2d2      	uxtb	r2, r2
 800655a:	4611      	mov	r1, r2
 800655c:	4618      	mov	r0, r3
 800655e:	f006 f81a 	bl	800c596 <USB_ReadDevOutEPInterrupt>
 8006562:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	f003 0301 	and.w	r3, r3, #1
 800656a:	2b00      	cmp	r3, #0
 800656c:	d00c      	beq.n	8006588 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800656e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006570:	015a      	lsls	r2, r3, #5
 8006572:	69fb      	ldr	r3, [r7, #28]
 8006574:	4413      	add	r3, r2
 8006576:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800657a:	461a      	mov	r2, r3
 800657c:	2301      	movs	r3, #1
 800657e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006580:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 feea 	bl	800735c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	f003 0308 	and.w	r3, r3, #8
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00c      	beq.n	80065ac <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006594:	015a      	lsls	r2, r3, #5
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	4413      	add	r3, r2
 800659a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800659e:	461a      	mov	r2, r3
 80065a0:	2308      	movs	r3, #8
 80065a2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80065a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 ffc0 	bl	800752c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	f003 0310 	and.w	r3, r3, #16
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d008      	beq.n	80065c8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80065b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b8:	015a      	lsls	r2, r3, #5
 80065ba:	69fb      	ldr	r3, [r7, #28]
 80065bc:	4413      	add	r3, r2
 80065be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065c2:	461a      	mov	r2, r3
 80065c4:	2310      	movs	r3, #16
 80065c6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	f003 0302 	and.w	r3, r3, #2
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d030      	beq.n	8006634 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80065d2:	6a3b      	ldr	r3, [r7, #32]
 80065d4:	695b      	ldr	r3, [r3, #20]
 80065d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065da:	2b80      	cmp	r3, #128	@ 0x80
 80065dc:	d109      	bne.n	80065f2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	69fa      	ldr	r2, [r7, #28]
 80065e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80065f0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80065f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065f4:	4613      	mov	r3, r2
 80065f6:	00db      	lsls	r3, r3, #3
 80065f8:	4413      	add	r3, r2
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	4413      	add	r3, r2
 8006604:	3304      	adds	r3, #4
 8006606:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	78db      	ldrb	r3, [r3, #3]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d108      	bne.n	8006622 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	2200      	movs	r2, #0
 8006614:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006618:	b2db      	uxtb	r3, r3
 800661a:	4619      	mov	r1, r3
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f7fd fa33 	bl	8003a88 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006624:	015a      	lsls	r2, r3, #5
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	4413      	add	r3, r2
 800662a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800662e:	461a      	mov	r2, r3
 8006630:	2302      	movs	r3, #2
 8006632:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	f003 0320 	and.w	r3, r3, #32
 800663a:	2b00      	cmp	r3, #0
 800663c:	d008      	beq.n	8006650 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800663e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006640:	015a      	lsls	r2, r3, #5
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	4413      	add	r3, r2
 8006646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800664a:	461a      	mov	r2, r3
 800664c:	2320      	movs	r3, #32
 800664e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006656:	2b00      	cmp	r3, #0
 8006658:	d009      	beq.n	800666e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800665a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800665c:	015a      	lsls	r2, r3, #5
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	4413      	add	r3, r2
 8006662:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006666:	461a      	mov	r2, r3
 8006668:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800666c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800666e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006670:	3301      	adds	r3, #1
 8006672:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006676:	085b      	lsrs	r3, r3, #1
 8006678:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800667a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800667c:	2b00      	cmp	r3, #0
 800667e:	f47f af62 	bne.w	8006546 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4618      	mov	r0, r3
 8006688:	f005 ff3e 	bl	800c508 <USB_ReadInterrupts>
 800668c:	4603      	mov	r3, r0
 800668e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006692:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006696:	f040 80db 	bne.w	8006850 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4618      	mov	r0, r3
 80066a0:	f005 ff5f 	bl	800c562 <USB_ReadDevAllInEpInterrupt>
 80066a4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80066a6:	2300      	movs	r3, #0
 80066a8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80066aa:	e0cd      	b.n	8006848 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80066ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ae:	f003 0301 	and.w	r3, r3, #1
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	f000 80c2 	beq.w	800683c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066be:	b2d2      	uxtb	r2, r2
 80066c0:	4611      	mov	r1, r2
 80066c2:	4618      	mov	r0, r3
 80066c4:	f005 ff85 	bl	800c5d2 <USB_ReadDevInEPInterrupt>
 80066c8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	f003 0301 	and.w	r3, r3, #1
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d057      	beq.n	8006784 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80066d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d6:	f003 030f 	and.w	r3, r3, #15
 80066da:	2201      	movs	r2, #1
 80066dc:	fa02 f303 	lsl.w	r3, r2, r3
 80066e0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	43db      	mvns	r3, r3
 80066ee:	69f9      	ldr	r1, [r7, #28]
 80066f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80066f4:	4013      	ands	r3, r2
 80066f6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80066f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066fa:	015a      	lsls	r2, r3, #5
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	4413      	add	r3, r2
 8006700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006704:	461a      	mov	r2, r3
 8006706:	2301      	movs	r3, #1
 8006708:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	799b      	ldrb	r3, [r3, #6]
 800670e:	2b01      	cmp	r3, #1
 8006710:	d132      	bne.n	8006778 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006712:	6879      	ldr	r1, [r7, #4]
 8006714:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006716:	4613      	mov	r3, r2
 8006718:	00db      	lsls	r3, r3, #3
 800671a:	4413      	add	r3, r2
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	440b      	add	r3, r1
 8006720:	3320      	adds	r3, #32
 8006722:	6819      	ldr	r1, [r3, #0]
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006728:	4613      	mov	r3, r2
 800672a:	00db      	lsls	r3, r3, #3
 800672c:	4413      	add	r3, r2
 800672e:	009b      	lsls	r3, r3, #2
 8006730:	4403      	add	r3, r0
 8006732:	331c      	adds	r3, #28
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4419      	add	r1, r3
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800673c:	4613      	mov	r3, r2
 800673e:	00db      	lsls	r3, r3, #3
 8006740:	4413      	add	r3, r2
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	4403      	add	r3, r0
 8006746:	3320      	adds	r3, #32
 8006748:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800674a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674c:	2b00      	cmp	r3, #0
 800674e:	d113      	bne.n	8006778 <HAL_PCD_IRQHandler+0x3a2>
 8006750:	6879      	ldr	r1, [r7, #4]
 8006752:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006754:	4613      	mov	r3, r2
 8006756:	00db      	lsls	r3, r3, #3
 8006758:	4413      	add	r3, r2
 800675a:	009b      	lsls	r3, r3, #2
 800675c:	440b      	add	r3, r1
 800675e:	3324      	adds	r3, #36	@ 0x24
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d108      	bne.n	8006778 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6818      	ldr	r0, [r3, #0]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006770:	461a      	mov	r2, r3
 8006772:	2101      	movs	r1, #1
 8006774:	f005 ff8c 	bl	800c690 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800677a:	b2db      	uxtb	r3, r3
 800677c:	4619      	mov	r1, r3
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f7fd f8fe 	bl	8003980 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	f003 0308 	and.w	r3, r3, #8
 800678a:	2b00      	cmp	r3, #0
 800678c:	d008      	beq.n	80067a0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800678e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006790:	015a      	lsls	r2, r3, #5
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	4413      	add	r3, r2
 8006796:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800679a:	461a      	mov	r2, r3
 800679c:	2308      	movs	r3, #8
 800679e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	f003 0310 	and.w	r3, r3, #16
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d008      	beq.n	80067bc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80067aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ac:	015a      	lsls	r2, r3, #5
 80067ae:	69fb      	ldr	r3, [r7, #28]
 80067b0:	4413      	add	r3, r2
 80067b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067b6:	461a      	mov	r2, r3
 80067b8:	2310      	movs	r3, #16
 80067ba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d008      	beq.n	80067d8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80067c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c8:	015a      	lsls	r2, r3, #5
 80067ca:	69fb      	ldr	r3, [r7, #28]
 80067cc:	4413      	add	r3, r2
 80067ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067d2:	461a      	mov	r2, r3
 80067d4:	2340      	movs	r3, #64	@ 0x40
 80067d6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	f003 0302 	and.w	r3, r3, #2
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d023      	beq.n	800682a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80067e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80067e4:	6a38      	ldr	r0, [r7, #32]
 80067e6:	f004 ff21 	bl	800b62c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80067ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067ec:	4613      	mov	r3, r2
 80067ee:	00db      	lsls	r3, r3, #3
 80067f0:	4413      	add	r3, r2
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	3310      	adds	r3, #16
 80067f6:	687a      	ldr	r2, [r7, #4]
 80067f8:	4413      	add	r3, r2
 80067fa:	3304      	adds	r3, #4
 80067fc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	78db      	ldrb	r3, [r3, #3]
 8006802:	2b01      	cmp	r3, #1
 8006804:	d108      	bne.n	8006818 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	2200      	movs	r2, #0
 800680a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800680c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680e:	b2db      	uxtb	r3, r3
 8006810:	4619      	mov	r1, r3
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f7fd f94a 	bl	8003aac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800681a:	015a      	lsls	r2, r3, #5
 800681c:	69fb      	ldr	r3, [r7, #28]
 800681e:	4413      	add	r3, r2
 8006820:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006824:	461a      	mov	r2, r3
 8006826:	2302      	movs	r3, #2
 8006828:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006830:	2b00      	cmp	r3, #0
 8006832:	d003      	beq.n	800683c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006834:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 fd04 	bl	8007244 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800683c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683e:	3301      	adds	r3, #1
 8006840:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006844:	085b      	lsrs	r3, r3, #1
 8006846:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800684a:	2b00      	cmp	r3, #0
 800684c:	f47f af2e 	bne.w	80066ac <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4618      	mov	r0, r3
 8006856:	f005 fe57 	bl	800c508 <USB_ReadInterrupts>
 800685a:	4603      	mov	r3, r0
 800685c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006860:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006864:	d122      	bne.n	80068ac <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	69fa      	ldr	r2, [r7, #28]
 8006870:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006874:	f023 0301 	bic.w	r3, r3, #1
 8006878:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006880:	2b01      	cmp	r3, #1
 8006882:	d108      	bne.n	8006896 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800688c:	2100      	movs	r1, #0
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f7fd faca 	bl	8003e28 <HAL_PCDEx_LPM_Callback>
 8006894:	e002      	b.n	800689c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f7fd f8e8 	bl	8003a6c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	695a      	ldr	r2, [r3, #20]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80068aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4618      	mov	r0, r3
 80068b2:	f005 fe29 	bl	800c508 <USB_ReadInterrupts>
 80068b6:	4603      	mov	r3, r0
 80068b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068c0:	d112      	bne.n	80068e8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	f003 0301 	and.w	r3, r3, #1
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d102      	bne.n	80068d8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f7fd f8a4 	bl	8003a20 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	695a      	ldr	r2, [r3, #20]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80068e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4618      	mov	r0, r3
 80068ee:	f005 fe0b 	bl	800c508 <USB_ReadInterrupts>
 80068f2:	4603      	mov	r3, r0
 80068f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068fc:	d121      	bne.n	8006942 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	695a      	ldr	r2, [r3, #20]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800690c:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006914:	2b00      	cmp	r3, #0
 8006916:	d111      	bne.n	800693c <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006926:	089b      	lsrs	r3, r3, #2
 8006928:	f003 020f 	and.w	r2, r3, #15
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006932:	2101      	movs	r1, #1
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f7fd fa77 	bl	8003e28 <HAL_PCDEx_LPM_Callback>
 800693a:	e002      	b.n	8006942 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f7fd f86f 	bl	8003a20 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4618      	mov	r0, r3
 8006948:	f005 fdde 	bl	800c508 <USB_ReadInterrupts>
 800694c:	4603      	mov	r3, r0
 800694e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006952:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006956:	f040 80b7 	bne.w	8006ac8 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	69fa      	ldr	r2, [r7, #28]
 8006964:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006968:	f023 0301 	bic.w	r3, r3, #1
 800696c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2110      	movs	r1, #16
 8006974:	4618      	mov	r0, r3
 8006976:	f004 fe59 	bl	800b62c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800697a:	2300      	movs	r3, #0
 800697c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800697e:	e046      	b.n	8006a0e <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006982:	015a      	lsls	r2, r3, #5
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	4413      	add	r3, r2
 8006988:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800698c:	461a      	mov	r2, r3
 800698e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006992:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006996:	015a      	lsls	r2, r3, #5
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	4413      	add	r3, r2
 800699c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069a4:	0151      	lsls	r1, r2, #5
 80069a6:	69fa      	ldr	r2, [r7, #28]
 80069a8:	440a      	add	r2, r1
 80069aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069ae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80069b2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80069b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069b6:	015a      	lsls	r2, r3, #5
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	4413      	add	r3, r2
 80069bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069c0:	461a      	mov	r2, r3
 80069c2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80069c6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80069c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ca:	015a      	lsls	r2, r3, #5
 80069cc:	69fb      	ldr	r3, [r7, #28]
 80069ce:	4413      	add	r3, r2
 80069d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069d8:	0151      	lsls	r1, r2, #5
 80069da:	69fa      	ldr	r2, [r7, #28]
 80069dc:	440a      	add	r2, r1
 80069de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80069e6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80069e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ea:	015a      	lsls	r2, r3, #5
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	4413      	add	r3, r2
 80069f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069f8:	0151      	lsls	r1, r2, #5
 80069fa:	69fa      	ldr	r2, [r7, #28]
 80069fc:	440a      	add	r2, r1
 80069fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a02:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006a06:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	791b      	ldrb	r3, [r3, #4]
 8006a12:	461a      	mov	r2, r3
 8006a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d3b2      	bcc.n	8006980 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a20:	69db      	ldr	r3, [r3, #28]
 8006a22:	69fa      	ldr	r2, [r7, #28]
 8006a24:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a28:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006a2c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	7bdb      	ldrb	r3, [r3, #15]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d016      	beq.n	8006a64 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a40:	69fa      	ldr	r2, [r7, #28]
 8006a42:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a46:	f043 030b 	orr.w	r3, r3, #11
 8006a4a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006a4e:	69fb      	ldr	r3, [r7, #28]
 8006a50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a56:	69fa      	ldr	r2, [r7, #28]
 8006a58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a5c:	f043 030b 	orr.w	r3, r3, #11
 8006a60:	6453      	str	r3, [r2, #68]	@ 0x44
 8006a62:	e015      	b.n	8006a90 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a6a:	695b      	ldr	r3, [r3, #20]
 8006a6c:	69fa      	ldr	r2, [r7, #28]
 8006a6e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a72:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006a76:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8006a7a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006a7c:	69fb      	ldr	r3, [r7, #28]
 8006a7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a82:	691b      	ldr	r3, [r3, #16]
 8006a84:	69fa      	ldr	r2, [r7, #28]
 8006a86:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a8a:	f043 030b 	orr.w	r3, r3, #11
 8006a8e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006a90:	69fb      	ldr	r3, [r7, #28]
 8006a92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	69fa      	ldr	r2, [r7, #28]
 8006a9a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a9e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006aa2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6818      	ldr	r0, [r3, #0]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006ab2:	461a      	mov	r2, r3
 8006ab4:	f005 fdec 	bl	800c690 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	695a      	ldr	r2, [r3, #20]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006ac6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4618      	mov	r0, r3
 8006ace:	f005 fd1b 	bl	800c508 <USB_ReadInterrupts>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ad8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006adc:	d123      	bne.n	8006b26 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f005 fdb1 	bl	800c64a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4618      	mov	r0, r3
 8006aee:	f004 fe16 	bl	800b71e <USB_GetDevSpeed>
 8006af2:	4603      	mov	r3, r0
 8006af4:	461a      	mov	r2, r3
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681c      	ldr	r4, [r3, #0]
 8006afe:	f002 f871 	bl	8008be4 <HAL_RCC_GetHCLKFreq>
 8006b02:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006b08:	461a      	mov	r2, r3
 8006b0a:	4620      	mov	r0, r4
 8006b0c:	f004 fb0e 	bl	800b12c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f7fc ff5d 	bl	80039d0 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	695a      	ldr	r2, [r3, #20]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006b24:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f005 fcec 	bl	800c508 <USB_ReadInterrupts>
 8006b30:	4603      	mov	r3, r0
 8006b32:	f003 0308 	and.w	r3, r3, #8
 8006b36:	2b08      	cmp	r3, #8
 8006b38:	d10a      	bne.n	8006b50 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f7fc ff3a 	bl	80039b4 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	695a      	ldr	r2, [r3, #20]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f002 0208 	and.w	r2, r2, #8
 8006b4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4618      	mov	r0, r3
 8006b56:	f005 fcd7 	bl	800c508 <USB_ReadInterrupts>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b60:	2b80      	cmp	r3, #128	@ 0x80
 8006b62:	d13d      	bne.n	8006be0 <HAL_PCD_IRQHandler+0x80a>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006b64:	6a3b      	ldr	r3, [r7, #32]
 8006b66:	699b      	ldr	r3, [r3, #24]
 8006b68:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006b6c:	6a3b      	ldr	r3, [r7, #32]
 8006b6e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006b70:	2301      	movs	r3, #1
 8006b72:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b74:	e02e      	b.n	8006bd4 <HAL_PCD_IRQHandler+0x7fe>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006b76:	6879      	ldr	r1, [r7, #4]
 8006b78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b7a:	4613      	mov	r3, r2
 8006b7c:	00db      	lsls	r3, r3, #3
 8006b7e:	4413      	add	r3, r2
 8006b80:	009b      	lsls	r3, r3, #2
 8006b82:	440b      	add	r3, r1
 8006b84:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d11f      	bne.n	8006bce <HAL_PCD_IRQHandler+0x7f8>
        {
          /* disable the EP */
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b90:	015a      	lsls	r2, r3, #5
 8006b92:	69fb      	ldr	r3, [r7, #28]
 8006b94:	4413      	add	r3, r2
 8006b96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b9e:	0151      	lsls	r1, r2, #5
 8006ba0:	69fa      	ldr	r2, [r7, #28]
 8006ba2:	440a      	add	r2, r1
 8006ba4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ba8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006bac:	6013      	str	r3, [r2, #0]
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb0:	015a      	lsls	r2, r3, #5
 8006bb2:	69fb      	ldr	r3, [r7, #28]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bbe:	0151      	lsls	r1, r2, #5
 8006bc0:	69fa      	ldr	r2, [r7, #28]
 8006bc2:	440a      	add	r2, r1
 8006bc4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bc8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006bcc:	6013      	str	r3, [r2, #0]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd0:	3301      	adds	r3, #1
 8006bd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	791b      	ldrb	r3, [r3, #4]
 8006bd8:	461a      	mov	r2, r3
 8006bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d3ca      	bcc.n	8006b76 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4618      	mov	r0, r3
 8006be6:	f005 fc8f 	bl	800c508 <USB_ReadInterrupts>
 8006bea:	4603      	mov	r3, r0
 8006bec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006bf0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bf4:	d13c      	bne.n	8006c70 <HAL_PCD_IRQHandler+0x89a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bfa:	e02b      	b.n	8006c54 <HAL_PCD_IRQHandler+0x87e>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfe:	015a      	lsls	r2, r3, #5
 8006c00:	69fb      	ldr	r3, [r7, #28]
 8006c02:	4413      	add	r3, r2
 8006c04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006c0c:	6879      	ldr	r1, [r7, #4]
 8006c0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c10:	4613      	mov	r3, r2
 8006c12:	00db      	lsls	r3, r3, #3
 8006c14:	4413      	add	r3, r2
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	440b      	add	r3, r1
 8006c1a:	3318      	adds	r3, #24
 8006c1c:	781b      	ldrb	r3, [r3, #0]
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d115      	bne.n	8006c4e <HAL_PCD_IRQHandler+0x878>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006c22:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	da12      	bge.n	8006c4e <HAL_PCD_IRQHandler+0x878>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006c28:	6879      	ldr	r1, [r7, #4]
 8006c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c2c:	4613      	mov	r3, r2
 8006c2e:	00db      	lsls	r3, r3, #3
 8006c30:	4413      	add	r3, r2
 8006c32:	009b      	lsls	r3, r3, #2
 8006c34:	440b      	add	r3, r1
 8006c36:	3317      	adds	r3, #23
 8006c38:	2201      	movs	r2, #1
 8006c3a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	4619      	mov	r1, r3
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f000 faca 	bl	80071e2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c50:	3301      	adds	r3, #1
 8006c52:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	791b      	ldrb	r3, [r3, #4]
 8006c58:	461a      	mov	r2, r3
 8006c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d3cd      	bcc.n	8006bfc <HAL_PCD_IRQHandler+0x826>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	695a      	ldr	r2, [r3, #20]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006c6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4618      	mov	r0, r3
 8006c76:	f005 fc47 	bl	800c508 <USB_ReadInterrupts>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006c84:	d156      	bne.n	8006d34 <HAL_PCD_IRQHandler+0x95e>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006c86:	2301      	movs	r3, #1
 8006c88:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c8a:	e045      	b.n	8006d18 <HAL_PCD_IRQHandler+0x942>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8e:	015a      	lsls	r2, r3, #5
 8006c90:	69fb      	ldr	r3, [r7, #28]
 8006c92:	4413      	add	r3, r2
 8006c94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006c9c:	6879      	ldr	r1, [r7, #4]
 8006c9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ca0:	4613      	mov	r3, r2
 8006ca2:	00db      	lsls	r3, r3, #3
 8006ca4:	4413      	add	r3, r2
 8006ca6:	009b      	lsls	r3, r3, #2
 8006ca8:	440b      	add	r3, r1
 8006caa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006cae:	781b      	ldrb	r3, [r3, #0]
 8006cb0:	2b01      	cmp	r3, #1
 8006cb2:	d12e      	bne.n	8006d12 <HAL_PCD_IRQHandler+0x93c>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006cb4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	da2b      	bge.n	8006d12 <HAL_PCD_IRQHandler+0x93c>
            (((RegVal & (0x1UL << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8006cba:	69bb      	ldr	r3, [r7, #24]
 8006cbc:	0c1a      	lsrs	r2, r3, #16
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006cc4:	4053      	eors	r3, r2
 8006cc6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d121      	bne.n	8006d12 <HAL_PCD_IRQHandler+0x93c>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006cce:	6879      	ldr	r1, [r7, #4]
 8006cd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cd2:	4613      	mov	r3, r2
 8006cd4:	00db      	lsls	r3, r3, #3
 8006cd6:	4413      	add	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	440b      	add	r3, r1
 8006cdc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006ce4:	6a3b      	ldr	r3, [r7, #32]
 8006ce6:	699b      	ldr	r3, [r3, #24]
 8006ce8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006cec:	6a3b      	ldr	r3, [r7, #32]
 8006cee:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006cf0:	6a3b      	ldr	r3, [r7, #32]
 8006cf2:	695b      	ldr	r3, [r3, #20]
 8006cf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d10a      	bne.n	8006d12 <HAL_PCD_IRQHandler+0x93c>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006cfc:	69fb      	ldr	r3, [r7, #28]
 8006cfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	69fa      	ldr	r2, [r7, #28]
 8006d06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006d0e:	6053      	str	r3, [r2, #4]
            break;
 8006d10:	e008      	b.n	8006d24 <HAL_PCD_IRQHandler+0x94e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d14:	3301      	adds	r3, #1
 8006d16:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	791b      	ldrb	r3, [r3, #4]
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d3b3      	bcc.n	8006c8c <HAL_PCD_IRQHandler+0x8b6>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	695a      	ldr	r2, [r3, #20]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006d32:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f005 fbe5 	bl	800c508 <USB_ReadInterrupts>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006d44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d48:	d10a      	bne.n	8006d60 <HAL_PCD_IRQHandler+0x98a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f7fc fec0 	bl	8003ad0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	695a      	ldr	r2, [r3, #20]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006d5e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4618      	mov	r0, r3
 8006d66:	f005 fbcf 	bl	800c508 <USB_ReadInterrupts>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	f003 0304 	and.w	r3, r3, #4
 8006d70:	2b04      	cmp	r3, #4
 8006d72:	d115      	bne.n	8006da0 <HAL_PCD_IRQHandler+0x9ca>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006d7c:	69bb      	ldr	r3, [r7, #24]
 8006d7e:	f003 0304 	and.w	r3, r3, #4
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d002      	beq.n	8006d8c <HAL_PCD_IRQHandler+0x9b6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f7fc feb0 	bl	8003aec <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	6859      	ldr	r1, [r3, #4]
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	69ba      	ldr	r2, [r7, #24]
 8006d98:	430a      	orrs	r2, r1
 8006d9a:	605a      	str	r2, [r3, #4]
 8006d9c:	e000      	b.n	8006da0 <HAL_PCD_IRQHandler+0x9ca>
      return;
 8006d9e:	bf00      	nop
    }
  }
}
 8006da0:	3734      	adds	r7, #52	@ 0x34
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd90      	pop	{r4, r7, pc}

08006da6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006da6:	b580      	push	{r7, lr}
 8006da8:	b082      	sub	sp, #8
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
 8006dae:	460b      	mov	r3, r1
 8006db0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d101      	bne.n	8006dc0 <HAL_PCD_SetAddress+0x1a>
 8006dbc:	2302      	movs	r3, #2
 8006dbe:	e012      	b.n	8006de6 <HAL_PCD_SetAddress+0x40>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	78fa      	ldrb	r2, [r7, #3]
 8006dcc:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	78fa      	ldrb	r2, [r7, #3]
 8006dd4:	4611      	mov	r1, r2
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f005 fb2e 	bl	800c438 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3708      	adds	r7, #8
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}

08006dee <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006dee:	b580      	push	{r7, lr}
 8006df0:	b084      	sub	sp, #16
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
 8006df6:	4608      	mov	r0, r1
 8006df8:	4611      	mov	r1, r2
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	70fb      	strb	r3, [r7, #3]
 8006e00:	460b      	mov	r3, r1
 8006e02:	803b      	strh	r3, [r7, #0]
 8006e04:	4613      	mov	r3, r2
 8006e06:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006e0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	da0f      	bge.n	8006e34 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006e14:	78fb      	ldrb	r3, [r7, #3]
 8006e16:	f003 020f 	and.w	r2, r3, #15
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	00db      	lsls	r3, r3, #3
 8006e1e:	4413      	add	r3, r2
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	3310      	adds	r3, #16
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	4413      	add	r3, r2
 8006e28:	3304      	adds	r3, #4
 8006e2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	705a      	strb	r2, [r3, #1]
 8006e32:	e00f      	b.n	8006e54 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006e34:	78fb      	ldrb	r3, [r7, #3]
 8006e36:	f003 020f 	and.w	r2, r3, #15
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	00db      	lsls	r3, r3, #3
 8006e3e:	4413      	add	r3, r2
 8006e40:	009b      	lsls	r3, r3, #2
 8006e42:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	4413      	add	r3, r2
 8006e4a:	3304      	adds	r3, #4
 8006e4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2200      	movs	r2, #0
 8006e52:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006e54:	78fb      	ldrb	r3, [r7, #3]
 8006e56:	f003 030f 	and.w	r3, r3, #15
 8006e5a:	b2da      	uxtb	r2, r3
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006e60:	883b      	ldrh	r3, [r7, #0]
 8006e62:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	78ba      	ldrb	r2, [r7, #2]
 8006e6e:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (ep->is_in != 0U)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	785b      	ldrb	r3, [r3, #1]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d004      	beq.n	8006e82 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	781b      	ldrb	r3, [r3, #0]
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006e82:	78bb      	ldrb	r3, [r7, #2]
 8006e84:	2b02      	cmp	r3, #2
 8006e86:	d102      	bne.n	8006e8e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d101      	bne.n	8006e9c <HAL_PCD_EP_Open+0xae>
 8006e98:	2302      	movs	r3, #2
 8006e9a:	e00e      	b.n	8006eba <HAL_PCD_EP_Open+0xcc>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	68f9      	ldr	r1, [r7, #12]
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f004 fc5c 	bl	800b768 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006eb8:	7afb      	ldrb	r3, [r7, #11]
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}

08006ec2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006ec2:	b580      	push	{r7, lr}
 8006ec4:	b084      	sub	sp, #16
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
 8006eca:	460b      	mov	r3, r1
 8006ecc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006ece:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	da0f      	bge.n	8006ef6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006ed6:	78fb      	ldrb	r3, [r7, #3]
 8006ed8:	f003 020f 	and.w	r2, r3, #15
 8006edc:	4613      	mov	r3, r2
 8006ede:	00db      	lsls	r3, r3, #3
 8006ee0:	4413      	add	r3, r2
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	3310      	adds	r3, #16
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	4413      	add	r3, r2
 8006eea:	3304      	adds	r3, #4
 8006eec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	705a      	strb	r2, [r3, #1]
 8006ef4:	e00f      	b.n	8006f16 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006ef6:	78fb      	ldrb	r3, [r7, #3]
 8006ef8:	f003 020f 	and.w	r2, r3, #15
 8006efc:	4613      	mov	r3, r2
 8006efe:	00db      	lsls	r3, r3, #3
 8006f00:	4413      	add	r3, r2
 8006f02:	009b      	lsls	r3, r3, #2
 8006f04:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	4413      	add	r3, r2
 8006f0c:	3304      	adds	r3, #4
 8006f0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2200      	movs	r2, #0
 8006f14:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006f16:	78fb      	ldrb	r3, [r7, #3]
 8006f18:	f003 030f 	and.w	r3, r3, #15
 8006f1c:	b2da      	uxtb	r2, r3
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d101      	bne.n	8006f30 <HAL_PCD_EP_Close+0x6e>
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	e00e      	b.n	8006f4e <HAL_PCD_EP_Close+0x8c>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68f9      	ldr	r1, [r7, #12]
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f004 fc9a 	bl	800b878 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b086      	sub	sp, #24
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	60f8      	str	r0, [r7, #12]
 8006f5e:	607a      	str	r2, [r7, #4]
 8006f60:	603b      	str	r3, [r7, #0]
 8006f62:	460b      	mov	r3, r1
 8006f64:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006f66:	7afb      	ldrb	r3, [r7, #11]
 8006f68:	f003 020f 	and.w	r2, r3, #15
 8006f6c:	4613      	mov	r3, r2
 8006f6e:	00db      	lsls	r3, r3, #3
 8006f70:	4413      	add	r3, r2
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006f78:	68fa      	ldr	r2, [r7, #12]
 8006f7a:	4413      	add	r3, r2
 8006f7c:	3304      	adds	r3, #4
 8006f7e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	687a      	ldr	r2, [r7, #4]
 8006f84:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	683a      	ldr	r2, [r7, #0]
 8006f8a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	2200      	movs	r2, #0
 8006f96:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006f98:	7afb      	ldrb	r3, [r7, #11]
 8006f9a:	f003 030f 	and.w	r3, r3, #15
 8006f9e:	b2da      	uxtb	r2, r3
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	799b      	ldrb	r3, [r3, #6]
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d102      	bne.n	8006fb2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	6818      	ldr	r0, [r3, #0]
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	799b      	ldrb	r3, [r3, #6]
 8006fba:	461a      	mov	r2, r3
 8006fbc:	6979      	ldr	r1, [r7, #20]
 8006fbe:	f004 fd37 	bl	800ba30 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 8006fc2:	2300      	movs	r3, #0
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3718      	adds	r7, #24
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	460b      	mov	r3, r1
 8006fd6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006fd8:	78fb      	ldrb	r3, [r7, #3]
 8006fda:	f003 020f 	and.w	r2, r3, #15
 8006fde:	6879      	ldr	r1, [r7, #4]
 8006fe0:	4613      	mov	r3, r2
 8006fe2:	00db      	lsls	r3, r3, #3
 8006fe4:	4413      	add	r3, r2
 8006fe6:	009b      	lsls	r3, r3, #2
 8006fe8:	440b      	add	r3, r1
 8006fea:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006fee:	681b      	ldr	r3, [r3, #0]
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	370c      	adds	r7, #12
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffa:	4770      	bx	lr

08006ffc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b086      	sub	sp, #24
 8007000:	af00      	add	r7, sp, #0
 8007002:	60f8      	str	r0, [r7, #12]
 8007004:	607a      	str	r2, [r7, #4]
 8007006:	603b      	str	r3, [r7, #0]
 8007008:	460b      	mov	r3, r1
 800700a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800700c:	7afb      	ldrb	r3, [r7, #11]
 800700e:	f003 020f 	and.w	r2, r3, #15
 8007012:	4613      	mov	r3, r2
 8007014:	00db      	lsls	r3, r3, #3
 8007016:	4413      	add	r3, r2
 8007018:	009b      	lsls	r3, r3, #2
 800701a:	3310      	adds	r3, #16
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	4413      	add	r3, r2
 8007020:	3304      	adds	r3, #4
 8007022:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	683a      	ldr	r2, [r7, #0]
 800702e:	611a      	str	r2, [r3, #16]
#if defined (USB_DRD_FS)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB_DRD_FS) */
  ep->xfer_count = 0U;
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	2200      	movs	r2, #0
 8007034:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	2201      	movs	r2, #1
 800703a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800703c:	7afb      	ldrb	r3, [r7, #11]
 800703e:	f003 030f 	and.w	r3, r3, #15
 8007042:	b2da      	uxtb	r2, r3
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	799b      	ldrb	r3, [r3, #6]
 800704c:	2b01      	cmp	r3, #1
 800704e:	d102      	bne.n	8007056 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6818      	ldr	r0, [r3, #0]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	799b      	ldrb	r3, [r3, #6]
 800705e:	461a      	mov	r2, r3
 8007060:	6979      	ldr	r1, [r7, #20]
 8007062:	f004 fce5 	bl	800ba30 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 8007066:	2300      	movs	r3, #0
}
 8007068:	4618      	mov	r0, r3
 800706a:	3718      	adds	r7, #24
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}

08007070 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b084      	sub	sp, #16
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
 8007078:	460b      	mov	r3, r1
 800707a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800707c:	78fb      	ldrb	r3, [r7, #3]
 800707e:	f003 030f 	and.w	r3, r3, #15
 8007082:	687a      	ldr	r2, [r7, #4]
 8007084:	7912      	ldrb	r2, [r2, #4]
 8007086:	4293      	cmp	r3, r2
 8007088:	d901      	bls.n	800708e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800708a:	2301      	movs	r3, #1
 800708c:	e04f      	b.n	800712e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800708e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007092:	2b00      	cmp	r3, #0
 8007094:	da0f      	bge.n	80070b6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007096:	78fb      	ldrb	r3, [r7, #3]
 8007098:	f003 020f 	and.w	r2, r3, #15
 800709c:	4613      	mov	r3, r2
 800709e:	00db      	lsls	r3, r3, #3
 80070a0:	4413      	add	r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	3310      	adds	r3, #16
 80070a6:	687a      	ldr	r2, [r7, #4]
 80070a8:	4413      	add	r3, r2
 80070aa:	3304      	adds	r3, #4
 80070ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2201      	movs	r2, #1
 80070b2:	705a      	strb	r2, [r3, #1]
 80070b4:	e00d      	b.n	80070d2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80070b6:	78fa      	ldrb	r2, [r7, #3]
 80070b8:	4613      	mov	r3, r2
 80070ba:	00db      	lsls	r3, r3, #3
 80070bc:	4413      	add	r3, r2
 80070be:	009b      	lsls	r3, r3, #2
 80070c0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	4413      	add	r3, r2
 80070c8:	3304      	adds	r3, #4
 80070ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2200      	movs	r2, #0
 80070d0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2201      	movs	r2, #1
 80070d6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80070d8:	78fb      	ldrb	r3, [r7, #3]
 80070da:	f003 030f 	and.w	r3, r3, #15
 80070de:	b2da      	uxtb	r2, r3
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d101      	bne.n	80070f2 <HAL_PCD_EP_SetStall+0x82>
 80070ee:	2302      	movs	r3, #2
 80070f0:	e01d      	b.n	800712e <HAL_PCD_EP_SetStall+0xbe>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2201      	movs	r2, #1
 80070f6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	68f9      	ldr	r1, [r7, #12]
 8007100:	4618      	mov	r0, r3
 8007102:	f005 f82f 	bl	800c164 <USB_EPSetStall>

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007106:	78fb      	ldrb	r3, [r7, #3]
 8007108:	f003 030f 	and.w	r3, r3, #15
 800710c:	2b00      	cmp	r3, #0
 800710e:	d109      	bne.n	8007124 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6818      	ldr	r0, [r3, #0]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	7999      	ldrb	r1, [r3, #6]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800711e:	461a      	mov	r2, r3
 8007120:	f005 fab6 	bl	800c690 <USB_EP0_OutStart>
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_UNLOCK(hpcd);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2200      	movs	r2, #0
 8007128:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800712c:	2300      	movs	r3, #0
}
 800712e:	4618      	mov	r0, r3
 8007130:	3710      	adds	r7, #16
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}

08007136 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007136:	b580      	push	{r7, lr}
 8007138:	b084      	sub	sp, #16
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
 800713e:	460b      	mov	r3, r1
 8007140:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007142:	78fb      	ldrb	r3, [r7, #3]
 8007144:	f003 030f 	and.w	r3, r3, #15
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	7912      	ldrb	r2, [r2, #4]
 800714c:	4293      	cmp	r3, r2
 800714e:	d901      	bls.n	8007154 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	e042      	b.n	80071da <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007154:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007158:	2b00      	cmp	r3, #0
 800715a:	da0f      	bge.n	800717c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800715c:	78fb      	ldrb	r3, [r7, #3]
 800715e:	f003 020f 	and.w	r2, r3, #15
 8007162:	4613      	mov	r3, r2
 8007164:	00db      	lsls	r3, r3, #3
 8007166:	4413      	add	r3, r2
 8007168:	009b      	lsls	r3, r3, #2
 800716a:	3310      	adds	r3, #16
 800716c:	687a      	ldr	r2, [r7, #4]
 800716e:	4413      	add	r3, r2
 8007170:	3304      	adds	r3, #4
 8007172:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2201      	movs	r2, #1
 8007178:	705a      	strb	r2, [r3, #1]
 800717a:	e00f      	b.n	800719c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800717c:	78fb      	ldrb	r3, [r7, #3]
 800717e:	f003 020f 	and.w	r2, r3, #15
 8007182:	4613      	mov	r3, r2
 8007184:	00db      	lsls	r3, r3, #3
 8007186:	4413      	add	r3, r2
 8007188:	009b      	lsls	r3, r3, #2
 800718a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800718e:	687a      	ldr	r2, [r7, #4]
 8007190:	4413      	add	r3, r2
 8007192:	3304      	adds	r3, #4
 8007194:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2200      	movs	r2, #0
 800719a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2200      	movs	r2, #0
 80071a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80071a2:	78fb      	ldrb	r3, [r7, #3]
 80071a4:	f003 030f 	and.w	r3, r3, #15
 80071a8:	b2da      	uxtb	r2, r3
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d101      	bne.n	80071bc <HAL_PCD_EP_ClrStall+0x86>
 80071b8:	2302      	movs	r3, #2
 80071ba:	e00e      	b.n	80071da <HAL_PCD_EP_ClrStall+0xa4>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	68f9      	ldr	r1, [r7, #12]
 80071ca:	4618      	mov	r0, r3
 80071cc:	f005 f838 	bl	800c240 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2200      	movs	r2, #0
 80071d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80071d8:	2300      	movs	r3, #0
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3710      	adds	r7, #16
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}

080071e2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80071e2:	b580      	push	{r7, lr}
 80071e4:	b084      	sub	sp, #16
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6078      	str	r0, [r7, #4]
 80071ea:	460b      	mov	r3, r1
 80071ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80071ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	da0c      	bge.n	8007210 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80071f6:	78fb      	ldrb	r3, [r7, #3]
 80071f8:	f003 020f 	and.w	r2, r3, #15
 80071fc:	4613      	mov	r3, r2
 80071fe:	00db      	lsls	r3, r3, #3
 8007200:	4413      	add	r3, r2
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	3310      	adds	r3, #16
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	4413      	add	r3, r2
 800720a:	3304      	adds	r3, #4
 800720c:	60fb      	str	r3, [r7, #12]
 800720e:	e00c      	b.n	800722a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007210:	78fb      	ldrb	r3, [r7, #3]
 8007212:	f003 020f 	and.w	r2, r3, #15
 8007216:	4613      	mov	r3, r2
 8007218:	00db      	lsls	r3, r3, #3
 800721a:	4413      	add	r3, r2
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007222:	687a      	ldr	r2, [r7, #4]
 8007224:	4413      	add	r3, r2
 8007226:	3304      	adds	r3, #4
 8007228:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	68f9      	ldr	r1, [r7, #12]
 8007230:	4618      	mov	r0, r3
 8007232:	f004 fe9b 	bl	800bf6c <USB_EPStopXfer>
 8007236:	4603      	mov	r3, r0
 8007238:	72fb      	strb	r3, [r7, #11]

  return ret;
 800723a:	7afb      	ldrb	r3, [r7, #11]
}
 800723c:	4618      	mov	r0, r3
 800723e:	3710      	adds	r7, #16
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}

08007244 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b08a      	sub	sp, #40	@ 0x28
 8007248:	af02      	add	r7, sp, #8
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007258:	683a      	ldr	r2, [r7, #0]
 800725a:	4613      	mov	r3, r2
 800725c:	00db      	lsls	r3, r3, #3
 800725e:	4413      	add	r3, r2
 8007260:	009b      	lsls	r3, r3, #2
 8007262:	3310      	adds	r3, #16
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	4413      	add	r3, r2
 8007268:	3304      	adds	r3, #4
 800726a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	695a      	ldr	r2, [r3, #20]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	691b      	ldr	r3, [r3, #16]
 8007274:	429a      	cmp	r2, r3
 8007276:	d901      	bls.n	800727c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007278:	2301      	movs	r3, #1
 800727a:	e06b      	b.n	8007354 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	691a      	ldr	r2, [r3, #16]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	695b      	ldr	r3, [r3, #20]
 8007284:	1ad3      	subs	r3, r2, r3
 8007286:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	69fa      	ldr	r2, [r7, #28]
 800728e:	429a      	cmp	r2, r3
 8007290:	d902      	bls.n	8007298 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007298:	69fb      	ldr	r3, [r7, #28]
 800729a:	3303      	adds	r3, #3
 800729c:	089b      	lsrs	r3, r3, #2
 800729e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80072a0:	e02a      	b.n	80072f8 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	691a      	ldr	r2, [r3, #16]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	695b      	ldr	r3, [r3, #20]
 80072aa:	1ad3      	subs	r3, r2, r3
 80072ac:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	69fa      	ldr	r2, [r7, #28]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d902      	bls.n	80072be <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80072be:	69fb      	ldr	r3, [r7, #28]
 80072c0:	3303      	adds	r3, #3
 80072c2:	089b      	lsrs	r3, r3, #2
 80072c4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	68d9      	ldr	r1, [r3, #12]
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	b2da      	uxtb	r2, r3
 80072ce:	69fb      	ldr	r3, [r7, #28]
 80072d0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80072d6:	9300      	str	r3, [sp, #0]
 80072d8:	4603      	mov	r3, r0
 80072da:	6978      	ldr	r0, [r7, #20]
 80072dc:	f005 f816 	bl	800c30c <USB_WritePacket>

    ep->xfer_buff  += len;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	68da      	ldr	r2, [r3, #12]
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	441a      	add	r2, r3
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	695a      	ldr	r2, [r3, #20]
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	441a      	add	r2, r3
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	015a      	lsls	r2, r3, #5
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	4413      	add	r3, r2
 8007300:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007304:	699b      	ldr	r3, [r3, #24]
 8007306:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007308:	69ba      	ldr	r2, [r7, #24]
 800730a:	429a      	cmp	r2, r3
 800730c:	d809      	bhi.n	8007322 <PCD_WriteEmptyTxFifo+0xde>
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	695a      	ldr	r2, [r3, #20]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007316:	429a      	cmp	r2, r3
 8007318:	d203      	bcs.n	8007322 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	691b      	ldr	r3, [r3, #16]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1bf      	bne.n	80072a2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	691a      	ldr	r2, [r3, #16]
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	695b      	ldr	r3, [r3, #20]
 800732a:	429a      	cmp	r2, r3
 800732c:	d811      	bhi.n	8007352 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	f003 030f 	and.w	r3, r3, #15
 8007334:	2201      	movs	r2, #1
 8007336:	fa02 f303 	lsl.w	r3, r2, r3
 800733a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007342:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	43db      	mvns	r3, r3
 8007348:	6939      	ldr	r1, [r7, #16]
 800734a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800734e:	4013      	ands	r3, r2
 8007350:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007352:	2300      	movs	r3, #0
}
 8007354:	4618      	mov	r0, r3
 8007356:	3720      	adds	r7, #32
 8007358:	46bd      	mov	sp, r7
 800735a:	bd80      	pop	{r7, pc}

0800735c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b088      	sub	sp, #32
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007370:	69fb      	ldr	r3, [r7, #28]
 8007372:	333c      	adds	r3, #60	@ 0x3c
 8007374:	3304      	adds	r3, #4
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	015a      	lsls	r2, r3, #5
 800737e:	69bb      	ldr	r3, [r7, #24]
 8007380:	4413      	add	r3, r2
 8007382:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	799b      	ldrb	r3, [r3, #6]
 800738e:	2b01      	cmp	r3, #1
 8007390:	d17b      	bne.n	800748a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	f003 0308 	and.w	r3, r3, #8
 8007398:	2b00      	cmp	r3, #0
 800739a:	d015      	beq.n	80073c8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	4a61      	ldr	r2, [pc, #388]	@ (8007524 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	f240 80b9 	bls.w	8007518 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f000 80b3 	beq.w	8007518 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	015a      	lsls	r2, r3, #5
 80073b6:	69bb      	ldr	r3, [r7, #24]
 80073b8:	4413      	add	r3, r2
 80073ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073be:	461a      	mov	r2, r3
 80073c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073c4:	6093      	str	r3, [r2, #8]
 80073c6:	e0a7      	b.n	8007518 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	f003 0320 	and.w	r3, r3, #32
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d009      	beq.n	80073e6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	015a      	lsls	r2, r3, #5
 80073d6:	69bb      	ldr	r3, [r7, #24]
 80073d8:	4413      	add	r3, r2
 80073da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073de:	461a      	mov	r2, r3
 80073e0:	2320      	movs	r3, #32
 80073e2:	6093      	str	r3, [r2, #8]
 80073e4:	e098      	b.n	8007518 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f040 8093 	bne.w	8007518 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	4a4b      	ldr	r2, [pc, #300]	@ (8007524 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d90f      	bls.n	800741a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007400:	2b00      	cmp	r3, #0
 8007402:	d00a      	beq.n	800741a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	015a      	lsls	r2, r3, #5
 8007408:	69bb      	ldr	r3, [r7, #24]
 800740a:	4413      	add	r3, r2
 800740c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007410:	461a      	mov	r2, r3
 8007412:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007416:	6093      	str	r3, [r2, #8]
 8007418:	e07e      	b.n	8007518 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800741a:	683a      	ldr	r2, [r7, #0]
 800741c:	4613      	mov	r3, r2
 800741e:	00db      	lsls	r3, r3, #3
 8007420:	4413      	add	r3, r2
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	4413      	add	r3, r2
 800742c:	3304      	adds	r3, #4
 800742e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6a1a      	ldr	r2, [r3, #32]
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	0159      	lsls	r1, r3, #5
 8007438:	69bb      	ldr	r3, [r7, #24]
 800743a:	440b      	add	r3, r1
 800743c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007446:	1ad2      	subs	r2, r2, r3
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d114      	bne.n	800747c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	691b      	ldr	r3, [r3, #16]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d109      	bne.n	800746e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6818      	ldr	r0, [r3, #0]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007464:	461a      	mov	r2, r3
 8007466:	2101      	movs	r1, #1
 8007468:	f005 f912 	bl	800c690 <USB_EP0_OutStart>
 800746c:	e006      	b.n	800747c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	68da      	ldr	r2, [r3, #12]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	695b      	ldr	r3, [r3, #20]
 8007476:	441a      	add	r2, r3
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	b2db      	uxtb	r3, r3
 8007480:	4619      	mov	r1, r3
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f7fc fa61 	bl	800394a <HAL_PCD_DataOutStageCallback>
 8007488:	e046      	b.n	8007518 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	4a26      	ldr	r2, [pc, #152]	@ (8007528 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d124      	bne.n	80074dc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007498:	2b00      	cmp	r3, #0
 800749a:	d00a      	beq.n	80074b2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	015a      	lsls	r2, r3, #5
 80074a0:	69bb      	ldr	r3, [r7, #24]
 80074a2:	4413      	add	r3, r2
 80074a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074a8:	461a      	mov	r2, r3
 80074aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074ae:	6093      	str	r3, [r2, #8]
 80074b0:	e032      	b.n	8007518 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	f003 0320 	and.w	r3, r3, #32
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d008      	beq.n	80074ce <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	015a      	lsls	r2, r3, #5
 80074c0:	69bb      	ldr	r3, [r7, #24]
 80074c2:	4413      	add	r3, r2
 80074c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074c8:	461a      	mov	r2, r3
 80074ca:	2320      	movs	r3, #32
 80074cc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	4619      	mov	r1, r3
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f7fc fa38 	bl	800394a <HAL_PCD_DataOutStageCallback>
 80074da:	e01d      	b.n	8007518 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d114      	bne.n	800750c <PCD_EP_OutXfrComplete_int+0x1b0>
 80074e2:	6879      	ldr	r1, [r7, #4]
 80074e4:	683a      	ldr	r2, [r7, #0]
 80074e6:	4613      	mov	r3, r2
 80074e8:	00db      	lsls	r3, r3, #3
 80074ea:	4413      	add	r3, r2
 80074ec:	009b      	lsls	r3, r3, #2
 80074ee:	440b      	add	r3, r1
 80074f0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d108      	bne.n	800750c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6818      	ldr	r0, [r3, #0]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007504:	461a      	mov	r2, r3
 8007506:	2100      	movs	r1, #0
 8007508:	f005 f8c2 	bl	800c690 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	b2db      	uxtb	r3, r3
 8007510:	4619      	mov	r1, r3
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f7fc fa19 	bl	800394a <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007518:	2300      	movs	r3, #0
}
 800751a:	4618      	mov	r0, r3
 800751c:	3720      	adds	r7, #32
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}
 8007522:	bf00      	nop
 8007524:	4f54300a 	.word	0x4f54300a
 8007528:	4f54310a 	.word	0x4f54310a

0800752c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b086      	sub	sp, #24
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	333c      	adds	r3, #60	@ 0x3c
 8007544:	3304      	adds	r3, #4
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	015a      	lsls	r2, r3, #5
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	4413      	add	r3, r2
 8007552:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007556:	689b      	ldr	r3, [r3, #8]
 8007558:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	4a15      	ldr	r2, [pc, #84]	@ (80075b4 <PCD_EP_OutSetupPacket_int+0x88>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d90e      	bls.n	8007580 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007568:	2b00      	cmp	r3, #0
 800756a:	d009      	beq.n	8007580 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	015a      	lsls	r2, r3, #5
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	4413      	add	r3, r2
 8007574:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007578:	461a      	mov	r2, r3
 800757a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800757e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f7fc f9d0 	bl	8003926 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	4a0a      	ldr	r2, [pc, #40]	@ (80075b4 <PCD_EP_OutSetupPacket_int+0x88>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d90c      	bls.n	80075a8 <PCD_EP_OutSetupPacket_int+0x7c>
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	799b      	ldrb	r3, [r3, #6]
 8007592:	2b01      	cmp	r3, #1
 8007594:	d108      	bne.n	80075a8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6818      	ldr	r0, [r3, #0]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80075a0:	461a      	mov	r2, r3
 80075a2:	2101      	movs	r1, #1
 80075a4:	f005 f874 	bl	800c690 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80075a8:	2300      	movs	r3, #0
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3718      	adds	r7, #24
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	4f54300a 	.word	0x4f54300a

080075b8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b085      	sub	sp, #20
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	460b      	mov	r3, r1
 80075c2:	70fb      	strb	r3, [r7, #3]
 80075c4:	4613      	mov	r3, r2
 80075c6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075ce:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80075d0:	78fb      	ldrb	r3, [r7, #3]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d107      	bne.n	80075e6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80075d6:	883b      	ldrh	r3, [r7, #0]
 80075d8:	0419      	lsls	r1, r3, #16
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	68ba      	ldr	r2, [r7, #8]
 80075e0:	430a      	orrs	r2, r1
 80075e2:	629a      	str	r2, [r3, #40]	@ 0x28
 80075e4:	e028      	b.n	8007638 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ec:	0c1b      	lsrs	r3, r3, #16
 80075ee:	68ba      	ldr	r2, [r7, #8]
 80075f0:	4413      	add	r3, r2
 80075f2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80075f4:	2300      	movs	r3, #0
 80075f6:	73fb      	strb	r3, [r7, #15]
 80075f8:	e00d      	b.n	8007616 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	7bfb      	ldrb	r3, [r7, #15]
 8007600:	3340      	adds	r3, #64	@ 0x40
 8007602:	009b      	lsls	r3, r3, #2
 8007604:	4413      	add	r3, r2
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	0c1b      	lsrs	r3, r3, #16
 800760a:	68ba      	ldr	r2, [r7, #8]
 800760c:	4413      	add	r3, r2
 800760e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007610:	7bfb      	ldrb	r3, [r7, #15]
 8007612:	3301      	adds	r3, #1
 8007614:	73fb      	strb	r3, [r7, #15]
 8007616:	7bfa      	ldrb	r2, [r7, #15]
 8007618:	78fb      	ldrb	r3, [r7, #3]
 800761a:	3b01      	subs	r3, #1
 800761c:	429a      	cmp	r2, r3
 800761e:	d3ec      	bcc.n	80075fa <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007620:	883b      	ldrh	r3, [r7, #0]
 8007622:	0418      	lsls	r0, r3, #16
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6819      	ldr	r1, [r3, #0]
 8007628:	78fb      	ldrb	r3, [r7, #3]
 800762a:	3b01      	subs	r3, #1
 800762c:	68ba      	ldr	r2, [r7, #8]
 800762e:	4302      	orrs	r2, r0
 8007630:	3340      	adds	r3, #64	@ 0x40
 8007632:	009b      	lsls	r3, r3, #2
 8007634:	440b      	add	r3, r1
 8007636:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007638:	2300      	movs	r3, #0
}
 800763a:	4618      	mov	r0, r3
 800763c:	3714      	adds	r7, #20
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr

08007646 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007646:	b480      	push	{r7}
 8007648:	b083      	sub	sp, #12
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
 800764e:	460b      	mov	r3, r1
 8007650:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	887a      	ldrh	r2, [r7, #2]
 8007658:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800765a:	2300      	movs	r3, #0
}
 800765c:	4618      	mov	r0, r3
 800765e:	370c      	adds	r7, #12
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr

08007668 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007668:	b480      	push	{r7}
 800766a:	b085      	sub	sp, #20
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2201      	movs	r2, #1
 800767a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2200      	movs	r2, #0
 8007682:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	699b      	ldr	r3, [r3, #24]
 800768a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007696:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800769a:	f043 0303 	orr.w	r3, r3, #3
 800769e:	68fa      	ldr	r2, [r7, #12]
 80076a0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80076a2:	2300      	movs	r3, #0
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3714      	adds	r7, #20
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr

080076b0 <HAL_PWR_EnableBkUpAccess>:
  * @note   After a system reset, the backup domain is protected against
  *         possible unwanted write accesses.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80076b0:	b480      	push	{r7}
 80076b2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80076b4:	4b05      	ldr	r3, [pc, #20]	@ (80076cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80076b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076b8:	4a04      	ldr	r2, [pc, #16]	@ (80076cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80076ba:	f043 0301 	orr.w	r3, r3, #1
 80076be:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80076c0:	bf00      	nop
 80076c2:	46bd      	mov	sp, r7
 80076c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c8:	4770      	bx	lr
 80076ca:	bf00      	nop
 80076cc:	46020800 	.word	0x46020800

080076d0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80076d8:	4b39      	ldr	r3, [pc, #228]	@ (80077c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80076da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80076e0:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80076e2:	68ba      	ldr	r2, [r7, #8]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d10b      	bne.n	8007702 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076f0:	d905      	bls.n	80076fe <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80076f2:	4b33      	ldr	r3, [pc, #204]	@ (80077c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80076f4:	68db      	ldr	r3, [r3, #12]
 80076f6:	4a32      	ldr	r2, [pc, #200]	@ (80077c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80076f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80076fc:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80076fe:	2300      	movs	r3, #0
 8007700:	e057      	b.n	80077b2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007708:	d90a      	bls.n	8007720 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800770a:	4b2d      	ldr	r3, [pc, #180]	@ (80077c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800770c:	68db      	ldr	r3, [r3, #12]
 800770e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4313      	orrs	r3, r2
 8007716:	4a2a      	ldr	r2, [pc, #168]	@ (80077c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007718:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800771c:	60d3      	str	r3, [r2, #12]
 800771e:	e007      	b.n	8007730 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8007720:	4b27      	ldr	r3, [pc, #156]	@ (80077c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8007728:	4925      	ldr	r1, [pc, #148]	@ (80077c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4313      	orrs	r3, r2
 800772e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8007730:	4b24      	ldr	r3, [pc, #144]	@ (80077c4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a24      	ldr	r2, [pc, #144]	@ (80077c8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007736:	fba2 2303 	umull	r2, r3, r2, r3
 800773a:	099b      	lsrs	r3, r3, #6
 800773c:	2232      	movs	r2, #50	@ 0x32
 800773e:	fb02 f303 	mul.w	r3, r2, r3
 8007742:	4a21      	ldr	r2, [pc, #132]	@ (80077c8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007744:	fba2 2303 	umull	r2, r3, r2, r3
 8007748:	099b      	lsrs	r3, r3, #6
 800774a:	3301      	adds	r3, #1
 800774c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800774e:	e002      	b.n	8007756 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	3b01      	subs	r3, #1
 8007754:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8007756:	4b1a      	ldr	r3, [pc, #104]	@ (80077c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800775e:	2b00      	cmp	r3, #0
 8007760:	d102      	bne.n	8007768 <HAL_PWREx_ControlVoltageScaling+0x98>
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d1f3      	bne.n	8007750 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d01b      	beq.n	80077a6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800776e:	4b15      	ldr	r3, [pc, #84]	@ (80077c4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a15      	ldr	r2, [pc, #84]	@ (80077c8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007774:	fba2 2303 	umull	r2, r3, r2, r3
 8007778:	099b      	lsrs	r3, r3, #6
 800777a:	2232      	movs	r2, #50	@ 0x32
 800777c:	fb02 f303 	mul.w	r3, r2, r3
 8007780:	4a11      	ldr	r2, [pc, #68]	@ (80077c8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007782:	fba2 2303 	umull	r2, r3, r2, r3
 8007786:	099b      	lsrs	r3, r3, #6
 8007788:	3301      	adds	r3, #1
 800778a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800778c:	e002      	b.n	8007794 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	3b01      	subs	r3, #1
 8007792:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8007794:	4b0a      	ldr	r3, [pc, #40]	@ (80077c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007798:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800779c:	2b00      	cmp	r3, #0
 800779e:	d102      	bne.n	80077a6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d1f3      	bne.n	800778e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d101      	bne.n	80077b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80077ac:	2303      	movs	r3, #3
 80077ae:	e000      	b.n	80077b2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80077b0:	2300      	movs	r3, #0
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3714      	adds	r7, #20
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr
 80077be:	bf00      	nop
 80077c0:	46020800 	.word	0x46020800
 80077c4:	20000100 	.word	0x20000100
 80077c8:	10624dd3 	.word	0x10624dd3

080077cc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80077cc:	b480      	push	{r7}
 80077ce:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80077d0:	4b04      	ldr	r3, [pc, #16]	@ (80077e4 <HAL_PWREx_GetVoltageRange+0x18>)
 80077d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80077d8:	4618      	mov	r0, r3
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	46020800 	.word	0x46020800

080077e8 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80077e8:	b480      	push	{r7}
 80077ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 80077ec:	4b05      	ldr	r3, [pc, #20]	@ (8007804 <HAL_PWREx_EnableVddUSB+0x1c>)
 80077ee:	691b      	ldr	r3, [r3, #16]
 80077f0:	4a04      	ldr	r2, [pc, #16]	@ (8007804 <HAL_PWREx_EnableVddUSB+0x1c>)
 80077f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077f6:	6113      	str	r3, [r2, #16]
}
 80077f8:	bf00      	nop
 80077fa:	46bd      	mov	sp, r7
 80077fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007800:	4770      	bx	lr
 8007802:	bf00      	nop
 8007804:	46020800 	.word	0x46020800

08007808 <HAL_PWREx_EnableUSBHSTranceiverSupply>:
/**
  * @brief  Enable the internal USB HS transceiver supply.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBHSTranceiverSupply(void)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
  uint32_t vos;

  /* Get the system applied voltage scaling range */
  vos = HAL_PWREx_GetVoltageRange();
 800780e:	f7ff ffdd 	bl	80077cc <HAL_PWREx_GetVoltageRange>
 8007812:	6078      	str	r0, [r7, #4]

  /* Check the system applied voltage scaling range */
  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800781a:	d003      	beq.n	8007824 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x1c>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007822:	d107      	bne.n	8007834 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x2c>
  {
    SET_BIT(PWR->VOSR, (PWR_VOSR_USBPWREN | PWR_VOSR_USBBOOSTEN));
 8007824:	4b06      	ldr	r3, [pc, #24]	@ (8007840 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x38>)
 8007826:	68db      	ldr	r3, [r3, #12]
 8007828:	4a05      	ldr	r2, [pc, #20]	@ (8007840 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x38>)
 800782a:	f443 13c0 	orr.w	r3, r3, #1572864	@ 0x180000
 800782e:	60d3      	str	r3, [r2, #12]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8007830:	2300      	movs	r3, #0
 8007832:	e000      	b.n	8007836 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x2e>
    return HAL_ERROR;
 8007834:	2301      	movs	r3, #1
}
 8007836:	4618      	mov	r0, r3
 8007838:	3708      	adds	r7, #8
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}
 800783e:	bf00      	nop
 8007840:	46020800 	.word	0x46020800

08007844 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b08e      	sub	sp, #56	@ 0x38
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 800784c:	2300      	movs	r3, #0
 800784e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d102      	bne.n	800785e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8007858:	2301      	movs	r3, #1
 800785a:	f000 bec8 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800785e:	4b99      	ldr	r3, [pc, #612]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007860:	69db      	ldr	r3, [r3, #28]
 8007862:	f003 030c 	and.w	r3, r3, #12
 8007866:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007868:	4b96      	ldr	r3, [pc, #600]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 800786a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800786c:	f003 0303 	and.w	r3, r3, #3
 8007870:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f003 0310 	and.w	r3, r3, #16
 800787a:	2b00      	cmp	r3, #0
 800787c:	f000 816c 	beq.w	8007b58 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007882:	2b00      	cmp	r3, #0
 8007884:	d007      	beq.n	8007896 <HAL_RCC_OscConfig+0x52>
 8007886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007888:	2b0c      	cmp	r3, #12
 800788a:	f040 80de 	bne.w	8007a4a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800788e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007890:	2b01      	cmp	r3, #1
 8007892:	f040 80da 	bne.w	8007a4a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	69db      	ldr	r3, [r3, #28]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d102      	bne.n	80078a4 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	f000 bea5 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078a8:	4b86      	ldr	r3, [pc, #536]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d004      	beq.n	80078be <HAL_RCC_OscConfig+0x7a>
 80078b4:	4b83      	ldr	r3, [pc, #524]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80078bc:	e005      	b.n	80078ca <HAL_RCC_OscConfig+0x86>
 80078be:	4b81      	ldr	r3, [pc, #516]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 80078c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80078c4:	041b      	lsls	r3, r3, #16
 80078c6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d255      	bcs.n	800797a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80078ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d10a      	bne.n	80078ea <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078d8:	4618      	mov	r0, r3
 80078da:	f001 f99d 	bl	8008c18 <RCC_SetFlashLatencyFromMSIRange>
 80078de:	4603      	mov	r3, r0
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d002      	beq.n	80078ea <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	f000 be82 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80078ea:	4b76      	ldr	r3, [pc, #472]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	4a75      	ldr	r2, [pc, #468]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 80078f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80078f4:	6093      	str	r3, [r2, #8]
 80078f6:	4b73      	ldr	r3, [pc, #460]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007902:	4970      	ldr	r1, [pc, #448]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007904:	4313      	orrs	r3, r2
 8007906:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800790c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007910:	d309      	bcc.n	8007926 <HAL_RCC_OscConfig+0xe2>
 8007912:	4b6c      	ldr	r3, [pc, #432]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007914:	68db      	ldr	r3, [r3, #12]
 8007916:	f023 021f 	bic.w	r2, r3, #31
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a1b      	ldr	r3, [r3, #32]
 800791e:	4969      	ldr	r1, [pc, #420]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007920:	4313      	orrs	r3, r2
 8007922:	60cb      	str	r3, [r1, #12]
 8007924:	e07e      	b.n	8007a24 <HAL_RCC_OscConfig+0x1e0>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800792a:	2b00      	cmp	r3, #0
 800792c:	da0a      	bge.n	8007944 <HAL_RCC_OscConfig+0x100>
 800792e:	4b65      	ldr	r3, [pc, #404]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007930:	68db      	ldr	r3, [r3, #12]
 8007932:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6a1b      	ldr	r3, [r3, #32]
 800793a:	015b      	lsls	r3, r3, #5
 800793c:	4961      	ldr	r1, [pc, #388]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 800793e:	4313      	orrs	r3, r2
 8007940:	60cb      	str	r3, [r1, #12]
 8007942:	e06f      	b.n	8007a24 <HAL_RCC_OscConfig+0x1e0>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800794c:	d30a      	bcc.n	8007964 <HAL_RCC_OscConfig+0x120>
 800794e:	4b5d      	ldr	r3, [pc, #372]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007950:	68db      	ldr	r3, [r3, #12]
 8007952:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a1b      	ldr	r3, [r3, #32]
 800795a:	029b      	lsls	r3, r3, #10
 800795c:	4959      	ldr	r1, [pc, #356]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 800795e:	4313      	orrs	r3, r2
 8007960:	60cb      	str	r3, [r1, #12]
 8007962:	e05f      	b.n	8007a24 <HAL_RCC_OscConfig+0x1e0>
 8007964:	4b57      	ldr	r3, [pc, #348]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a1b      	ldr	r3, [r3, #32]
 8007970:	03db      	lsls	r3, r3, #15
 8007972:	4954      	ldr	r1, [pc, #336]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007974:	4313      	orrs	r3, r2
 8007976:	60cb      	str	r3, [r1, #12]
 8007978:	e054      	b.n	8007a24 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800797a:	4b52      	ldr	r3, [pc, #328]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	4a51      	ldr	r2, [pc, #324]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007980:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007984:	6093      	str	r3, [r2, #8]
 8007986:	4b4f      	ldr	r3, [pc, #316]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007992:	494c      	ldr	r1, [pc, #304]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007994:	4313      	orrs	r3, r2
 8007996:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800799c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80079a0:	d309      	bcc.n	80079b6 <HAL_RCC_OscConfig+0x172>
 80079a2:	4b48      	ldr	r3, [pc, #288]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 80079a4:	68db      	ldr	r3, [r3, #12]
 80079a6:	f023 021f 	bic.w	r2, r3, #31
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a1b      	ldr	r3, [r3, #32]
 80079ae:	4945      	ldr	r1, [pc, #276]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 80079b0:	4313      	orrs	r3, r2
 80079b2:	60cb      	str	r3, [r1, #12]
 80079b4:	e028      	b.n	8007a08 <HAL_RCC_OscConfig+0x1c4>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	da0a      	bge.n	80079d4 <HAL_RCC_OscConfig+0x190>
 80079be:	4b41      	ldr	r3, [pc, #260]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a1b      	ldr	r3, [r3, #32]
 80079ca:	015b      	lsls	r3, r3, #5
 80079cc:	493d      	ldr	r1, [pc, #244]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 80079ce:	4313      	orrs	r3, r2
 80079d0:	60cb      	str	r3, [r1, #12]
 80079d2:	e019      	b.n	8007a08 <HAL_RCC_OscConfig+0x1c4>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079dc:	d30a      	bcc.n	80079f4 <HAL_RCC_OscConfig+0x1b0>
 80079de:	4b39      	ldr	r3, [pc, #228]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 80079e0:	68db      	ldr	r3, [r3, #12]
 80079e2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6a1b      	ldr	r3, [r3, #32]
 80079ea:	029b      	lsls	r3, r3, #10
 80079ec:	4935      	ldr	r1, [pc, #212]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 80079ee:	4313      	orrs	r3, r2
 80079f0:	60cb      	str	r3, [r1, #12]
 80079f2:	e009      	b.n	8007a08 <HAL_RCC_OscConfig+0x1c4>
 80079f4:	4b33      	ldr	r3, [pc, #204]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 80079f6:	68db      	ldr	r3, [r3, #12]
 80079f8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6a1b      	ldr	r3, [r3, #32]
 8007a00:	03db      	lsls	r3, r3, #15
 8007a02:	4930      	ldr	r1, [pc, #192]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007a04:	4313      	orrs	r3, r2
 8007a06:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d10a      	bne.n	8007a24 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a12:	4618      	mov	r0, r3
 8007a14:	f001 f900 	bl	8008c18 <RCC_SetFlashLatencyFromMSIRange>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d002      	beq.n	8007a24 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	f000 bde5 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8007a24:	f001 f8de 	bl	8008be4 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007a28:	4b27      	ldr	r3, [pc, #156]	@ (8007ac8 <HAL_RCC_OscConfig+0x284>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f7fc fff5 	bl	8004a1c <HAL_InitTick>
 8007a32:	4603      	mov	r3, r0
 8007a34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8007a38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	f000 808a 	beq.w	8007b56 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8007a42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a46:	f000 bdd2 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	69db      	ldr	r3, [r3, #28]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d066      	beq.n	8007b20 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8007a52:	4b1c      	ldr	r3, [pc, #112]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a1b      	ldr	r2, [pc, #108]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007a58:	f043 0301 	orr.w	r3, r3, #1
 8007a5c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007a5e:	f7fd f867 	bl	8004b30 <HAL_GetTick>
 8007a62:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007a64:	e009      	b.n	8007a7a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007a66:	f7fd f863 	bl	8004b30 <HAL_GetTick>
 8007a6a:	4602      	mov	r2, r0
 8007a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a6e:	1ad3      	subs	r3, r2, r3
 8007a70:	2b02      	cmp	r3, #2
 8007a72:	d902      	bls.n	8007a7a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8007a74:	2303      	movs	r3, #3
 8007a76:	f000 bdba 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007a7a:	4b12      	ldr	r3, [pc, #72]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f003 0304 	and.w	r3, r3, #4
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d0ef      	beq.n	8007a66 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007a86:	4b0f      	ldr	r3, [pc, #60]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	4a0e      	ldr	r2, [pc, #56]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007a8c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007a90:	6093      	str	r3, [r2, #8]
 8007a92:	4b0c      	ldr	r3, [pc, #48]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a9e:	4909      	ldr	r1, [pc, #36]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aa8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007aac:	d30e      	bcc.n	8007acc <HAL_RCC_OscConfig+0x288>
 8007aae:	4b05      	ldr	r3, [pc, #20]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007ab0:	68db      	ldr	r3, [r3, #12]
 8007ab2:	f023 021f 	bic.w	r2, r3, #31
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a1b      	ldr	r3, [r3, #32]
 8007aba:	4902      	ldr	r1, [pc, #8]	@ (8007ac4 <HAL_RCC_OscConfig+0x280>)
 8007abc:	4313      	orrs	r3, r2
 8007abe:	60cb      	str	r3, [r1, #12]
 8007ac0:	e04a      	b.n	8007b58 <HAL_RCC_OscConfig+0x314>
 8007ac2:	bf00      	nop
 8007ac4:	46020c00 	.word	0x46020c00
 8007ac8:	20000104 	.word	0x20000104
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	da0a      	bge.n	8007aea <HAL_RCC_OscConfig+0x2a6>
 8007ad4:	4b98      	ldr	r3, [pc, #608]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6a1b      	ldr	r3, [r3, #32]
 8007ae0:	015b      	lsls	r3, r3, #5
 8007ae2:	4995      	ldr	r1, [pc, #596]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	60cb      	str	r3, [r1, #12]
 8007ae8:	e036      	b.n	8007b58 <HAL_RCC_OscConfig+0x314>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007af2:	d30a      	bcc.n	8007b0a <HAL_RCC_OscConfig+0x2c6>
 8007af4:	4b90      	ldr	r3, [pc, #576]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007af6:	68db      	ldr	r3, [r3, #12]
 8007af8:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a1b      	ldr	r3, [r3, #32]
 8007b00:	029b      	lsls	r3, r3, #10
 8007b02:	498d      	ldr	r1, [pc, #564]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007b04:	4313      	orrs	r3, r2
 8007b06:	60cb      	str	r3, [r1, #12]
 8007b08:	e026      	b.n	8007b58 <HAL_RCC_OscConfig+0x314>
 8007b0a:	4b8b      	ldr	r3, [pc, #556]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007b0c:	68db      	ldr	r3, [r3, #12]
 8007b0e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6a1b      	ldr	r3, [r3, #32]
 8007b16:	03db      	lsls	r3, r3, #15
 8007b18:	4987      	ldr	r1, [pc, #540]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	60cb      	str	r3, [r1, #12]
 8007b1e:	e01b      	b.n	8007b58 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8007b20:	4b85      	ldr	r3, [pc, #532]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a84      	ldr	r2, [pc, #528]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007b26:	f023 0301 	bic.w	r3, r3, #1
 8007b2a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007b2c:	f7fd f800 	bl	8004b30 <HAL_GetTick>
 8007b30:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8007b32:	e009      	b.n	8007b48 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007b34:	f7fc fffc 	bl	8004b30 <HAL_GetTick>
 8007b38:	4602      	mov	r2, r0
 8007b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3c:	1ad3      	subs	r3, r2, r3
 8007b3e:	2b02      	cmp	r3, #2
 8007b40:	d902      	bls.n	8007b48 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8007b42:	2303      	movs	r3, #3
 8007b44:	f000 bd53 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8007b48:	4b7b      	ldr	r3, [pc, #492]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f003 0304 	and.w	r3, r3, #4
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d1ef      	bne.n	8007b34 <HAL_RCC_OscConfig+0x2f0>
 8007b54:	e000      	b.n	8007b58 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8007b56:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f003 0301 	and.w	r3, r3, #1
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	f000 808b 	beq.w	8007c7c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8007b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b68:	2b08      	cmp	r3, #8
 8007b6a:	d005      	beq.n	8007b78 <HAL_RCC_OscConfig+0x334>
 8007b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6e:	2b0c      	cmp	r3, #12
 8007b70:	d109      	bne.n	8007b86 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b74:	2b03      	cmp	r3, #3
 8007b76:	d106      	bne.n	8007b86 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d17d      	bne.n	8007c7c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	f000 bd34 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b8e:	d106      	bne.n	8007b9e <HAL_RCC_OscConfig+0x35a>
 8007b90:	4b69      	ldr	r3, [pc, #420]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a68      	ldr	r2, [pc, #416]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007b96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b9a:	6013      	str	r3, [r2, #0]
 8007b9c:	e041      	b.n	8007c22 <HAL_RCC_OscConfig+0x3de>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007ba6:	d112      	bne.n	8007bce <HAL_RCC_OscConfig+0x38a>
 8007ba8:	4b63      	ldr	r3, [pc, #396]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a62      	ldr	r2, [pc, #392]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007bae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007bb2:	6013      	str	r3, [r2, #0]
 8007bb4:	4b60      	ldr	r3, [pc, #384]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a5f      	ldr	r2, [pc, #380]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007bba:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007bbe:	6013      	str	r3, [r2, #0]
 8007bc0:	4b5d      	ldr	r3, [pc, #372]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a5c      	ldr	r2, [pc, #368]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007bc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bca:	6013      	str	r3, [r2, #0]
 8007bcc:	e029      	b.n	8007c22 <HAL_RCC_OscConfig+0x3de>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8007bd6:	d112      	bne.n	8007bfe <HAL_RCC_OscConfig+0x3ba>
 8007bd8:	4b57      	ldr	r3, [pc, #348]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a56      	ldr	r2, [pc, #344]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007bde:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007be2:	6013      	str	r3, [r2, #0]
 8007be4:	4b54      	ldr	r3, [pc, #336]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a53      	ldr	r2, [pc, #332]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007bea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007bee:	6013      	str	r3, [r2, #0]
 8007bf0:	4b51      	ldr	r3, [pc, #324]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a50      	ldr	r2, [pc, #320]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007bf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bfa:	6013      	str	r3, [r2, #0]
 8007bfc:	e011      	b.n	8007c22 <HAL_RCC_OscConfig+0x3de>
 8007bfe:	4b4e      	ldr	r3, [pc, #312]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a4d      	ldr	r2, [pc, #308]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007c04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c08:	6013      	str	r3, [r2, #0]
 8007c0a:	4b4b      	ldr	r3, [pc, #300]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4a4a      	ldr	r2, [pc, #296]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007c10:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007c14:	6013      	str	r3, [r2, #0]
 8007c16:	4b48      	ldr	r3, [pc, #288]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a47      	ldr	r2, [pc, #284]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007c1c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007c20:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d014      	beq.n	8007c54 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8007c2a:	f7fc ff81 	bl	8004b30 <HAL_GetTick>
 8007c2e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007c30:	e009      	b.n	8007c46 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c32:	f7fc ff7d 	bl	8004b30 <HAL_GetTick>
 8007c36:	4602      	mov	r2, r0
 8007c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c3a:	1ad3      	subs	r3, r2, r3
 8007c3c:	2b64      	cmp	r3, #100	@ 0x64
 8007c3e:	d902      	bls.n	8007c46 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8007c40:	2303      	movs	r3, #3
 8007c42:	f000 bcd4 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007c46:	4b3c      	ldr	r3, [pc, #240]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d0ef      	beq.n	8007c32 <HAL_RCC_OscConfig+0x3ee>
 8007c52:	e013      	b.n	8007c7c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8007c54:	f7fc ff6c 	bl	8004b30 <HAL_GetTick>
 8007c58:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007c5a:	e009      	b.n	8007c70 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c5c:	f7fc ff68 	bl	8004b30 <HAL_GetTick>
 8007c60:	4602      	mov	r2, r0
 8007c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c64:	1ad3      	subs	r3, r2, r3
 8007c66:	2b64      	cmp	r3, #100	@ 0x64
 8007c68:	d902      	bls.n	8007c70 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8007c6a:	2303      	movs	r3, #3
 8007c6c:	f000 bcbf 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007c70:	4b31      	ldr	r3, [pc, #196]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d1ef      	bne.n	8007c5c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f003 0302 	and.w	r3, r3, #2
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d05f      	beq.n	8007d48 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8007c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8a:	2b04      	cmp	r3, #4
 8007c8c:	d005      	beq.n	8007c9a <HAL_RCC_OscConfig+0x456>
 8007c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c90:	2b0c      	cmp	r3, #12
 8007c92:	d114      	bne.n	8007cbe <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c96:	2b02      	cmp	r3, #2
 8007c98:	d111      	bne.n	8007cbe <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	68db      	ldr	r3, [r3, #12]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d102      	bne.n	8007ca8 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	f000 bca3 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8007ca8:	4b23      	ldr	r3, [pc, #140]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007caa:	691b      	ldr	r3, [r3, #16]
 8007cac:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	691b      	ldr	r3, [r3, #16]
 8007cb4:	041b      	lsls	r3, r3, #16
 8007cb6:	4920      	ldr	r1, [pc, #128]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007cbc:	e044      	b.n	8007d48 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	68db      	ldr	r3, [r3, #12]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d024      	beq.n	8007d10 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8007cc6:	4b1c      	ldr	r3, [pc, #112]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a1b      	ldr	r2, [pc, #108]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007ccc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007cd0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007cd2:	f7fc ff2d 	bl	8004b30 <HAL_GetTick>
 8007cd6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007cd8:	e009      	b.n	8007cee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007cda:	f7fc ff29 	bl	8004b30 <HAL_GetTick>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce2:	1ad3      	subs	r3, r2, r3
 8007ce4:	2b02      	cmp	r3, #2
 8007ce6:	d902      	bls.n	8007cee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007ce8:	2303      	movs	r3, #3
 8007cea:	f000 bc80 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007cee:	4b12      	ldr	r3, [pc, #72]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d0ef      	beq.n	8007cda <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8007cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007cfc:	691b      	ldr	r3, [r3, #16]
 8007cfe:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	691b      	ldr	r3, [r3, #16]
 8007d06:	041b      	lsls	r3, r3, #16
 8007d08:	490b      	ldr	r1, [pc, #44]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	610b      	str	r3, [r1, #16]
 8007d0e:	e01b      	b.n	8007d48 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8007d10:	4b09      	ldr	r3, [pc, #36]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a08      	ldr	r2, [pc, #32]	@ (8007d38 <HAL_RCC_OscConfig+0x4f4>)
 8007d16:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d1a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007d1c:	f7fc ff08 	bl	8004b30 <HAL_GetTick>
 8007d20:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007d22:	e00b      	b.n	8007d3c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d24:	f7fc ff04 	bl	8004b30 <HAL_GetTick>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d2c:	1ad3      	subs	r3, r2, r3
 8007d2e:	2b02      	cmp	r3, #2
 8007d30:	d904      	bls.n	8007d3c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8007d32:	2303      	movs	r3, #3
 8007d34:	f000 bc5b 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
 8007d38:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007d3c:	4baf      	ldr	r3, [pc, #700]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d1ed      	bne.n	8007d24 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f003 0308 	and.w	r3, r3, #8
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	f000 80c8 	beq.w	8007ee6 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8007d56:	2300      	movs	r3, #0
 8007d58:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d5c:	4ba7      	ldr	r3, [pc, #668]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007d5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d62:	f003 0304 	and.w	r3, r3, #4
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d111      	bne.n	8007d8e <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d6a:	4ba4      	ldr	r3, [pc, #656]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007d6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d70:	4aa2      	ldr	r2, [pc, #648]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007d72:	f043 0304 	orr.w	r3, r3, #4
 8007d76:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007d7a:	4ba0      	ldr	r3, [pc, #640]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007d7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d80:	f003 0304 	and.w	r3, r3, #4
 8007d84:	617b      	str	r3, [r7, #20]
 8007d86:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007d8e:	4b9c      	ldr	r3, [pc, #624]	@ (8008000 <HAL_RCC_OscConfig+0x7bc>)
 8007d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d92:	f003 0301 	and.w	r3, r3, #1
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d119      	bne.n	8007dce <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007d9a:	4b99      	ldr	r3, [pc, #612]	@ (8008000 <HAL_RCC_OscConfig+0x7bc>)
 8007d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d9e:	4a98      	ldr	r2, [pc, #608]	@ (8008000 <HAL_RCC_OscConfig+0x7bc>)
 8007da0:	f043 0301 	orr.w	r3, r3, #1
 8007da4:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007da6:	f7fc fec3 	bl	8004b30 <HAL_GetTick>
 8007daa:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007dac:	e009      	b.n	8007dc2 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007dae:	f7fc febf 	bl	8004b30 <HAL_GetTick>
 8007db2:	4602      	mov	r2, r0
 8007db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db6:	1ad3      	subs	r3, r2, r3
 8007db8:	2b02      	cmp	r3, #2
 8007dba:	d902      	bls.n	8007dc2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8007dbc:	2303      	movs	r3, #3
 8007dbe:	f000 bc16 	b.w	80085ee <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007dc2:	4b8f      	ldr	r3, [pc, #572]	@ (8008000 <HAL_RCC_OscConfig+0x7bc>)
 8007dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dc6:	f003 0301 	and.w	r3, r3, #1
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d0ef      	beq.n	8007dae <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	695b      	ldr	r3, [r3, #20]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d05f      	beq.n	8007e96 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8007dd6:	4b89      	ldr	r3, [pc, #548]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007dd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ddc:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	699a      	ldr	r2, [r3, #24]
 8007de2:	6a3b      	ldr	r3, [r7, #32]
 8007de4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d037      	beq.n	8007e5c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8007dec:	6a3b      	ldr	r3, [r7, #32]
 8007dee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d006      	beq.n	8007e04 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8007df6:	6a3b      	ldr	r3, [r7, #32]
 8007df8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d101      	bne.n	8007e04 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8007e00:	2301      	movs	r3, #1
 8007e02:	e3f4      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8007e04:	6a3b      	ldr	r3, [r7, #32]
 8007e06:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d01b      	beq.n	8007e46 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8007e0e:	4b7b      	ldr	r3, [pc, #492]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007e10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e14:	4a79      	ldr	r2, [pc, #484]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007e16:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8007e1a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8007e1e:	f7fc fe87 	bl	8004b30 <HAL_GetTick>
 8007e22:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007e24:	e008      	b.n	8007e38 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e26:	f7fc fe83 	bl	8004b30 <HAL_GetTick>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e2e:	1ad3      	subs	r3, r2, r3
 8007e30:	2b05      	cmp	r3, #5
 8007e32:	d901      	bls.n	8007e38 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8007e34:	2303      	movs	r3, #3
 8007e36:	e3da      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007e38:	4b70      	ldr	r3, [pc, #448]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007e3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d1ef      	bne.n	8007e26 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8007e46:	4b6d      	ldr	r3, [pc, #436]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007e48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e4c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	699b      	ldr	r3, [r3, #24]
 8007e54:	4969      	ldr	r1, [pc, #420]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007e56:	4313      	orrs	r3, r2
 8007e58:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8007e5c:	4b67      	ldr	r3, [pc, #412]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007e5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e62:	4a66      	ldr	r2, [pc, #408]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007e64:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007e68:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8007e6c:	f7fc fe60 	bl	8004b30 <HAL_GetTick>
 8007e70:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007e72:	e008      	b.n	8007e86 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e74:	f7fc fe5c 	bl	8004b30 <HAL_GetTick>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e7c:	1ad3      	subs	r3, r2, r3
 8007e7e:	2b05      	cmp	r3, #5
 8007e80:	d901      	bls.n	8007e86 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8007e82:	2303      	movs	r3, #3
 8007e84:	e3b3      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007e86:	4b5d      	ldr	r3, [pc, #372]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007e88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d0ef      	beq.n	8007e74 <HAL_RCC_OscConfig+0x630>
 8007e94:	e01b      	b.n	8007ece <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8007e96:	4b59      	ldr	r3, [pc, #356]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007e98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e9c:	4a57      	ldr	r2, [pc, #348]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007e9e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8007ea2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8007ea6:	f7fc fe43 	bl	8004b30 <HAL_GetTick>
 8007eaa:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007eac:	e008      	b.n	8007ec0 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007eae:	f7fc fe3f 	bl	8004b30 <HAL_GetTick>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eb6:	1ad3      	subs	r3, r2, r3
 8007eb8:	2b05      	cmp	r3, #5
 8007eba:	d901      	bls.n	8007ec0 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8007ebc:	2303      	movs	r3, #3
 8007ebe:	e396      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007ec0:	4b4e      	ldr	r3, [pc, #312]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007ec2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ec6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d1ef      	bne.n	8007eae <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007ece:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	d107      	bne.n	8007ee6 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ed6:	4b49      	ldr	r3, [pc, #292]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007ed8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007edc:	4a47      	ldr	r2, [pc, #284]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007ede:	f023 0304 	bic.w	r3, r3, #4
 8007ee2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f003 0304 	and.w	r3, r3, #4
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	f000 8111 	beq.w	8008116 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007efa:	4b40      	ldr	r3, [pc, #256]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007efc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f00:	f003 0304 	and.w	r3, r3, #4
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d111      	bne.n	8007f2c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f08:	4b3c      	ldr	r3, [pc, #240]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007f0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f0e:	4a3b      	ldr	r2, [pc, #236]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007f10:	f043 0304 	orr.w	r3, r3, #4
 8007f14:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007f18:	4b38      	ldr	r3, [pc, #224]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007f1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f1e:	f003 0304 	and.w	r3, r3, #4
 8007f22:	613b      	str	r3, [r7, #16]
 8007f24:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8007f26:	2301      	movs	r3, #1
 8007f28:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007f2c:	4b34      	ldr	r3, [pc, #208]	@ (8008000 <HAL_RCC_OscConfig+0x7bc>)
 8007f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f30:	f003 0301 	and.w	r3, r3, #1
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d118      	bne.n	8007f6a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007f38:	4b31      	ldr	r3, [pc, #196]	@ (8008000 <HAL_RCC_OscConfig+0x7bc>)
 8007f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f3c:	4a30      	ldr	r2, [pc, #192]	@ (8008000 <HAL_RCC_OscConfig+0x7bc>)
 8007f3e:	f043 0301 	orr.w	r3, r3, #1
 8007f42:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007f44:	f7fc fdf4 	bl	8004b30 <HAL_GetTick>
 8007f48:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007f4a:	e008      	b.n	8007f5e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f4c:	f7fc fdf0 	bl	8004b30 <HAL_GetTick>
 8007f50:	4602      	mov	r2, r0
 8007f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f54:	1ad3      	subs	r3, r2, r3
 8007f56:	2b02      	cmp	r3, #2
 8007f58:	d901      	bls.n	8007f5e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8007f5a:	2303      	movs	r3, #3
 8007f5c:	e347      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007f5e:	4b28      	ldr	r3, [pc, #160]	@ (8008000 <HAL_RCC_OscConfig+0x7bc>)
 8007f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f62:	f003 0301 	and.w	r3, r3, #1
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d0f0      	beq.n	8007f4c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	689b      	ldr	r3, [r3, #8]
 8007f6e:	f003 0301 	and.w	r3, r3, #1
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d01f      	beq.n	8007fb6 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	689b      	ldr	r3, [r3, #8]
 8007f7a:	f003 0304 	and.w	r3, r3, #4
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d010      	beq.n	8007fa4 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007f82:	4b1e      	ldr	r3, [pc, #120]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007f84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f88:	4a1c      	ldr	r2, [pc, #112]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007f8a:	f043 0304 	orr.w	r3, r3, #4
 8007f8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007f92:	4b1a      	ldr	r3, [pc, #104]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007f94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f98:	4a18      	ldr	r2, [pc, #96]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007f9a:	f043 0301 	orr.w	r3, r3, #1
 8007f9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007fa2:	e018      	b.n	8007fd6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007fa4:	4b15      	ldr	r3, [pc, #84]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007fa6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007faa:	4a14      	ldr	r2, [pc, #80]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007fac:	f043 0301 	orr.w	r3, r3, #1
 8007fb0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007fb4:	e00f      	b.n	8007fd6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007fb6:	4b11      	ldr	r3, [pc, #68]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007fb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fbc:	4a0f      	ldr	r2, [pc, #60]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007fbe:	f023 0301 	bic.w	r3, r3, #1
 8007fc2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007fc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fcc:	4a0b      	ldr	r2, [pc, #44]	@ (8007ffc <HAL_RCC_OscConfig+0x7b8>)
 8007fce:	f023 0304 	bic.w	r3, r3, #4
 8007fd2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d057      	beq.n	800808e <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8007fde:	f7fc fda7 	bl	8004b30 <HAL_GetTick>
 8007fe2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007fe4:	e00e      	b.n	8008004 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007fe6:	f7fc fda3 	bl	8004b30 <HAL_GetTick>
 8007fea:	4602      	mov	r2, r0
 8007fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fee:	1ad3      	subs	r3, r2, r3
 8007ff0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d905      	bls.n	8008004 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8007ff8:	2303      	movs	r3, #3
 8007ffa:	e2f8      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
 8007ffc:	46020c00 	.word	0x46020c00
 8008000:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008004:	4b9c      	ldr	r3, [pc, #624]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008006:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800800a:	f003 0302 	and.w	r3, r3, #2
 800800e:	2b00      	cmp	r3, #0
 8008010:	d0e9      	beq.n	8007fe6 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800801a:	2b00      	cmp	r3, #0
 800801c:	d01b      	beq.n	8008056 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800801e:	4b96      	ldr	r3, [pc, #600]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008020:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008024:	4a94      	ldr	r2, [pc, #592]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800802a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800802e:	e00a      	b.n	8008046 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008030:	f7fc fd7e 	bl	8004b30 <HAL_GetTick>
 8008034:	4602      	mov	r2, r0
 8008036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008038:	1ad3      	subs	r3, r2, r3
 800803a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800803e:	4293      	cmp	r3, r2
 8008040:	d901      	bls.n	8008046 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8008042:	2303      	movs	r3, #3
 8008044:	e2d3      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8008046:	4b8c      	ldr	r3, [pc, #560]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008048:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800804c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008050:	2b00      	cmp	r3, #0
 8008052:	d0ed      	beq.n	8008030 <HAL_RCC_OscConfig+0x7ec>
 8008054:	e053      	b.n	80080fe <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008056:	4b88      	ldr	r3, [pc, #544]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008058:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800805c:	4a86      	ldr	r2, [pc, #536]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 800805e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008062:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008066:	e00a      	b.n	800807e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008068:	f7fc fd62 	bl	8004b30 <HAL_GetTick>
 800806c:	4602      	mov	r2, r0
 800806e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008070:	1ad3      	subs	r3, r2, r3
 8008072:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008076:	4293      	cmp	r3, r2
 8008078:	d901      	bls.n	800807e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800807a:	2303      	movs	r3, #3
 800807c:	e2b7      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800807e:	4b7e      	ldr	r3, [pc, #504]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008080:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008084:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008088:	2b00      	cmp	r3, #0
 800808a:	d1ed      	bne.n	8008068 <HAL_RCC_OscConfig+0x824>
 800808c:	e037      	b.n	80080fe <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800808e:	f7fc fd4f 	bl	8004b30 <HAL_GetTick>
 8008092:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008094:	e00a      	b.n	80080ac <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008096:	f7fc fd4b 	bl	8004b30 <HAL_GetTick>
 800809a:	4602      	mov	r2, r0
 800809c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800809e:	1ad3      	subs	r3, r2, r3
 80080a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d901      	bls.n	80080ac <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80080a8:	2303      	movs	r3, #3
 80080aa:	e2a0      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80080ac:	4b72      	ldr	r3, [pc, #456]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 80080ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080b2:	f003 0302 	and.w	r3, r3, #2
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d1ed      	bne.n	8008096 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80080ba:	4b6f      	ldr	r3, [pc, #444]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 80080bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d01a      	beq.n	80080fe <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80080c8:	4b6b      	ldr	r3, [pc, #428]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 80080ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080ce:	4a6a      	ldr	r2, [pc, #424]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 80080d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080d4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80080d8:	e00a      	b.n	80080f0 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080da:	f7fc fd29 	bl	8004b30 <HAL_GetTick>
 80080de:	4602      	mov	r2, r0
 80080e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080e2:	1ad3      	subs	r3, r2, r3
 80080e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d901      	bls.n	80080f0 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80080ec:	2303      	movs	r3, #3
 80080ee:	e27e      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80080f0:	4b61      	ldr	r3, [pc, #388]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 80080f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d1ed      	bne.n	80080da <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80080fe:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8008102:	2b01      	cmp	r3, #1
 8008104:	d107      	bne.n	8008116 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008106:	4b5c      	ldr	r3, [pc, #368]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008108:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800810c:	4a5a      	ldr	r2, [pc, #360]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 800810e:	f023 0304 	bic.w	r3, r3, #4
 8008112:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f003 0320 	and.w	r3, r3, #32
 800811e:	2b00      	cmp	r3, #0
 8008120:	d036      	beq.n	8008190 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008126:	2b00      	cmp	r3, #0
 8008128:	d019      	beq.n	800815e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800812a:	4b53      	ldr	r3, [pc, #332]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a52      	ldr	r2, [pc, #328]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008130:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008134:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008136:	f7fc fcfb 	bl	8004b30 <HAL_GetTick>
 800813a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800813c:	e008      	b.n	8008150 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800813e:	f7fc fcf7 	bl	8004b30 <HAL_GetTick>
 8008142:	4602      	mov	r2, r0
 8008144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008146:	1ad3      	subs	r3, r2, r3
 8008148:	2b02      	cmp	r3, #2
 800814a:	d901      	bls.n	8008150 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 800814c:	2303      	movs	r3, #3
 800814e:	e24e      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008150:	4b49      	ldr	r3, [pc, #292]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008158:	2b00      	cmp	r3, #0
 800815a:	d0f0      	beq.n	800813e <HAL_RCC_OscConfig+0x8fa>
 800815c:	e018      	b.n	8008190 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800815e:	4b46      	ldr	r3, [pc, #280]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a45      	ldr	r2, [pc, #276]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008164:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008168:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800816a:	f7fc fce1 	bl	8004b30 <HAL_GetTick>
 800816e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8008170:	e008      	b.n	8008184 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008172:	f7fc fcdd 	bl	8004b30 <HAL_GetTick>
 8008176:	4602      	mov	r2, r0
 8008178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800817a:	1ad3      	subs	r3, r2, r3
 800817c:	2b02      	cmp	r3, #2
 800817e:	d901      	bls.n	8008184 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8008180:	2303      	movs	r3, #3
 8008182:	e234      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8008184:	4b3c      	ldr	r3, [pc, #240]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1f0      	bne.n	8008172 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008198:	2b00      	cmp	r3, #0
 800819a:	d036      	beq.n	800820a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d019      	beq.n	80081d8 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80081a4:	4b34      	ldr	r3, [pc, #208]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a33      	ldr	r2, [pc, #204]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 80081aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80081ae:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80081b0:	f7fc fcbe 	bl	8004b30 <HAL_GetTick>
 80081b4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80081b6:	e008      	b.n	80081ca <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80081b8:	f7fc fcba 	bl	8004b30 <HAL_GetTick>
 80081bc:	4602      	mov	r2, r0
 80081be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	2b02      	cmp	r3, #2
 80081c4:	d901      	bls.n	80081ca <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e211      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80081ca:	4b2b      	ldr	r3, [pc, #172]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d0f0      	beq.n	80081b8 <HAL_RCC_OscConfig+0x974>
 80081d6:	e018      	b.n	800820a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80081d8:	4b27      	ldr	r3, [pc, #156]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a26      	ldr	r2, [pc, #152]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 80081de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80081e2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80081e4:	f7fc fca4 	bl	8004b30 <HAL_GetTick>
 80081e8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80081ea:	e008      	b.n	80081fe <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80081ec:	f7fc fca0 	bl	8004b30 <HAL_GetTick>
 80081f0:	4602      	mov	r2, r0
 80081f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f4:	1ad3      	subs	r3, r2, r3
 80081f6:	2b02      	cmp	r3, #2
 80081f8:	d901      	bls.n	80081fe <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80081fa:	2303      	movs	r3, #3
 80081fc:	e1f7      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80081fe:	4b1e      	ldr	r3, [pc, #120]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008206:	2b00      	cmp	r3, #0
 8008208:	d1f0      	bne.n	80081ec <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008212:	2b00      	cmp	r3, #0
 8008214:	d07f      	beq.n	8008316 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800821a:	2b00      	cmp	r3, #0
 800821c:	d062      	beq.n	80082e4 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800821e:	4b16      	ldr	r3, [pc, #88]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008220:	689b      	ldr	r3, [r3, #8]
 8008222:	4a15      	ldr	r2, [pc, #84]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008224:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008228:	6093      	str	r3, [r2, #8]
 800822a:	4b13      	ldr	r3, [pc, #76]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008236:	4910      	ldr	r1, [pc, #64]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008238:	4313      	orrs	r3, r2
 800823a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008240:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8008244:	d309      	bcc.n	800825a <HAL_RCC_OscConfig+0xa16>
 8008246:	4b0c      	ldr	r3, [pc, #48]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008248:	68db      	ldr	r3, [r3, #12]
 800824a:	f023 021f 	bic.w	r2, r3, #31
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6a1b      	ldr	r3, [r3, #32]
 8008252:	4909      	ldr	r1, [pc, #36]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008254:	4313      	orrs	r3, r2
 8008256:	60cb      	str	r3, [r1, #12]
 8008258:	e02a      	b.n	80082b0 <HAL_RCC_OscConfig+0xa6c>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800825e:	2b00      	cmp	r3, #0
 8008260:	da0c      	bge.n	800827c <HAL_RCC_OscConfig+0xa38>
 8008262:	4b05      	ldr	r3, [pc, #20]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008264:	68db      	ldr	r3, [r3, #12]
 8008266:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6a1b      	ldr	r3, [r3, #32]
 800826e:	015b      	lsls	r3, r3, #5
 8008270:	4901      	ldr	r1, [pc, #4]	@ (8008278 <HAL_RCC_OscConfig+0xa34>)
 8008272:	4313      	orrs	r3, r2
 8008274:	60cb      	str	r3, [r1, #12]
 8008276:	e01b      	b.n	80082b0 <HAL_RCC_OscConfig+0xa6c>
 8008278:	46020c00 	.word	0x46020c00
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008280:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008284:	d30a      	bcc.n	800829c <HAL_RCC_OscConfig+0xa58>
 8008286:	4ba1      	ldr	r3, [pc, #644]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008288:	68db      	ldr	r3, [r3, #12]
 800828a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6a1b      	ldr	r3, [r3, #32]
 8008292:	029b      	lsls	r3, r3, #10
 8008294:	499d      	ldr	r1, [pc, #628]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008296:	4313      	orrs	r3, r2
 8008298:	60cb      	str	r3, [r1, #12]
 800829a:	e009      	b.n	80082b0 <HAL_RCC_OscConfig+0xa6c>
 800829c:	4b9b      	ldr	r3, [pc, #620]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 800829e:	68db      	ldr	r3, [r3, #12]
 80082a0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6a1b      	ldr	r3, [r3, #32]
 80082a8:	03db      	lsls	r3, r3, #15
 80082aa:	4998      	ldr	r1, [pc, #608]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80082ac:	4313      	orrs	r3, r2
 80082ae:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80082b0:	4b96      	ldr	r3, [pc, #600]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a95      	ldr	r2, [pc, #596]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80082b6:	f043 0310 	orr.w	r3, r3, #16
 80082ba:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80082bc:	f7fc fc38 	bl	8004b30 <HAL_GetTick>
 80082c0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80082c2:	e008      	b.n	80082d6 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80082c4:	f7fc fc34 	bl	8004b30 <HAL_GetTick>
 80082c8:	4602      	mov	r2, r0
 80082ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082cc:	1ad3      	subs	r3, r2, r3
 80082ce:	2b02      	cmp	r3, #2
 80082d0:	d901      	bls.n	80082d6 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80082d2:	2303      	movs	r3, #3
 80082d4:	e18b      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80082d6:	4b8d      	ldr	r3, [pc, #564]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f003 0320 	and.w	r3, r3, #32
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d0f0      	beq.n	80082c4 <HAL_RCC_OscConfig+0xa80>
 80082e2:	e018      	b.n	8008316 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80082e4:	4b89      	ldr	r3, [pc, #548]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a88      	ldr	r2, [pc, #544]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80082ea:	f023 0310 	bic.w	r3, r3, #16
 80082ee:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80082f0:	f7fc fc1e 	bl	8004b30 <HAL_GetTick>
 80082f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80082f6:	e008      	b.n	800830a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80082f8:	f7fc fc1a 	bl	8004b30 <HAL_GetTick>
 80082fc:	4602      	mov	r2, r0
 80082fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008300:	1ad3      	subs	r3, r2, r3
 8008302:	2b02      	cmp	r3, #2
 8008304:	d901      	bls.n	800830a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8008306:	2303      	movs	r3, #3
 8008308:	e171      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800830a:	4b80      	ldr	r3, [pc, #512]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f003 0320 	and.w	r3, r3, #32
 8008312:	2b00      	cmp	r3, #0
 8008314:	d1f0      	bne.n	80082f8 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800831a:	2b00      	cmp	r3, #0
 800831c:	f000 8166 	beq.w	80085ec <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8008320:	2300      	movs	r3, #0
 8008322:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008326:	4b79      	ldr	r3, [pc, #484]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008328:	69db      	ldr	r3, [r3, #28]
 800832a:	f003 030c 	and.w	r3, r3, #12
 800832e:	2b0c      	cmp	r3, #12
 8008330:	f000 80f2 	beq.w	8008518 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008338:	2b02      	cmp	r3, #2
 800833a:	f040 80c5 	bne.w	80084c8 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800833e:	4b73      	ldr	r3, [pc, #460]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a72      	ldr	r2, [pc, #456]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008344:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008348:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800834a:	f7fc fbf1 	bl	8004b30 <HAL_GetTick>
 800834e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008350:	e008      	b.n	8008364 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008352:	f7fc fbed 	bl	8004b30 <HAL_GetTick>
 8008356:	4602      	mov	r2, r0
 8008358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800835a:	1ad3      	subs	r3, r2, r3
 800835c:	2b02      	cmp	r3, #2
 800835e:	d901      	bls.n	8008364 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8008360:	2303      	movs	r3, #3
 8008362:	e144      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008364:	4b69      	ldr	r3, [pc, #420]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1f0      	bne.n	8008352 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008370:	4b66      	ldr	r3, [pc, #408]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008372:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008376:	f003 0304 	and.w	r3, r3, #4
 800837a:	2b00      	cmp	r3, #0
 800837c:	d111      	bne.n	80083a2 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800837e:	4b63      	ldr	r3, [pc, #396]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008380:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008384:	4a61      	ldr	r2, [pc, #388]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008386:	f043 0304 	orr.w	r3, r3, #4
 800838a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800838e:	4b5f      	ldr	r3, [pc, #380]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008390:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008394:	f003 0304 	and.w	r3, r3, #4
 8008398:	60fb      	str	r3, [r7, #12]
 800839a:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 800839c:	2301      	movs	r3, #1
 800839e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80083a2:	4b5b      	ldr	r3, [pc, #364]	@ (8008510 <HAL_RCC_OscConfig+0xccc>)
 80083a4:	68db      	ldr	r3, [r3, #12]
 80083a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80083aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80083ae:	d102      	bne.n	80083b6 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80083b0:	2301      	movs	r3, #1
 80083b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80083b6:	4b56      	ldr	r3, [pc, #344]	@ (8008510 <HAL_RCC_OscConfig+0xccc>)
 80083b8:	68db      	ldr	r3, [r3, #12]
 80083ba:	4a55      	ldr	r2, [pc, #340]	@ (8008510 <HAL_RCC_OscConfig+0xccc>)
 80083bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80083c0:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80083c2:	4b52      	ldr	r3, [pc, #328]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80083c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80083ca:	f023 0303 	bic.w	r3, r3, #3
 80083ce:	687a      	ldr	r2, [r7, #4]
 80083d0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80083d2:	687a      	ldr	r2, [r7, #4]
 80083d4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80083d6:	3a01      	subs	r2, #1
 80083d8:	0212      	lsls	r2, r2, #8
 80083da:	4311      	orrs	r1, r2
 80083dc:	687a      	ldr	r2, [r7, #4]
 80083de:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80083e0:	430a      	orrs	r2, r1
 80083e2:	494a      	ldr	r1, [pc, #296]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80083e4:	4313      	orrs	r3, r2
 80083e6:	628b      	str	r3, [r1, #40]	@ 0x28
 80083e8:	4b48      	ldr	r3, [pc, #288]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80083ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80083ec:	4b49      	ldr	r3, [pc, #292]	@ (8008514 <HAL_RCC_OscConfig+0xcd0>)
 80083ee:	4013      	ands	r3, r2
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80083f4:	3a01      	subs	r2, #1
 80083f6:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80083fa:	687a      	ldr	r2, [r7, #4]
 80083fc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80083fe:	3a01      	subs	r2, #1
 8008400:	0252      	lsls	r2, r2, #9
 8008402:	b292      	uxth	r2, r2
 8008404:	4311      	orrs	r1, r2
 8008406:	687a      	ldr	r2, [r7, #4]
 8008408:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800840a:	3a01      	subs	r2, #1
 800840c:	0412      	lsls	r2, r2, #16
 800840e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008412:	4311      	orrs	r1, r2
 8008414:	687a      	ldr	r2, [r7, #4]
 8008416:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8008418:	3a01      	subs	r2, #1
 800841a:	0612      	lsls	r2, r2, #24
 800841c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008420:	430a      	orrs	r2, r1
 8008422:	493a      	ldr	r1, [pc, #232]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008424:	4313      	orrs	r3, r2
 8008426:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8008428:	4b38      	ldr	r3, [pc, #224]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 800842a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800842c:	4a37      	ldr	r2, [pc, #220]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 800842e:	f023 0310 	bic.w	r3, r3, #16
 8008432:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008438:	4a34      	ldr	r2, [pc, #208]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 800843a:	00db      	lsls	r3, r3, #3
 800843c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800843e:	4b33      	ldr	r3, [pc, #204]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008442:	4a32      	ldr	r2, [pc, #200]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008444:	f043 0310 	orr.w	r3, r3, #16
 8008448:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800844a:	4b30      	ldr	r3, [pc, #192]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 800844c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800844e:	f023 020c 	bic.w	r2, r3, #12
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008456:	492d      	ldr	r1, [pc, #180]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008458:	4313      	orrs	r3, r2
 800845a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 800845c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008460:	2b01      	cmp	r3, #1
 8008462:	d105      	bne.n	8008470 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8008464:	4b2a      	ldr	r3, [pc, #168]	@ (8008510 <HAL_RCC_OscConfig+0xccc>)
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	4a29      	ldr	r2, [pc, #164]	@ (8008510 <HAL_RCC_OscConfig+0xccc>)
 800846a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800846e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8008470:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8008474:	2b01      	cmp	r3, #1
 8008476:	d107      	bne.n	8008488 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8008478:	4b24      	ldr	r3, [pc, #144]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 800847a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800847e:	4a23      	ldr	r2, [pc, #140]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008480:	f023 0304 	bic.w	r3, r3, #4
 8008484:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8008488:	4b20      	ldr	r3, [pc, #128]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a1f      	ldr	r2, [pc, #124]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 800848e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008492:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008494:	f7fc fb4c 	bl	8004b30 <HAL_GetTick>
 8008498:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800849a:	e008      	b.n	80084ae <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800849c:	f7fc fb48 	bl	8004b30 <HAL_GetTick>
 80084a0:	4602      	mov	r2, r0
 80084a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a4:	1ad3      	subs	r3, r2, r3
 80084a6:	2b02      	cmp	r3, #2
 80084a8:	d901      	bls.n	80084ae <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 80084aa:	2303      	movs	r3, #3
 80084ac:	e09f      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80084ae:	4b17      	ldr	r3, [pc, #92]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d0f0      	beq.n	800849c <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80084ba:	4b14      	ldr	r3, [pc, #80]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80084bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084be:	4a13      	ldr	r2, [pc, #76]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80084c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80084c4:	6293      	str	r3, [r2, #40]	@ 0x28
 80084c6:	e091      	b.n	80085ec <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80084c8:	4b10      	ldr	r3, [pc, #64]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4a0f      	ldr	r2, [pc, #60]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80084ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80084d2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80084d4:	f7fc fb2c 	bl	8004b30 <HAL_GetTick>
 80084d8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80084da:	e008      	b.n	80084ee <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084dc:	f7fc fb28 	bl	8004b30 <HAL_GetTick>
 80084e0:	4602      	mov	r2, r0
 80084e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084e4:	1ad3      	subs	r3, r2, r3
 80084e6:	2b02      	cmp	r3, #2
 80084e8:	d901      	bls.n	80084ee <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 80084ea:	2303      	movs	r3, #3
 80084ec:	e07f      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80084ee:	4b07      	ldr	r3, [pc, #28]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d1f0      	bne.n	80084dc <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80084fa:	4b04      	ldr	r3, [pc, #16]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 80084fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084fe:	4a03      	ldr	r2, [pc, #12]	@ (800850c <HAL_RCC_OscConfig+0xcc8>)
 8008500:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8008504:	f023 0303 	bic.w	r3, r3, #3
 8008508:	6293      	str	r3, [r2, #40]	@ 0x28
 800850a:	e06f      	b.n	80085ec <HAL_RCC_OscConfig+0xda8>
 800850c:	46020c00 	.word	0x46020c00
 8008510:	46020800 	.word	0x46020800
 8008514:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8008518:	4b37      	ldr	r3, [pc, #220]	@ (80085f8 <HAL_RCC_OscConfig+0xdb4>)
 800851a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800851c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800851e:	4b36      	ldr	r3, [pc, #216]	@ (80085f8 <HAL_RCC_OscConfig+0xdb4>)
 8008520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008522:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008528:	2b01      	cmp	r3, #1
 800852a:	d039      	beq.n	80085a0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800852c:	69fb      	ldr	r3, [r7, #28]
 800852e:	f003 0203 	and.w	r2, r3, #3
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008536:	429a      	cmp	r2, r3
 8008538:	d132      	bne.n	80085a0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800853a:	69fb      	ldr	r3, [r7, #28]
 800853c:	0a1b      	lsrs	r3, r3, #8
 800853e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008546:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8008548:	429a      	cmp	r2, r3
 800854a:	d129      	bne.n	80085a0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800854c:	69fb      	ldr	r3, [r7, #28]
 800854e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8008556:	429a      	cmp	r2, r3
 8008558:	d122      	bne.n	80085a0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800855a:	69bb      	ldr	r3, [r7, #24]
 800855c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008564:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8008566:	429a      	cmp	r2, r3
 8008568:	d11a      	bne.n	80085a0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800856a:	69bb      	ldr	r3, [r7, #24]
 800856c:	0a5b      	lsrs	r3, r3, #9
 800856e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008576:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008578:	429a      	cmp	r2, r3
 800857a:	d111      	bne.n	80085a0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800857c:	69bb      	ldr	r3, [r7, #24]
 800857e:	0c1b      	lsrs	r3, r3, #16
 8008580:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008588:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800858a:	429a      	cmp	r2, r3
 800858c:	d108      	bne.n	80085a0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800858e:	69bb      	ldr	r3, [r7, #24]
 8008590:	0e1b      	lsrs	r3, r3, #24
 8008592:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800859a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800859c:	429a      	cmp	r2, r3
 800859e:	d001      	beq.n	80085a4 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 80085a0:	2301      	movs	r3, #1
 80085a2:	e024      	b.n	80085ee <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80085a4:	4b14      	ldr	r3, [pc, #80]	@ (80085f8 <HAL_RCC_OscConfig+0xdb4>)
 80085a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085a8:	08db      	lsrs	r3, r3, #3
 80085aa:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d01a      	beq.n	80085ec <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80085b6:	4b10      	ldr	r3, [pc, #64]	@ (80085f8 <HAL_RCC_OscConfig+0xdb4>)
 80085b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085ba:	4a0f      	ldr	r2, [pc, #60]	@ (80085f8 <HAL_RCC_OscConfig+0xdb4>)
 80085bc:	f023 0310 	bic.w	r3, r3, #16
 80085c0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085c2:	f7fc fab5 	bl	8004b30 <HAL_GetTick>
 80085c6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 80085c8:	bf00      	nop
 80085ca:	f7fc fab1 	bl	8004b30 <HAL_GetTick>
 80085ce:	4602      	mov	r2, r0
 80085d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d0f9      	beq.n	80085ca <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085da:	4a07      	ldr	r2, [pc, #28]	@ (80085f8 <HAL_RCC_OscConfig+0xdb4>)
 80085dc:	00db      	lsls	r3, r3, #3
 80085de:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80085e0:	4b05      	ldr	r3, [pc, #20]	@ (80085f8 <HAL_RCC_OscConfig+0xdb4>)
 80085e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085e4:	4a04      	ldr	r2, [pc, #16]	@ (80085f8 <HAL_RCC_OscConfig+0xdb4>)
 80085e6:	f043 0310 	orr.w	r3, r3, #16
 80085ea:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 80085ec:	2300      	movs	r3, #0
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3738      	adds	r7, #56	@ 0x38
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}
 80085f6:	bf00      	nop
 80085f8:	46020c00 	.word	0x46020c00

080085fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b086      	sub	sp, #24
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
 8008604:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d101      	bne.n	8008610 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800860c:	2301      	movs	r3, #1
 800860e:	e1d9      	b.n	80089c4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008610:	4b9b      	ldr	r3, [pc, #620]	@ (8008880 <HAL_RCC_ClockConfig+0x284>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f003 030f 	and.w	r3, r3, #15
 8008618:	683a      	ldr	r2, [r7, #0]
 800861a:	429a      	cmp	r2, r3
 800861c:	d910      	bls.n	8008640 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800861e:	4b98      	ldr	r3, [pc, #608]	@ (8008880 <HAL_RCC_ClockConfig+0x284>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f023 020f 	bic.w	r2, r3, #15
 8008626:	4996      	ldr	r1, [pc, #600]	@ (8008880 <HAL_RCC_ClockConfig+0x284>)
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	4313      	orrs	r3, r2
 800862c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800862e:	4b94      	ldr	r3, [pc, #592]	@ (8008880 <HAL_RCC_ClockConfig+0x284>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f003 030f 	and.w	r3, r3, #15
 8008636:	683a      	ldr	r2, [r7, #0]
 8008638:	429a      	cmp	r2, r3
 800863a:	d001      	beq.n	8008640 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800863c:	2301      	movs	r3, #1
 800863e:	e1c1      	b.n	80089c4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f003 0310 	and.w	r3, r3, #16
 8008648:	2b00      	cmp	r3, #0
 800864a:	d010      	beq.n	800866e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	695a      	ldr	r2, [r3, #20]
 8008650:	4b8c      	ldr	r3, [pc, #560]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 8008652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008654:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008658:	429a      	cmp	r2, r3
 800865a:	d908      	bls.n	800866e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 800865c:	4b89      	ldr	r3, [pc, #548]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 800865e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008660:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	695b      	ldr	r3, [r3, #20]
 8008668:	4986      	ldr	r1, [pc, #536]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 800866a:	4313      	orrs	r3, r2
 800866c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f003 0308 	and.w	r3, r3, #8
 8008676:	2b00      	cmp	r3, #0
 8008678:	d012      	beq.n	80086a0 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	691a      	ldr	r2, [r3, #16]
 800867e:	4b81      	ldr	r3, [pc, #516]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 8008680:	6a1b      	ldr	r3, [r3, #32]
 8008682:	091b      	lsrs	r3, r3, #4
 8008684:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008688:	429a      	cmp	r2, r3
 800868a:	d909      	bls.n	80086a0 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800868c:	4b7d      	ldr	r3, [pc, #500]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 800868e:	6a1b      	ldr	r3, [r3, #32]
 8008690:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	691b      	ldr	r3, [r3, #16]
 8008698:	011b      	lsls	r3, r3, #4
 800869a:	497a      	ldr	r1, [pc, #488]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 800869c:	4313      	orrs	r3, r2
 800869e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f003 0304 	and.w	r3, r3, #4
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d010      	beq.n	80086ce <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	68da      	ldr	r2, [r3, #12]
 80086b0:	4b74      	ldr	r3, [pc, #464]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 80086b2:	6a1b      	ldr	r3, [r3, #32]
 80086b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80086b8:	429a      	cmp	r2, r3
 80086ba:	d908      	bls.n	80086ce <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80086bc:	4b71      	ldr	r3, [pc, #452]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 80086be:	6a1b      	ldr	r3, [r3, #32]
 80086c0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	68db      	ldr	r3, [r3, #12]
 80086c8:	496e      	ldr	r1, [pc, #440]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 80086ca:	4313      	orrs	r3, r2
 80086cc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f003 0302 	and.w	r3, r3, #2
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d010      	beq.n	80086fc <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	689a      	ldr	r2, [r3, #8]
 80086de:	4b69      	ldr	r3, [pc, #420]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 80086e0:	6a1b      	ldr	r3, [r3, #32]
 80086e2:	f003 030f 	and.w	r3, r3, #15
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d908      	bls.n	80086fc <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80086ea:	4b66      	ldr	r3, [pc, #408]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 80086ec:	6a1b      	ldr	r3, [r3, #32]
 80086ee:	f023 020f 	bic.w	r2, r3, #15
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	4963      	ldr	r1, [pc, #396]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 80086f8:	4313      	orrs	r3, r2
 80086fa:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f003 0301 	and.w	r3, r3, #1
 8008704:	2b00      	cmp	r3, #0
 8008706:	f000 80d2 	beq.w	80088ae <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800870a:	2300      	movs	r3, #0
 800870c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	2b03      	cmp	r3, #3
 8008714:	d143      	bne.n	800879e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008716:	4b5b      	ldr	r3, [pc, #364]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 8008718:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800871c:	f003 0304 	and.w	r3, r3, #4
 8008720:	2b00      	cmp	r3, #0
 8008722:	d110      	bne.n	8008746 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8008724:	4b57      	ldr	r3, [pc, #348]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 8008726:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800872a:	4a56      	ldr	r2, [pc, #344]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 800872c:	f043 0304 	orr.w	r3, r3, #4
 8008730:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008734:	4b53      	ldr	r3, [pc, #332]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 8008736:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800873a:	f003 0304 	and.w	r3, r3, #4
 800873e:	60bb      	str	r3, [r7, #8]
 8008740:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8008742:	2301      	movs	r3, #1
 8008744:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8008746:	f7fc f9f3 	bl	8004b30 <HAL_GetTick>
 800874a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 800874c:	4b4e      	ldr	r3, [pc, #312]	@ (8008888 <HAL_RCC_ClockConfig+0x28c>)
 800874e:	68db      	ldr	r3, [r3, #12]
 8008750:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008754:	2b00      	cmp	r3, #0
 8008756:	d00f      	beq.n	8008778 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8008758:	e008      	b.n	800876c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 800875a:	f7fc f9e9 	bl	8004b30 <HAL_GetTick>
 800875e:	4602      	mov	r2, r0
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	1ad3      	subs	r3, r2, r3
 8008764:	2b02      	cmp	r3, #2
 8008766:	d901      	bls.n	800876c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8008768:	2303      	movs	r3, #3
 800876a:	e12b      	b.n	80089c4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800876c:	4b46      	ldr	r3, [pc, #280]	@ (8008888 <HAL_RCC_ClockConfig+0x28c>)
 800876e:	68db      	ldr	r3, [r3, #12]
 8008770:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008774:	2b00      	cmp	r3, #0
 8008776:	d0f0      	beq.n	800875a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8008778:	7dfb      	ldrb	r3, [r7, #23]
 800877a:	2b01      	cmp	r3, #1
 800877c:	d107      	bne.n	800878e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800877e:	4b41      	ldr	r3, [pc, #260]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 8008780:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008784:	4a3f      	ldr	r2, [pc, #252]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 8008786:	f023 0304 	bic.w	r3, r3, #4
 800878a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800878e:	4b3d      	ldr	r3, [pc, #244]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008796:	2b00      	cmp	r3, #0
 8008798:	d121      	bne.n	80087de <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800879a:	2301      	movs	r3, #1
 800879c:	e112      	b.n	80089c4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	2b02      	cmp	r3, #2
 80087a4:	d107      	bne.n	80087b6 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80087a6:	4b37      	ldr	r3, [pc, #220]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d115      	bne.n	80087de <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80087b2:	2301      	movs	r3, #1
 80087b4:	e106      	b.n	80089c4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d107      	bne.n	80087ce <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80087be:	4b31      	ldr	r3, [pc, #196]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f003 0304 	and.w	r3, r3, #4
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d109      	bne.n	80087de <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80087ca:	2301      	movs	r3, #1
 80087cc:	e0fa      	b.n	80089c4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80087ce:	4b2d      	ldr	r3, [pc, #180]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d101      	bne.n	80087de <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80087da:	2301      	movs	r3, #1
 80087dc:	e0f2      	b.n	80089c4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80087de:	4b29      	ldr	r3, [pc, #164]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 80087e0:	69db      	ldr	r3, [r3, #28]
 80087e2:	f023 0203 	bic.w	r2, r3, #3
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	685b      	ldr	r3, [r3, #4]
 80087ea:	4926      	ldr	r1, [pc, #152]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 80087ec:	4313      	orrs	r3, r2
 80087ee:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 80087f0:	f7fc f99e 	bl	8004b30 <HAL_GetTick>
 80087f4:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	685b      	ldr	r3, [r3, #4]
 80087fa:	2b03      	cmp	r3, #3
 80087fc:	d112      	bne.n	8008824 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80087fe:	e00a      	b.n	8008816 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008800:	f7fc f996 	bl	8004b30 <HAL_GetTick>
 8008804:	4602      	mov	r2, r0
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	1ad3      	subs	r3, r2, r3
 800880a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800880e:	4293      	cmp	r3, r2
 8008810:	d901      	bls.n	8008816 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8008812:	2303      	movs	r3, #3
 8008814:	e0d6      	b.n	80089c4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008816:	4b1b      	ldr	r3, [pc, #108]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 8008818:	69db      	ldr	r3, [r3, #28]
 800881a:	f003 030c 	and.w	r3, r3, #12
 800881e:	2b0c      	cmp	r3, #12
 8008820:	d1ee      	bne.n	8008800 <HAL_RCC_ClockConfig+0x204>
 8008822:	e044      	b.n	80088ae <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	685b      	ldr	r3, [r3, #4]
 8008828:	2b02      	cmp	r3, #2
 800882a:	d112      	bne.n	8008852 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800882c:	e00a      	b.n	8008844 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800882e:	f7fc f97f 	bl	8004b30 <HAL_GetTick>
 8008832:	4602      	mov	r2, r0
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	1ad3      	subs	r3, r2, r3
 8008838:	f241 3288 	movw	r2, #5000	@ 0x1388
 800883c:	4293      	cmp	r3, r2
 800883e:	d901      	bls.n	8008844 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008840:	2303      	movs	r3, #3
 8008842:	e0bf      	b.n	80089c4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008844:	4b0f      	ldr	r3, [pc, #60]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 8008846:	69db      	ldr	r3, [r3, #28]
 8008848:	f003 030c 	and.w	r3, r3, #12
 800884c:	2b08      	cmp	r3, #8
 800884e:	d1ee      	bne.n	800882e <HAL_RCC_ClockConfig+0x232>
 8008850:	e02d      	b.n	80088ae <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d123      	bne.n	80088a2 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800885a:	e00a      	b.n	8008872 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800885c:	f7fc f968 	bl	8004b30 <HAL_GetTick>
 8008860:	4602      	mov	r2, r0
 8008862:	693b      	ldr	r3, [r7, #16]
 8008864:	1ad3      	subs	r3, r2, r3
 8008866:	f241 3288 	movw	r2, #5000	@ 0x1388
 800886a:	4293      	cmp	r3, r2
 800886c:	d901      	bls.n	8008872 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 800886e:	2303      	movs	r3, #3
 8008870:	e0a8      	b.n	80089c4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8008872:	4b04      	ldr	r3, [pc, #16]	@ (8008884 <HAL_RCC_ClockConfig+0x288>)
 8008874:	69db      	ldr	r3, [r3, #28]
 8008876:	f003 030c 	and.w	r3, r3, #12
 800887a:	2b00      	cmp	r3, #0
 800887c:	d1ee      	bne.n	800885c <HAL_RCC_ClockConfig+0x260>
 800887e:	e016      	b.n	80088ae <HAL_RCC_ClockConfig+0x2b2>
 8008880:	40022000 	.word	0x40022000
 8008884:	46020c00 	.word	0x46020c00
 8008888:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800888c:	f7fc f950 	bl	8004b30 <HAL_GetTick>
 8008890:	4602      	mov	r2, r0
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	1ad3      	subs	r3, r2, r3
 8008896:	f241 3288 	movw	r2, #5000	@ 0x1388
 800889a:	4293      	cmp	r3, r2
 800889c:	d901      	bls.n	80088a2 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800889e:	2303      	movs	r3, #3
 80088a0:	e090      	b.n	80089c4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80088a2:	4b4a      	ldr	r3, [pc, #296]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 80088a4:	69db      	ldr	r3, [r3, #28]
 80088a6:	f003 030c 	and.w	r3, r3, #12
 80088aa:	2b04      	cmp	r3, #4
 80088ac:	d1ee      	bne.n	800888c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f003 0302 	and.w	r3, r3, #2
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d010      	beq.n	80088dc <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	689a      	ldr	r2, [r3, #8]
 80088be:	4b43      	ldr	r3, [pc, #268]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 80088c0:	6a1b      	ldr	r3, [r3, #32]
 80088c2:	f003 030f 	and.w	r3, r3, #15
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d208      	bcs.n	80088dc <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80088ca:	4b40      	ldr	r3, [pc, #256]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 80088cc:	6a1b      	ldr	r3, [r3, #32]
 80088ce:	f023 020f 	bic.w	r2, r3, #15
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	493d      	ldr	r1, [pc, #244]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 80088d8:	4313      	orrs	r3, r2
 80088da:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80088dc:	4b3c      	ldr	r3, [pc, #240]	@ (80089d0 <HAL_RCC_ClockConfig+0x3d4>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f003 030f 	and.w	r3, r3, #15
 80088e4:	683a      	ldr	r2, [r7, #0]
 80088e6:	429a      	cmp	r2, r3
 80088e8:	d210      	bcs.n	800890c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088ea:	4b39      	ldr	r3, [pc, #228]	@ (80089d0 <HAL_RCC_ClockConfig+0x3d4>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f023 020f 	bic.w	r2, r3, #15
 80088f2:	4937      	ldr	r1, [pc, #220]	@ (80089d0 <HAL_RCC_ClockConfig+0x3d4>)
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	4313      	orrs	r3, r2
 80088f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80088fa:	4b35      	ldr	r3, [pc, #212]	@ (80089d0 <HAL_RCC_ClockConfig+0x3d4>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f003 030f 	and.w	r3, r3, #15
 8008902:	683a      	ldr	r2, [r7, #0]
 8008904:	429a      	cmp	r2, r3
 8008906:	d001      	beq.n	800890c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8008908:	2301      	movs	r3, #1
 800890a:	e05b      	b.n	80089c4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f003 0304 	and.w	r3, r3, #4
 8008914:	2b00      	cmp	r3, #0
 8008916:	d010      	beq.n	800893a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	68da      	ldr	r2, [r3, #12]
 800891c:	4b2b      	ldr	r3, [pc, #172]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 800891e:	6a1b      	ldr	r3, [r3, #32]
 8008920:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008924:	429a      	cmp	r2, r3
 8008926:	d208      	bcs.n	800893a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8008928:	4b28      	ldr	r3, [pc, #160]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 800892a:	6a1b      	ldr	r3, [r3, #32]
 800892c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	4925      	ldr	r1, [pc, #148]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 8008936:	4313      	orrs	r3, r2
 8008938:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 0308 	and.w	r3, r3, #8
 8008942:	2b00      	cmp	r3, #0
 8008944:	d012      	beq.n	800896c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	691a      	ldr	r2, [r3, #16]
 800894a:	4b20      	ldr	r3, [pc, #128]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 800894c:	6a1b      	ldr	r3, [r3, #32]
 800894e:	091b      	lsrs	r3, r3, #4
 8008950:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008954:	429a      	cmp	r2, r3
 8008956:	d209      	bcs.n	800896c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8008958:	4b1c      	ldr	r3, [pc, #112]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 800895a:	6a1b      	ldr	r3, [r3, #32]
 800895c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	691b      	ldr	r3, [r3, #16]
 8008964:	011b      	lsls	r3, r3, #4
 8008966:	4919      	ldr	r1, [pc, #100]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 8008968:	4313      	orrs	r3, r2
 800896a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f003 0310 	and.w	r3, r3, #16
 8008974:	2b00      	cmp	r3, #0
 8008976:	d010      	beq.n	800899a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	695a      	ldr	r2, [r3, #20]
 800897c:	4b13      	ldr	r3, [pc, #76]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 800897e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008980:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008984:	429a      	cmp	r2, r3
 8008986:	d208      	bcs.n	800899a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8008988:	4b10      	ldr	r3, [pc, #64]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 800898a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800898c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	695b      	ldr	r3, [r3, #20]
 8008994:	490d      	ldr	r1, [pc, #52]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 8008996:	4313      	orrs	r3, r2
 8008998:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800899a:	f000 f821 	bl	80089e0 <HAL_RCC_GetSysClockFreq>
 800899e:	4602      	mov	r2, r0
 80089a0:	4b0a      	ldr	r3, [pc, #40]	@ (80089cc <HAL_RCC_ClockConfig+0x3d0>)
 80089a2:	6a1b      	ldr	r3, [r3, #32]
 80089a4:	f003 030f 	and.w	r3, r3, #15
 80089a8:	490a      	ldr	r1, [pc, #40]	@ (80089d4 <HAL_RCC_ClockConfig+0x3d8>)
 80089aa:	5ccb      	ldrb	r3, [r1, r3]
 80089ac:	fa22 f303 	lsr.w	r3, r2, r3
 80089b0:	4a09      	ldr	r2, [pc, #36]	@ (80089d8 <HAL_RCC_ClockConfig+0x3dc>)
 80089b2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80089b4:	4b09      	ldr	r3, [pc, #36]	@ (80089dc <HAL_RCC_ClockConfig+0x3e0>)
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4618      	mov	r0, r3
 80089ba:	f7fc f82f 	bl	8004a1c <HAL_InitTick>
 80089be:	4603      	mov	r3, r0
 80089c0:	73fb      	strb	r3, [r7, #15]

  return status;
 80089c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3718      	adds	r7, #24
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	46020c00 	.word	0x46020c00
 80089d0:	40022000 	.word	0x40022000
 80089d4:	0800c888 	.word	0x0800c888
 80089d8:	20000100 	.word	0x20000100
 80089dc:	20000104 	.word	0x20000104

080089e0 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b08b      	sub	sp, #44	@ 0x2c
 80089e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80089e6:	2300      	movs	r3, #0
 80089e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80089ea:	2300      	movs	r3, #0
 80089ec:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80089ee:	4b78      	ldr	r3, [pc, #480]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80089f0:	69db      	ldr	r3, [r3, #28]
 80089f2:	f003 030c 	and.w	r3, r3, #12
 80089f6:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80089f8:	4b75      	ldr	r3, [pc, #468]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80089fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089fc:	f003 0303 	and.w	r3, r3, #3
 8008a00:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8008a02:	69bb      	ldr	r3, [r7, #24]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d005      	beq.n	8008a14 <HAL_RCC_GetSysClockFreq+0x34>
 8008a08:	69bb      	ldr	r3, [r7, #24]
 8008a0a:	2b0c      	cmp	r3, #12
 8008a0c:	d121      	bne.n	8008a52 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d11e      	bne.n	8008a52 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8008a14:	4b6e      	ldr	r3, [pc, #440]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008a16:	689b      	ldr	r3, [r3, #8]
 8008a18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d107      	bne.n	8008a30 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8008a20:	4b6b      	ldr	r3, [pc, #428]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008a22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008a26:	0b1b      	lsrs	r3, r3, #12
 8008a28:	f003 030f 	and.w	r3, r3, #15
 8008a2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a2e:	e005      	b.n	8008a3c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8008a30:	4b67      	ldr	r3, [pc, #412]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008a32:	689b      	ldr	r3, [r3, #8]
 8008a34:	0f1b      	lsrs	r3, r3, #28
 8008a36:	f003 030f 	and.w	r3, r3, #15
 8008a3a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008a3c:	4a65      	ldr	r2, [pc, #404]	@ (8008bd4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8008a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a44:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008a46:	69bb      	ldr	r3, [r7, #24]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d110      	bne.n	8008a6e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a4e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008a50:	e00d      	b.n	8008a6e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008a52:	4b5f      	ldr	r3, [pc, #380]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008a54:	69db      	ldr	r3, [r3, #28]
 8008a56:	f003 030c 	and.w	r3, r3, #12
 8008a5a:	2b04      	cmp	r3, #4
 8008a5c:	d102      	bne.n	8008a64 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008a5e:	4b5e      	ldr	r3, [pc, #376]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8008a60:	623b      	str	r3, [r7, #32]
 8008a62:	e004      	b.n	8008a6e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008a64:	69bb      	ldr	r3, [r7, #24]
 8008a66:	2b08      	cmp	r3, #8
 8008a68:	d101      	bne.n	8008a6e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008a6a:	4b5b      	ldr	r3, [pc, #364]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8008a6c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008a6e:	69bb      	ldr	r3, [r7, #24]
 8008a70:	2b0c      	cmp	r3, #12
 8008a72:	f040 80a5 	bne.w	8008bc0 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8008a76:	4b56      	ldr	r3, [pc, #344]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a7a:	f003 0303 	and.w	r3, r3, #3
 8008a7e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8008a80:	4b53      	ldr	r3, [pc, #332]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a84:	0a1b      	lsrs	r3, r3, #8
 8008a86:	f003 030f 	and.w	r3, r3, #15
 8008a8a:	3301      	adds	r3, #1
 8008a8c:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8008a8e:	4b50      	ldr	r3, [pc, #320]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a92:	091b      	lsrs	r3, r3, #4
 8008a94:	f003 0301 	and.w	r3, r3, #1
 8008a98:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8008a9a:	4b4d      	ldr	r3, [pc, #308]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a9e:	08db      	lsrs	r3, r3, #3
 8008aa0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008aa4:	68ba      	ldr	r2, [r7, #8]
 8008aa6:	fb02 f303 	mul.w	r3, r2, r3
 8008aaa:	ee07 3a90 	vmov	s15, r3
 8008aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ab2:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	2b02      	cmp	r3, #2
 8008aba:	d003      	beq.n	8008ac4 <HAL_RCC_GetSysClockFreq+0xe4>
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	2b03      	cmp	r3, #3
 8008ac0:	d022      	beq.n	8008b08 <HAL_RCC_GetSysClockFreq+0x128>
 8008ac2:	e043      	b.n	8008b4c <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	ee07 3a90 	vmov	s15, r3
 8008aca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ace:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8008bdc <HAL_RCC_GetSysClockFreq+0x1fc>
 8008ad2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ad6:	4b3e      	ldr	r3, [pc, #248]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ade:	ee07 3a90 	vmov	s15, r3
 8008ae2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008ae6:	ed97 6a01 	vldr	s12, [r7, #4]
 8008aea:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8008be0 <HAL_RCC_GetSysClockFreq+0x200>
 8008aee:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008af2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008af6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008afa:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008afe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b06:	e046      	b.n	8008b96 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	ee07 3a90 	vmov	s15, r3
 8008b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b12:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8008bdc <HAL_RCC_GetSysClockFreq+0x1fc>
 8008b16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b1a:	4b2d      	ldr	r3, [pc, #180]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008b1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b22:	ee07 3a90 	vmov	s15, r3
 8008b26:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008b2a:	ed97 6a01 	vldr	s12, [r7, #4]
 8008b2e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8008be0 <HAL_RCC_GetSysClockFreq+0x200>
 8008b32:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008b36:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008b3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008b42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b4a:	e024      	b.n	8008b96 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b4e:	ee07 3a90 	vmov	s15, r3
 8008b52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	ee07 3a90 	vmov	s15, r3
 8008b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b64:	4b1a      	ldr	r3, [pc, #104]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b6c:	ee07 3a90 	vmov	s15, r3
 8008b70:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008b74:	ed97 6a01 	vldr	s12, [r7, #4]
 8008b78:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8008be0 <HAL_RCC_GetSysClockFreq+0x200>
 8008b7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008b80:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008b84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b88:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b90:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b94:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8008b96:	4b0e      	ldr	r3, [pc, #56]	@ (8008bd0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008b98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b9a:	0e1b      	lsrs	r3, r3, #24
 8008b9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ba0:	3301      	adds	r3, #1
 8008ba2:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	ee07 3a90 	vmov	s15, r3
 8008baa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008bae:	edd7 6a07 	vldr	s13, [r7, #28]
 8008bb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008bba:	ee17 3a90 	vmov	r3, s15
 8008bbe:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8008bc0:	6a3b      	ldr	r3, [r7, #32]
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	372c      	adds	r7, #44	@ 0x2c
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bcc:	4770      	bx	lr
 8008bce:	bf00      	nop
 8008bd0:	46020c00 	.word	0x46020c00
 8008bd4:	0800c898 	.word	0x0800c898
 8008bd8:	00f42400 	.word	0x00f42400
 8008bdc:	4b742400 	.word	0x4b742400
 8008be0:	46000000 	.word	0x46000000

08008be4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8008be8:	f7ff fefa 	bl	80089e0 <HAL_RCC_GetSysClockFreq>
 8008bec:	4602      	mov	r2, r0
 8008bee:	4b07      	ldr	r3, [pc, #28]	@ (8008c0c <HAL_RCC_GetHCLKFreq+0x28>)
 8008bf0:	6a1b      	ldr	r3, [r3, #32]
 8008bf2:	f003 030f 	and.w	r3, r3, #15
 8008bf6:	4906      	ldr	r1, [pc, #24]	@ (8008c10 <HAL_RCC_GetHCLKFreq+0x2c>)
 8008bf8:	5ccb      	ldrb	r3, [r1, r3]
 8008bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8008bfe:	4a05      	ldr	r2, [pc, #20]	@ (8008c14 <HAL_RCC_GetHCLKFreq+0x30>)
 8008c00:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8008c02:	4b04      	ldr	r3, [pc, #16]	@ (8008c14 <HAL_RCC_GetHCLKFreq+0x30>)
 8008c04:	681b      	ldr	r3, [r3, #0]
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	bd80      	pop	{r7, pc}
 8008c0a:	bf00      	nop
 8008c0c:	46020c00 	.word	0x46020c00
 8008c10:	0800c888 	.word	0x0800c888
 8008c14:	20000100 	.word	0x20000100

08008c18 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b086      	sub	sp, #24
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008c20:	4b3e      	ldr	r3, [pc, #248]	@ (8008d1c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008c22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c26:	f003 0304 	and.w	r3, r3, #4
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d003      	beq.n	8008c36 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008c2e:	f7fe fdcd 	bl	80077cc <HAL_PWREx_GetVoltageRange>
 8008c32:	6178      	str	r0, [r7, #20]
 8008c34:	e019      	b.n	8008c6a <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008c36:	4b39      	ldr	r3, [pc, #228]	@ (8008d1c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008c38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c3c:	4a37      	ldr	r2, [pc, #220]	@ (8008d1c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008c3e:	f043 0304 	orr.w	r3, r3, #4
 8008c42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008c46:	4b35      	ldr	r3, [pc, #212]	@ (8008d1c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008c48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c4c:	f003 0304 	and.w	r3, r3, #4
 8008c50:	60fb      	str	r3, [r7, #12]
 8008c52:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008c54:	f7fe fdba 	bl	80077cc <HAL_PWREx_GetVoltageRange>
 8008c58:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008c5a:	4b30      	ldr	r3, [pc, #192]	@ (8008d1c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008c5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c60:	4a2e      	ldr	r2, [pc, #184]	@ (8008d1c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008c62:	f023 0304 	bic.w	r3, r3, #4
 8008c66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008c70:	d003      	beq.n	8008c7a <RCC_SetFlashLatencyFromMSIRange+0x62>
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c78:	d109      	bne.n	8008c8e <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c80:	d202      	bcs.n	8008c88 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8008c82:	2301      	movs	r3, #1
 8008c84:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8008c86:	e033      	b.n	8008cf0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8008c88:	2300      	movs	r3, #0
 8008c8a:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8008c8c:	e030      	b.n	8008cf0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c94:	d208      	bcs.n	8008ca8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c9c:	d102      	bne.n	8008ca4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8008c9e:	2303      	movs	r3, #3
 8008ca0:	613b      	str	r3, [r7, #16]
 8008ca2:	e025      	b.n	8008cf0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	e035      	b.n	8008d14 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cae:	d90f      	bls.n	8008cd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8008cb0:	697b      	ldr	r3, [r7, #20]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d109      	bne.n	8008cca <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008cbc:	d902      	bls.n	8008cc4 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	613b      	str	r3, [r7, #16]
 8008cc2:	e015      	b.n	8008cf0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	613b      	str	r3, [r7, #16]
 8008cc8:	e012      	b.n	8008cf0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8008cca:	2300      	movs	r3, #0
 8008ccc:	613b      	str	r3, [r7, #16]
 8008cce:	e00f      	b.n	8008cf0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008cd6:	d109      	bne.n	8008cec <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008cde:	d102      	bne.n	8008ce6 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	613b      	str	r3, [r7, #16]
 8008ce4:	e004      	b.n	8008cf0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8008ce6:	2302      	movs	r3, #2
 8008ce8:	613b      	str	r3, [r7, #16]
 8008cea:	e001      	b.n	8008cf0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8008cec:	2301      	movs	r3, #1
 8008cee:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8008d20 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f023 020f 	bic.w	r2, r3, #15
 8008cf8:	4909      	ldr	r1, [pc, #36]	@ (8008d20 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8008d00:	4b07      	ldr	r3, [pc, #28]	@ (8008d20 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f003 030f 	and.w	r3, r3, #15
 8008d08:	693a      	ldr	r2, [r7, #16]
 8008d0a:	429a      	cmp	r2, r3
 8008d0c:	d001      	beq.n	8008d12 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8008d0e:	2301      	movs	r3, #1
 8008d10:	e000      	b.n	8008d14 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8008d12:	2300      	movs	r3, #0
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3718      	adds	r7, #24
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}
 8008d1c:	46020c00 	.word	0x46020c00
 8008d20:	40022000 	.word	0x40022000

08008d24 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8008d24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d28:	b0c4      	sub	sp, #272	@ 0x110
 8008d2a:	af00      	add	r7, sp, #0
 8008d2c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008d30:	2300      	movs	r3, #0
 8008d32:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008d36:	2300      	movs	r3, #0
 8008d38:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008d3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d44:	f002 0401 	and.w	r4, r2, #1
 8008d48:	2500      	movs	r5, #0
 8008d4a:	ea54 0305 	orrs.w	r3, r4, r5
 8008d4e:	d00b      	beq.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8008d50:	4bd5      	ldr	r3, [pc, #852]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008d52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d56:	f023 0103 	bic.w	r1, r3, #3
 8008d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d60:	4ad1      	ldr	r2, [pc, #836]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008d62:	430b      	orrs	r3, r1
 8008d64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008d68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d70:	f002 0802 	and.w	r8, r2, #2
 8008d74:	f04f 0900 	mov.w	r9, #0
 8008d78:	ea58 0309 	orrs.w	r3, r8, r9
 8008d7c:	d00b      	beq.n	8008d96 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8008d7e:	4bca      	ldr	r3, [pc, #808]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008d80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d84:	f023 010c 	bic.w	r1, r3, #12
 8008d88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d8e:	4ac6      	ldr	r2, [pc, #792]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008d90:	430b      	orrs	r3, r1
 8008d92:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008d96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d9e:	f002 0a04 	and.w	sl, r2, #4
 8008da2:	f04f 0b00 	mov.w	fp, #0
 8008da6:	ea5a 030b 	orrs.w	r3, sl, fp
 8008daa:	d00b      	beq.n	8008dc4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8008dac:	4bbe      	ldr	r3, [pc, #760]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008dae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008db2:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008db6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008dbc:	4aba      	ldr	r2, [pc, #744]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008dbe:	430b      	orrs	r3, r1
 8008dc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008dc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dcc:	f002 0308 	and.w	r3, r2, #8
 8008dd0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008dda:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8008dde:	460b      	mov	r3, r1
 8008de0:	4313      	orrs	r3, r2
 8008de2:	d00b      	beq.n	8008dfc <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8008de4:	4bb0      	ldr	r3, [pc, #704]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008de6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008dea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008dee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008df4:	4aac      	ldr	r2, [pc, #688]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008df6:	430b      	orrs	r3, r1
 8008df8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008dfc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e04:	f002 0310 	and.w	r3, r2, #16
 8008e08:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008e12:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008e16:	460b      	mov	r3, r1
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	d00b      	beq.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8008e1c:	4ba2      	ldr	r3, [pc, #648]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008e1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e22:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008e26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e2c:	4a9e      	ldr	r2, [pc, #632]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008e2e:	430b      	orrs	r3, r1
 8008e30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008e34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e3c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008e40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008e44:	2300      	movs	r3, #0
 8008e46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008e4a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008e4e:	460b      	mov	r3, r1
 8008e50:	4313      	orrs	r3, r2
 8008e52:	d00b      	beq.n	8008e6c <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8008e54:	4b94      	ldr	r3, [pc, #592]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008e56:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008e5a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008e5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e64:	4a90      	ldr	r2, [pc, #576]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008e66:	430b      	orrs	r3, r1
 8008e68:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008e6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e74:	f002 0320 	and.w	r3, r2, #32
 8008e78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008e82:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008e86:	460b      	mov	r3, r1
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	d00b      	beq.n	8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8008e8c:	4b86      	ldr	r3, [pc, #536]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008e8e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008e92:	f023 0107 	bic.w	r1, r3, #7
 8008e96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e9c:	4a82      	ldr	r2, [pc, #520]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008e9e:	430b      	orrs	r3, r1
 8008ea0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008ea4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eac:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008eb0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008eba:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008ebe:	460b      	mov	r3, r1
 8008ec0:	4313      	orrs	r3, r2
 8008ec2:	d00b      	beq.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8008ec4:	4b78      	ldr	r3, [pc, #480]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008eca:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8008ece:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ed2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ed4:	4a74      	ldr	r2, [pc, #464]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008ed6:	430b      	orrs	r3, r1
 8008ed8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008edc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008ee8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008eec:	2300      	movs	r3, #0
 8008eee:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008ef2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8008ef6:	460b      	mov	r3, r1
 8008ef8:	4313      	orrs	r3, r2
 8008efa:	d00b      	beq.n	8008f14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8008efc:	4b6a      	ldr	r3, [pc, #424]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008efe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008f02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f0c:	4a66      	ldr	r2, [pc, #408]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008f0e:	430b      	orrs	r3, r1
 8008f10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008f14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f1c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8008f20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008f24:	2300      	movs	r3, #0
 8008f26:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f2a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008f2e:	460b      	mov	r3, r1
 8008f30:	4313      	orrs	r3, r2
 8008f32:	d00b      	beq.n	8008f4c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8008f34:	4b5c      	ldr	r3, [pc, #368]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008f36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008f3a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008f3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f44:	4a58      	ldr	r2, [pc, #352]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008f46:	430b      	orrs	r3, r1
 8008f48:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008f4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f54:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008f58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008f62:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008f66:	460b      	mov	r3, r1
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	d00b      	beq.n	8008f84 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8008f6c:	4b4e      	ldr	r3, [pc, #312]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008f72:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8008f76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f7a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008f7c:	4a4a      	ldr	r2, [pc, #296]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008f7e:	430b      	orrs	r3, r1
 8008f80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(I2C5)
  /*-------------------------- I2C5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C5) == RCC_PERIPHCLK_I2C5)
 8008f84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f8c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008f90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f94:	2300      	movs	r3, #0
 8008f96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f9a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008f9e:	460b      	mov	r3, r1
 8008fa0:	4313      	orrs	r3, r2
 8008fa2:	d00b      	beq.n	8008fbc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C5CLKSOURCE(pPeriphClkInit->I2c5ClockSelection));

    /* Configure the I2C5 clock source */
    __HAL_RCC_I2C5_CONFIG(pPeriphClkInit->I2c5ClockSelection);
 8008fa4:	4b40      	ldr	r3, [pc, #256]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008fa6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008faa:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8008fae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008fb2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008fb4:	4a3c      	ldr	r2, [pc, #240]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008fb6:	430b      	orrs	r3, r1
 8008fb8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C5 */

#if defined(I2C6)
  /*-------------------------- I2C6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C6) == RCC_PERIPHCLK_I2C6)
 8008fbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fc4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008fc8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008fcc:	2300      	movs	r3, #0
 8008fce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008fd2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008fd6:	460b      	mov	r3, r1
 8008fd8:	4313      	orrs	r3, r2
 8008fda:	d00c      	beq.n	8008ff6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C6CLKSOURCE(pPeriphClkInit->I2c6ClockSelection));

    /* Configure the I2C6 clock source */
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
 8008fdc:	4b32      	ldr	r3, [pc, #200]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008fde:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008fe2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008fe6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fee:	4a2e      	ldr	r2, [pc, #184]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008ff0:	430b      	orrs	r3, r1
 8008ff2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008ff6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffe:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8009002:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009006:	2300      	movs	r3, #0
 8009008:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800900c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009010:	460b      	mov	r3, r1
 8009012:	4313      	orrs	r3, r2
 8009014:	d00c      	beq.n	8009030 <HAL_RCCEx_PeriphCLKConfig+0x30c>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8009016:	4b24      	ldr	r3, [pc, #144]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009018:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800901c:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8009020:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009024:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009028:	4a1f      	ldr	r2, [pc, #124]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800902a:	430b      	orrs	r3, r1
 800902c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009030:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009038:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800903c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009040:	2300      	movs	r3, #0
 8009042:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009046:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800904a:	460b      	mov	r3, r1
 800904c:	4313      	orrs	r3, r2
 800904e:	d00c      	beq.n	800906a <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8009050:	4b15      	ldr	r3, [pc, #84]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009052:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009056:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800905a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800905e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009062:	4a11      	ldr	r2, [pc, #68]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009064:	430b      	orrs	r3, r1
 8009066:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 800906a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800906e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009072:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009076:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800907a:	2300      	movs	r3, #0
 800907c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009080:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009084:	460b      	mov	r3, r1
 8009086:	4313      	orrs	r3, r2
 8009088:	d010      	beq.n	80090ac <HAL_RCCEx_PeriphCLKConfig+0x388>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 800908a:	4b07      	ldr	r3, [pc, #28]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800908c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009090:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009094:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009098:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800909c:	4a02      	ldr	r2, [pc, #8]	@ (80090a8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800909e:	430b      	orrs	r3, r1
 80090a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80090a4:	e002      	b.n	80090ac <HAL_RCCEx_PeriphCLKConfig+0x388>
 80090a6:	bf00      	nop
 80090a8:	46020c00 	.word	0x46020c00
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80090ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b4:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80090b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80090bc:	2300      	movs	r3, #0
 80090be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80090c2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80090c6:	460b      	mov	r3, r1
 80090c8:	4313      	orrs	r3, r2
 80090ca:	d04c      	beq.n	8009166 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80090cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80090d4:	2b80      	cmp	r3, #128	@ 0x80
 80090d6:	d02d      	beq.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0x410>
 80090d8:	2b80      	cmp	r3, #128	@ 0x80
 80090da:	d827      	bhi.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x408>
 80090dc:	2b60      	cmp	r3, #96	@ 0x60
 80090de:	d02b      	beq.n	8009138 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80090e0:	2b60      	cmp	r3, #96	@ 0x60
 80090e2:	d823      	bhi.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x408>
 80090e4:	2b40      	cmp	r3, #64	@ 0x40
 80090e6:	d006      	beq.n	80090f6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 80090e8:	2b40      	cmp	r3, #64	@ 0x40
 80090ea:	d81f      	bhi.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x408>
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d009      	beq.n	8009104 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80090f0:	2b20      	cmp	r3, #32
 80090f2:	d011      	beq.n	8009118 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 80090f4:	e01a      	b.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80090f6:	4bbe      	ldr	r3, [pc, #760]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80090f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090fa:	4abd      	ldr	r2, [pc, #756]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80090fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009100:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009102:	e01a      	b.n	800913a <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009104:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009108:	3308      	adds	r3, #8
 800910a:	4618      	mov	r0, r3
 800910c:	f000 fcc6 	bl	8009a9c <RCCEx_PLL2_Config>
 8009110:	4603      	mov	r3, r0
 8009112:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009116:	e010      	b.n	800913a <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009118:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800911c:	332c      	adds	r3, #44	@ 0x2c
 800911e:	4618      	mov	r0, r3
 8009120:	f000 fd54 	bl	8009bcc <RCCEx_PLL3_Config>
 8009124:	4603      	mov	r3, r0
 8009126:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800912a:	e006      	b.n	800913a <HAL_RCCEx_PeriphCLKConfig+0x416>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800912c:	2301      	movs	r3, #1
 800912e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009132:	e002      	b.n	800913a <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 8009134:	bf00      	nop
 8009136:	e000      	b.n	800913a <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 8009138:	bf00      	nop
    }

    if (ret == HAL_OK)
 800913a:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800913e:	2b00      	cmp	r3, #0
 8009140:	d10d      	bne.n	800915e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8009142:	4bab      	ldr	r3, [pc, #684]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009144:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009148:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 800914c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009150:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009154:	4aa6      	ldr	r2, [pc, #664]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009156:	430b      	orrs	r3, r1
 8009158:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800915c:	e003      	b.n	8009166 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800915e:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009162:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8009166:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800916a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800916e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009172:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009176:	2300      	movs	r3, #0
 8009178:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800917c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009180:	460b      	mov	r3, r1
 8009182:	4313      	orrs	r3, r2
 8009184:	d053      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8009186:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800918a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800918e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009192:	d033      	beq.n	80091fc <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 8009194:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009198:	d82c      	bhi.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800919a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800919e:	d02f      	beq.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
 80091a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80091a4:	d826      	bhi.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80091a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091aa:	d008      	beq.n	80091be <HAL_RCCEx_PeriphCLKConfig+0x49a>
 80091ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091b0:	d820      	bhi.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d00a      	beq.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80091b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091ba:	d011      	beq.n	80091e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80091bc:	e01a      	b.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80091be:	4b8c      	ldr	r3, [pc, #560]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80091c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091c2:	4a8b      	ldr	r2, [pc, #556]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80091c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80091c8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80091ca:	e01a      	b.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80091cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091d0:	3308      	adds	r3, #8
 80091d2:	4618      	mov	r0, r3
 80091d4:	f000 fc62 	bl	8009a9c <RCCEx_PLL2_Config>
 80091d8:	4603      	mov	r3, r0
 80091da:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80091de:	e010      	b.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80091e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091e4:	332c      	adds	r3, #44	@ 0x2c
 80091e6:	4618      	mov	r0, r3
 80091e8:	f000 fcf0 	bl	8009bcc <RCCEx_PLL3_Config>
 80091ec:	4603      	mov	r3, r0
 80091ee:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80091f2:	e006      	b.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x4de>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80091fa:	e002      	b.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 80091fc:	bf00      	nop
 80091fe:	e000      	b.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8009200:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009202:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009206:	2b00      	cmp	r3, #0
 8009208:	d10d      	bne.n	8009226 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800920a:	4b79      	ldr	r3, [pc, #484]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800920c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009210:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8009214:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009218:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800921c:	4a74      	ldr	r2, [pc, #464]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800921e:	430b      	orrs	r3, r1
 8009220:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8009224:	e003      	b.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x50a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009226:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800922a:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800922e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009236:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800923a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800923c:	2300      	movs	r3, #0
 800923e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009240:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009244:	460b      	mov	r3, r1
 8009246:	4313      	orrs	r3, r2
 8009248:	d046      	beq.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800924a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800924e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009252:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009256:	d028      	beq.n	80092aa <HAL_RCCEx_PeriphCLKConfig+0x586>
 8009258:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800925c:	d821      	bhi.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 800925e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009262:	d022      	beq.n	80092aa <HAL_RCCEx_PeriphCLKConfig+0x586>
 8009264:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009268:	d81b      	bhi.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 800926a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800926e:	d01c      	beq.n	80092aa <HAL_RCCEx_PeriphCLKConfig+0x586>
 8009270:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009274:	d815      	bhi.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8009276:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800927a:	d008      	beq.n	800928e <HAL_RCCEx_PeriphCLKConfig+0x56a>
 800927c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009280:	d80f      	bhi.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8009282:	2b00      	cmp	r3, #0
 8009284:	d011      	beq.n	80092aa <HAL_RCCEx_PeriphCLKConfig+0x586>
 8009286:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800928a:	d00e      	beq.n	80092aa <HAL_RCCEx_PeriphCLKConfig+0x586>
 800928c:	e009      	b.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800928e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009292:	3308      	adds	r3, #8
 8009294:	4618      	mov	r0, r3
 8009296:	f000 fc01 	bl	8009a9c <RCCEx_PLL2_Config>
 800929a:	4603      	mov	r3, r0
 800929c:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80092a0:	e004      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x588>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80092a2:	2301      	movs	r3, #1
 80092a4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80092a8:	e000      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x588>
        break;
 80092aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092ac:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d10d      	bne.n	80092d0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80092b4:	4b4e      	ldr	r3, [pc, #312]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80092b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80092ba:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80092be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80092c6:	4a4a      	ldr	r2, [pc, #296]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80092c8:	430b      	orrs	r3, r1
 80092ca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80092ce:	e003      	b.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092d0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80092d4:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80092d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092e0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80092e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80092e6:	2300      	movs	r3, #0
 80092e8:	677b      	str	r3, [r7, #116]	@ 0x74
 80092ea:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80092ee:	460b      	mov	r3, r1
 80092f0:	4313      	orrs	r3, r2
 80092f2:	d03f      	beq.n	8009374 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80092f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80092fc:	2b04      	cmp	r3, #4
 80092fe:	d81e      	bhi.n	800933e <HAL_RCCEx_PeriphCLKConfig+0x61a>
 8009300:	a201      	add	r2, pc, #4	@ (adr r2, 8009308 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009306:	bf00      	nop
 8009308:	08009347 	.word	0x08009347
 800930c:	0800931d 	.word	0x0800931d
 8009310:	0800932b 	.word	0x0800932b
 8009314:	08009347 	.word	0x08009347
 8009318:	08009347 	.word	0x08009347
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800931c:	4b34      	ldr	r3, [pc, #208]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800931e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009320:	4a33      	ldr	r2, [pc, #204]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009322:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009326:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8009328:	e00e      	b.n	8009348 <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800932a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800932e:	332c      	adds	r3, #44	@ 0x2c
 8009330:	4618      	mov	r0, r3
 8009332:	f000 fc4b 	bl	8009bcc <RCCEx_PLL3_Config>
 8009336:	4603      	mov	r3, r0
 8009338:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800933c:	e004      	b.n	8009348 <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009344:	e000      	b.n	8009348 <HAL_RCCEx_PeriphCLKConfig+0x624>
        break;
 8009346:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009348:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800934c:	2b00      	cmp	r3, #0
 800934e:	d10d      	bne.n	800936c <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8009350:	4b27      	ldr	r3, [pc, #156]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009352:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009356:	f023 0107 	bic.w	r1, r3, #7
 800935a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800935e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009362:	4a23      	ldr	r2, [pc, #140]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009364:	430b      	orrs	r3, r1
 8009366:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800936a:	e003      	b.n	8009374 <HAL_RCCEx_PeriphCLKConfig+0x650>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800936c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009370:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8009374:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800937c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009380:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009382:	2300      	movs	r3, #0
 8009384:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009386:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800938a:	460b      	mov	r3, r1
 800938c:	4313      	orrs	r3, r2
 800938e:	d04c      	beq.n	800942a <HAL_RCCEx_PeriphCLKConfig+0x706>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8009390:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009394:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009398:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800939c:	d02a      	beq.n	80093f4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 800939e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80093a2:	d821      	bhi.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 80093a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80093a8:	d026      	beq.n	80093f8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
 80093aa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80093ae:	d81b      	bhi.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 80093b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80093b4:	d00e      	beq.n	80093d4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 80093b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80093ba:	d815      	bhi.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d01d      	beq.n	80093fc <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 80093c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093c4:	d110      	bne.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80093c6:	4b0a      	ldr	r3, [pc, #40]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80093c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093ca:	4a09      	ldr	r2, [pc, #36]	@ (80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80093cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80093d0:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80093d2:	e014      	b.n	80093fe <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80093d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093d8:	332c      	adds	r3, #44	@ 0x2c
 80093da:	4618      	mov	r0, r3
 80093dc:	f000 fbf6 	bl	8009bcc <RCCEx_PLL3_Config>
 80093e0:	4603      	mov	r3, r0
 80093e2:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80093e6:	e00a      	b.n	80093fe <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80093e8:	2301      	movs	r3, #1
 80093ea:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80093ee:	e006      	b.n	80093fe <HAL_RCCEx_PeriphCLKConfig+0x6da>
 80093f0:	46020c00 	.word	0x46020c00
        break;
 80093f4:	bf00      	nop
 80093f6:	e002      	b.n	80093fe <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 80093f8:	bf00      	nop
 80093fa:	e000      	b.n	80093fe <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 80093fc:	bf00      	nop
    }
    if (ret == HAL_OK)
 80093fe:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009402:	2b00      	cmp	r3, #0
 8009404:	d10d      	bne.n	8009422 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8009406:	4baf      	ldr	r3, [pc, #700]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009408:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800940c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009410:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009414:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009418:	4aaa      	ldr	r2, [pc, #680]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800941a:	430b      	orrs	r3, r1
 800941c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009420:	e003      	b.n	800942a <HAL_RCCEx_PeriphCLKConfig+0x706>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009422:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009426:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800942a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800942e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009432:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009436:	663b      	str	r3, [r7, #96]	@ 0x60
 8009438:	2300      	movs	r3, #0
 800943a:	667b      	str	r3, [r7, #100]	@ 0x64
 800943c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009440:	460b      	mov	r3, r1
 8009442:	4313      	orrs	r3, r2
 8009444:	f000 80b5 	beq.w	80095b2 <HAL_RCCEx_PeriphCLKConfig+0x88e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009448:	2300      	movs	r3, #0
 800944a:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800944e:	4b9d      	ldr	r3, [pc, #628]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009450:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009454:	f003 0304 	and.w	r3, r3, #4
 8009458:	2b00      	cmp	r3, #0
 800945a:	d113      	bne.n	8009484 <HAL_RCCEx_PeriphCLKConfig+0x760>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800945c:	4b99      	ldr	r3, [pc, #612]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800945e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009462:	4a98      	ldr	r2, [pc, #608]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009464:	f043 0304 	orr.w	r3, r3, #4
 8009468:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800946c:	4b95      	ldr	r3, [pc, #596]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800946e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009472:	f003 0304 	and.w	r3, r3, #4
 8009476:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800947a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
      pwrclkchanged = SET;
 800947e:	2301      	movs	r3, #1
 8009480:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8009484:	4b90      	ldr	r3, [pc, #576]	@ (80096c8 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8009486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009488:	4a8f      	ldr	r2, [pc, #572]	@ (80096c8 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 800948a:	f043 0301 	orr.w	r3, r3, #1
 800948e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009490:	f7fb fb4e 	bl	8004b30 <HAL_GetTick>
 8009494:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009498:	e00b      	b.n	80094b2 <HAL_RCCEx_PeriphCLKConfig+0x78e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800949a:	f7fb fb49 	bl	8004b30 <HAL_GetTick>
 800949e:	4602      	mov	r2, r0
 80094a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094a4:	1ad3      	subs	r3, r2, r3
 80094a6:	2b02      	cmp	r3, #2
 80094a8:	d903      	bls.n	80094b2 <HAL_RCCEx_PeriphCLKConfig+0x78e>
      {
        ret = HAL_TIMEOUT;
 80094aa:	2303      	movs	r3, #3
 80094ac:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80094b0:	e005      	b.n	80094be <HAL_RCCEx_PeriphCLKConfig+0x79a>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80094b2:	4b85      	ldr	r3, [pc, #532]	@ (80096c8 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 80094b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094b6:	f003 0301 	and.w	r3, r3, #1
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d0ed      	beq.n	800949a <HAL_RCCEx_PeriphCLKConfig+0x776>
      }
    }

    if (ret == HAL_OK)
 80094be:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d165      	bne.n	8009592 <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80094c6:	4b7f      	ldr	r3, [pc, #508]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80094c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80094cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80094d0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80094d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d023      	beq.n	8009524 <HAL_RCCEx_PeriphCLKConfig+0x800>
 80094dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094e0:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 80094e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d01b      	beq.n	8009524 <HAL_RCCEx_PeriphCLKConfig+0x800>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80094ec:	4b75      	ldr	r3, [pc, #468]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80094ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80094f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80094f6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80094fa:	4b72      	ldr	r3, [pc, #456]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80094fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009500:	4a70      	ldr	r2, [pc, #448]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009502:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009506:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800950a:	4b6e      	ldr	r3, [pc, #440]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800950c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009510:	4a6c      	ldr	r2, [pc, #432]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009512:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009516:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800951a:	4a6a      	ldr	r2, [pc, #424]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800951c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009520:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009524:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009528:	f003 0301 	and.w	r3, r3, #1
 800952c:	2b00      	cmp	r3, #0
 800952e:	d019      	beq.n	8009564 <HAL_RCCEx_PeriphCLKConfig+0x840>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009530:	f7fb fafe 	bl	8004b30 <HAL_GetTick>
 8009534:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009538:	e00d      	b.n	8009556 <HAL_RCCEx_PeriphCLKConfig+0x832>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800953a:	f7fb faf9 	bl	8004b30 <HAL_GetTick>
 800953e:	4602      	mov	r2, r0
 8009540:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009544:	1ad2      	subs	r2, r2, r3
 8009546:	f241 3388 	movw	r3, #5000	@ 0x1388
 800954a:	429a      	cmp	r2, r3
 800954c:	d903      	bls.n	8009556 <HAL_RCCEx_PeriphCLKConfig+0x832>
          {
            ret = HAL_TIMEOUT;
 800954e:	2303      	movs	r3, #3
 8009550:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
            break;
 8009554:	e006      	b.n	8009564 <HAL_RCCEx_PeriphCLKConfig+0x840>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009556:	4b5b      	ldr	r3, [pc, #364]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009558:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800955c:	f003 0302 	and.w	r3, r3, #2
 8009560:	2b00      	cmp	r3, #0
 8009562:	d0ea      	beq.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x816>
          }
        }
      }

      if (ret == HAL_OK)
 8009564:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009568:	2b00      	cmp	r3, #0
 800956a:	d10d      	bne.n	8009588 <HAL_RCCEx_PeriphCLKConfig+0x864>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800956c:	4b55      	ldr	r3, [pc, #340]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800956e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009572:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009576:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800957a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800957e:	4a51      	ldr	r2, [pc, #324]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009580:	430b      	orrs	r3, r1
 8009582:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009586:	e008      	b.n	800959a <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009588:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800958c:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
 8009590:	e003      	b.n	800959a <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009592:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009596:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800959a:	f897 3109 	ldrb.w	r3, [r7, #265]	@ 0x109
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d107      	bne.n	80095b2 <HAL_RCCEx_PeriphCLKConfig+0x88e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80095a2:	4b48      	ldr	r3, [pc, #288]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80095a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80095a8:	4a46      	ldr	r2, [pc, #280]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80095aa:	f023 0304 	bic.w	r3, r3, #4
 80095ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 80095b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ba:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80095be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80095c0:	2300      	movs	r3, #0
 80095c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80095c4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80095c8:	460b      	mov	r3, r1
 80095ca:	4313      	orrs	r3, r2
 80095cc:	d042      	beq.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x930>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 80095ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095d2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80095d6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80095da:	d022      	beq.n	8009622 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 80095dc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80095e0:	d81b      	bhi.n	800961a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 80095e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80095e6:	d011      	beq.n	800960c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
 80095e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80095ec:	d815      	bhi.n	800961a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d019      	beq.n	8009626 <HAL_RCCEx_PeriphCLKConfig+0x902>
 80095f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80095f6:	d110      	bne.n	800961a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80095f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095fc:	3308      	adds	r3, #8
 80095fe:	4618      	mov	r0, r3
 8009600:	f000 fa4c 	bl	8009a9c <RCCEx_PLL2_Config>
 8009604:	4603      	mov	r3, r0
 8009606:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800960a:	e00d      	b.n	8009628 <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800960c:	4b2d      	ldr	r3, [pc, #180]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800960e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009610:	4a2c      	ldr	r2, [pc, #176]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009612:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009616:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8009618:	e006      	b.n	8009628 <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800961a:	2301      	movs	r3, #1
 800961c:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009620:	e002      	b.n	8009628 <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8009622:	bf00      	nop
 8009624:	e000      	b.n	8009628 <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8009626:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009628:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800962c:	2b00      	cmp	r3, #0
 800962e:	d10d      	bne.n	800964c <HAL_RCCEx_PeriphCLKConfig+0x928>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8009630:	4b24      	ldr	r3, [pc, #144]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009632:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009636:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800963a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800963e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009642:	4a20      	ldr	r2, [pc, #128]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009644:	430b      	orrs	r3, r1
 8009646:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800964a:	e003      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x930>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800964c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009650:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009654:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800965c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009660:	653b      	str	r3, [r7, #80]	@ 0x50
 8009662:	2300      	movs	r3, #0
 8009664:	657b      	str	r3, [r7, #84]	@ 0x54
 8009666:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800966a:	460b      	mov	r3, r1
 800966c:	4313      	orrs	r3, r2
 800966e:	d031      	beq.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8009670:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009674:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009678:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800967c:	d00b      	beq.n	8009696 <HAL_RCCEx_PeriphCLKConfig+0x972>
 800967e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009682:	d804      	bhi.n	800968e <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8009684:	2b00      	cmp	r3, #0
 8009686:	d008      	beq.n	800969a <HAL_RCCEx_PeriphCLKConfig+0x976>
 8009688:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800968c:	d007      	beq.n	800969e <HAL_RCCEx_PeriphCLKConfig+0x97a>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 800968e:	2301      	movs	r3, #1
 8009690:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009694:	e004      	b.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8009696:	bf00      	nop
 8009698:	e002      	b.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 800969a:	bf00      	nop
 800969c:	e000      	b.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 800969e:	bf00      	nop
    }
    if (ret == HAL_OK)
 80096a0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d111      	bne.n	80096cc <HAL_RCCEx_PeriphCLKConfig+0x9a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80096a8:	4b06      	ldr	r3, [pc, #24]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80096aa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80096ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80096b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80096ba:	4a02      	ldr	r2, [pc, #8]	@ (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80096bc:	430b      	orrs	r3, r1
 80096be:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80096c2:	e007      	b.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
 80096c4:	46020c00 	.word	0x46020c00
 80096c8:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096cc:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80096d0:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 80096d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096dc:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80096e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096e2:	2300      	movs	r3, #0
 80096e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80096e6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80096ea:	460b      	mov	r3, r1
 80096ec:	4313      	orrs	r3, r2
 80096ee:	d00c      	beq.n	800970a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 80096f0:	4bb2      	ldr	r3, [pc, #712]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80096f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80096f6:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 80096fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009702:	4aae      	ldr	r2, [pc, #696]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009704:	430b      	orrs	r3, r1
 8009706:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 800970a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800970e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009712:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009716:	643b      	str	r3, [r7, #64]	@ 0x40
 8009718:	2300      	movs	r3, #0
 800971a:	647b      	str	r3, [r7, #68]	@ 0x44
 800971c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009720:	460b      	mov	r3, r1
 8009722:	4313      	orrs	r3, r2
 8009724:	d019      	beq.n	800975a <HAL_RCCEx_PeriphCLKConfig+0xa36>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8009726:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800972a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800972e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009732:	d105      	bne.n	8009740 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009734:	4ba1      	ldr	r3, [pc, #644]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009738:	4aa0      	ldr	r2, [pc, #640]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800973a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800973e:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8009740:	4b9e      	ldr	r3, [pc, #632]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009742:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009746:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800974a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800974e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009752:	4a9a      	ldr	r2, [pc, #616]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009754:	430b      	orrs	r3, r1
 8009756:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800975a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800975e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009762:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009766:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009768:	2300      	movs	r3, #0
 800976a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800976c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009770:	460b      	mov	r3, r1
 8009772:	4313      	orrs	r3, r2
 8009774:	d00c      	beq.n	8009790 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8009776:	4b91      	ldr	r3, [pc, #580]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009778:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800977c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009780:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009784:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009788:	4a8c      	ldr	r2, [pc, #560]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800978a:	430b      	orrs	r3, r1
 800978c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8009790:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009798:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800979c:	633b      	str	r3, [r7, #48]	@ 0x30
 800979e:	2300      	movs	r3, #0
 80097a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80097a2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80097a6:	460b      	mov	r3, r1
 80097a8:	4313      	orrs	r3, r2
 80097aa:	d00c      	beq.n	80097c6 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80097ac:	4b83      	ldr	r3, [pc, #524]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80097ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80097b2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80097b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097ba:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80097be:	4a7f      	ldr	r2, [pc, #508]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80097c0:	430b      	orrs	r3, r1
 80097c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80097c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ce:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80097d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80097d4:	2300      	movs	r3, #0
 80097d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80097d8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80097dc:	460b      	mov	r3, r1
 80097de:	4313      	orrs	r3, r2
 80097e0:	d00c      	beq.n	80097fc <HAL_RCCEx_PeriphCLKConfig+0xad8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80097e2:	4b76      	ldr	r3, [pc, #472]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80097e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80097e8:	f023 0218 	bic.w	r2, r3, #24
 80097ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097f0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80097f4:	4971      	ldr	r1, [pc, #452]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80097f6:	4313      	orrs	r3, r2
 80097f8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80097fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009804:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8009808:	623b      	str	r3, [r7, #32]
 800980a:	2300      	movs	r3, #0
 800980c:	627b      	str	r3, [r7, #36]	@ 0x24
 800980e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009812:	460b      	mov	r3, r1
 8009814:	4313      	orrs	r3, r2
 8009816:	d032      	beq.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8009818:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800981c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009820:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009824:	d105      	bne.n	8009832 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009826:	4b65      	ldr	r3, [pc, #404]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800982a:	4a64      	ldr	r2, [pc, #400]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800982c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009830:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8009832:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009836:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800983a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800983e:	d108      	bne.n	8009852 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009840:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009844:	3308      	adds	r3, #8
 8009846:	4618      	mov	r0, r3
 8009848:	f000 f928 	bl	8009a9c <RCCEx_PLL2_Config>
 800984c:	4603      	mov	r3, r0
 800984e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
    }
    if (ret == HAL_OK)
 8009852:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009856:	2b00      	cmp	r3, #0
 8009858:	d10d      	bne.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0xb52>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800985a:	4b58      	ldr	r3, [pc, #352]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800985c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009860:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009864:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009868:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800986c:	4953      	ldr	r1, [pc, #332]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800986e:	4313      	orrs	r3, r2
 8009870:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8009874:	e003      	b.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009876:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800987a:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(HSPI1)
  /*-------------------------- HSPIx kernel clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSPI) == RCC_PERIPHCLK_HSPI)
 800987e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009886:	2100      	movs	r1, #0
 8009888:	61b9      	str	r1, [r7, #24]
 800988a:	f003 0301 	and.w	r3, r3, #1
 800988e:	61fb      	str	r3, [r7, #28]
 8009890:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009894:	460b      	mov	r3, r1
 8009896:	4313      	orrs	r3, r2
 8009898:	d04a      	beq.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_HSPICLKSOURCE(pPeriphClkInit->HspiClockSelection));

    switch (pPeriphClkInit->HspiClockSelection)
 800989a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800989e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80098a2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80098a6:	d01e      	beq.n	80098e6 <HAL_RCCEx_PeriphCLKConfig+0xbc2>
 80098a8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80098ac:	d825      	bhi.n	80098fa <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 80098ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80098b2:	d00e      	beq.n	80098d2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 80098b4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80098b8:	d81f      	bhi.n	80098fa <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d021      	beq.n	8009902 <HAL_RCCEx_PeriphCLKConfig+0xbde>
 80098be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80098c2:	d11a      	bne.n	80098fa <HAL_RCCEx_PeriphCLKConfig+0xbd6>
        /* HSPI kernel clock source config set later after clock selection check */
        break;

      case RCC_HSPICLKSOURCE_PLL1:  /* PLL1 is used as clock source for HSPI kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80098c4:	4b3d      	ldr	r3, [pc, #244]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80098c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098c8:	4a3c      	ldr	r2, [pc, #240]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80098ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80098ce:	6293      	str	r3, [r2, #40]	@ 0x28
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 80098d0:	e018      	b.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL2:  /* PLL2 is used as clock source for HSPI kernel clock*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80098d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098d6:	3308      	adds	r3, #8
 80098d8:	4618      	mov	r0, r3
 80098da:	f000 f8df 	bl	8009a9c <RCCEx_PLL2_Config>
 80098de:	4603      	mov	r3, r0
 80098e0:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 80098e4:	e00e      	b.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL3:  /* PLL3 is used as clock source for HSPI kernel clock*/
        /* PLL3 input clock, parameters M, N & R configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80098e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098ea:	332c      	adds	r3, #44	@ 0x2c
 80098ec:	4618      	mov	r0, r3
 80098ee:	f000 f96d 	bl	8009bcc <RCCEx_PLL3_Config>
 80098f2:	4603      	mov	r3, r0
 80098f4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 80098f8:	e004      	b.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      default:
        ret = HAL_ERROR;
 80098fa:	2301      	movs	r3, #1
 80098fc:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009900:	e000      	b.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
        break;
 8009902:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009904:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009908:	2b00      	cmp	r3, #0
 800990a:	d10d      	bne.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0xc04>
    {
      /* Set the source of HSPI kernel clock*/
      __HAL_RCC_HSPI_CONFIG(pPeriphClkInit->HspiClockSelection);
 800990c:	4b2b      	ldr	r3, [pc, #172]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800990e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009912:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009916:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800991a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800991e:	4927      	ldr	r1, [pc, #156]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009920:	4313      	orrs	r3, r2
 8009922:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8009926:	e003      	b.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009928:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800992c:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8009930:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009938:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800993c:	613b      	str	r3, [r7, #16]
 800993e:	2300      	movs	r3, #0
 8009940:	617b      	str	r3, [r7, #20]
 8009942:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009946:	460b      	mov	r3, r1
 8009948:	4313      	orrs	r3, r2
 800994a:	d03d      	beq.n	80099c8 <HAL_RCCEx_PeriphCLKConfig+0xca4>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 800994c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009954:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009958:	d00e      	beq.n	8009978 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 800995a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800995e:	d815      	bhi.n	800998c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8009960:	2b00      	cmp	r3, #0
 8009962:	d017      	beq.n	8009994 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8009964:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009968:	d110      	bne.n	800998c <HAL_RCCEx_PeriphCLKConfig+0xc68>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800996a:	4b14      	ldr	r3, [pc, #80]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800996c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800996e:	4a13      	ldr	r2, [pc, #76]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009970:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009974:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8009976:	e00e      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0xc72>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009978:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800997c:	3308      	adds	r3, #8
 800997e:	4618      	mov	r0, r3
 8009980:	f000 f88c 	bl	8009a9c <RCCEx_PLL2_Config>
 8009984:	4603      	mov	r3, r0
 8009986:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800998a:	e004      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0xc72>
      default:
        ret = HAL_ERROR;
 800998c:	2301      	movs	r3, #1
 800998e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009992:	e000      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0xc72>
        break;
 8009994:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009996:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800999a:	2b00      	cmp	r3, #0
 800999c:	d110      	bne.n	80099c0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800999e:	4b07      	ldr	r3, [pc, #28]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80099a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80099a4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80099a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80099ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099b0:	4902      	ldr	r1, [pc, #8]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80099b2:	4313      	orrs	r3, r2
 80099b4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80099b8:	e006      	b.n	80099c8 <HAL_RCCEx_PeriphCLKConfig+0xca4>
 80099ba:	bf00      	nop
 80099bc:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099c0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80099c4:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 80099c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80099cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80099d4:	60bb      	str	r3, [r7, #8]
 80099d6:	2300      	movs	r3, #0
 80099d8:	60fb      	str	r3, [r7, #12]
 80099da:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80099de:	460b      	mov	r3, r1
 80099e0:	4313      	orrs	r3, r2
 80099e2:	d00c      	beq.n	80099fe <HAL_RCCEx_PeriphCLKConfig+0xcda>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 80099e4:	4b2c      	ldr	r3, [pc, #176]	@ (8009a98 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80099e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80099ea:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80099ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80099f2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80099f6:	4928      	ldr	r1, [pc, #160]	@ (8009a98 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80099f8:	4313      	orrs	r3, r2
 80099fa:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
#endif /* defined(DSI) */

#if defined(USB_OTG_HS)

  /*-------------------------- USB PHY clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBPHY) == RCC_PERIPHCLK_USBPHY)
 80099fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a06:	2100      	movs	r1, #0
 8009a08:	6039      	str	r1, [r7, #0]
 8009a0a:	f003 0308 	and.w	r3, r3, #8
 8009a0e:	607b      	str	r3, [r7, #4]
 8009a10:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009a14:	460b      	mov	r3, r1
 8009a16:	4313      	orrs	r3, r2
 8009a18:	d036      	beq.n	8009a88 <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCLKSOURCE(pPeriphClkInit->UsbPhyClockSelection));

    switch (pPeriphClkInit->UsbPhyClockSelection)
 8009a1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a1e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8009a22:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8009a26:	d00d      	beq.n	8009a44 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8009a28:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8009a2c:	d811      	bhi.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 8009a2e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a32:	d012      	beq.n	8009a5a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009a34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a38:	d80b      	bhi.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d00d      	beq.n	8009a5a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a42:	d106      	bne.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
        break;

      case RCC_USBPHYCLKSOURCE_PLL1:      /* PLL1 P divider clock selected as USB PHY clock */
      case RCC_USBPHYCLKSOURCE_PLL1_DIV2: /* PLL1 P divider clock div 2 selected as USB PHY clock */
        /* Enable P Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009a44:	4b14      	ldr	r3, [pc, #80]	@ (8009a98 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a48:	4a13      	ldr	r2, [pc, #76]	@ (8009a98 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009a4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a4e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* USB-PHY clock source config set later after clock selection check */
        break;
 8009a50:	e004      	b.n	8009a5c <HAL_RCCEx_PeriphCLKConfig+0xd38>

      default:
        ret = HAL_ERROR;
 8009a52:	2301      	movs	r3, #1
 8009a54:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009a58:	e000      	b.n	8009a5c <HAL_RCCEx_PeriphCLKConfig+0xd38>
        break;
 8009a5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a5c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d10d      	bne.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
    {
      /* Set the source of USBPHY clock*/
      __HAL_RCC_USBPHY_CONFIG(pPeriphClkInit->UsbPhyClockSelection);
 8009a64:	4b0c      	ldr	r3, [pc, #48]	@ (8009a98 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009a66:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009a6a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009a6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a72:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8009a76:	4908      	ldr	r1, [pc, #32]	@ (8009a98 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009a78:	4313      	orrs	r3, r2
 8009a7a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8009a7e:	e003      	b.n	8009a88 <HAL_RCCEx_PeriphCLKConfig+0xd64>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a80:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009a84:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8009a88:	f897 310a 	ldrb.w	r3, [r7, #266]	@ 0x10a
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8009a92:	46bd      	mov	sp, r7
 8009a94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a98:	46020c00 	.word	0x46020c00

08009a9c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b084      	sub	sp, #16
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8009aa4:	4b47      	ldr	r3, [pc, #284]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	4a46      	ldr	r2, [pc, #280]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009aaa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009aae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009ab0:	f7fb f83e 	bl	8004b30 <HAL_GetTick>
 8009ab4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009ab6:	e008      	b.n	8009aca <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009ab8:	f7fb f83a 	bl	8004b30 <HAL_GetTick>
 8009abc:	4602      	mov	r2, r0
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	1ad3      	subs	r3, r2, r3
 8009ac2:	2b02      	cmp	r3, #2
 8009ac4:	d901      	bls.n	8009aca <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009ac6:	2303      	movs	r3, #3
 8009ac8:	e077      	b.n	8009bba <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009aca:	4b3e      	ldr	r3, [pc, #248]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d1f0      	bne.n	8009ab8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8009ad6:	4b3b      	ldr	r3, [pc, #236]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ada:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009ade:	f023 0303 	bic.w	r3, r3, #3
 8009ae2:	687a      	ldr	r2, [r7, #4]
 8009ae4:	6811      	ldr	r1, [r2, #0]
 8009ae6:	687a      	ldr	r2, [r7, #4]
 8009ae8:	6852      	ldr	r2, [r2, #4]
 8009aea:	3a01      	subs	r2, #1
 8009aec:	0212      	lsls	r2, r2, #8
 8009aee:	430a      	orrs	r2, r1
 8009af0:	4934      	ldr	r1, [pc, #208]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009af2:	4313      	orrs	r3, r2
 8009af4:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8009af6:	4b33      	ldr	r3, [pc, #204]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009af8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009afa:	4b33      	ldr	r3, [pc, #204]	@ (8009bc8 <RCCEx_PLL2_Config+0x12c>)
 8009afc:	4013      	ands	r3, r2
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	6892      	ldr	r2, [r2, #8]
 8009b02:	3a01      	subs	r2, #1
 8009b04:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009b08:	687a      	ldr	r2, [r7, #4]
 8009b0a:	68d2      	ldr	r2, [r2, #12]
 8009b0c:	3a01      	subs	r2, #1
 8009b0e:	0252      	lsls	r2, r2, #9
 8009b10:	b292      	uxth	r2, r2
 8009b12:	4311      	orrs	r1, r2
 8009b14:	687a      	ldr	r2, [r7, #4]
 8009b16:	6912      	ldr	r2, [r2, #16]
 8009b18:	3a01      	subs	r2, #1
 8009b1a:	0412      	lsls	r2, r2, #16
 8009b1c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009b20:	4311      	orrs	r1, r2
 8009b22:	687a      	ldr	r2, [r7, #4]
 8009b24:	6952      	ldr	r2, [r2, #20]
 8009b26:	3a01      	subs	r2, #1
 8009b28:	0612      	lsls	r2, r2, #24
 8009b2a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009b2e:	430a      	orrs	r2, r1
 8009b30:	4924      	ldr	r1, [pc, #144]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009b32:	4313      	orrs	r3, r2
 8009b34:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009b36:	4b23      	ldr	r3, [pc, #140]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b3a:	f023 020c 	bic.w	r2, r3, #12
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	699b      	ldr	r3, [r3, #24]
 8009b42:	4920      	ldr	r1, [pc, #128]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009b44:	4313      	orrs	r3, r2
 8009b46:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009b48:	4b1e      	ldr	r3, [pc, #120]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	6a1b      	ldr	r3, [r3, #32]
 8009b50:	491c      	ldr	r1, [pc, #112]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009b52:	4313      	orrs	r3, r2
 8009b54:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8009b56:	4b1b      	ldr	r3, [pc, #108]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b5a:	4a1a      	ldr	r2, [pc, #104]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009b5c:	f023 0310 	bic.w	r3, r3, #16
 8009b60:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009b62:	4b18      	ldr	r3, [pc, #96]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009b6a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009b6e:	687a      	ldr	r2, [r7, #4]
 8009b70:	69d2      	ldr	r2, [r2, #28]
 8009b72:	00d2      	lsls	r2, r2, #3
 8009b74:	4913      	ldr	r1, [pc, #76]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009b76:	4313      	orrs	r3, r2
 8009b78:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8009b7a:	4b12      	ldr	r3, [pc, #72]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b7e:	4a11      	ldr	r2, [pc, #68]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009b80:	f043 0310 	orr.w	r3, r3, #16
 8009b84:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8009b86:	4b0f      	ldr	r3, [pc, #60]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009b8c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009b90:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009b92:	f7fa ffcd 	bl	8004b30 <HAL_GetTick>
 8009b96:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009b98:	e008      	b.n	8009bac <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009b9a:	f7fa ffc9 	bl	8004b30 <HAL_GetTick>
 8009b9e:	4602      	mov	r2, r0
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	1ad3      	subs	r3, r2, r3
 8009ba4:	2b02      	cmp	r3, #2
 8009ba6:	d901      	bls.n	8009bac <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009ba8:	2303      	movs	r3, #3
 8009baa:	e006      	b.n	8009bba <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009bac:	4b05      	ldr	r3, [pc, #20]	@ (8009bc4 <RCCEx_PLL2_Config+0x128>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d0f0      	beq.n	8009b9a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8009bb8:	2300      	movs	r3, #0

}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3710      	adds	r7, #16
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}
 8009bc2:	bf00      	nop
 8009bc4:	46020c00 	.word	0x46020c00
 8009bc8:	80800000 	.word	0x80800000

08009bcc <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b084      	sub	sp, #16
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8009bd4:	4b47      	ldr	r3, [pc, #284]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a46      	ldr	r2, [pc, #280]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009bda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009bde:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009be0:	f7fa ffa6 	bl	8004b30 <HAL_GetTick>
 8009be4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009be6:	e008      	b.n	8009bfa <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009be8:	f7fa ffa2 	bl	8004b30 <HAL_GetTick>
 8009bec:	4602      	mov	r2, r0
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	1ad3      	subs	r3, r2, r3
 8009bf2:	2b02      	cmp	r3, #2
 8009bf4:	d901      	bls.n	8009bfa <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009bf6:	2303      	movs	r3, #3
 8009bf8:	e077      	b.n	8009cea <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009bfa:	4b3e      	ldr	r3, [pc, #248]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d1f0      	bne.n	8009be8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8009c06:	4b3b      	ldr	r3, [pc, #236]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c0a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009c0e:	f023 0303 	bic.w	r3, r3, #3
 8009c12:	687a      	ldr	r2, [r7, #4]
 8009c14:	6811      	ldr	r1, [r2, #0]
 8009c16:	687a      	ldr	r2, [r7, #4]
 8009c18:	6852      	ldr	r2, [r2, #4]
 8009c1a:	3a01      	subs	r2, #1
 8009c1c:	0212      	lsls	r2, r2, #8
 8009c1e:	430a      	orrs	r2, r1
 8009c20:	4934      	ldr	r1, [pc, #208]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009c22:	4313      	orrs	r3, r2
 8009c24:	630b      	str	r3, [r1, #48]	@ 0x30
 8009c26:	4b33      	ldr	r3, [pc, #204]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009c28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c2a:	4b33      	ldr	r3, [pc, #204]	@ (8009cf8 <RCCEx_PLL3_Config+0x12c>)
 8009c2c:	4013      	ands	r3, r2
 8009c2e:	687a      	ldr	r2, [r7, #4]
 8009c30:	6892      	ldr	r2, [r2, #8]
 8009c32:	3a01      	subs	r2, #1
 8009c34:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009c38:	687a      	ldr	r2, [r7, #4]
 8009c3a:	68d2      	ldr	r2, [r2, #12]
 8009c3c:	3a01      	subs	r2, #1
 8009c3e:	0252      	lsls	r2, r2, #9
 8009c40:	b292      	uxth	r2, r2
 8009c42:	4311      	orrs	r1, r2
 8009c44:	687a      	ldr	r2, [r7, #4]
 8009c46:	6912      	ldr	r2, [r2, #16]
 8009c48:	3a01      	subs	r2, #1
 8009c4a:	0412      	lsls	r2, r2, #16
 8009c4c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009c50:	4311      	orrs	r1, r2
 8009c52:	687a      	ldr	r2, [r7, #4]
 8009c54:	6952      	ldr	r2, [r2, #20]
 8009c56:	3a01      	subs	r2, #1
 8009c58:	0612      	lsls	r2, r2, #24
 8009c5a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009c5e:	430a      	orrs	r2, r1
 8009c60:	4924      	ldr	r1, [pc, #144]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009c62:	4313      	orrs	r3, r2
 8009c64:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8009c66:	4b23      	ldr	r3, [pc, #140]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c6a:	f023 020c 	bic.w	r2, r3, #12
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	699b      	ldr	r3, [r3, #24]
 8009c72:	4920      	ldr	r1, [pc, #128]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009c74:	4313      	orrs	r3, r2
 8009c76:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8009c78:	4b1e      	ldr	r3, [pc, #120]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009c7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6a1b      	ldr	r3, [r3, #32]
 8009c80:	491c      	ldr	r1, [pc, #112]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009c82:	4313      	orrs	r3, r2
 8009c84:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8009c86:	4b1b      	ldr	r3, [pc, #108]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c8a:	4a1a      	ldr	r2, [pc, #104]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009c8c:	f023 0310 	bic.w	r3, r3, #16
 8009c90:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009c92:	4b18      	ldr	r3, [pc, #96]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009c94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009c9a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009c9e:	687a      	ldr	r2, [r7, #4]
 8009ca0:	69d2      	ldr	r2, [r2, #28]
 8009ca2:	00d2      	lsls	r2, r2, #3
 8009ca4:	4913      	ldr	r1, [pc, #76]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009ca6:	4313      	orrs	r3, r2
 8009ca8:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8009caa:	4b12      	ldr	r3, [pc, #72]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cae:	4a11      	ldr	r2, [pc, #68]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009cb0:	f043 0310 	orr.w	r3, r3, #16
 8009cb4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8009cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	4a0e      	ldr	r2, [pc, #56]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009cbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009cc0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009cc2:	f7fa ff35 	bl	8004b30 <HAL_GetTick>
 8009cc6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009cc8:	e008      	b.n	8009cdc <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009cca:	f7fa ff31 	bl	8004b30 <HAL_GetTick>
 8009cce:	4602      	mov	r2, r0
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	1ad3      	subs	r3, r2, r3
 8009cd4:	2b02      	cmp	r3, #2
 8009cd6:	d901      	bls.n	8009cdc <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009cd8:	2303      	movs	r3, #3
 8009cda:	e006      	b.n	8009cea <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009cdc:	4b05      	ldr	r3, [pc, #20]	@ (8009cf4 <RCCEx_PLL3_Config+0x128>)
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d0f0      	beq.n	8009cca <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8009ce8:	2300      	movs	r3, #0
}
 8009cea:	4618      	mov	r0, r3
 8009cec:	3710      	adds	r7, #16
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}
 8009cf2:	bf00      	nop
 8009cf4:	46020c00 	.word	0x46020c00
 8009cf8:	80800000 	.word	0x80800000

08009cfc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b084      	sub	sp, #16
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8009d04:	2301      	movs	r3, #1
 8009d06:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d07b      	beq.n	8009e06 <HAL_RTC_Init+0x10a>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009d14:	b2db      	uxtb	r3, r3
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d106      	bne.n	8009d28 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f7fa fc2e 	bl	8004584 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2202      	movs	r2, #2
 8009d2c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8009d30:	4b37      	ldr	r3, [pc, #220]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009d32:	68db      	ldr	r3, [r3, #12]
 8009d34:	f003 0310 	and.w	r3, r3, #16
 8009d38:	2b10      	cmp	r3, #16
 8009d3a:	d05b      	beq.n	8009df4 <HAL_RTC_Init+0xf8>
    {
      /* Check that the RTC mode is not 'binary only' */
      if (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY)
 8009d3c:	4b34      	ldr	r3, [pc, #208]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009d3e:	68db      	ldr	r3, [r3, #12]
 8009d40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d48:	d051      	beq.n	8009dee <HAL_RTC_Init+0xf2>
      {
        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009d4a:	4b31      	ldr	r3, [pc, #196]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009d4c:	22ca      	movs	r2, #202	@ 0xca
 8009d4e:	625a      	str	r2, [r3, #36]	@ 0x24
 8009d50:	4b2f      	ldr	r3, [pc, #188]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009d52:	2253      	movs	r2, #83	@ 0x53
 8009d54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enter Initialization mode */
        status = RTC_EnterInitMode(hrtc);
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f000 f9b0 	bl	800a0bc <RTC_EnterInitMode>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 8009d60:	7bfb      	ldrb	r3, [r7, #15]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d13f      	bne.n	8009de6 <HAL_RTC_Init+0xea>
        {
          /* Clear RTC_CR FMT, OSEL and POL Bits */
          CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8009d66:	4b2a      	ldr	r3, [pc, #168]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009d68:	699b      	ldr	r3, [r3, #24]
 8009d6a:	4a29      	ldr	r2, [pc, #164]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009d6c:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8009d70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d74:	6193      	str	r3, [r2, #24]
          /* Set RTC_CR register */
          SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8009d76:	4b26      	ldr	r3, [pc, #152]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009d78:	699a      	ldr	r2, [r3, #24]
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6859      	ldr	r1, [r3, #4]
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	691b      	ldr	r3, [r3, #16]
 8009d82:	4319      	orrs	r1, r3
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	699b      	ldr	r3, [r3, #24]
 8009d88:	430b      	orrs	r3, r1
 8009d8a:	4921      	ldr	r1, [pc, #132]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009d8c:	4313      	orrs	r3, r2
 8009d8e:	618b      	str	r3, [r1, #24]

          /* Configure the RTC PRER */
          WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	68da      	ldr	r2, [r3, #12]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	041b      	lsls	r3, r3, #16
 8009d9a:	491d      	ldr	r1, [pc, #116]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009d9c:	4313      	orrs	r3, r2
 8009d9e:	610b      	str	r3, [r1, #16]

          /* Configure the Binary mode */
          MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8009da0:	4b1b      	ldr	r3, [pc, #108]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009da2:	68db      	ldr	r3, [r3, #12]
 8009da4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009db0:	430b      	orrs	r3, r1
 8009db2:	4917      	ldr	r1, [pc, #92]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009db4:	4313      	orrs	r3, r2
 8009db6:	60cb      	str	r3, [r1, #12]

          /* Exit Initialization mode */
          status = RTC_ExitInitMode(hrtc);
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f000 f9bb 	bl	800a134 <RTC_ExitInitMode>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	73fb      	strb	r3, [r7, #15]

          if (status == HAL_OK)
 8009dc2:	7bfb      	ldrb	r3, [r7, #15]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d10e      	bne.n	8009de6 <HAL_RTC_Init+0xea>
          {
            MODIFY_REG(RTC->CR, \
 8009dc8:	4b11      	ldr	r3, [pc, #68]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009dca:	699b      	ldr	r3, [r3, #24]
 8009dcc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6a19      	ldr	r1, [r3, #32]
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	69db      	ldr	r3, [r3, #28]
 8009dd8:	4319      	orrs	r1, r3
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	695b      	ldr	r3, [r3, #20]
 8009dde:	430b      	orrs	r3, r1
 8009de0:	490b      	ldr	r1, [pc, #44]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009de2:	4313      	orrs	r3, r2
 8009de4:	618b      	str	r3, [r1, #24]
                       hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
          }
        }

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009de6:	4b0a      	ldr	r3, [pc, #40]	@ (8009e10 <HAL_RTC_Init+0x114>)
 8009de8:	22ff      	movs	r2, #255	@ 0xff
 8009dea:	625a      	str	r2, [r3, #36]	@ 0x24
 8009dec:	e004      	b.n	8009df8 <HAL_RTC_Init+0xfc>
      }
      else
      {
        /* The calendar does not need to be initialized as the 'binary only' mode is selected */
        status = HAL_OK;
 8009dee:	2300      	movs	r3, #0
 8009df0:	73fb      	strb	r3, [r7, #15]
 8009df2:	e001      	b.n	8009df8 <HAL_RTC_Init+0xfc>
      }
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8009df4:	2300      	movs	r3, #0
 8009df6:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8009df8:	7bfb      	ldrb	r3, [r7, #15]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d103      	bne.n	8009e06 <HAL_RTC_Init+0x10a>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2201      	movs	r2, #1
 8009e02:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8009e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	3710      	adds	r7, #16
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}
 8009e10:	46007800 	.word	0x46007800

08009e14 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009e14:	b590      	push	{r4, r7, lr}
 8009e16:	b087      	sub	sp, #28
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	60f8      	str	r0, [r7, #12]
 8009e1c:	60b9      	str	r1, [r7, #8]
 8009e1e:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009e26:	2b01      	cmp	r3, #1
 8009e28:	d101      	bne.n	8009e2e <HAL_RTC_SetTime+0x1a>
 8009e2a:	2302      	movs	r3, #2
 8009e2c:	e088      	b.n	8009f40 <HAL_RTC_SetTime+0x12c>
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	2201      	movs	r2, #1
 8009e32:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	2202      	movs	r2, #2
 8009e3a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009e3e:	4b42      	ldr	r3, [pc, #264]	@ (8009f48 <HAL_RTC_SetTime+0x134>)
 8009e40:	22ca      	movs	r2, #202	@ 0xca
 8009e42:	625a      	str	r2, [r3, #36]	@ 0x24
 8009e44:	4b40      	ldr	r3, [pc, #256]	@ (8009f48 <HAL_RTC_SetTime+0x134>)
 8009e46:	2253      	movs	r2, #83	@ 0x53
 8009e48:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009e4a:	68f8      	ldr	r0, [r7, #12]
 8009e4c:	f000 f936 	bl	800a0bc <RTC_EnterInitMode>
 8009e50:	4603      	mov	r3, r0
 8009e52:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8009e54:	7cfb      	ldrb	r3, [r7, #19]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d163      	bne.n	8009f22 <HAL_RTC_SetTime+0x10e>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8009e5a:	4b3b      	ldr	r3, [pc, #236]	@ (8009f48 <HAL_RTC_SetTime+0x134>)
 8009e5c:	68db      	ldr	r3, [r3, #12]
 8009e5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e66:	d057      	beq.n	8009f18 <HAL_RTC_SetTime+0x104>
    {
      if (Format == RTC_FORMAT_BIN)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d125      	bne.n	8009eba <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8009e6e:	4b36      	ldr	r3, [pc, #216]	@ (8009f48 <HAL_RTC_SetTime+0x134>)
 8009e70:	699b      	ldr	r3, [r3, #24]
 8009e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d102      	bne.n	8009e80 <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009e80:	68bb      	ldr	r3, [r7, #8]
 8009e82:	781b      	ldrb	r3, [r3, #0]
 8009e84:	4618      	mov	r0, r3
 8009e86:	f000 f993 	bl	800a1b0 <RTC_ByteToBcd2>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	785b      	ldrb	r3, [r3, #1]
 8009e92:	4618      	mov	r0, r3
 8009e94:	f000 f98c 	bl	800a1b0 <RTC_ByteToBcd2>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009e9c:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8009e9e:	68bb      	ldr	r3, [r7, #8]
 8009ea0:	789b      	ldrb	r3, [r3, #2]
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	f000 f984 	bl	800a1b0 <RTC_ByteToBcd2>
 8009ea8:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009eaa:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	78db      	ldrb	r3, [r3, #3]
 8009eb2:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	617b      	str	r3, [r7, #20]
 8009eb8:	e017      	b.n	8009eea <HAL_RTC_SetTime+0xd6>
      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8009eba:	4b23      	ldr	r3, [pc, #140]	@ (8009f48 <HAL_RTC_SetTime+0x134>)
 8009ebc:	699b      	ldr	r3, [r3, #24]
 8009ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d102      	bne.n	8009ecc <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	781b      	ldrb	r3, [r3, #0]
 8009ed0:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	785b      	ldrb	r3, [r3, #1]
 8009ed6:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009ed8:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8009eda:	68ba      	ldr	r2, [r7, #8]
 8009edc:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009ede:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	78db      	ldrb	r3, [r3, #3]
 8009ee4:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 8009eea:	4a17      	ldr	r2, [pc, #92]	@ (8009f48 <HAL_RTC_SetTime+0x134>)
 8009eec:	697b      	ldr	r3, [r7, #20]
 8009eee:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8009ef2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8009ef6:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8009ef8:	4b13      	ldr	r3, [pc, #76]	@ (8009f48 <HAL_RTC_SetTime+0x134>)
 8009efa:	699b      	ldr	r3, [r3, #24]
 8009efc:	4a12      	ldr	r2, [pc, #72]	@ (8009f48 <HAL_RTC_SetTime+0x134>)
 8009efe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009f02:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8009f04:	4b10      	ldr	r3, [pc, #64]	@ (8009f48 <HAL_RTC_SetTime+0x134>)
 8009f06:	699a      	ldr	r2, [r3, #24]
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	68d9      	ldr	r1, [r3, #12]
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	691b      	ldr	r3, [r3, #16]
 8009f10:	430b      	orrs	r3, r1
 8009f12:	490d      	ldr	r1, [pc, #52]	@ (8009f48 <HAL_RTC_SetTime+0x134>)
 8009f14:	4313      	orrs	r3, r2
 8009f16:	618b      	str	r3, [r1, #24]
    }

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009f18:	68f8      	ldr	r0, [r7, #12]
 8009f1a:	f000 f90b 	bl	800a134 <RTC_ExitInitMode>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009f22:	4b09      	ldr	r3, [pc, #36]	@ (8009f48 <HAL_RTC_SetTime+0x134>)
 8009f24:	22ff      	movs	r2, #255	@ 0xff
 8009f26:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8009f28:	7cfb      	ldrb	r3, [r7, #19]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d103      	bne.n	8009f36 <HAL_RTC_SetTime+0x122>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2201      	movs	r2, #1
 8009f32:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 8009f3e:	7cfb      	ldrb	r3, [r7, #19]
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	371c      	adds	r7, #28
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd90      	pop	{r4, r7, pc}
 8009f48:	46007800 	.word	0x46007800

08009f4c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009f4c:	b590      	push	{r4, r7, lr}
 8009f4e:	b087      	sub	sp, #28
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	60f8      	str	r0, [r7, #12]
 8009f54:	60b9      	str	r1, [r7, #8]
 8009f56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009f5e:	2b01      	cmp	r3, #1
 8009f60:	d101      	bne.n	8009f66 <HAL_RTC_SetDate+0x1a>
 8009f62:	2302      	movs	r3, #2
 8009f64:	e071      	b.n	800a04a <HAL_RTC_SetDate+0xfe>
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	2201      	movs	r2, #1
 8009f6a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	2202      	movs	r2, #2
 8009f72:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d10e      	bne.n	8009f9a <HAL_RTC_SetDate+0x4e>
 8009f7c:	68bb      	ldr	r3, [r7, #8]
 8009f7e:	785b      	ldrb	r3, [r3, #1]
 8009f80:	f003 0310 	and.w	r3, r3, #16
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d008      	beq.n	8009f9a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	785b      	ldrb	r3, [r3, #1]
 8009f8c:	f023 0310 	bic.w	r3, r3, #16
 8009f90:	b2db      	uxtb	r3, r3
 8009f92:	330a      	adds	r3, #10
 8009f94:	b2da      	uxtb	r2, r3
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d11c      	bne.n	8009fda <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8009fa0:	68bb      	ldr	r3, [r7, #8]
 8009fa2:	78db      	ldrb	r3, [r3, #3]
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	f000 f903 	bl	800a1b0 <RTC_ByteToBcd2>
 8009faa:	4603      	mov	r3, r0
 8009fac:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	785b      	ldrb	r3, [r3, #1]
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f000 f8fc 	bl	800a1b0 <RTC_ByteToBcd2>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8009fbc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	789b      	ldrb	r3, [r3, #2]
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f000 f8f4 	bl	800a1b0 <RTC_ByteToBcd2>
 8009fc8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009fca:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8009fce:	68bb      	ldr	r3, [r7, #8]
 8009fd0:	781b      	ldrb	r3, [r3, #0]
 8009fd2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	617b      	str	r3, [r7, #20]
 8009fd8:	e00e      	b.n	8009ff8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	78db      	ldrb	r3, [r3, #3]
 8009fde:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	785b      	ldrb	r3, [r3, #1]
 8009fe4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8009fe6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8009fe8:	68ba      	ldr	r2, [r7, #8]
 8009fea:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8009fec:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	781b      	ldrb	r3, [r3, #0]
 8009ff2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8009ff4:	4313      	orrs	r3, r2
 8009ff6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009ff8:	4b16      	ldr	r3, [pc, #88]	@ (800a054 <HAL_RTC_SetDate+0x108>)
 8009ffa:	22ca      	movs	r2, #202	@ 0xca
 8009ffc:	625a      	str	r2, [r3, #36]	@ 0x24
 8009ffe:	4b15      	ldr	r3, [pc, #84]	@ (800a054 <HAL_RTC_SetDate+0x108>)
 800a000:	2253      	movs	r2, #83	@ 0x53
 800a002:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a004:	68f8      	ldr	r0, [r7, #12]
 800a006:	f000 f859 	bl	800a0bc <RTC_EnterInitMode>
 800a00a:	4603      	mov	r3, r0
 800a00c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800a00e:	7cfb      	ldrb	r3, [r7, #19]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d10b      	bne.n	800a02c <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 800a014:	4a0f      	ldr	r2, [pc, #60]	@ (800a054 <HAL_RTC_SetDate+0x108>)
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a01c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a020:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a022:	68f8      	ldr	r0, [r7, #12]
 800a024:	f000 f886 	bl	800a134 <RTC_ExitInitMode>
 800a028:	4603      	mov	r3, r0
 800a02a:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a02c:	4b09      	ldr	r3, [pc, #36]	@ (800a054 <HAL_RTC_SetDate+0x108>)
 800a02e:	22ff      	movs	r2, #255	@ 0xff
 800a030:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800a032:	7cfb      	ldrb	r3, [r7, #19]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d103      	bne.n	800a040 <HAL_RTC_SetDate+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	2201      	movs	r2, #1
 800a03c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	2200      	movs	r2, #0
 800a044:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 800a048:	7cfb      	ldrb	r3, [r7, #19]
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	371c      	adds	r7, #28
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd90      	pop	{r4, r7, pc}
 800a052:	bf00      	nop
 800a054:	46007800 	.word	0x46007800

0800a058 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b084      	sub	sp, #16
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 800a060:	4b15      	ldr	r3, [pc, #84]	@ (800a0b8 <HAL_RTC_WaitForSynchro+0x60>)
 800a062:	68db      	ldr	r3, [r3, #12]
 800a064:	4a14      	ldr	r2, [pc, #80]	@ (800a0b8 <HAL_RTC_WaitForSynchro+0x60>)
 800a066:	f023 0320 	bic.w	r3, r3, #32
 800a06a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800a06c:	f7fa fd60 	bl	8004b30 <HAL_GetTick>
 800a070:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800a072:	e013      	b.n	800a09c <HAL_RTC_WaitForSynchro+0x44>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a074:	f7fa fd5c 	bl	8004b30 <HAL_GetTick>
 800a078:	4602      	mov	r2, r0
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	1ad3      	subs	r3, r2, r3
 800a07e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a082:	d90b      	bls.n	800a09c <HAL_RTC_WaitForSynchro+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800a084:	4b0c      	ldr	r3, [pc, #48]	@ (800a0b8 <HAL_RTC_WaitForSynchro+0x60>)
 800a086:	68db      	ldr	r3, [r3, #12]
 800a088:	f003 0320 	and.w	r3, r3, #32
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d10c      	bne.n	800a0aa <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2203      	movs	r2, #3
 800a094:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        return HAL_TIMEOUT;
 800a098:	2303      	movs	r3, #3
 800a09a:	e008      	b.n	800a0ae <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800a09c:	4b06      	ldr	r3, [pc, #24]	@ (800a0b8 <HAL_RTC_WaitForSynchro+0x60>)
 800a09e:	68db      	ldr	r3, [r3, #12]
 800a0a0:	f003 0320 	and.w	r3, r3, #32
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d0e5      	beq.n	800a074 <HAL_RTC_WaitForSynchro+0x1c>
 800a0a8:	e000      	b.n	800a0ac <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
 800a0aa:	bf00      	nop
      }
    }
  }

  return HAL_OK;
 800a0ac:	2300      	movs	r3, #0
}
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	3710      	adds	r7, #16
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	bd80      	pop	{r7, pc}
 800a0b6:	bf00      	nop
 800a0b8:	46007800 	.word	0x46007800

0800a0bc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b084      	sub	sp, #16
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800a0c8:	4b19      	ldr	r3, [pc, #100]	@ (800a130 <RTC_EnterInitMode+0x74>)
 800a0ca:	68db      	ldr	r3, [r3, #12]
 800a0cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d128      	bne.n	800a126 <RTC_EnterInitMode+0x6a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800a0d4:	4b16      	ldr	r3, [pc, #88]	@ (800a130 <RTC_EnterInitMode+0x74>)
 800a0d6:	68db      	ldr	r3, [r3, #12]
 800a0d8:	4a15      	ldr	r2, [pc, #84]	@ (800a130 <RTC_EnterInitMode+0x74>)
 800a0da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0de:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800a0e0:	f7fa fd26 	bl	8004b30 <HAL_GetTick>
 800a0e4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800a0e6:	e013      	b.n	800a110 <RTC_EnterInitMode+0x54>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800a0e8:	f7fa fd22 	bl	8004b30 <HAL_GetTick>
 800a0ec:	4602      	mov	r2, r0
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	1ad3      	subs	r3, r2, r3
 800a0f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a0f6:	d90b      	bls.n	800a110 <RTC_EnterInitMode+0x54>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800a0f8:	4b0d      	ldr	r3, [pc, #52]	@ (800a130 <RTC_EnterInitMode+0x74>)
 800a0fa:	68db      	ldr	r3, [r3, #12]
 800a0fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a100:	2b00      	cmp	r3, #0
 800a102:	d10f      	bne.n	800a124 <RTC_EnterInitMode+0x68>
        {
          status = HAL_TIMEOUT;
 800a104:	2303      	movs	r3, #3
 800a106:	73fb      	strb	r3, [r7, #15]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2203      	movs	r2, #3
 800a10c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800a110:	4b07      	ldr	r3, [pc, #28]	@ (800a130 <RTC_EnterInitMode+0x74>)
 800a112:	68db      	ldr	r3, [r3, #12]
 800a114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d104      	bne.n	800a126 <RTC_EnterInitMode+0x6a>
 800a11c:	7bfb      	ldrb	r3, [r7, #15]
 800a11e:	2b03      	cmp	r3, #3
 800a120:	d1e2      	bne.n	800a0e8 <RTC_EnterInitMode+0x2c>
 800a122:	e000      	b.n	800a126 <RTC_EnterInitMode+0x6a>
        }
        else
        {
          break;
 800a124:	bf00      	nop
        }
      }
    }
  }

  return status;
 800a126:	7bfb      	ldrb	r3, [r7, #15]
}
 800a128:	4618      	mov	r0, r3
 800a12a:	3710      	adds	r7, #16
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bd80      	pop	{r7, pc}
 800a130:	46007800 	.word	0x46007800

0800a134 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b084      	sub	sp, #16
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a13c:	2300      	movs	r3, #0
 800a13e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800a140:	4b1a      	ldr	r3, [pc, #104]	@ (800a1ac <RTC_ExitInitMode+0x78>)
 800a142:	68db      	ldr	r3, [r3, #12]
 800a144:	4a19      	ldr	r2, [pc, #100]	@ (800a1ac <RTC_ExitInitMode+0x78>)
 800a146:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a14a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800a14c:	4b17      	ldr	r3, [pc, #92]	@ (800a1ac <RTC_ExitInitMode+0x78>)
 800a14e:	699b      	ldr	r3, [r3, #24]
 800a150:	f003 0320 	and.w	r3, r3, #32
 800a154:	2b00      	cmp	r3, #0
 800a156:	d10c      	bne.n	800a172 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f7ff ff7d 	bl	800a058 <HAL_RTC_WaitForSynchro>
 800a15e:	4603      	mov	r3, r0
 800a160:	2b00      	cmp	r3, #0
 800a162:	d01e      	beq.n	800a1a2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2203      	movs	r2, #3
 800a168:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800a16c:	2303      	movs	r3, #3
 800a16e:	73fb      	strb	r3, [r7, #15]
 800a170:	e017      	b.n	800a1a2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800a172:	4b0e      	ldr	r3, [pc, #56]	@ (800a1ac <RTC_ExitInitMode+0x78>)
 800a174:	699b      	ldr	r3, [r3, #24]
 800a176:	4a0d      	ldr	r2, [pc, #52]	@ (800a1ac <RTC_ExitInitMode+0x78>)
 800a178:	f023 0320 	bic.w	r3, r3, #32
 800a17c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f7ff ff6a 	bl	800a058 <HAL_RTC_WaitForSynchro>
 800a184:	4603      	mov	r3, r0
 800a186:	2b00      	cmp	r3, #0
 800a188:	d005      	beq.n	800a196 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2203      	movs	r2, #3
 800a18e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800a192:	2303      	movs	r3, #3
 800a194:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800a196:	4b05      	ldr	r3, [pc, #20]	@ (800a1ac <RTC_ExitInitMode+0x78>)
 800a198:	699b      	ldr	r3, [r3, #24]
 800a19a:	4a04      	ldr	r2, [pc, #16]	@ (800a1ac <RTC_ExitInitMode+0x78>)
 800a19c:	f043 0320 	orr.w	r3, r3, #32
 800a1a0:	6193      	str	r3, [r2, #24]
  }
  return status;
 800a1a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	3710      	adds	r7, #16
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}
 800a1ac:	46007800 	.word	0x46007800

0800a1b0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b085      	sub	sp, #20
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800a1be:	79fb      	ldrb	r3, [r7, #7]
 800a1c0:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800a1c2:	e005      	b.n	800a1d0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	3301      	adds	r3, #1
 800a1c8:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800a1ca:	7afb      	ldrb	r3, [r7, #11]
 800a1cc:	3b0a      	subs	r3, #10
 800a1ce:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800a1d0:	7afb      	ldrb	r3, [r7, #11]
 800a1d2:	2b09      	cmp	r3, #9
 800a1d4:	d8f6      	bhi.n	800a1c4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	b2db      	uxtb	r3, r3
 800a1da:	011b      	lsls	r3, r3, #4
 800a1dc:	b2da      	uxtb	r2, r3
 800a1de:	7afb      	ldrb	r3, [r7, #11]
 800a1e0:	4313      	orrs	r3, r2
 800a1e2:	b2db      	uxtb	r3, r3
}
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	3714      	adds	r7, #20
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ee:	4770      	bx	lr

0800a1f0 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b087      	sub	sp, #28
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	60f8      	str	r0, [r7, #12]
 800a1f8:	60b9      	str	r1, [r7, #8]
 800a1fa:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 800a1fc:	4b07      	ldr	r3, [pc, #28]	@ (800a21c <HAL_RTCEx_BKUPWrite+0x2c>)
 800a1fe:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800a200:	68bb      	ldr	r3, [r7, #8]
 800a202:	009b      	lsls	r3, r3, #2
 800a204:	697a      	ldr	r2, [r7, #20]
 800a206:	4413      	add	r3, r2
 800a208:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	687a      	ldr	r2, [r7, #4]
 800a20e:	601a      	str	r2, [r3, #0]
}
 800a210:	bf00      	nop
 800a212:	371c      	adds	r7, #28
 800a214:	46bd      	mov	sp, r7
 800a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21a:	4770      	bx	lr
 800a21c:	46007d00 	.word	0x46007d00

0800a220 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800a220:	b480      	push	{r7}
 800a222:	b085      	sub	sp, #20
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
 800a228:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 800a22a:	4b07      	ldr	r3, [pc, #28]	@ (800a248 <HAL_RTCEx_BKUPRead+0x28>)
 800a22c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	009b      	lsls	r3, r3, #2
 800a232:	68fa      	ldr	r2, [r7, #12]
 800a234:	4413      	add	r3, r2
 800a236:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	681b      	ldr	r3, [r3, #0]
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	3714      	adds	r7, #20
 800a240:	46bd      	mov	sp, r7
 800a242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a246:	4770      	bx	lr
 800a248:	46007d00 	.word	0x46007d00

0800a24c <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 800a24c:	b480      	push	{r7}
 800a24e:	b083      	sub	sp, #12
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCFGR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	681a      	ldr	r2, [r3, #0]
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	685b      	ldr	r3, [r3, #4]
 800a25e:	4910      	ldr	r1, [pc, #64]	@ (800a2a0 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 800a260:	4313      	orrs	r3, r2
 800a262:	61cb      	str	r3, [r1, #28]

  /* TAMP, Monotonic counter and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCFGR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone | \
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	689a      	ldr	r2, [r3, #8]
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	68db      	ldr	r3, [r3, #12]
 800a26c:	431a      	orrs	r2, r3
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	699b      	ldr	r3, [r3, #24]
 800a272:	490c      	ldr	r1, [pc, #48]	@ (800a2a4 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800a274:	4313      	orrs	r3, r2
 800a276:	624b      	str	r3, [r1, #36]	@ 0x24
  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SECCFGR,
 800a278:	4b0a      	ldr	r3, [pc, #40]	@ (800a2a4 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800a27a:	6a1b      	ldr	r3, [r3, #32]
 800a27c:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	6919      	ldr	r1, [r3, #16]
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	695b      	ldr	r3, [r3, #20]
 800a288:	041b      	lsls	r3, r3, #16
 800a28a:	430b      	orrs	r3, r1
 800a28c:	4905      	ldr	r1, [pc, #20]	@ (800a2a4 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800a28e:	4313      	orrs	r3, r2
 800a290:	620b      	str	r3, [r1, #32]
             (TAMP_SECCFGR_BKPRWSEC | TAMP_SECCFGR_BKPWSEC),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SECCFGR_BKPRWSEC_Pos) | \
              (privilegeState->backupRegisterStartZone3 << TAMP_SECCFGR_BKPWSEC_Pos)));

  return HAL_OK;
 800a292:	2300      	movs	r3, #0
}
 800a294:	4618      	mov	r0, r3
 800a296:	370c      	adds	r7, #12
 800a298:	46bd      	mov	sp, r7
 800a29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29e:	4770      	bx	lr
 800a2a0:	46007800 	.word	0x46007800
 800a2a4:	46007c00 	.word	0x46007c00

0800a2a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b082      	sub	sp, #8
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d101      	bne.n	800a2ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	e049      	b.n	800a34e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a2c0:	b2db      	uxtb	r3, r3
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d106      	bne.n	800a2d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f7fa f9a4 	bl	800461c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2202      	movs	r2, #2
 800a2d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681a      	ldr	r2, [r3, #0]
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	3304      	adds	r3, #4
 800a2e4:	4619      	mov	r1, r3
 800a2e6:	4610      	mov	r0, r2
 800a2e8:	f000 f94a 	bl	800a580 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2201      	movs	r2, #1
 800a300:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2201      	movs	r2, #1
 800a308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2201      	movs	r2, #1
 800a310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2201      	movs	r2, #1
 800a318:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2201      	movs	r2, #1
 800a320:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2201      	movs	r2, #1
 800a328:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2201      	movs	r2, #1
 800a330:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2201      	movs	r2, #1
 800a338:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2201      	movs	r2, #1
 800a340:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2201      	movs	r2, #1
 800a348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a34c:	2300      	movs	r3, #0
}
 800a34e:	4618      	mov	r0, r3
 800a350:	3708      	adds	r7, #8
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}
	...

0800a358 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b086      	sub	sp, #24
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	60f8      	str	r0, [r7, #12]
 800a360:	60b9      	str	r1, [r7, #8]
 800a362:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a364:	2300      	movs	r3, #0
 800a366:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a36e:	2b01      	cmp	r3, #1
 800a370:	d101      	bne.n	800a376 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a372:	2302      	movs	r3, #2
 800a374:	e0ff      	b.n	800a576 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	2201      	movs	r2, #1
 800a37a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2b14      	cmp	r3, #20
 800a382:	f200 80f0 	bhi.w	800a566 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a386:	a201      	add	r2, pc, #4	@ (adr r2, 800a38c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a38c:	0800a3e1 	.word	0x0800a3e1
 800a390:	0800a567 	.word	0x0800a567
 800a394:	0800a567 	.word	0x0800a567
 800a398:	0800a567 	.word	0x0800a567
 800a39c:	0800a421 	.word	0x0800a421
 800a3a0:	0800a567 	.word	0x0800a567
 800a3a4:	0800a567 	.word	0x0800a567
 800a3a8:	0800a567 	.word	0x0800a567
 800a3ac:	0800a463 	.word	0x0800a463
 800a3b0:	0800a567 	.word	0x0800a567
 800a3b4:	0800a567 	.word	0x0800a567
 800a3b8:	0800a567 	.word	0x0800a567
 800a3bc:	0800a4a3 	.word	0x0800a4a3
 800a3c0:	0800a567 	.word	0x0800a567
 800a3c4:	0800a567 	.word	0x0800a567
 800a3c8:	0800a567 	.word	0x0800a567
 800a3cc:	0800a4e5 	.word	0x0800a4e5
 800a3d0:	0800a567 	.word	0x0800a567
 800a3d4:	0800a567 	.word	0x0800a567
 800a3d8:	0800a567 	.word	0x0800a567
 800a3dc:	0800a525 	.word	0x0800a525
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	68b9      	ldr	r1, [r7, #8]
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	f000 f9ca 	bl	800a780 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	699a      	ldr	r2, [r3, #24]
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f042 0208 	orr.w	r2, r2, #8
 800a3fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	699a      	ldr	r2, [r3, #24]
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f022 0204 	bic.w	r2, r2, #4
 800a40a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	6999      	ldr	r1, [r3, #24]
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	691a      	ldr	r2, [r3, #16]
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	430a      	orrs	r2, r1
 800a41c:	619a      	str	r2, [r3, #24]
      break;
 800a41e:	e0a5      	b.n	800a56c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	68b9      	ldr	r1, [r7, #8]
 800a426:	4618      	mov	r0, r3
 800a428:	f000 fa6e 	bl	800a908 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	699a      	ldr	r2, [r3, #24]
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a43a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	699a      	ldr	r2, [r3, #24]
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a44a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	6999      	ldr	r1, [r3, #24]
 800a452:	68bb      	ldr	r3, [r7, #8]
 800a454:	691b      	ldr	r3, [r3, #16]
 800a456:	021a      	lsls	r2, r3, #8
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	430a      	orrs	r2, r1
 800a45e:	619a      	str	r2, [r3, #24]
      break;
 800a460:	e084      	b.n	800a56c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	68b9      	ldr	r1, [r7, #8]
 800a468:	4618      	mov	r0, r3
 800a46a:	f000 faff 	bl	800aa6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	69da      	ldr	r2, [r3, #28]
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	f042 0208 	orr.w	r2, r2, #8
 800a47c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	69da      	ldr	r2, [r3, #28]
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f022 0204 	bic.w	r2, r2, #4
 800a48c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	69d9      	ldr	r1, [r3, #28]
 800a494:	68bb      	ldr	r3, [r7, #8]
 800a496:	691a      	ldr	r2, [r3, #16]
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	430a      	orrs	r2, r1
 800a49e:	61da      	str	r2, [r3, #28]
      break;
 800a4a0:	e064      	b.n	800a56c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	68b9      	ldr	r1, [r7, #8]
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f000 fb8f 	bl	800abcc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	69da      	ldr	r2, [r3, #28]
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a4bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	69da      	ldr	r2, [r3, #28]
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a4cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	69d9      	ldr	r1, [r3, #28]
 800a4d4:	68bb      	ldr	r3, [r7, #8]
 800a4d6:	691b      	ldr	r3, [r3, #16]
 800a4d8:	021a      	lsls	r2, r3, #8
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	430a      	orrs	r2, r1
 800a4e0:	61da      	str	r2, [r3, #28]
      break;
 800a4e2:	e043      	b.n	800a56c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	68b9      	ldr	r1, [r7, #8]
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	f000 fc20 	bl	800ad30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	f042 0208 	orr.w	r2, r2, #8
 800a4fe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	f022 0204 	bic.w	r2, r2, #4
 800a50e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	691a      	ldr	r2, [r3, #16]
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	430a      	orrs	r2, r1
 800a520:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a522:	e023      	b.n	800a56c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	68b9      	ldr	r1, [r7, #8]
 800a52a:	4618      	mov	r0, r3
 800a52c:	f000 fc82 	bl	800ae34 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a53e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a54e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a556:	68bb      	ldr	r3, [r7, #8]
 800a558:	691b      	ldr	r3, [r3, #16]
 800a55a:	021a      	lsls	r2, r3, #8
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	430a      	orrs	r2, r1
 800a562:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a564:	e002      	b.n	800a56c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a566:	2301      	movs	r3, #1
 800a568:	75fb      	strb	r3, [r7, #23]
      break;
 800a56a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	2200      	movs	r2, #0
 800a570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a574:	7dfb      	ldrb	r3, [r7, #23]
}
 800a576:	4618      	mov	r0, r3
 800a578:	3718      	adds	r7, #24
 800a57a:	46bd      	mov	sp, r7
 800a57c:	bd80      	pop	{r7, pc}
 800a57e:	bf00      	nop

0800a580 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a580:	b480      	push	{r7}
 800a582:	b085      	sub	sp, #20
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
 800a588:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	4a6b      	ldr	r2, [pc, #428]	@ (800a740 <TIM_Base_SetConfig+0x1c0>)
 800a594:	4293      	cmp	r3, r2
 800a596:	d02b      	beq.n	800a5f0 <TIM_Base_SetConfig+0x70>
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	4a6a      	ldr	r2, [pc, #424]	@ (800a744 <TIM_Base_SetConfig+0x1c4>)
 800a59c:	4293      	cmp	r3, r2
 800a59e:	d027      	beq.n	800a5f0 <TIM_Base_SetConfig+0x70>
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5a6:	d023      	beq.n	800a5f0 <TIM_Base_SetConfig+0x70>
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a5ae:	d01f      	beq.n	800a5f0 <TIM_Base_SetConfig+0x70>
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	4a65      	ldr	r2, [pc, #404]	@ (800a748 <TIM_Base_SetConfig+0x1c8>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d01b      	beq.n	800a5f0 <TIM_Base_SetConfig+0x70>
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	4a64      	ldr	r2, [pc, #400]	@ (800a74c <TIM_Base_SetConfig+0x1cc>)
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d017      	beq.n	800a5f0 <TIM_Base_SetConfig+0x70>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	4a63      	ldr	r2, [pc, #396]	@ (800a750 <TIM_Base_SetConfig+0x1d0>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d013      	beq.n	800a5f0 <TIM_Base_SetConfig+0x70>
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	4a62      	ldr	r2, [pc, #392]	@ (800a754 <TIM_Base_SetConfig+0x1d4>)
 800a5cc:	4293      	cmp	r3, r2
 800a5ce:	d00f      	beq.n	800a5f0 <TIM_Base_SetConfig+0x70>
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	4a61      	ldr	r2, [pc, #388]	@ (800a758 <TIM_Base_SetConfig+0x1d8>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d00b      	beq.n	800a5f0 <TIM_Base_SetConfig+0x70>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	4a60      	ldr	r2, [pc, #384]	@ (800a75c <TIM_Base_SetConfig+0x1dc>)
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d007      	beq.n	800a5f0 <TIM_Base_SetConfig+0x70>
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	4a5f      	ldr	r2, [pc, #380]	@ (800a760 <TIM_Base_SetConfig+0x1e0>)
 800a5e4:	4293      	cmp	r3, r2
 800a5e6:	d003      	beq.n	800a5f0 <TIM_Base_SetConfig+0x70>
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	4a5e      	ldr	r2, [pc, #376]	@ (800a764 <TIM_Base_SetConfig+0x1e4>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d108      	bne.n	800a602 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	68fa      	ldr	r2, [r7, #12]
 800a5fe:	4313      	orrs	r3, r2
 800a600:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	4a4e      	ldr	r2, [pc, #312]	@ (800a740 <TIM_Base_SetConfig+0x1c0>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d043      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	4a4d      	ldr	r2, [pc, #308]	@ (800a744 <TIM_Base_SetConfig+0x1c4>)
 800a60e:	4293      	cmp	r3, r2
 800a610:	d03f      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a618:	d03b      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a620:	d037      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	4a48      	ldr	r2, [pc, #288]	@ (800a748 <TIM_Base_SetConfig+0x1c8>)
 800a626:	4293      	cmp	r3, r2
 800a628:	d033      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	4a47      	ldr	r2, [pc, #284]	@ (800a74c <TIM_Base_SetConfig+0x1cc>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	d02f      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	4a46      	ldr	r2, [pc, #280]	@ (800a750 <TIM_Base_SetConfig+0x1d0>)
 800a636:	4293      	cmp	r3, r2
 800a638:	d02b      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	4a45      	ldr	r2, [pc, #276]	@ (800a754 <TIM_Base_SetConfig+0x1d4>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	d027      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	4a44      	ldr	r2, [pc, #272]	@ (800a758 <TIM_Base_SetConfig+0x1d8>)
 800a646:	4293      	cmp	r3, r2
 800a648:	d023      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	4a43      	ldr	r2, [pc, #268]	@ (800a75c <TIM_Base_SetConfig+0x1dc>)
 800a64e:	4293      	cmp	r3, r2
 800a650:	d01f      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	4a42      	ldr	r2, [pc, #264]	@ (800a760 <TIM_Base_SetConfig+0x1e0>)
 800a656:	4293      	cmp	r3, r2
 800a658:	d01b      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	4a41      	ldr	r2, [pc, #260]	@ (800a764 <TIM_Base_SetConfig+0x1e4>)
 800a65e:	4293      	cmp	r3, r2
 800a660:	d017      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	4a40      	ldr	r2, [pc, #256]	@ (800a768 <TIM_Base_SetConfig+0x1e8>)
 800a666:	4293      	cmp	r3, r2
 800a668:	d013      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	4a3f      	ldr	r2, [pc, #252]	@ (800a76c <TIM_Base_SetConfig+0x1ec>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d00f      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	4a3e      	ldr	r2, [pc, #248]	@ (800a770 <TIM_Base_SetConfig+0x1f0>)
 800a676:	4293      	cmp	r3, r2
 800a678:	d00b      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	4a3d      	ldr	r2, [pc, #244]	@ (800a774 <TIM_Base_SetConfig+0x1f4>)
 800a67e:	4293      	cmp	r3, r2
 800a680:	d007      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	4a3c      	ldr	r2, [pc, #240]	@ (800a778 <TIM_Base_SetConfig+0x1f8>)
 800a686:	4293      	cmp	r3, r2
 800a688:	d003      	beq.n	800a692 <TIM_Base_SetConfig+0x112>
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	4a3b      	ldr	r2, [pc, #236]	@ (800a77c <TIM_Base_SetConfig+0x1fc>)
 800a68e:	4293      	cmp	r3, r2
 800a690:	d108      	bne.n	800a6a4 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a698:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	68db      	ldr	r3, [r3, #12]
 800a69e:	68fa      	ldr	r2, [r7, #12]
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	695b      	ldr	r3, [r3, #20]
 800a6ae:	4313      	orrs	r3, r2
 800a6b0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	689a      	ldr	r2, [r3, #8]
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	4a1e      	ldr	r2, [pc, #120]	@ (800a740 <TIM_Base_SetConfig+0x1c0>)
 800a6c6:	4293      	cmp	r3, r2
 800a6c8:	d023      	beq.n	800a712 <TIM_Base_SetConfig+0x192>
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	4a1d      	ldr	r2, [pc, #116]	@ (800a744 <TIM_Base_SetConfig+0x1c4>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	d01f      	beq.n	800a712 <TIM_Base_SetConfig+0x192>
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	4a22      	ldr	r2, [pc, #136]	@ (800a760 <TIM_Base_SetConfig+0x1e0>)
 800a6d6:	4293      	cmp	r3, r2
 800a6d8:	d01b      	beq.n	800a712 <TIM_Base_SetConfig+0x192>
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	4a21      	ldr	r2, [pc, #132]	@ (800a764 <TIM_Base_SetConfig+0x1e4>)
 800a6de:	4293      	cmp	r3, r2
 800a6e0:	d017      	beq.n	800a712 <TIM_Base_SetConfig+0x192>
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	4a20      	ldr	r2, [pc, #128]	@ (800a768 <TIM_Base_SetConfig+0x1e8>)
 800a6e6:	4293      	cmp	r3, r2
 800a6e8:	d013      	beq.n	800a712 <TIM_Base_SetConfig+0x192>
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	4a1f      	ldr	r2, [pc, #124]	@ (800a76c <TIM_Base_SetConfig+0x1ec>)
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d00f      	beq.n	800a712 <TIM_Base_SetConfig+0x192>
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	4a1e      	ldr	r2, [pc, #120]	@ (800a770 <TIM_Base_SetConfig+0x1f0>)
 800a6f6:	4293      	cmp	r3, r2
 800a6f8:	d00b      	beq.n	800a712 <TIM_Base_SetConfig+0x192>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	4a1d      	ldr	r2, [pc, #116]	@ (800a774 <TIM_Base_SetConfig+0x1f4>)
 800a6fe:	4293      	cmp	r3, r2
 800a700:	d007      	beq.n	800a712 <TIM_Base_SetConfig+0x192>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	4a1c      	ldr	r2, [pc, #112]	@ (800a778 <TIM_Base_SetConfig+0x1f8>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d003      	beq.n	800a712 <TIM_Base_SetConfig+0x192>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	4a1b      	ldr	r2, [pc, #108]	@ (800a77c <TIM_Base_SetConfig+0x1fc>)
 800a70e:	4293      	cmp	r3, r2
 800a710:	d103      	bne.n	800a71a <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	691a      	ldr	r2, [r3, #16]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f043 0204 	orr.w	r2, r3, #4
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2201      	movs	r2, #1
 800a72a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	68fa      	ldr	r2, [r7, #12]
 800a730:	601a      	str	r2, [r3, #0]
}
 800a732:	bf00      	nop
 800a734:	3714      	adds	r7, #20
 800a736:	46bd      	mov	sp, r7
 800a738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73c:	4770      	bx	lr
 800a73e:	bf00      	nop
 800a740:	40012c00 	.word	0x40012c00
 800a744:	50012c00 	.word	0x50012c00
 800a748:	40000400 	.word	0x40000400
 800a74c:	50000400 	.word	0x50000400
 800a750:	40000800 	.word	0x40000800
 800a754:	50000800 	.word	0x50000800
 800a758:	40000c00 	.word	0x40000c00
 800a75c:	50000c00 	.word	0x50000c00
 800a760:	40013400 	.word	0x40013400
 800a764:	50013400 	.word	0x50013400
 800a768:	40014000 	.word	0x40014000
 800a76c:	50014000 	.word	0x50014000
 800a770:	40014400 	.word	0x40014400
 800a774:	50014400 	.word	0x50014400
 800a778:	40014800 	.word	0x40014800
 800a77c:	50014800 	.word	0x50014800

0800a780 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a780:	b480      	push	{r7}
 800a782:	b087      	sub	sp, #28
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
 800a788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6a1b      	ldr	r3, [r3, #32]
 800a78e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6a1b      	ldr	r3, [r3, #32]
 800a794:	f023 0201 	bic.w	r2, r3, #1
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	685b      	ldr	r3, [r3, #4]
 800a7a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	699b      	ldr	r3, [r3, #24]
 800a7a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a7ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f023 0303 	bic.w	r3, r3, #3
 800a7ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	68fa      	ldr	r2, [r7, #12]
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a7c6:	697b      	ldr	r3, [r7, #20]
 800a7c8:	f023 0302 	bic.w	r3, r3, #2
 800a7cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	689b      	ldr	r3, [r3, #8]
 800a7d2:	697a      	ldr	r2, [r7, #20]
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	4a41      	ldr	r2, [pc, #260]	@ (800a8e0 <TIM_OC1_SetConfig+0x160>)
 800a7dc:	4293      	cmp	r3, r2
 800a7de:	d023      	beq.n	800a828 <TIM_OC1_SetConfig+0xa8>
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	4a40      	ldr	r2, [pc, #256]	@ (800a8e4 <TIM_OC1_SetConfig+0x164>)
 800a7e4:	4293      	cmp	r3, r2
 800a7e6:	d01f      	beq.n	800a828 <TIM_OC1_SetConfig+0xa8>
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	4a3f      	ldr	r2, [pc, #252]	@ (800a8e8 <TIM_OC1_SetConfig+0x168>)
 800a7ec:	4293      	cmp	r3, r2
 800a7ee:	d01b      	beq.n	800a828 <TIM_OC1_SetConfig+0xa8>
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	4a3e      	ldr	r2, [pc, #248]	@ (800a8ec <TIM_OC1_SetConfig+0x16c>)
 800a7f4:	4293      	cmp	r3, r2
 800a7f6:	d017      	beq.n	800a828 <TIM_OC1_SetConfig+0xa8>
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	4a3d      	ldr	r2, [pc, #244]	@ (800a8f0 <TIM_OC1_SetConfig+0x170>)
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d013      	beq.n	800a828 <TIM_OC1_SetConfig+0xa8>
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	4a3c      	ldr	r2, [pc, #240]	@ (800a8f4 <TIM_OC1_SetConfig+0x174>)
 800a804:	4293      	cmp	r3, r2
 800a806:	d00f      	beq.n	800a828 <TIM_OC1_SetConfig+0xa8>
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	4a3b      	ldr	r2, [pc, #236]	@ (800a8f8 <TIM_OC1_SetConfig+0x178>)
 800a80c:	4293      	cmp	r3, r2
 800a80e:	d00b      	beq.n	800a828 <TIM_OC1_SetConfig+0xa8>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	4a3a      	ldr	r2, [pc, #232]	@ (800a8fc <TIM_OC1_SetConfig+0x17c>)
 800a814:	4293      	cmp	r3, r2
 800a816:	d007      	beq.n	800a828 <TIM_OC1_SetConfig+0xa8>
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	4a39      	ldr	r2, [pc, #228]	@ (800a900 <TIM_OC1_SetConfig+0x180>)
 800a81c:	4293      	cmp	r3, r2
 800a81e:	d003      	beq.n	800a828 <TIM_OC1_SetConfig+0xa8>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	4a38      	ldr	r2, [pc, #224]	@ (800a904 <TIM_OC1_SetConfig+0x184>)
 800a824:	4293      	cmp	r3, r2
 800a826:	d10e      	bne.n	800a846 <TIM_OC1_SetConfig+0xc6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	6a1b      	ldr	r3, [r3, #32]
 800a82c:	f023 0204 	bic.w	r2, r3, #4
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	f023 0308 	bic.w	r3, r3, #8
 800a83a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	68db      	ldr	r3, [r3, #12]
 800a840:	697a      	ldr	r2, [r7, #20]
 800a842:	4313      	orrs	r3, r2
 800a844:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	4a25      	ldr	r2, [pc, #148]	@ (800a8e0 <TIM_OC1_SetConfig+0x160>)
 800a84a:	4293      	cmp	r3, r2
 800a84c:	d023      	beq.n	800a896 <TIM_OC1_SetConfig+0x116>
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	4a24      	ldr	r2, [pc, #144]	@ (800a8e4 <TIM_OC1_SetConfig+0x164>)
 800a852:	4293      	cmp	r3, r2
 800a854:	d01f      	beq.n	800a896 <TIM_OC1_SetConfig+0x116>
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	4a23      	ldr	r2, [pc, #140]	@ (800a8e8 <TIM_OC1_SetConfig+0x168>)
 800a85a:	4293      	cmp	r3, r2
 800a85c:	d01b      	beq.n	800a896 <TIM_OC1_SetConfig+0x116>
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	4a22      	ldr	r2, [pc, #136]	@ (800a8ec <TIM_OC1_SetConfig+0x16c>)
 800a862:	4293      	cmp	r3, r2
 800a864:	d017      	beq.n	800a896 <TIM_OC1_SetConfig+0x116>
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	4a21      	ldr	r2, [pc, #132]	@ (800a8f0 <TIM_OC1_SetConfig+0x170>)
 800a86a:	4293      	cmp	r3, r2
 800a86c:	d013      	beq.n	800a896 <TIM_OC1_SetConfig+0x116>
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	4a20      	ldr	r2, [pc, #128]	@ (800a8f4 <TIM_OC1_SetConfig+0x174>)
 800a872:	4293      	cmp	r3, r2
 800a874:	d00f      	beq.n	800a896 <TIM_OC1_SetConfig+0x116>
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	4a1f      	ldr	r2, [pc, #124]	@ (800a8f8 <TIM_OC1_SetConfig+0x178>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d00b      	beq.n	800a896 <TIM_OC1_SetConfig+0x116>
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	4a1e      	ldr	r2, [pc, #120]	@ (800a8fc <TIM_OC1_SetConfig+0x17c>)
 800a882:	4293      	cmp	r3, r2
 800a884:	d007      	beq.n	800a896 <TIM_OC1_SetConfig+0x116>
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	4a1d      	ldr	r2, [pc, #116]	@ (800a900 <TIM_OC1_SetConfig+0x180>)
 800a88a:	4293      	cmp	r3, r2
 800a88c:	d003      	beq.n	800a896 <TIM_OC1_SetConfig+0x116>
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	4a1c      	ldr	r2, [pc, #112]	@ (800a904 <TIM_OC1_SetConfig+0x184>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d111      	bne.n	800a8ba <TIM_OC1_SetConfig+0x13a>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a896:	693b      	ldr	r3, [r7, #16]
 800a898:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a89c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a89e:	693b      	ldr	r3, [r7, #16]
 800a8a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a8a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	695b      	ldr	r3, [r3, #20]
 800a8aa:	693a      	ldr	r2, [r7, #16]
 800a8ac:	4313      	orrs	r3, r2
 800a8ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	699b      	ldr	r3, [r3, #24]
 800a8b4:	693a      	ldr	r2, [r7, #16]
 800a8b6:	4313      	orrs	r3, r2
 800a8b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	693a      	ldr	r2, [r7, #16]
 800a8be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	68fa      	ldr	r2, [r7, #12]
 800a8c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	685a      	ldr	r2, [r3, #4]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	697a      	ldr	r2, [r7, #20]
 800a8d2:	621a      	str	r2, [r3, #32]
}
 800a8d4:	bf00      	nop
 800a8d6:	371c      	adds	r7, #28
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8de:	4770      	bx	lr
 800a8e0:	40012c00 	.word	0x40012c00
 800a8e4:	50012c00 	.word	0x50012c00
 800a8e8:	40013400 	.word	0x40013400
 800a8ec:	50013400 	.word	0x50013400
 800a8f0:	40014000 	.word	0x40014000
 800a8f4:	50014000 	.word	0x50014000
 800a8f8:	40014400 	.word	0x40014400
 800a8fc:	50014400 	.word	0x50014400
 800a900:	40014800 	.word	0x40014800
 800a904:	50014800 	.word	0x50014800

0800a908 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a908:	b480      	push	{r7}
 800a90a:	b087      	sub	sp, #28
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
 800a910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	6a1b      	ldr	r3, [r3, #32]
 800a916:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6a1b      	ldr	r3, [r3, #32]
 800a91c:	f023 0210 	bic.w	r2, r3, #16
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	685b      	ldr	r3, [r3, #4]
 800a928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	699b      	ldr	r3, [r3, #24]
 800a92e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a936:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a93a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a942:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	021b      	lsls	r3, r3, #8
 800a94a:	68fa      	ldr	r2, [r7, #12]
 800a94c:	4313      	orrs	r3, r2
 800a94e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	f023 0320 	bic.w	r3, r3, #32
 800a956:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	689b      	ldr	r3, [r3, #8]
 800a95c:	011b      	lsls	r3, r3, #4
 800a95e:	697a      	ldr	r2, [r7, #20]
 800a960:	4313      	orrs	r3, r2
 800a962:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	4a37      	ldr	r2, [pc, #220]	@ (800aa44 <TIM_OC2_SetConfig+0x13c>)
 800a968:	4293      	cmp	r3, r2
 800a96a:	d00b      	beq.n	800a984 <TIM_OC2_SetConfig+0x7c>
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	4a36      	ldr	r2, [pc, #216]	@ (800aa48 <TIM_OC2_SetConfig+0x140>)
 800a970:	4293      	cmp	r3, r2
 800a972:	d007      	beq.n	800a984 <TIM_OC2_SetConfig+0x7c>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	4a35      	ldr	r2, [pc, #212]	@ (800aa4c <TIM_OC2_SetConfig+0x144>)
 800a978:	4293      	cmp	r3, r2
 800a97a:	d003      	beq.n	800a984 <TIM_OC2_SetConfig+0x7c>
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	4a34      	ldr	r2, [pc, #208]	@ (800aa50 <TIM_OC2_SetConfig+0x148>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d10f      	bne.n	800a9a4 <TIM_OC2_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	6a1b      	ldr	r3, [r3, #32]
 800a988:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a996:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a998:	683b      	ldr	r3, [r7, #0]
 800a99a:	68db      	ldr	r3, [r3, #12]
 800a99c:	011b      	lsls	r3, r3, #4
 800a99e:	697a      	ldr	r2, [r7, #20]
 800a9a0:	4313      	orrs	r3, r2
 800a9a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	4a27      	ldr	r2, [pc, #156]	@ (800aa44 <TIM_OC2_SetConfig+0x13c>)
 800a9a8:	4293      	cmp	r3, r2
 800a9aa:	d023      	beq.n	800a9f4 <TIM_OC2_SetConfig+0xec>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	4a26      	ldr	r2, [pc, #152]	@ (800aa48 <TIM_OC2_SetConfig+0x140>)
 800a9b0:	4293      	cmp	r3, r2
 800a9b2:	d01f      	beq.n	800a9f4 <TIM_OC2_SetConfig+0xec>
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	4a25      	ldr	r2, [pc, #148]	@ (800aa4c <TIM_OC2_SetConfig+0x144>)
 800a9b8:	4293      	cmp	r3, r2
 800a9ba:	d01b      	beq.n	800a9f4 <TIM_OC2_SetConfig+0xec>
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	4a24      	ldr	r2, [pc, #144]	@ (800aa50 <TIM_OC2_SetConfig+0x148>)
 800a9c0:	4293      	cmp	r3, r2
 800a9c2:	d017      	beq.n	800a9f4 <TIM_OC2_SetConfig+0xec>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	4a23      	ldr	r2, [pc, #140]	@ (800aa54 <TIM_OC2_SetConfig+0x14c>)
 800a9c8:	4293      	cmp	r3, r2
 800a9ca:	d013      	beq.n	800a9f4 <TIM_OC2_SetConfig+0xec>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	4a22      	ldr	r2, [pc, #136]	@ (800aa58 <TIM_OC2_SetConfig+0x150>)
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d00f      	beq.n	800a9f4 <TIM_OC2_SetConfig+0xec>
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	4a21      	ldr	r2, [pc, #132]	@ (800aa5c <TIM_OC2_SetConfig+0x154>)
 800a9d8:	4293      	cmp	r3, r2
 800a9da:	d00b      	beq.n	800a9f4 <TIM_OC2_SetConfig+0xec>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	4a20      	ldr	r2, [pc, #128]	@ (800aa60 <TIM_OC2_SetConfig+0x158>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d007      	beq.n	800a9f4 <TIM_OC2_SetConfig+0xec>
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	4a1f      	ldr	r2, [pc, #124]	@ (800aa64 <TIM_OC2_SetConfig+0x15c>)
 800a9e8:	4293      	cmp	r3, r2
 800a9ea:	d003      	beq.n	800a9f4 <TIM_OC2_SetConfig+0xec>
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	4a1e      	ldr	r2, [pc, #120]	@ (800aa68 <TIM_OC2_SetConfig+0x160>)
 800a9f0:	4293      	cmp	r3, r2
 800a9f2:	d113      	bne.n	800aa1c <TIM_OC2_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a9f4:	693b      	ldr	r3, [r7, #16]
 800a9f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a9fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a9fc:	693b      	ldr	r3, [r7, #16]
 800a9fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800aa02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	695b      	ldr	r3, [r3, #20]
 800aa08:	009b      	lsls	r3, r3, #2
 800aa0a:	693a      	ldr	r2, [r7, #16]
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	699b      	ldr	r3, [r3, #24]
 800aa14:	009b      	lsls	r3, r3, #2
 800aa16:	693a      	ldr	r2, [r7, #16]
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	693a      	ldr	r2, [r7, #16]
 800aa20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	68fa      	ldr	r2, [r7, #12]
 800aa26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	685a      	ldr	r2, [r3, #4]
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	697a      	ldr	r2, [r7, #20]
 800aa34:	621a      	str	r2, [r3, #32]
}
 800aa36:	bf00      	nop
 800aa38:	371c      	adds	r7, #28
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa40:	4770      	bx	lr
 800aa42:	bf00      	nop
 800aa44:	40012c00 	.word	0x40012c00
 800aa48:	50012c00 	.word	0x50012c00
 800aa4c:	40013400 	.word	0x40013400
 800aa50:	50013400 	.word	0x50013400
 800aa54:	40014000 	.word	0x40014000
 800aa58:	50014000 	.word	0x50014000
 800aa5c:	40014400 	.word	0x40014400
 800aa60:	50014400 	.word	0x50014400
 800aa64:	40014800 	.word	0x40014800
 800aa68:	50014800 	.word	0x50014800

0800aa6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aa6c:	b480      	push	{r7}
 800aa6e:	b087      	sub	sp, #28
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	6a1b      	ldr	r3, [r3, #32]
 800aa7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	6a1b      	ldr	r3, [r3, #32]
 800aa80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	685b      	ldr	r3, [r3, #4]
 800aa8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	69db      	ldr	r3, [r3, #28]
 800aa92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aa9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	f023 0303 	bic.w	r3, r3, #3
 800aaa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	68fa      	ldr	r2, [r7, #12]
 800aaae:	4313      	orrs	r3, r2
 800aab0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800aab2:	697b      	ldr	r3, [r7, #20]
 800aab4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800aab8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	689b      	ldr	r3, [r3, #8]
 800aabe:	021b      	lsls	r3, r3, #8
 800aac0:	697a      	ldr	r2, [r7, #20]
 800aac2:	4313      	orrs	r3, r2
 800aac4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	4a36      	ldr	r2, [pc, #216]	@ (800aba4 <TIM_OC3_SetConfig+0x138>)
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d00b      	beq.n	800aae6 <TIM_OC3_SetConfig+0x7a>
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	4a35      	ldr	r2, [pc, #212]	@ (800aba8 <TIM_OC3_SetConfig+0x13c>)
 800aad2:	4293      	cmp	r3, r2
 800aad4:	d007      	beq.n	800aae6 <TIM_OC3_SetConfig+0x7a>
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	4a34      	ldr	r2, [pc, #208]	@ (800abac <TIM_OC3_SetConfig+0x140>)
 800aada:	4293      	cmp	r3, r2
 800aadc:	d003      	beq.n	800aae6 <TIM_OC3_SetConfig+0x7a>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	4a33      	ldr	r2, [pc, #204]	@ (800abb0 <TIM_OC3_SetConfig+0x144>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d10f      	bne.n	800ab06 <TIM_OC3_SetConfig+0x9a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6a1b      	ldr	r3, [r3, #32]
 800aaea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800aaf2:	697b      	ldr	r3, [r7, #20]
 800aaf4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800aaf8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	68db      	ldr	r3, [r3, #12]
 800aafe:	021b      	lsls	r3, r3, #8
 800ab00:	697a      	ldr	r2, [r7, #20]
 800ab02:	4313      	orrs	r3, r2
 800ab04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	4a26      	ldr	r2, [pc, #152]	@ (800aba4 <TIM_OC3_SetConfig+0x138>)
 800ab0a:	4293      	cmp	r3, r2
 800ab0c:	d023      	beq.n	800ab56 <TIM_OC3_SetConfig+0xea>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	4a25      	ldr	r2, [pc, #148]	@ (800aba8 <TIM_OC3_SetConfig+0x13c>)
 800ab12:	4293      	cmp	r3, r2
 800ab14:	d01f      	beq.n	800ab56 <TIM_OC3_SetConfig+0xea>
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	4a24      	ldr	r2, [pc, #144]	@ (800abac <TIM_OC3_SetConfig+0x140>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d01b      	beq.n	800ab56 <TIM_OC3_SetConfig+0xea>
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	4a23      	ldr	r2, [pc, #140]	@ (800abb0 <TIM_OC3_SetConfig+0x144>)
 800ab22:	4293      	cmp	r3, r2
 800ab24:	d017      	beq.n	800ab56 <TIM_OC3_SetConfig+0xea>
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	4a22      	ldr	r2, [pc, #136]	@ (800abb4 <TIM_OC3_SetConfig+0x148>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d013      	beq.n	800ab56 <TIM_OC3_SetConfig+0xea>
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	4a21      	ldr	r2, [pc, #132]	@ (800abb8 <TIM_OC3_SetConfig+0x14c>)
 800ab32:	4293      	cmp	r3, r2
 800ab34:	d00f      	beq.n	800ab56 <TIM_OC3_SetConfig+0xea>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	4a20      	ldr	r2, [pc, #128]	@ (800abbc <TIM_OC3_SetConfig+0x150>)
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d00b      	beq.n	800ab56 <TIM_OC3_SetConfig+0xea>
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	4a1f      	ldr	r2, [pc, #124]	@ (800abc0 <TIM_OC3_SetConfig+0x154>)
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d007      	beq.n	800ab56 <TIM_OC3_SetConfig+0xea>
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	4a1e      	ldr	r2, [pc, #120]	@ (800abc4 <TIM_OC3_SetConfig+0x158>)
 800ab4a:	4293      	cmp	r3, r2
 800ab4c:	d003      	beq.n	800ab56 <TIM_OC3_SetConfig+0xea>
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	4a1d      	ldr	r2, [pc, #116]	@ (800abc8 <TIM_OC3_SetConfig+0x15c>)
 800ab52:	4293      	cmp	r3, r2
 800ab54:	d113      	bne.n	800ab7e <TIM_OC3_SetConfig+0x112>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ab56:	693b      	ldr	r3, [r7, #16]
 800ab58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ab5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ab5e:	693b      	ldr	r3, [r7, #16]
 800ab60:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ab64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	695b      	ldr	r3, [r3, #20]
 800ab6a:	011b      	lsls	r3, r3, #4
 800ab6c:	693a      	ldr	r2, [r7, #16]
 800ab6e:	4313      	orrs	r3, r2
 800ab70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	699b      	ldr	r3, [r3, #24]
 800ab76:	011b      	lsls	r3, r3, #4
 800ab78:	693a      	ldr	r2, [r7, #16]
 800ab7a:	4313      	orrs	r3, r2
 800ab7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	693a      	ldr	r2, [r7, #16]
 800ab82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	68fa      	ldr	r2, [r7, #12]
 800ab88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	685a      	ldr	r2, [r3, #4]
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	697a      	ldr	r2, [r7, #20]
 800ab96:	621a      	str	r2, [r3, #32]
}
 800ab98:	bf00      	nop
 800ab9a:	371c      	adds	r7, #28
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba2:	4770      	bx	lr
 800aba4:	40012c00 	.word	0x40012c00
 800aba8:	50012c00 	.word	0x50012c00
 800abac:	40013400 	.word	0x40013400
 800abb0:	50013400 	.word	0x50013400
 800abb4:	40014000 	.word	0x40014000
 800abb8:	50014000 	.word	0x50014000
 800abbc:	40014400 	.word	0x40014400
 800abc0:	50014400 	.word	0x50014400
 800abc4:	40014800 	.word	0x40014800
 800abc8:	50014800 	.word	0x50014800

0800abcc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800abcc:	b480      	push	{r7}
 800abce:	b087      	sub	sp, #28
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
 800abd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	6a1b      	ldr	r3, [r3, #32]
 800abda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	6a1b      	ldr	r3, [r3, #32]
 800abe0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	685b      	ldr	r3, [r3, #4]
 800abec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	69db      	ldr	r3, [r3, #28]
 800abf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800abfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800abfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	021b      	lsls	r3, r3, #8
 800ac0e:	68fa      	ldr	r2, [r7, #12]
 800ac10:	4313      	orrs	r3, r2
 800ac12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ac14:	697b      	ldr	r3, [r7, #20]
 800ac16:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ac1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	689b      	ldr	r3, [r3, #8]
 800ac20:	031b      	lsls	r3, r3, #12
 800ac22:	697a      	ldr	r2, [r7, #20]
 800ac24:	4313      	orrs	r3, r2
 800ac26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	4a37      	ldr	r2, [pc, #220]	@ (800ad08 <TIM_OC4_SetConfig+0x13c>)
 800ac2c:	4293      	cmp	r3, r2
 800ac2e:	d00b      	beq.n	800ac48 <TIM_OC4_SetConfig+0x7c>
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	4a36      	ldr	r2, [pc, #216]	@ (800ad0c <TIM_OC4_SetConfig+0x140>)
 800ac34:	4293      	cmp	r3, r2
 800ac36:	d007      	beq.n	800ac48 <TIM_OC4_SetConfig+0x7c>
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	4a35      	ldr	r2, [pc, #212]	@ (800ad10 <TIM_OC4_SetConfig+0x144>)
 800ac3c:	4293      	cmp	r3, r2
 800ac3e:	d003      	beq.n	800ac48 <TIM_OC4_SetConfig+0x7c>
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	4a34      	ldr	r2, [pc, #208]	@ (800ad14 <TIM_OC4_SetConfig+0x148>)
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d10f      	bne.n	800ac68 <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 4N: Reset the CC4NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6a1b      	ldr	r3, [r3, #32]
 800ac4c:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800ac54:	697b      	ldr	r3, [r7, #20]
 800ac56:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ac5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800ac5c:	683b      	ldr	r3, [r7, #0]
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	031b      	lsls	r3, r3, #12
 800ac62:	697a      	ldr	r2, [r7, #20]
 800ac64:	4313      	orrs	r3, r2
 800ac66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	4a27      	ldr	r2, [pc, #156]	@ (800ad08 <TIM_OC4_SetConfig+0x13c>)
 800ac6c:	4293      	cmp	r3, r2
 800ac6e:	d023      	beq.n	800acb8 <TIM_OC4_SetConfig+0xec>
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	4a26      	ldr	r2, [pc, #152]	@ (800ad0c <TIM_OC4_SetConfig+0x140>)
 800ac74:	4293      	cmp	r3, r2
 800ac76:	d01f      	beq.n	800acb8 <TIM_OC4_SetConfig+0xec>
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	4a25      	ldr	r2, [pc, #148]	@ (800ad10 <TIM_OC4_SetConfig+0x144>)
 800ac7c:	4293      	cmp	r3, r2
 800ac7e:	d01b      	beq.n	800acb8 <TIM_OC4_SetConfig+0xec>
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	4a24      	ldr	r2, [pc, #144]	@ (800ad14 <TIM_OC4_SetConfig+0x148>)
 800ac84:	4293      	cmp	r3, r2
 800ac86:	d017      	beq.n	800acb8 <TIM_OC4_SetConfig+0xec>
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	4a23      	ldr	r2, [pc, #140]	@ (800ad18 <TIM_OC4_SetConfig+0x14c>)
 800ac8c:	4293      	cmp	r3, r2
 800ac8e:	d013      	beq.n	800acb8 <TIM_OC4_SetConfig+0xec>
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	4a22      	ldr	r2, [pc, #136]	@ (800ad1c <TIM_OC4_SetConfig+0x150>)
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d00f      	beq.n	800acb8 <TIM_OC4_SetConfig+0xec>
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	4a21      	ldr	r2, [pc, #132]	@ (800ad20 <TIM_OC4_SetConfig+0x154>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d00b      	beq.n	800acb8 <TIM_OC4_SetConfig+0xec>
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	4a20      	ldr	r2, [pc, #128]	@ (800ad24 <TIM_OC4_SetConfig+0x158>)
 800aca4:	4293      	cmp	r3, r2
 800aca6:	d007      	beq.n	800acb8 <TIM_OC4_SetConfig+0xec>
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	4a1f      	ldr	r2, [pc, #124]	@ (800ad28 <TIM_OC4_SetConfig+0x15c>)
 800acac:	4293      	cmp	r3, r2
 800acae:	d003      	beq.n	800acb8 <TIM_OC4_SetConfig+0xec>
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	4a1e      	ldr	r2, [pc, #120]	@ (800ad2c <TIM_OC4_SetConfig+0x160>)
 800acb4:	4293      	cmp	r3, r2
 800acb6:	d113      	bne.n	800ace0 <TIM_OC4_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800acb8:	693b      	ldr	r3, [r7, #16]
 800acba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800acbe:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800acc6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	695b      	ldr	r3, [r3, #20]
 800accc:	019b      	lsls	r3, r3, #6
 800acce:	693a      	ldr	r2, [r7, #16]
 800acd0:	4313      	orrs	r3, r2
 800acd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	699b      	ldr	r3, [r3, #24]
 800acd8:	019b      	lsls	r3, r3, #6
 800acda:	693a      	ldr	r2, [r7, #16]
 800acdc:	4313      	orrs	r3, r2
 800acde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	693a      	ldr	r2, [r7, #16]
 800ace4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	68fa      	ldr	r2, [r7, #12]
 800acea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	685a      	ldr	r2, [r3, #4]
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	697a      	ldr	r2, [r7, #20]
 800acf8:	621a      	str	r2, [r3, #32]
}
 800acfa:	bf00      	nop
 800acfc:	371c      	adds	r7, #28
 800acfe:	46bd      	mov	sp, r7
 800ad00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad04:	4770      	bx	lr
 800ad06:	bf00      	nop
 800ad08:	40012c00 	.word	0x40012c00
 800ad0c:	50012c00 	.word	0x50012c00
 800ad10:	40013400 	.word	0x40013400
 800ad14:	50013400 	.word	0x50013400
 800ad18:	40014000 	.word	0x40014000
 800ad1c:	50014000 	.word	0x50014000
 800ad20:	40014400 	.word	0x40014400
 800ad24:	50014400 	.word	0x50014400
 800ad28:	40014800 	.word	0x40014800
 800ad2c:	50014800 	.word	0x50014800

0800ad30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ad30:	b480      	push	{r7}
 800ad32:	b087      	sub	sp, #28
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
 800ad38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6a1b      	ldr	r3, [r3, #32]
 800ad3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6a1b      	ldr	r3, [r3, #32]
 800ad44:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	685b      	ldr	r3, [r3, #4]
 800ad50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ad5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	68fa      	ldr	r2, [r7, #12]
 800ad6a:	4313      	orrs	r3, r2
 800ad6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ad74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	689b      	ldr	r3, [r3, #8]
 800ad7a:	041b      	lsls	r3, r3, #16
 800ad7c:	693a      	ldr	r2, [r7, #16]
 800ad7e:	4313      	orrs	r3, r2
 800ad80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	4a21      	ldr	r2, [pc, #132]	@ (800ae0c <TIM_OC5_SetConfig+0xdc>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d023      	beq.n	800add2 <TIM_OC5_SetConfig+0xa2>
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	4a20      	ldr	r2, [pc, #128]	@ (800ae10 <TIM_OC5_SetConfig+0xe0>)
 800ad8e:	4293      	cmp	r3, r2
 800ad90:	d01f      	beq.n	800add2 <TIM_OC5_SetConfig+0xa2>
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	4a1f      	ldr	r2, [pc, #124]	@ (800ae14 <TIM_OC5_SetConfig+0xe4>)
 800ad96:	4293      	cmp	r3, r2
 800ad98:	d01b      	beq.n	800add2 <TIM_OC5_SetConfig+0xa2>
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	4a1e      	ldr	r2, [pc, #120]	@ (800ae18 <TIM_OC5_SetConfig+0xe8>)
 800ad9e:	4293      	cmp	r3, r2
 800ada0:	d017      	beq.n	800add2 <TIM_OC5_SetConfig+0xa2>
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	4a1d      	ldr	r2, [pc, #116]	@ (800ae1c <TIM_OC5_SetConfig+0xec>)
 800ada6:	4293      	cmp	r3, r2
 800ada8:	d013      	beq.n	800add2 <TIM_OC5_SetConfig+0xa2>
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	4a1c      	ldr	r2, [pc, #112]	@ (800ae20 <TIM_OC5_SetConfig+0xf0>)
 800adae:	4293      	cmp	r3, r2
 800adb0:	d00f      	beq.n	800add2 <TIM_OC5_SetConfig+0xa2>
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	4a1b      	ldr	r2, [pc, #108]	@ (800ae24 <TIM_OC5_SetConfig+0xf4>)
 800adb6:	4293      	cmp	r3, r2
 800adb8:	d00b      	beq.n	800add2 <TIM_OC5_SetConfig+0xa2>
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	4a1a      	ldr	r2, [pc, #104]	@ (800ae28 <TIM_OC5_SetConfig+0xf8>)
 800adbe:	4293      	cmp	r3, r2
 800adc0:	d007      	beq.n	800add2 <TIM_OC5_SetConfig+0xa2>
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	4a19      	ldr	r2, [pc, #100]	@ (800ae2c <TIM_OC5_SetConfig+0xfc>)
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d003      	beq.n	800add2 <TIM_OC5_SetConfig+0xa2>
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	4a18      	ldr	r2, [pc, #96]	@ (800ae30 <TIM_OC5_SetConfig+0x100>)
 800adce:	4293      	cmp	r3, r2
 800add0:	d109      	bne.n	800ade6 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800add8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	695b      	ldr	r3, [r3, #20]
 800adde:	021b      	lsls	r3, r3, #8
 800ade0:	697a      	ldr	r2, [r7, #20]
 800ade2:	4313      	orrs	r3, r2
 800ade4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	697a      	ldr	r2, [r7, #20]
 800adea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	68fa      	ldr	r2, [r7, #12]
 800adf0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	685a      	ldr	r2, [r3, #4]
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	693a      	ldr	r2, [r7, #16]
 800adfe:	621a      	str	r2, [r3, #32]
}
 800ae00:	bf00      	nop
 800ae02:	371c      	adds	r7, #28
 800ae04:	46bd      	mov	sp, r7
 800ae06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0a:	4770      	bx	lr
 800ae0c:	40012c00 	.word	0x40012c00
 800ae10:	50012c00 	.word	0x50012c00
 800ae14:	40013400 	.word	0x40013400
 800ae18:	50013400 	.word	0x50013400
 800ae1c:	40014000 	.word	0x40014000
 800ae20:	50014000 	.word	0x50014000
 800ae24:	40014400 	.word	0x40014400
 800ae28:	50014400 	.word	0x50014400
 800ae2c:	40014800 	.word	0x40014800
 800ae30:	50014800 	.word	0x50014800

0800ae34 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ae34:	b480      	push	{r7}
 800ae36:	b087      	sub	sp, #28
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
 800ae3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6a1b      	ldr	r3, [r3, #32]
 800ae42:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	6a1b      	ldr	r3, [r3, #32]
 800ae48:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	685b      	ldr	r3, [r3, #4]
 800ae54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ae62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	021b      	lsls	r3, r3, #8
 800ae6e:	68fa      	ldr	r2, [r7, #12]
 800ae70:	4313      	orrs	r3, r2
 800ae72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ae74:	693b      	ldr	r3, [r7, #16]
 800ae76:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ae7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	689b      	ldr	r3, [r3, #8]
 800ae80:	051b      	lsls	r3, r3, #20
 800ae82:	693a      	ldr	r2, [r7, #16]
 800ae84:	4313      	orrs	r3, r2
 800ae86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	4a22      	ldr	r2, [pc, #136]	@ (800af14 <TIM_OC6_SetConfig+0xe0>)
 800ae8c:	4293      	cmp	r3, r2
 800ae8e:	d023      	beq.n	800aed8 <TIM_OC6_SetConfig+0xa4>
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	4a21      	ldr	r2, [pc, #132]	@ (800af18 <TIM_OC6_SetConfig+0xe4>)
 800ae94:	4293      	cmp	r3, r2
 800ae96:	d01f      	beq.n	800aed8 <TIM_OC6_SetConfig+0xa4>
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	4a20      	ldr	r2, [pc, #128]	@ (800af1c <TIM_OC6_SetConfig+0xe8>)
 800ae9c:	4293      	cmp	r3, r2
 800ae9e:	d01b      	beq.n	800aed8 <TIM_OC6_SetConfig+0xa4>
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	4a1f      	ldr	r2, [pc, #124]	@ (800af20 <TIM_OC6_SetConfig+0xec>)
 800aea4:	4293      	cmp	r3, r2
 800aea6:	d017      	beq.n	800aed8 <TIM_OC6_SetConfig+0xa4>
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	4a1e      	ldr	r2, [pc, #120]	@ (800af24 <TIM_OC6_SetConfig+0xf0>)
 800aeac:	4293      	cmp	r3, r2
 800aeae:	d013      	beq.n	800aed8 <TIM_OC6_SetConfig+0xa4>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	4a1d      	ldr	r2, [pc, #116]	@ (800af28 <TIM_OC6_SetConfig+0xf4>)
 800aeb4:	4293      	cmp	r3, r2
 800aeb6:	d00f      	beq.n	800aed8 <TIM_OC6_SetConfig+0xa4>
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	4a1c      	ldr	r2, [pc, #112]	@ (800af2c <TIM_OC6_SetConfig+0xf8>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d00b      	beq.n	800aed8 <TIM_OC6_SetConfig+0xa4>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	4a1b      	ldr	r2, [pc, #108]	@ (800af30 <TIM_OC6_SetConfig+0xfc>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d007      	beq.n	800aed8 <TIM_OC6_SetConfig+0xa4>
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	4a1a      	ldr	r2, [pc, #104]	@ (800af34 <TIM_OC6_SetConfig+0x100>)
 800aecc:	4293      	cmp	r3, r2
 800aece:	d003      	beq.n	800aed8 <TIM_OC6_SetConfig+0xa4>
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	4a19      	ldr	r2, [pc, #100]	@ (800af38 <TIM_OC6_SetConfig+0x104>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d109      	bne.n	800aeec <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800aede:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	695b      	ldr	r3, [r3, #20]
 800aee4:	029b      	lsls	r3, r3, #10
 800aee6:	697a      	ldr	r2, [r7, #20]
 800aee8:	4313      	orrs	r3, r2
 800aeea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	697a      	ldr	r2, [r7, #20]
 800aef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	68fa      	ldr	r2, [r7, #12]
 800aef6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	685a      	ldr	r2, [r3, #4]
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	693a      	ldr	r2, [r7, #16]
 800af04:	621a      	str	r2, [r3, #32]
}
 800af06:	bf00      	nop
 800af08:	371c      	adds	r7, #28
 800af0a:	46bd      	mov	sp, r7
 800af0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af10:	4770      	bx	lr
 800af12:	bf00      	nop
 800af14:	40012c00 	.word	0x40012c00
 800af18:	50012c00 	.word	0x50012c00
 800af1c:	40013400 	.word	0x40013400
 800af20:	50013400 	.word	0x50013400
 800af24:	40014000 	.word	0x40014000
 800af28:	50014000 	.word	0x50014000
 800af2c:	40014400 	.word	0x40014400
 800af30:	50014400 	.word	0x50014400
 800af34:	40014800 	.word	0x40014800
 800af38:	50014800 	.word	0x50014800

0800af3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800af3c:	b480      	push	{r7}
 800af3e:	b085      	sub	sp, #20
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
 800af44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800af4c:	2b01      	cmp	r3, #1
 800af4e:	d101      	bne.n	800af54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800af50:	2302      	movs	r3, #2
 800af52:	e097      	b.n	800b084 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2201      	movs	r2, #1
 800af58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2202      	movs	r2, #2
 800af60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	685b      	ldr	r3, [r3, #4]
 800af6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	689b      	ldr	r3, [r3, #8]
 800af72:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	4a45      	ldr	r2, [pc, #276]	@ (800b090 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800af7a:	4293      	cmp	r3, r2
 800af7c:	d00e      	beq.n	800af9c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	4a44      	ldr	r2, [pc, #272]	@ (800b094 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800af84:	4293      	cmp	r3, r2
 800af86:	d009      	beq.n	800af9c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	4a42      	ldr	r2, [pc, #264]	@ (800b098 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800af8e:	4293      	cmp	r3, r2
 800af90:	d004      	beq.n	800af9c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	4a41      	ldr	r2, [pc, #260]	@ (800b09c <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800af98:	4293      	cmp	r3, r2
 800af9a:	d108      	bne.n	800afae <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800afa2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	685b      	ldr	r3, [r3, #4]
 800afa8:	68fa      	ldr	r2, [r7, #12]
 800afaa:	4313      	orrs	r3, r2
 800afac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800afb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800afb8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	68fa      	ldr	r2, [r7, #12]
 800afc0:	4313      	orrs	r3, r2
 800afc2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	68fa      	ldr	r2, [r7, #12]
 800afca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	4a2f      	ldr	r2, [pc, #188]	@ (800b090 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800afd2:	4293      	cmp	r3, r2
 800afd4:	d040      	beq.n	800b058 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	4a2e      	ldr	r2, [pc, #184]	@ (800b094 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800afdc:	4293      	cmp	r3, r2
 800afde:	d03b      	beq.n	800b058 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800afe8:	d036      	beq.n	800b058 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aff2:	d031      	beq.n	800b058 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	4a29      	ldr	r2, [pc, #164]	@ (800b0a0 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800affa:	4293      	cmp	r3, r2
 800affc:	d02c      	beq.n	800b058 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	4a28      	ldr	r2, [pc, #160]	@ (800b0a4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b004:	4293      	cmp	r3, r2
 800b006:	d027      	beq.n	800b058 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	4a26      	ldr	r2, [pc, #152]	@ (800b0a8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b00e:	4293      	cmp	r3, r2
 800b010:	d022      	beq.n	800b058 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	4a25      	ldr	r2, [pc, #148]	@ (800b0ac <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b018:	4293      	cmp	r3, r2
 800b01a:	d01d      	beq.n	800b058 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	4a23      	ldr	r2, [pc, #140]	@ (800b0b0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b022:	4293      	cmp	r3, r2
 800b024:	d018      	beq.n	800b058 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	4a22      	ldr	r2, [pc, #136]	@ (800b0b4 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d013      	beq.n	800b058 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	4a18      	ldr	r2, [pc, #96]	@ (800b098 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b036:	4293      	cmp	r3, r2
 800b038:	d00e      	beq.n	800b058 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	4a17      	ldr	r2, [pc, #92]	@ (800b09c <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b040:	4293      	cmp	r3, r2
 800b042:	d009      	beq.n	800b058 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	4a1b      	ldr	r2, [pc, #108]	@ (800b0b8 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800b04a:	4293      	cmp	r3, r2
 800b04c:	d004      	beq.n	800b058 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	4a1a      	ldr	r2, [pc, #104]	@ (800b0bc <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800b054:	4293      	cmp	r3, r2
 800b056:	d10c      	bne.n	800b072 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b05e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	689b      	ldr	r3, [r3, #8]
 800b064:	68ba      	ldr	r2, [r7, #8]
 800b066:	4313      	orrs	r3, r2
 800b068:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	68ba      	ldr	r2, [r7, #8]
 800b070:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2201      	movs	r2, #1
 800b076:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	2200      	movs	r2, #0
 800b07e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b082:	2300      	movs	r3, #0
}
 800b084:	4618      	mov	r0, r3
 800b086:	3714      	adds	r7, #20
 800b088:	46bd      	mov	sp, r7
 800b08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08e:	4770      	bx	lr
 800b090:	40012c00 	.word	0x40012c00
 800b094:	50012c00 	.word	0x50012c00
 800b098:	40013400 	.word	0x40013400
 800b09c:	50013400 	.word	0x50013400
 800b0a0:	40000400 	.word	0x40000400
 800b0a4:	50000400 	.word	0x50000400
 800b0a8:	40000800 	.word	0x40000800
 800b0ac:	50000800 	.word	0x50000800
 800b0b0:	40000c00 	.word	0x40000c00
 800b0b4:	50000c00 	.word	0x50000c00
 800b0b8:	40014000 	.word	0x40014000
 800b0bc:	50014000 	.word	0x50014000

0800b0c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b0c0:	b084      	sub	sp, #16
 800b0c2:	b580      	push	{r7, lr}
 800b0c4:	b084      	sub	sp, #16
 800b0c6:	af00      	add	r7, sp, #0
 800b0c8:	6078      	str	r0, [r7, #4]
 800b0ca:	f107 001c 	add.w	r0, r7, #28
 800b0ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800b0d2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800b0d6:	2b03      	cmp	r3, #3
 800b0d8:	d105      	bne.n	800b0e6 <USB_CoreInit+0x26>
  {
    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	68db      	ldr	r3, [r3, #12]
 800b0de:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	60da      	str	r2, [r3, #12]
  }

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800b0e6:	6878      	ldr	r0, [r7, #4]
 800b0e8:	f001 fb30 	bl	800c74c <USB_CoreReset>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	73fb      	strb	r3, [r7, #15]

  if (cfg.dma_enable == 1U)
 800b0f0:	7fbb      	ldrb	r3, [r7, #30]
 800b0f2:	2b01      	cmp	r3, #1
 800b0f4:	d111      	bne.n	800b11a <USB_CoreInit+0x5a>
  {
    USBx->GAHBCFG &= ~(USB_OTG_GAHBCFG_HBSTLEN);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	689b      	ldr	r3, [r3, #8]
 800b0fa:	f023 021e 	bic.w	r2, r3, #30
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_INCR4;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	689b      	ldr	r3, [r3, #8]
 800b106:	f043 0206 	orr.w	r2, r3, #6
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	689b      	ldr	r3, [r3, #8]
 800b112:	f043 0220 	orr.w	r2, r3, #32
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	609a      	str	r2, [r3, #8]
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 800b11a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b11c:	4618      	mov	r0, r3
 800b11e:	3710      	adds	r7, #16
 800b120:	46bd      	mov	sp, r7
 800b122:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b126:	b004      	add	sp, #16
 800b128:	4770      	bx	lr
	...

0800b12c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b12c:	b480      	push	{r7}
 800b12e:	b087      	sub	sp, #28
 800b130:	af00      	add	r7, sp, #0
 800b132:	60f8      	str	r0, [r7, #12]
 800b134:	60b9      	str	r1, [r7, #8]
 800b136:	4613      	mov	r3, r2
 800b138:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b13a:	79fb      	ldrb	r3, [r7, #7]
 800b13c:	2b02      	cmp	r3, #2
 800b13e:	d165      	bne.n	800b20c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	4a41      	ldr	r2, [pc, #260]	@ (800b248 <USB_SetTurnaroundTime+0x11c>)
 800b144:	4293      	cmp	r3, r2
 800b146:	d906      	bls.n	800b156 <USB_SetTurnaroundTime+0x2a>
 800b148:	68bb      	ldr	r3, [r7, #8]
 800b14a:	4a40      	ldr	r2, [pc, #256]	@ (800b24c <USB_SetTurnaroundTime+0x120>)
 800b14c:	4293      	cmp	r3, r2
 800b14e:	d202      	bcs.n	800b156 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b150:	230f      	movs	r3, #15
 800b152:	617b      	str	r3, [r7, #20]
 800b154:	e062      	b.n	800b21c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	4a3c      	ldr	r2, [pc, #240]	@ (800b24c <USB_SetTurnaroundTime+0x120>)
 800b15a:	4293      	cmp	r3, r2
 800b15c:	d306      	bcc.n	800b16c <USB_SetTurnaroundTime+0x40>
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	4a3b      	ldr	r2, [pc, #236]	@ (800b250 <USB_SetTurnaroundTime+0x124>)
 800b162:	4293      	cmp	r3, r2
 800b164:	d202      	bcs.n	800b16c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b166:	230e      	movs	r3, #14
 800b168:	617b      	str	r3, [r7, #20]
 800b16a:	e057      	b.n	800b21c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	4a38      	ldr	r2, [pc, #224]	@ (800b250 <USB_SetTurnaroundTime+0x124>)
 800b170:	4293      	cmp	r3, r2
 800b172:	d306      	bcc.n	800b182 <USB_SetTurnaroundTime+0x56>
 800b174:	68bb      	ldr	r3, [r7, #8]
 800b176:	4a37      	ldr	r2, [pc, #220]	@ (800b254 <USB_SetTurnaroundTime+0x128>)
 800b178:	4293      	cmp	r3, r2
 800b17a:	d202      	bcs.n	800b182 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b17c:	230d      	movs	r3, #13
 800b17e:	617b      	str	r3, [r7, #20]
 800b180:	e04c      	b.n	800b21c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	4a33      	ldr	r2, [pc, #204]	@ (800b254 <USB_SetTurnaroundTime+0x128>)
 800b186:	4293      	cmp	r3, r2
 800b188:	d306      	bcc.n	800b198 <USB_SetTurnaroundTime+0x6c>
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	4a32      	ldr	r2, [pc, #200]	@ (800b258 <USB_SetTurnaroundTime+0x12c>)
 800b18e:	4293      	cmp	r3, r2
 800b190:	d802      	bhi.n	800b198 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b192:	230c      	movs	r3, #12
 800b194:	617b      	str	r3, [r7, #20]
 800b196:	e041      	b.n	800b21c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	4a2f      	ldr	r2, [pc, #188]	@ (800b258 <USB_SetTurnaroundTime+0x12c>)
 800b19c:	4293      	cmp	r3, r2
 800b19e:	d906      	bls.n	800b1ae <USB_SetTurnaroundTime+0x82>
 800b1a0:	68bb      	ldr	r3, [r7, #8]
 800b1a2:	4a2e      	ldr	r2, [pc, #184]	@ (800b25c <USB_SetTurnaroundTime+0x130>)
 800b1a4:	4293      	cmp	r3, r2
 800b1a6:	d802      	bhi.n	800b1ae <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b1a8:	230b      	movs	r3, #11
 800b1aa:	617b      	str	r3, [r7, #20]
 800b1ac:	e036      	b.n	800b21c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b1ae:	68bb      	ldr	r3, [r7, #8]
 800b1b0:	4a2a      	ldr	r2, [pc, #168]	@ (800b25c <USB_SetTurnaroundTime+0x130>)
 800b1b2:	4293      	cmp	r3, r2
 800b1b4:	d906      	bls.n	800b1c4 <USB_SetTurnaroundTime+0x98>
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	4a29      	ldr	r2, [pc, #164]	@ (800b260 <USB_SetTurnaroundTime+0x134>)
 800b1ba:	4293      	cmp	r3, r2
 800b1bc:	d802      	bhi.n	800b1c4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b1be:	230a      	movs	r3, #10
 800b1c0:	617b      	str	r3, [r7, #20]
 800b1c2:	e02b      	b.n	800b21c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	4a26      	ldr	r2, [pc, #152]	@ (800b260 <USB_SetTurnaroundTime+0x134>)
 800b1c8:	4293      	cmp	r3, r2
 800b1ca:	d906      	bls.n	800b1da <USB_SetTurnaroundTime+0xae>
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	4a25      	ldr	r2, [pc, #148]	@ (800b264 <USB_SetTurnaroundTime+0x138>)
 800b1d0:	4293      	cmp	r3, r2
 800b1d2:	d202      	bcs.n	800b1da <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b1d4:	2309      	movs	r3, #9
 800b1d6:	617b      	str	r3, [r7, #20]
 800b1d8:	e020      	b.n	800b21c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	4a21      	ldr	r2, [pc, #132]	@ (800b264 <USB_SetTurnaroundTime+0x138>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d306      	bcc.n	800b1f0 <USB_SetTurnaroundTime+0xc4>
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	4a20      	ldr	r2, [pc, #128]	@ (800b268 <USB_SetTurnaroundTime+0x13c>)
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d802      	bhi.n	800b1f0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b1ea:	2308      	movs	r3, #8
 800b1ec:	617b      	str	r3, [r7, #20]
 800b1ee:	e015      	b.n	800b21c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b1f0:	68bb      	ldr	r3, [r7, #8]
 800b1f2:	4a1d      	ldr	r2, [pc, #116]	@ (800b268 <USB_SetTurnaroundTime+0x13c>)
 800b1f4:	4293      	cmp	r3, r2
 800b1f6:	d906      	bls.n	800b206 <USB_SetTurnaroundTime+0xda>
 800b1f8:	68bb      	ldr	r3, [r7, #8]
 800b1fa:	4a1c      	ldr	r2, [pc, #112]	@ (800b26c <USB_SetTurnaroundTime+0x140>)
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	d202      	bcs.n	800b206 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b200:	2307      	movs	r3, #7
 800b202:	617b      	str	r3, [r7, #20]
 800b204:	e00a      	b.n	800b21c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b206:	2306      	movs	r3, #6
 800b208:	617b      	str	r3, [r7, #20]
 800b20a:	e007      	b.n	800b21c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b20c:	79fb      	ldrb	r3, [r7, #7]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d102      	bne.n	800b218 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b212:	2309      	movs	r3, #9
 800b214:	617b      	str	r3, [r7, #20]
 800b216:	e001      	b.n	800b21c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b218:	2309      	movs	r3, #9
 800b21a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	68db      	ldr	r3, [r3, #12]
 800b220:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	68da      	ldr	r2, [r3, #12]
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	029b      	lsls	r3, r3, #10
 800b230:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800b234:	431a      	orrs	r2, r3
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b23a:	2300      	movs	r3, #0
}
 800b23c:	4618      	mov	r0, r3
 800b23e:	371c      	adds	r7, #28
 800b240:	46bd      	mov	sp, r7
 800b242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b246:	4770      	bx	lr
 800b248:	00d8acbf 	.word	0x00d8acbf
 800b24c:	00e4e1c0 	.word	0x00e4e1c0
 800b250:	00f42400 	.word	0x00f42400
 800b254:	01067380 	.word	0x01067380
 800b258:	011a499f 	.word	0x011a499f
 800b25c:	01312cff 	.word	0x01312cff
 800b260:	014ca43f 	.word	0x014ca43f
 800b264:	016e3600 	.word	0x016e3600
 800b268:	01a6ab1f 	.word	0x01a6ab1f
 800b26c:	01e84800 	.word	0x01e84800

0800b270 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b270:	b480      	push	{r7}
 800b272:	b083      	sub	sp, #12
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	689b      	ldr	r3, [r3, #8]
 800b27c:	f043 0201 	orr.w	r2, r3, #1
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b284:	2300      	movs	r3, #0
}
 800b286:	4618      	mov	r0, r3
 800b288:	370c      	adds	r7, #12
 800b28a:	46bd      	mov	sp, r7
 800b28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b290:	4770      	bx	lr

0800b292 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b292:	b480      	push	{r7}
 800b294:	b083      	sub	sp, #12
 800b296:	af00      	add	r7, sp, #0
 800b298:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	689b      	ldr	r3, [r3, #8]
 800b29e:	f023 0201 	bic.w	r2, r3, #1
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b2a6:	2300      	movs	r3, #0
}
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	370c      	adds	r7, #12
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr

0800b2b4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b084      	sub	sp, #16
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
 800b2bc:	460b      	mov	r3, r1
 800b2be:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	68db      	ldr	r3, [r3, #12]
 800b2c8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b2d0:	78fb      	ldrb	r3, [r7, #3]
 800b2d2:	2b01      	cmp	r3, #1
 800b2d4:	d115      	bne.n	800b302 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	68db      	ldr	r3, [r3, #12]
 800b2da:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b2e2:	200a      	movs	r0, #10
 800b2e4:	f7f9 fc30 	bl	8004b48 <HAL_Delay>
      ms += 10U;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	330a      	adds	r3, #10
 800b2ec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f001 f99d 	bl	800c62e <USB_GetMode>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	2b01      	cmp	r3, #1
 800b2f8:	d01e      	beq.n	800b338 <USB_SetCurrentMode+0x84>
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	2bc7      	cmp	r3, #199	@ 0xc7
 800b2fe:	d9f0      	bls.n	800b2e2 <USB_SetCurrentMode+0x2e>
 800b300:	e01a      	b.n	800b338 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b302:	78fb      	ldrb	r3, [r7, #3]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d115      	bne.n	800b334 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	68db      	ldr	r3, [r3, #12]
 800b30c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b314:	200a      	movs	r0, #10
 800b316:	f7f9 fc17 	bl	8004b48 <HAL_Delay>
      ms += 10U;
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	330a      	adds	r3, #10
 800b31e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b320:	6878      	ldr	r0, [r7, #4]
 800b322:	f001 f984 	bl	800c62e <USB_GetMode>
 800b326:	4603      	mov	r3, r0
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d005      	beq.n	800b338 <USB_SetCurrentMode+0x84>
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	2bc7      	cmp	r3, #199	@ 0xc7
 800b330:	d9f0      	bls.n	800b314 <USB_SetCurrentMode+0x60>
 800b332:	e001      	b.n	800b338 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b334:	2301      	movs	r3, #1
 800b336:	e005      	b.n	800b344 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	2bc8      	cmp	r3, #200	@ 0xc8
 800b33c:	d101      	bne.n	800b342 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b33e:	2301      	movs	r3, #1
 800b340:	e000      	b.n	800b344 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b342:	2300      	movs	r3, #0
}
 800b344:	4618      	mov	r0, r3
 800b346:	3710      	adds	r7, #16
 800b348:	46bd      	mov	sp, r7
 800b34a:	bd80      	pop	{r7, pc}

0800b34c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b34c:	b084      	sub	sp, #16
 800b34e:	b580      	push	{r7, lr}
 800b350:	b086      	sub	sp, #24
 800b352:	af00      	add	r7, sp, #0
 800b354:	6078      	str	r0, [r7, #4]
 800b356:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b35a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b35e:	2300      	movs	r3, #0
 800b360:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b366:	2300      	movs	r3, #0
 800b368:	613b      	str	r3, [r7, #16]
 800b36a:	e009      	b.n	800b380 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b36c:	687a      	ldr	r2, [r7, #4]
 800b36e:	693b      	ldr	r3, [r7, #16]
 800b370:	3340      	adds	r3, #64	@ 0x40
 800b372:	009b      	lsls	r3, r3, #2
 800b374:	4413      	add	r3, r2
 800b376:	2200      	movs	r2, #0
 800b378:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b37a:	693b      	ldr	r3, [r7, #16]
 800b37c:	3301      	adds	r3, #1
 800b37e:	613b      	str	r3, [r7, #16]
 800b380:	693b      	ldr	r3, [r7, #16]
 800b382:	2b0e      	cmp	r3, #14
 800b384:	d9f2      	bls.n	800b36c <USB_DevInit+0x20>
  }

#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  /* Disable USB PHY pulldown resistors */
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b38a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b392:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b396:	2b00      	cmp	r3, #0
 800b398:	d11c      	bne.n	800b3d4 <USB_DevInit+0x88>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3a0:	685b      	ldr	r3, [r3, #4]
 800b3a2:	68fa      	ldr	r2, [r7, #12]
 800b3a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b3a8:	f043 0302 	orr.w	r3, r3, #2
 800b3ac:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3b2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3be:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3ca:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	639a      	str	r2, [r3, #56]	@ 0x38
 800b3d2:	e011      	b.n	800b3f8 <USB_DevInit+0xac>
  else
  {
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    /* B-peripheral session valid override disable */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALEXTOEN;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3d8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3e4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3f0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b3fe:	461a      	mov	r2, r3
 800b400:	2300      	movs	r3, #0
 800b402:	6013      	str	r3, [r2, #0]

#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800b404:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b408:	2b03      	cmp	r3, #3
 800b40a:	d10d      	bne.n	800b428 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b40c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b410:	2b00      	cmp	r3, #0
 800b412:	d104      	bne.n	800b41e <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b414:	2100      	movs	r1, #0
 800b416:	6878      	ldr	r0, [r7, #4]
 800b418:	f000 f968 	bl	800b6ec <USB_SetDevSpeed>
 800b41c:	e008      	b.n	800b430 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b41e:	2101      	movs	r1, #1
 800b420:	6878      	ldr	r0, [r7, #4]
 800b422:	f000 f963 	bl	800b6ec <USB_SetDevSpeed>
 800b426:	e003      	b.n	800b430 <USB_DevInit+0xe4>
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b428:	2103      	movs	r1, #3
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	f000 f95e 	bl	800b6ec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b430:	2110      	movs	r1, #16
 800b432:	6878      	ldr	r0, [r7, #4]
 800b434:	f000 f8fa 	bl	800b62c <USB_FlushTxFifo>
 800b438:	4603      	mov	r3, r0
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d001      	beq.n	800b442 <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800b43e:	2301      	movs	r3, #1
 800b440:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f000 f924 	bl	800b690 <USB_FlushRxFifo>
 800b448:	4603      	mov	r3, r0
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d001      	beq.n	800b452 <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800b44e:	2301      	movs	r3, #1
 800b450:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b458:	461a      	mov	r2, r3
 800b45a:	2300      	movs	r3, #0
 800b45c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b464:	461a      	mov	r2, r3
 800b466:	2300      	movs	r3, #0
 800b468:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b470:	461a      	mov	r2, r3
 800b472:	2300      	movs	r3, #0
 800b474:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b476:	2300      	movs	r3, #0
 800b478:	613b      	str	r3, [r7, #16]
 800b47a:	e043      	b.n	800b504 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b47c:	693b      	ldr	r3, [r7, #16]
 800b47e:	015a      	lsls	r2, r3, #5
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	4413      	add	r3, r2
 800b484:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b48e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b492:	d118      	bne.n	800b4c6 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 800b494:	693b      	ldr	r3, [r7, #16]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d10a      	bne.n	800b4b0 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b49a:	693b      	ldr	r3, [r7, #16]
 800b49c:	015a      	lsls	r2, r3, #5
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	4413      	add	r3, r2
 800b4a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4a6:	461a      	mov	r2, r3
 800b4a8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b4ac:	6013      	str	r3, [r2, #0]
 800b4ae:	e013      	b.n	800b4d8 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b4b0:	693b      	ldr	r3, [r7, #16]
 800b4b2:	015a      	lsls	r2, r3, #5
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	4413      	add	r3, r2
 800b4b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4bc:	461a      	mov	r2, r3
 800b4be:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b4c2:	6013      	str	r3, [r2, #0]
 800b4c4:	e008      	b.n	800b4d8 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b4c6:	693b      	ldr	r3, [r7, #16]
 800b4c8:	015a      	lsls	r2, r3, #5
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	4413      	add	r3, r2
 800b4ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4d2:	461a      	mov	r2, r3
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b4d8:	693b      	ldr	r3, [r7, #16]
 800b4da:	015a      	lsls	r2, r3, #5
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	4413      	add	r3, r2
 800b4e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4e4:	461a      	mov	r2, r3
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b4ea:	693b      	ldr	r3, [r7, #16]
 800b4ec:	015a      	lsls	r2, r3, #5
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	4413      	add	r3, r2
 800b4f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4f6:	461a      	mov	r2, r3
 800b4f8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b4fc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b4fe:	693b      	ldr	r3, [r7, #16]
 800b500:	3301      	adds	r3, #1
 800b502:	613b      	str	r3, [r7, #16]
 800b504:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b508:	461a      	mov	r2, r3
 800b50a:	693b      	ldr	r3, [r7, #16]
 800b50c:	4293      	cmp	r3, r2
 800b50e:	d3b5      	bcc.n	800b47c <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b510:	2300      	movs	r3, #0
 800b512:	613b      	str	r3, [r7, #16]
 800b514:	e043      	b.n	800b59e <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b516:	693b      	ldr	r3, [r7, #16]
 800b518:	015a      	lsls	r2, r3, #5
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	4413      	add	r3, r2
 800b51e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b528:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b52c:	d118      	bne.n	800b560 <USB_DevInit+0x214>
    {
      if (i == 0U)
 800b52e:	693b      	ldr	r3, [r7, #16]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d10a      	bne.n	800b54a <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b534:	693b      	ldr	r3, [r7, #16]
 800b536:	015a      	lsls	r2, r3, #5
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	4413      	add	r3, r2
 800b53c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b540:	461a      	mov	r2, r3
 800b542:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b546:	6013      	str	r3, [r2, #0]
 800b548:	e013      	b.n	800b572 <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b54a:	693b      	ldr	r3, [r7, #16]
 800b54c:	015a      	lsls	r2, r3, #5
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	4413      	add	r3, r2
 800b552:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b556:	461a      	mov	r2, r3
 800b558:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b55c:	6013      	str	r3, [r2, #0]
 800b55e:	e008      	b.n	800b572 <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b560:	693b      	ldr	r3, [r7, #16]
 800b562:	015a      	lsls	r2, r3, #5
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	4413      	add	r3, r2
 800b568:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b56c:	461a      	mov	r2, r3
 800b56e:	2300      	movs	r3, #0
 800b570:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b572:	693b      	ldr	r3, [r7, #16]
 800b574:	015a      	lsls	r2, r3, #5
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	4413      	add	r3, r2
 800b57a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b57e:	461a      	mov	r2, r3
 800b580:	2300      	movs	r3, #0
 800b582:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b584:	693b      	ldr	r3, [r7, #16]
 800b586:	015a      	lsls	r2, r3, #5
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	4413      	add	r3, r2
 800b58c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b590:	461a      	mov	r2, r3
 800b592:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b596:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b598:	693b      	ldr	r3, [r7, #16]
 800b59a:	3301      	adds	r3, #1
 800b59c:	613b      	str	r3, [r7, #16]
 800b59e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b5a2:	461a      	mov	r2, r3
 800b5a4:	693b      	ldr	r3, [r7, #16]
 800b5a6:	4293      	cmp	r3, r2
 800b5a8:	d3b5      	bcc.n	800b516 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5b0:	691b      	ldr	r3, [r3, #16]
 800b5b2:	68fa      	ldr	r2, [r7, #12]
 800b5b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b5b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b5bc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800b5ca:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b5cc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d105      	bne.n	800b5e0 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	699b      	ldr	r3, [r3, #24]
 800b5d8:	f043 0210 	orr.w	r2, r3, #16
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	699a      	ldr	r2, [r3, #24]
 800b5e4:	4b10      	ldr	r3, [pc, #64]	@ (800b628 <USB_DevInit+0x2dc>)
 800b5e6:	4313      	orrs	r3, r2
 800b5e8:	687a      	ldr	r2, [r7, #4]
 800b5ea:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b5ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d005      	beq.n	800b600 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	699b      	ldr	r3, [r3, #24]
 800b5f8:	f043 0208 	orr.w	r2, r3, #8
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b600:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b604:	2b01      	cmp	r3, #1
 800b606:	d107      	bne.n	800b618 <USB_DevInit+0x2cc>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	699b      	ldr	r3, [r3, #24]
 800b60c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b610:	f043 0304 	orr.w	r3, r3, #4
 800b614:	687a      	ldr	r2, [r7, #4]
 800b616:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b618:	7dfb      	ldrb	r3, [r7, #23]
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	3718      	adds	r7, #24
 800b61e:	46bd      	mov	sp, r7
 800b620:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b624:	b004      	add	sp, #16
 800b626:	4770      	bx	lr
 800b628:	803c3800 	.word	0x803c3800

0800b62c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b62c:	b480      	push	{r7}
 800b62e:	b085      	sub	sp, #20
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
 800b634:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b636:	2300      	movs	r3, #0
 800b638:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	3301      	adds	r3, #1
 800b63e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b646:	d901      	bls.n	800b64c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b648:	2303      	movs	r3, #3
 800b64a:	e01b      	b.n	800b684 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	691b      	ldr	r3, [r3, #16]
 800b650:	2b00      	cmp	r3, #0
 800b652:	daf2      	bge.n	800b63a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b654:	2300      	movs	r3, #0
 800b656:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	019b      	lsls	r3, r3, #6
 800b65c:	f043 0220 	orr.w	r2, r3, #32
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	3301      	adds	r3, #1
 800b668:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b670:	d901      	bls.n	800b676 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b672:	2303      	movs	r3, #3
 800b674:	e006      	b.n	800b684 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	691b      	ldr	r3, [r3, #16]
 800b67a:	f003 0320 	and.w	r3, r3, #32
 800b67e:	2b20      	cmp	r3, #32
 800b680:	d0f0      	beq.n	800b664 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b682:	2300      	movs	r3, #0
}
 800b684:	4618      	mov	r0, r3
 800b686:	3714      	adds	r7, #20
 800b688:	46bd      	mov	sp, r7
 800b68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68e:	4770      	bx	lr

0800b690 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b690:	b480      	push	{r7}
 800b692:	b085      	sub	sp, #20
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b698:	2300      	movs	r3, #0
 800b69a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	3301      	adds	r3, #1
 800b6a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b6a8:	d901      	bls.n	800b6ae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b6aa:	2303      	movs	r3, #3
 800b6ac:	e018      	b.n	800b6e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	691b      	ldr	r3, [r3, #16]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	daf2      	bge.n	800b69c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	2210      	movs	r2, #16
 800b6be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	3301      	adds	r3, #1
 800b6c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b6cc:	d901      	bls.n	800b6d2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b6ce:	2303      	movs	r3, #3
 800b6d0:	e006      	b.n	800b6e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	691b      	ldr	r3, [r3, #16]
 800b6d6:	f003 0310 	and.w	r3, r3, #16
 800b6da:	2b10      	cmp	r3, #16
 800b6dc:	d0f0      	beq.n	800b6c0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b6de:	2300      	movs	r3, #0
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	3714      	adds	r7, #20
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ea:	4770      	bx	lr

0800b6ec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b6ec:	b480      	push	{r7}
 800b6ee:	b085      	sub	sp, #20
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
 800b6f4:	460b      	mov	r3, r1
 800b6f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b702:	681a      	ldr	r2, [r3, #0]
 800b704:	78fb      	ldrb	r3, [r7, #3]
 800b706:	68f9      	ldr	r1, [r7, #12]
 800b708:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b70c:	4313      	orrs	r3, r2
 800b70e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b710:	2300      	movs	r3, #0
}
 800b712:	4618      	mov	r0, r3
 800b714:	3714      	adds	r7, #20
 800b716:	46bd      	mov	sp, r7
 800b718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71c:	4770      	bx	lr

0800b71e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800b71e:	b480      	push	{r7}
 800b720:	b087      	sub	sp, #28
 800b722:	af00      	add	r7, sp, #0
 800b724:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b72a:	693b      	ldr	r3, [r7, #16]
 800b72c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b730:	689b      	ldr	r3, [r3, #8]
 800b732:	f003 0306 	and.w	r3, r3, #6
 800b736:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d102      	bne.n	800b744 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b73e:	2300      	movs	r3, #0
 800b740:	75fb      	strb	r3, [r7, #23]
 800b742:	e00a      	b.n	800b75a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	2b02      	cmp	r3, #2
 800b748:	d002      	beq.n	800b750 <USB_GetDevSpeed+0x32>
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	2b06      	cmp	r3, #6
 800b74e:	d102      	bne.n	800b756 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b750:	2302      	movs	r3, #2
 800b752:	75fb      	strb	r3, [r7, #23]
 800b754:	e001      	b.n	800b75a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b756:	230f      	movs	r3, #15
 800b758:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b75a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b75c:	4618      	mov	r0, r3
 800b75e:	371c      	adds	r7, #28
 800b760:	46bd      	mov	sp, r7
 800b762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b766:	4770      	bx	lr

0800b768 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b768:	b480      	push	{r7}
 800b76a:	b085      	sub	sp, #20
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
 800b770:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	781b      	ldrb	r3, [r3, #0]
 800b77a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b77c:	683b      	ldr	r3, [r7, #0]
 800b77e:	785b      	ldrb	r3, [r3, #1]
 800b780:	2b01      	cmp	r3, #1
 800b782:	d13a      	bne.n	800b7fa <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b78a:	69da      	ldr	r2, [r3, #28]
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	781b      	ldrb	r3, [r3, #0]
 800b790:	f003 030f 	and.w	r3, r3, #15
 800b794:	2101      	movs	r1, #1
 800b796:	fa01 f303 	lsl.w	r3, r1, r3
 800b79a:	b29b      	uxth	r3, r3
 800b79c:	68f9      	ldr	r1, [r7, #12]
 800b79e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b7a2:	4313      	orrs	r3, r2
 800b7a4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	015a      	lsls	r2, r3, #5
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	4413      	add	r3, r2
 800b7ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d155      	bne.n	800b868 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	015a      	lsls	r2, r3, #5
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	4413      	add	r3, r2
 800b7c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b7c8:	681a      	ldr	r2, [r3, #0]
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	689b      	ldr	r3, [r3, #8]
 800b7ce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b7d2:	683b      	ldr	r3, [r7, #0]
 800b7d4:	791b      	ldrb	r3, [r3, #4]
 800b7d6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b7d8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	059b      	lsls	r3, r3, #22
 800b7de:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b7e0:	4313      	orrs	r3, r2
 800b7e2:	68ba      	ldr	r2, [r7, #8]
 800b7e4:	0151      	lsls	r1, r2, #5
 800b7e6:	68fa      	ldr	r2, [r7, #12]
 800b7e8:	440a      	add	r2, r1
 800b7ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b7ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b7f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b7f6:	6013      	str	r3, [r2, #0]
 800b7f8:	e036      	b.n	800b868 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b800:	69da      	ldr	r2, [r3, #28]
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	781b      	ldrb	r3, [r3, #0]
 800b806:	f003 030f 	and.w	r3, r3, #15
 800b80a:	2101      	movs	r1, #1
 800b80c:	fa01 f303 	lsl.w	r3, r1, r3
 800b810:	041b      	lsls	r3, r3, #16
 800b812:	68f9      	ldr	r1, [r7, #12]
 800b814:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b818:	4313      	orrs	r3, r2
 800b81a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	015a      	lsls	r2, r3, #5
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	4413      	add	r3, r2
 800b824:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d11a      	bne.n	800b868 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b832:	68bb      	ldr	r3, [r7, #8]
 800b834:	015a      	lsls	r2, r3, #5
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	4413      	add	r3, r2
 800b83a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b83e:	681a      	ldr	r2, [r3, #0]
 800b840:	683b      	ldr	r3, [r7, #0]
 800b842:	689b      	ldr	r3, [r3, #8]
 800b844:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	791b      	ldrb	r3, [r3, #4]
 800b84c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b84e:	430b      	orrs	r3, r1
 800b850:	4313      	orrs	r3, r2
 800b852:	68ba      	ldr	r2, [r7, #8]
 800b854:	0151      	lsls	r1, r2, #5
 800b856:	68fa      	ldr	r2, [r7, #12]
 800b858:	440a      	add	r2, r1
 800b85a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b85e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b862:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b866:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b868:	2300      	movs	r3, #0
}
 800b86a:	4618      	mov	r0, r3
 800b86c:	3714      	adds	r7, #20
 800b86e:	46bd      	mov	sp, r7
 800b870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b874:	4770      	bx	lr
	...

0800b878 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b878:	b480      	push	{r7}
 800b87a:	b085      	sub	sp, #20
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
 800b880:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	781b      	ldrb	r3, [r3, #0]
 800b88a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	785b      	ldrb	r3, [r3, #1]
 800b890:	2b01      	cmp	r3, #1
 800b892:	d161      	bne.n	800b958 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b894:	68bb      	ldr	r3, [r7, #8]
 800b896:	015a      	lsls	r2, r3, #5
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	4413      	add	r3, r2
 800b89c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b8a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b8aa:	d11f      	bne.n	800b8ec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b8ac:	68bb      	ldr	r3, [r7, #8]
 800b8ae:	015a      	lsls	r2, r3, #5
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	4413      	add	r3, r2
 800b8b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	68ba      	ldr	r2, [r7, #8]
 800b8bc:	0151      	lsls	r1, r2, #5
 800b8be:	68fa      	ldr	r2, [r7, #12]
 800b8c0:	440a      	add	r2, r1
 800b8c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b8c6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b8ca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	015a      	lsls	r2, r3, #5
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	4413      	add	r3, r2
 800b8d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	68ba      	ldr	r2, [r7, #8]
 800b8dc:	0151      	lsls	r1, r2, #5
 800b8de:	68fa      	ldr	r2, [r7, #12]
 800b8e0:	440a      	add	r2, r1
 800b8e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b8e6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b8ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b8f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	781b      	ldrb	r3, [r3, #0]
 800b8f8:	f003 030f 	and.w	r3, r3, #15
 800b8fc:	2101      	movs	r1, #1
 800b8fe:	fa01 f303 	lsl.w	r3, r1, r3
 800b902:	b29b      	uxth	r3, r3
 800b904:	43db      	mvns	r3, r3
 800b906:	68f9      	ldr	r1, [r7, #12]
 800b908:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b90c:	4013      	ands	r3, r2
 800b90e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b916:	69da      	ldr	r2, [r3, #28]
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	781b      	ldrb	r3, [r3, #0]
 800b91c:	f003 030f 	and.w	r3, r3, #15
 800b920:	2101      	movs	r1, #1
 800b922:	fa01 f303 	lsl.w	r3, r1, r3
 800b926:	b29b      	uxth	r3, r3
 800b928:	43db      	mvns	r3, r3
 800b92a:	68f9      	ldr	r1, [r7, #12]
 800b92c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b930:	4013      	ands	r3, r2
 800b932:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	015a      	lsls	r2, r3, #5
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	4413      	add	r3, r2
 800b93c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b940:	681a      	ldr	r2, [r3, #0]
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	0159      	lsls	r1, r3, #5
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	440b      	add	r3, r1
 800b94a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b94e:	4619      	mov	r1, r3
 800b950:	4b35      	ldr	r3, [pc, #212]	@ (800ba28 <USB_DeactivateEndpoint+0x1b0>)
 800b952:	4013      	ands	r3, r2
 800b954:	600b      	str	r3, [r1, #0]
 800b956:	e060      	b.n	800ba1a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	015a      	lsls	r2, r3, #5
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	4413      	add	r3, r2
 800b960:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b96a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b96e:	d11f      	bne.n	800b9b0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b970:	68bb      	ldr	r3, [r7, #8]
 800b972:	015a      	lsls	r2, r3, #5
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	4413      	add	r3, r2
 800b978:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	68ba      	ldr	r2, [r7, #8]
 800b980:	0151      	lsls	r1, r2, #5
 800b982:	68fa      	ldr	r2, [r7, #12]
 800b984:	440a      	add	r2, r1
 800b986:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b98a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b98e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b990:	68bb      	ldr	r3, [r7, #8]
 800b992:	015a      	lsls	r2, r3, #5
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	4413      	add	r3, r2
 800b998:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	68ba      	ldr	r2, [r7, #8]
 800b9a0:	0151      	lsls	r1, r2, #5
 800b9a2:	68fa      	ldr	r2, [r7, #12]
 800b9a4:	440a      	add	r2, r1
 800b9a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b9aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b9ae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b9b8:	683b      	ldr	r3, [r7, #0]
 800b9ba:	781b      	ldrb	r3, [r3, #0]
 800b9bc:	f003 030f 	and.w	r3, r3, #15
 800b9c0:	2101      	movs	r1, #1
 800b9c2:	fa01 f303 	lsl.w	r3, r1, r3
 800b9c6:	041b      	lsls	r3, r3, #16
 800b9c8:	43db      	mvns	r3, r3
 800b9ca:	68f9      	ldr	r1, [r7, #12]
 800b9cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b9d0:	4013      	ands	r3, r2
 800b9d2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9da:	69da      	ldr	r2, [r3, #28]
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	781b      	ldrb	r3, [r3, #0]
 800b9e0:	f003 030f 	and.w	r3, r3, #15
 800b9e4:	2101      	movs	r1, #1
 800b9e6:	fa01 f303 	lsl.w	r3, r1, r3
 800b9ea:	041b      	lsls	r3, r3, #16
 800b9ec:	43db      	mvns	r3, r3
 800b9ee:	68f9      	ldr	r1, [r7, #12]
 800b9f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b9f4:	4013      	ands	r3, r2
 800b9f6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b9f8:	68bb      	ldr	r3, [r7, #8]
 800b9fa:	015a      	lsls	r2, r3, #5
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	4413      	add	r3, r2
 800ba00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba04:	681a      	ldr	r2, [r3, #0]
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	0159      	lsls	r1, r3, #5
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	440b      	add	r3, r1
 800ba0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba12:	4619      	mov	r1, r3
 800ba14:	4b05      	ldr	r3, [pc, #20]	@ (800ba2c <USB_DeactivateEndpoint+0x1b4>)
 800ba16:	4013      	ands	r3, r2
 800ba18:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ba1a:	2300      	movs	r3, #0
}
 800ba1c:	4618      	mov	r0, r3
 800ba1e:	3714      	adds	r7, #20
 800ba20:	46bd      	mov	sp, r7
 800ba22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba26:	4770      	bx	lr
 800ba28:	ec337800 	.word	0xec337800
 800ba2c:	eff37800 	.word	0xeff37800

0800ba30 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b08a      	sub	sp, #40	@ 0x28
 800ba34:	af02      	add	r7, sp, #8
 800ba36:	60f8      	str	r0, [r7, #12]
 800ba38:	60b9      	str	r1, [r7, #8]
 800ba3a:	4613      	mov	r3, r2
 800ba3c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ba42:	68bb      	ldr	r3, [r7, #8]
 800ba44:	781b      	ldrb	r3, [r3, #0]
 800ba46:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ba48:	68bb      	ldr	r3, [r7, #8]
 800ba4a:	785b      	ldrb	r3, [r3, #1]
 800ba4c:	2b01      	cmp	r3, #1
 800ba4e:	f040 817f 	bne.w	800bd50 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ba52:	68bb      	ldr	r3, [r7, #8]
 800ba54:	691b      	ldr	r3, [r3, #16]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d132      	bne.n	800bac0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ba5a:	69bb      	ldr	r3, [r7, #24]
 800ba5c:	015a      	lsls	r2, r3, #5
 800ba5e:	69fb      	ldr	r3, [r7, #28]
 800ba60:	4413      	add	r3, r2
 800ba62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba66:	691b      	ldr	r3, [r3, #16]
 800ba68:	69ba      	ldr	r2, [r7, #24]
 800ba6a:	0151      	lsls	r1, r2, #5
 800ba6c:	69fa      	ldr	r2, [r7, #28]
 800ba6e:	440a      	add	r2, r1
 800ba70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba74:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ba78:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ba7c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
 800ba7e:	69bb      	ldr	r3, [r7, #24]
 800ba80:	015a      	lsls	r2, r3, #5
 800ba82:	69fb      	ldr	r3, [r7, #28]
 800ba84:	4413      	add	r3, r2
 800ba86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba8a:	691b      	ldr	r3, [r3, #16]
 800ba8c:	69ba      	ldr	r2, [r7, #24]
 800ba8e:	0151      	lsls	r1, r2, #5
 800ba90:	69fa      	ldr	r2, [r7, #28]
 800ba92:	440a      	add	r2, r1
 800ba94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba98:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ba9c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ba9e:	69bb      	ldr	r3, [r7, #24]
 800baa0:	015a      	lsls	r2, r3, #5
 800baa2:	69fb      	ldr	r3, [r7, #28]
 800baa4:	4413      	add	r3, r2
 800baa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800baaa:	691b      	ldr	r3, [r3, #16]
 800baac:	69ba      	ldr	r2, [r7, #24]
 800baae:	0151      	lsls	r1, r2, #5
 800bab0:	69fa      	ldr	r2, [r7, #28]
 800bab2:	440a      	add	r2, r1
 800bab4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bab8:	0cdb      	lsrs	r3, r3, #19
 800baba:	04db      	lsls	r3, r3, #19
 800babc:	6113      	str	r3, [r2, #16]
 800babe:	e097      	b.n	800bbf0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bac0:	69bb      	ldr	r3, [r7, #24]
 800bac2:	015a      	lsls	r2, r3, #5
 800bac4:	69fb      	ldr	r3, [r7, #28]
 800bac6:	4413      	add	r3, r2
 800bac8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bacc:	691b      	ldr	r3, [r3, #16]
 800bace:	69ba      	ldr	r2, [r7, #24]
 800bad0:	0151      	lsls	r1, r2, #5
 800bad2:	69fa      	ldr	r2, [r7, #28]
 800bad4:	440a      	add	r2, r1
 800bad6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bada:	0cdb      	lsrs	r3, r3, #19
 800badc:	04db      	lsls	r3, r3, #19
 800bade:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bae0:	69bb      	ldr	r3, [r7, #24]
 800bae2:	015a      	lsls	r2, r3, #5
 800bae4:	69fb      	ldr	r3, [r7, #28]
 800bae6:	4413      	add	r3, r2
 800bae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800baec:	691b      	ldr	r3, [r3, #16]
 800baee:	69ba      	ldr	r2, [r7, #24]
 800baf0:	0151      	lsls	r1, r2, #5
 800baf2:	69fa      	ldr	r2, [r7, #28]
 800baf4:	440a      	add	r2, r1
 800baf6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bafa:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800bafe:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800bb02:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800bb04:	69bb      	ldr	r3, [r7, #24]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d11a      	bne.n	800bb40 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800bb0a:	68bb      	ldr	r3, [r7, #8]
 800bb0c:	691a      	ldr	r2, [r3, #16]
 800bb0e:	68bb      	ldr	r3, [r7, #8]
 800bb10:	689b      	ldr	r3, [r3, #8]
 800bb12:	429a      	cmp	r2, r3
 800bb14:	d903      	bls.n	800bb1e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	689a      	ldr	r2, [r3, #8]
 800bb1a:	68bb      	ldr	r3, [r7, #8]
 800bb1c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
 800bb1e:	69bb      	ldr	r3, [r7, #24]
 800bb20:	015a      	lsls	r2, r3, #5
 800bb22:	69fb      	ldr	r3, [r7, #28]
 800bb24:	4413      	add	r3, r2
 800bb26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb2a:	691b      	ldr	r3, [r3, #16]
 800bb2c:	69ba      	ldr	r2, [r7, #24]
 800bb2e:	0151      	lsls	r1, r2, #5
 800bb30:	69fa      	ldr	r2, [r7, #28]
 800bb32:	440a      	add	r2, r1
 800bb34:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb38:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bb3c:	6113      	str	r3, [r2, #16]
 800bb3e:	e044      	b.n	800bbca <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	691a      	ldr	r2, [r3, #16]
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	689b      	ldr	r3, [r3, #8]
 800bb48:	4413      	add	r3, r2
 800bb4a:	1e5a      	subs	r2, r3, #1
 800bb4c:	68bb      	ldr	r3, [r7, #8]
 800bb4e:	689b      	ldr	r3, [r3, #8]
 800bb50:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb54:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800bb56:	69bb      	ldr	r3, [r7, #24]
 800bb58:	015a      	lsls	r2, r3, #5
 800bb5a:	69fb      	ldr	r3, [r7, #28]
 800bb5c:	4413      	add	r3, r2
 800bb5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb62:	691a      	ldr	r2, [r3, #16]
 800bb64:	8afb      	ldrh	r3, [r7, #22]
 800bb66:	04d9      	lsls	r1, r3, #19
 800bb68:	4ba4      	ldr	r3, [pc, #656]	@ (800bdfc <USB_EPStartXfer+0x3cc>)
 800bb6a:	400b      	ands	r3, r1
 800bb6c:	69b9      	ldr	r1, [r7, #24]
 800bb6e:	0148      	lsls	r0, r1, #5
 800bb70:	69f9      	ldr	r1, [r7, #28]
 800bb72:	4401      	add	r1, r0
 800bb74:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800bb78:	4313      	orrs	r3, r2
 800bb7a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800bb7c:	68bb      	ldr	r3, [r7, #8]
 800bb7e:	791b      	ldrb	r3, [r3, #4]
 800bb80:	2b01      	cmp	r3, #1
 800bb82:	d122      	bne.n	800bbca <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bb84:	69bb      	ldr	r3, [r7, #24]
 800bb86:	015a      	lsls	r2, r3, #5
 800bb88:	69fb      	ldr	r3, [r7, #28]
 800bb8a:	4413      	add	r3, r2
 800bb8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb90:	691b      	ldr	r3, [r3, #16]
 800bb92:	69ba      	ldr	r2, [r7, #24]
 800bb94:	0151      	lsls	r1, r2, #5
 800bb96:	69fa      	ldr	r2, [r7, #28]
 800bb98:	440a      	add	r2, r1
 800bb9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb9e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800bba2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800bba4:	69bb      	ldr	r3, [r7, #24]
 800bba6:	015a      	lsls	r2, r3, #5
 800bba8:	69fb      	ldr	r3, [r7, #28]
 800bbaa:	4413      	add	r3, r2
 800bbac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bbb0:	691a      	ldr	r2, [r3, #16]
 800bbb2:	8afb      	ldrh	r3, [r7, #22]
 800bbb4:	075b      	lsls	r3, r3, #29
 800bbb6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800bbba:	69b9      	ldr	r1, [r7, #24]
 800bbbc:	0148      	lsls	r0, r1, #5
 800bbbe:	69f9      	ldr	r1, [r7, #28]
 800bbc0:	4401      	add	r1, r0
 800bbc2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800bbc6:	4313      	orrs	r3, r2
 800bbc8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bbca:	69bb      	ldr	r3, [r7, #24]
 800bbcc:	015a      	lsls	r2, r3, #5
 800bbce:	69fb      	ldr	r3, [r7, #28]
 800bbd0:	4413      	add	r3, r2
 800bbd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bbd6:	691a      	ldr	r2, [r3, #16]
 800bbd8:	68bb      	ldr	r3, [r7, #8]
 800bbda:	691b      	ldr	r3, [r3, #16]
 800bbdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bbe0:	69b9      	ldr	r1, [r7, #24]
 800bbe2:	0148      	lsls	r0, r1, #5
 800bbe4:	69f9      	ldr	r1, [r7, #28]
 800bbe6:	4401      	add	r1, r0
 800bbe8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800bbec:	4313      	orrs	r3, r2
 800bbee:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800bbf0:	79fb      	ldrb	r3, [r7, #7]
 800bbf2:	2b01      	cmp	r3, #1
 800bbf4:	d14b      	bne.n	800bc8e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800bbf6:	68bb      	ldr	r3, [r7, #8]
 800bbf8:	69db      	ldr	r3, [r3, #28]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d009      	beq.n	800bc12 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bbfe:	69bb      	ldr	r3, [r7, #24]
 800bc00:	015a      	lsls	r2, r3, #5
 800bc02:	69fb      	ldr	r3, [r7, #28]
 800bc04:	4413      	add	r3, r2
 800bc06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc0a:	461a      	mov	r2, r3
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	69db      	ldr	r3, [r3, #28]
 800bc10:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800bc12:	68bb      	ldr	r3, [r7, #8]
 800bc14:	791b      	ldrb	r3, [r3, #4]
 800bc16:	2b01      	cmp	r3, #1
 800bc18:	d128      	bne.n	800bc6c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 800bc1a:	69fb      	ldr	r3, [r7, #28]
 800bc1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc20:	689b      	ldr	r3, [r3, #8]
 800bc22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d110      	bne.n	800bc4c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bc2a:	69bb      	ldr	r3, [r7, #24]
 800bc2c:	015a      	lsls	r2, r3, #5
 800bc2e:	69fb      	ldr	r3, [r7, #28]
 800bc30:	4413      	add	r3, r2
 800bc32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	69ba      	ldr	r2, [r7, #24]
 800bc3a:	0151      	lsls	r1, r2, #5
 800bc3c:	69fa      	ldr	r2, [r7, #28]
 800bc3e:	440a      	add	r2, r1
 800bc40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc44:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bc48:	6013      	str	r3, [r2, #0]
 800bc4a:	e00f      	b.n	800bc6c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bc4c:	69bb      	ldr	r3, [r7, #24]
 800bc4e:	015a      	lsls	r2, r3, #5
 800bc50:	69fb      	ldr	r3, [r7, #28]
 800bc52:	4413      	add	r3, r2
 800bc54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	69ba      	ldr	r2, [r7, #24]
 800bc5c:	0151      	lsls	r1, r2, #5
 800bc5e:	69fa      	ldr	r2, [r7, #28]
 800bc60:	440a      	add	r2, r1
 800bc62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bc6a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bc6c:	69bb      	ldr	r3, [r7, #24]
 800bc6e:	015a      	lsls	r2, r3, #5
 800bc70:	69fb      	ldr	r3, [r7, #28]
 800bc72:	4413      	add	r3, r2
 800bc74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	69ba      	ldr	r2, [r7, #24]
 800bc7c:	0151      	lsls	r1, r2, #5
 800bc7e:	69fa      	ldr	r2, [r7, #28]
 800bc80:	440a      	add	r2, r1
 800bc82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc86:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bc8a:	6013      	str	r3, [r2, #0]
 800bc8c:	e166      	b.n	800bf5c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bc8e:	69bb      	ldr	r3, [r7, #24]
 800bc90:	015a      	lsls	r2, r3, #5
 800bc92:	69fb      	ldr	r3, [r7, #28]
 800bc94:	4413      	add	r3, r2
 800bc96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	69ba      	ldr	r2, [r7, #24]
 800bc9e:	0151      	lsls	r1, r2, #5
 800bca0:	69fa      	ldr	r2, [r7, #28]
 800bca2:	440a      	add	r2, r1
 800bca4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bca8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bcac:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bcae:	68bb      	ldr	r3, [r7, #8]
 800bcb0:	791b      	ldrb	r3, [r3, #4]
 800bcb2:	2b01      	cmp	r3, #1
 800bcb4:	d015      	beq.n	800bce2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800bcb6:	68bb      	ldr	r3, [r7, #8]
 800bcb8:	691b      	ldr	r3, [r3, #16]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	f000 814e 	beq.w	800bf5c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bcc0:	69fb      	ldr	r3, [r7, #28]
 800bcc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bcc8:	68bb      	ldr	r3, [r7, #8]
 800bcca:	781b      	ldrb	r3, [r3, #0]
 800bccc:	f003 030f 	and.w	r3, r3, #15
 800bcd0:	2101      	movs	r1, #1
 800bcd2:	fa01 f303 	lsl.w	r3, r1, r3
 800bcd6:	69f9      	ldr	r1, [r7, #28]
 800bcd8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bcdc:	4313      	orrs	r3, r2
 800bcde:	634b      	str	r3, [r1, #52]	@ 0x34
 800bce0:	e13c      	b.n	800bf5c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 800bce2:	69fb      	ldr	r3, [r7, #28]
 800bce4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bce8:	689b      	ldr	r3, [r3, #8]
 800bcea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d110      	bne.n	800bd14 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bcf2:	69bb      	ldr	r3, [r7, #24]
 800bcf4:	015a      	lsls	r2, r3, #5
 800bcf6:	69fb      	ldr	r3, [r7, #28]
 800bcf8:	4413      	add	r3, r2
 800bcfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	69ba      	ldr	r2, [r7, #24]
 800bd02:	0151      	lsls	r1, r2, #5
 800bd04:	69fa      	ldr	r2, [r7, #28]
 800bd06:	440a      	add	r2, r1
 800bd08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd0c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bd10:	6013      	str	r3, [r2, #0]
 800bd12:	e00f      	b.n	800bd34 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bd14:	69bb      	ldr	r3, [r7, #24]
 800bd16:	015a      	lsls	r2, r3, #5
 800bd18:	69fb      	ldr	r3, [r7, #28]
 800bd1a:	4413      	add	r3, r2
 800bd1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	69ba      	ldr	r2, [r7, #24]
 800bd24:	0151      	lsls	r1, r2, #5
 800bd26:	69fa      	ldr	r2, [r7, #28]
 800bd28:	440a      	add	r2, r1
 800bd2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd32:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	68d9      	ldr	r1, [r3, #12]
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	781a      	ldrb	r2, [r3, #0]
 800bd3c:	68bb      	ldr	r3, [r7, #8]
 800bd3e:	691b      	ldr	r3, [r3, #16]
 800bd40:	b298      	uxth	r0, r3
 800bd42:	79fb      	ldrb	r3, [r7, #7]
 800bd44:	9300      	str	r3, [sp, #0]
 800bd46:	4603      	mov	r3, r0
 800bd48:	68f8      	ldr	r0, [r7, #12]
 800bd4a:	f000 fadf 	bl	800c30c <USB_WritePacket>
 800bd4e:	e105      	b.n	800bf5c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800bd50:	69bb      	ldr	r3, [r7, #24]
 800bd52:	015a      	lsls	r2, r3, #5
 800bd54:	69fb      	ldr	r3, [r7, #28]
 800bd56:	4413      	add	r3, r2
 800bd58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd5c:	691b      	ldr	r3, [r3, #16]
 800bd5e:	69ba      	ldr	r2, [r7, #24]
 800bd60:	0151      	lsls	r1, r2, #5
 800bd62:	69fa      	ldr	r2, [r7, #28]
 800bd64:	440a      	add	r2, r1
 800bd66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd6a:	0cdb      	lsrs	r3, r3, #19
 800bd6c:	04db      	lsls	r3, r3, #19
 800bd6e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800bd70:	69bb      	ldr	r3, [r7, #24]
 800bd72:	015a      	lsls	r2, r3, #5
 800bd74:	69fb      	ldr	r3, [r7, #28]
 800bd76:	4413      	add	r3, r2
 800bd78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd7c:	691b      	ldr	r3, [r3, #16]
 800bd7e:	69ba      	ldr	r2, [r7, #24]
 800bd80:	0151      	lsls	r1, r2, #5
 800bd82:	69fa      	ldr	r2, [r7, #28]
 800bd84:	440a      	add	r2, r1
 800bd86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd8a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800bd8e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800bd92:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800bd94:	69bb      	ldr	r3, [r7, #24]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d132      	bne.n	800be00 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	691b      	ldr	r3, [r3, #16]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d003      	beq.n	800bdaa <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800bda2:	68bb      	ldr	r3, [r7, #8]
 800bda4:	689a      	ldr	r2, [r3, #8]
 800bda6:	68bb      	ldr	r3, [r7, #8]
 800bda8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800bdaa:	68bb      	ldr	r3, [r7, #8]
 800bdac:	689a      	ldr	r2, [r3, #8]
 800bdae:	68bb      	ldr	r3, [r7, #8]
 800bdb0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800bdb2:	69bb      	ldr	r3, [r7, #24]
 800bdb4:	015a      	lsls	r2, r3, #5
 800bdb6:	69fb      	ldr	r3, [r7, #28]
 800bdb8:	4413      	add	r3, r2
 800bdba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdbe:	691a      	ldr	r2, [r3, #16]
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	6a1b      	ldr	r3, [r3, #32]
 800bdc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bdc8:	69b9      	ldr	r1, [r7, #24]
 800bdca:	0148      	lsls	r0, r1, #5
 800bdcc:	69f9      	ldr	r1, [r7, #28]
 800bdce:	4401      	add	r1, r0
 800bdd0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bdd4:	4313      	orrs	r3, r2
 800bdd6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 800bdd8:	69bb      	ldr	r3, [r7, #24]
 800bdda:	015a      	lsls	r2, r3, #5
 800bddc:	69fb      	ldr	r3, [r7, #28]
 800bdde:	4413      	add	r3, r2
 800bde0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bde4:	691b      	ldr	r3, [r3, #16]
 800bde6:	69ba      	ldr	r2, [r7, #24]
 800bde8:	0151      	lsls	r1, r2, #5
 800bdea:	69fa      	ldr	r2, [r7, #28]
 800bdec:	440a      	add	r2, r1
 800bdee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bdf2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bdf6:	6113      	str	r3, [r2, #16]
 800bdf8:	e062      	b.n	800bec0 <USB_EPStartXfer+0x490>
 800bdfa:	bf00      	nop
 800bdfc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	691b      	ldr	r3, [r3, #16]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d123      	bne.n	800be50 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800be08:	69bb      	ldr	r3, [r7, #24]
 800be0a:	015a      	lsls	r2, r3, #5
 800be0c:	69fb      	ldr	r3, [r7, #28]
 800be0e:	4413      	add	r3, r2
 800be10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be14:	691a      	ldr	r2, [r3, #16]
 800be16:	68bb      	ldr	r3, [r7, #8]
 800be18:	689b      	ldr	r3, [r3, #8]
 800be1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be1e:	69b9      	ldr	r1, [r7, #24]
 800be20:	0148      	lsls	r0, r1, #5
 800be22:	69f9      	ldr	r1, [r7, #28]
 800be24:	4401      	add	r1, r0
 800be26:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800be2a:	4313      	orrs	r3, r2
 800be2c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 800be2e:	69bb      	ldr	r3, [r7, #24]
 800be30:	015a      	lsls	r2, r3, #5
 800be32:	69fb      	ldr	r3, [r7, #28]
 800be34:	4413      	add	r3, r2
 800be36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be3a:	691b      	ldr	r3, [r3, #16]
 800be3c:	69ba      	ldr	r2, [r7, #24]
 800be3e:	0151      	lsls	r1, r2, #5
 800be40:	69fa      	ldr	r2, [r7, #28]
 800be42:	440a      	add	r2, r1
 800be44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be48:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800be4c:	6113      	str	r3, [r2, #16]
 800be4e:	e037      	b.n	800bec0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800be50:	68bb      	ldr	r3, [r7, #8]
 800be52:	691a      	ldr	r2, [r3, #16]
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	689b      	ldr	r3, [r3, #8]
 800be58:	4413      	add	r3, r2
 800be5a:	1e5a      	subs	r2, r3, #1
 800be5c:	68bb      	ldr	r3, [r7, #8]
 800be5e:	689b      	ldr	r3, [r3, #8]
 800be60:	fbb2 f3f3 	udiv	r3, r2, r3
 800be64:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800be66:	68bb      	ldr	r3, [r7, #8]
 800be68:	689b      	ldr	r3, [r3, #8]
 800be6a:	8afa      	ldrh	r2, [r7, #22]
 800be6c:	fb03 f202 	mul.w	r2, r3, r2
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800be74:	69bb      	ldr	r3, [r7, #24]
 800be76:	015a      	lsls	r2, r3, #5
 800be78:	69fb      	ldr	r3, [r7, #28]
 800be7a:	4413      	add	r3, r2
 800be7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be80:	691a      	ldr	r2, [r3, #16]
 800be82:	8afb      	ldrh	r3, [r7, #22]
 800be84:	04d9      	lsls	r1, r3, #19
 800be86:	4b38      	ldr	r3, [pc, #224]	@ (800bf68 <USB_EPStartXfer+0x538>)
 800be88:	400b      	ands	r3, r1
 800be8a:	69b9      	ldr	r1, [r7, #24]
 800be8c:	0148      	lsls	r0, r1, #5
 800be8e:	69f9      	ldr	r1, [r7, #28]
 800be90:	4401      	add	r1, r0
 800be92:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800be96:	4313      	orrs	r3, r2
 800be98:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800be9a:	69bb      	ldr	r3, [r7, #24]
 800be9c:	015a      	lsls	r2, r3, #5
 800be9e:	69fb      	ldr	r3, [r7, #28]
 800bea0:	4413      	add	r3, r2
 800bea2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bea6:	691a      	ldr	r2, [r3, #16]
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	6a1b      	ldr	r3, [r3, #32]
 800beac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800beb0:	69b9      	ldr	r1, [r7, #24]
 800beb2:	0148      	lsls	r0, r1, #5
 800beb4:	69f9      	ldr	r1, [r7, #28]
 800beb6:	4401      	add	r1, r0
 800beb8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bebc:	4313      	orrs	r3, r2
 800bebe:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800bec0:	79fb      	ldrb	r3, [r7, #7]
 800bec2:	2b01      	cmp	r3, #1
 800bec4:	d10d      	bne.n	800bee2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bec6:	68bb      	ldr	r3, [r7, #8]
 800bec8:	68db      	ldr	r3, [r3, #12]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d009      	beq.n	800bee2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bece:	68bb      	ldr	r3, [r7, #8]
 800bed0:	68d9      	ldr	r1, [r3, #12]
 800bed2:	69bb      	ldr	r3, [r7, #24]
 800bed4:	015a      	lsls	r2, r3, #5
 800bed6:	69fb      	ldr	r3, [r7, #28]
 800bed8:	4413      	add	r3, r2
 800beda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bede:	460a      	mov	r2, r1
 800bee0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	791b      	ldrb	r3, [r3, #4]
 800bee6:	2b01      	cmp	r3, #1
 800bee8:	d128      	bne.n	800bf3c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 800beea:	69fb      	ldr	r3, [r7, #28]
 800beec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bef0:	689b      	ldr	r3, [r3, #8]
 800bef2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d110      	bne.n	800bf1c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800befa:	69bb      	ldr	r3, [r7, #24]
 800befc:	015a      	lsls	r2, r3, #5
 800befe:	69fb      	ldr	r3, [r7, #28]
 800bf00:	4413      	add	r3, r2
 800bf02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	69ba      	ldr	r2, [r7, #24]
 800bf0a:	0151      	lsls	r1, r2, #5
 800bf0c:	69fa      	ldr	r2, [r7, #28]
 800bf0e:	440a      	add	r2, r1
 800bf10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bf14:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bf18:	6013      	str	r3, [r2, #0]
 800bf1a:	e00f      	b.n	800bf3c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800bf1c:	69bb      	ldr	r3, [r7, #24]
 800bf1e:	015a      	lsls	r2, r3, #5
 800bf20:	69fb      	ldr	r3, [r7, #28]
 800bf22:	4413      	add	r3, r2
 800bf24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	69ba      	ldr	r2, [r7, #24]
 800bf2c:	0151      	lsls	r1, r2, #5
 800bf2e:	69fa      	ldr	r2, [r7, #28]
 800bf30:	440a      	add	r2, r1
 800bf32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bf36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bf3a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bf3c:	69bb      	ldr	r3, [r7, #24]
 800bf3e:	015a      	lsls	r2, r3, #5
 800bf40:	69fb      	ldr	r3, [r7, #28]
 800bf42:	4413      	add	r3, r2
 800bf44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	69ba      	ldr	r2, [r7, #24]
 800bf4c:	0151      	lsls	r1, r2, #5
 800bf4e:	69fa      	ldr	r2, [r7, #28]
 800bf50:	440a      	add	r2, r1
 800bf52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bf56:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bf5a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bf5c:	2300      	movs	r3, #0
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3720      	adds	r7, #32
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}
 800bf66:	bf00      	nop
 800bf68:	1ff80000 	.word	0x1ff80000

0800bf6c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b089      	sub	sp, #36	@ 0x24
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
 800bf74:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bf76:	2300      	movs	r3, #0
 800bf78:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	61bb      	str	r3, [r7, #24]
  uint32_t dma_enable = (USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) >> 0x5U;
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	689b      	ldr	r3, [r3, #8]
 800bf86:	095b      	lsrs	r3, r3, #5
 800bf88:	f003 0301 	and.w	r3, r3, #1
 800bf8c:	617b      	str	r3, [r7, #20]
  uint32_t RegVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bf8e:	683b      	ldr	r3, [r7, #0]
 800bf90:	785b      	ldrb	r3, [r3, #1]
 800bf92:	2b01      	cmp	r3, #1
 800bf94:	d149      	bne.n	800c02a <USB_EPStopXfer+0xbe>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bf96:	683b      	ldr	r3, [r7, #0]
 800bf98:	781b      	ldrb	r3, [r3, #0]
 800bf9a:	015a      	lsls	r2, r3, #5
 800bf9c:	69bb      	ldr	r3, [r7, #24]
 800bf9e:	4413      	add	r3, r2
 800bfa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bfaa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bfae:	f040 80d2 	bne.w	800c156 <USB_EPStopXfer+0x1ea>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800bfb2:	683b      	ldr	r3, [r7, #0]
 800bfb4:	781b      	ldrb	r3, [r3, #0]
 800bfb6:	015a      	lsls	r2, r3, #5
 800bfb8:	69bb      	ldr	r3, [r7, #24]
 800bfba:	4413      	add	r3, r2
 800bfbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	683a      	ldr	r2, [r7, #0]
 800bfc4:	7812      	ldrb	r2, [r2, #0]
 800bfc6:	0151      	lsls	r1, r2, #5
 800bfc8:	69ba      	ldr	r2, [r7, #24]
 800bfca:	440a      	add	r2, r1
 800bfcc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bfd0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bfd4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800bfd6:	683b      	ldr	r3, [r7, #0]
 800bfd8:	781b      	ldrb	r3, [r3, #0]
 800bfda:	015a      	lsls	r2, r3, #5
 800bfdc:	69bb      	ldr	r3, [r7, #24]
 800bfde:	4413      	add	r3, r2
 800bfe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	683a      	ldr	r2, [r7, #0]
 800bfe8:	7812      	ldrb	r2, [r2, #0]
 800bfea:	0151      	lsls	r1, r2, #5
 800bfec:	69ba      	ldr	r2, [r7, #24]
 800bfee:	440a      	add	r2, r1
 800bff0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bff4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bff8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	3301      	adds	r3, #1
 800bffe:	60fb      	str	r3, [r7, #12]

        if (count > 0xF0000U)
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800c006:	d902      	bls.n	800c00e <USB_EPStopXfer+0xa2>
        {
          ret = HAL_ERROR;
 800c008:	2301      	movs	r3, #1
 800c00a:	77fb      	strb	r3, [r7, #31]
          break;
 800c00c:	e0a3      	b.n	800c156 <USB_EPStopXfer+0x1ea>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA);
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	781b      	ldrb	r3, [r3, #0]
 800c012:	015a      	lsls	r2, r3, #5
 800c014:	69bb      	ldr	r3, [r7, #24]
 800c016:	4413      	add	r3, r2
 800c018:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c022:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c026:	d0e8      	beq.n	800bffa <USB_EPStopXfer+0x8e>
 800c028:	e095      	b.n	800c156 <USB_EPStopXfer+0x1ea>
    }
  }
  else /* OUT endpoint */
  {
    USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	699b      	ldr	r3, [r3, #24]
 800c02e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	619a      	str	r2, [r3, #24]

    if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	695b      	ldr	r3, [r3, #20]
 800c03a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d109      	bne.n	800c056 <USB_EPStopXfer+0xea>
    {
      USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800c042:	69bb      	ldr	r3, [r7, #24]
 800c044:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c048:	685b      	ldr	r3, [r3, #4]
 800c04a:	69ba      	ldr	r2, [r7, #24]
 800c04c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c050:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c054:	6053      	str	r3, [r2, #4]
    }

    if (dma_enable == 0U)
 800c056:	697b      	ldr	r3, [r7, #20]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d112      	bne.n	800c082 <USB_EPStopXfer+0x116>
    {
      do
      {
        count++;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	3301      	adds	r3, #1
 800c060:	60fb      	str	r3, [r7, #12]

        if (count > 0xF0000U)
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800c068:	d902      	bls.n	800c070 <USB_EPStopXfer+0x104>
        {
          ret = HAL_ERROR;
 800c06a:	2301      	movs	r3, #1
 800c06c:	77fb      	strb	r3, [r7, #31]
          break;
 800c06e:	e005      	b.n	800c07c <USB_EPStopXfer+0x110>
        }
      } while (((USBx->GINTSTS & USB_OTG_GINTSTS_RXFLVL) & USB_OTG_GINTSTS_RXFLVL) != USB_OTG_GINTSTS_RXFLVL);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	695b      	ldr	r3, [r3, #20]
 800c074:	f003 0310 	and.w	r3, r3, #16
 800c078:	2b10      	cmp	r3, #16
 800c07a:	d1ef      	bne.n	800c05c <USB_EPStopXfer+0xf0>

      /* POP the RX status register to generate the NAK Effective interrupt */
      RegVal = USBx->GRXSTSP;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	6a1b      	ldr	r3, [r3, #32]
 800c080:	613b      	str	r3, [r7, #16]
      UNUSED(RegVal);
    }

    /* Wait for Global NAK effective to be set */
    count = 0U;
 800c082:	2300      	movs	r3, #0
 800c084:	60fb      	str	r3, [r7, #12]

    do
    {
      count++;
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	3301      	adds	r3, #1
 800c08a:	60fb      	str	r3, [r7, #12]

      if (count > 0xF0000U)
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800c092:	d902      	bls.n	800c09a <USB_EPStopXfer+0x12e>
      {
        ret = HAL_ERROR;
 800c094:	2301      	movs	r3, #1
 800c096:	77fb      	strb	r3, [r7, #31]
        break;
 800c098:	e005      	b.n	800c0a6 <USB_EPStopXfer+0x13a>
      }
    } while (((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF)
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	695b      	ldr	r3, [r3, #20]
              & USB_OTG_GINTSTS_BOUTNAKEFF) != USB_OTG_GINTSTS_BOUTNAKEFF);
 800c09e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c0a2:	2b80      	cmp	r3, #128	@ 0x80
 800c0a4:	d1ef      	bne.n	800c086 <USB_EPStopXfer+0x11a>

    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	781b      	ldrb	r3, [r3, #0]
 800c0aa:	015a      	lsls	r2, r3, #5
 800c0ac:	69bb      	ldr	r3, [r7, #24]
 800c0ae:	4413      	add	r3, r2
 800c0b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	683a      	ldr	r2, [r7, #0]
 800c0b8:	7812      	ldrb	r2, [r2, #0]
 800c0ba:	0151      	lsls	r1, r2, #5
 800c0bc:	69ba      	ldr	r2, [r7, #24]
 800c0be:	440a      	add	r2, r1
 800c0c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c0c4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c0c8:	6013      	str	r3, [r2, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800c0ca:	683b      	ldr	r3, [r7, #0]
 800c0cc:	781b      	ldrb	r3, [r3, #0]
 800c0ce:	015a      	lsls	r2, r3, #5
 800c0d0:	69bb      	ldr	r3, [r7, #24]
 800c0d2:	4413      	add	r3, r2
 800c0d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	683a      	ldr	r2, [r7, #0]
 800c0dc:	7812      	ldrb	r2, [r2, #0]
 800c0de:	0151      	lsls	r1, r2, #5
 800c0e0:	69ba      	ldr	r2, [r7, #24]
 800c0e2:	440a      	add	r2, r1
 800c0e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c0e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c0ec:	6013      	str	r3, [r2, #0]

    /* Wait for EP disable to take effect */
    count = 0U;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	60fb      	str	r3, [r7, #12]

    do
    {
      count++;
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	3301      	adds	r3, #1
 800c0f6:	60fb      	str	r3, [r7, #12]

      if (count > 0xF0000U)
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800c0fe:	d902      	bls.n	800c106 <USB_EPStopXfer+0x19a>
      {
        ret = HAL_ERROR;
 800c100:	2301      	movs	r3, #1
 800c102:	77fb      	strb	r3, [r7, #31]
        break;
 800c104:	e00b      	b.n	800c11e <USB_EPStopXfer+0x1b2>
      }
    } while (((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_EPDISD)
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	781b      	ldrb	r3, [r3, #0]
 800c10a:	015a      	lsls	r2, r3, #5
 800c10c:	69bb      	ldr	r3, [r7, #24]
 800c10e:	4413      	add	r3, r2
 800c110:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c114:	689b      	ldr	r3, [r3, #8]
              & USB_OTG_DOEPINT_EPDISD) != USB_OTG_DOEPINT_EPDISD);
 800c116:	f003 0302 	and.w	r3, r3, #2
 800c11a:	2b02      	cmp	r3, #2
 800c11c:	d1e9      	bne.n	800c0f2 <USB_EPStopXfer+0x186>

    /* Clear OUT EP disable interrupt */
    USBx_OUTEP(ep->num)->DOEPINT |= USB_OTG_DOEPINT_EPDISD;
 800c11e:	683b      	ldr	r3, [r7, #0]
 800c120:	781b      	ldrb	r3, [r3, #0]
 800c122:	015a      	lsls	r2, r3, #5
 800c124:	69bb      	ldr	r3, [r7, #24]
 800c126:	4413      	add	r3, r2
 800c128:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c12c:	689b      	ldr	r3, [r3, #8]
 800c12e:	683a      	ldr	r2, [r7, #0]
 800c130:	7812      	ldrb	r2, [r2, #0]
 800c132:	0151      	lsls	r1, r2, #5
 800c134:	69ba      	ldr	r2, [r7, #24]
 800c136:	440a      	add	r2, r1
 800c138:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c13c:	f043 0302 	orr.w	r3, r3, #2
 800c140:	6093      	str	r3, [r2, #8]

    /* Clear Global OUT NAK */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800c142:	69bb      	ldr	r3, [r7, #24]
 800c144:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c148:	685b      	ldr	r3, [r3, #4]
 800c14a:	69ba      	ldr	r2, [r7, #24]
 800c14c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c150:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c154:	6053      	str	r3, [r2, #4]
  }

  return ret;
 800c156:	7ffb      	ldrb	r3, [r7, #31]
}
 800c158:	4618      	mov	r0, r3
 800c15a:	3724      	adds	r7, #36	@ 0x24
 800c15c:	46bd      	mov	sp, r7
 800c15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c162:	4770      	bx	lr

0800c164 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c164:	b480      	push	{r7}
 800c166:	b085      	sub	sp, #20
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
 800c16c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c172:	683b      	ldr	r3, [r7, #0]
 800c174:	781b      	ldrb	r3, [r3, #0]
 800c176:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	785b      	ldrb	r3, [r3, #1]
 800c17c:	2b01      	cmp	r3, #1
 800c17e:	d12c      	bne.n	800c1da <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	015a      	lsls	r2, r3, #5
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	4413      	add	r3, r2
 800c188:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	db12      	blt.n	800c1b8 <USB_EPSetStall+0x54>
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d00f      	beq.n	800c1b8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	015a      	lsls	r2, r3, #5
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	4413      	add	r3, r2
 800c1a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	68ba      	ldr	r2, [r7, #8]
 800c1a8:	0151      	lsls	r1, r2, #5
 800c1aa:	68fa      	ldr	r2, [r7, #12]
 800c1ac:	440a      	add	r2, r1
 800c1ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c1b2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c1b6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c1b8:	68bb      	ldr	r3, [r7, #8]
 800c1ba:	015a      	lsls	r2, r3, #5
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	4413      	add	r3, r2
 800c1c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	68ba      	ldr	r2, [r7, #8]
 800c1c8:	0151      	lsls	r1, r2, #5
 800c1ca:	68fa      	ldr	r2, [r7, #12]
 800c1cc:	440a      	add	r2, r1
 800c1ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c1d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c1d6:	6013      	str	r3, [r2, #0]
 800c1d8:	e02b      	b.n	800c232 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c1da:	68bb      	ldr	r3, [r7, #8]
 800c1dc:	015a      	lsls	r2, r3, #5
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	4413      	add	r3, r2
 800c1e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	db12      	blt.n	800c212 <USB_EPSetStall+0xae>
 800c1ec:	68bb      	ldr	r3, [r7, #8]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d00f      	beq.n	800c212 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c1f2:	68bb      	ldr	r3, [r7, #8]
 800c1f4:	015a      	lsls	r2, r3, #5
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	4413      	add	r3, r2
 800c1fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	68ba      	ldr	r2, [r7, #8]
 800c202:	0151      	lsls	r1, r2, #5
 800c204:	68fa      	ldr	r2, [r7, #12]
 800c206:	440a      	add	r2, r1
 800c208:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c20c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c210:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c212:	68bb      	ldr	r3, [r7, #8]
 800c214:	015a      	lsls	r2, r3, #5
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	4413      	add	r3, r2
 800c21a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	68ba      	ldr	r2, [r7, #8]
 800c222:	0151      	lsls	r1, r2, #5
 800c224:	68fa      	ldr	r2, [r7, #12]
 800c226:	440a      	add	r2, r1
 800c228:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c22c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c230:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c232:	2300      	movs	r3, #0
}
 800c234:	4618      	mov	r0, r3
 800c236:	3714      	adds	r7, #20
 800c238:	46bd      	mov	sp, r7
 800c23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23e:	4770      	bx	lr

0800c240 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c240:	b480      	push	{r7}
 800c242:	b085      	sub	sp, #20
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
 800c248:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c24e:	683b      	ldr	r3, [r7, #0]
 800c250:	781b      	ldrb	r3, [r3, #0]
 800c252:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c254:	683b      	ldr	r3, [r7, #0]
 800c256:	785b      	ldrb	r3, [r3, #1]
 800c258:	2b01      	cmp	r3, #1
 800c25a:	d128      	bne.n	800c2ae <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	015a      	lsls	r2, r3, #5
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	4413      	add	r3, r2
 800c264:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	68ba      	ldr	r2, [r7, #8]
 800c26c:	0151      	lsls	r1, r2, #5
 800c26e:	68fa      	ldr	r2, [r7, #12]
 800c270:	440a      	add	r2, r1
 800c272:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c276:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c27a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	791b      	ldrb	r3, [r3, #4]
 800c280:	2b03      	cmp	r3, #3
 800c282:	d003      	beq.n	800c28c <USB_EPClearStall+0x4c>
 800c284:	683b      	ldr	r3, [r7, #0]
 800c286:	791b      	ldrb	r3, [r3, #4]
 800c288:	2b02      	cmp	r3, #2
 800c28a:	d138      	bne.n	800c2fe <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c28c:	68bb      	ldr	r3, [r7, #8]
 800c28e:	015a      	lsls	r2, r3, #5
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	4413      	add	r3, r2
 800c294:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	68ba      	ldr	r2, [r7, #8]
 800c29c:	0151      	lsls	r1, r2, #5
 800c29e:	68fa      	ldr	r2, [r7, #12]
 800c2a0:	440a      	add	r2, r1
 800c2a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c2aa:	6013      	str	r3, [r2, #0]
 800c2ac:	e027      	b.n	800c2fe <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c2ae:	68bb      	ldr	r3, [r7, #8]
 800c2b0:	015a      	lsls	r2, r3, #5
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	4413      	add	r3, r2
 800c2b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	68ba      	ldr	r2, [r7, #8]
 800c2be:	0151      	lsls	r1, r2, #5
 800c2c0:	68fa      	ldr	r2, [r7, #12]
 800c2c2:	440a      	add	r2, r1
 800c2c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c2c8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c2cc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	791b      	ldrb	r3, [r3, #4]
 800c2d2:	2b03      	cmp	r3, #3
 800c2d4:	d003      	beq.n	800c2de <USB_EPClearStall+0x9e>
 800c2d6:	683b      	ldr	r3, [r7, #0]
 800c2d8:	791b      	ldrb	r3, [r3, #4]
 800c2da:	2b02      	cmp	r3, #2
 800c2dc:	d10f      	bne.n	800c2fe <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c2de:	68bb      	ldr	r3, [r7, #8]
 800c2e0:	015a      	lsls	r2, r3, #5
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	4413      	add	r3, r2
 800c2e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	68ba      	ldr	r2, [r7, #8]
 800c2ee:	0151      	lsls	r1, r2, #5
 800c2f0:	68fa      	ldr	r2, [r7, #12]
 800c2f2:	440a      	add	r2, r1
 800c2f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c2f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c2fc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c2fe:	2300      	movs	r3, #0
}
 800c300:	4618      	mov	r0, r3
 800c302:	3714      	adds	r7, #20
 800c304:	46bd      	mov	sp, r7
 800c306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30a:	4770      	bx	lr

0800c30c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c30c:	b480      	push	{r7}
 800c30e:	b089      	sub	sp, #36	@ 0x24
 800c310:	af00      	add	r7, sp, #0
 800c312:	60f8      	str	r0, [r7, #12]
 800c314:	60b9      	str	r1, [r7, #8]
 800c316:	4611      	mov	r1, r2
 800c318:	461a      	mov	r2, r3
 800c31a:	460b      	mov	r3, r1
 800c31c:	71fb      	strb	r3, [r7, #7]
 800c31e:	4613      	mov	r3, r2
 800c320:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c32a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d123      	bne.n	800c37a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c332:	88bb      	ldrh	r3, [r7, #4]
 800c334:	3303      	adds	r3, #3
 800c336:	089b      	lsrs	r3, r3, #2
 800c338:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c33a:	2300      	movs	r3, #0
 800c33c:	61bb      	str	r3, [r7, #24]
 800c33e:	e018      	b.n	800c372 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c340:	79fb      	ldrb	r3, [r7, #7]
 800c342:	031a      	lsls	r2, r3, #12
 800c344:	697b      	ldr	r3, [r7, #20]
 800c346:	4413      	add	r3, r2
 800c348:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c34c:	461a      	mov	r2, r3
 800c34e:	69fb      	ldr	r3, [r7, #28]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c354:	69fb      	ldr	r3, [r7, #28]
 800c356:	3301      	adds	r3, #1
 800c358:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c35a:	69fb      	ldr	r3, [r7, #28]
 800c35c:	3301      	adds	r3, #1
 800c35e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c360:	69fb      	ldr	r3, [r7, #28]
 800c362:	3301      	adds	r3, #1
 800c364:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c366:	69fb      	ldr	r3, [r7, #28]
 800c368:	3301      	adds	r3, #1
 800c36a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c36c:	69bb      	ldr	r3, [r7, #24]
 800c36e:	3301      	adds	r3, #1
 800c370:	61bb      	str	r3, [r7, #24]
 800c372:	69ba      	ldr	r2, [r7, #24]
 800c374:	693b      	ldr	r3, [r7, #16]
 800c376:	429a      	cmp	r2, r3
 800c378:	d3e2      	bcc.n	800c340 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c37a:	2300      	movs	r3, #0
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3724      	adds	r7, #36	@ 0x24
 800c380:	46bd      	mov	sp, r7
 800c382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c386:	4770      	bx	lr

0800c388 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c388:	b480      	push	{r7}
 800c38a:	b08b      	sub	sp, #44	@ 0x2c
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	60f8      	str	r0, [r7, #12]
 800c390:	60b9      	str	r1, [r7, #8]
 800c392:	4613      	mov	r3, r2
 800c394:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c39a:	68bb      	ldr	r3, [r7, #8]
 800c39c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c39e:	88fb      	ldrh	r3, [r7, #6]
 800c3a0:	089b      	lsrs	r3, r3, #2
 800c3a2:	b29b      	uxth	r3, r3
 800c3a4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c3a6:	88fb      	ldrh	r3, [r7, #6]
 800c3a8:	f003 0303 	and.w	r3, r3, #3
 800c3ac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	623b      	str	r3, [r7, #32]
 800c3b2:	e014      	b.n	800c3de <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c3b4:	69bb      	ldr	r3, [r7, #24]
 800c3b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c3ba:	681a      	ldr	r2, [r3, #0]
 800c3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3be:	601a      	str	r2, [r3, #0]
    pDest++;
 800c3c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c2:	3301      	adds	r3, #1
 800c3c4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c3c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c8:	3301      	adds	r3, #1
 800c3ca:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c3cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ce:	3301      	adds	r3, #1
 800c3d0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d4:	3301      	adds	r3, #1
 800c3d6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800c3d8:	6a3b      	ldr	r3, [r7, #32]
 800c3da:	3301      	adds	r3, #1
 800c3dc:	623b      	str	r3, [r7, #32]
 800c3de:	6a3a      	ldr	r2, [r7, #32]
 800c3e0:	697b      	ldr	r3, [r7, #20]
 800c3e2:	429a      	cmp	r2, r3
 800c3e4:	d3e6      	bcc.n	800c3b4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c3e6:	8bfb      	ldrh	r3, [r7, #30]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d01e      	beq.n	800c42a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c3f0:	69bb      	ldr	r3, [r7, #24]
 800c3f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c3f6:	461a      	mov	r2, r3
 800c3f8:	f107 0310 	add.w	r3, r7, #16
 800c3fc:	6812      	ldr	r2, [r2, #0]
 800c3fe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c400:	693a      	ldr	r2, [r7, #16]
 800c402:	6a3b      	ldr	r3, [r7, #32]
 800c404:	b2db      	uxtb	r3, r3
 800c406:	00db      	lsls	r3, r3, #3
 800c408:	fa22 f303 	lsr.w	r3, r2, r3
 800c40c:	b2da      	uxtb	r2, r3
 800c40e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c410:	701a      	strb	r2, [r3, #0]
      i++;
 800c412:	6a3b      	ldr	r3, [r7, #32]
 800c414:	3301      	adds	r3, #1
 800c416:	623b      	str	r3, [r7, #32]
      pDest++;
 800c418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c41a:	3301      	adds	r3, #1
 800c41c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800c41e:	8bfb      	ldrh	r3, [r7, #30]
 800c420:	3b01      	subs	r3, #1
 800c422:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c424:	8bfb      	ldrh	r3, [r7, #30]
 800c426:	2b00      	cmp	r3, #0
 800c428:	d1ea      	bne.n	800c400 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c42a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c42c:	4618      	mov	r0, r3
 800c42e:	372c      	adds	r7, #44	@ 0x2c
 800c430:	46bd      	mov	sp, r7
 800c432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c436:	4770      	bx	lr

0800c438 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c438:	b480      	push	{r7}
 800c43a:	b085      	sub	sp, #20
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
 800c440:	460b      	mov	r3, r1
 800c442:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	68fa      	ldr	r2, [r7, #12]
 800c452:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c456:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c45a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c462:	681a      	ldr	r2, [r3, #0]
 800c464:	78fb      	ldrb	r3, [r7, #3]
 800c466:	011b      	lsls	r3, r3, #4
 800c468:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800c46c:	68f9      	ldr	r1, [r7, #12]
 800c46e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c472:	4313      	orrs	r3, r2
 800c474:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c476:	2300      	movs	r3, #0
}
 800c478:	4618      	mov	r0, r3
 800c47a:	3714      	adds	r7, #20
 800c47c:	46bd      	mov	sp, r7
 800c47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c482:	4770      	bx	lr

0800c484 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c484:	b480      	push	{r7}
 800c486:	b085      	sub	sp, #20
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	68fa      	ldr	r2, [r7, #12]
 800c49a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c49e:	f023 0303 	bic.w	r3, r3, #3
 800c4a2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4aa:	685b      	ldr	r3, [r3, #4]
 800c4ac:	68fa      	ldr	r2, [r7, #12]
 800c4ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c4b2:	f023 0302 	bic.w	r3, r3, #2
 800c4b6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c4b8:	2300      	movs	r3, #0
}
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	3714      	adds	r7, #20
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c4:	4770      	bx	lr

0800c4c6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c4c6:	b480      	push	{r7}
 800c4c8:	b085      	sub	sp, #20
 800c4ca:	af00      	add	r7, sp, #0
 800c4cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	68fa      	ldr	r2, [r7, #12]
 800c4dc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c4e0:	f023 0303 	bic.w	r3, r3, #3
 800c4e4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4ec:	685b      	ldr	r3, [r3, #4]
 800c4ee:	68fa      	ldr	r2, [r7, #12]
 800c4f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c4f4:	f043 0302 	orr.w	r3, r3, #2
 800c4f8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c4fa:	2300      	movs	r3, #0
}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	3714      	adds	r7, #20
 800c500:	46bd      	mov	sp, r7
 800c502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c506:	4770      	bx	lr

0800c508 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800c508:	b480      	push	{r7}
 800c50a:	b085      	sub	sp, #20
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	695b      	ldr	r3, [r3, #20]
 800c514:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	699b      	ldr	r3, [r3, #24]
 800c51a:	68fa      	ldr	r2, [r7, #12]
 800c51c:	4013      	ands	r3, r2
 800c51e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c520:	68fb      	ldr	r3, [r7, #12]
}
 800c522:	4618      	mov	r0, r3
 800c524:	3714      	adds	r7, #20
 800c526:	46bd      	mov	sp, r7
 800c528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52c:	4770      	bx	lr

0800c52e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c52e:	b480      	push	{r7}
 800c530:	b085      	sub	sp, #20
 800c532:	af00      	add	r7, sp, #0
 800c534:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c540:	699b      	ldr	r3, [r3, #24]
 800c542:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c54a:	69db      	ldr	r3, [r3, #28]
 800c54c:	68ba      	ldr	r2, [r7, #8]
 800c54e:	4013      	ands	r3, r2
 800c550:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c552:	68bb      	ldr	r3, [r7, #8]
 800c554:	0c1b      	lsrs	r3, r3, #16
}
 800c556:	4618      	mov	r0, r3
 800c558:	3714      	adds	r7, #20
 800c55a:	46bd      	mov	sp, r7
 800c55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c560:	4770      	bx	lr

0800c562 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c562:	b480      	push	{r7}
 800c564:	b085      	sub	sp, #20
 800c566:	af00      	add	r7, sp, #0
 800c568:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c574:	699b      	ldr	r3, [r3, #24]
 800c576:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c57e:	69db      	ldr	r3, [r3, #28]
 800c580:	68ba      	ldr	r2, [r7, #8]
 800c582:	4013      	ands	r3, r2
 800c584:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c586:	68bb      	ldr	r3, [r7, #8]
 800c588:	b29b      	uxth	r3, r3
}
 800c58a:	4618      	mov	r0, r3
 800c58c:	3714      	adds	r7, #20
 800c58e:	46bd      	mov	sp, r7
 800c590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c594:	4770      	bx	lr

0800c596 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c596:	b480      	push	{r7}
 800c598:	b085      	sub	sp, #20
 800c59a:	af00      	add	r7, sp, #0
 800c59c:	6078      	str	r0, [r7, #4]
 800c59e:	460b      	mov	r3, r1
 800c5a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c5a6:	78fb      	ldrb	r3, [r7, #3]
 800c5a8:	015a      	lsls	r2, r3, #5
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	4413      	add	r3, r2
 800c5ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5b2:	689b      	ldr	r3, [r3, #8]
 800c5b4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5bc:	695b      	ldr	r3, [r3, #20]
 800c5be:	68ba      	ldr	r2, [r7, #8]
 800c5c0:	4013      	ands	r3, r2
 800c5c2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c5c4:	68bb      	ldr	r3, [r7, #8]
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3714      	adds	r7, #20
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d0:	4770      	bx	lr

0800c5d2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c5d2:	b480      	push	{r7}
 800c5d4:	b087      	sub	sp, #28
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	6078      	str	r0, [r7, #4]
 800c5da:	460b      	mov	r3, r1
 800c5dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c5e2:	697b      	ldr	r3, [r7, #20]
 800c5e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5e8:	691b      	ldr	r3, [r3, #16]
 800c5ea:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c5ec:	697b      	ldr	r3, [r7, #20]
 800c5ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5f4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c5f6:	78fb      	ldrb	r3, [r7, #3]
 800c5f8:	f003 030f 	and.w	r3, r3, #15
 800c5fc:	68fa      	ldr	r2, [r7, #12]
 800c5fe:	fa22 f303 	lsr.w	r3, r2, r3
 800c602:	01db      	lsls	r3, r3, #7
 800c604:	b2db      	uxtb	r3, r3
 800c606:	693a      	ldr	r2, [r7, #16]
 800c608:	4313      	orrs	r3, r2
 800c60a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c60c:	78fb      	ldrb	r3, [r7, #3]
 800c60e:	015a      	lsls	r2, r3, #5
 800c610:	697b      	ldr	r3, [r7, #20]
 800c612:	4413      	add	r3, r2
 800c614:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c618:	689b      	ldr	r3, [r3, #8]
 800c61a:	693a      	ldr	r2, [r7, #16]
 800c61c:	4013      	ands	r3, r2
 800c61e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c620:	68bb      	ldr	r3, [r7, #8]
}
 800c622:	4618      	mov	r0, r3
 800c624:	371c      	adds	r7, #28
 800c626:	46bd      	mov	sp, r7
 800c628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62c:	4770      	bx	lr

0800c62e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800c62e:	b480      	push	{r7}
 800c630:	b083      	sub	sp, #12
 800c632:	af00      	add	r7, sp, #0
 800c634:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	695b      	ldr	r3, [r3, #20]
 800c63a:	f003 0301 	and.w	r3, r3, #1
}
 800c63e:	4618      	mov	r0, r3
 800c640:	370c      	adds	r7, #12
 800c642:	46bd      	mov	sp, r7
 800c644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c648:	4770      	bx	lr

0800c64a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800c64a:	b480      	push	{r7}
 800c64c:	b085      	sub	sp, #20
 800c64e:	af00      	add	r7, sp, #0
 800c650:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	68fa      	ldr	r2, [r7, #12]
 800c660:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c664:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800c668:	f023 0307 	bic.w	r3, r3, #7
 800c66c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c674:	685b      	ldr	r3, [r3, #4]
 800c676:	68fa      	ldr	r2, [r7, #12]
 800c678:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c67c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c680:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c682:	2300      	movs	r3, #0
}
 800c684:	4618      	mov	r0, r3
 800c686:	3714      	adds	r7, #20
 800c688:	46bd      	mov	sp, r7
 800c68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c68e:	4770      	bx	lr

0800c690 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800c690:	b480      	push	{r7}
 800c692:	b087      	sub	sp, #28
 800c694:	af00      	add	r7, sp, #0
 800c696:	60f8      	str	r0, [r7, #12]
 800c698:	460b      	mov	r3, r1
 800c69a:	607a      	str	r2, [r7, #4]
 800c69c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	333c      	adds	r3, #60	@ 0x3c
 800c6a6:	3304      	adds	r3, #4
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c6ac:	693b      	ldr	r3, [r7, #16]
 800c6ae:	4a26      	ldr	r2, [pc, #152]	@ (800c748 <USB_EP0_OutStart+0xb8>)
 800c6b0:	4293      	cmp	r3, r2
 800c6b2:	d90a      	bls.n	800c6ca <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c6b4:	697b      	ldr	r3, [r7, #20]
 800c6b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c6c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c6c4:	d101      	bne.n	800c6ca <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	e037      	b.n	800c73a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c6ca:	697b      	ldr	r3, [r7, #20]
 800c6cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6d0:	461a      	mov	r2, r3
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 800c6d6:	697b      	ldr	r3, [r7, #20]
 800c6d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6dc:	691b      	ldr	r3, [r3, #16]
 800c6de:	697a      	ldr	r2, [r7, #20]
 800c6e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c6e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c6e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c6ea:	697b      	ldr	r3, [r7, #20]
 800c6ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6f0:	691b      	ldr	r3, [r3, #16]
 800c6f2:	697a      	ldr	r2, [r7, #20]
 800c6f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c6f8:	f043 0318 	orr.w	r3, r3, #24
 800c6fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c6fe:	697b      	ldr	r3, [r7, #20]
 800c700:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c704:	691b      	ldr	r3, [r3, #16]
 800c706:	697a      	ldr	r2, [r7, #20]
 800c708:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c70c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800c710:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c712:	7afb      	ldrb	r3, [r7, #11]
 800c714:	2b01      	cmp	r3, #1
 800c716:	d10f      	bne.n	800c738 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c718:	697b      	ldr	r3, [r7, #20]
 800c71a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c71e:	461a      	mov	r2, r3
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c724:	697b      	ldr	r3, [r7, #20]
 800c726:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	697a      	ldr	r2, [r7, #20]
 800c72e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c732:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800c736:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c738:	2300      	movs	r3, #0
}
 800c73a:	4618      	mov	r0, r3
 800c73c:	371c      	adds	r7, #28
 800c73e:	46bd      	mov	sp, r7
 800c740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c744:	4770      	bx	lr
 800c746:	bf00      	nop
 800c748:	4f54300a 	.word	0x4f54300a

0800c74c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c74c:	b480      	push	{r7}
 800c74e:	b085      	sub	sp, #20
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c754:	2300      	movs	r3, #0
 800c756:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	3301      	adds	r3, #1
 800c75c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c764:	d901      	bls.n	800c76a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c766:	2303      	movs	r3, #3
 800c768:	e022      	b.n	800c7b0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	691b      	ldr	r3, [r3, #16]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	daf2      	bge.n	800c758 <USB_CoreReset+0xc>

  count = 10U;
 800c772:	230a      	movs	r3, #10
 800c774:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800c776:	e002      	b.n	800c77e <USB_CoreReset+0x32>
  {
    count--;
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	3b01      	subs	r3, #1
 800c77c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d1f9      	bne.n	800c778 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	691b      	ldr	r3, [r3, #16]
 800c788:	f043 0201 	orr.w	r2, r3, #1
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	3301      	adds	r3, #1
 800c794:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c79c:	d901      	bls.n	800c7a2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800c79e:	2303      	movs	r3, #3
 800c7a0:	e006      	b.n	800c7b0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	691b      	ldr	r3, [r3, #16]
 800c7a6:	f003 0301 	and.w	r3, r3, #1
 800c7aa:	2b01      	cmp	r3, #1
 800c7ac:	d0f0      	beq.n	800c790 <USB_CoreReset+0x44>

  return HAL_OK;
 800c7ae:	2300      	movs	r3, #0
}
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	3714      	adds	r7, #20
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ba:	4770      	bx	lr

0800c7bc <memset>:
 800c7bc:	4402      	add	r2, r0
 800c7be:	4603      	mov	r3, r0
 800c7c0:	4293      	cmp	r3, r2
 800c7c2:	d100      	bne.n	800c7c6 <memset+0xa>
 800c7c4:	4770      	bx	lr
 800c7c6:	f803 1b01 	strb.w	r1, [r3], #1
 800c7ca:	e7f9      	b.n	800c7c0 <memset+0x4>

0800c7cc <__libc_init_array>:
 800c7cc:	b570      	push	{r4, r5, r6, lr}
 800c7ce:	4d0d      	ldr	r5, [pc, #52]	@ (800c804 <__libc_init_array+0x38>)
 800c7d0:	2600      	movs	r6, #0
 800c7d2:	4c0d      	ldr	r4, [pc, #52]	@ (800c808 <__libc_init_array+0x3c>)
 800c7d4:	1b64      	subs	r4, r4, r5
 800c7d6:	10a4      	asrs	r4, r4, #2
 800c7d8:	42a6      	cmp	r6, r4
 800c7da:	d109      	bne.n	800c7f0 <__libc_init_array+0x24>
 800c7dc:	4d0b      	ldr	r5, [pc, #44]	@ (800c80c <__libc_init_array+0x40>)
 800c7de:	2600      	movs	r6, #0
 800c7e0:	4c0b      	ldr	r4, [pc, #44]	@ (800c810 <__libc_init_array+0x44>)
 800c7e2:	f000 f825 	bl	800c830 <_init>
 800c7e6:	1b64      	subs	r4, r4, r5
 800c7e8:	10a4      	asrs	r4, r4, #2
 800c7ea:	42a6      	cmp	r6, r4
 800c7ec:	d105      	bne.n	800c7fa <__libc_init_array+0x2e>
 800c7ee:	bd70      	pop	{r4, r5, r6, pc}
 800c7f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7f4:	3601      	adds	r6, #1
 800c7f6:	4798      	blx	r3
 800c7f8:	e7ee      	b.n	800c7d8 <__libc_init_array+0xc>
 800c7fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7fe:	3601      	adds	r6, #1
 800c800:	4798      	blx	r3
 800c802:	e7f2      	b.n	800c7ea <__libc_init_array+0x1e>
 800c804:	0800c958 	.word	0x0800c958
 800c808:	0800c958 	.word	0x0800c958
 800c80c:	0800c958 	.word	0x0800c958
 800c810:	0800c95c 	.word	0x0800c95c

0800c814 <memcpy>:
 800c814:	440a      	add	r2, r1
 800c816:	1e43      	subs	r3, r0, #1
 800c818:	4291      	cmp	r1, r2
 800c81a:	d100      	bne.n	800c81e <memcpy+0xa>
 800c81c:	4770      	bx	lr
 800c81e:	b510      	push	{r4, lr}
 800c820:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c824:	4291      	cmp	r1, r2
 800c826:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c82a:	d1f9      	bne.n	800c820 <memcpy+0xc>
 800c82c:	bd10      	pop	{r4, pc}
	...

0800c830 <_init>:
 800c830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c832:	bf00      	nop
 800c834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c836:	bc08      	pop	{r3}
 800c838:	469e      	mov	lr, r3
 800c83a:	4770      	bx	lr

0800c83c <_fini>:
 800c83c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c83e:	bf00      	nop
 800c840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c842:	bc08      	pop	{r3}
 800c844:	469e      	mov	lr, r3
 800c846:	4770      	bx	lr
