{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434603477500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434603477504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 21:57:54 2015 " "Processing started: Wed Jun 17 21:57:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434603477504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434603477504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_LPC_FPGA -c top_HMC " "Command: quartus_sta top_LPC_FPGA -c top_HMC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434603477505 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1434603477688 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1434603479964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1434603480013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1434603480013 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434603482379 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1434603482379 ""}
{ "Info" "ISTA_SDC_FOUND" "LPC_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'LPC_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1434603482489 ""}
{ "Info" "ISTA_SDC_FOUND" "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1434603482520 ""}
{ "Info" "ISTA_SDC_FOUND" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sdc " "Reading SDC File: 'LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1434603482534 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1434603482540 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPC_qsys_DDR3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPC_qsys_DDR3_interface_p0" 0 0 "Quartus II" 0 0 1434603482543 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPC_qsys_DDR3_interface_p0 INSTANCE: LPC_qsys\|ddr3_interface" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPC_qsys_DDR3_interface_p0 INSTANCE: LPC_qsys\|ddr3_interface" 0 0 "Quartus II" 0 0 1434603483478 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1434603483730 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603483802 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1434603483802 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485110 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434603485111 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603485117 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434603485117 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1434603485125 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1434603485164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.551 " "Worst-case setup slack is 0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 clk_clk  " "    0.551               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.975               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk  " "    1.975               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.906               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "    2.906               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.719               0.000 altera_reserved_tck  " "    4.719               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.817               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    4.817               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603485735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk  " "    0.303               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.367               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "    0.374               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 clk_clk  " "    0.377               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 altera_reserved_tck  " "    0.658               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603485851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.659 " "Worst-case recovery slack is 3.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.659               0.000 clk_clk  " "    3.659               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    9.594               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.667               0.000 altera_reserved_tck  " "   12.667               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.260               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "   22.260               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603485878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.777 " "Worst-case removal slack is 0.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.777               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "    0.844               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145               0.000 clk_clk  " "    1.145               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.677               0.000 altera_reserved_tck  " "    1.677               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603485904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.799 " "Worst-case minimum pulse width slack is 0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk  " "    0.799               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.852               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk  " "    0.852               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.403               0.000 clk_clk  " "    2.403               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.751               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    6.751               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.310               0.000 altera_reserved_tck  " "   15.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.923               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "   23.923               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603485912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603485912 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603486123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603486123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603486123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603486123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603486123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.911 ns " "Worst Case Available Settling Time: 25.911 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603486123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603486123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603486123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603486123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603486123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603486123 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603486123 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPC_qsys_DDR3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPC_qsys_DDR3_interface_p0" 0 0 "Quartus II" 0 0 1434603486267 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPC_qsys_DDR3_interface_p0 INSTANCE: LPC_qsys\|ddr3_interface" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPC_qsys_DDR3_interface_p0 INSTANCE: LPC_qsys\|ddr3_interface" 0 0 "Quartus II" 0 0 1434603487110 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.115 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.115" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core (setup)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488621 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488621 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core (hold)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488782 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488782 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.594 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.594" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (recovery)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488862 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488862 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.777 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.777" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (removal)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488957 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603488957 ""}
{ "Info" "0" "" "Core: LPC_qsys_DDR3_interface_p0 - Instance: LPC_qsys\|ddr3_interface" {  } {  } 0 0 "Core: LPC_qsys_DDR3_interface_p0 - Instance: LPC_qsys\|ddr3_interface" 0 0 "Quartus II" 0 0 1434603489104 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1434603489104 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.969  0.976" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.969  0.976" 0 0 "Quartus II" 0 0 1434603489104 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.191     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.191     --" 0 0 "Quartus II" 0 0 1434603489104 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.115  0.303" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.115  0.303" 0 0 "Quartus II" 0 0 1434603489105 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  9.594  0.777" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  9.594  0.777" 0 0 "Quartus II" 0 0 1434603489105 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|   0.73  0.785" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|   0.73  0.785" 0 0 "Quartus II" 0 0 1434603489105 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.772  0.772" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.772  0.772" 0 0 "Quartus II" 0 0 1434603489105 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.346  0.299" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.346  0.299" 0 0 "Quartus II" 0 0 1434603489105 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|   0.38  0.384" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|   0.38  0.384" 0 0 "Quartus II" 0 0 1434603489105 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1434603489388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1434603489494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1434603522682 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603523609 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1434603523609 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434603524875 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434603524875 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603524881 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434603524881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.639 " "Worst-case setup slack is 0.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 clk_clk  " "    0.639               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.887               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk  " "    1.887               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.863               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "    2.863               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.607               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    4.607               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.133               0.000 altera_reserved_tck  " "    5.133               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603525326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk  " "    0.347               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.357               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk_clk  " "    0.358               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "    0.370               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.607               0.000 altera_reserved_tck  " "    0.607               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603525496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.849 " "Worst-case recovery slack is 3.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.849               0.000 clk_clk  " "    3.849               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.837               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    9.837               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.033               0.000 altera_reserved_tck  " "   13.033               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.314               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "   22.314               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603525572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.666 " "Worst-case removal slack is 0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.666               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.782               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "    0.782               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.096               0.000 clk_clk  " "    1.096               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.578               0.000 altera_reserved_tck  " "    1.578               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603525648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.804 " "Worst-case minimum pulse width slack is 0.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk  " "    0.804               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.868               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk  " "    0.868               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.353               0.000 clk_clk  " "    2.353               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.691               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    6.691               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.250               0.000 altera_reserved_tck  " "   15.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.885               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "   23.885               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603525708 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.970 ns " "Worst Case Available Settling Time: 25.970 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525899 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603525899 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPC_qsys_DDR3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPC_qsys_DDR3_interface_p0" 0 0 "Quartus II" 0 0 1434603526151 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPC_qsys_DDR3_interface_p0 INSTANCE: LPC_qsys\|ddr3_interface" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPC_qsys_DDR3_interface_p0 INSTANCE: LPC_qsys\|ddr3_interface" 0 0 "Quartus II" 0 0 1434603526980 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.205 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.205" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core (setup)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528467 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528467 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.347 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.347" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core (hold)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528672 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528672 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.837 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.837" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (recovery)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528804 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528804 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.666 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.666" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (removal)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528935 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603528935 ""}
{ "Info" "0" "" "Core: LPC_qsys_DDR3_interface_p0 - Instance: LPC_qsys\|ddr3_interface" {  } {  } 0 0 "Core: LPC_qsys_DDR3_interface_p0 - Instance: LPC_qsys\|ddr3_interface" 0 0 "Quartus II" 0 0 1434603529088 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1434603529088 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.943  0.981" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.943  0.981" 0 0 "Quartus II" 0 0 1434603529089 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.238     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.238     --" 0 0 "Quartus II" 0 0 1434603529089 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.205  0.347" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.205  0.347" 0 0 "Quartus II" 0 0 1434603529089 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  9.837  0.666" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  9.837  0.666" 0 0 "Quartus II" 0 0 1434603529089 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.803  0.788" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.803  0.788" 0 0 "Quartus II" 0 0 1434603529089 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.756  0.756" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.756  0.756" 0 0 "Quartus II" 0 0 1434603529089 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.358  0.311" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.358  0.311" 0 0 "Quartus II" 0 0 1434603529090 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.416  0.424" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.416  0.424" 0 0 "Quartus II" 0 0 1434603529090 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1434603529477 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1434603530459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1434603555452 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603556206 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1434603556206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434603557573 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434603557573 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603557579 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434603557579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.809 " "Worst-case setup slack is 2.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603557800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603557800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.809               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk  " "    2.809               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603557800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.299               0.000 clk_clk  " "    4.299               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603557800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.621               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "    5.621               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603557800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.006               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "   11.006               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603557800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.193               0.000 altera_reserved_tck  " "   11.193               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603557800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603557800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk  " "    0.156               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 altera_reserved_tck  " "    0.163               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.164               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "    0.166               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk_clk  " "    0.174               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603558020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.964 " "Worst-case recovery slack is 5.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.964               0.000 clk_clk  " "    5.964               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.704               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "   12.704               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.069               0.000 altera_reserved_tck  " "   15.069               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.759               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "   23.759               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603558153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.290 " "Worst-case removal slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.290               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "    0.309               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 clk_clk  " "    0.481               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 altera_reserved_tck  " "    0.683               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603558283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.229 " "Worst-case minimum pulse width slack is 1.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.229               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk  " "    1.229               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk  " "    1.306               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.884               0.000 clk_clk  " "    2.884               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.227               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    7.227               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.450               0.000 altera_reserved_tck  " "   15.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.529               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "   24.529               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603558397 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.056 ns " "Worst Case Available Settling Time: 30.056 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558642 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603558642 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPC_qsys_DDR3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPC_qsys_DDR3_interface_p0" 0 0 "Quartus II" 0 0 1434603559061 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPC_qsys_DDR3_interface_p0 INSTANCE: LPC_qsys\|ddr3_interface" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPC_qsys_DDR3_interface_p0 INSTANCE: LPC_qsys\|ddr3_interface" 0 0 "Quartus II" 0 0 1434603559885 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.809 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.809" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603561899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603561899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603561899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603561899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core (setup)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603561899 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603561899 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.156 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.156" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core (hold)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562158 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562158 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.704 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.704" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (recovery)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562337 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562337 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.290 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.290" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (removal)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562519 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603562519 ""}
{ "Info" "0" "" "Core: LPC_qsys_DDR3_interface_p0 - Instance: LPC_qsys\|ddr3_interface" {  } {  } 0 0 "Core: LPC_qsys_DDR3_interface_p0 - Instance: LPC_qsys\|ddr3_interface" 0 0 "Quartus II" 0 0 1434603562722 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1434603562722 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.049   1.06" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.049   1.06" 0 0 "Quartus II" 0 0 1434603562722 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.668     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.668     --" 0 0 "Quartus II" 0 0 1434603562722 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.809  0.156" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.809  0.156" 0 0 "Quartus II" 0 0 1434603562722 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 12.704   0.29" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 12.704   0.29" 0 0 "Quartus II" 0 0 1434603562723 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.983  0.971" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.983  0.971" 0 0 "Quartus II" 0 0 1434603562723 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.995  0.995" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.995  0.995" 0 0 "Quartus II" 0 0 1434603562723 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|   0.56  0.513" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|   0.56  0.513" 0 0 "Quartus II" 0 0 1434603562723 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.526  0.526" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.526  0.526" 0 0 "Quartus II" 0 0 1434603562723 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1434603563216 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPC_qsys\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_qsys\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434603564898 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1434603564898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566227 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434603566227 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|LPC_qsys_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434603566233 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434603566233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.827 " "Worst-case setup slack is 2.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.827               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk  " "    2.827               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.646               0.000 clk_clk  " "    4.646               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.795               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "    5.795               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.640               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "   11.640               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.938               0.000 altera_reserved_tck  " "   11.938               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603566504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk  " "    0.142               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "    0.151               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.152               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 altera_reserved_tck  " "    0.154               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk_clk  " "    0.162               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603566770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.212 " "Worst-case recovery slack is 6.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.212               0.000 clk_clk  " "    6.212               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.207               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "   13.207               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.309               0.000 altera_reserved_tck  " "   15.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.881               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "   23.881               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603566951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603566951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.261 " "Worst-case removal slack is 0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.261               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "    0.279               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 clk_clk  " "    0.416               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.605               0.000 altera_reserved_tck  " "    0.605               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603567133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.221 " "Worst-case minimum pulse width slack is 1.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.221               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk  " "    1.221               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk  " "    1.304               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.884               0.000 clk_clk  " "    2.884               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.228               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk  " "    7.228               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.530               0.000 altera_reserved_tck  " "   15.530               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.537               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk  " "   24.537               0.000 LPC_qsys\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434603567299 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.224 ns " "Worst Case Available Settling Time: 30.224 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567589 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434603567589 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPC_qsys_DDR3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPC_qsys_DDR3_interface_p0" 0 0 "Quartus II" 0 0 1434603568226 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPC_qsys_DDR3_interface_p0 INSTANCE: LPC_qsys\|ddr3_interface" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPC_qsys_DDR3_interface_p0 INSTANCE: LPC_qsys\|ddr3_interface" 0 0 "Quartus II" 0 0 1434603569045 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.827 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.827" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603571557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603571557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603571557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603571557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core (setup)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603571557 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603571557 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.142 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603571876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603571876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603571876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603571876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core (hold)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603571876 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603571876 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.207 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.207" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603572139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603572139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603572139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603572139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (recovery)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603572139 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603572139 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.261 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.261" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_qsys\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_qsys\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603572387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603572387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603572387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603572387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (removal)\} " "-panel_name \{LPC_qsys\|ddr3_interface Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603572387 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434603572387 ""}
{ "Info" "0" "" "Core: LPC_qsys_DDR3_interface_p0 - Instance: LPC_qsys\|ddr3_interface" {  } {  } 0 0 "Core: LPC_qsys_DDR3_interface_p0 - Instance: LPC_qsys\|ddr3_interface" 0 0 "Quartus II" 0 0 1434603572665 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1434603572666 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  1.018  1.075" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  1.018  1.075" 0 0 "Quartus II" 0 0 1434603572666 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.671     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.671     --" 0 0 "Quartus II" 0 0 1434603572666 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.827  0.142" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.827  0.142" 0 0 "Quartus II" 0 0 1434603572666 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 13.207  0.261" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 13.207  0.261" 0 0 "Quartus II" 0 0 1434603572666 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.974  0.984" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.974  0.984" 0 0 "Quartus II" 0 0 1434603572666 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  1.013  1.013" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  1.013  1.013" 0 0 "Quartus II" 0 0 1434603572667 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.564  0.516" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.564  0.516" 0 0 "Quartus II" 0 0 1434603572667 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.536  0.536" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.536  0.536" 0 0 "Quartus II" 0 0 1434603572667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1434603577112 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1434603577113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2384 " "Peak virtual memory: 2384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434603578855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 21:59:38 2015 " "Processing ended: Wed Jun 17 21:59:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434603578855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434603578855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434603578855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434603578855 ""}
