// Seed: 1383895756
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_7;
  wire id_18;
  tri0 id_19 = 1 * 1;
  wire id_20;
  wire id_21;
  wire id_22;
  wire id_23;
  wire id_24 = id_18;
  wire id_25, id_26, id_27, id_28, id_29;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output uwire id_2
    , id_35,
    output supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    input uwire id_7,
    input wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input tri id_12,
    output tri1 id_13,
    input wor id_14,
    output wand id_15,
    input supply1 id_16,
    input supply0 id_17,
    output wire id_18,
    output wand id_19,
    input tri id_20,
    output tri0 id_21,
    output supply0 id_22,
    output tri id_23,
    input uwire id_24,
    output tri0 id_25,
    input uwire id_26,
    input tri1 id_27,
    input wand id_28,
    output wire id_29,
    input supply0 id_30,
    output wand id_31,
    input tri0 id_32,
    output uwire id_33
);
  module_0(
      id_35,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35
  );
endmodule
