DIGEST a5aacb466bdf2d8ab936226637d84bd2
FThieleUniversal.UTM_Program
R15:32 ThieleUniversal.TM <> <> lib
R50:68 ThieleUniversal.CPU <> <> lib
R86:111 ThieleUniversal.UTM_Encode <> <> lib
R129:132 Coq.Lists.List <> <> lib
R150:152 Coq.micromega.Lia <> <> lib
R170:174 Coq.Arith.Arith <> <> lib
R184:196 Coq.Lists.List ListNotations <> mod
mod 207:217 <> UTM_Program
def 258:273 UTM_Program RULES_START_ADDR
R277:279 Coq.Init.Datatypes <> nat ind
def 302:316 UTM_Program TAPE_START_ADDR
R321:323 Coq.Init.Datatypes <> nat ind
prf 343:377 UTM_Program RULES_START_ADDR_le_TAPE_START_ADDR
R401:404 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R385:400 ThieleUniversal.UTM_Program UTM_Program RULES_START_ADDR def
R405:419 ThieleUniversal.UTM_Program UTM_Program TAPE_START_ADDR def
R442:457 ThieleUniversal.UTM_Program UTM_Program RULES_START_ADDR def
R460:474 ThieleUniversal.UTM_Program UTM_Program TAPE_START_ADDR def
def 568:581 UTM_Program program_instrs
R585:588 Coq.Init.Datatypes <> list ind
R590:594 ThieleUniversal.CPU <> Instr ind
R603:604 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R640:647 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R682:689 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R719:726 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R762:769 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R798:805 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R829:836 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R870:877 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R893:900 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R920:927 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R943:950 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R972:979 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R995:1002 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1029:1036 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1057:1064 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1097:1104 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1130:1137 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1174:1181 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1197:1204 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1224:1231 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1253:1260 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1276:1283 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1305:1312 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1339:1346 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1367:1374 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1404:1411 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1432:1439 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1472:1479 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1500:1507 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1539:1546 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1573:1580 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1616:1623 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1659:1666 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1699:1706 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1733:1740 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1757:1764 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1786:1793 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1828:1835 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1852:1859 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1881:1888 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1924:1931 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1948:1955 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1977:1984 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R2001:2008 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R2030:2037 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R2072:2079 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R2096:2103 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R2124:2131 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R2153:2160 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R2176:2181 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R605:613 ThieleUniversal.CPU <> LoadConst constr
R615:623 ThieleUniversal.CPU <> REG_TEMP1 def
R625:639 ThieleUniversal.UTM_Program UTM_Program TAPE_START_ADDR def
R648:653 ThieleUniversal.CPU <> AddReg constr
R655:662 ThieleUniversal.CPU <> REG_ADDR def
R664:672 ThieleUniversal.CPU <> REG_TEMP1 def
R674:681 ThieleUniversal.CPU <> REG_HEAD def
R690:701 ThieleUniversal.CPU <> LoadIndirect constr
R703:709 ThieleUniversal.CPU <> REG_SYM def
R711:718 ThieleUniversal.CPU <> REG_ADDR def
R727:735 ThieleUniversal.CPU <> LoadConst constr
R737:744 ThieleUniversal.CPU <> REG_ADDR def
R746:761 ThieleUniversal.UTM_Program UTM_Program RULES_START_ADDR def
R770:781 ThieleUniversal.CPU <> LoadIndirect constr
R783:788 ThieleUniversal.CPU <> REG_Q' def
R790:797 ThieleUniversal.CPU <> REG_ADDR def
R806:812 ThieleUniversal.CPU <> CopyReg constr
R814:822 ThieleUniversal.CPU <> REG_TEMP1 def
R824:828 ThieleUniversal.CPU <> REG_Q def
R837:842 ThieleUniversal.CPU <> SubReg constr
R844:852 ThieleUniversal.CPU <> REG_TEMP1 def
R854:862 ThieleUniversal.CPU <> REG_TEMP1 def
R864:869 ThieleUniversal.CPU <> REG_Q' def
R878:879 ThieleUniversal.CPU <> Jz constr
R881:889 ThieleUniversal.CPU <> REG_TEMP1 def
R901:908 ThieleUniversal.CPU <> AddConst constr
R910:917 ThieleUniversal.CPU <> REG_ADDR def
R928:930 ThieleUniversal.CPU <> Jnz constr
R932:940 ThieleUniversal.CPU <> REG_TEMP1 def
R951:959 ThieleUniversal.CPU <> LoadConst constr
R961:969 ThieleUniversal.CPU <> REG_TEMP1 def
R980:982 ThieleUniversal.CPU <> Jnz constr
R984:992 ThieleUniversal.CPU <> REG_TEMP1 def
R1003:1009 ThieleUniversal.CPU <> CopyReg constr
R1011:1019 ThieleUniversal.CPU <> REG_TEMP1 def
R1021:1028 ThieleUniversal.CPU <> REG_ADDR def
R1037:1044 ThieleUniversal.CPU <> AddConst constr
R1046:1054 ThieleUniversal.CPU <> REG_TEMP1 def
R1065:1076 ThieleUniversal.CPU <> LoadIndirect constr
R1078:1086 ThieleUniversal.CPU <> REG_TEMP2 def
R1088:1096 ThieleUniversal.CPU <> REG_TEMP1 def
R1105:1111 ThieleUniversal.CPU <> CopyReg constr
R1113:1121 ThieleUniversal.CPU <> REG_TEMP1 def
R1123:1129 ThieleUniversal.CPU <> REG_SYM def
R1138:1143 ThieleUniversal.CPU <> SubReg constr
R1145:1153 ThieleUniversal.CPU <> REG_TEMP1 def
R1155:1163 ThieleUniversal.CPU <> REG_TEMP1 def
R1165:1173 ThieleUniversal.CPU <> REG_TEMP2 def
R1182:1183 ThieleUniversal.CPU <> Jz constr
R1185:1193 ThieleUniversal.CPU <> REG_TEMP1 def
R1205:1212 ThieleUniversal.CPU <> AddConst constr
R1214:1221 ThieleUniversal.CPU <> REG_ADDR def
R1232:1240 ThieleUniversal.CPU <> LoadConst constr
R1242:1250 ThieleUniversal.CPU <> REG_TEMP1 def
R1261:1263 ThieleUniversal.CPU <> Jnz constr
R1265:1273 ThieleUniversal.CPU <> REG_TEMP1 def
R1284:1292 ThieleUniversal.CPU <> LoadConst constr
R1294:1302 ThieleUniversal.CPU <> REG_TEMP1 def
R1313:1319 ThieleUniversal.CPU <> CopyReg constr
R1321:1329 ThieleUniversal.CPU <> REG_TEMP1 def
R1331:1338 ThieleUniversal.CPU <> REG_ADDR def
R1347:1354 ThieleUniversal.CPU <> AddConst constr
R1356:1364 ThieleUniversal.CPU <> REG_TEMP1 def
R1375:1386 ThieleUniversal.CPU <> LoadIndirect constr
R1388:1393 ThieleUniversal.CPU <> REG_Q' def
R1395:1403 ThieleUniversal.CPU <> REG_TEMP1 def
R1412:1419 ThieleUniversal.CPU <> AddConst constr
R1421:1429 ThieleUniversal.CPU <> REG_TEMP1 def
R1440:1451 ThieleUniversal.CPU <> LoadIndirect constr
R1453:1461 ThieleUniversal.CPU <> REG_WRITE def
R1463:1471 ThieleUniversal.CPU <> REG_TEMP1 def
R1480:1487 ThieleUniversal.CPU <> AddConst constr
R1489:1497 ThieleUniversal.CPU <> REG_TEMP1 def
R1508:1519 ThieleUniversal.CPU <> LoadIndirect constr
R1521:1528 ThieleUniversal.CPU <> REG_MOVE def
R1530:1538 ThieleUniversal.CPU <> REG_TEMP1 def
R1547:1553 ThieleUniversal.CPU <> CopyReg constr
R1555:1563 ThieleUniversal.CPU <> REG_TEMP1 def
R1565:1572 ThieleUniversal.CPU <> REG_HEAD def
R1581:1589 ThieleUniversal.CPU <> LoadConst constr
R1591:1599 ThieleUniversal.CPU <> REG_TEMP2 def
R1601:1615 ThieleUniversal.UTM_Program UTM_Program TAPE_START_ADDR def
R1624:1629 ThieleUniversal.CPU <> AddReg constr
R1631:1638 ThieleUniversal.CPU <> REG_ADDR def
R1640:1648 ThieleUniversal.CPU <> REG_TEMP1 def
R1650:1658 ThieleUniversal.CPU <> REG_TEMP2 def
R1667:1679 ThieleUniversal.CPU <> StoreIndirect constr
R1681:1688 ThieleUniversal.CPU <> REG_ADDR def
R1690:1698 ThieleUniversal.CPU <> REG_WRITE def
R1707:1713 ThieleUniversal.CPU <> CopyReg constr
R1715:1723 ThieleUniversal.CPU <> REG_TEMP1 def
R1725:1732 ThieleUniversal.CPU <> REG_MOVE def
R1741:1743 ThieleUniversal.CPU <> Jnz constr
R1745:1753 ThieleUniversal.CPU <> REG_TEMP1 def
R1765:1773 ThieleUniversal.CPU <> LoadConst constr
R1775:1783 ThieleUniversal.CPU <> REG_TEMP2 def
R1794:1799 ThieleUniversal.CPU <> SubReg constr
R1801:1808 ThieleUniversal.CPU <> REG_HEAD def
R1810:1817 ThieleUniversal.CPU <> REG_HEAD def
R1819:1827 ThieleUniversal.CPU <> REG_TEMP2 def
R1836:1838 ThieleUniversal.CPU <> Jnz constr
R1840:1848 ThieleUniversal.CPU <> REG_TEMP2 def
R1860:1868 ThieleUniversal.CPU <> LoadConst constr
R1870:1878 ThieleUniversal.CPU <> REG_TEMP2 def
R1889:1894 ThieleUniversal.CPU <> SubReg constr
R1896:1904 ThieleUniversal.CPU <> REG_TEMP1 def
R1906:1913 ThieleUniversal.CPU <> REG_MOVE def
R1915:1923 ThieleUniversal.CPU <> REG_TEMP2 def
R1932:1934 ThieleUniversal.CPU <> Jnz constr
R1936:1944 ThieleUniversal.CPU <> REG_TEMP1 def
R1956:1964 ThieleUniversal.CPU <> LoadConst constr
R1966:1974 ThieleUniversal.CPU <> REG_TEMP1 def
R1985:1987 ThieleUniversal.CPU <> Jnz constr
R1989:1997 ThieleUniversal.CPU <> REG_TEMP1 def
R2009:2017 ThieleUniversal.CPU <> LoadConst constr
R2019:2027 ThieleUniversal.CPU <> REG_TEMP2 def
R2038:2043 ThieleUniversal.CPU <> AddReg constr
R2045:2052 ThieleUniversal.CPU <> REG_HEAD def
R2054:2061 ThieleUniversal.CPU <> REG_HEAD def
R2063:2071 ThieleUniversal.CPU <> REG_TEMP2 def
R2080:2082 ThieleUniversal.CPU <> Jnz constr
R2084:2092 ThieleUniversal.CPU <> REG_TEMP2 def
R2104:2110 ThieleUniversal.CPU <> CopyReg constr
R2112:2116 ThieleUniversal.CPU <> REG_Q def
R2118:2123 ThieleUniversal.CPU <> REG_Q' def
R2132:2140 ThieleUniversal.CPU <> LoadConst constr
R2142:2150 ThieleUniversal.CPU <> REG_TEMP1 def
R2161:2163 ThieleUniversal.CPU <> Jnz constr
R2165:2173 ThieleUniversal.CPU <> REG_TEMP1 def
prf 2193:2205 UTM_Program nth_firstn_lt
binder 2217:2217 <> A:1
binder 2227:2227 <> n:2
binder 2229:2229 <> m:3
R2236:2239 Coq.Init.Datatypes <> list ind
R2241:2241 ThieleUniversal.UTM_Program <> A:1 var
binder 2232:2232 <> l:4
binder 2244:2244 <> d:5
R2256:2259 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2252:2254 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R2251:2251 ThieleUniversal.UTM_Program <> n:2 var
R2255:2255 ThieleUniversal.UTM_Program <> m:3 var
R2280:2282 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2260:2262 Coq.Lists.List <> nth def
R2279:2279 ThieleUniversal.UTM_Program <> d:5 var
R2267:2272 Coq.Lists.List <> firstn def
R2276:2276 ThieleUniversal.UTM_Program <> l:4 var
R2274:2274 ThieleUniversal.UTM_Program <> m:3 var
R2264:2264 ThieleUniversal.UTM_Program <> n:2 var
R2283:2285 Coq.Lists.List <> nth def
R2291:2291 ThieleUniversal.UTM_Program <> d:5 var
R2289:2289 ThieleUniversal.UTM_Program <> l:4 var
R2287:2287 ThieleUniversal.UTM_Program <> n:2 var
prf 2537:2563 UTM_Program program_instrs_length_gt_48
R2569:2571 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R2572:2577 Coq.Init.Datatypes <> length def
R2579:2592 ThieleUniversal.UTM_Program UTM_Program program_instrs def
prf 2628:2664 UTM_Program program_instrs_before_apply_not_store
binder 2679:2680 <> pc:6
R2696:2705 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2691:2693 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R2689:2690 ThieleUniversal.UTM_Program <> pc:6 var
R2712:2714 Coq.Lists.List <> nth def
R2734:2737 ThieleUniversal.CPU <> Halt constr
R2719:2732 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R2716:2717 ThieleUniversal.UTM_Program <> pc:6 var
R2752:2764 ThieleUniversal.CPU <> StoreIndirect constr
R2773:2777 Coq.Init.Logic <> False ind
R2792:2795 Coq.Init.Logic <> True ind
R2855:2860 Coq.Lists.List <> firstn def
R2865:2878 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R2855:2860 Coq.Lists.List <> firstn def
R2865:2878 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R2940:2942 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2907:2912 Coq.Init.Datatypes <> length def
R2915:2920 Coq.Lists.List <> firstn def
R2925:2938 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R2940:2942 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2907:2912 Coq.Init.Datatypes <> length def
R2915:2920 Coq.Lists.List <> firstn def
R2925:2938 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R3010:3015 Coq.Lists.List <> Forall ind
R3191:3196 Coq.Lists.List <> firstn def
R3201:3214 ThieleUniversal.UTM_Program UTM_Program program_instrs def
binder 3022:3026 <> instr:7
R3061:3065 ThieleUniversal.UTM_Program <> instr:7 var
R3098:3110 ThieleUniversal.CPU <> StoreIndirect constr
R3119:3123 Coq.Init.Logic <> False ind
R3156:3159 Coq.Init.Logic <> True ind
R3010:3015 Coq.Lists.List <> Forall ind
R3191:3196 Coq.Lists.List <> firstn def
R3201:3214 ThieleUniversal.UTM_Program UTM_Program program_instrs def
binder 3022:3026 <> instr:9
R3061:3065 ThieleUniversal.UTM_Program <> instr:9 var
R3098:3110 ThieleUniversal.CPU <> StoreIndirect constr
R3119:3123 Coq.Init.Logic <> False ind
R3156:3159 Coq.Init.Logic <> True ind
R3282:3284 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3269:3274 Coq.Init.Datatypes <> length def
R3282:3284 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3269:3274 Coq.Init.Datatypes <> length def
R3360:3365 Coq.Lists.List <> Forall ind
binder 3372:3376 <> instr:11
R3411:3415 ThieleUniversal.UTM_Program <> instr:11 var
R3448:3460 ThieleUniversal.CPU <> StoreIndirect constr
R3469:3473 Coq.Init.Logic <> False ind
R3506:3509 Coq.Init.Logic <> True ind
R3360:3365 Coq.Lists.List <> Forall ind
binder 3372:3376 <> instr:13
R3411:3415 ThieleUniversal.UTM_Program <> instr:13 var
R3448:3460 ThieleUniversal.CPU <> StoreIndirect constr
R3469:3473 Coq.Init.Logic <> False ind
R3506:3509 Coq.Init.Logic <> True ind
R3631:3633 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3605:3607 Coq.Lists.List <> nth def
R3627:3630 ThieleUniversal.CPU <> Halt constr
R3612:3625 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R3634:3636 Coq.Lists.List <> nth def
R3648:3651 ThieleUniversal.CPU <> Halt constr
R3631:3633 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3605:3607 Coq.Lists.List <> nth def
R3627:3630 ThieleUniversal.CPU <> Halt constr
R3612:3625 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R3634:3636 Coq.Lists.List <> nth def
R3648:3651 ThieleUniversal.CPU <> Halt constr
R3726:3739 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R3692:3703 Coq.Lists.List <> firstn_skipn thm
R3726:3739 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R3692:3703 Coq.Lists.List <> firstn_skipn thm
R3726:3739 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R3692:3703 Coq.Lists.List <> firstn_skipn thm
R3757:3769 Coq.Lists.List <> app_nth1 thm
R3757:3769 Coq.Lists.List <> app_nth1 thm
R3757:3769 Coq.Lists.List <> app_nth1 thm
R3858:3862 Coq.Init.Logic <> proj1 thm
R3865:3877 Coq.Lists.List <> Forall_forall thm
binder 3933:3937 <> instr:15
R3989:3993 ThieleUniversal.UTM_Program <> instr:15 var
R4043:4055 ThieleUniversal.CPU <> StoreIndirect constr
R4064:4068 Coq.Init.Logic <> False ind
R4118:4121 Coq.Init.Logic <> True ind
R3883:3887 ThieleUniversal.CPU <> Instr ind
R3858:3862 Coq.Init.Logic <> proj1 thm
R3865:3877 Coq.Lists.List <> Forall_forall thm
binder 3933:3937 <> instr:17
R3989:3993 ThieleUniversal.UTM_Program <> instr:17 var
R4043:4055 ThieleUniversal.CPU <> StoreIndirect constr
R4064:4068 Coq.Init.Logic <> False ind
R4118:4121 Coq.Init.Logic <> True ind
R3883:3887 ThieleUniversal.CPU <> Instr ind
R4267:4272 Coq.Lists.List <> nth_In thm
R4267:4272 Coq.Lists.List <> nth_In thm
prf 4324:4365 UTM_Program program_instrs_before_apply_jump_target_lt
binder 4380:4381 <> pc:19
R4397:4406 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4392:4394 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4390:4391 ThieleUniversal.UTM_Program <> pc:19 var
R4413:4415 Coq.Lists.List <> nth def
R4435:4438 ThieleUniversal.CPU <> Halt constr
R4420:4433 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R4417:4418 ThieleUniversal.UTM_Program <> pc:19 var
R4453:4454 ThieleUniversal.CPU <> Jz constr
R4474:4476 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4488:4490 ThieleUniversal.CPU <> Jnz constr
R4510:4512 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4529:4532 Coq.Init.Logic <> True ind
R4592:4597 Coq.Lists.List <> firstn def
R4602:4615 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R4592:4597 Coq.Lists.List <> firstn def
R4602:4615 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R4677:4679 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4644:4649 Coq.Init.Datatypes <> length def
R4652:4657 Coq.Lists.List <> firstn def
R4662:4675 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R4677:4679 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4644:4649 Coq.Init.Datatypes <> length def
R4652:4657 Coq.Lists.List <> firstn def
R4662:4675 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R4739:4741 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4726:4731 Coq.Init.Datatypes <> length def
R4739:4741 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4726:4731 Coq.Init.Datatypes <> length def
R4821:4826 Coq.Lists.List <> Forall ind
R5056:5061 Coq.Lists.List <> firstn def
R5066:5079 ThieleUniversal.UTM_Program UTM_Program program_instrs def
binder 4833:4837 <> instr:20
R4872:4876 ThieleUniversal.UTM_Program <> instr:20 var
R4909:4910 ThieleUniversal.CPU <> Jz constr
R4930:4932 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4962:4964 ThieleUniversal.CPU <> Jnz constr
R4984:4986 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R5021:5024 Coq.Init.Logic <> True ind
R4821:4826 Coq.Lists.List <> Forall ind
R5056:5061 Coq.Lists.List <> firstn def
R5066:5079 ThieleUniversal.UTM_Program UTM_Program program_instrs def
binder 4833:4837 <> instr:22
R4872:4876 ThieleUniversal.UTM_Program <> instr:22 var
R4909:4910 ThieleUniversal.CPU <> Jz constr
R4930:4932 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4962:4964 ThieleUniversal.CPU <> Jnz constr
R4984:4986 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R5021:5024 Coq.Init.Logic <> True ind
R5160:5165 Coq.Lists.List <> Forall ind
binder 5172:5176 <> instr:24
R5211:5215 ThieleUniversal.UTM_Program <> instr:24 var
R5248:5249 ThieleUniversal.CPU <> Jz constr
R5269:5271 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R5301:5303 ThieleUniversal.CPU <> Jnz constr
R5323:5325 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R5360:5363 Coq.Init.Logic <> True ind
R5160:5165 Coq.Lists.List <> Forall ind
binder 5172:5176 <> instr:26
R5211:5215 ThieleUniversal.UTM_Program <> instr:26 var
R5248:5249 ThieleUniversal.CPU <> Jz constr
R5269:5271 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R5301:5303 ThieleUniversal.CPU <> Jnz constr
R5323:5325 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R5360:5363 Coq.Init.Logic <> True ind
R5485:5487 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5459:5461 Coq.Lists.List <> nth def
R5481:5484 ThieleUniversal.CPU <> Halt constr
R5466:5479 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R5488:5490 Coq.Lists.List <> nth def
R5502:5505 ThieleUniversal.CPU <> Halt constr
R5485:5487 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5459:5461 Coq.Lists.List <> nth def
R5481:5484 ThieleUniversal.CPU <> Halt constr
R5466:5479 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R5488:5490 Coq.Lists.List <> nth def
R5502:5505 ThieleUniversal.CPU <> Halt constr
R5580:5593 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R5546:5557 Coq.Lists.List <> firstn_skipn thm
R5580:5593 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R5546:5557 Coq.Lists.List <> firstn_skipn thm
R5580:5593 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R5546:5557 Coq.Lists.List <> firstn_skipn thm
R5611:5623 Coq.Lists.List <> app_nth1 thm
R5611:5623 Coq.Lists.List <> app_nth1 thm
R5611:5623 Coq.Lists.List <> app_nth1 thm
R5712:5716 Coq.Init.Logic <> proj1 thm
R5719:5731 Coq.Lists.List <> Forall_forall thm
binder 5787:5791 <> instr:28
R5843:5847 ThieleUniversal.UTM_Program <> instr:28 var
R5897:5898 ThieleUniversal.CPU <> Jz constr
R5918:5920 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R5967:5969 ThieleUniversal.CPU <> Jnz constr
R5989:5991 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R6043:6046 Coq.Init.Logic <> True ind
R5737:5741 ThieleUniversal.CPU <> Instr ind
R5712:5716 Coq.Init.Logic <> proj1 thm
R5719:5731 Coq.Lists.List <> Forall_forall thm
binder 5787:5791 <> instr:30
R5843:5847 ThieleUniversal.UTM_Program <> instr:30 var
R5897:5898 ThieleUniversal.CPU <> Jz constr
R5918:5920 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R5967:5969 ThieleUniversal.CPU <> Jnz constr
R5989:5991 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R6043:6046 Coq.Init.Logic <> True ind
R5737:5741 ThieleUniversal.CPU <> Instr ind
R6192:6197 Coq.Lists.List <> nth_In thm
R6192:6197 Coq.Lists.List <> nth_In thm
prf 6249:6285 UTM_Program program_instrs_before_apply_reg_bound
binder 6300:6301 <> pc:32
R6317:6326 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R6312:6314 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R6310:6311 ThieleUniversal.UTM_Program <> pc:32 var
R6333:6335 Coq.Lists.List <> nth def
R6355:6358 ThieleUniversal.CPU <> Halt constr
R6340:6353 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R6337:6338 ThieleUniversal.UTM_Program <> pc:32 var
R6373:6381 ThieleUniversal.CPU <> LoadConst constr
R6393:6395 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R6407:6418 ThieleUniversal.CPU <> LoadIndirect constr
R6430:6432 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R6444:6450 ThieleUniversal.CPU <> CopyReg constr
R6462:6464 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R6476:6483 ThieleUniversal.CPU <> AddConst constr
R6495:6497 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R6509:6514 ThieleUniversal.CPU <> AddReg constr
R6528:6530 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R6542:6547 ThieleUniversal.CPU <> SubReg constr
R6561:6563 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R6575:6576 ThieleUniversal.CPU <> Jz constr
R6588:6590 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R6602:6604 ThieleUniversal.CPU <> Jnz constr
R6616:6618 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R6630:6642 ThieleUniversal.CPU <> StoreIndirect constr
R6651:6654 Coq.Init.Logic <> True ind
R6664:6667 ThieleUniversal.CPU <> Halt constr
R6672:6675 Coq.Init.Logic <> True ind
R6735:6740 Coq.Lists.List <> firstn def
R6745:6758 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R6735:6740 Coq.Lists.List <> firstn def
R6745:6758 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R6820:6822 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6787:6792 Coq.Init.Datatypes <> length def
R6795:6800 Coq.Lists.List <> firstn def
R6805:6818 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R6820:6822 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6787:6792 Coq.Init.Datatypes <> length def
R6795:6800 Coq.Lists.List <> firstn def
R6805:6818 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R6882:6884 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6869:6874 Coq.Init.Datatypes <> length def
R6882:6884 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6869:6874 Coq.Init.Datatypes <> length def
R6964:6969 Coq.Lists.List <> Forall ind
R7482:7487 Coq.Lists.List <> firstn def
R7492:7505 ThieleUniversal.UTM_Program UTM_Program program_instrs def
binder 6976:6980 <> instr:33
R7015:7019 ThieleUniversal.UTM_Program <> instr:33 var
R7052:7060 ThieleUniversal.CPU <> LoadConst constr
R7093:7104 ThieleUniversal.CPU <> LoadIndirect constr
R7137:7143 ThieleUniversal.CPU <> CopyReg constr
R7176:7183 ThieleUniversal.CPU <> AddConst constr
R7216:7221 ThieleUniversal.CPU <> AddReg constr
R7256:7261 ThieleUniversal.CPU <> SubReg constr
R7275:7277 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7275:7277 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7275:7277 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7275:7277 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7275:7277 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7275:7277 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7307:7308 ThieleUniversal.CPU <> Jz constr
R7341:7343 ThieleUniversal.CPU <> Jnz constr
R7355:7357 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7355:7357 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7387:7399 ThieleUniversal.CPU <> StoreIndirect constr
R7408:7411 Coq.Init.Logic <> True ind
R7439:7442 ThieleUniversal.CPU <> Halt constr
R7447:7450 Coq.Init.Logic <> True ind
R6964:6969 Coq.Lists.List <> Forall ind
R7482:7487 Coq.Lists.List <> firstn def
R7492:7505 ThieleUniversal.UTM_Program UTM_Program program_instrs def
binder 6976:6980 <> instr:35
R7015:7019 ThieleUniversal.UTM_Program <> instr:35 var
R7052:7060 ThieleUniversal.CPU <> LoadConst constr
R7093:7104 ThieleUniversal.CPU <> LoadIndirect constr
R7137:7143 ThieleUniversal.CPU <> CopyReg constr
R7176:7183 ThieleUniversal.CPU <> AddConst constr
R7216:7221 ThieleUniversal.CPU <> AddReg constr
R7256:7261 ThieleUniversal.CPU <> SubReg constr
R7275:7277 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7275:7277 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7275:7277 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7275:7277 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7275:7277 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7275:7277 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7307:7308 ThieleUniversal.CPU <> Jz constr
R7341:7343 ThieleUniversal.CPU <> Jnz constr
R7355:7357 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7355:7357 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7387:7399 ThieleUniversal.CPU <> StoreIndirect constr
R7408:7411 Coq.Init.Logic <> True ind
R7439:7442 ThieleUniversal.CPU <> Halt constr
R7447:7450 Coq.Init.Logic <> True ind
R7586:7591 Coq.Lists.List <> Forall ind
binder 7598:7602 <> instr:37
R7637:7641 ThieleUniversal.UTM_Program <> instr:37 var
R7674:7682 ThieleUniversal.CPU <> LoadConst constr
R7715:7726 ThieleUniversal.CPU <> LoadIndirect constr
R7759:7765 ThieleUniversal.CPU <> CopyReg constr
R7798:7805 ThieleUniversal.CPU <> AddConst constr
R7838:7843 ThieleUniversal.CPU <> AddReg constr
R7878:7883 ThieleUniversal.CPU <> SubReg constr
R7897:7899 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7897:7899 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7897:7899 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7897:7899 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7897:7899 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7897:7899 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7929:7930 ThieleUniversal.CPU <> Jz constr
R7963:7965 ThieleUniversal.CPU <> Jnz constr
R7977:7979 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7977:7979 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8009:8021 ThieleUniversal.CPU <> StoreIndirect constr
R8030:8033 Coq.Init.Logic <> True ind
R8061:8064 ThieleUniversal.CPU <> Halt constr
R8069:8072 Coq.Init.Logic <> True ind
R7586:7591 Coq.Lists.List <> Forall ind
binder 7598:7602 <> instr:39
R7637:7641 ThieleUniversal.UTM_Program <> instr:39 var
R7674:7682 ThieleUniversal.CPU <> LoadConst constr
R7715:7726 ThieleUniversal.CPU <> LoadIndirect constr
R7759:7765 ThieleUniversal.CPU <> CopyReg constr
R7798:7805 ThieleUniversal.CPU <> AddConst constr
R7838:7843 ThieleUniversal.CPU <> AddReg constr
R7878:7883 ThieleUniversal.CPU <> SubReg constr
R7897:7899 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7897:7899 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7897:7899 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7897:7899 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7897:7899 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7897:7899 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7929:7930 ThieleUniversal.CPU <> Jz constr
R7963:7965 ThieleUniversal.CPU <> Jnz constr
R7977:7979 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R7977:7979 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8009:8021 ThieleUniversal.CPU <> StoreIndirect constr
R8030:8033 Coq.Init.Logic <> True ind
R8061:8064 ThieleUniversal.CPU <> Halt constr
R8069:8072 Coq.Init.Logic <> True ind
R8194:8196 Coq.Init.Logic <> ::type_scope:x_'='_x not
R8168:8170 Coq.Lists.List <> nth def
R8190:8193 ThieleUniversal.CPU <> Halt constr
R8175:8188 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R8197:8199 Coq.Lists.List <> nth def
R8211:8214 ThieleUniversal.CPU <> Halt constr
R8194:8196 Coq.Init.Logic <> ::type_scope:x_'='_x not
R8168:8170 Coq.Lists.List <> nth def
R8190:8193 ThieleUniversal.CPU <> Halt constr
R8175:8188 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R8197:8199 Coq.Lists.List <> nth def
R8211:8214 ThieleUniversal.CPU <> Halt constr
R8289:8302 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R8255:8266 Coq.Lists.List <> firstn_skipn thm
R8289:8302 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R8255:8266 Coq.Lists.List <> firstn_skipn thm
R8289:8302 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R8255:8266 Coq.Lists.List <> firstn_skipn thm
R8320:8332 Coq.Lists.List <> app_nth1 thm
R8320:8332 Coq.Lists.List <> app_nth1 thm
R8320:8332 Coq.Lists.List <> app_nth1 thm
R8421:8425 Coq.Init.Logic <> proj1 thm
R8428:8440 Coq.Lists.List <> Forall_forall thm
binder 8496:8500 <> instr:41
R8552:8556 ThieleUniversal.UTM_Program <> instr:41 var
R8606:8614 ThieleUniversal.CPU <> LoadConst constr
R8664:8675 ThieleUniversal.CPU <> LoadIndirect constr
R8725:8731 ThieleUniversal.CPU <> CopyReg constr
R8781:8788 ThieleUniversal.CPU <> AddConst constr
R8838:8843 ThieleUniversal.CPU <> AddReg constr
R8895:8900 ThieleUniversal.CPU <> SubReg constr
R8914:8916 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8914:8916 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8914:8916 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8914:8916 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8914:8916 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8914:8916 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8963:8964 ThieleUniversal.CPU <> Jz constr
R9014:9016 ThieleUniversal.CPU <> Jnz constr
R9028:9030 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R9028:9030 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R9077:9089 ThieleUniversal.CPU <> StoreIndirect constr
R9098:9101 Coq.Init.Logic <> True ind
R9146:9149 ThieleUniversal.CPU <> Halt constr
R9154:9157 Coq.Init.Logic <> True ind
R8446:8450 ThieleUniversal.CPU <> Instr ind
R8421:8425 Coq.Init.Logic <> proj1 thm
R8428:8440 Coq.Lists.List <> Forall_forall thm
binder 8496:8500 <> instr:43
R8552:8556 ThieleUniversal.UTM_Program <> instr:43 var
R8606:8614 ThieleUniversal.CPU <> LoadConst constr
R8664:8675 ThieleUniversal.CPU <> LoadIndirect constr
R8725:8731 ThieleUniversal.CPU <> CopyReg constr
R8781:8788 ThieleUniversal.CPU <> AddConst constr
R8838:8843 ThieleUniversal.CPU <> AddReg constr
R8895:8900 ThieleUniversal.CPU <> SubReg constr
R8914:8916 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8914:8916 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8914:8916 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8914:8916 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8914:8916 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8914:8916 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R8963:8964 ThieleUniversal.CPU <> Jz constr
R9014:9016 ThieleUniversal.CPU <> Jnz constr
R9028:9030 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R9028:9030 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R9077:9089 ThieleUniversal.CPU <> StoreIndirect constr
R9098:9101 Coq.Init.Logic <> True ind
R9146:9149 ThieleUniversal.CPU <> Halt constr
R9154:9157 Coq.Init.Logic <> True ind
R8446:8450 ThieleUniversal.CPU <> Instr ind
R9303:9308 Coq.Lists.List <> nth_In thm
R9303:9308 Coq.Lists.List <> nth_In thm
prf 9360:9378 UTM_Program program_instrs_pc29
R9412:9414 Coq.Init.Logic <> ::type_scope:x_'='_x not
R9386:9388 Coq.Lists.List <> nth def
R9408:9411 ThieleUniversal.CPU <> Halt constr
R9393:9406 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R9415:9421 ThieleUniversal.CPU <> CopyReg constr
R9423:9431 ThieleUniversal.CPU <> REG_TEMP1 def
R9433:9440 ThieleUniversal.CPU <> REG_HEAD def
prf 9479:9496 UTM_Program program_instrs_pc7
R9529:9531 Coq.Init.Logic <> ::type_scope:x_'='_x not
R9504:9506 Coq.Lists.List <> nth def
R9525:9528 ThieleUniversal.CPU <> Halt constr
R9510:9523 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R9532:9533 ThieleUniversal.CPU <> Jz constr
R9535:9543 ThieleUniversal.CPU <> REG_TEMP1 def
prf 9585:9602 UTM_Program program_instrs_pc9
R9635:9637 Coq.Init.Logic <> ::type_scope:x_'='_x not
R9610:9612 Coq.Lists.List <> nth def
R9631:9634 ThieleUniversal.CPU <> Halt constr
R9616:9629 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R9638:9640 ThieleUniversal.CPU <> Jnz constr
R9642:9650 ThieleUniversal.CPU <> REG_TEMP1 def
prf 9691:9709 UTM_Program program_instrs_pc11
R9743:9745 Coq.Init.Logic <> ::type_scope:x_'='_x not
R9717:9719 Coq.Lists.List <> nth def
R9739:9742 ThieleUniversal.CPU <> Halt constr
R9724:9737 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R9746:9748 ThieleUniversal.CPU <> Jnz constr
R9750:9758 ThieleUniversal.CPU <> REG_TEMP1 def
prf 9799:9817 UTM_Program program_instrs_pc17
R9851:9853 Coq.Init.Logic <> ::type_scope:x_'='_x not
R9825:9827 Coq.Lists.List <> nth def
R9847:9850 ThieleUniversal.CPU <> Halt constr
R9832:9845 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R9854:9855 ThieleUniversal.CPU <> Jz constr
R9857:9865 ThieleUniversal.CPU <> REG_TEMP1 def
prf 9907:9925 UTM_Program program_instrs_pc20
R9959:9961 Coq.Init.Logic <> ::type_scope:x_'='_x not
R9933:9935 Coq.Lists.List <> nth def
R9955:9958 ThieleUniversal.CPU <> Halt constr
R9940:9953 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R9962:9964 ThieleUniversal.CPU <> Jnz constr
R9966:9974 ThieleUniversal.CPU <> REG_TEMP1 def
prf 10015:10033 UTM_Program program_instrs_pc21
R10067:10069 Coq.Init.Logic <> ::type_scope:x_'='_x not
R10041:10043 Coq.Lists.List <> nth def
R10063:10066 ThieleUniversal.CPU <> Halt constr
R10048:10061 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R10070:10078 ThieleUniversal.CPU <> LoadConst constr
R10080:10088 ThieleUniversal.CPU <> REG_TEMP1 def
prf 10129:10147 UTM_Program program_instrs_pc22
R10181:10183 Coq.Init.Logic <> ::type_scope:x_'='_x not
R10155:10157 Coq.Lists.List <> nth def
R10177:10180 ThieleUniversal.CPU <> Halt constr
R10162:10175 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R10184:10190 ThieleUniversal.CPU <> CopyReg constr
R10192:10200 ThieleUniversal.CPU <> REG_TEMP1 def
R10202:10209 ThieleUniversal.CPU <> REG_ADDR def
prf 10248:10266 UTM_Program program_instrs_pc23
R10300:10302 Coq.Init.Logic <> ::type_scope:x_'='_x not
R10274:10276 Coq.Lists.List <> nth def
R10296:10299 ThieleUniversal.CPU <> Halt constr
R10281:10294 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R10303:10310 ThieleUniversal.CPU <> AddConst constr
R10312:10320 ThieleUniversal.CPU <> REG_TEMP1 def
prf 10361:10379 UTM_Program program_instrs_pc24
R10413:10415 Coq.Init.Logic <> ::type_scope:x_'='_x not
R10387:10389 Coq.Lists.List <> nth def
R10409:10412 ThieleUniversal.CPU <> Halt constr
R10394:10407 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R10416:10427 ThieleUniversal.CPU <> LoadIndirect constr
R10429:10434 ThieleUniversal.CPU <> REG_Q' def
R10436:10444 ThieleUniversal.CPU <> REG_TEMP1 def
prf 10483:10501 UTM_Program program_instrs_pc25
R10535:10537 Coq.Init.Logic <> ::type_scope:x_'='_x not
R10509:10511 Coq.Lists.List <> nth def
R10531:10534 ThieleUniversal.CPU <> Halt constr
R10516:10529 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R10538:10545 ThieleUniversal.CPU <> AddConst constr
R10547:10555 ThieleUniversal.CPU <> REG_TEMP1 def
prf 10596:10614 UTM_Program program_instrs_pc26
R10648:10650 Coq.Init.Logic <> ::type_scope:x_'='_x not
R10622:10624 Coq.Lists.List <> nth def
R10644:10647 ThieleUniversal.CPU <> Halt constr
R10629:10642 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R10651:10662 ThieleUniversal.CPU <> LoadIndirect constr
R10664:10672 ThieleUniversal.CPU <> REG_WRITE def
R10674:10682 ThieleUniversal.CPU <> REG_TEMP1 def
prf 10721:10739 UTM_Program program_instrs_pc27
R10773:10775 Coq.Init.Logic <> ::type_scope:x_'='_x not
R10747:10749 Coq.Lists.List <> nth def
R10769:10772 ThieleUniversal.CPU <> Halt constr
R10754:10767 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R10776:10783 ThieleUniversal.CPU <> AddConst constr
R10785:10793 ThieleUniversal.CPU <> REG_TEMP1 def
prf 10834:10852 UTM_Program program_instrs_pc28
R10886:10888 Coq.Init.Logic <> ::type_scope:x_'='_x not
R10860:10862 Coq.Lists.List <> nth def
R10882:10885 ThieleUniversal.CPU <> Halt constr
R10867:10880 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R10889:10900 ThieleUniversal.CPU <> LoadIndirect constr
R10902:10909 ThieleUniversal.CPU <> REG_MOVE def
R10911:10919 ThieleUniversal.CPU <> REG_TEMP1 def
prf 10958:10997 UTM_Program program_instrs_before_apply_pc_unchanged
binder 11012:11013 <> pc:45
R11029:11038 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R11024:11026 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R11022:11023 ThieleUniversal.UTM_Program <> pc:45 var
R11045:11047 Coq.Lists.List <> nth def
R11067:11070 ThieleUniversal.CPU <> Halt constr
R11052:11065 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R11049:11050 ThieleUniversal.UTM_Program <> pc:45 var
R11085:11086 ThieleUniversal.CPU <> Jz constr
R11095:11098 Coq.Init.Logic <> True ind
R11108:11110 ThieleUniversal.CPU <> Jnz constr
R11119:11122 Coq.Init.Logic <> True ind
R11141:11152 ThieleUniversal.CPU <> pc_unchanged def
R11218:11223 Coq.Lists.List <> firstn def
R11228:11241 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R11218:11223 Coq.Lists.List <> firstn def
R11228:11241 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R11303:11305 Coq.Init.Logic <> ::type_scope:x_'='_x not
R11270:11275 Coq.Init.Datatypes <> length def
R11278:11283 Coq.Lists.List <> firstn def
R11288:11301 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R11303:11305 Coq.Init.Logic <> ::type_scope:x_'='_x not
R11270:11275 Coq.Init.Datatypes <> length def
R11278:11283 Coq.Lists.List <> firstn def
R11288:11301 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R11365:11367 Coq.Init.Logic <> ::type_scope:x_'='_x not
R11352:11357 Coq.Init.Datatypes <> length def
R11365:11367 Coq.Init.Logic <> ::type_scope:x_'='_x not
R11352:11357 Coq.Init.Datatypes <> length def
R11447:11452 Coq.Lists.List <> Forall ind
R12226:12231 Coq.Lists.List <> firstn def
R12236:12249 ThieleUniversal.UTM_Program UTM_Program program_instrs def
binder 11459:11463 <> instr:46
R11498:11502 ThieleUniversal.UTM_Program <> instr:46 var
R11535:11543 ThieleUniversal.CPU <> LoadConst constr
R11555:11566 ThieleUniversal.CPU <> pc_unchanged def
R11569:11577 ThieleUniversal.CPU <> LoadConst constr
R11613:11624 ThieleUniversal.CPU <> LoadIndirect constr
R11635:11646 ThieleUniversal.CPU <> pc_unchanged def
R11649:11660 ThieleUniversal.CPU <> LoadIndirect constr
R11695:11707 ThieleUniversal.CPU <> StoreIndirect constr
R11718:11729 ThieleUniversal.CPU <> pc_unchanged def
R11732:11744 ThieleUniversal.CPU <> StoreIndirect constr
R11779:11785 ThieleUniversal.CPU <> CopyReg constr
R11796:11807 ThieleUniversal.CPU <> pc_unchanged def
R11810:11816 ThieleUniversal.CPU <> CopyReg constr
R11851:11858 ThieleUniversal.CPU <> AddConst constr
R11870:11881 ThieleUniversal.CPU <> pc_unchanged def
R11884:11891 ThieleUniversal.CPU <> AddConst constr
R11927:11932 ThieleUniversal.CPU <> AddReg constr
R11948:11959 ThieleUniversal.CPU <> pc_unchanged def
R11962:11967 ThieleUniversal.CPU <> AddReg constr
R12007:12012 ThieleUniversal.CPU <> SubReg constr
R12028:12039 ThieleUniversal.CPU <> pc_unchanged def
R12042:12047 ThieleUniversal.CPU <> SubReg constr
R12087:12088 ThieleUniversal.CPU <> Jz constr
R12097:12100 Coq.Init.Logic <> True ind
R12128:12130 ThieleUniversal.CPU <> Jnz constr
R12139:12142 Coq.Init.Logic <> True ind
R12170:12173 ThieleUniversal.CPU <> Halt constr
R12178:12189 ThieleUniversal.CPU <> pc_unchanged def
R12191:12194 ThieleUniversal.CPU <> Halt constr
R11447:11452 Coq.Lists.List <> Forall ind
R12226:12231 Coq.Lists.List <> firstn def
R12236:12249 ThieleUniversal.UTM_Program UTM_Program program_instrs def
binder 11459:11463 <> instr:48
R11498:11502 ThieleUniversal.UTM_Program <> instr:48 var
R11535:11543 ThieleUniversal.CPU <> LoadConst constr
R11555:11566 ThieleUniversal.CPU <> pc_unchanged def
R11569:11577 ThieleUniversal.CPU <> LoadConst constr
R11613:11624 ThieleUniversal.CPU <> LoadIndirect constr
R11635:11646 ThieleUniversal.CPU <> pc_unchanged def
R11649:11660 ThieleUniversal.CPU <> LoadIndirect constr
R11695:11707 ThieleUniversal.CPU <> StoreIndirect constr
R11718:11729 ThieleUniversal.CPU <> pc_unchanged def
R11732:11744 ThieleUniversal.CPU <> StoreIndirect constr
R11779:11785 ThieleUniversal.CPU <> CopyReg constr
R11796:11807 ThieleUniversal.CPU <> pc_unchanged def
R11810:11816 ThieleUniversal.CPU <> CopyReg constr
R11851:11858 ThieleUniversal.CPU <> AddConst constr
R11870:11881 ThieleUniversal.CPU <> pc_unchanged def
R11884:11891 ThieleUniversal.CPU <> AddConst constr
R11927:11932 ThieleUniversal.CPU <> AddReg constr
R11948:11959 ThieleUniversal.CPU <> pc_unchanged def
R11962:11967 ThieleUniversal.CPU <> AddReg constr
R12007:12012 ThieleUniversal.CPU <> SubReg constr
R12028:12039 ThieleUniversal.CPU <> pc_unchanged def
R12042:12047 ThieleUniversal.CPU <> SubReg constr
R12087:12088 ThieleUniversal.CPU <> Jz constr
R12097:12100 Coq.Init.Logic <> True ind
R12128:12130 ThieleUniversal.CPU <> Jnz constr
R12139:12142 Coq.Init.Logic <> True ind
R12170:12173 ThieleUniversal.CPU <> Halt constr
R12178:12189 ThieleUniversal.CPU <> pc_unchanged def
R12191:12194 ThieleUniversal.CPU <> Halt constr
R12348:12353 Coq.Lists.List <> Forall ind
binder 12360:12364 <> instr:50
R12399:12403 ThieleUniversal.UTM_Program <> instr:50 var
R12436:12444 ThieleUniversal.CPU <> LoadConst constr
R12456:12471 ThieleUniversal.CPU <> pc_unchanged def
R12474:12482 ThieleUniversal.CPU <> LoadConst constr
R12518:12529 ThieleUniversal.CPU <> LoadIndirect constr
R12540:12555 ThieleUniversal.CPU <> pc_unchanged def
R12558:12569 ThieleUniversal.CPU <> LoadIndirect constr
R12604:12616 ThieleUniversal.CPU <> StoreIndirect constr
R12627:12642 ThieleUniversal.CPU <> pc_unchanged def
R12645:12657 ThieleUniversal.CPU <> StoreIndirect constr
R12692:12698 ThieleUniversal.CPU <> CopyReg constr
R12709:12724 ThieleUniversal.CPU <> pc_unchanged def
R12727:12733 ThieleUniversal.CPU <> CopyReg constr
R12768:12775 ThieleUniversal.CPU <> AddConst constr
R12787:12802 ThieleUniversal.CPU <> pc_unchanged def
R12805:12812 ThieleUniversal.CPU <> AddConst constr
R12848:12853 ThieleUniversal.CPU <> AddReg constr
R12869:12884 ThieleUniversal.CPU <> pc_unchanged def
R12887:12892 ThieleUniversal.CPU <> AddReg constr
R12932:12937 ThieleUniversal.CPU <> SubReg constr
R12953:12968 ThieleUniversal.CPU <> pc_unchanged def
R12971:12976 ThieleUniversal.CPU <> SubReg constr
R13016:13017 ThieleUniversal.CPU <> Jz constr
R13026:13029 Coq.Init.Logic <> True ind
R13057:13059 ThieleUniversal.CPU <> Jnz constr
R13068:13071 Coq.Init.Logic <> True ind
R13099:13102 ThieleUniversal.CPU <> Halt constr
R13107:13122 ThieleUniversal.CPU <> pc_unchanged def
R13124:13127 ThieleUniversal.CPU <> Halt constr
R12348:12353 Coq.Lists.List <> Forall ind
binder 12360:12364 <> instr:52
R12399:12403 ThieleUniversal.UTM_Program <> instr:52 var
R12436:12444 ThieleUniversal.CPU <> LoadConst constr
R12456:12471 ThieleUniversal.CPU <> pc_unchanged def
R12474:12482 ThieleUniversal.CPU <> LoadConst constr
R12518:12529 ThieleUniversal.CPU <> LoadIndirect constr
R12540:12555 ThieleUniversal.CPU <> pc_unchanged def
R12558:12569 ThieleUniversal.CPU <> LoadIndirect constr
R12604:12616 ThieleUniversal.CPU <> StoreIndirect constr
R12627:12642 ThieleUniversal.CPU <> pc_unchanged def
R12645:12657 ThieleUniversal.CPU <> StoreIndirect constr
R12692:12698 ThieleUniversal.CPU <> CopyReg constr
R12709:12724 ThieleUniversal.CPU <> pc_unchanged def
R12727:12733 ThieleUniversal.CPU <> CopyReg constr
R12768:12775 ThieleUniversal.CPU <> AddConst constr
R12787:12802 ThieleUniversal.CPU <> pc_unchanged def
R12805:12812 ThieleUniversal.CPU <> AddConst constr
R12848:12853 ThieleUniversal.CPU <> AddReg constr
R12869:12884 ThieleUniversal.CPU <> pc_unchanged def
R12887:12892 ThieleUniversal.CPU <> AddReg constr
R12932:12937 ThieleUniversal.CPU <> SubReg constr
R12953:12968 ThieleUniversal.CPU <> pc_unchanged def
R12971:12976 ThieleUniversal.CPU <> SubReg constr
R13016:13017 ThieleUniversal.CPU <> Jz constr
R13026:13029 Coq.Init.Logic <> True ind
R13057:13059 ThieleUniversal.CPU <> Jnz constr
R13068:13071 Coq.Init.Logic <> True ind
R13099:13102 ThieleUniversal.CPU <> Halt constr
R13107:13122 ThieleUniversal.CPU <> pc_unchanged def
R13124:13127 ThieleUniversal.CPU <> Halt constr
R13249:13251 Coq.Init.Logic <> ::type_scope:x_'='_x not
R13223:13225 Coq.Lists.List <> nth def
R13245:13248 ThieleUniversal.CPU <> Halt constr
R13230:13243 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R13252:13254 Coq.Lists.List <> nth def
R13266:13269 ThieleUniversal.CPU <> Halt constr
R13249:13251 Coq.Init.Logic <> ::type_scope:x_'='_x not
R13223:13225 Coq.Lists.List <> nth def
R13245:13248 ThieleUniversal.CPU <> Halt constr
R13230:13243 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R13252:13254 Coq.Lists.List <> nth def
R13266:13269 ThieleUniversal.CPU <> Halt constr
R13344:13357 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R13310:13321 Coq.Lists.List <> firstn_skipn thm
R13344:13357 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R13310:13321 Coq.Lists.List <> firstn_skipn thm
R13344:13357 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R13310:13321 Coq.Lists.List <> firstn_skipn thm
R13375:13387 Coq.Lists.List <> app_nth1 thm
R13375:13387 Coq.Lists.List <> app_nth1 thm
R13375:13387 Coq.Lists.List <> app_nth1 thm
R13472:13476 Coq.Init.Logic <> proj1 thm
R13479:13491 Coq.Lists.List <> Forall_forall thm
binder 13547:13551 <> instr:54
R13603:13607 ThieleUniversal.UTM_Program <> instr:54 var
R13657:13665 ThieleUniversal.CPU <> LoadConst constr
R13677:13688 ThieleUniversal.CPU <> pc_unchanged def
R13691:13699 ThieleUniversal.CPU <> LoadConst constr
R13752:13763 ThieleUniversal.CPU <> LoadIndirect constr
R13774:13785 ThieleUniversal.CPU <> pc_unchanged def
R13788:13799 ThieleUniversal.CPU <> LoadIndirect constr
R13851:13863 ThieleUniversal.CPU <> StoreIndirect constr
R13874:13885 ThieleUniversal.CPU <> pc_unchanged def
R13888:13900 ThieleUniversal.CPU <> StoreIndirect constr
R13952:13958 ThieleUniversal.CPU <> CopyReg constr
R13969:13980 ThieleUniversal.CPU <> pc_unchanged def
R13983:13989 ThieleUniversal.CPU <> CopyReg constr
R14041:14048 ThieleUniversal.CPU <> AddConst constr
R14060:14071 ThieleUniversal.CPU <> pc_unchanged def
R14074:14081 ThieleUniversal.CPU <> AddConst constr
R14134:14139 ThieleUniversal.CPU <> AddReg constr
R14155:14166 ThieleUniversal.CPU <> pc_unchanged def
R14169:14174 ThieleUniversal.CPU <> AddReg constr
R14231:14236 ThieleUniversal.CPU <> SubReg constr
R14252:14263 ThieleUniversal.CPU <> pc_unchanged def
R14266:14271 ThieleUniversal.CPU <> SubReg constr
R14328:14329 ThieleUniversal.CPU <> Jz constr
R14338:14341 Coq.Init.Logic <> True ind
R14386:14388 ThieleUniversal.CPU <> Jnz constr
R14397:14400 Coq.Init.Logic <> True ind
R14445:14448 ThieleUniversal.CPU <> Halt constr
R14453:14464 ThieleUniversal.CPU <> pc_unchanged def
R14466:14469 ThieleUniversal.CPU <> Halt constr
R13497:13501 ThieleUniversal.CPU <> Instr ind
R13472:13476 Coq.Init.Logic <> proj1 thm
R13479:13491 Coq.Lists.List <> Forall_forall thm
binder 13547:13551 <> instr:56
R13603:13607 ThieleUniversal.UTM_Program <> instr:56 var
R13657:13665 ThieleUniversal.CPU <> LoadConst constr
R13677:13688 ThieleUniversal.CPU <> pc_unchanged def
R13691:13699 ThieleUniversal.CPU <> LoadConst constr
R13752:13763 ThieleUniversal.CPU <> LoadIndirect constr
R13774:13785 ThieleUniversal.CPU <> pc_unchanged def
R13788:13799 ThieleUniversal.CPU <> LoadIndirect constr
R13851:13863 ThieleUniversal.CPU <> StoreIndirect constr
R13874:13885 ThieleUniversal.CPU <> pc_unchanged def
R13888:13900 ThieleUniversal.CPU <> StoreIndirect constr
R13952:13958 ThieleUniversal.CPU <> CopyReg constr
R13969:13980 ThieleUniversal.CPU <> pc_unchanged def
R13983:13989 ThieleUniversal.CPU <> CopyReg constr
R14041:14048 ThieleUniversal.CPU <> AddConst constr
R14060:14071 ThieleUniversal.CPU <> pc_unchanged def
R14074:14081 ThieleUniversal.CPU <> AddConst constr
R14134:14139 ThieleUniversal.CPU <> AddReg constr
R14155:14166 ThieleUniversal.CPU <> pc_unchanged def
R14169:14174 ThieleUniversal.CPU <> AddReg constr
R14231:14236 ThieleUniversal.CPU <> SubReg constr
R14252:14263 ThieleUniversal.CPU <> pc_unchanged def
R14266:14271 ThieleUniversal.CPU <> SubReg constr
R14328:14329 ThieleUniversal.CPU <> Jz constr
R14338:14341 Coq.Init.Logic <> True ind
R14386:14388 ThieleUniversal.CPU <> Jnz constr
R14397:14400 Coq.Init.Logic <> True ind
R14445:14448 ThieleUniversal.CPU <> Halt constr
R14453:14464 ThieleUniversal.CPU <> pc_unchanged def
R14466:14469 ThieleUniversal.CPU <> Halt constr
R13497:13501 ThieleUniversal.CPU <> Instr ind
R14615:14620 Coq.Lists.List <> nth_In thm
R14615:14620 Coq.Lists.List <> nth_In thm
prf 14672:14707 UTM_Program program_instrs_monotonic_after_apply
binder 14718:14719 <> pc:58
R14739:14746 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R14728:14731 Coq.Init.Peano <> ::nat_scope:x_'<='_x_'<'_x not
R14734:14736 Coq.Init.Peano <> ::nat_scope:x_'<='_x_'<'_x not
R14732:14733 ThieleUniversal.UTM_Program <> pc:58 var
R14732:14733 ThieleUniversal.UTM_Program <> pc:58 var
R14753:14755 Coq.Lists.List <> nth def
R14775:14778 ThieleUniversal.CPU <> Halt constr
R14760:14773 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R14757:14758 ThieleUniversal.UTM_Program <> pc:58 var
R14791:14792 ThieleUniversal.CPU <> Jz constr
R14808:14811 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R14825:14827 ThieleUniversal.CPU <> Jnz constr
R14843:14846 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R14869:14880 ThieleUniversal.CPU <> pc_unchanged def
R15084:15099 ThieleUniversal.CPU <> pc_unchanged def
R15201:15216 ThieleUniversal.CPU <> pc_unchanged def
R15315:15330 ThieleUniversal.CPU <> pc_unchanged def
R15436:15451 ThieleUniversal.CPU <> pc_unchanged def
R15467:15467 Coq.Init.Logic <> I constr
R15467:15467 Coq.Init.Logic <> I constr
R15536:15551 ThieleUniversal.CPU <> pc_unchanged def
R15719:15734 ThieleUniversal.CPU <> pc_unchanged def
R15833:15848 ThieleUniversal.CPU <> pc_unchanged def
R16016:16031 ThieleUniversal.CPU <> pc_unchanged def
R16130:16145 ThieleUniversal.CPU <> pc_unchanged def
R16313:16328 ThieleUniversal.CPU <> pc_unchanged def
R16496:16511 ThieleUniversal.CPU <> pc_unchanged def
R16610:16625 ThieleUniversal.CPU <> pc_unchanged def
R16791:16806 ThieleUniversal.CPU <> pc_unchanged def
R16908:16923 ThieleUniversal.CPU <> pc_unchanged def
R17010:17020 ThieleUniversal.UTM_Program UTM_Program <> mod
