#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 12 20:47:50 2022
# Process ID: 7096
# Current directory: D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1
# Command line: vivado.exe -log soc_axi_lite_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_axi_lite_top.tcl
# Log file: D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/soc_axi_lite_top.vds
# Journal file: D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source soc_axi_lite_top.tcl -notrace
Command: synth_design -top soc_axi_lite_top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3684 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1026.562 ; gain = 234.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_axi_lite_top' [D:/data/func_test/soc_axi_func/rtl/soc_axi_lite_top.v:65]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7096-JY/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7096-JY/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [D:/data/func_test/soc_axi_func/rtl/myCPU/mycpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'MiniMIPS32' [D:/data/func_test/soc_axi_func/rtl/myCPU/MiniMIPS32.v:3]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [D:/data/func_test/soc_axi_func/rtl/myCPU/if_stage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (2#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/if_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'ifid_reg' [D:/data/func_test/soc_axi_func/rtl/myCPU/ifid_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ifid_reg' (3#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/ifid_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [D:/data/func_test/soc_axi_func/rtl/myCPU/id_stage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (4#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/id_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/data/func_test/soc_axi_func/rtl/myCPU/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'idexe_reg' [D:/data/func_test/soc_axi_func/rtl/myCPU/idexe_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'idexe_reg' (6#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/idexe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'exe_stage' [D:/data/func_test/soc_axi_func/rtl/myCPU/exe_stage.v:3]
WARNING: [Synth 8-6014] Unused sequential element temp_op1_reg was removed.  [D:/data/func_test/soc_axi_func/rtl/myCPU/exe_stage.v:191]
INFO: [Synth 8-6155] done synthesizing module 'exe_stage' (7#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/exe_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'exemem_reg' [D:/data/func_test/soc_axi_func/rtl/myCPU/exemem_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'exemem_reg' (8#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/exemem_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [D:/data/func_test/soc_axi_func/rtl/myCPU/mem_stage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (9#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/mem_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'memwb_reg' [D:/data/func_test/soc_axi_func/rtl/myCPU/memwb_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'memwb_reg' (10#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/memwb_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [D:/data/func_test/soc_axi_func/rtl/myCPU/wb_stage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (11#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/wb_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'hilo' [D:/data/func_test/soc_axi_func/rtl/myCPU/hilo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hilo' (12#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/hilo.v:4]
INFO: [Synth 8-6157] synthesizing module 'scu' [D:/data/func_test/soc_axi_func/rtl/myCPU/scu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'scu' (13#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/scu.v:3]
INFO: [Synth 8-6157] synthesizing module 'cp0_reg' [D:/data/func_test/soc_axi_func/rtl/myCPU/cp0_reg.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [D:/data/func_test/soc_axi_func/rtl/myCPU/cp0_reg.v:119]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/data/func_test/soc_axi_func/rtl/myCPU/cp0_reg.v:110]
WARNING: [Synth 8-6014] Unused sequential element compare_reg was removed.  [D:/data/func_test/soc_axi_func/rtl/myCPU/cp0_reg.v:111]
INFO: [Synth 8-6155] done synthesizing module 'cp0_reg' (14#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/cp0_reg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MiniMIPS32' (15#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/MiniMIPS32.v:3]
INFO: [Synth 8-6157] synthesizing module 'cpu_axi_interface' [D:/data/func_test/soc_axi_func/rtl/myCPU/cpu_axi_interface.v:34]
INFO: [Synth 8-6155] done synthesizing module 'cpu_axi_interface' (16#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/cpu_axi_interface.v:34]
WARNING: [Synth 8-689] width (4) of port connection 'arlen' does not match port width (8) of module 'cpu_axi_interface' [D:/data/func_test/soc_axi_func/rtl/myCPU/mycpu.v:131]
WARNING: [Synth 8-689] width (4) of port connection 'awlen' does not match port width (8) of module 'cpu_axi_interface' [D:/data/func_test/soc_axi_func/rtl/myCPU/mycpu.v:147]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (17#1) [D:/data/func_test/soc_axi_func/rtl/myCPU/mycpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_wrap' [D:/data/func_test/soc_axi_func/rtl/axi_wrap/axi_wrap.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_wrap' (18#1) [D:/data/func_test/soc_axi_func/rtl/axi_wrap/axi_wrap.v:34]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter' [D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7096-JY/realtime/axi_clock_converter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter' (19#1) [D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7096-JY/realtime/axi_clock_converter_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1x2' [D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7096-JY/realtime/axi_crossbar_1x2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1x2' (20#1) [D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7096-JY/realtime/axi_crossbar_1x2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_wrap_ram' [D:/data/func_test/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:37]
INFO: [Synth 8-6157] synthesizing module 'axi_ram' [D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7096-JY/realtime/axi_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ram' (21#1) [D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7096-JY/realtime/axi_ram_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element pf_r2r_reg was removed.  [D:/data/func_test/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:107]
WARNING: [Synth 8-6014] Unused sequential element pf_b2b_reg was removed.  [D:/data/func_test/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:108]
INFO: [Synth 8-6155] done synthesizing module 'axi_wrap_ram' (22#1) [D:/data/func_test/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:37]
INFO: [Synth 8-6157] synthesizing module 'confreg' [D:/data/func_test/soc_axi_func/rtl/CONFREG/confreg.v:73]
	Parameter SIMULATION bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element buf_len_reg was removed.  [D:/data/func_test/soc_axi_func/rtl/CONFREG/confreg.v:192]
WARNING: [Synth 8-6014] Unused sequential element buf_size_reg was removed.  [D:/data/func_test/soc_axi_func/rtl/CONFREG/confreg.v:193]
WARNING: [Synth 8-3848] Net led in module/entity confreg does not have driver. [D:/data/func_test/soc_axi_func/rtl/CONFREG/confreg.v:126]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (23#1) [D:/data/func_test/soc_axi_func/rtl/CONFREG/confreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'soc_axi_lite_top' (24#1) [D:/data/func_test/soc_axi_func/rtl/soc_axi_lite_top.v:65]
WARNING: [Synth 8-3331] design confreg has unconnected port led[7]
WARNING: [Synth 8-3331] design confreg has unconnected port led[6]
WARNING: [Synth 8-3331] design confreg has unconnected port led[5]
WARNING: [Synth 8-3331] design confreg has unconnected port led[4]
WARNING: [Synth 8-3331] design confreg has unconnected port led[3]
WARNING: [Synth 8-3331] design confreg has unconnected port led[2]
WARNING: [Synth 8-3331] design confreg has unconnected port led[1]
WARNING: [Synth 8-3331] design confreg has unconnected port led[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[7]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[6]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[5]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[4]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[3]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arsize[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arsize[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arsize[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arburst[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arburst[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arlock[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arlock[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[3]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arprot[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arprot[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arprot[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[7]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[6]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[5]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[4]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[3]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awsize[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awsize[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awsize[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awburst[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awburst[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awlock[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awlock[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[3]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awprot[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awprot[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awprot[0]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[3]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[2]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[1]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[0]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[3]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[2]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[1]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arlock[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arlock[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[3]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arprot[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arprot[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arprot[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awlock[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awlock[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[3]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awprot[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awprot[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awprot[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[3]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[0]
WARNING: [Synth 8-3331] design cpu_axi_interface has unconnected port rid[3]
WARNING: [Synth 8-3331] design cpu_axi_interface has unconnected port rid[2]
WARNING: [Synth 8-3331] design cpu_axi_interface has unconnected port rid[1]
WARNING: [Synth 8-3331] design cpu_axi_interface has unconnected port rid[0]
WARNING: [Synth 8-3331] design cpu_axi_interface has unconnected port rresp[1]
WARNING: [Synth 8-3331] design cpu_axi_interface has unconnected port rresp[0]
WARNING: [Synth 8-3331] design cpu_axi_interface has unconnected port rlast
WARNING: [Synth 8-3331] design cpu_axi_interface has unconnected port bid[3]
WARNING: [Synth 8-3331] design cpu_axi_interface has unconnected port bid[2]
WARNING: [Synth 8-3331] design cpu_axi_interface has unconnected port bid[1]
WARNING: [Synth 8-3331] design cpu_axi_interface has unconnected port bid[0]
WARNING: [Synth 8-3331] design cpu_axi_interface has unconnected port bresp[1]
WARNING: [Synth 8-3331] design cpu_axi_interface has unconnected port bresp[0]
WARNING: [Synth 8-3331] design cp0_reg has unconnected port int_i[7]
WARNING: [Synth 8-3331] design cp0_reg has unconnected port int_i[6]
WARNING: [Synth 8-3331] design mem_stage has unconnected port wb2mem_cp0_wd[31]
WARNING: [Synth 8-3331] design mem_stage has unconnected port wb2mem_cp0_wd[30]
WARNING: [Synth 8-3331] design mem_stage has unconnected port wb2mem_cp0_wd[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1118.215 ; gain = 325.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.199 ; gain = 328.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.199 ; gain = 328.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1121.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7096-JY/axi_clock_converter/axi_clock_converter/axi_clock_converter_in_context.xdc] for cell 'u_axi_clock_sync'
Finished Parsing XDC File [D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7096-JY/axi_clock_converter/axi_clock_converter/axi_clock_converter_in_context.xdc] for cell 'u_axi_clock_sync'
Parsing XDC File [D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7096-JY/axi_ram/axi_ram/axi_ram_in_context.xdc] for cell 'u_axi_ram/ram'
Finished Parsing XDC File [D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7096-JY/axi_ram/axi_ram/axi_ram_in_context.xdc] for cell 'u_axi_ram/ram'
Parsing XDC File [d:/data/func_test/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Finished Parsing XDC File [d:/data/func_test/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Parsing XDC File [d:/data/func_test/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2/axi_crossbar_1x2_in_context.xdc] for cell 'u_axi_crossbar_1x2'
Finished Parsing XDC File [d:/data/func_test/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2/axi_crossbar_1x2_in_context.xdc] for cell 'u_axi_crossbar_1x2'
Parsing XDC File [D:/data/func_test/soc_axi_func/run_vivado/soc_lite.xdc]
Finished Parsing XDC File [D:/data/func_test/soc_axi_func/run_vivado/soc_lite.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/data/func_test/soc_axi_func/run_vivado/soc_lite.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_axi_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_axi_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1262.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1262.914 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_axi_clock_sync' at clock pin 'm_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_axi_crossbar_1x2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_axi_ram/ram' at clock pin 's_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1266.004 ; gain = 473.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1266.004 ; gain = 473.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_n. (constraint file  d:/data/func_test/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_n. (constraint file  d:/data/func_test/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_p. (constraint file  d:/data/func_test/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_p. (constraint file  d:/data/func_test/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for u_axi_clock_sync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_axi_ram/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \pll.clk_pll . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_axi_crossbar_1x2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1266.004 ; gain = 473.574
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'if_state_reg' in module 'if_stage'
INFO: [Synth 8-802] inferred FSM for state register 'pc_state_reg' in module 'if_stage'
INFO: [Synth 8-4471] merging register 'temp_op2_reg[31:0]' into 'divisor_reg[31:0]' [D:/data/func_test/soc_axi_func/rtl/myCPU/exe_stage.v:159]
INFO: [Synth 8-4471] merging register 'mem_stop_wb_reg_reg' into 'mem_mem_flag_reg_reg' [D:/data/func_test/soc_axi_func/rtl/myCPU/mem_stage.v:118]
INFO: [Synth 8-802] inferred FSM for state register 'mem_state_reg' in module 'mem_stage'
INFO: [Synth 8-5546] ROM "cause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
INFO: [Synth 8-5544] ROM "num_csn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_a_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'pc_state_reg' in module 'if_stage'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'if_state_reg' using encoding 'sequential' in module 'if_stage'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mem_state_reg' using encoding 'sequential' in module 'mem_stage'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1266.004 ; gain = 473.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     35 Bit       Adders := 3     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 79    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 63    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   4 Input     66 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 80    
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 15    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   6 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 15    
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 79    
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_axi_lite_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module if_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
Module ifid_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module id_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 32    
Module idexe_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module exe_stage 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     35 Bit       Adders := 3     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   4 Input     66 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     35 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   5 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
Module exemem_reg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mem_stage 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module memwb_reg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module wb_stage 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
Module hilo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module scu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module cp0_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 3     
Module cpu_axi_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_wrap_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 21    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/data/func_test/soc_axi_func/rtl/myCPU/exe_stage.v:306]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/data/func_test/soc_axi_func/rtl/myCPU/exe_stage.v:307]
DSP Report: Generating DSP unsigned_mulres, operation Mode is: A*B.
DSP Report: operator unsigned_mulres is absorbed into DSP unsigned_mulres.
DSP Report: operator unsigned_mulres is absorbed into DSP unsigned_mulres.
DSP Report: Generating DSP unsigned_mulres, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator unsigned_mulres is absorbed into DSP unsigned_mulres.
DSP Report: operator unsigned_mulres is absorbed into DSP unsigned_mulres.
DSP Report: Generating DSP unsigned_mulres, operation Mode is: A*B.
DSP Report: operator unsigned_mulres is absorbed into DSP unsigned_mulres.
DSP Report: operator unsigned_mulres is absorbed into DSP unsigned_mulres.
DSP Report: Generating DSP unsigned_mulres, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator unsigned_mulres is absorbed into DSP unsigned_mulres.
DSP Report: operator unsigned_mulres is absorbed into DSP unsigned_mulres.
DSP Report: Generating DSP mulres, operation Mode is: A*B.
DSP Report: operator mulres is absorbed into DSP mulres.
DSP Report: operator mulres is absorbed into DSP mulres.
DSP Report: Generating DSP mulres, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mulres is absorbed into DSP mulres.
DSP Report: operator mulres is absorbed into DSP mulres.
DSP Report: Generating DSP mulres, operation Mode is: A*B.
DSP Report: operator mulres is absorbed into DSP mulres.
DSP Report: operator mulres is absorbed into DSP mulres.
DSP Report: Generating DSP mulres, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mulres is absorbed into DSP mulres.
DSP Report: operator mulres is absorbed into DSP mulres.
INFO: [Synth 8-4471] merging register 'u_confreg/write_timer_begin_r3_reg' into 'u_confreg/write_timer_end_r1_reg' [D:/data/func_test/soc_axi_func/rtl/CONFREG/confreg.v:352]
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/ifid_reg0/id_exccode_reg[0]' (FDRE) to 'u_cpu/MiniMIPS32_0/ifid_reg0/id_exccode_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/ifid_reg0/id_exccode_reg[1]' (FDRE) to 'u_cpu/MiniMIPS32_0/ifid_reg0/id_exccode_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/MiniMIPS32_0 /\ifid_reg0/id_exccode_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[29]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[30]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[7]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[16]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[17]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[18]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[19]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[20]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[21]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[22]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[23]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[24]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[25]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[26]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[27]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[28]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/MiniMIPS32_0 /if_stage0/\pc_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[1]' (FDRE) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/MiniMIPS32_0 /cp0_reg0/\cause_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[14]' (FDR) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[15]' (FDR) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[13]' (FDR) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[12]' (FDR) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[11]' (FDR) to 'u_cpu/MiniMIPS32_0/cp0_reg0/cause_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/MiniMIPS32_0 /cp0_reg0/\cause_reg[10] )
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[1]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[2]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[3]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[4]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[5]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[6]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[7]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[8]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[9]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[10]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[11]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[12]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[13]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[14]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[15]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[16]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[17]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[18]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[19]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[20]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[21]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[22]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[23]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[24]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[25]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[26]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[27]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[28]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[29]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[30]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[31]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_confreg/simu_flag_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_cpu/cpu_axi_interface0/do_addr_r_reg[29]' (FDE) to 'u_cpu/cpu_axi_interface0/do_addr_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cpu_axi_interface0/do_addr_r_reg[30]' (FDE) to 'u_cpu/cpu_axi_interface0/do_addr_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/cpu_axi_interface0/do_addr_r_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1266.004 ; gain = 473.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exe_stage   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe_stage   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe_stage   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe_stage   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe_stage   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe_stage   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe_stage   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe_stage   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1266.004 ; gain = 473.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1329.418 ; gain = 536.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/ifid_reg0/id_pc_reg[0]' (FDRE) to 'u_cpu/MiniMIPS32_0/ifid_reg0/id_pc_plus_4_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/MiniMIPS32_0/idexe_reg0/exe_pc_reg[0]' (FDRE) to 'u_cpu/MiniMIPS32_0/idexe_reg0/exe_ret_addr_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1445.406 ; gain = 652.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1449.191 ; gain = 656.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1449.191 ; gain = 656.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 1449.191 ; gain = 656.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 1449.191 ; gain = 656.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 1449.191 ; gain = 656.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 1449.191 ; gain = 656.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |clk_pll             |         1|
|2     |axi_clock_converter |         1|
|3     |axi_crossbar_1x2    |         1|
|4     |axi_ram             |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |axi_clock_converter |     1|
|2     |axi_crossbar_1x2    |     1|
|3     |axi_ram             |     1|
|4     |clk_pll             |     1|
|5     |CARRY4              |   201|
|6     |DSP48E1_1           |     8|
|7     |LUT1                |   127|
|8     |LUT2                |   591|
|9     |LUT3                |   396|
|10    |LUT4                |   443|
|11    |LUT5                |   539|
|12    |LUT6                |  2065|
|13    |MUXF7               |   273|
|14    |MUXF8               |    27|
|15    |FDRE                |  2953|
|16    |FDSE                |    71|
|17    |IBUF                |    15|
|18    |OBUF                |    23|
|19    |OBUFT               |     8|
+------+--------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------+------+
|      |Instance               |Module            |Cells |
+------+-----------------------+------------------+------+
|1     |top                    |                  |  8378|
|2     |  u_axi_ram            |axi_wrap_ram      |   103|
|3     |  u_confreg            |confreg           |  1356|
|4     |  u_cpu                |mycpu_top         |  6272|
|5     |    MiniMIPS32_0       |MiniMIPS32        |  6181|
|6     |      cp0_reg0         |cp0_reg           |   599|
|7     |      exe_stage0       |exe_stage         |   757|
|8     |      exemem_reg0      |exemem_reg        |   620|
|9     |      hilo0            |hilo              |    64|
|10    |      idexe_reg0       |idexe_reg         |  1430|
|11    |      if_stage0        |if_stage          |   156|
|12    |      ifid_reg0        |ifid_reg          |   111|
|13    |      mem_stage0       |mem_stage         |   205|
|14    |      memwb_reg0       |memwb_reg         |   363|
|15    |      regfile0         |regfile           |  1875|
|16    |      scu0             |scu               |     1|
|17    |    cpu_axi_interface0 |cpu_axi_interface |    87|
+------+-----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 1449.191 ; gain = 656.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 1449.191 ; gain = 511.957
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 1449.191 ; gain = 656.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1449.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 509 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1449.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 1449.191 ; gain = 992.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1449.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/func_test/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/soc_axi_lite_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_axi_lite_top_utilization_synth.rpt -pb soc_axi_lite_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:49:27 2022...
