---
title: Publications
---

[Google Scholar profile](https://scholar.google.com/citations?user=LiU7uKIAAAAJ)



## Journals

1. Douglas Pereira Pasqualin, **Matthias Diener**, André Rauber Du Bois, Maurício Lima Pilla. [“Thread and Data Mapping in Software Transactional Memory: an Overview.”](https://doi.org/10.1007/s10766-025-00796-1) *International Journal of Parallel Programming (IJPP)*, 2025.

1. Eduardo H. M. Cruz, João M. Maciel, Camila Clozato, Matheus S. Serpa, Philippe O. A. Navaux, Esteban Meneses, Mariela Abdalah, **Matthias Diener**. [“Simulation-based evaluation of school reopening strategies during COVID-19: A case study of São Paulo, Brazil.”](https://doi.org/10.1017/S0950268821001059) *Epidemiology & Infection*, 2021.

1. Eduardo H. M. Cruz, João M. Maciel, Camila Clozato, Matheus S. Serpa, Philippe O. A. Navaux, Esteban Meneses, Mariela Abdalah, **Matthias Diener**. [“The impact of school reopening strategies during COVID-19: A case study of Sao Paulo, Brazil.”](https://doi.org/10.48550/arXiv.2010.08426) *arXiv*, 2020.

1.  Eduardo H. M. Cruz, **Matthias Diener**, Laércio L. Pilla, Philippe O. A. Navaux. [“Online Thread and Data Mapping Using a Sharing-Aware Memory Management Unit.”](https://doi.org/10.1145/3433687) *ACM Transactions on Modeling and Performance Evaluation of Computing Systems (TOMPECS)*, 2020.

1. **Matthias Diener**, Laxmikant V. Kale, Daniel J. Bodony. [“Heterogeneous Computing with OpenMP and Hydra.”](https://doi.org/10.1002/cpe.5728) *Concurrency and Computation: Practice and Experience (CCPE)*, 2020.

1. Eduardo H. M. Cruz, **Matthias Diener**, Laércio L. Pilla, Philippe O. A. Navaux. [“EagerMap: A Task Mapping Algorithm to Improve Communication and Load Balancing in Clusters of Multicore Systems.”](https://doi.org/10.1145/3309711) *ACM Transactions on Parallel Computing (TOPC)*, 2019.

1. Matheus S. Serpa, Eduardo H. M. Cruz, **Matthias Diener**, Arthur M. Krause, Philippe O. A. Navaux, Jairo Panetta, Albert Farrés, Claudia Rosas, Mauricio Hanzich. [“Optimization Strategies for Geophysics Models on Manycore Systems.”](https://doi.org/10.1177/1094342018824150) *International Journal of High Performance Computing Applications (IJHPCA)*, 2019.

1. **Matthias Diener**, Eduardo H. M. Cruz, Marco A. Z. Alves, Philippe O. A. Navaux, Israel Koren. [“Affinity-Based Thread and Data Mapping in Shared Memory Systems.”](https://doi.org/10.1145/3006385) *ACM Computing Surveys (CSUR)*, 2016.

1. Eduardo H. M. Cruz, **Matthias Diener**, Laércio L. Pilla, Philippe O. A. Navaux. [“Hardware-Assisted Thread and Data Mapping in Hierarchical Multi-Core Architectures.”](https://doi.org/10.1145/2975587) *ACM Transactions on Architecture and Code Optimization (TACO)*, 2016.

1. **Matthias Diener**, Eduardo H. M. Cruz, Philippe O. A. Navaux. [“Modeling Memory Access Behavior for Data Mapping.”](https://doi.org/10.1177/1094342016640056) *International Journal of High Performance Computing Applications (IJHPCA)*, 2016.

1. Francis B. Moreira, Marco A. Z. Alves, **Matthias Diener**, Philippe O. A. Navaux, Israel Koren. [“A Dynamic Block-Level Execution Profiler.”](https://doi.org/10.1016/j.parco.2016.01.010) *Parallel Computing (PARCO)*, 2016.

1. **Matthias Diener**, Eduardo H. M. Cruz, Marco A. Z. Alves, Philippe O. A. Navaux, Anselm Busse, Hans-Ulrich Heiss. [“Kernel-Based Thread and Data Mapping for Improved Memory Affinity.”](https://doi.org/10.1109/TPDS.2015.2504985) *IEEE Transactions on Parallel and Distributed Systems (TPDS)*, 2015.

1. Eduardo H. M. Cruz, **Matthias Diener**, Marco A. Z. Alves, Laércio L. Pilla, Philippe O. A. Navaux. [“LAPT: A Locality-Aware Page Table for Thread and Data Mapping.”](https://doi.org/10.1016/j.parco.2015.12.001) *Parallel Computing (PARCO)*, 2015.

1. **Matthias Diener**, Eduardo H. M. Cruz, Laércio L. Pilla, Fabrice Dupros, Philippe O. A. Navaux. [“Characterizing Communication and Page Usage of Parallel Applications for Thread and Data Mapping.”](https://doi.org/10.1016/j.peva.2015.03.001) *Performance Evaluation*, 2015.

1. Eduardo H. M. Cruz, **Matthias Diener**, Philippe O. A. Navaux. [“Communication-Aware Thread Mapping Using the Translation Lookaside Buffer.”](https://doi.org/10.1002/cpe.3487) *Concurrency and Computation: Practice and Experience*, 2015.

1. **Matthias Diener**, Eduardo H. M. Cruz, Philippe O. A. Navaux, Anselm Busse, Hans-Ulrich Heiß. [“Communication-Aware Process and Thread Mapping Using Online Communication Detection.”](https://doi.org/10.1016/j.parco.2015.01.005) *Parallel Computing (PARCO)*, 2015.

1. Eduardo H. M. Cruz, **Matthias Diener**, Marco A. Z. Alves, Philippe O. A. Navaux. [“Dynamic thread mapping of shared memory applications by exploiting cache coherence protocols.”](https://doi.org/10.1016/j.jpdc.2013.11.006) *Journal of Parallel and Distributed Computing (JPDC)*, 2014.


## Conferences

1. Douglas Pereira Pasqualin, **Matthias Diener**, André Rauber Du Bois, Maurício Lima Pilla. [“Sharing-Aware Data Mapping in Software Transactional Memory.”](https://doi.org/10.1007/978-3-031-04580-6_32) *International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)*, 2021.

1. Douglas Pereira Pasqualin, **Matthias Diener**, André Rauber Du Bois, Maurício Lima Pilla. [“Characterizing the Sharing Behavior of Applications using Software Transactional Memory.”](https://doi.org/10.1007/978-3-030-71058-3_1) *International Symposium on Benchmarking, Measuring and Optimizing (Bench)*, 2020. **Award for Best Paper** and **Award for Excellence for Reproducible Research.**

1. Douglas Pereira Pasqualin, **Matthias Diener**, André Rauber Du Bois, Maurício Lima Pilla. [“Online Sharing-Aware Thread Mapping in Software Transactional Memory.”](https://doi.org/10.1109/SBAC-PAD49847.2020.00016) *International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)*, 2020.

1. Douglas Pereira Pasqualin, **Matthias Diener**, André Rauber Du Bois, Maurício Lima Pilla. [“Thread Affinity in Software Transactional Memory.”](https://doi.org/10.1109/ISPDC51135.2020.00033) *International Symposium on Parallel and Distributed Computing (ISPDC)*, 2020.

1. Eduardo Roloff, **Matthias Diener**, Luciano P. Gaspary,  Philippe O. A. Navaux. [“Exploring Instance Heterogeneity in Public Cloud Providers for HPC Applications.”](https://doi.org/10.5220/0007799302100222) *International Conference on Cloud Computing and Services Science (CLOSER)*, 2019.

1. Emmanuell D. Carreno, Marco A. Z. Alves, **Matthias Diener**, Eduardo Roloff, Philippe A. O. Navaux. [“Multi-phased Task Placement of HPC Applications in the Cloud.”](https://doi.org/10.1109/ISPDC.2019.00023) *International Symposium on Parallel and Distributed Computing (ISPDC)*, 2019.

1. Edson Luiz Padoin, **Matthias Diener**, Philippe O. A. Navaux, Jean-François Méhaut. [“Managing Power Demand and Load Imbalance to Save Energy on Systems with Heterogeneous CPU Speeds.”](https://doi.org/10.1109/SBAC-PAD.2019.00024) *International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)*, 2019.

1. Matheus S. Serpa, Eduardo H. M. Cruz, Francis B. Moreira, **Matthias Diener**, Philippe O. A. Navaux, Dalvan Griebler, Luiz G. Fernandes. [“Memory Performance and Bottlenecks in Multicore and GPU Architectures.”](https://doi.org/10.1109/EMPDP.2019.8671628) *International Conference on Parallel, Distributed and Network-based Processing (PDP)*, 2019.

1. **Matthias Diener**, Daniel J. Bodony, Laxmikant Kale. [“Accelerating scientific applications on heterogeneous systems with HybridOMP.”](https://doi.org/10.1007/978-3-030-15996-2_13) *International Meeting on High Performance Computing for Computational Science (VECPAR)*, 2018.  <!-- TODO: LNCS? -->

1. Eduardo H. M. Cruz, **Matthias Diener**, Matheus Da Silva Serpa, Philippe O. A. Navaux, Laércio L. Pilla, Israel Koren. [“Improving Communication and Load Balancing with Thread Mapping in Manycore Systems.”](https://doi.org/10.1109/PDP2018.2018.00021) *International Conference on Parallel, Distributed and Network-based Processing (PDP)*, 2018.

1. Seonmyeong Bak, Harshitha Menon, Sam White, **Matthias Diener**, Laxmikant Kale. [“Multi-level Load Balancing with an Integrated Runtime Approach.”](https://doi.org/10.1109/CCGRID.2018.00018) *International Symposium on Cluster, Cloud and Grid Computing (CCGrid)*, 2018.

1. Eduardo Roloff, **Matthias Diener**, Luciano P. Gaspary,  Philippe O. A. Navaux. [“Exploiting Load Imbalance Patterns for Heterogeneous Cloud Computing Platforms.”](https://doi.org/10.5220/0006807502480259) *International Conference on Cloud Computing and Services Science (CLOSER)*, 2018.

1. **Matthias Diener**, Sam White, Laxmikant V. Kale, Michael T. Campbell, Daniel J. Bodony, Jonathan B. Freund. [“Improving the memory access locality of hybrid MPI applications.”](https://doi.org/10.1145/3127024.3127038) *EuroMPI*, 2017.

1. Eduardo Roloff, **Matthias Diener**, Emmanuell D. Carreño, Luciano P. Gaspary, Philippe O. A. Navaux. [“Leveraging cloud heterogeneity for cost-efficient execution of parallel applications.”](https://doi.org/10.1007/978-3-319-64203-1_29) *International European Conference on Parallel and Distributed Computing (Euro-Par)*, 2017.

1. **Matthias Diener**, Eduardo H. M. Cruz, Marco A. Z. Alves, Edson Borin, Philippe O. A. Navaux. [“Optimizing memory affinity with a hybrid compiler/OS approach.”](https://doi.org/10.1145/3075564.3075566) *ACM International Conference on Computing Frontiers (CF)*, 2017.

1. Francis B. Moreira, **Matthias Diener**, Philippe O. A. Navaux, Israel Koren. [“Data mining the memory access stream to detect anomalous application behavior.”](https://doi.org/10.1145/3075564.3075578) *ACM International Conference on Computing Frontiers (CF)*, 2017.

1. Eduardo Roloff, **Matthias Diener**, Luciano Paschoal Gaspary, Philippe O. A. Navaux. [“HPC Application Performance and Cost Efficiency in the Cloud.”](https://doi.org/10.1109/PDP.2017.59) *International Conference on Parallel, Distributed, and Network-Based Processing (PDP)*, 2017.

1. Eduardo H. M. Cruz, **Matthias Diener**, Laércio L. Pilla, Philippe O. A. Navaux. [“A Sharing-Aware Memory Management Unit for Online Mapping in Multi-Core Architectures.”](https://doi.org/10.1007/978-3-319-43659-3_36) *International European Conference on Parallel and Distributed Computing (Euro-Par)*, 2016.

1. Emmanuell D. Carreño, **Matthias Diener**, Eduardo H. M. Cruz, Philippe O. A. Navaux. [“Automatic Communication Optimization of Parallel Applications in Public Clouds.”](https://doi.org/10.1109/CCGrid.2016.59) *International Symposium on Cluster, Cloud and Grid Computing (CCGrid)*, 2016.

1. Marco A. Z. Alves, **Matthias Diener**, Paulo Santos, Luigi Carro. [“Large Vector Extensions inside the HMC.”](https://doi.org/10.3850/9783981537079_0093) *Design, Automation and Test in Europe (DATE)*, 2016.

1. Eduardo Roloff, Emmanuell Diaz Carreño, Jimmy K. M. Valverde-Sánchez, Matthias Diener et al. [“Performance Evaluation of Multiple Cloud Data Centers Allocations for HPC.”](https://doi.org/10.1007/978-3-319-57972-6_2) *Communications in Computer and Information Science*, 2016.

1. **Matthias Diener**, Eduardo Cruz, Marco A. Z. Alves,  Philippe O. A. Navaux. [“Communication in Shared Memory: Concepts, Definitions, and Efficient Detection.”](https://doi.org/10.1109/PDP.2016.16) *International Conference on Parallel, Distributed, and Network-Based Processing (PDP)*, 2016.

1. Artur Mariano, **Matthias Diener**, Christian Bischof, Philippe O. A. Navaux. [“Analyzing and Improving Memory Access Patterns of Large Irregular Applications on NUMA Machines.”](https://doi.org/10.1109/PDP.2016.37) *International Conference on Parallel, Distributed, and Network-Based Processing (PDP)*, 2016.

1. Paulo Cesar Santos, Marco A. Z. Alves, **Matthias Diener**, Luigi Carro, Philippe O. A. Navaux. [“Exploring Cache Size and Core Count Tradeoffs in Systems with Reduced Memory Access Latency.”](https://doi.org/10.1109/PDP.2016.55) *International Conference on Parallel, Distributed, and Network-Based Processing (PDP)*, 2016.

1. Marco A. Z. Alves, Paulo C. Santos, Francis B. Moreira, **Matthias Diener**, Luigi Carro. [“Saving Memory Movements Through Vector Processing in the DRAM.”](https://doi.org/10.1109/CASES.2015.7324552) *International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES)*, 2015.

1. Marco A. Z. Alves, Paulo C. Santos, **Matthias Diener**, Luigi Carro. [“Opportunities and Challenges of Performing Vector Operations inside the DRAM.”](https://doi.org/10.1145/2818950.2818953) *International Symposium on Memory Systems (MEMSYS)*, 2015.

1. **Matthias Diener**, Eduardo H. M. Cruz, Marco A. Z. Alves, Mohammad S. Alhakeem, Philippe O. A. Navaux, Hans-Ulrich Heiß. [“Locality and Balance for Communication-Aware Thread Mapping in Multicore Systems.”](https://doi.org/10.1007/978-3-662-48096-0_16) *International European Conference on Parallel and Distributed Computing (Euro-Par)*, 2015.

1. Marco A. Z. Alves, Carlos Villavieja, **Matthias Diener**, Francis B. Moreira, Philippe O. A. Navaux. [“SiNUCA: A Validated Micro-Architecture Simulator.”](https://doi.org/10.1109/HPCC-CSS-ICESS.2015.166) *International Conference on High Performance Computing and Communications (HPCC)*, 2015.

1. Marco A. Z. Alves, Paulo C. Santos, **Matthias Diener**, Luigi Carro. [“Reconfigurable Vector Extensions inside the DRAM.”](https://doi.org/10.1109/ReCoSoC.2015.7238099) *International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)*, 2015.

1. Anselm Busse, Jan Schönherr, **Matthias Diener**, Philippe O. A. Navaux, Hans-Ulrich Heiß, [“Partial Coscheduling of Virtual Machines Based on Memory Access Patterns.”](https://doi.org/10.1145/2695664.2695736) *ACM Symposium on Applied Computing (SAC)*, 2015.

1. **Matthias Diener**, Eduardo H. M. Cruz, Philippe O. A. Navaux. [“Locality vs. Balance: Exploring Data Mapping Policies on NUMA Systems.”](https://doi.org/10.1109/PDP.2015.11) *International Conference on Parallel, Distributed, and Network-Based Processing (PDP)*, 2015.

1. Eduardo H. M. Cruz, **Matthias Diener**, Laércio L. Pilla, Philippe O. A. Navaux. [“An Efficient Algorithm for Communication-Based Task Mapping.”](https://doi.org/10.1109/PDP.2015.25) *International Conference on Parallel, Distributed, and Network-Based Processing (PDP), 2015*. **Award for Best Paper.**

1. Eduardo H. M. Cruz, **Matthias Diener**, Marco A. Z. Alves, Laércio L. Pilla, Philippe O. A. Navaux. [“Optimizing Memory Locality Using a Locality-Aware Page Table.”](https://doi.org/10.1109/SBAC-PAD.2014.22) *International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)*, 2014.

1. Francis B. Moreira, Marco A. Z. Alves, **Matthias Diener**, Philippe O. A. Navaux, Israel Koren. [“Profiling and Reducing Micro-Architecture Bottlenecks at the Hardware Level.”](https://doi.org/10.1109/SBAC-PAD.2014.19) *International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)*, 2014.

1. **Matthias Diener**, Eduardo H. M. Cruz, Philippe O. A. Navaux, Anselm Busse, Hans-Ulrich Heiß. [“kMAF: Automatic Kernel-Level Management of Thread and Data Affinity.”](https://doi.org/10.1145/2628071.2628085) *International Conference on Parallel Architectures and Compilation Techniques (PACT)*, 2014.

1. Marco A. Z. Alves, Carlos Villavieja, **Matthias Diener**, Philippe O. A. Navaux. [“Energy Efficient Last Level Caches via Last Read/Write Prediction.”](https://doi.org/10.1109/SBAC-PAD.2013.12) *International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)*, 2013.

1. **Matthias Diener**, Eduardo H. M. Cruz, Philippe O. A. Navaux. [“Communication-Based Mapping using Shared Pages.”](https://doi.org/10.1109/IPDPS.2013.57) *International Parallel & Distributed Processing Symposium (IPDPS)*, 2013.

1. Anselm Busse, Jan H. Schönherr, **Matthias Diener**, Gero Mühl, Jan Richling. [“Analyzing Resource Interdependencies in Multi-Core Architectures to Improve Scheduling Decisions.”](https://doi.org/10.1145/2480362.2480661) *ACM Symposium on Applied Computing (SAC)*, 2013.

1. Eduardo Roloff, **Matthias Diener**, Alexandre Carissimi, Philippe O. A. Navaux. [“High Performance Computing in the Cloud: Deployment, Performance and Cost Efficiency.”](https://doi.org/10.1109/CloudCom.2012.6427549) *International Conference on Cloud Computing Technology and Science (CloudCom)*, 2012.

1. Eduardo H. M. Cruz, **Matthias Diener**, Philippe O. A. Navaux. [“Using the Translation Lookaside Buffer to Map Threads in Parallel Applications Based on Shared Memory.”](https://doi.org/10.1109/IPDPS.2012.56) *International Parallel & Distributed Processing Symposium (IPDPS)*, 2012.

1. Eduardo Roloff, Francis Birck, **Matthias Diener**, Alexandre Carissimi, Philippe O. A. Navaux. [“Evaluating High Performance Computing on the Windows Azure Platform.”](https://doi.org/10.1109/CLOUD.2012.47) *International Conference on Cloud Computing (CLOUD)*, 2012.


## Books

1. Eduardo H. M. Cruz, **Matthias Diener**, Philippe O. A. Navaux. [“Thread and Data Mapping for Multicore Systems.”](https://doi.org/10.1007/978-3-319-91074-1), 2018.



## Workshops

1. **Matthias Diener**, Laxmikant Kale. [“Unified data movement for offloading Charm++ applications.”](https://doi.org/10.1109/IPDPSW50202.2020.00085) *International Workshop on Accelerators and Hybrid Exascale Systems (AsHES), held in conjunction with the International Parallel and Distributed Processing Symposium (IPDPS)*, 2020.

1. Eduardo Roloff, **Matthias Diener**, Emmanuell D. Carreño, Francis B. Moreira, Luciano P. Gaspary, Philippe O. A. Navaux. [“Exploiting price and performance tradeoffs in heterogeneous clouds.”](https://doi.org/10.1145/3147234.3148103) *International Workshop on Clouds and eScience Applications Management (CloudAM, held in conjunction with the International Conference on Utility and Cloud Computing (UCC)*, 2017.

1. Seonmyeong Bak, Harshitha Menon, Sam White, **Matthias Diener**, Laxmikant Kale. [“Integrating OpenMP into the Charm++ Programming Model.”](https://doi.org/10.1145/3152041.3152085) *International Workshop on Extreme Scale Programming Models and Middleware (ESPM2), held in conjunction with SC'17*, 2017.

1. **Matthias Diener**, Sam White, Laxmikant V. Kale. [“Visualizing, measuring, and tuning Adaptive MPI parameters.”](https://doi.org/10.1007/978-3-030-17872-7_13) *International Workshop on Visual Performance Analysis (VPA), held in conjunction with SC'17*, 2017.

1. David Beniamine, **Matthias Diener**, Guillaume Huard, Philippe O. A. Navaux. [“TABARNAC: Visualizing and Resolving Memory Access Issues on NUMA Architectures.”](https://doi.org/10.1145/2835238.2835239) *Workshop on Visual Performance Analysis (VPA), held in conjunction with SC'15*, 2015.

1. Rodrigo V. Kassick, Francieli Z. Boito, **Matthias Diener**, et al. [“Trace-based Visualization as a Tool to Understand Applications’ I/O Performance in Multi-Core Machines.”](https://doi.org/10.1109/WAMCA.2011.12) *Workshop on Architecture and Multi-Core Applications (WAMCA)*, 2011.

1. **Matthias Diener**, Felipe L. Madruga, Eduardo R. Rodrigues, et al. [“Evaluating Thread Placement Based on Memory Access Patterns for Multi-core Processors.”](https://doi.org/10.1109/HPCC.2010.114) *International Conference on High Performance Computing and Communications (HPCC)*, 2010.



## Posters

1. Douglas Pereira Pasqualin, André Rauber Du Bois, Maurício Lima Pilla, **Matthias Diener**. **“Improving the Performance of Software Transactional Memory Through Sharing-Aware Mapping.”** *International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)*, 2019.

1. Michael Anderson, Dan Bodony, Alex Brooks, Michael Campbell, **Matthias Diener**, et al. **“Developing Fast Code Through High-Level Annotations.”** *SIAM Conference on Computational Science and Engineering (CSE)*, 2017.
