# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --MMD -Wall -I/home/wuchenze/riscv-proj/design/include --exe --build --assert --timing --trace --coverage -D__WAVE__ -D__DIFFTEST__ -DXLEN=64 -D__RV64__ --Mdir /home/wuchenze/riscv-proj/design/build/obj_dir -o /home/wuchenze/riscv-proj/design/build/top -CFLAGS -D__DIFFTEST__ -CFLAGS -D__RV64__ -CFLAGS -Wall -CFLAGS -Werror -CFLAGS -g -CFLAGS -I/home/wuchenze/riscv-proj/design/include -LDFLAGS -ldl /home/wuchenze/riscv-proj/design/vsrc/cpu/cpu.v /home/wuchenze/riscv-proj/design/vsrc/cpu/dff.v /home/wuchenze/riscv-proj/design/vsrc/cpu/regfile.v /home/wuchenze/riscv-proj/design/vsrc/cpu/decoder.v /home/wuchenze/riscv-proj/design/vsrc/cpu/alu.v /home/wuchenze/riscv-proj/design/vsrc/cpu/pc_gen.v /home/wuchenze/riscv-proj/design/vsrc/cpu/exu.v /home/wuchenze/riscv-proj/design/vsrc/top.v /home/wuchenze/riscv-proj/design/vsrc/env/uart.v /home/wuchenze/riscv-proj/design/vsrc/env/bus.v /home/wuchenze/riscv-proj/design/vsrc/env/timer.v /home/wuchenze/riscv-proj/design/vsrc/env/memory.v /home/wuchenze/riscv-proj/design/csrc/difftest.c /home/wuchenze/riscv-proj/design/csrc/sim_main.cpp --top-module top"
T     11808  2370479  1692795341   475500397  1692795341   475500397 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop.cpp"
T      6929  2370478  1692795341   475500397  1692795341   475500397 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop.h"
T      2226  2370502  1692795341   603479367  1692795341   603479367 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop.mk"
T       669  2370477  1692795341   475500397  1692795341   475500397 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop__Dpi.cpp"
T       791  2370476  1692795341   475500397  1692795341   475500397 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop__Dpi.h"
T     17957  2370474  1692795341   475500397  1692795341   475500397 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop__Syms.cpp"
T      5736  2370475  1692795341   475500397  1692795341   475500397 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop__Syms.h"
T     39739  2370500  1692795341   603479367  1692795341   603479367 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop__Trace__0.cpp"
T    101596  2370499  1692795341   603479367  1692795341   603479367 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop__Trace__0__Slow.cpp"
T     41298  2370480  1692795341   475500397  1692795341   475500397 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop___024root.h"
T   1840205  2370487  1692795341   555487254  1692795341   555487254 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T   1341157  2370483  1692795341   495497111  1692795341   495497111 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T    921435  2370488  1692795341   567485282  1692795341   567485282 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop___024root__DepSet_h84412442__1.cpp"
T   1396419  2370484  1692795341   511494483  1692795341   511494483 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop___024root__DepSet_h84412442__1__Slow.cpp"
T     28511  2370489  1692795341   567485282  1692795341   567485282 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop___024root__DepSet_h84412442__2.cpp"
T   1326542  2370485  1692795341   527491854  1692795341   527491854 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop___024root__DepSet_h84412442__2__Slow.cpp"
T      5830  2370490  1692795341   567485282  1692795341   567485282 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     46129  2370486  1692795341   527491854  1692795341   527491854 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      1557  2370482  1692795341   475500397  1692795341   475500397 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop___024root__Slow.cpp"
T      3037  2370503  1692795341   603479367  1692795341   603479367 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop__ver.d"
T         0        0  1692795341   603479367  1692795341   603479367 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop__verFiles.dat"
T      2230  2370501  1692795341   603479367  1692795341   603479367 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop_classes.mk"
T      1118  2370481  1692795341   475500397  1692795341   475500397 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop_dff__D40.h"
T    510675  2370496  1692795341   591481340  1692795341   591481340 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop_dff__D40__DepSet_h71c27dc6__0.cpp"
T    496470  2370492  1692795341   575483968  1692795341   575483968 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop_dff__D40__DepSet_h71c27dc6__0__Slow.cpp"
T    511686  2370497  1692795341   599480025  1692795341   599480025 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop_dff__D40__DepSet_h71c27dc6__1.cpp"
T    496506  2370493  1692795341   579483311  1692795341   579483311 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop_dff__D40__DepSet_h71c27dc6__1__Slow.cpp"
T    419639  2370498  1692795341   603479367  1692795341   603479367 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop_dff__D40__DepSet_h71c27dc6__2.cpp"
T    439422  2370494  1692795341   583482653  1692795341   583482653 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop_dff__D40__DepSet_h71c27dc6__2__Slow.cpp"
T       863  2370495  1692795341   583482653  1692795341   583482653 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop_dff__D40__DepSet_hb9504529__0__Slow.cpp"
T      1502  2370491  1692795341   567485282  1692795341   567485282 "/home/wuchenze/riscv-proj/design/build/obj_dir/Vtop_dff__D40__Slow.cpp"
S       112  2369151  1692461027   657614683  1692461027   657614683 "/home/wuchenze/riscv-proj/design/include/default.v"
S      5930  2369642  1692461027   657614683  1692461027   657614683 "/home/wuchenze/riscv-proj/design/vsrc/cpu/alu.v"
S      5969  2369643  1692461027   657614683  1692461027   657614683 "/home/wuchenze/riscv-proj/design/vsrc/cpu/cpu.v"
S      5726  2369644  1692461027   657614683  1692461027   657614683 "/home/wuchenze/riscv-proj/design/vsrc/cpu/decoder.v"
S       438  2369645  1692461027   657614683  1692461027   657614683 "/home/wuchenze/riscv-proj/design/vsrc/cpu/dff.v"
S     14742  2369646  1692461027   657614683  1692461027   657614683 "/home/wuchenze/riscv-proj/design/vsrc/cpu/exu.v"
S       535  2369647  1692461027   657614683  1692461027   657614683 "/home/wuchenze/riscv-proj/design/vsrc/cpu/pc_gen.v"
S       957  2369648  1692461299   547673500  1692461299   547673500 "/home/wuchenze/riscv-proj/design/vsrc/cpu/regfile.v"
S      2057  2369650  1692461027   657614683  1692461027   657614683 "/home/wuchenze/riscv-proj/design/vsrc/env/bus.v"
S      2155  2369651  1692461027   657614683  1692461027   657614683 "/home/wuchenze/riscv-proj/design/vsrc/env/memory.v"
S       478  2369652  1692461027   657614683  1692461027   657614683 "/home/wuchenze/riscv-proj/design/vsrc/env/timer.v"
S       402  2369653  1692461027   657614683  1692461027   657614683 "/home/wuchenze/riscv-proj/design/vsrc/env/uart.v"
S      5380  2369654  1692461027   657614683  1692461027   657614683 "/home/wuchenze/riscv-proj/design/vsrc/top.v"
S  21722400  1348890  1688280955   775393851  1688280955   775393851 "/usr/local/bin/verilator_bin"
S      4926  1842679  1688280956    47393355  1688280956    47393355 "/usr/local/share/verilator/include/verilated_std.sv"
