R. Bahar , M. Burns , G. Hachtel , E. Macii , H. Shin , F. Somenzi, Symbolic computation of logic implications for technology-dependent low-power synthesis, Proceedings of the 1996 international symposium on Low power electronics and design, p.163-168, August 12-14, 1996, Monterey, California, USA
R. Iris Bahar , Gary D. Hachtel , Enrico Macii , Fabio Somenzi, A symbolic method to reduce power consumption of circuits containing false paths, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.368-371, November 06-10, 1994, San Jose, California, USA
R. Iris Bahar , Fabio Somenzi, Boolean techniques for low power driven re-synthesis, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.428-432, November 05-09, 1995, San Jose, California, USA
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
CHANDRAKASAN, A. P. AND BRODERSEN, R.W. 1995. Minimizing power consumption in digital cmos circuits. Proc. IEEE 83, 4 (Apr.), 498-523.
A. P. Chandrakasan , M. Potkonjak , R. Mehra , J. Rabaey , R. W. Brodersen, Optimizing power using transformations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.1, p.12-31, November 2006[doi>10.1109/43.363126]
Shih-Chieh Chang , Malgorzata Marek-Sadowska, Perturb and simplify: multi-level boolean network optimizer, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.2-5, November 06-10, 1994, San Jose, California, USA
CHENG, K. T. AND ENTRENA, L. 1993. Multi-level logic optimization by redundancy addition and removal. In Proceedings of the IEEE European Conference on Design Automation (EURO-DAC '93), IEEE Computer Society Press, Los Alamitos, CA, 373-377.
CHO, H., HACHTEL, G. D., AND SOMENZI, F. 1993. Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration. IEEE Trans. Comput.- Aided Des. 12, 7 (July), 935-945.
Olivier Coudert , Ramsey Haddad , Srilatha Manne, New algorithms for gate sizing: a comparative study, Proceedings of the 33rd annual Design Automation Conference, p.734-739, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240658]
Luis Entrena , Kwang-Ting Cheng, Sequential logic optimization by redundancy addition and removal, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.310-315, November 07-11, 1993, Santa Clara, California, USA
A. Ghosh , S. Devadas , K. Keutzer , J. White, Estimation of average switching activity in combinational and sequential circuits, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.253-259, June 08-12, 1992, Anaheim, California, USA
Sasan Iman , Massoud Pedram, Multi-level network optimization for low power, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.372-377, November 06-10, 1994, San Jose, California, USA
Sasan Iman , Massoud Pedram, Logic extraction and factorization for low power, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.248-253, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217537]
Sasan Iman , Massoud Pedram, Two-level logic minimization for low power, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.433-438, November 05-09, 1995, San Jose, California, USA
IYER, M. A. AND ABRAMOVICI, M. 1994. Low-cost redundancy identification for combinational circuits. In Proceedings of the 7th International Conference on VLSI Design (India, Jan. 1994), 315-318.
Jawahar Jain , Rajarshi Mukherjee , Masahiro Fujita, Advanced verification techniques based on learning, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.420-426, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217564]
Kurt Keutzer , Sharad Malik , Alexander Saldanha, Is redundancy necessary to reduce delay, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.228-234, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.128295]
Wolfgang Kunz, HANNIBAL: an efficient tool for logic verification based on recursive learning, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.538-543, November 07-11, 1993, Santa Clara, California, USA
Wolfgang Kunz , Prem R. Menon, Multi-level logic optimization by implication analysis, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.6-13, November 06-10, 1994, San Jose, California, USA
Wolfgang Kunz , Dhiraj K. Pradhan, Recursive Learning: An Attractive Alternative to the Decision Tree for Test Genration in Digital Circuits, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.816-825, September 20-24, 1992
LIN, B. AND DE MAN, H. 1993. Low-power driven technology mapping under timing constraints. In Proceedings of the 1993 Conference on Computer Design (ICCD '93, Cambridge, MA, Oct. 3-6, 1993), IEEE Computer Society Press, Los Alamitos, CA, 421-427.
Enrico Macii , Massoud Pedram , Fabio Somenzi, High-level power modeling, estimation, and optimization, Proceedings of the 34th annual Design Automation Conference, p.504-511, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266268]
Bernhard Rohfleisch , Alfred KÃ¶lbl , Bernd Wurth, Reducing power dissipation after technology mapping by structural transformations, Proceedings of the 33rd annual Design Automation Conference, p.789-794, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240667]
Berhard Rohfleisch , Bernd Wurth , Kurt Antreich, Logic clause analysis for delay optimization, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.668-672, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217608]
Kaushik Roy , Sharat Prasad, SYCLOP: Synthesis of CMOS Logic for Low Power Applications, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.464-467, October 11-14, 1992
Ellen Sentovich , Kanwar Jit Singh , Cho W. Moon , Hamid Savoj , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Sequential Circuit Design Using Synthesis and Optimization, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.328-333, October 11-14, 1992
Amelia Shen , Abhijit Ghosh , Srinivas Devadas , Kurt Keutzer, On average power dissipation and random pattern testability of CMOS combinational logic networks, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.402-407, November 1992, Santa Clara, California, USA
Vivek Tiwari , Pranav Ashar , Sharad Malik, Technology mapping for lower power, Proceedings of the 30th international Design Automation Conference, p.74-79, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164581]
TREVILLYAN, L., JOYNER, W., AND BERMAN, L. 1986. Global flow analysis in automatic logic design. IEEE Trans. Comput. C-35, 1 (Jan. 1986), 77-81.
Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Technology decomposition and mapping targeting low power dissipation, Proceedings of the 30th international Design Automation Conference, p.68-73, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164577]
P. Vuillod , L. Benini , G. De Micheli, Re-mapping for low power under tight timing constraints, Proceedings of the 1997 international symposium on Low power electronics and design, p.287-292, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263354]
YANG, S. 1991. Logic synthesis and optimization benchmarks user guide version 3.0. Microelectronics Center of North Carolina, Research Triangle Park, NC.
