clk_ip_core_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core/clk_ip_core_clk_wiz.v,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
clk_ip_core.v,verilog,xil_defaultlib,../../../bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core/clk_ip_core.v,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
vga_v1_0_S00_AXIS.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/hdl/vga_v1_0_S00_AXIS.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
AXI_Stream_FIFO.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/src/AXI_Stream_FIFO.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
BRAM_image.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/src/BRAM_image.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
display_image.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/src/display_image.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
image.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/src/image.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
vga_core.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/src/vga_core.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
vga_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/hdl/vga_v1_0.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_vga_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_vga_0_0/sim/design_5_vga_0_0.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_microblaze_0_0/sim/design_5_microblaze_0_0.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_dlmb_v10_0/sim/design_5_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_ilmb_v10_0/sim/design_5_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_dlmb_bram_if_cntlr_0/sim/design_5_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_ilmb_bram_if_cntlr_0/sim/design_5_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design_5/ip/design_5_lmb_bram_0/sim/design_5_lmb_bram_0.v,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_mdm_1_0/sim/design_5_mdm_1_0.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_5/ip/design_5_clk_wiz_1_0/design_5_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design_5/ip/design_5_clk_wiz_1_0/design_5_clk_wiz_1_0.v,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_rst_clk_wiz_1_100M_0/sim/design_5_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_axi_uartlite_0_0/sim/design_5_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5.vhd,vhdl,xil_defaultlib,../../../bd/design_5/sim/design_5.vhd,incdir="$ref_dir/../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
glbl.v,Verilog,xil_defaultlib,glbl.v
