"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/simprims_ver
"C:\Program Files\ModelSim\win64/vmap" simprims_ver D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/simprims_ver
"C:\Program Files\ModelSim\win64/vlog" -source +define+XIL_TIMING -64 -work simprims_ver -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/simprims_ver/.cxl.verilog.simprim.simprims_ver.nt64.cmf
