
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1243.598 ; gain = 330.070 ; free physical = 448 ; free virtual = 8882
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1283.617 ; gain = 32.016 ; free physical = 444 ; free virtual = 8878
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1124db6de

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 78 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16f6ff6e0

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1696.109 ; gain = 0.000 ; free physical = 167 ; free virtual = 8545

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 103 cells.
Phase 2 Constant Propagation | Checksum: 1483873bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1696.109 ; gain = 0.000 ; free physical = 166 ; free virtual = 8545

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 669 unconnected nets.
INFO: [Opt 31-11] Eliminated 423 unconnected cells.
Phase 3 Sweep | Checksum: 1539197c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.109 ; gain = 0.000 ; free physical = 166 ; free virtual = 8545

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1696.109 ; gain = 0.000 ; free physical = 166 ; free virtual = 8545
Ending Logic Optimization Task | Checksum: 1539197c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.109 ; gain = 0.000 ; free physical = 166 ; free virtual = 8545

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1539197c8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 171 ; free virtual = 8469
Ending Power Optimization Task | Checksum: 1539197c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1901.223 ; gain = 205.113 ; free physical = 168 ; free virtual = 8468
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1901.223 ; gain = 657.625 ; free physical = 168 ; free virtual = 8468
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 165 ; free virtual = 8468
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 163 ; free virtual = 8466
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 162 ; free virtual = 8466

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 162 ; free virtual = 8466
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 159 ; free virtual = 8465

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 159 ; free virtual = 8465

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 15cdf3a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 159 ; free virtual = 8465
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fc465f0b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 159 ; free virtual = 8465

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: ebf09399

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 158 ; free virtual = 8466
Phase 1.2.1 Place Init Design | Checksum: 43a89bb5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 157 ; free virtual = 8466
Phase 1.2 Build Placer Netlist Model | Checksum: 43a89bb5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 157 ; free virtual = 8466

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 43a89bb5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 157 ; free virtual = 8466
Phase 1.3 Constrain Clocks/Macros | Checksum: 43a89bb5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 157 ; free virtual = 8466
Phase 1 Placer Initialization | Checksum: 43a89bb5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 157 ; free virtual = 8466

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 5d910a53

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 179 ; free virtual = 8470

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 5d910a53

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 179 ; free virtual = 8470

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 88edfe18

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 177 ; free virtual = 8474

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: dbe77031

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 177 ; free virtual = 8474

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: dbe77031

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 177 ; free virtual = 8474

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: d1b36ca3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 179 ; free virtual = 8476

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: d1b36ca3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 179 ; free virtual = 8476

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 137435559

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 178 ; free virtual = 8477
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 137435559

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 178 ; free virtual = 8477

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 137435559

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 177 ; free virtual = 8476

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 137435559

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 177 ; free virtual = 8477
Phase 3.7 Small Shape Detail Placement | Checksum: 137435559

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 177 ; free virtual = 8477

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 778c25dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8477
Phase 3 Detail Placement | Checksum: 778c25dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8477

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 8b4f9eb4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 8b4f9eb4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 8b4f9eb4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: e78a42e7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: e78a42e7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476
Phase 4.1.3.1 PCOPT Shape updates | Checksum: e78a42e7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.931. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 9e3da025

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476
Phase 4.1.3 Post Placement Optimization | Checksum: 9e3da025

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476
Phase 4.1 Post Commit Optimization | Checksum: 9e3da025

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 9e3da025

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 9e3da025

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 9e3da025

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476
Phase 4.4 Placer Reporting | Checksum: 9e3da025

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 106416ed4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 106416ed4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476
Ending Placer Task | Checksum: c92dd340

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8476
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 181 ; free virtual = 8476
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 186 ; free virtual = 8396
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 190 ; free virtual = 8399
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 188 ; free virtual = 8397
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ab51559 ConstDB: 0 ShapeSum: be78bde7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6de617db

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 149 ; free virtual = 8342

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6de617db

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 148 ; free virtual = 8342

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6de617db

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 134 ; free virtual = 8328
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 199402bbe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 164 ; free virtual = 8335
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.968  | TNS=0.000  | WHS=-0.344 | THS=-60.999|

Phase 2 Router Initialization | Checksum: 17ead484e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1901.223 ; gain = 0.000 ; free physical = 164 ; free virtual = 8335

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 156914f28

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 131 ; free virtual = 8303

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 547
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 8db4c9f5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 136 ; free virtual = 8308
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.238  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 243f8ad0f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 136 ; free virtual = 8308
Phase 4 Rip-up And Reroute | Checksum: 243f8ad0f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 136 ; free virtual = 8308

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 26bfb4323

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 135 ; free virtual = 8307
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.353  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 26bfb4323

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 135 ; free virtual = 8307

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26bfb4323

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 135 ; free virtual = 8307
Phase 5 Delay and Skew Optimization | Checksum: 26bfb4323

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 135 ; free virtual = 8307

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 21ee578d6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 135 ; free virtual = 8307
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.353  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 21456f1ec

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 135 ; free virtual = 8307

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.05333 %
  Global Horizontal Routing Utilization  = 1.20673 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 212e4584b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 136 ; free virtual = 8308

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 212e4584b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 136 ; free virtual = 8308

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 221120324

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 136 ; free virtual = 8308

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.353  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 221120324

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 136 ; free virtual = 8308
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 1908.203 ; gain = 6.980 ; free physical = 136 ; free virtual = 8308

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 1908.344 ; gain = 7.121 ; free physical = 135 ; free virtual = 8308
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1924.211 ; gain = 0.000 ; free physical = 129 ; free virtual = 8310
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2203.344 ; gain = 271.125 ; free physical = 135 ; free virtual = 8021
INFO: [Common 17-206] Exiting Vivado at Thu Jul 13 02:55:36 2017...
