Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Oct 25 19:33:35 2023
| Host         : BrunoLaptop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file uart_alu_top_control_sets_placed.rpt
| Design       : uart_alu_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              36 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              66 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |                    Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------------------------+------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG | uart_unit/uart_rx_unit/s_next                      | i_reset_IBUF     |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG | uart_alu_interface_unit_comm/counter[2]_i_1_n_0    | i_reset_IBUF     |                2 |              4 |         2.00 |
|  i_clk_IBUF_BUFG | uart_unit/uart_tx_unit/s_next                      | i_reset_IBUF     |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG | uart_alu_interface_unit_comm/p_0_in[5]             | i_reset_IBUF     |                2 |              6 |         3.00 |
|  i_clk_IBUF_BUFG | uart_unit/uart_rx_unit/b_next                      | i_reset_IBUF     |                1 |              8 |         8.00 |
|  i_clk_IBUF_BUFG | uart_alu_interface_unit_comm/p_0_in[22]            | i_reset_IBUF     |                4 |              8 |         2.00 |
|  i_clk_IBUF_BUFG | uart_unit/uart_tx_unit/b_next_0                    | i_reset_IBUF     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | uart_alu_interface_unit_comm/p_0_in[14]            | i_reset_IBUF     |                4 |              8 |         2.00 |
|  i_clk_IBUF_BUFG | uart_unit/baud_rate_gen/full_reg_reg               |                  |                2 |             12 |         6.00 |
|  i_clk_IBUF_BUFG | uart_alu_interface_unit_comm/wr_en                 |                  |                2 |             12 |         6.00 |
|  i_clk_IBUF_BUFG | uart_alu_interface_unit_comm/to_tx_fifo[7]_i_1_n_0 | i_reset_IBUF     |                7 |             16 |         2.29 |
|  i_clk_IBUF_BUFG |                                                    | i_reset_IBUF     |               17 |             36 |         2.12 |
+------------------+----------------------------------------------------+------------------+------------------+----------------+--------------+


