evBE.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devBE : device CLMA
{

    parameter
    (
        config bit CP_INITB[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEB = "LUT6",
        config string CP_GRS_EN = "TRUE",
        config string CP_LATCH_EN = "FALSE"
    );
    port
    (
        output Y1,
        logic input FGB_CIN
    );
}; // end of device devBE


structure netlist of devBE
{
    wire        ntCYA      ;
    wire        ntL6B      ;

    Y1          <= ntL6B   ;
    ntCYA       <= FGB_CIN ;

    device LUT6 FYB
    parameter map
    (
        CP_INIT         => CP_INITB,
        CP_MODE         => CP_MODEB
    )
    port map
    (
        CIN             => ntCYA,
        L6              => ntL6B
    );

}; // end of structure netlist of devBE



