# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ACA VERILOG ASSN1.srcs/sources_1/new/bit1_FA.v" \
"../../../../ACA VERILOG ASSN1.srcs/sources_1/new/bit4_fa.v" \
"../../../../ACA VERILOG ASSN1.srcs/sources_1/new/tb_bit4_fa.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
