// Seed: 3097520799
module module_0 #(
    parameter id_2 = 32'd23
);
  tri id_1 = id_1, _id_2 = id_1, id_3 = 1;
  supply1 [id_2 : 1] id_4 = -1;
  assign id_3 = -1;
  wire  id_5 = id_4;
  logic id_6;
endmodule
module module_1 ();
  wire id_1 = ~id_1;
  wire id_2 = id_1 ? id_1 : id_1;
  parameter id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd64
) (
    input tri1 id_0,
    output wand id_1,
    input wire id_2,
    input supply0 id_3,
    input tri0 _id_4,
    input supply1 id_5
);
  logic id_7[id_4 : -1 'b0] = 1 == id_7;
  module_0 modCall_1 ();
  parameter id_8 = 1;
endmodule
