INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jun 28 17:11:06 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fsub_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 operator/fracAdder/X_1_c3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            operator/LZCAndShifter/level4_c4_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 1.124ns (34.800%)  route 2.106ns (65.201%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 4.673 - 3.333 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=289, unset)          1.445     1.445    operator/fracAdder/clk
    SLICE_X18Y132        FDRE                                         r  operator/fracAdder/X_1_c3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y132        FDRE (Prop_fdre_C_Q)         0.282     1.727 r  operator/fracAdder/X_1_c3_reg[7]/Q
                         net (fo=2, routed)           0.455     2.182    operator/fracAdder/X_1_c3[7]
    SLICE_X19Y133        LUT2 (Prop_lut2_I0_O)        0.157     2.339 r  operator/fracAdder/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.339    operator/fracAdder/plusOp_carry__0_i_1_n_0
    SLICE_X19Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     2.572 r  operator/fracAdder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.572    operator/fracAdder/plusOp_carry__0_n_0
    SLICE_X19Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.630 r  operator/fracAdder/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.630    operator/fracAdder/plusOp_carry__1_n_0
    SLICE_X19Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     2.766 f  operator/fracAdder/plusOp_carry__2/O[2]
                         net (fo=4, routed)           0.693     3.459    operator/fracAdder/X_1_c3_reg[24]_0[3]
    SLICE_X17Y137        LUT6 (Prop_lut6_I3_O)        0.152     3.611 f  operator/fracAdder/level4_c4[18]_i_2/O
                         net (fo=3, routed)           0.259     3.870    operator/fracAdder/level4_c4[18]_i_2_n_0
    SLICE_X18Y137        LUT3 (Prop_lut3_I0_O)        0.053     3.923 f  operator/fracAdder/level4_c4[27]_i_3/O
                         net (fo=11, routed)          0.257     4.180    operator/fracAdder/level4_c4[27]_i_3_n_0
    SLICE_X18Y137        LUT3 (Prop_lut3_I1_O)        0.053     4.233 r  operator/fracAdder/level4_c4[11]_i_1/O
                         net (fo=12, routed)          0.442     4.675    operator/LZCAndShifter/level4_c4_reg[0]_0
    SLICE_X17Y136        FDRE                                         r  operator/LZCAndShifter/level4_c4_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=289, unset)          1.340     4.673    operator/LZCAndShifter/clk
    SLICE_X17Y136        FDRE                                         r  operator/LZCAndShifter/level4_c4_reg[10]/C
                         clock pessimism              0.088     4.761    
                         clock uncertainty           -0.035     4.726    
    SLICE_X17Y136        FDRE (Setup_fdre_C_R)       -0.367     4.359    operator/LZCAndShifter/level4_c4_reg[10]
  -------------------------------------------------------------------
                         required time                          4.359    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                 -0.316    





Clock Frequency: 300 MHz
Clock Period: 3.33333333333333333333 ns
Worst Negative Slack (WNS): -0.316 ns
