/*
 * Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
 * 
 * On Fri Aug 24 12:25:43 BST 2018
 * 
 */
#include "bluesim_primitives.h"
#include "mkCSR_RegFile.h"


/* String declarations */
static std::string const __str_literal_42("", 0u);
static std::string const __str_literal_43("        ", 8u);
static std::string const __str_literal_2("    Current mie = %0h", 21u);
static std::string const __str_literal_48("    Return: new pc 0x%0h  ", 26u);
static std::string const __str_literal_7("    from priv %0d  pc 0x%0h  interrupt %0d  exc_code %0d  xtval 0x%0h",
					 69u);
static std::string const __str_literal_8("    priv %0d: ", 14u);
static std::string const __str_literal_13(" cause:", 7u);
static std::string const __str_literal_11(" edeleg: 0x%0h", 14u);
static std::string const __str_literal_46(" epc: 0x%0h", 11u);
static std::string const __str_literal_61(" fs:%0d", 7u);
static std::string const __str_literal_12(" ideleg: 0x%0h", 14u);
static std::string const __str_literal_10(" ie: 0x%0h", 10u);
static std::string const __str_literal_65(" ies:%0d_%0d%0d", 15u);
static std::string const __str_literal_9(" ip: 0x%0h", 10u);
static std::string const __str_literal_62(" mpp:%0d", 8u);
static std::string const __str_literal_59(" mprv:%0d", 9u);
static std::string const __str_literal_57(" mxr:%0d", 8u);
static std::string const __str_literal_49(" new mstatus:", 13u);
static std::string const __str_literal_68(" new priv %0d", 13u);
static std::string const __str_literal_67(" new xcause:", 12u);
static std::string const __str_literal_64(" pies:%0d_%0d%0d", 16u);
static std::string const __str_literal_63(" spp:%0d", 8u);
static std::string const __str_literal_44(" status: 0x%0h", 14u);
static std::string const __str_literal_58(" sum:%0d", 8u);
static std::string const __str_literal_52(" sxl:%0d", 8u);
static std::string const __str_literal_54(" tsr:%0d", 8u);
static std::string const __str_literal_47(" tval: 0x%0h", 12u);
static std::string const __str_literal_45(" tvec: 0x%0h", 12u);
static std::string const __str_literal_56(" tvm:%0d", 8u);
static std::string const __str_literal_55(" tw:%0d", 7u);
static std::string const __str_literal_53(" uxl:%0d", 8u);
static std::string const __str_literal_60(" xs:%0d", 7u);
static std::string const __str_literal_1("%0d: CSR_RegFile.rl_record_external_interrupt: mip: %0h -> %0h",
					 62u);
static std::string const __str_literal_4("%0d: CSR_RegFile.rl_record_software_interrupt: mip: %0h -> %0h",
					 62u);
static std::string const __str_literal_3("%0d: CSR_RegFile.rl_record_timer_interrupt_req: mip: %0h -> %0h",
					 63u);
static std::string const __str_literal_69("%0d: CSR_RegFile: external_interrupt_req: %x", 44u);
static std::string const __str_literal_71("%0d: CSR_RegFile: software_interrupt_req: %x", 44u);
static std::string const __str_literal_70("%0d: CSR_RegFile: timer_interrupt_req: %x", 41u);
static std::string const __str_literal_6("%0d: CSR_Regfile.csr_trap_actions:", 34u);
static std::string const __str_literal_5("%0d: ERROR: CSR-write addr 0x%0h val 0x%0h not successful",
					 57u);
static std::string const __str_literal_30("BREAKPOINT", 10u);
static std::string const __str_literal_37("ECALL_FROM_M", 12u);
static std::string const __str_literal_36("ECALL_FROM_S", 12u);
static std::string const __str_literal_35("ECALL_FROM_U", 12u);
static std::string const __str_literal_24("HYPERVISOR_EXTERNAL_INTERRUPT", 29u);
static std::string const __str_literal_16("HYPERVISOR_SW_INTERRUPT", 23u);
static std::string const __str_literal_20("HYPERVISOR_TIMER_INTERRUPT", 26u);
static std::string const __str_literal_29("ILLEGAL_INSTRUCTION", 19u);
static std::string const __str_literal_28("INSTRUCTION_ACCESS_FAULT", 24u);
static std::string const __str_literal_27("INSTRUCTION_ADDR_MISALIGNED", 27u);
static std::string const __str_literal_38("INSTRUCTION_PAGE_FAULT", 22u);
static std::string const __str_literal_32("LOAD_ACCESS_FAULT", 17u);
static std::string const __str_literal_31("LOAD_ADDR_MISALIGNED", 20u);
static std::string const __str_literal_39("LOAD_PAGE_FAULT", 15u);
static std::string const __str_literal_25("MACHINE_EXTERNAL_INTERRUPT", 26u);
static std::string const __str_literal_17("MACHINE_SW_INTERRUPT", 20u);
static std::string const __str_literal_21("MACHINE_TIMER_INTERRUPT", 23u);
static std::string const __str_literal_50("MStatus{", 8u);
static std::string const __str_literal_34("STORE_AMO_ACCESS_FAULT", 22u);
static std::string const __str_literal_33("STORE_AMO_ADDR_MISALIGNED", 25u);
static std::string const __str_literal_40("STORE_AMO_PAGE_FAULT", 20u);
static std::string const __str_literal_23("SUPERVISOR_EXTERNAL_INTERRUPT", 29u);
static std::string const __str_literal_15("SUPERVISOR_SW_INTERRUPT", 23u);
static std::string const __str_literal_19("SUPERVISOR_TIMER_INTERRUPT", 26u);
static std::string const __str_literal_22("USER_EXTERNAL_INTERRUPT", 23u);
static std::string const __str_literal_14("USER_SW_INTERRUPT", 17u);
static std::string const __str_literal_18("USER_TIMER_INTERRUPT", 20u);
static std::string const __str_literal_51("sd:%0d", 6u);
static std::string const __str_literal_26("unknown interrupt Exc_Code %d", 29u);
static std::string const __str_literal_41("unknown trap Exc_Code %d", 24u);
static std::string const __str_literal_66("}", 1u);


/* Constructor */
MOD_mkCSR_RegFile::MOD_mkCSR_RegFile(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cfg_verbosity(simHdl, "cfg_verbosity", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_f_ei_reqs(simHdl, "f_ei_reqs", this, 1u, 2u, 1u, 0u),
    INST_f_reset_rsps(simHdl, "f_reset_rsps", this, 0u, 2u, 1u, 0u),
    INST_f_si_reqs(simHdl, "f_si_reqs", this, 1u, 2u, 1u, 0u),
    INST_f_ti_reqs(simHdl, "f_ti_reqs", this, 1u, 2u, 1u, 0u),
    INST_pw_minstret_incr(simHdl, "pw_minstret_incr", this, 0u),
    INST_rg_dcsr(simHdl, "rg_dcsr", this, 32u),
    INST_rg_dpc(simHdl, "rg_dpc", this, 64u, 4096llu, (tUInt8)0u),
    INST_rg_dscratch0(simHdl, "rg_dscratch0", this, 64u),
    INST_rg_dscratch1(simHdl, "rg_dscratch1", this, 64u),
    INST_rg_mcause(simHdl, "rg_mcause", this, 5u),
    INST_rg_mcounteren(simHdl, "rg_mcounteren", this, 3u),
    INST_rg_mcycle(simHdl, "rg_mcycle", this, 64u, 0llu, (tUInt8)0u),
    INST_rg_medeleg(simHdl, "rg_medeleg", this, 16u),
    INST_rg_mepc(simHdl, "rg_mepc", this, 64u),
    INST_rg_mideleg(simHdl, "rg_mideleg", this, 12u),
    INST_rg_mie(simHdl, "rg_mie", this, 12u),
    INST_rg_minstret(simHdl, "rg_minstret", this, 64u, 0llu, (tUInt8)0u),
    INST_rg_mip(simHdl, "rg_mip", this, 12u),
    INST_rg_mscratch(simHdl, "rg_mscratch", this, 64u),
    INST_rg_mstatus(simHdl, "rg_mstatus", this, 26u, 41943040u, (tUInt8)0u),
    INST_rg_mtval(simHdl, "rg_mtval", this, 64u),
    INST_rg_mtvec(simHdl, "rg_mtvec", this, 63u),
    INST_rg_satp(simHdl, "rg_satp", this, 64u),
    INST_rg_scause(simHdl, "rg_scause", this, 5u),
    INST_rg_sepc(simHdl, "rg_sepc", this, 64u),
    INST_rg_sscratch(simHdl, "rg_sscratch", this, 64u),
    INST_rg_state(simHdl, "rg_state", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_rg_stval(simHdl, "rg_stval", this, 64u),
    INST_rg_stvec(simHdl, "rg_stvec", this, 63u),
    INST_rg_tdata1(simHdl, "rg_tdata1", this, 64u),
    INST_rg_tdata2(simHdl, "rg_tdata2", this, 64u),
    INST_rg_tdata3(simHdl, "rg_tdata3", this, 64u),
    INST_rg_tselect(simHdl, "rg_tselect", this, 64u),
    INST_rw_mcycle(simHdl, "rw_mcycle", this, 64u, (tUInt8)0u),
    INST_rw_minstret(simHdl, "rw_minstret", this, 64u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346(66u)
{
  PORT_EN_write_csr = false;
  PORT_read_csr.setSize(65u);
  PORT_read_csr.clear();
  PORT_read_csr_port2.setSize(65u);
  PORT_read_csr_port2.clear();
  PORT_mav_read_csr.setSize(65u);
  PORT_mav_read_csr.clear();
  PORT_csr_trap_actions.setSize(194u);
  PORT_csr_trap_actions.clear();
  PORT_csr_ret_actions.setSize(130u);
  PORT_csr_ret_actions.clear();
  symbol_count = 50u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkCSR_RegFile::init_symbols_0()
{
  init_symbol(&symbols[0u], "cfg_verbosity", SYM_MODULE, &INST_cfg_verbosity);
  init_symbol(&symbols[1u], "csr_ret_actions", SYM_PORT, &PORT_csr_ret_actions, 130u);
  init_symbol(&symbols[2u], "csr_trap_actions", SYM_PORT, &PORT_csr_trap_actions, 194u);
  init_symbol(&symbols[3u], "EN_write_csr", SYM_PORT, &PORT_EN_write_csr, 1u);
  init_symbol(&symbols[4u], "f_ei_reqs", SYM_MODULE, &INST_f_ei_reqs);
  init_symbol(&symbols[5u], "f_reset_rsps", SYM_MODULE, &INST_f_reset_rsps);
  init_symbol(&symbols[6u], "f_si_reqs", SYM_MODULE, &INST_f_si_reqs);
  init_symbol(&symbols[7u], "f_ti_reqs", SYM_MODULE, &INST_f_ti_reqs);
  init_symbol(&symbols[8u], "mav_read_csr", SYM_PORT, &PORT_mav_read_csr, 65u);
  init_symbol(&symbols[9u], "pw_minstret_incr", SYM_MODULE, &INST_pw_minstret_incr);
  init_symbol(&symbols[10u], "RL_rl_mcycle_incr", SYM_RULE);
  init_symbol(&symbols[11u], "RL_rl_record_external_interrupt", SYM_RULE);
  init_symbol(&symbols[12u], "RL_rl_record_software_interrupt", SYM_RULE);
  init_symbol(&symbols[13u], "RL_rl_record_timer_interrupt_req", SYM_RULE);
  init_symbol(&symbols[14u], "RL_rl_reset_start", SYM_RULE);
  init_symbol(&symbols[15u], "RL_rl_upd_minstret_csrrx", SYM_RULE);
  init_symbol(&symbols[16u], "RL_rl_upd_minstret_incr", SYM_RULE);
  init_symbol(&symbols[17u], "read_csr", SYM_PORT, &PORT_read_csr, 65u);
  init_symbol(&symbols[18u], "read_csr_port2", SYM_PORT, &PORT_read_csr_port2, 65u);
  init_symbol(&symbols[19u], "rg_dcsr", SYM_MODULE, &INST_rg_dcsr);
  init_symbol(&symbols[20u], "rg_dpc", SYM_MODULE, &INST_rg_dpc);
  init_symbol(&symbols[21u], "rg_dscratch0", SYM_MODULE, &INST_rg_dscratch0);
  init_symbol(&symbols[22u], "rg_dscratch1", SYM_MODULE, &INST_rg_dscratch1);
  init_symbol(&symbols[23u], "rg_mcause", SYM_MODULE, &INST_rg_mcause);
  init_symbol(&symbols[24u], "rg_mcounteren", SYM_MODULE, &INST_rg_mcounteren);
  init_symbol(&symbols[25u], "rg_mcycle", SYM_MODULE, &INST_rg_mcycle);
  init_symbol(&symbols[26u], "rg_medeleg", SYM_MODULE, &INST_rg_medeleg);
  init_symbol(&symbols[27u], "rg_mepc", SYM_MODULE, &INST_rg_mepc);
  init_symbol(&symbols[28u], "rg_mideleg", SYM_MODULE, &INST_rg_mideleg);
  init_symbol(&symbols[29u], "rg_mie", SYM_MODULE, &INST_rg_mie);
  init_symbol(&symbols[30u], "rg_minstret", SYM_MODULE, &INST_rg_minstret);
  init_symbol(&symbols[31u], "rg_mip", SYM_MODULE, &INST_rg_mip);
  init_symbol(&symbols[32u], "rg_mscratch", SYM_MODULE, &INST_rg_mscratch);
  init_symbol(&symbols[33u], "rg_mstatus", SYM_MODULE, &INST_rg_mstatus);
  init_symbol(&symbols[34u], "rg_mtval", SYM_MODULE, &INST_rg_mtval);
  init_symbol(&symbols[35u], "rg_mtvec", SYM_MODULE, &INST_rg_mtvec);
  init_symbol(&symbols[36u], "rg_satp", SYM_MODULE, &INST_rg_satp);
  init_symbol(&symbols[37u], "rg_scause", SYM_MODULE, &INST_rg_scause);
  init_symbol(&symbols[38u], "rg_sepc", SYM_MODULE, &INST_rg_sepc);
  init_symbol(&symbols[39u], "rg_sscratch", SYM_MODULE, &INST_rg_sscratch);
  init_symbol(&symbols[40u], "rg_state", SYM_MODULE, &INST_rg_state);
  init_symbol(&symbols[41u], "rg_stval", SYM_MODULE, &INST_rg_stval);
  init_symbol(&symbols[42u], "rg_stvec", SYM_MODULE, &INST_rg_stvec);
  init_symbol(&symbols[43u], "rg_tdata1", SYM_MODULE, &INST_rg_tdata1);
  init_symbol(&symbols[44u], "rg_tdata2", SYM_MODULE, &INST_rg_tdata2);
  init_symbol(&symbols[45u], "rg_tdata3", SYM_MODULE, &INST_rg_tdata3);
  init_symbol(&symbols[46u], "rg_tselect", SYM_MODULE, &INST_rg_tselect);
  init_symbol(&symbols[47u], "rw_mcycle", SYM_MODULE, &INST_rw_mcycle);
  init_symbol(&symbols[48u], "rw_minstret", SYM_MODULE, &INST_rw_minstret);
  init_symbol(&symbols[49u], "WILL_FIRE_write_csr", SYM_DEF, &DEF_WILL_FIRE_write_csr, 1u);
}


/* Rule actions */

void MOD_mkCSR_RegFile::RL_rl_reset_start()
{
  INST_f_ei_reqs.METH_clear();
  INST_f_ti_reqs.METH_clear();
  INST_f_si_reqs.METH_clear();
  INST_rg_stvec.METH_write(2048llu);
  INST_rg_scause.METH_write((tUInt8)0u);
  INST_rg_satp.METH_write(0llu);
  INST_rg_mstatus.METH_write(41943040u);
  INST_rg_mie.METH_write(0u);
  INST_rg_mtvec.METH_write(2048llu);
  INST_rg_mcause.METH_write((tUInt8)0u);
  INST_rg_mip.METH_write(0u);
  INST_rg_medeleg.METH_write(0u);
  INST_rg_mideleg.METH_write(0u);
  INST_rg_mcounteren.METH_write((tUInt8)0u);
  INST_rw_minstret.METH_wset(0llu);
  INST_rg_state.METH_write((tUInt8)1u);
}

void MOD_mkCSR_RegFile::RL_rl_mcycle_incr()
{
  tUInt64 DEF_x__h7846;
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_x__h7846 = DEF_rg_mcycle___d3 + 1llu;
  INST_rg_mcycle.METH_write(DEF_x__h7846);
}

void MOD_mkCSR_RegFile::RL_rl_upd_minstret_csrrx()
{
  tUInt64 DEF_x__h7878;
  DEF_x__h7878 = INST_rw_minstret.METH_wget();
  INST_rg_minstret.METH_write(DEF_x__h7878);
}

void MOD_mkCSR_RegFile::RL_rl_upd_minstret_incr()
{
  tUInt64 DEF_x__h7906;
  DEF_rg_minstret___d10 = INST_rg_minstret.METH_read();
  DEF_x__h7906 = DEF_rg_minstret___d10 + 1llu;
  INST_rg_minstret.METH_write(DEF_x__h7906);
}

void MOD_mkCSR_RegFile::RL_rl_record_external_interrupt()
{
  tUInt32 DEF_f_ei_reqs_first__3_CONCAT_rg_mip_4_BITS_10_TO_0_5___d16;
  tUInt64 DEF_new_mip_w__h9579;
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_rg_mip___d14 = INST_rg_mip.METH_read();
  DEF_rg_mie___d22 = INST_rg_mie.METH_read();
  DEF_x__h59313 = INST_cfg_verbosity.METH_read();
  DEF__0_CONCAT_rg_mie_2___d23 = (tUInt64)(DEF_rg_mie___d22);
  DEF_old_mip_w__h9578 = (tUInt64)(DEF_rg_mip___d14);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 = !(DEF_x__h59313 <= (tUInt8)1u);
  DEF_f_ei_reqs_first__3_CONCAT_rg_mip_4_BITS_10_TO_0_5___d16 = 4095u & ((((tUInt32)(INST_f_ei_reqs.METH_first())) << 11u) | (tUInt32)(2047u & DEF_rg_mip___d14));
  DEF_new_mip_w__h9579 = (tUInt64)(DEF_f_ei_reqs_first__3_CONCAT_rg_mip_4_BITS_10_TO_0_5___d16);
  INST_f_ei_reqs.METH_deq();
  INST_rg_mip.METH_write(DEF_f_ei_reqs_first__3_CONCAT_rg_mip_4_BITS_10_TO_0_5___d16);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl,
		     this,
		     "s,64,64,64",
		     &__str_literal_1,
		     DEF_rg_mcycle___d3,
		     DEF_old_mip_w__h9578,
		     DEF_new_mip_w__h9579);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_2, DEF__0_CONCAT_rg_mie_2___d23);
  }
}

void MOD_mkCSR_RegFile::RL_rl_record_timer_interrupt_req()
{
  tUInt32 DEF_rg_mip_4_BITS_11_TO_8_5_CONCAT_f_ti_reqs_first_ETC___d28;
  tUInt64 DEF_new_mip_w__h14325;
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_rg_mip___d14 = INST_rg_mip.METH_read();
  DEF_rg_mie___d22 = INST_rg_mie.METH_read();
  DEF_x__h59313 = INST_cfg_verbosity.METH_read();
  DEF__0_CONCAT_rg_mie_2___d23 = (tUInt64)(DEF_rg_mie___d22);
  DEF_old_mip_w__h9578 = (tUInt64)(DEF_rg_mip___d14);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 = !(DEF_x__h59313 <= (tUInt8)1u);
  DEF_rg_mip_4_BITS_11_TO_8_5_CONCAT_f_ti_reqs_first_ETC___d28 = 4095u & (((((tUInt32)((tUInt8)(DEF_rg_mip___d14 >> 8u))) << 8u) | (((tUInt32)(INST_f_ti_reqs.METH_first())) << 7u)) | (tUInt32)((tUInt8)((tUInt8)127u & DEF_rg_mip___d14)));
  DEF_new_mip_w__h14325 = (tUInt64)(DEF_rg_mip_4_BITS_11_TO_8_5_CONCAT_f_ti_reqs_first_ETC___d28);
  INST_f_ti_reqs.METH_deq();
  INST_rg_mip.METH_write(DEF_rg_mip_4_BITS_11_TO_8_5_CONCAT_f_ti_reqs_first_ETC___d28);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl,
		     this,
		     "s,64,64,64",
		     &__str_literal_3,
		     DEF_rg_mcycle___d3,
		     DEF_old_mip_w__h9578,
		     DEF_new_mip_w__h14325);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_2, DEF__0_CONCAT_rg_mie_2___d23);
  }
}

void MOD_mkCSR_RegFile::RL_rl_record_software_interrupt()
{
  tUInt32 DEF_rg_mip_4_BITS_11_TO_4_1_CONCAT_f_si_reqs_first_ETC___d34;
  tUInt64 DEF_new_mip_w__h18469;
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_rg_mip___d14 = INST_rg_mip.METH_read();
  DEF_rg_mie___d22 = INST_rg_mie.METH_read();
  DEF_x__h59313 = INST_cfg_verbosity.METH_read();
  DEF__0_CONCAT_rg_mie_2___d23 = (tUInt64)(DEF_rg_mie___d22);
  DEF_old_mip_w__h9578 = (tUInt64)(DEF_rg_mip___d14);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 = !(DEF_x__h59313 <= (tUInt8)1u);
  DEF_rg_mip_4_BITS_11_TO_4_1_CONCAT_f_si_reqs_first_ETC___d34 = 4095u & (((((tUInt32)((tUInt8)(DEF_rg_mip___d14 >> 4u))) << 4u) | (((tUInt32)(INST_f_si_reqs.METH_first())) << 3u)) | (tUInt32)((tUInt8)((tUInt8)7u & DEF_rg_mip___d14)));
  DEF_new_mip_w__h18469 = (tUInt64)(DEF_rg_mip_4_BITS_11_TO_4_1_CONCAT_f_si_reqs_first_ETC___d34);
  INST_f_si_reqs.METH_deq();
  INST_rg_mip.METH_write(DEF_rg_mip_4_BITS_11_TO_4_1_CONCAT_f_si_reqs_first_ETC___d34);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl,
		     this,
		     "s,64,64,64",
		     &__str_literal_4,
		     DEF_rg_mcycle___d3,
		     DEF_old_mip_w__h9578,
		     DEF_new_mip_w__h18469);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_2, DEF__0_CONCAT_rg_mie_2___d23);
  }
}


/* Methods */

tUInt32 MOD_mkCSR_RegFile::METH_read_misa()
{
  tUInt32 PORT_read_misa;
  PORT_read_misa = 135532801u;
  return PORT_read_misa;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_misa()
{
  tUInt8 PORT_RDY_read_misa;
  tUInt8 DEF_CAN_FIRE_read_misa;
  DEF_CAN_FIRE_read_misa = (tUInt8)1u;
  PORT_RDY_read_misa = DEF_CAN_FIRE_read_misa;
  return PORT_RDY_read_misa;
}

void MOD_mkCSR_RegFile::METH_server_reset_request_put(tUInt8 ARG_server_reset_request_put)
{
  INST_rg_state.METH_write((tUInt8)0u);
  INST_f_reset_rsps.METH_enq();
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_server_reset_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_reset_request_put;
  tUInt8 PORT_RDY_server_reset_request_put;
  DEF_CAN_FIRE_server_reset_request_put = INST_f_reset_rsps.METH_i_notFull();
  PORT_RDY_server_reset_request_put = DEF_CAN_FIRE_server_reset_request_put;
  return PORT_RDY_server_reset_request_put;
}

void MOD_mkCSR_RegFile::METH_server_reset_response_get()
{
  INST_f_reset_rsps.METH_deq();
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_server_reset_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_reset_response_get;
  tUInt8 PORT_RDY_server_reset_response_get;
  DEF_rg_state___d1 = INST_rg_state.METH_read();
  DEF_CAN_FIRE_server_reset_response_get = DEF_rg_state___d1 && INST_f_reset_rsps.METH_i_notEmpty();
  PORT_RDY_server_reset_response_get = DEF_CAN_FIRE_server_reset_response_get;
  return PORT_RDY_server_reset_response_get;
}

tUWide MOD_mkCSR_RegFile::METH_read_csr(tUInt32 ARG_read_csr_csr_addr)
{
  tUInt8 DEF_NOT_read_csr_csr_addr_ULT_0x323_5_6_AND_read_c_ETC___d48;
  tUInt8 DEF_NOT_read_csr_csr_addr_ULT_0xB03_1_2_AND_read_c_ETC___d44;
  tUInt8 DEF_NOT_read_csr_csr_addr_ULT_0xC03_7_8_AND_read_c_ETC___d40;
  tUInt8 DEF_NOT_read_csr_csr_addr_ULT_0xC03_7_8_AND_read_c_ETC___d122;
  tUInt64 DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306;
  tUInt64 DEF_IF_read_csr_csr_addr_ULT_0xC03_7_OR_NOT_read_c_ETC___d308;
  DEF_rg_tdata3___d275 = INST_rg_tdata3.METH_read();
  DEF_rg_tdata2___d274 = INST_rg_tdata2.METH_read();
  DEF_rg_tdata1___d273 = INST_rg_tdata1.METH_read();
  DEF_rg_tselect___d272 = INST_rg_tselect.METH_read();
  DEF_rg_minstret___d10 = INST_rg_minstret.METH_read();
  DEF_tval__h55630 = INST_rg_mtval.METH_read();
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_next_pc__h60811 = INST_rg_mepc.METH_read();
  DEF_rg_mscratch___d265 = INST_rg_mscratch.METH_read();
  DEF_rg_satp___d246 = INST_rg_satp.METH_read();
  DEF_tval__h52021 = INST_rg_stval.METH_read();
  DEF_next_pc___1__h60820 = INST_rg_sepc.METH_read();
  DEF_rg_sscratch___d237 = INST_rg_sscratch.METH_read();
  DEF_rg_stvec___d233 = INST_rg_stvec.METH_read();
  DEF_rg_mtvec___d259 = INST_rg_mtvec.METH_read();
  DEF_rg_mstatus___d205 = INST_rg_mstatus.METH_read();
  DEF_medeleg__h58261 = INST_rg_medeleg.METH_read();
  DEF_rg_mie___d22 = INST_rg_mie.METH_read();
  DEF_rg_mip___d14 = INST_rg_mip.METH_read();
  DEF_mideleg__h58262 = INST_rg_mideleg.METH_read();
  DEF_rg_mcause___d267 = INST_rg_mcause.METH_read();
  DEF_rg_mcounteren___d263 = INST_rg_mcounteren.METH_read();
  DEF_rg_scause___d239 = INST_rg_scause.METH_read();
  DEF__read_base__h23741 = (tUInt64)(DEF_rg_stvec___d233 >> 1u);
  DEF__read_base__h26196 = (tUInt64)(DEF_rg_mtvec___d259 >> 1u);
  DEF_rg_mstatus_05_BITS_25_TO_22___d253 = (tUInt8)(DEF_rg_mstatus___d205 >> 22u);
  DEF_rg_mstatus_05_BITS_15_TO_12___d213 = (tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d205 >> 12u));
  DEF__read_exc_code__h26220 = (tUInt8)((tUInt8)15u & DEF_rg_mcause___d267);
  DEF__read_exc_code__h23753 = (tUInt8)((tUInt8)15u & DEF_rg_scause___d239);
  DEF__read_uxl__h22043 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 22u));
  DEF_rg_mstatus_05_BITS_18_TO_17___d212 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 17u));
  DEF_x__h54400 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 14u));
  DEF_status_fs__h54411 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 12u));
  DEF_rg_mideleg_24_BITS_5_TO_4___d227 = (tUInt8)((tUInt8)3u & (DEF_mideleg__h58262 >> 4u));
  DEF_rg_mideleg_24_BITS_9_TO_8___d225 = (tUInt8)((tUInt8)3u & (DEF_mideleg__h58262 >> 8u));
  DEF_rg_mideleg_BITS_1_TO_0___h43302 = (tUInt8)((tUInt8)3u & DEF_mideleg__h58262);
  DEF_rg_stvec_33_BIT_0___d235 = (tUInt8)((tUInt8)1u & DEF_rg_stvec___d233);
  DEF_rg_mstatus_05_BIT_8___d214 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 8u));
  DEF_rg_mtvec_59_BIT_0___d261 = (tUInt8)((tUInt8)1u & DEF_rg_mtvec___d259);
  DEF__read_interrupt__h26219 = (tUInt8)(DEF_rg_mcause___d267 >> 4u);
  DEF__read_interrupt__h23752 = (tUInt8)(DEF_rg_scause___d239 >> 4u);
  DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236 = ((DEF__read_base__h23741 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_stvec_33_BIT_0___d235);
  DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242 = (((tUInt64)(DEF__read_interrupt__h23752)) << 63u) | (tUInt64)(DEF__read_exc_code__h23753);
  DEF__0_CONCAT_rg_medeleg_47___d248 = (tUInt64)(DEF_medeleg__h58261);
  DEF__0_CONCAT_rg_mideleg_24___d249 = (tUInt64)(DEF_mideleg__h58262);
  DEF__0_CONCAT_rg_mie_2___d23 = (tUInt64)(DEF_rg_mie___d22);
  DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262 = ((DEF__read_base__h26196 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_mtvec_59_BIT_0___d261);
  DEF__0_CONCAT_rg_mcounteren_63___d264 = (tUInt64)(DEF_rg_mcounteren___d263);
  DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270 = (((tUInt64)(DEF__read_interrupt__h26219)) << 63u) | (tUInt64)(DEF__read_exc_code__h26220);
  DEF_old_mip_w__h9578 = (tUInt64)(DEF_rg_mip___d14);
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210 = DEF_x__h54400 == (tUInt8)3u || DEF_status_fs__h54411 == (tUInt8)3u;
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222 = ((((((((((((((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210)) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)(DEF__read_uxl__h22043)) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_18_TO_17___d212)) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_12___d213)) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_rg_mstatus_05_BIT_8___d214)) << 8u)) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)((tUInt8)((tUInt8)3u & DEF_rg_mstatus___d205));
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258 = ((((((((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_25_TO_22___d253)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)((tUInt32)(4095u & (DEF_rg_mstatus___d205 >> 10u)))) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (tUInt64)((tUInt32)(511u & DEF_rg_mstatus___d205));
  DEF_NOT_read_csr_csr_addr_ULT_0xC03_7_8_AND_read_c_ETC___d40 = !(ARG_read_csr_csr_addr < 3075u) && ARG_read_csr_csr_addr <= 3103u;
  DEF_NOT_read_csr_csr_addr_ULT_0xB03_1_2_AND_read_c_ETC___d44 = !(ARG_read_csr_csr_addr < 2819u) && ARG_read_csr_csr_addr <= 2847u;
  DEF_NOT_read_csr_csr_addr_ULT_0x323_5_6_AND_read_c_ETC___d48 = !(ARG_read_csr_csr_addr < 803u) && ARG_read_csr_csr_addr <= 831u;
  DEF_NOT_read_csr_csr_addr_ULT_0xC03_7_8_AND_read_c_ETC___d122 = DEF_NOT_read_csr_csr_addr_ULT_0xC03_7_8_AND_read_c_ETC___d40 || (DEF_NOT_read_csr_csr_addr_ULT_0xB03_1_2_AND_read_c_ETC___d44 || (DEF_NOT_read_csr_csr_addr_ULT_0x323_5_6_AND_read_c_ETC___d48 || (ARG_read_csr_csr_addr == 3072u || (ARG_read_csr_csr_addr == 3074u || (ARG_read_csr_csr_addr == 256u || (ARG_read_csr_csr_addr == 258u || (ARG_read_csr_csr_addr == 259u || (ARG_read_csr_csr_addr == 260u || (ARG_read_csr_csr_addr == 261u || (ARG_read_csr_csr_addr == 262u || (ARG_read_csr_csr_addr == 320u || (ARG_read_csr_csr_addr == 321u || (ARG_read_csr_csr_addr == 322u || (ARG_read_csr_csr_addr == 323u || (ARG_read_csr_csr_addr == 324u || (ARG_read_csr_csr_addr == 384u || (ARG_read_csr_csr_addr == 770u || (ARG_read_csr_csr_addr == 771u || (ARG_read_csr_csr_addr == 3857u || (ARG_read_csr_csr_addr == 3858u || (ARG_read_csr_csr_addr == 3859u || (ARG_read_csr_csr_addr == 3860u || (ARG_read_csr_csr_addr == 768u || (ARG_read_csr_csr_addr == 769u || (ARG_read_csr_csr_addr == 772u || (ARG_read_csr_csr_addr == 773u || (ARG_read_csr_csr_addr == 774u || (ARG_read_csr_csr_addr == 832u || (ARG_read_csr_csr_addr == 833u || (ARG_read_csr_csr_addr == 834u || (ARG_read_csr_csr_addr == 835u || (ARG_read_csr_csr_addr == 836u || (ARG_read_csr_csr_addr == 2816u || (ARG_read_csr_csr_addr == 2818u || (ARG_read_csr_csr_addr == 1952u || (ARG_read_csr_csr_addr == 1953u || (ARG_read_csr_csr_addr == 1954u || ARG_read_csr_csr_addr == 1955u)))))))))))))))))))))))))))))))))))));
  DEF_mask__h42150 = 4095u & ((((((((tUInt32)((tUInt8)0u)) << 10u) | (((tUInt32)(DEF_rg_mideleg_24_BITS_9_TO_8___d225)) << 8u)) | (((tUInt32)((tUInt8)0u)) << 6u)) | (((tUInt32)(DEF_rg_mideleg_24_BITS_5_TO_4___d227)) << 4u)) | (((tUInt32)((tUInt8)0u)) << 2u)) | (tUInt32)(DEF_rg_mideleg_BITS_1_TO_0___h43302));
  DEF_x__h22732 = DEF_rg_mie___d22 & DEF_mask__h42150;
  DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232 = (tUInt64)(DEF_x__h22732);
  DEF_x__h23763 = DEF_rg_mip___d14 & DEF_mask__h42150;
  DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245 = (tUInt64)(DEF_x__h23763);
  switch (ARG_read_csr_csr_addr) {
  case 2816u:
  case 3072u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_mcycle___d3;
    break;
  case 2818u:
  case 3074u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_minstret___d10;
    break;
  case 256u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222;
    break;
  case 258u:
  case 259u:
  case 262u:
  case 3857u:
  case 3858u:
  case 3859u:
  case 3860u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = 0llu;
    break;
  case 260u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232;
    break;
  case 261u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236;
    break;
  case 320u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_sscratch___d237;
    break;
  case 321u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_next_pc___1__h60820;
    break;
  case 322u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242;
    break;
  case 323u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_tval__h52021;
    break;
  case 324u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245;
    break;
  case 384u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_satp___d246;
    break;
  case 770u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF__0_CONCAT_rg_medeleg_47___d248;
    break;
  case 771u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF__0_CONCAT_rg_mideleg_24___d249;
    break;
  case 768u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258;
    break;
  case 769u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = 9223372036856090881llu;
    break;
  case 772u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF__0_CONCAT_rg_mie_2___d23;
    break;
  case 773u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262;
    break;
  case 774u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF__0_CONCAT_rg_mcounteren_63___d264;
    break;
  case 832u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_mscratch___d265;
    break;
  case 833u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_next_pc__h60811;
    break;
  case 834u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270;
    break;
  case 835u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_tval__h55630;
    break;
  case 836u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_old_mip_w__h9578;
    break;
  case 1952u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_tselect___d272;
    break;
  case 1953u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_tdata1___d273;
    break;
  case 1954u:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_tdata2___d274;
    break;
  default:
    DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306 = DEF_rg_tdata3___d275;
  }
  DEF_IF_read_csr_csr_addr_ULT_0xC03_7_OR_NOT_read_c_ETC___d308 = DEF_NOT_read_csr_csr_addr_ULT_0xC03_7_8_AND_read_c_ETC___d40 || (DEF_NOT_read_csr_csr_addr_ULT_0xB03_1_2_AND_read_c_ETC___d44 || DEF_NOT_read_csr_csr_addr_ULT_0x323_5_6_AND_read_c_ETC___d48) ? 0llu : DEF_IF_read_csr_csr_addr_EQ_0xC00_9_THEN_rg_mcycle_ETC___d306;
  PORT_read_csr.build_concat(8589934591llu & ((((tUInt64)(DEF_NOT_read_csr_csr_addr_ULT_0xC03_7_8_AND_read_c_ETC___d122)) << 32u) | (tUInt64)((tUInt32)(DEF_IF_read_csr_csr_addr_ULT_0xC03_7_OR_NOT_read_c_ETC___d308 >> 32u))),
			     32u,
			     33u).set_whole_word((tUInt32)(DEF_IF_read_csr_csr_addr_ULT_0xC03_7_OR_NOT_read_c_ETC___d308),
						 0u);
  return PORT_read_csr;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr()
{
  tUInt8 PORT_RDY_read_csr;
  tUInt8 DEF_CAN_FIRE_read_csr;
  DEF_CAN_FIRE_read_csr = (tUInt8)1u;
  PORT_RDY_read_csr = DEF_CAN_FIRE_read_csr;
  return PORT_RDY_read_csr;
}

tUWide MOD_mkCSR_RegFile::METH_read_csr_port2(tUInt32 ARG_read_csr_port2_csr_addr)
{
  tUInt8 DEF_NOT_read_csr_port2_csr_addr_ULT_0x323_17_18_AN_ETC___d320;
  tUInt8 DEF_NOT_read_csr_port2_csr_addr_ULT_0xB03_13_14_AN_ETC___d316;
  tUInt8 DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_09_10_AN_ETC___d312;
  tUInt8 DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_09_10_AN_ETC___d394;
  tUInt64 DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511;
  tUInt64 DEF_IF_read_csr_port2_csr_addr_ULT_0xC03_09_OR_NOT_ETC___d513;
  DEF_rg_tdata3___d275 = INST_rg_tdata3.METH_read();
  DEF_rg_tdata2___d274 = INST_rg_tdata2.METH_read();
  DEF_rg_tdata1___d273 = INST_rg_tdata1.METH_read();
  DEF_rg_tselect___d272 = INST_rg_tselect.METH_read();
  DEF_rg_minstret___d10 = INST_rg_minstret.METH_read();
  DEF_tval__h55630 = INST_rg_mtval.METH_read();
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_next_pc__h60811 = INST_rg_mepc.METH_read();
  DEF_rg_mscratch___d265 = INST_rg_mscratch.METH_read();
  DEF_rg_satp___d246 = INST_rg_satp.METH_read();
  DEF_tval__h52021 = INST_rg_stval.METH_read();
  DEF_next_pc___1__h60820 = INST_rg_sepc.METH_read();
  DEF_rg_sscratch___d237 = INST_rg_sscratch.METH_read();
  DEF_rg_stvec___d233 = INST_rg_stvec.METH_read();
  DEF_rg_mtvec___d259 = INST_rg_mtvec.METH_read();
  DEF_rg_mstatus___d205 = INST_rg_mstatus.METH_read();
  DEF_medeleg__h58261 = INST_rg_medeleg.METH_read();
  DEF_rg_mie___d22 = INST_rg_mie.METH_read();
  DEF_rg_mip___d14 = INST_rg_mip.METH_read();
  DEF_mideleg__h58262 = INST_rg_mideleg.METH_read();
  DEF_rg_mcause___d267 = INST_rg_mcause.METH_read();
  DEF_rg_mcounteren___d263 = INST_rg_mcounteren.METH_read();
  DEF_rg_scause___d239 = INST_rg_scause.METH_read();
  DEF__read_base__h23741 = (tUInt64)(DEF_rg_stvec___d233 >> 1u);
  DEF__read_base__h26196 = (tUInt64)(DEF_rg_mtvec___d259 >> 1u);
  DEF_rg_mstatus_05_BITS_25_TO_22___d253 = (tUInt8)(DEF_rg_mstatus___d205 >> 22u);
  DEF_rg_mstatus_05_BITS_15_TO_12___d213 = (tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d205 >> 12u));
  DEF__read_exc_code__h26220 = (tUInt8)((tUInt8)15u & DEF_rg_mcause___d267);
  DEF__read_exc_code__h23753 = (tUInt8)((tUInt8)15u & DEF_rg_scause___d239);
  DEF__read_uxl__h22043 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 22u));
  DEF_rg_mstatus_05_BITS_18_TO_17___d212 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 17u));
  DEF_x__h54400 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 14u));
  DEF_status_fs__h54411 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 12u));
  DEF_rg_mideleg_24_BITS_5_TO_4___d227 = (tUInt8)((tUInt8)3u & (DEF_mideleg__h58262 >> 4u));
  DEF_rg_mideleg_24_BITS_9_TO_8___d225 = (tUInt8)((tUInt8)3u & (DEF_mideleg__h58262 >> 8u));
  DEF_rg_mideleg_BITS_1_TO_0___h43302 = (tUInt8)((tUInt8)3u & DEF_mideleg__h58262);
  DEF_rg_stvec_33_BIT_0___d235 = (tUInt8)((tUInt8)1u & DEF_rg_stvec___d233);
  DEF_rg_mstatus_05_BIT_8___d214 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 8u));
  DEF_rg_mtvec_59_BIT_0___d261 = (tUInt8)((tUInt8)1u & DEF_rg_mtvec___d259);
  DEF__read_interrupt__h26219 = (tUInt8)(DEF_rg_mcause___d267 >> 4u);
  DEF__read_interrupt__h23752 = (tUInt8)(DEF_rg_scause___d239 >> 4u);
  DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236 = ((DEF__read_base__h23741 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_stvec_33_BIT_0___d235);
  DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242 = (((tUInt64)(DEF__read_interrupt__h23752)) << 63u) | (tUInt64)(DEF__read_exc_code__h23753);
  DEF__0_CONCAT_rg_medeleg_47___d248 = (tUInt64)(DEF_medeleg__h58261);
  DEF__0_CONCAT_rg_mideleg_24___d249 = (tUInt64)(DEF_mideleg__h58262);
  DEF__0_CONCAT_rg_mie_2___d23 = (tUInt64)(DEF_rg_mie___d22);
  DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262 = ((DEF__read_base__h26196 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_mtvec_59_BIT_0___d261);
  DEF__0_CONCAT_rg_mcounteren_63___d264 = (tUInt64)(DEF_rg_mcounteren___d263);
  DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270 = (((tUInt64)(DEF__read_interrupt__h26219)) << 63u) | (tUInt64)(DEF__read_exc_code__h26220);
  DEF_old_mip_w__h9578 = (tUInt64)(DEF_rg_mip___d14);
  DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_09_10_AN_ETC___d312 = !(ARG_read_csr_port2_csr_addr < 3075u) && ARG_read_csr_port2_csr_addr <= 3103u;
  DEF_NOT_read_csr_port2_csr_addr_ULT_0xB03_13_14_AN_ETC___d316 = !(ARG_read_csr_port2_csr_addr < 2819u) && ARG_read_csr_port2_csr_addr <= 2847u;
  DEF_NOT_read_csr_port2_csr_addr_ULT_0x323_17_18_AN_ETC___d320 = !(ARG_read_csr_port2_csr_addr < 803u) && ARG_read_csr_port2_csr_addr <= 831u;
  DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_09_10_AN_ETC___d394 = DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_09_10_AN_ETC___d312 || (DEF_NOT_read_csr_port2_csr_addr_ULT_0xB03_13_14_AN_ETC___d316 || (DEF_NOT_read_csr_port2_csr_addr_ULT_0x323_17_18_AN_ETC___d320 || (ARG_read_csr_port2_csr_addr == 3072u || (ARG_read_csr_port2_csr_addr == 3074u || (ARG_read_csr_port2_csr_addr == 256u || (ARG_read_csr_port2_csr_addr == 258u || (ARG_read_csr_port2_csr_addr == 259u || (ARG_read_csr_port2_csr_addr == 260u || (ARG_read_csr_port2_csr_addr == 261u || (ARG_read_csr_port2_csr_addr == 262u || (ARG_read_csr_port2_csr_addr == 320u || (ARG_read_csr_port2_csr_addr == 321u || (ARG_read_csr_port2_csr_addr == 322u || (ARG_read_csr_port2_csr_addr == 323u || (ARG_read_csr_port2_csr_addr == 324u || (ARG_read_csr_port2_csr_addr == 384u || (ARG_read_csr_port2_csr_addr == 770u || (ARG_read_csr_port2_csr_addr == 771u || (ARG_read_csr_port2_csr_addr == 3857u || (ARG_read_csr_port2_csr_addr == 3858u || (ARG_read_csr_port2_csr_addr == 3859u || (ARG_read_csr_port2_csr_addr == 3860u || (ARG_read_csr_port2_csr_addr == 768u || (ARG_read_csr_port2_csr_addr == 769u || (ARG_read_csr_port2_csr_addr == 772u || (ARG_read_csr_port2_csr_addr == 773u || (ARG_read_csr_port2_csr_addr == 774u || (ARG_read_csr_port2_csr_addr == 832u || (ARG_read_csr_port2_csr_addr == 833u || (ARG_read_csr_port2_csr_addr == 834u || (ARG_read_csr_port2_csr_addr == 835u || (ARG_read_csr_port2_csr_addr == 836u || (ARG_read_csr_port2_csr_addr == 2816u || (ARG_read_csr_port2_csr_addr == 2818u || (ARG_read_csr_port2_csr_addr == 1952u || (ARG_read_csr_port2_csr_addr == 1953u || (ARG_read_csr_port2_csr_addr == 1954u || ARG_read_csr_port2_csr_addr == 1955u)))))))))))))))))))))))))))))))))))));
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210 = DEF_x__h54400 == (tUInt8)3u || DEF_status_fs__h54411 == (tUInt8)3u;
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222 = ((((((((((((((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210)) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)(DEF__read_uxl__h22043)) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_18_TO_17___d212)) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_12___d213)) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_rg_mstatus_05_BIT_8___d214)) << 8u)) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)((tUInt8)((tUInt8)3u & DEF_rg_mstatus___d205));
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258 = ((((((((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_25_TO_22___d253)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)((tUInt32)(4095u & (DEF_rg_mstatus___d205 >> 10u)))) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (tUInt64)((tUInt32)(511u & DEF_rg_mstatus___d205));
  DEF_mask__h42150 = 4095u & ((((((((tUInt32)((tUInt8)0u)) << 10u) | (((tUInt32)(DEF_rg_mideleg_24_BITS_9_TO_8___d225)) << 8u)) | (((tUInt32)((tUInt8)0u)) << 6u)) | (((tUInt32)(DEF_rg_mideleg_24_BITS_5_TO_4___d227)) << 4u)) | (((tUInt32)((tUInt8)0u)) << 2u)) | (tUInt32)(DEF_rg_mideleg_BITS_1_TO_0___h43302));
  DEF_x__h22732 = DEF_rg_mie___d22 & DEF_mask__h42150;
  DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232 = (tUInt64)(DEF_x__h22732);
  DEF_x__h23763 = DEF_rg_mip___d14 & DEF_mask__h42150;
  DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245 = (tUInt64)(DEF_x__h23763);
  switch (ARG_read_csr_port2_csr_addr) {
  case 2816u:
  case 3072u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_mcycle___d3;
    break;
  case 2818u:
  case 3074u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_minstret___d10;
    break;
  case 256u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222;
    break;
  case 258u:
  case 259u:
  case 262u:
  case 3857u:
  case 3858u:
  case 3859u:
  case 3860u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = 0llu;
    break;
  case 260u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232;
    break;
  case 261u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236;
    break;
  case 320u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_sscratch___d237;
    break;
  case 321u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_next_pc___1__h60820;
    break;
  case 322u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242;
    break;
  case 323u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_tval__h52021;
    break;
  case 324u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245;
    break;
  case 384u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_satp___d246;
    break;
  case 770u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF__0_CONCAT_rg_medeleg_47___d248;
    break;
  case 771u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF__0_CONCAT_rg_mideleg_24___d249;
    break;
  case 768u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258;
    break;
  case 769u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = 9223372036856090881llu;
    break;
  case 772u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF__0_CONCAT_rg_mie_2___d23;
    break;
  case 773u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262;
    break;
  case 774u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF__0_CONCAT_rg_mcounteren_63___d264;
    break;
  case 832u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_mscratch___d265;
    break;
  case 833u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_next_pc__h60811;
    break;
  case 834u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270;
    break;
  case 835u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_tval__h55630;
    break;
  case 836u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_old_mip_w__h9578;
    break;
  case 1952u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_tselect___d272;
    break;
  case 1953u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_tdata1___d273;
    break;
  case 1954u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_tdata2___d274;
    break;
  default:
    DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511 = DEF_rg_tdata3___d275;
  }
  DEF_IF_read_csr_port2_csr_addr_ULT_0xC03_09_OR_NOT_ETC___d513 = DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_09_10_AN_ETC___d312 || (DEF_NOT_read_csr_port2_csr_addr_ULT_0xB03_13_14_AN_ETC___d316 || DEF_NOT_read_csr_port2_csr_addr_ULT_0x323_17_18_AN_ETC___d320) ? 0llu : DEF_IF_read_csr_port2_csr_addr_EQ_0xC00_21_THEN_rg_ETC___d511;
  PORT_read_csr_port2.build_concat(8589934591llu & ((((tUInt64)(DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_09_10_AN_ETC___d394)) << 32u) | (tUInt64)((tUInt32)(DEF_IF_read_csr_port2_csr_addr_ULT_0xC03_09_OR_NOT_ETC___d513 >> 32u))),
				   32u,
				   33u).set_whole_word((tUInt32)(DEF_IF_read_csr_port2_csr_addr_ULT_0xC03_09_OR_NOT_ETC___d513),
						       0u);
  return PORT_read_csr_port2;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_port2()
{
  tUInt8 PORT_RDY_read_csr_port2;
  tUInt8 DEF_CAN_FIRE_read_csr_port2;
  DEF_CAN_FIRE_read_csr_port2 = (tUInt8)1u;
  PORT_RDY_read_csr_port2 = DEF_CAN_FIRE_read_csr_port2;
  return PORT_RDY_read_csr_port2;
}

tUWide MOD_mkCSR_RegFile::METH_mav_read_csr(tUInt32 ARG_mav_read_csr_csr_addr)
{
  tUInt8 DEF_NOT_mav_read_csr_csr_addr_ULT_0x323_22_23_AND__ETC___d525;
  tUInt8 DEF_NOT_mav_read_csr_csr_addr_ULT_0xB03_18_19_AND__ETC___d521;
  tUInt8 DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_14_15_AND__ETC___d517;
  tUInt8 DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_14_15_AND__ETC___d599;
  tUInt64 DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716;
  tUInt64 DEF_IF_mav_read_csr_csr_addr_ULT_0xC03_14_OR_NOT_m_ETC___d718;
  DEF_rg_tdata3___d275 = INST_rg_tdata3.METH_read();
  DEF_rg_tdata2___d274 = INST_rg_tdata2.METH_read();
  DEF_rg_tdata1___d273 = INST_rg_tdata1.METH_read();
  DEF_rg_tselect___d272 = INST_rg_tselect.METH_read();
  DEF_rg_minstret___d10 = INST_rg_minstret.METH_read();
  DEF_tval__h55630 = INST_rg_mtval.METH_read();
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_next_pc__h60811 = INST_rg_mepc.METH_read();
  DEF_rg_mscratch___d265 = INST_rg_mscratch.METH_read();
  DEF_rg_satp___d246 = INST_rg_satp.METH_read();
  DEF_tval__h52021 = INST_rg_stval.METH_read();
  DEF_next_pc___1__h60820 = INST_rg_sepc.METH_read();
  DEF_rg_sscratch___d237 = INST_rg_sscratch.METH_read();
  DEF_rg_stvec___d233 = INST_rg_stvec.METH_read();
  DEF_rg_mtvec___d259 = INST_rg_mtvec.METH_read();
  DEF_rg_mstatus___d205 = INST_rg_mstatus.METH_read();
  DEF_medeleg__h58261 = INST_rg_medeleg.METH_read();
  DEF_rg_mie___d22 = INST_rg_mie.METH_read();
  DEF_rg_mip___d14 = INST_rg_mip.METH_read();
  DEF_mideleg__h58262 = INST_rg_mideleg.METH_read();
  DEF_rg_mcause___d267 = INST_rg_mcause.METH_read();
  DEF_rg_mcounteren___d263 = INST_rg_mcounteren.METH_read();
  DEF_rg_scause___d239 = INST_rg_scause.METH_read();
  DEF__read_base__h23741 = (tUInt64)(DEF_rg_stvec___d233 >> 1u);
  DEF__read_base__h26196 = (tUInt64)(DEF_rg_mtvec___d259 >> 1u);
  DEF_rg_mstatus_05_BITS_25_TO_22___d253 = (tUInt8)(DEF_rg_mstatus___d205 >> 22u);
  DEF_rg_mstatus_05_BITS_15_TO_12___d213 = (tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d205 >> 12u));
  DEF__read_exc_code__h26220 = (tUInt8)((tUInt8)15u & DEF_rg_mcause___d267);
  DEF__read_exc_code__h23753 = (tUInt8)((tUInt8)15u & DEF_rg_scause___d239);
  DEF__read_uxl__h22043 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 22u));
  DEF_rg_mstatus_05_BITS_18_TO_17___d212 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 17u));
  DEF_x__h54400 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 14u));
  DEF_status_fs__h54411 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 12u));
  DEF_rg_mideleg_24_BITS_9_TO_8___d225 = (tUInt8)((tUInt8)3u & (DEF_mideleg__h58262 >> 8u));
  DEF_rg_mideleg_24_BITS_5_TO_4___d227 = (tUInt8)((tUInt8)3u & (DEF_mideleg__h58262 >> 4u));
  DEF_rg_mideleg_BITS_1_TO_0___h43302 = (tUInt8)((tUInt8)3u & DEF_mideleg__h58262);
  DEF_rg_stvec_33_BIT_0___d235 = (tUInt8)((tUInt8)1u & DEF_rg_stvec___d233);
  DEF_rg_mstatus_05_BIT_8___d214 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 8u));
  DEF_rg_mtvec_59_BIT_0___d261 = (tUInt8)((tUInt8)1u & DEF_rg_mtvec___d259);
  DEF__read_interrupt__h26219 = (tUInt8)(DEF_rg_mcause___d267 >> 4u);
  DEF__read_interrupt__h23752 = (tUInt8)(DEF_rg_scause___d239 >> 4u);
  DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236 = ((DEF__read_base__h23741 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_stvec_33_BIT_0___d235);
  DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242 = (((tUInt64)(DEF__read_interrupt__h23752)) << 63u) | (tUInt64)(DEF__read_exc_code__h23753);
  DEF__0_CONCAT_rg_medeleg_47___d248 = (tUInt64)(DEF_medeleg__h58261);
  DEF__0_CONCAT_rg_mideleg_24___d249 = (tUInt64)(DEF_mideleg__h58262);
  DEF__0_CONCAT_rg_mie_2___d23 = (tUInt64)(DEF_rg_mie___d22);
  DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262 = ((DEF__read_base__h26196 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_mtvec_59_BIT_0___d261);
  DEF__0_CONCAT_rg_mcounteren_63___d264 = (tUInt64)(DEF_rg_mcounteren___d263);
  DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270 = (((tUInt64)(DEF__read_interrupt__h26219)) << 63u) | (tUInt64)(DEF__read_exc_code__h26220);
  DEF_old_mip_w__h9578 = (tUInt64)(DEF_rg_mip___d14);
  DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_14_15_AND__ETC___d517 = !(ARG_mav_read_csr_csr_addr < 3075u) && ARG_mav_read_csr_csr_addr <= 3103u;
  DEF_NOT_mav_read_csr_csr_addr_ULT_0xB03_18_19_AND__ETC___d521 = !(ARG_mav_read_csr_csr_addr < 2819u) && ARG_mav_read_csr_csr_addr <= 2847u;
  DEF_NOT_mav_read_csr_csr_addr_ULT_0x323_22_23_AND__ETC___d525 = !(ARG_mav_read_csr_csr_addr < 803u) && ARG_mav_read_csr_csr_addr <= 831u;
  DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_14_15_AND__ETC___d599 = DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_14_15_AND__ETC___d517 || (DEF_NOT_mav_read_csr_csr_addr_ULT_0xB03_18_19_AND__ETC___d521 || (DEF_NOT_mav_read_csr_csr_addr_ULT_0x323_22_23_AND__ETC___d525 || (ARG_mav_read_csr_csr_addr == 3072u || (ARG_mav_read_csr_csr_addr == 3074u || (ARG_mav_read_csr_csr_addr == 256u || (ARG_mav_read_csr_csr_addr == 258u || (ARG_mav_read_csr_csr_addr == 259u || (ARG_mav_read_csr_csr_addr == 260u || (ARG_mav_read_csr_csr_addr == 261u || (ARG_mav_read_csr_csr_addr == 262u || (ARG_mav_read_csr_csr_addr == 320u || (ARG_mav_read_csr_csr_addr == 321u || (ARG_mav_read_csr_csr_addr == 322u || (ARG_mav_read_csr_csr_addr == 323u || (ARG_mav_read_csr_csr_addr == 324u || (ARG_mav_read_csr_csr_addr == 384u || (ARG_mav_read_csr_csr_addr == 770u || (ARG_mav_read_csr_csr_addr == 771u || (ARG_mav_read_csr_csr_addr == 3857u || (ARG_mav_read_csr_csr_addr == 3858u || (ARG_mav_read_csr_csr_addr == 3859u || (ARG_mav_read_csr_csr_addr == 3860u || (ARG_mav_read_csr_csr_addr == 768u || (ARG_mav_read_csr_csr_addr == 769u || (ARG_mav_read_csr_csr_addr == 772u || (ARG_mav_read_csr_csr_addr == 773u || (ARG_mav_read_csr_csr_addr == 774u || (ARG_mav_read_csr_csr_addr == 832u || (ARG_mav_read_csr_csr_addr == 833u || (ARG_mav_read_csr_csr_addr == 834u || (ARG_mav_read_csr_csr_addr == 835u || (ARG_mav_read_csr_csr_addr == 836u || (ARG_mav_read_csr_csr_addr == 2816u || (ARG_mav_read_csr_csr_addr == 2818u || (ARG_mav_read_csr_csr_addr == 1952u || (ARG_mav_read_csr_csr_addr == 1953u || (ARG_mav_read_csr_csr_addr == 1954u || ARG_mav_read_csr_csr_addr == 1955u)))))))))))))))))))))))))))))))))))));
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210 = DEF_x__h54400 == (tUInt8)3u || DEF_status_fs__h54411 == (tUInt8)3u;
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222 = ((((((((((((((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210)) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)(DEF__read_uxl__h22043)) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_18_TO_17___d212)) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_12___d213)) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_rg_mstatus_05_BIT_8___d214)) << 8u)) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)((tUInt8)((tUInt8)3u & DEF_rg_mstatus___d205));
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258 = ((((((((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_25_TO_22___d253)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)((tUInt32)(4095u & (DEF_rg_mstatus___d205 >> 10u)))) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (tUInt64)((tUInt32)(511u & DEF_rg_mstatus___d205));
  DEF_mask__h42150 = 4095u & ((((((((tUInt32)((tUInt8)0u)) << 10u) | (((tUInt32)(DEF_rg_mideleg_24_BITS_9_TO_8___d225)) << 8u)) | (((tUInt32)((tUInt8)0u)) << 6u)) | (((tUInt32)(DEF_rg_mideleg_24_BITS_5_TO_4___d227)) << 4u)) | (((tUInt32)((tUInt8)0u)) << 2u)) | (tUInt32)(DEF_rg_mideleg_BITS_1_TO_0___h43302));
  DEF_x__h22732 = DEF_rg_mie___d22 & DEF_mask__h42150;
  DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232 = (tUInt64)(DEF_x__h22732);
  DEF_x__h23763 = DEF_rg_mip___d14 & DEF_mask__h42150;
  DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245 = (tUInt64)(DEF_x__h23763);
  switch (ARG_mav_read_csr_csr_addr) {
  case 2816u:
  case 3072u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_mcycle___d3;
    break;
  case 2818u:
  case 3074u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_minstret___d10;
    break;
  case 256u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222;
    break;
  case 258u:
  case 259u:
  case 262u:
  case 3857u:
  case 3858u:
  case 3859u:
  case 3860u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = 0llu;
    break;
  case 260u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232;
    break;
  case 261u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236;
    break;
  case 320u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_sscratch___d237;
    break;
  case 321u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_next_pc___1__h60820;
    break;
  case 322u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242;
    break;
  case 323u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_tval__h52021;
    break;
  case 324u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245;
    break;
  case 384u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_satp___d246;
    break;
  case 770u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF__0_CONCAT_rg_medeleg_47___d248;
    break;
  case 771u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF__0_CONCAT_rg_mideleg_24___d249;
    break;
  case 768u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258;
    break;
  case 769u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = 9223372036856090881llu;
    break;
  case 772u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF__0_CONCAT_rg_mie_2___d23;
    break;
  case 773u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262;
    break;
  case 774u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF__0_CONCAT_rg_mcounteren_63___d264;
    break;
  case 832u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_mscratch___d265;
    break;
  case 833u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_next_pc__h60811;
    break;
  case 834u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270;
    break;
  case 835u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_tval__h55630;
    break;
  case 836u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_old_mip_w__h9578;
    break;
  case 1952u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_tselect___d272;
    break;
  case 1953u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_tdata1___d273;
    break;
  case 1954u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_tdata2___d274;
    break;
  default:
    DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716 = DEF_rg_tdata3___d275;
  }
  DEF_IF_mav_read_csr_csr_addr_ULT_0xC03_14_OR_NOT_m_ETC___d718 = DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_14_15_AND__ETC___d517 || (DEF_NOT_mav_read_csr_csr_addr_ULT_0xB03_18_19_AND__ETC___d521 || DEF_NOT_mav_read_csr_csr_addr_ULT_0x323_22_23_AND__ETC___d525) ? 0llu : DEF_IF_mav_read_csr_csr_addr_EQ_0xC00_26_THEN_rg_m_ETC___d716;
  PORT_mav_read_csr.build_concat(8589934591llu & ((((tUInt64)(DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_14_15_AND__ETC___d599)) << 32u) | (tUInt64)((tUInt32)(DEF_IF_mav_read_csr_csr_addr_ULT_0xC03_14_OR_NOT_m_ETC___d718 >> 32u))),
				 32u,
				 33u).set_whole_word((tUInt32)(DEF_IF_mav_read_csr_csr_addr_ULT_0xC03_14_OR_NOT_m_ETC___d718),
						     0u);
  return PORT_mav_read_csr;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_mav_read_csr()
{
  tUInt8 PORT_RDY_mav_read_csr;
  tUInt8 DEF_CAN_FIRE_mav_read_csr;
  DEF_CAN_FIRE_mav_read_csr = (tUInt8)1u;
  PORT_RDY_mav_read_csr = DEF_CAN_FIRE_mav_read_csr;
  return PORT_RDY_mav_read_csr;
}

void MOD_mkCSR_RegFile::METH_write_csr(tUInt32 ARG_write_csr_csr_addr, tUInt64 ARG_write_csr_word)
{
  tUInt8 DEF_write_csr_word_BIT_3_55_CONCAT_0b0___d756;
  tUInt8 DEF_write_csr_word_BIT_7_52_CONCAT_0b0___d753;
  tUInt8 DEF_write_csr_word_BIT_63_03_CONCAT_write_csr_word_ETC___d805;
  tUInt32 DEF_x__h44557;
  tUInt64 DEF_write_csr_word_BITS_63_TO_2_94_CONCAT_write_cs_ETC___d796;
  tUInt32 DEF_y__h42299;
  tUInt32 DEF_unchanged_bits__h42151;
  tUInt32 DEF_changed_bits__h42152;
  tUInt32 DEF_unchanged_bits__h38947;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d772;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d731;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d793;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d798;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d800;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d802;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d807;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d828;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d839;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d841;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d848;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d850;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d852;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d855;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d857;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d859;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d861;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d863;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d865;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d867;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d869;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d871;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d873;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x102_62___d763;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x103_64___d765;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x102_62_63_AND_NOT__ETC___d766;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x100_28___d761;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x143_06___d815;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x142_01___d814;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x141_99___d813;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x140_97___d812;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x106_10___d811;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x105_92___d809;
  tUInt8 DEF_NOT_write_csr_csr_addr_EQ_0x104_67___d808;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d938;
  tUInt8 DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d722;
  tUInt8 DEF_write_csr_csr_addr_ULT_0x323_23_OR_NOT_write_c_ETC___d726;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x105___d792;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x140___d797;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x141___d799;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x142___d801;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x143___d806;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x180___d838;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x300___d729;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x302___d840;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x303___d847;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x304___d768;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x305___d849;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x306___d851;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x340___d854;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x341___d856;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x342___d858;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x343___d860;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x344___d817;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x7A0___d866;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x7A1___d868;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x7A2___d870;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x7A3___d872;
  tUInt8 DEF_write_csr_csr_addr_EQ_0xB00___d862;
  tUInt8 DEF_write_csr_csr_addr_EQ_0xB02___d864;
  tUInt8 DEF_x__h44855;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x104___d767;
  tUInt32 DEF_IF_write_csr_csr_addr_EQ_0x104_67_THEN_rg_mie__ETC___d791;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x144___d816;
  tUInt32 DEF_IF_write_csr_csr_addr_EQ_0x144_16_THEN_rg_mip__ETC___d837;
  tUInt8 DEF_write_csr_csr_addr_EQ_0x100___d728;
  tUInt32 DEF_IF_write_csr_csr_addr_EQ_0x100_28_THEN_rg_msta_ETC___d760;
  tUInt8 DEF_write_csr_word_BIT_1___d744;
  tUInt8 DEF_write_csr_word_BIT_5___d741;
  tUInt8 DEF_x_interrupt__h47991;
  tUInt8 DEF_write_csr_word_BITS_1_TO_0___d788;
  tUInt8 DEF_write_csr_word_BITS_5_TO_4___d786;
  tUInt8 DEF_write_csr_word_BITS_9_TO_8___d785;
  tUInt8 DEF_write_csr_word_BITS_2_TO_0___d853;
  tUInt8 DEF_x_exc_code__h47992;
  tUInt32 DEF_x__h44578;
  tUInt64 DEF_x_base__h47834;
  PORT_EN_write_csr = (tUInt8)1u;
  DEF_WILL_FIRE_write_csr = (tUInt8)1u;
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_rg_mstatus___d205 = INST_rg_mstatus.METH_read();
  DEF_rg_mip___d14 = INST_rg_mip.METH_read();
  DEF_rg_mie___d22 = INST_rg_mie.METH_read();
  DEF_mideleg__h58262 = INST_rg_mideleg.METH_read();
  DEF_x__h59313 = INST_cfg_verbosity.METH_read();
  DEF_x_base__h47834 = (tUInt64)(ARG_write_csr_word >> 2u);
  DEF_x__h44578 = (tUInt32)(4095u & ARG_write_csr_word);
  DEF_x_exc_code__h47992 = (tUInt8)((tUInt8)15u & ARG_write_csr_word);
  DEF_write_csr_word_BITS_2_TO_0___d853 = (tUInt8)((tUInt8)7u & ARG_write_csr_word);
  DEF__read_sxl__h22042 = (tUInt8)(DEF_rg_mstatus___d205 >> 24u);
  DEF_x__h22088 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 10u));
  DEF_rg_mideleg_24_BITS_9_TO_8___d225 = (tUInt8)((tUInt8)3u & (DEF_mideleg__h58262 >> 8u));
  DEF_rg_mideleg_24_BITS_5_TO_4___d227 = (tUInt8)((tUInt8)3u & (DEF_mideleg__h58262 >> 4u));
  DEF_rg_mideleg_BITS_1_TO_0___h43302 = (tUInt8)((tUInt8)3u & DEF_mideleg__h58262);
  DEF_write_csr_word_BITS_9_TO_8___d785 = (tUInt8)((tUInt8)3u & (ARG_write_csr_word >> 8u));
  DEF_write_csr_word_BITS_5_TO_4___d786 = (tUInt8)((tUInt8)3u & (ARG_write_csr_word >> 4u));
  DEF_write_csr_word_BITS_1_TO_0___d788 = (tUInt8)((tUInt8)3u & ARG_write_csr_word);
  DEF__read_mprv__h22049 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 16u));
  DEF_x_interrupt__h47991 = (tUInt8)(ARG_write_csr_word >> 63u);
  DEF_write_csr_word_BIT_5___d741 = (tUInt8)((tUInt8)1u & (ARG_write_csr_word >> 5u));
  DEF_write_csr_word_BIT_1___d744 = (tUInt8)((tUInt8)1u & (ARG_write_csr_word >> 1u));
  DEF_write_csr_csr_addr_EQ_0x100___d728 = ARG_write_csr_csr_addr == 256u;
  DEF_write_csr_csr_addr_EQ_0x144___d816 = ARG_write_csr_csr_addr == 324u;
  DEF_write_csr_csr_addr_EQ_0x104___d767 = ARG_write_csr_csr_addr == 260u;
  DEF_x__h44855 = (tUInt8)((tUInt8)1u & (ARG_write_csr_word >> 8u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_write_csr_csr_addr_EQ_0xB02___d864 = ARG_write_csr_csr_addr == 2818u;
  DEF_write_csr_csr_addr_EQ_0xB00___d862 = ARG_write_csr_csr_addr == 2816u;
  DEF_write_csr_csr_addr_EQ_0x7A3___d872 = ARG_write_csr_csr_addr == 1955u;
  DEF_write_csr_csr_addr_EQ_0x7A2___d870 = ARG_write_csr_csr_addr == 1954u;
  DEF_write_csr_csr_addr_EQ_0x7A1___d868 = ARG_write_csr_csr_addr == 1953u;
  DEF_write_csr_csr_addr_EQ_0x343___d860 = ARG_write_csr_csr_addr == 835u;
  DEF_write_csr_csr_addr_EQ_0x7A0___d866 = ARG_write_csr_csr_addr == 1952u;
  DEF_write_csr_csr_addr_EQ_0x344___d817 = ARG_write_csr_csr_addr == 836u;
  DEF_write_csr_csr_addr_EQ_0x342___d858 = ARG_write_csr_csr_addr == 834u;
  DEF_write_csr_csr_addr_EQ_0x341___d856 = ARG_write_csr_csr_addr == 833u;
  DEF_write_csr_csr_addr_EQ_0x340___d854 = ARG_write_csr_csr_addr == 832u;
  DEF_write_csr_csr_addr_EQ_0x306___d851 = ARG_write_csr_csr_addr == 774u;
  DEF_write_csr_csr_addr_EQ_0x305___d849 = ARG_write_csr_csr_addr == 773u;
  DEF_write_csr_csr_addr_EQ_0x302___d840 = ARG_write_csr_csr_addr == 770u;
  DEF_write_csr_csr_addr_EQ_0x304___d768 = ARG_write_csr_csr_addr == 772u;
  DEF_write_csr_csr_addr_EQ_0x303___d847 = ARG_write_csr_csr_addr == 771u;
  DEF_write_csr_csr_addr_EQ_0x300___d729 = ARG_write_csr_csr_addr == 768u;
  DEF_write_csr_csr_addr_EQ_0x180___d838 = ARG_write_csr_csr_addr == 384u;
  DEF_write_csr_csr_addr_EQ_0x143___d806 = ARG_write_csr_csr_addr == 323u;
  DEF_write_csr_csr_addr_EQ_0x142___d801 = ARG_write_csr_csr_addr == 322u;
  DEF_write_csr_csr_addr_EQ_0x141___d799 = ARG_write_csr_csr_addr == 321u;
  DEF_write_csr_csr_addr_EQ_0x140___d797 = ARG_write_csr_csr_addr == 320u;
  DEF_write_csr_csr_addr_EQ_0x105___d792 = ARG_write_csr_csr_addr == 261u;
  DEF_write_csr_csr_addr_ULT_0x323_23_OR_NOT_write_c_ETC___d726 = ARG_write_csr_csr_addr < 803u || !(ARG_write_csr_csr_addr <= 831u);
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d722 = ARG_write_csr_csr_addr < 2819u || !(ARG_write_csr_csr_addr <= 2847u);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 = !(DEF_x__h59313 <= (tUInt8)1u);
  DEF_NOT_write_csr_csr_addr_EQ_0x104_67___d808 = !DEF_write_csr_csr_addr_EQ_0x104___d767;
  DEF_NOT_write_csr_csr_addr_EQ_0x105_92___d809 = !DEF_write_csr_csr_addr_EQ_0x105___d792;
  DEF_NOT_write_csr_csr_addr_EQ_0x106_10___d811 = !(ARG_write_csr_csr_addr == 262u);
  DEF_NOT_write_csr_csr_addr_EQ_0x140_97___d812 = !DEF_write_csr_csr_addr_EQ_0x140___d797;
  DEF_NOT_write_csr_csr_addr_EQ_0x141_99___d813 = !DEF_write_csr_csr_addr_EQ_0x141___d799;
  DEF_NOT_write_csr_csr_addr_EQ_0x100_28___d761 = !DEF_write_csr_csr_addr_EQ_0x100___d728;
  DEF_NOT_write_csr_csr_addr_EQ_0x143_06___d815 = !DEF_write_csr_csr_addr_EQ_0x143___d806;
  DEF_NOT_write_csr_csr_addr_EQ_0x142_01___d814 = !DEF_write_csr_csr_addr_EQ_0x142___d801;
  DEF_NOT_write_csr_csr_addr_EQ_0x103_64___d765 = !(ARG_write_csr_csr_addr == 259u);
  DEF_NOT_write_csr_csr_addr_EQ_0x102_62___d763 = !(ARG_write_csr_csr_addr == 258u);
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d938 = (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d722 && (DEF_write_csr_csr_addr_ULT_0x323_23_OR_NOT_write_c_ETC___d726 && (DEF_NOT_write_csr_csr_addr_EQ_0x100_28___d761 && (DEF_NOT_write_csr_csr_addr_EQ_0x102_62___d763 && (DEF_NOT_write_csr_csr_addr_EQ_0x103_64___d765 && (DEF_NOT_write_csr_csr_addr_EQ_0x104_67___d808 && (DEF_NOT_write_csr_csr_addr_EQ_0x105_92___d809 && (DEF_NOT_write_csr_csr_addr_EQ_0x106_10___d811 && (DEF_NOT_write_csr_csr_addr_EQ_0x140_97___d812 && (DEF_NOT_write_csr_csr_addr_EQ_0x141_99___d813 && (DEF_NOT_write_csr_csr_addr_EQ_0x142_01___d814 && (DEF_NOT_write_csr_csr_addr_EQ_0x143_06___d815 && (!DEF_write_csr_csr_addr_EQ_0x144___d816 && (!DEF_write_csr_csr_addr_EQ_0x180___d838 && (!DEF_write_csr_csr_addr_EQ_0x302___d840 && (!DEF_write_csr_csr_addr_EQ_0x303___d847 && (!(ARG_write_csr_csr_addr == 3857u) && (!(ARG_write_csr_csr_addr == 3858u) && (!(ARG_write_csr_csr_addr == 3859u) && (!(ARG_write_csr_csr_addr == 3860u) && (!DEF_write_csr_csr_addr_EQ_0x300___d729 && (!(ARG_write_csr_csr_addr == 769u) && (!DEF_write_csr_csr_addr_EQ_0x304___d768 && (!DEF_write_csr_csr_addr_EQ_0x305___d849 && (!DEF_write_csr_csr_addr_EQ_0x306___d851 && (!DEF_write_csr_csr_addr_EQ_0x340___d854 && (!DEF_write_csr_csr_addr_EQ_0x341___d856 && (!DEF_write_csr_csr_addr_EQ_0x342___d858 && (!DEF_write_csr_csr_addr_EQ_0x343___d860 && (!DEF_write_csr_csr_addr_EQ_0x344___d817 && (!DEF_write_csr_csr_addr_EQ_0xB00___d862 && (!DEF_write_csr_csr_addr_EQ_0xB02___d864 && (!DEF_write_csr_csr_addr_EQ_0x7A0___d866 && (!DEF_write_csr_csr_addr_EQ_0x7A1___d868 && (!DEF_write_csr_csr_addr_EQ_0x7A2___d870 && !DEF_write_csr_csr_addr_EQ_0x7A3___d872))))))))))))))))))))))))))))))))))) && DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19;
  DEF_NOT_write_csr_csr_addr_EQ_0x102_62_63_AND_NOT__ETC___d766 = DEF_NOT_write_csr_csr_addr_EQ_0x102_62___d763 && DEF_NOT_write_csr_csr_addr_EQ_0x103_64___d765;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d722 && DEF_write_csr_csr_addr_ULT_0x323_23_OR_NOT_write_c_ETC___d726;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d873 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x7A3___d872;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d871 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x7A2___d870;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d869 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x7A1___d868;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d867 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x7A0___d866;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d865 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0xB02___d864;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d859 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x342___d858;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d863 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0xB00___d862;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d861 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x343___d860;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d857 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x341___d856;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d855 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x340___d854;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d852 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x306___d851;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d850 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x305___d849;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d848 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x303___d847;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d841 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x302___d840;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d839 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x180___d838;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d828 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && (DEF_NOT_write_csr_csr_addr_EQ_0x100_28___d761 && (DEF_NOT_write_csr_csr_addr_EQ_0x102_62_63_AND_NOT__ETC___d766 && (DEF_NOT_write_csr_csr_addr_EQ_0x104_67___d808 && (DEF_NOT_write_csr_csr_addr_EQ_0x105_92___d809 && (DEF_NOT_write_csr_csr_addr_EQ_0x106_10___d811 && (DEF_NOT_write_csr_csr_addr_EQ_0x140_97___d812 && (DEF_NOT_write_csr_csr_addr_EQ_0x141_99___d813 && (DEF_NOT_write_csr_csr_addr_EQ_0x142_01___d814 && (DEF_NOT_write_csr_csr_addr_EQ_0x143_06___d815 && (DEF_write_csr_csr_addr_EQ_0x144___d816 || DEF_write_csr_csr_addr_EQ_0x344___d817))))))))));
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d807 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x143___d806;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d802 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x142___d801;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d800 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x141___d799;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d798 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x140___d797;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d793 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && DEF_write_csr_csr_addr_EQ_0x105___d792;
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d731 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && (DEF_write_csr_csr_addr_EQ_0x100___d728 || DEF_write_csr_csr_addr_EQ_0x300___d729);
  DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d772 = DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d727 && (DEF_NOT_write_csr_csr_addr_EQ_0x100_28___d761 && (DEF_NOT_write_csr_csr_addr_EQ_0x102_62_63_AND_NOT__ETC___d766 && (DEF_write_csr_csr_addr_EQ_0x104___d767 || DEF_write_csr_csr_addr_EQ_0x304___d768)));
  DEF_mask__h42150 = 4095u & ((((((((tUInt32)((tUInt8)0u)) << 10u) | (((tUInt32)(DEF_rg_mideleg_24_BITS_9_TO_8___d225)) << 8u)) | (((tUInt32)((tUInt8)0u)) << 6u)) | (((tUInt32)(DEF_rg_mideleg_24_BITS_5_TO_4___d227)) << 4u)) | (((tUInt32)((tUInt8)0u)) << 2u)) | (tUInt32)(DEF_rg_mideleg_BITS_1_TO_0___h43302));
  DEF_changed_bits__h42152 = DEF_x__h44578 & DEF_mask__h42150;
  DEF_y__h42299 = 4095u & ((((((((tUInt32)((tUInt8)3u)) << 10u) | (((tUInt32)((tUInt8)3u & ~DEF_rg_mideleg_24_BITS_9_TO_8___d225)) << 8u)) | (((tUInt32)((tUInt8)3u)) << 6u)) | (((tUInt32)((tUInt8)3u & ~DEF_rg_mideleg_24_BITS_5_TO_4___d227)) << 4u)) | (((tUInt32)((tUInt8)3u)) << 2u)) | (tUInt32)((tUInt8)3u & ~DEF_rg_mideleg_BITS_1_TO_0___h43302));
  DEF_unchanged_bits__h38947 = DEF_rg_mie___d22 & DEF_y__h42299;
  DEF_unchanged_bits__h42151 = DEF_rg_mip___d14 & DEF_y__h42299;
  DEF_IF_write_csr_csr_addr_EQ_0x144_16_THEN_rg_mip__ETC___d837 = DEF_write_csr_csr_addr_EQ_0x144___d816 ? DEF_unchanged_bits__h42151 | DEF_changed_bits__h42152 : 4095u & ((((((((tUInt32)((tUInt8)(DEF_rg_mip___d14 >> 10u))) << 10u) | (((tUInt32)(DEF_write_csr_word_BITS_9_TO_8___d785)) << 8u)) | (((tUInt32)((tUInt8)((tUInt8)3u & (DEF_rg_mip___d14 >> 6u)))) << 6u)) | (((tUInt32)(DEF_write_csr_word_BITS_5_TO_4___d786)) << 4u)) | (((tUInt32)((tUInt8)((tUInt8)3u & (DEF_rg_mip___d14 >> 2u)))) << 2u)) | (tUInt32)(DEF_write_csr_word_BITS_1_TO_0___d788));
  DEF_write_csr_word_BITS_63_TO_2_94_CONCAT_write_cs_ETC___d796 = 9223372036854775807llu & ((DEF_x_base__h47834 << 1u) | (tUInt64)((tUInt8)((tUInt8)1u & ARG_write_csr_word)));
  DEF_x__h44557 = 65535u & (((((((tUInt32)((tUInt8)((tUInt8)1u & (ARG_write_csr_word >> 15u)))) << 15u) | (((tUInt32)((tUInt8)0u)) << 14u)) | (((tUInt32)((tUInt8)((tUInt8)3u & (ARG_write_csr_word >> 12u)))) << 12u)) | (((tUInt32)((tUInt8)0u)) << 10u)) | (tUInt32)(1023u & ARG_write_csr_word));
  DEF_write_csr_word_BIT_3_55_CONCAT_0b0___d756 = (tUInt8)3u & (((tUInt8)((tUInt8)1u & (ARG_write_csr_word >> 3u))) << 1u);
  DEF_write_csr_word_BIT_63_03_CONCAT_write_csr_word_ETC___d805 = (tUInt8)31u & ((DEF_x_interrupt__h47991 << 4u) | DEF_x_exc_code__h47992);
  DEF_write_csr_word_BIT_7_52_CONCAT_0b0___d753 = (tUInt8)3u & (((tUInt8)((tUInt8)1u & (ARG_write_csr_word >> 7u))) << 1u);
  DEF_IF_write_csr_csr_addr_EQ_0x100_28_THEN_rg_msta_ETC___d760 = DEF_write_csr_csr_addr_EQ_0x100___d728 ? 67108863u & ((((((((((((((((tUInt32)(DEF__read_sxl__h22042)) << 24u) | (((tUInt32)((tUInt8)2u)) << 22u)) | (((tUInt32)((tUInt8)((tUInt8)7u & (DEF_rg_mstatus___d205 >> 19u)))) << 19u)) | (((tUInt32)((tUInt8)((tUInt8)3u & (ARG_write_csr_word >> 18u)))) << 17u)) | (((tUInt32)(DEF__read_mprv__h22049)) << 16u)) | (((tUInt32)((tUInt8)((tUInt8)15u & (ARG_write_csr_word >> 13u)))) << 12u)) | (((tUInt32)(DEF_x__h22088)) << 10u)) | (((tUInt32)(DEF_x__h44855)) << 8u)) | (((tUInt32)((tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 6u)))) << 6u)) | (((tUInt32)(DEF_write_csr_word_BIT_5___d741)) << 5u)) | (((tUInt32)((tUInt8)0u)) << 4u)) | (((tUInt32)((tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 2u)))) << 2u)) | (((tUInt32)(DEF_write_csr_word_BIT_1___d744)) << 1u)) | (tUInt32)((tUInt8)0u)) : 67108863u & (((((((((((tUInt32)((tUInt8)10u)) << 22u) | (((tUInt32)(4095u & (ARG_write_csr_word >> 11u))) << 10u)) | (((tUInt32)(DEF_x__h44855)) << 8u)) | (((tUInt32)(DEF_write_csr_word_BIT_7_52_CONCAT_0b0___d753)) << 6u)) | (((tUInt32)(DEF_write_csr_word_BIT_5___d741)) << 5u)) | (((tUInt32)((tUInt8)0u)) << 4u)) | (((tUInt32)(DEF_write_csr_word_BIT_3_55_CONCAT_0b0___d756)) << 2u)) | (((tUInt32)(DEF_write_csr_word_BIT_1___d744)) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_IF_write_csr_csr_addr_EQ_0x104_67_THEN_rg_mie__ETC___d791 = DEF_write_csr_csr_addr_EQ_0x104___d767 ? DEF_unchanged_bits__h38947 | DEF_changed_bits__h42152 : 4095u & (((((((((tUInt32)((tUInt8)((tUInt8)1u & (ARG_write_csr_word >> 11u)))) << 11u) | (((tUInt32)((tUInt8)0u)) << 10u)) | (((tUInt32)(DEF_write_csr_word_BITS_9_TO_8___d785)) << 8u)) | (((tUInt32)(DEF_write_csr_word_BIT_7_52_CONCAT_0b0___d753)) << 6u)) | (((tUInt32)(DEF_write_csr_word_BITS_5_TO_4___d786)) << 4u)) | (((tUInt32)(DEF_write_csr_word_BIT_3_55_CONCAT_0b0___d756)) << 2u)) | (tUInt32)(DEF_write_csr_word_BITS_1_TO_0___d788));
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d731)
    INST_rg_mstatus.METH_write(DEF_IF_write_csr_csr_addr_EQ_0x100_28_THEN_rg_msta_ETC___d760);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d772)
    INST_rg_mie.METH_write(DEF_IF_write_csr_csr_addr_EQ_0x104_67_THEN_rg_mie__ETC___d791);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d793)
    INST_rg_stvec.METH_write(DEF_write_csr_word_BITS_63_TO_2_94_CONCAT_write_cs_ETC___d796);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d798)
    INST_rg_sscratch.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d800)
    INST_rg_sepc.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d802)
    INST_rg_scause.METH_write(DEF_write_csr_word_BIT_63_03_CONCAT_write_csr_word_ETC___d805);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d807)
    INST_rg_stval.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d828)
    INST_rg_mip.METH_write(DEF_IF_write_csr_csr_addr_EQ_0x144_16_THEN_rg_mip__ETC___d837);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d839)
    INST_rg_satp.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d841)
    INST_rg_medeleg.METH_write(DEF_x__h44557);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d848)
    INST_rg_mideleg.METH_write(DEF_x__h44578);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d850)
    INST_rg_mtvec.METH_write(DEF_write_csr_word_BITS_63_TO_2_94_CONCAT_write_cs_ETC___d796);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d852)
    INST_rg_mcounteren.METH_write(DEF_write_csr_word_BITS_2_TO_0___d853);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d855)
    INST_rg_mscratch.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d857)
    INST_rg_mepc.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d859)
    INST_rg_mcause.METH_write(DEF_write_csr_word_BIT_63_03_CONCAT_write_csr_word_ETC___d805);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d861)
    INST_rg_mtval.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d863)
    INST_rw_mcycle.METH_wset(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d865)
    INST_rw_minstret.METH_wset(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d867)
    INST_rg_tselect.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d869)
    INST_rg_tdata1.METH_write(ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d871)
    INST_rg_tdata2.METH_write(ARG_write_csr_word);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d938)
      dollar_display(sim_hdl,
		     this,
		     "s,64,12,64",
		     &__str_literal_5,
		     DEF_rg_mcycle___d3,
		     ARG_write_csr_csr_addr,
		     ARG_write_csr_word);
  if (DEF_write_csr_csr_addr_ULT_0xB03_19_OR_NOT_write_c_ETC___d873)
    INST_rg_tdata3.METH_write(ARG_write_csr_word);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_write_csr()
{
  tUInt8 PORT_RDY_write_csr;
  tUInt8 DEF_CAN_FIRE_write_csr;
  DEF_CAN_FIRE_write_csr = (tUInt8)1u;
  PORT_RDY_write_csr = DEF_CAN_FIRE_write_csr;
  return PORT_RDY_write_csr;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_mstatus()
{
  tUInt64 PORT_read_mstatus;
  DEF_rg_mstatus___d205 = INST_rg_mstatus.METH_read();
  DEF_rg_mstatus_05_BITS_25_TO_22___d253 = (tUInt8)(DEF_rg_mstatus___d205 >> 22u);
  DEF_x__h54400 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 14u));
  DEF_status_fs__h54411 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 12u));
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210 = DEF_x__h54400 == (tUInt8)3u || DEF_status_fs__h54411 == (tUInt8)3u;
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258 = ((((((((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_25_TO_22___d253)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)((tUInt32)(4095u & (DEF_rg_mstatus___d205 >> 10u)))) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (tUInt64)((tUInt32)(511u & DEF_rg_mstatus___d205));
  PORT_read_mstatus = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258;
  return PORT_read_mstatus;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_mstatus()
{
  tUInt8 PORT_RDY_read_mstatus;
  tUInt8 DEF_CAN_FIRE_read_mstatus;
  DEF_CAN_FIRE_read_mstatus = (tUInt8)1u;
  PORT_RDY_read_mstatus = DEF_CAN_FIRE_read_mstatus;
  return PORT_RDY_read_mstatus;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_sstatus()
{
  tUInt64 PORT_read_sstatus;
  DEF_rg_mstatus___d205 = INST_rg_mstatus.METH_read();
  DEF_rg_mstatus_05_BITS_15_TO_12___d213 = (tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d205 >> 12u));
  DEF__read_uxl__h22043 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 22u));
  DEF_rg_mstatus_05_BITS_18_TO_17___d212 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 17u));
  DEF_x__h54400 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 14u));
  DEF_status_fs__h54411 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 12u));
  DEF_rg_mstatus_05_BIT_8___d214 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 8u));
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210 = DEF_x__h54400 == (tUInt8)3u || DEF_status_fs__h54411 == (tUInt8)3u;
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222 = ((((((((((((((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210)) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)(DEF__read_uxl__h22043)) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_18_TO_17___d212)) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_12___d213)) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_rg_mstatus_05_BIT_8___d214)) << 8u)) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)((tUInt8)((tUInt8)3u & DEF_rg_mstatus___d205));
  PORT_read_sstatus = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222;
  return PORT_read_sstatus;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_sstatus()
{
  tUInt8 PORT_RDY_read_sstatus;
  tUInt8 DEF_CAN_FIRE_read_sstatus;
  DEF_CAN_FIRE_read_sstatus = (tUInt8)1u;
  PORT_RDY_read_sstatus = DEF_CAN_FIRE_read_sstatus;
  return PORT_RDY_read_sstatus;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_satp()
{
  tUInt64 PORT_read_satp;
  DEF_rg_satp___d246 = INST_rg_satp.METH_read();
  PORT_read_satp = DEF_rg_satp___d246;
  return PORT_read_satp;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_satp()
{
  tUInt8 PORT_RDY_read_satp;
  tUInt8 DEF_CAN_FIRE_read_satp;
  DEF_CAN_FIRE_read_satp = (tUInt8)1u;
  PORT_RDY_read_satp = DEF_CAN_FIRE_read_satp;
  return PORT_RDY_read_satp;
}

tUWide MOD_mkCSR_RegFile::METH_csr_trap_actions(tUInt8 ARG_csr_trap_actions_from_priv,
						tUInt64 ARG_csr_trap_actions_pc,
						tUInt8 ARG_csr_trap_actions_interrupt,
						tUInt8 ARG_csr_trap_actions_exc_code,
						tUInt64 ARG_csr_trap_actions_xtval)
{
  tUInt8 DEF_csr_trap_actions_interrupt_CONCAT_csr_trap_act_ETC___d1211;
  tUInt32 DEF_rg_mstatus_05_BITS_25_TO_12_171_CONCAT_IF_IF_c_ETC___d1210;
  tUInt64 DEF_x__h59776;
  tUInt64 DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d1059;
  tUInt64 DEF_x__h59944;
  tUInt64 DEF_vector_offset__h59305;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d944;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d941;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d947;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d950;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d953;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d956;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d959;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d962;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d965;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d968;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d971;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d974;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d999;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1002;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1004;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1006;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1008;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1010;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1012;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1014;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1016;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1018;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1020;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1022;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1025;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1028;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1031;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1049;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1062;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1065;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1068;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1071;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1074;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1077;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1080;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1083;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1086;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1089;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1092;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1095;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1120;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1123;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1125;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1127;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1129;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1131;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1133;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1135;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1137;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1139;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1141;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1143;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1146;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1149;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1152;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1170;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1226;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1229;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1232;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1235;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1238;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1241;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1244;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1247;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1250;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1253;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1256;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1259;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1284;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1287;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1289;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1291;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1293;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1295;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1297;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1299;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1301;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1303;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1305;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1307;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1310;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1313;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1316;
  tUInt8 DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1334;
  tUInt8 DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_9_66___d984;
  tUInt8 DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_8_63___d983;
  tUInt8 DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_7_60___d982;
  tUInt8 DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_6_57___d981;
  tUInt8 DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_5_54___d980;
  tUInt8 DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_4_51___d979;
  tUInt8 DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_3_48___d978;
  tUInt8 DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_2_45___d977;
  tUInt8 DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_1_42___d976;
  tUInt8 DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_0_39___d975;
  tUInt8 DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_11_72___d986;
  tUInt8 DEF_NOT_rg_scause_39_BIT_4_40___d1000;
  tUInt8 DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_9_087___d1105;
  tUInt8 DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_8_084___d1104;
  tUInt8 DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_7_081___d1103;
  tUInt8 DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_6_078___d1102;
  tUInt8 DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_5_075___d1101;
  tUInt8 DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_4_072___d1100;
  tUInt8 DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_3_069___d1099;
  tUInt8 DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_2_066___d1098;
  tUInt8 DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_1_063___d1097;
  tUInt8 DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_0_060___d1096;
  tUInt8 DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_11_093___d1107;
  tUInt8 DEF_NOT_rg_mcause_67_BIT_4_68___d1121;
  tUInt8 DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1199;
  tUInt8 DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1200;
  tUInt8 DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1202;
  tUInt8 DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1205;
  tUInt8 DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1207;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_9_251___d1269;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_8_248___d1268;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_7_245___d1267;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_6_242___d1266;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_5_239___d1265;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_4_236___d1264;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_3_233___d1263;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_2_230___d1262;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_1_227___d1261;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_0_224___d1260;
  tUInt8 DEF_NOT_csr_trap_actions_exc_code_EQ_11_257___d1271;
  tUInt8 DEF_NOT_csr_trap_actions_interrupt___d1285;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_0___d1224;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_1___d1227;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_2___d1230;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_3___d1233;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_4___d1236;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_5___d1239;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_6___d1242;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_7___d1245;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_8___d1248;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_9___d1251;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_10___d1254;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_11___d1257;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_12___d1308;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_13___d1311;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_15___d1314;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_0___d939;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_1___d942;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_2___d945;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_3___d948;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_4___d951;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_5___d954;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_6___d957;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_7___d960;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_8___d963;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_9___d966;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_10___d969;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_11___d972;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_12___d1023;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_13___d1026;
  tUInt8 DEF_rg_scause_39_BITS_3_TO_0_41_EQ_15___d1029;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_0___d1060;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_1___d1063;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_2___d1066;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_3___d1069;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_4___d1072;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_5___d1075;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_6___d1078;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_7___d1081;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_8___d1084;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_9___d1087;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_10___d1090;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_11___d1093;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_12___d1144;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_13___d1147;
  tUInt8 DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_15___d1150;
  tUInt8 DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1188;
  tUInt8 DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1189;
  tUInt8 DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1191;
  tUInt8 DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1193;
  tUInt8 DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1194;
  tUInt8 DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1195;
  tUInt8 DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1197;
  tUInt8 DEF__theResult___fst__h58275;
  tUInt8 DEF_new_mstatus_mpp__h58415;
  tUInt8 DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1178;
  tUInt64 DEF_x__h59367;
  tUInt64 DEF_exc_pc__h59304;
  tUInt64 DEF_exc_pc___1__h59364;
  tUInt64 DEF_x__h51919;
  tUInt8 DEF_deleg_bit___1__h58336;
  tUInt8 DEF_deleg_bit___1__h58351;
  tUInt8 DEF_n__h58664;
  tUInt8 DEF_new_mstatus_spp__h58416;
  tUInt8 DEF_status_sum__h54408;
  tUInt8 DEF_status_mxr__h54407;
  tUInt8 DEF__read_tvm__h22046;
  tUInt8 DEF__read_tw__h22045;
  tUInt8 DEF__read_tsr__h22044;
  tUInt8 DEF_x__h59948;
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_tval__h55630 = INST_rg_mtval.METH_read();
  DEF_next_pc__h60811 = INST_rg_mepc.METH_read();
  DEF_tval__h52021 = INST_rg_stval.METH_read();
  DEF_next_pc___1__h60820 = INST_rg_sepc.METH_read();
  DEF_rg_stvec___d233 = INST_rg_stvec.METH_read();
  DEF_rg_mtvec___d259 = INST_rg_mtvec.METH_read();
  DEF_rg_mstatus___d205 = INST_rg_mstatus.METH_read();
  DEF_rg_mstatus_05_BIT_0___d1182 = (tUInt8)((tUInt8)1u & DEF_rg_mstatus___d205);
  DEF_rg_mstatus_05_BIT_1___d1053 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 1u));
  DEF_rg_mstatus_05_BIT_3___d1184 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 3u));
  DEF_rg_mstatus_05_BIT_2___d1183 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 2u));
  DEF_medeleg__h58261 = INST_rg_medeleg.METH_read();
  DEF_rg_mip___d14 = INST_rg_mip.METH_read();
  DEF_rg_mie___d22 = INST_rg_mie.METH_read();
  DEF_mideleg__h58262 = INST_rg_mideleg.METH_read();
  DEF_rg_mcause___d267 = INST_rg_mcause.METH_read();
  DEF_rg_scause___d239 = INST_rg_scause.METH_read();
  DEF_x__h59313 = INST_cfg_verbosity.METH_read();
  DEF__read_base__h23741 = (tUInt64)(DEF_rg_stvec___d233 >> 1u);
  DEF_rg_mstatus_05_BITS_25_TO_12___d1171 = (tUInt32)(DEF_rg_mstatus___d205 >> 12u);
  DEF__read_base__h26196 = (tUInt64)(DEF_rg_mtvec___d259 >> 1u);
  DEF_rg_mstatus_05_BITS_21_TO_12___d1335 = (tUInt32)(1023u & (DEF_rg_mstatus___d205 >> 12u));
  DEF_rg_mstatus_05_BITS_25_TO_22___d253 = (tUInt8)(DEF_rg_mstatus___d205 >> 22u);
  DEF_rg_mstatus_05_BITS_15_TO_12___d213 = (tUInt8)((tUInt8)15u & (DEF_rg_mstatus___d205 >> 12u));
  DEF__read_sxl__h22042 = (tUInt8)(DEF_rg_mstatus___d205 >> 24u);
  DEF__read_exc_code__h26220 = (tUInt8)((tUInt8)15u & DEF_rg_mcause___d267);
  DEF__read_uxl__h22043 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 22u));
  DEF__read_exc_code__h23753 = (tUInt8)((tUInt8)15u & DEF_rg_scause___d239);
  DEF_rg_mstatus_05_BITS_18_TO_17___d212 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 17u));
  DEF_x__h54400 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 14u));
  DEF_status_fs__h54411 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 12u));
  DEF_mstatus_spp__h58430 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 8u));
  DEF_x__h22088 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 10u));
  DEF_rg_stvec_33_BIT_0___d235 = (tUInt8)((tUInt8)1u & DEF_rg_stvec___d233);
  DEF_rg_mtvec_59_BIT_0___d261 = (tUInt8)((tUInt8)1u & DEF_rg_mtvec___d259);
  DEF__read_tsr__h22044 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 21u));
  DEF__read_tw__h22045 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 20u));
  DEF__read_tvm__h22046 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 19u));
  DEF_status_mxr__h54407 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 18u));
  DEF_status_sum__h54408 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 17u));
  DEF__read_mprv__h22049 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 16u));
  DEF_rg_mstatus_05_BIT_8___d214 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 8u));
  DEF_rg_mstatus_05_BIT_7___d1187 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 7u));
  DEF_rg_mstatus_05_BIT_5___d1052 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 5u));
  DEF_rg_mstatus_05_BIT_6___d1190 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 6u));
  DEF_rg_mstatus_05_BIT_4___d1196 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 4u));
  DEF__read_interrupt__h26219 = (tUInt8)(DEF_rg_mcause___d267 >> 4u);
  DEF__read_interrupt__h23752 = (tUInt8)(DEF_rg_scause___d239 >> 4u);
  DEF_deleg_bit___1__h58336 = primExtract8(1u,
					   12u,
					   (tUInt32)(DEF_mideleg__h58262),
					   4u,
					   (tUInt8)(ARG_csr_trap_actions_exc_code),
					   4u,
					   (tUInt8)(ARG_csr_trap_actions_exc_code));
  DEF_deleg_bit___1__h58351 = primExtract8(1u,
					   16u,
					   (tUInt32)(DEF_medeleg__h58261),
					   4u,
					   (tUInt8)(ARG_csr_trap_actions_exc_code),
					   4u,
					   (tUInt8)(ARG_csr_trap_actions_exc_code));
  DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236 = ((DEF__read_base__h23741 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_stvec_33_BIT_0___d235);
  DEF__0_CONCAT_rg_mie_2___d23 = (tUInt64)(DEF_rg_mie___d22);
  DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262 = ((DEF__read_base__h26196 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_rg_mtvec_59_BIT_0___d261);
  DEF_old_mip_w__h9578 = (tUInt64)(DEF_rg_mip___d14);
  DEF__theResult___fst__h58275 = (ARG_csr_trap_actions_interrupt ? DEF_deleg_bit___1__h58336 : DEF_deleg_bit___1__h58351) ? (tUInt8)1u : (tUInt8)3u;
  DEF_x__h59948 = ARG_csr_trap_actions_from_priv == (tUInt8)3u ? ARG_csr_trap_actions_from_priv : DEF__theResult___fst__h58275;
  switch (DEF_x__h59948) {
  case (tUInt8)0u:
    DEF_n__h58664 = DEF_rg_mstatus_05_BIT_0___d1182;
    break;
  case (tUInt8)1u:
    DEF_n__h58664 = DEF_rg_mstatus_05_BIT_1___d1053;
    break;
  case (tUInt8)2u:
    DEF_n__h58664 = DEF_rg_mstatus_05_BIT_2___d1183;
    break;
  case (tUInt8)3u:
    DEF_n__h58664 = DEF_rg_mstatus_05_BIT_3___d1184;
    break;
  default:
    DEF_n__h58664 = (tUInt8)0u;
  }
  DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1178 = DEF_x__h59948 == (tUInt8)3u;
  DEF_new_mstatus_spp__h58416 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1178 ? DEF_mstatus_spp__h58430 : ARG_csr_trap_actions_from_priv;
  DEF_x__h59367 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1178 ? DEF__read_base__h26196 : DEF__read_base__h23741;
  DEF_exc_pc__h59304 = (DEF_x__h59367 << 2u) | (tUInt64)((tUInt8)0u);
  DEF_new_mstatus_mpp__h58415 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1178 ? ARG_csr_trap_actions_from_priv : DEF_x__h22088;
  DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1195 = DEF_x__h59948 == (tUInt8)0u;
  DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1197 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1195 ? DEF_n__h58664 : DEF_rg_mstatus_05_BIT_4___d1196;
  DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1193 = DEF_x__h59948 == (tUInt8)1u;
  DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1194 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1193 ? DEF_n__h58664 : DEF_rg_mstatus_05_BIT_5___d1052;
  DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1189 = DEF_x__h59948 == (tUInt8)2u;
  DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1191 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1189 ? DEF_n__h58664 : DEF_rg_mstatus_05_BIT_6___d1190;
  DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1188 = DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1178 ? DEF_n__h58664 : DEF_rg_mstatus_05_BIT_7___d1187;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_15___d1150 = DEF__read_exc_code__h26220 == (tUInt8)15u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_11___d1093 = DEF__read_exc_code__h26220 == (tUInt8)11u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_13___d1147 = DEF__read_exc_code__h26220 == (tUInt8)13u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_12___d1144 = DEF__read_exc_code__h26220 == (tUInt8)12u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_10___d1090 = DEF__read_exc_code__h26220 == (tUInt8)10u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_9___d1087 = DEF__read_exc_code__h26220 == (tUInt8)9u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_8___d1084 = DEF__read_exc_code__h26220 == (tUInt8)8u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_7___d1081 = DEF__read_exc_code__h26220 == (tUInt8)7u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_6___d1078 = DEF__read_exc_code__h26220 == (tUInt8)6u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_5___d1075 = DEF__read_exc_code__h26220 == (tUInt8)5u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_4___d1072 = DEF__read_exc_code__h26220 == (tUInt8)4u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_3___d1069 = DEF__read_exc_code__h26220 == (tUInt8)3u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_2___d1066 = DEF__read_exc_code__h26220 == (tUInt8)2u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_1___d1063 = DEF__read_exc_code__h26220 == (tUInt8)1u;
  DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_0___d1060 = DEF__read_exc_code__h26220 == (tUInt8)0u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_15___d1029 = DEF__read_exc_code__h23753 == (tUInt8)15u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_13___d1026 = DEF__read_exc_code__h23753 == (tUInt8)13u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_12___d1023 = DEF__read_exc_code__h23753 == (tUInt8)12u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_11___d972 = DEF__read_exc_code__h23753 == (tUInt8)11u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_8___d963 = DEF__read_exc_code__h23753 == (tUInt8)8u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_10___d969 = DEF__read_exc_code__h23753 == (tUInt8)10u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_9___d966 = DEF__read_exc_code__h23753 == (tUInt8)9u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_7___d960 = DEF__read_exc_code__h23753 == (tUInt8)7u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_6___d957 = DEF__read_exc_code__h23753 == (tUInt8)6u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_5___d954 = DEF__read_exc_code__h23753 == (tUInt8)5u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_4___d951 = DEF__read_exc_code__h23753 == (tUInt8)4u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_3___d948 = DEF__read_exc_code__h23753 == (tUInt8)3u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_2___d945 = DEF__read_exc_code__h23753 == (tUInt8)2u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_1___d942 = DEF__read_exc_code__h23753 == (tUInt8)1u;
  DEF_rg_scause_39_BITS_3_TO_0_41_EQ_0___d939 = DEF__read_exc_code__h23753 == (tUInt8)0u;
  DEF_csr_trap_actions_exc_code_EQ_13___d1311 = ARG_csr_trap_actions_exc_code == (tUInt8)13u;
  DEF_csr_trap_actions_exc_code_EQ_15___d1314 = ARG_csr_trap_actions_exc_code == (tUInt8)15u;
  DEF_csr_trap_actions_exc_code_EQ_12___d1308 = ARG_csr_trap_actions_exc_code == (tUInt8)12u;
  DEF_csr_trap_actions_exc_code_EQ_11___d1257 = ARG_csr_trap_actions_exc_code == (tUInt8)11u;
  DEF_csr_trap_actions_exc_code_EQ_10___d1254 = ARG_csr_trap_actions_exc_code == (tUInt8)10u;
  DEF_csr_trap_actions_exc_code_EQ_9___d1251 = ARG_csr_trap_actions_exc_code == (tUInt8)9u;
  DEF_csr_trap_actions_exc_code_EQ_7___d1245 = ARG_csr_trap_actions_exc_code == (tUInt8)7u;
  DEF_csr_trap_actions_exc_code_EQ_8___d1248 = ARG_csr_trap_actions_exc_code == (tUInt8)8u;
  DEF_csr_trap_actions_exc_code_EQ_6___d1242 = ARG_csr_trap_actions_exc_code == (tUInt8)6u;
  DEF_csr_trap_actions_exc_code_EQ_5___d1239 = ARG_csr_trap_actions_exc_code == (tUInt8)5u;
  DEF_csr_trap_actions_exc_code_EQ_4___d1236 = ARG_csr_trap_actions_exc_code == (tUInt8)4u;
  DEF_csr_trap_actions_exc_code_EQ_0___d1224 = ARG_csr_trap_actions_exc_code == (tUInt8)0u;
  DEF_csr_trap_actions_exc_code_EQ_3___d1233 = ARG_csr_trap_actions_exc_code == (tUInt8)3u;
  DEF_csr_trap_actions_exc_code_EQ_2___d1230 = ARG_csr_trap_actions_exc_code == (tUInt8)2u;
  DEF_csr_trap_actions_exc_code_EQ_1___d1227 = ARG_csr_trap_actions_exc_code == (tUInt8)1u;
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210 = DEF_x__h54400 == (tUInt8)3u || DEF_status_fs__h54411 == (tUInt8)3u;
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258 = ((((((((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_25_TO_22___d253)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)((tUInt32)(4095u & (DEF_rg_mstatus___d205 >> 10u)))) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (tUInt64)((tUInt32)(511u & DEF_rg_mstatus___d205));
  DEF_NOT_csr_trap_actions_interrupt___d1285 = !ARG_csr_trap_actions_interrupt;
  DEF_NOT_csr_trap_actions_exc_code_EQ_11_257___d1271 = !DEF_csr_trap_actions_exc_code_EQ_11___d1257;
  DEF_NOT_csr_trap_actions_exc_code_EQ_1_227___d1261 = !DEF_csr_trap_actions_exc_code_EQ_1___d1227;
  DEF_NOT_csr_trap_actions_exc_code_EQ_0_224___d1260 = !DEF_csr_trap_actions_exc_code_EQ_0___d1224;
  DEF_NOT_csr_trap_actions_exc_code_EQ_2_230___d1262 = !DEF_csr_trap_actions_exc_code_EQ_2___d1230;
  DEF_NOT_csr_trap_actions_exc_code_EQ_3_233___d1263 = !DEF_csr_trap_actions_exc_code_EQ_3___d1233;
  DEF_NOT_csr_trap_actions_exc_code_EQ_5_239___d1265 = !DEF_csr_trap_actions_exc_code_EQ_5___d1239;
  DEF_NOT_csr_trap_actions_exc_code_EQ_4_236___d1264 = !DEF_csr_trap_actions_exc_code_EQ_4___d1236;
  DEF_NOT_csr_trap_actions_exc_code_EQ_6_242___d1266 = !DEF_csr_trap_actions_exc_code_EQ_6___d1242;
  DEF_NOT_csr_trap_actions_exc_code_EQ_7_245___d1267 = !DEF_csr_trap_actions_exc_code_EQ_7___d1245;
  DEF_NOT_csr_trap_actions_exc_code_EQ_8_248___d1268 = !DEF_csr_trap_actions_exc_code_EQ_8___d1248;
  DEF_NOT_csr_trap_actions_exc_code_EQ_9_251___d1269 = !DEF_csr_trap_actions_exc_code_EQ_9___d1251;
  DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1205 = !DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1193 && DEF_rg_mstatus_05_BIT_1___d1053;
  DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1207 = !DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1195 && DEF_rg_mstatus_05_BIT_0___d1182;
  DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1202 = !DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1189 && DEF_rg_mstatus_05_BIT_2___d1183;
  DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1199 = !DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1178;
  DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1200 = DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1199 && DEF_rg_mstatus_05_BIT_3___d1184;
  DEF_NOT_rg_mcause_67_BIT_4_68___d1121 = !DEF__read_interrupt__h26219;
  DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_11_093___d1107 = !DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_11___d1093;
  DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_0_060___d1096 = !DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_0___d1060;
  DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_1_063___d1097 = !DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_1___d1063;
  DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_2_066___d1098 = !DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_2___d1066;
  DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_3_069___d1099 = !DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_3___d1069;
  DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_4_072___d1100 = !DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_4___d1072;
  DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_6_078___d1102 = !DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_6___d1078;
  DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_5_075___d1101 = !DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_5___d1075;
  DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_7_081___d1103 = !DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_7___d1081;
  DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_8_084___d1104 = !DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_8___d1084;
  DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_9_087___d1105 = !DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_9___d1087;
  DEF_NOT_rg_scause_39_BIT_4_40___d1000 = !DEF__read_interrupt__h23752;
  DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_1_42___d976 = !DEF_rg_scause_39_BITS_3_TO_0_41_EQ_1___d942;
  DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_11_72___d986 = !DEF_rg_scause_39_BITS_3_TO_0_41_EQ_11___d972;
  DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_0_39___d975 = !DEF_rg_scause_39_BITS_3_TO_0_41_EQ_0___d939;
  DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_2_45___d977 = !DEF_rg_scause_39_BITS_3_TO_0_41_EQ_2___d945;
  DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_3_48___d978 = !DEF_rg_scause_39_BITS_3_TO_0_41_EQ_3___d948;
  DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_4_51___d979 = !DEF_rg_scause_39_BITS_3_TO_0_41_EQ_4___d951;
  DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_5_54___d980 = !DEF_rg_scause_39_BITS_3_TO_0_41_EQ_5___d954;
  DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_7_60___d982 = !DEF_rg_scause_39_BITS_3_TO_0_41_EQ_7___d960;
  DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_6_57___d981 = !DEF_rg_scause_39_BITS_3_TO_0_41_EQ_6___d957;
  DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_8_63___d983 = !DEF_rg_scause_39_BITS_3_TO_0_41_EQ_8___d963;
  DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_9_66___d984 = !DEF_rg_scause_39_BITS_3_TO_0_41_EQ_9___d966;
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 = !(DEF_x__h59313 <= (tUInt8)1u);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1334 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && (DEF_NOT_csr_trap_actions_exc_code_EQ_0_224___d1260 && (DEF_NOT_csr_trap_actions_exc_code_EQ_1_227___d1261 && (DEF_NOT_csr_trap_actions_exc_code_EQ_2_230___d1262 && (DEF_NOT_csr_trap_actions_exc_code_EQ_3_233___d1263 && (DEF_NOT_csr_trap_actions_exc_code_EQ_4_236___d1264 && (DEF_NOT_csr_trap_actions_exc_code_EQ_5_239___d1265 && (DEF_NOT_csr_trap_actions_exc_code_EQ_6_242___d1266 && (DEF_NOT_csr_trap_actions_exc_code_EQ_7_245___d1267 && (DEF_NOT_csr_trap_actions_exc_code_EQ_8_248___d1268 && (DEF_NOT_csr_trap_actions_exc_code_EQ_9_251___d1269 && (DEF_NOT_csr_trap_actions_exc_code_EQ_11_257___d1271 && (!DEF_csr_trap_actions_exc_code_EQ_12___d1308 && (!DEF_csr_trap_actions_exc_code_EQ_13___d1311 && !DEF_csr_trap_actions_exc_code_EQ_15___d1314))))))))))))));
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1316 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_15___d1314);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1313 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_13___d1311);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1310 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_12___d1308);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1307 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_11___d1257);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1301 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_7___d1245);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1305 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_9___d1251);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1303 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_8___d1248);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1299 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_6___d1242);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1297 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_5___d1239);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1295 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_4___d1236);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1293 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_3___d1233);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1291 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_2___d1230);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1287 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_0___d1224);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1289 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_csr_trap_actions_interrupt___d1285 && DEF_csr_trap_actions_exc_code_EQ_1___d1227);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1284 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (ARG_csr_trap_actions_interrupt && (DEF_NOT_csr_trap_actions_exc_code_EQ_0_224___d1260 && (DEF_NOT_csr_trap_actions_exc_code_EQ_1_227___d1261 && (DEF_NOT_csr_trap_actions_exc_code_EQ_2_230___d1262 && (DEF_NOT_csr_trap_actions_exc_code_EQ_3_233___d1263 && (DEF_NOT_csr_trap_actions_exc_code_EQ_4_236___d1264 && (DEF_NOT_csr_trap_actions_exc_code_EQ_5_239___d1265 && (DEF_NOT_csr_trap_actions_exc_code_EQ_6_242___d1266 && (DEF_NOT_csr_trap_actions_exc_code_EQ_7_245___d1267 && (DEF_NOT_csr_trap_actions_exc_code_EQ_8_248___d1268 && (DEF_NOT_csr_trap_actions_exc_code_EQ_9_251___d1269 && (!DEF_csr_trap_actions_exc_code_EQ_10___d1254 && DEF_NOT_csr_trap_actions_exc_code_EQ_11_257___d1271))))))))))));
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1259 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_11___d1257);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1256 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_10___d1254);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1253 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_9___d1251);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1247 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_7___d1245);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1250 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_8___d1248);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1244 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_6___d1242);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1241 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_5___d1239);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1238 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_4___d1236);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1235 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_3___d1233);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1232 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_2___d1230);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1229 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_1___d1227);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1226 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (ARG_csr_trap_actions_interrupt && DEF_csr_trap_actions_exc_code_EQ_0___d1224);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1170 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_0_060___d1096 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_1_063___d1097 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_2_066___d1098 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_3_069___d1099 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_4_072___d1100 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_5_075___d1101 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_6_078___d1102 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_7_081___d1103 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_8_084___d1104 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_9_087___d1105 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_11_093___d1107 && (!DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_12___d1144 && (!DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_13___d1147 && !DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_15___d1150))))))))))))));
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1152 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_15___d1150);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1149 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_13___d1147);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1143 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_11___d1093);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1146 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_12___d1144);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1141 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_9___d1087);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1139 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_8___d1084);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1137 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_7___d1081);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1135 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_6___d1078);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1133 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_5___d1075);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1131 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_4___d1072);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1129 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_3___d1069);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1127 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_2___d1066);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1125 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_1___d1063);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1123 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_mcause_67_BIT_4_68___d1121 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_0___d1060);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1120 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h26219 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_0_060___d1096 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_1_063___d1097 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_2_066___d1098 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_3_069___d1099 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_4_072___d1100 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_5_075___d1101 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_6_078___d1102 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_7_081___d1103 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_8_084___d1104 && (DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_9_087___d1105 && (!DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_10___d1090 && DEF_NOT_rg_mcause_67_BITS_3_TO_0_69_EQ_11_093___d1107))))))))))));
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1092 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h26219 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_10___d1090);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1095 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h26219 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_11___d1093);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1089 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h26219 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_9___d1087);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1086 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h26219 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_8___d1084);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1083 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h26219 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_7___d1081);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1080 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h26219 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_6___d1078);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1077 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h26219 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_5___d1075);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1074 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h26219 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_4___d1072);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1071 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h26219 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_3___d1069);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1068 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h26219 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_2___d1066);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1065 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h26219 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_1___d1063);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1062 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h26219 && DEF_rg_mcause_67_BITS_3_TO_0_69_EQ_0___d1060);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1031 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_15___d1029);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1049 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_0_39___d975 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_1_42___d976 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_2_45___d977 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_3_48___d978 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_4_51___d979 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_5_54___d980 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_6_57___d981 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_7_60___d982 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_8_63___d983 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_9_66___d984 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_11_72___d986 && (!DEF_rg_scause_39_BITS_3_TO_0_41_EQ_12___d1023 && (!DEF_rg_scause_39_BITS_3_TO_0_41_EQ_13___d1026 && !DEF_rg_scause_39_BITS_3_TO_0_41_EQ_15___d1029))))))))))))));
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1028 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_13___d1026);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1025 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_12___d1023);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1022 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_11___d972);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1020 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_9___d966);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1016 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_7___d960);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1018 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_8___d963);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1014 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_6___d957);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1012 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_5___d954);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1010 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_4___d951);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1008 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_3___d948);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1004 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_1___d942);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1006 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_2___d945);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1002 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF_NOT_rg_scause_39_BIT_4_40___d1000 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_0___d939);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d999 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h23752 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_0_39___d975 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_1_42___d976 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_2_45___d977 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_3_48___d978 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_4_51___d979 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_5_54___d980 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_6_57___d981 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_7_60___d982 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_8_63___d983 && (DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_9_66___d984 && (!DEF_rg_scause_39_BITS_3_TO_0_41_EQ_10___d969 && DEF_NOT_rg_scause_39_BITS_3_TO_0_41_EQ_11_72___d986))))))))))));
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d974 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h23752 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_11___d972);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d971 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h23752 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_10___d969);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d968 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h23752 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_9___d966);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d965 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h23752 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_8___d963);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d962 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h23752 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_7___d960);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d959 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h23752 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_6___d957);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d956 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h23752 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_5___d954);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d953 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h23752 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_4___d951);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d947 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h23752 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_2___d945);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d950 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h23752 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_3___d948);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d941 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h23752 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_0___d939);
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d944 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 && (DEF__read_interrupt__h23752 && DEF_rg_scause_39_BITS_3_TO_0_41_EQ_1___d942);
  DEF_vector_offset__h59305 = (((tUInt64)(ARG_csr_trap_actions_exc_code)) << 2u) | (tUInt64)((tUInt8)0u);
  DEF_exc_pc___1__h59364 = DEF_exc_pc__h59304 + DEF_vector_offset__h59305;
  DEF_x__h51919 = ARG_csr_trap_actions_interrupt && (DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1178 ? DEF_rg_mtvec_59_BIT_0___d261 : DEF_rg_stvec_33_BIT_0___d235) ? DEF_exc_pc___1__h59364 : DEF_exc_pc__h59304;
  DEF_x__h59944 = (((tUInt64)(ARG_csr_trap_actions_interrupt)) << 63u) | (tUInt64)(ARG_csr_trap_actions_exc_code);
  DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346.set_bits_in_word((tUInt8)(DEF_x__h59944 >> 62u),
										  2u,
										  0u,
										  2u).set_whole_word((tUInt32)(DEF_x__h59944 >> 30u),
												     1u).set_whole_word((((tUInt32)(1073741823u & DEF_x__h59944)) << 2u) | (tUInt32)(DEF_x__h59948),
															0u);
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d1059 = (((((((((((((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210)) << 63u) | (40960llu << 20u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_18_TO_17___d212)) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_12___d213)) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)((tUInt8)((tUInt8)1u & (DEF_rg_mstatus_05_BIT_8___d214 ? (tUInt8)1u : (tUInt8)0u)))) << 8u)) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)(DEF_rg_mstatus_05_BIT_5___d1052)) << 5u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (((tUInt64)(DEF_rg_mstatus_05_BIT_1___d1053)) << 1u)) | (tUInt64)((tUInt8)0u);
  DEF_x__h59776 = (((((((((((((((((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_25_TO_22___d253)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_21_TO_12___d1335)) << 13u)) | (((tUInt64)(DEF_new_mstatus_mpp__h58415)) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)((tUInt8)((tUInt8)1u & DEF_new_mstatus_spp__h58416))) << 8u)) | (((tUInt64)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1188)) << 7u)) | (((tUInt64)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1191)) << 6u)) | (((tUInt64)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1194)) << 5u)) | (((tUInt64)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1197)) << 4u)) | (((tUInt64)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1200)) << 3u)) | (((tUInt64)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1202)) << 2u)) | (((tUInt64)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1205)) << 1u)) | (tUInt64)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1207);
  PORT_csr_trap_actions.set_bits_in_word((tUInt8)(DEF_x__h51919 >> 62u),
					 6u,
					 0u,
					 2u).set_whole_word((tUInt32)(DEF_x__h51919 >> 30u),
							    5u).set_whole_word((((tUInt32)(1073741823u & DEF_x__h51919)) << 2u) | (tUInt32)((tUInt8)(DEF_x__h59776 >> 62u)),
									       4u).set_whole_word((tUInt32)(DEF_x__h59776 >> 30u),
												  3u).set_whole_word((((tUInt32)(1073741823u & DEF_x__h59776)) << 2u) | (tUInt32)(DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346.get_bits_in_word8(2u,
																																   0u,
																																   2u)),
														     2u).set_whole_word(DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346.get_whole_word(1u),
																	1u).set_whole_word(DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346.get_whole_word(0u),
																			   0u);
  DEF_csr_trap_actions_interrupt_CONCAT_csr_trap_act_ETC___d1211 = (tUInt8)31u & ((ARG_csr_trap_actions_interrupt << 4u) | ARG_csr_trap_actions_exc_code);
  DEF_rg_mstatus_05_BITS_25_TO_12_171_CONCAT_IF_IF_c_ETC___d1210 = 67108863u & (((((((((((DEF_rg_mstatus_05_BITS_25_TO_12___d1171 << 12u) | (((tUInt32)(DEF_new_mstatus_mpp__h58415)) << 10u)) | (((tUInt32)(DEF_new_mstatus_spp__h58416)) << 8u)) | (((tUInt32)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1188)) << 7u)) | (((tUInt32)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1191)) << 6u)) | (((tUInt32)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1194)) << 5u)) | (((tUInt32)(DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1197)) << 4u)) | (((tUInt32)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1200)) << 3u)) | (((tUInt32)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1202)) << 2u)) | (((tUInt32)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1205)) << 1u)) | (tUInt32)(DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1207));
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_6, DEF_rg_mcycle___d3);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl,
		     this,
		     "s,2,64,1,4,64",
		     &__str_literal_7,
		     ARG_csr_trap_actions_from_priv,
		     ARG_csr_trap_actions_pc,
		     ARG_csr_trap_actions_interrupt,
		     ARG_csr_trap_actions_exc_code,
		     ARG_csr_trap_actions_xtval);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_8, (tUInt8)1u);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_9, DEF_old_mip_w__h9578);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_10, DEF__0_CONCAT_rg_mie_2___d23);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,16", &__str_literal_11, 0u);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,12", &__str_literal_12, 0u);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d941)
      dollar_write(sim_hdl, this, "s", &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d944)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d947)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d950)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d953)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d956)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d959)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d962)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d965)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d968)
      dollar_write(sim_hdl, this, "s", &__str_literal_23);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d971)
      dollar_write(sim_hdl, this, "s", &__str_literal_24);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d974)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_sca_ETC___d999)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_26, DEF__read_exc_code__h23753);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1002)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1004)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1006)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1008)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1010)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1012)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1014)
      dollar_write(sim_hdl, this, "s", &__str_literal_33);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1016)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1018)
      dollar_write(sim_hdl, this, "s", &__str_literal_35);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1020)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1022)
      dollar_write(sim_hdl, this, "s", &__str_literal_37);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1025)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1028)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1031)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1049)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_41, DEF__read_exc_code__h23753);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_44,
		   DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d1059);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_45,
		   DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_46, DEF_next_pc___1__h60820);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_47, DEF_tval__h52021);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_8, (tUInt8)3u);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_9, DEF_old_mip_w__h9578);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_10, DEF__0_CONCAT_rg_mie_2___d23);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,16", &__str_literal_11, DEF_medeleg__h58261);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,12", &__str_literal_12, DEF_mideleg__h58262);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1062)
      dollar_write(sim_hdl, this, "s", &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1065)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1068)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1071)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1074)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1077)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1080)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1083)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1086)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1089)
      dollar_write(sim_hdl, this, "s", &__str_literal_23);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1092)
      dollar_write(sim_hdl, this, "s", &__str_literal_24);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1095)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_rg_mca_ETC___d1120)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_26, DEF__read_exc_code__h26220);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1123)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1125)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1127)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1129)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1131)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1133)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1135)
      dollar_write(sim_hdl, this, "s", &__str_literal_33);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1137)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1139)
      dollar_write(sim_hdl, this, "s", &__str_literal_35);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1141)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1143)
      dollar_write(sim_hdl, this, "s", &__str_literal_37);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1146)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1149)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1152)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_rg_ETC___d1170)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_41, DEF__read_exc_code__h26220);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_44,
		   DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_45,
		   DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_46, DEF_next_pc__h60811);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_47, DEF_tval__h55630);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl, this, "s", &__str_literal_42);
  }
  INST_rg_mstatus.METH_write(DEF_rg_mstatus_05_BITS_25_TO_12_171_CONCAT_IF_IF_c_ETC___d1210);
  if (DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1178)
    INST_rg_mepc.METH_write(ARG_csr_trap_actions_pc);
  if (DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1199)
    INST_rg_sepc.METH_write(ARG_csr_trap_actions_pc);
  if (DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1178)
    INST_rg_mcause.METH_write(DEF_csr_trap_actions_interrupt_CONCAT_csr_trap_act_ETC___d1211);
  if (DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1199)
    INST_rg_scause.METH_write(DEF_csr_trap_actions_interrupt_CONCAT_csr_trap_act_ETC___d1211);
  if (DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1199)
    INST_rg_stval.METH_write(ARG_csr_trap_actions_xtval);
  if (DEF_IF_csr_trap_actions_from_priv_EQ_0b11_172_THEN_ETC___d1178)
    INST_rg_mtval.METH_write(ARG_csr_trap_actions_xtval);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_48, DEF_x__h51919);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s", &__str_literal_49);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl,
		   this,
		   "s,s,1",
		   &__str_literal_50,
		   &__str_literal_51,
		   DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_52, DEF__read_sxl__h22042);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_53, DEF__read_uxl__h22043);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,1", &__str_literal_54, DEF__read_tsr__h22044);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,1", &__str_literal_55, DEF__read_tw__h22045);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,1", &__str_literal_56, DEF__read_tvm__h22046);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,1", &__str_literal_57, DEF_status_mxr__h54407);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,1", &__str_literal_58, DEF_status_sum__h54408);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,1", &__str_literal_59, DEF__read_mprv__h22049);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_60, DEF_x__h54400);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_61, DEF_status_fs__h54411);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_62, DEF_new_mstatus_mpp__h58415);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_63, DEF_new_mstatus_spp__h58416);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl,
		   this,
		   "s,1,1,1",
		   &__str_literal_64,
		   DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1188,
		   DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1194,
		   DEF_IF_IF_csr_trap_actions_from_priv_EQ_0b11_172_T_ETC___d1197);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl,
		   this,
		   "s,1,1,1",
		   &__str_literal_65,
		   DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1200,
		   DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1205,
		   DEF_NOT_IF_csr_trap_actions_from_priv_EQ_0b11_172__ETC___d1207);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s", &__str_literal_66);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s", &__str_literal_67);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1226)
      dollar_write(sim_hdl, this, "s", &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1229)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1232)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1235)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1238)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1241)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1244)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1247)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1250)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1253)
      dollar_write(sim_hdl, this, "s", &__str_literal_23);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1256)
      dollar_write(sim_hdl, this, "s", &__str_literal_24);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1259)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1284)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_26, ARG_csr_trap_actions_exc_code);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1287)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1289)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1291)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1293)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1295)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1297)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1299)
      dollar_write(sim_hdl, this, "s", &__str_literal_33);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1301)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1303)
      dollar_write(sim_hdl, this, "s", &__str_literal_35);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1305)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1307)
      dollar_write(sim_hdl, this, "s", &__str_literal_37);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1310)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1313)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1316)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1334)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_41, ARG_csr_trap_actions_exc_code);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_68, DEF_x__h59948);
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl, this, "s", &__str_literal_42);
  }
  return PORT_csr_trap_actions;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_csr_trap_actions()
{
  tUInt8 DEF_CAN_FIRE_csr_trap_actions;
  tUInt8 PORT_RDY_csr_trap_actions;
  DEF_CAN_FIRE_csr_trap_actions = (tUInt8)1u;
  PORT_RDY_csr_trap_actions = DEF_CAN_FIRE_csr_trap_actions;
  return PORT_RDY_csr_trap_actions;
}

tUWide MOD_mkCSR_RegFile::METH_csr_ret_actions(tUInt8 ARG_csr_ret_actions_from_priv)
{
  tUInt32 DEF_rg_mstatus_05_BITS_25_TO_12_171_CONCAT_IF_csr__ETC___d1368;
  tUInt64 DEF_x__h60832;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b11_347_OR_rg_ms_ETC___d1350;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b10_351_OR_rg_ms_ETC___d1352;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b1_354_OR_rg_mst_ETC___d1355;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b0_356_OR_rg_mst_ETC___d1357;
  tUInt8 DEF_IF_csr_ret_actions_from_priv_EQ_0b11_347_THEN__ETC___d1361;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b10___d1351;
  tUInt8 DEF_IF_csr_ret_actions_from_priv_EQ_0b10_351_THEN__ETC___d1362;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b1___d1354;
  tUInt8 DEF_IF_csr_ret_actions_from_priv_EQ_0b1_354_THEN_S_ETC___d1364;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b0___d1356;
  tUInt8 DEF_IF_csr_ret_actions_from_priv_EQ_0b0_356_THEN_S_ETC___d1365;
  tUInt8 DEF_x__h60829;
  tUInt8 DEF_x__h60085;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b11___d1347;
  tUInt64 DEF_x__h59964;
  tUInt8 DEF_n__h60646;
  tUInt8 DEF_x__h60087;
  DEF_next_pc__h60811 = INST_rg_mepc.METH_read();
  DEF_next_pc___1__h60820 = INST_rg_sepc.METH_read();
  DEF_rg_mstatus___d205 = INST_rg_mstatus.METH_read();
  DEF_rg_mstatus_05_BIT_0___d1182 = (tUInt8)((tUInt8)1u & DEF_rg_mstatus___d205);
  DEF_rg_mstatus_05_BIT_1___d1053 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 1u));
  DEF_rg_mstatus_05_BIT_3___d1184 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 3u));
  DEF_rg_mstatus_05_BITS_25_TO_12___d1171 = (tUInt32)(DEF_rg_mstatus___d205 >> 12u);
  DEF_rg_mstatus_05_BIT_2___d1183 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 2u));
  DEF_rg_mstatus_05_BITS_21_TO_12___d1335 = (tUInt32)(1023u & (DEF_rg_mstatus___d205 >> 12u));
  DEF_rg_mstatus_05_BITS_25_TO_22___d253 = (tUInt8)(DEF_rg_mstatus___d205 >> 22u);
  DEF_status_fs__h54411 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 12u));
  DEF_x__h54400 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 14u));
  DEF_x__h22088 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 10u));
  DEF_mstatus_spp__h58430 = (tUInt8)((tUInt8)3u & (DEF_rg_mstatus___d205 >> 8u));
  DEF_rg_mstatus_05_BIT_7___d1187 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 7u));
  DEF_rg_mstatus_05_BIT_6___d1190 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 6u));
  DEF_rg_mstatus_05_BIT_5___d1052 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 5u));
  DEF_rg_mstatus_05_BIT_4___d1196 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 4u));
  switch (ARG_csr_ret_actions_from_priv) {
  case (tUInt8)0u:
    DEF_n__h60646 = DEF_rg_mstatus_05_BIT_4___d1196;
    break;
  case (tUInt8)1u:
    DEF_n__h60646 = DEF_rg_mstatus_05_BIT_5___d1052;
    break;
  case (tUInt8)2u:
    DEF_n__h60646 = DEF_rg_mstatus_05_BIT_6___d1190;
    break;
  case (tUInt8)3u:
    DEF_n__h60646 = DEF_rg_mstatus_05_BIT_7___d1187;
    break;
  default:
    DEF_n__h60646 = (tUInt8)0u;
  }
  DEF_csr_ret_actions_from_priv_EQ_0b11___d1347 = ARG_csr_ret_actions_from_priv == (tUInt8)3u;
  DEF_x__h60087 = DEF_csr_ret_actions_from_priv_EQ_0b11___d1347 ? DEF_mstatus_spp__h58430 : (tUInt8)0u;
  DEF_x__h59964 = DEF_csr_ret_actions_from_priv_EQ_0b11___d1347 ? DEF_next_pc__h60811 : DEF_next_pc___1__h60820;
  DEF_x__h60085 = DEF_csr_ret_actions_from_priv_EQ_0b11___d1347 ? (tUInt8)0u : DEF_x__h22088;
  DEF_x__h60829 = DEF_csr_ret_actions_from_priv_EQ_0b11___d1347 ? DEF_x__h22088 : DEF_mstatus_spp__h58430;
  DEF_csr_ret_actions_from_priv_EQ_0b0___d1356 = ARG_csr_ret_actions_from_priv == (tUInt8)0u;
  DEF_IF_csr_ret_actions_from_priv_EQ_0b0_356_THEN_S_ETC___d1365 = DEF_csr_ret_actions_from_priv_EQ_0b0___d1356 ? DEF_n__h60646 : DEF_rg_mstatus_05_BIT_0___d1182;
  DEF_csr_ret_actions_from_priv_EQ_0b1___d1354 = ARG_csr_ret_actions_from_priv == (tUInt8)1u;
  DEF_IF_csr_ret_actions_from_priv_EQ_0b1_354_THEN_S_ETC___d1364 = DEF_csr_ret_actions_from_priv_EQ_0b1___d1354 ? DEF_n__h60646 : DEF_rg_mstatus_05_BIT_1___d1053;
  DEF_csr_ret_actions_from_priv_EQ_0b10___d1351 = ARG_csr_ret_actions_from_priv == (tUInt8)2u;
  DEF_IF_csr_ret_actions_from_priv_EQ_0b10_351_THEN__ETC___d1362 = DEF_csr_ret_actions_from_priv_EQ_0b10___d1351 ? DEF_n__h60646 : DEF_rg_mstatus_05_BIT_2___d1183;
  DEF_IF_csr_ret_actions_from_priv_EQ_0b11_347_THEN__ETC___d1361 = DEF_csr_ret_actions_from_priv_EQ_0b11___d1347 ? DEF_n__h60646 : DEF_rg_mstatus_05_BIT_3___d1184;
  DEF_csr_ret_actions_from_priv_EQ_0b0_356_OR_rg_mst_ETC___d1357 = DEF_csr_ret_actions_from_priv_EQ_0b0___d1356 || DEF_rg_mstatus_05_BIT_4___d1196;
  DEF_csr_ret_actions_from_priv_EQ_0b1_354_OR_rg_mst_ETC___d1355 = DEF_csr_ret_actions_from_priv_EQ_0b1___d1354 || DEF_rg_mstatus_05_BIT_5___d1052;
  DEF_csr_ret_actions_from_priv_EQ_0b10_351_OR_rg_ms_ETC___d1352 = DEF_csr_ret_actions_from_priv_EQ_0b10___d1351 || DEF_rg_mstatus_05_BIT_6___d1190;
  DEF_csr_ret_actions_from_priv_EQ_0b11_347_OR_rg_ms_ETC___d1350 = DEF_csr_ret_actions_from_priv_EQ_0b11___d1347 || DEF_rg_mstatus_05_BIT_7___d1187;
  DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210 = DEF_x__h54400 == (tUInt8)3u || DEF_status_fs__h54411 == (tUInt8)3u;
  DEF_x__h60832 = (((((((((((((((((tUInt64)(DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210)) << 63u) | (((tUInt64)(0u)) << 36u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_25_TO_22___d253)) << 32u)) | (((tUInt64)(0u)) << 23u)) | (((tUInt64)(DEF_rg_mstatus_05_BITS_21_TO_12___d1335)) << 13u)) | (((tUInt64)(DEF_x__h60085)) << 11u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)((tUInt8)((tUInt8)1u & DEF_x__h60087))) << 8u)) | (((tUInt64)(DEF_csr_ret_actions_from_priv_EQ_0b11_347_OR_rg_ms_ETC___d1350)) << 7u)) | (((tUInt64)(DEF_csr_ret_actions_from_priv_EQ_0b10_351_OR_rg_ms_ETC___d1352)) << 6u)) | (((tUInt64)(DEF_csr_ret_actions_from_priv_EQ_0b1_354_OR_rg_mst_ETC___d1355)) << 5u)) | (((tUInt64)(DEF_csr_ret_actions_from_priv_EQ_0b0_356_OR_rg_mst_ETC___d1357)) << 4u)) | (((tUInt64)(DEF_IF_csr_ret_actions_from_priv_EQ_0b11_347_THEN__ETC___d1361)) << 3u)) | (((tUInt64)(DEF_IF_csr_ret_actions_from_priv_EQ_0b10_351_THEN__ETC___d1362)) << 2u)) | (((tUInt64)(DEF_IF_csr_ret_actions_from_priv_EQ_0b1_354_THEN_S_ETC___d1364)) << 1u)) | (tUInt64)(DEF_IF_csr_ret_actions_from_priv_EQ_0b0_356_THEN_S_ETC___d1365);
  PORT_csr_ret_actions.set_bits_in_word((tUInt8)(DEF_x__h59964 >> 62u),
					4u,
					0u,
					2u).set_whole_word((tUInt32)(DEF_x__h59964 >> 30u),
							   3u).build_concat(((((tUInt64)((tUInt32)(1073741823u & DEF_x__h59964))) << 34u) | (((tUInt64)(DEF_x__h60829)) << 32u)) | (tUInt64)((tUInt32)(DEF_x__h60832 >> 32u)),
									    32u,
									    64u).set_whole_word((tUInt32)(DEF_x__h60832),
												0u);
  DEF_rg_mstatus_05_BITS_25_TO_12_171_CONCAT_IF_csr__ETC___d1368 = 67108863u & (((((((((((DEF_rg_mstatus_05_BITS_25_TO_12___d1171 << 12u) | (((tUInt32)(DEF_x__h60085)) << 10u)) | (((tUInt32)(DEF_x__h60087)) << 8u)) | (((tUInt32)(DEF_csr_ret_actions_from_priv_EQ_0b11_347_OR_rg_ms_ETC___d1350)) << 7u)) | (((tUInt32)(DEF_csr_ret_actions_from_priv_EQ_0b10_351_OR_rg_ms_ETC___d1352)) << 6u)) | (((tUInt32)(DEF_csr_ret_actions_from_priv_EQ_0b1_354_OR_rg_mst_ETC___d1355)) << 5u)) | (((tUInt32)(DEF_csr_ret_actions_from_priv_EQ_0b0_356_OR_rg_mst_ETC___d1357)) << 4u)) | (((tUInt32)(DEF_IF_csr_ret_actions_from_priv_EQ_0b11_347_THEN__ETC___d1361)) << 3u)) | (((tUInt32)(DEF_IF_csr_ret_actions_from_priv_EQ_0b10_351_THEN__ETC___d1362)) << 2u)) | (((tUInt32)(DEF_IF_csr_ret_actions_from_priv_EQ_0b1_354_THEN_S_ETC___d1364)) << 1u)) | (tUInt32)(DEF_IF_csr_ret_actions_from_priv_EQ_0b0_356_THEN_S_ETC___d1365));
  INST_rg_mstatus.METH_write(DEF_rg_mstatus_05_BITS_25_TO_12_171_CONCAT_IF_csr__ETC___d1368);
  return PORT_csr_ret_actions;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_csr_ret_actions()
{
  tUInt8 DEF_CAN_FIRE_csr_ret_actions;
  tUInt8 PORT_RDY_csr_ret_actions;
  DEF_CAN_FIRE_csr_ret_actions = (tUInt8)1u;
  PORT_RDY_csr_ret_actions = DEF_CAN_FIRE_csr_ret_actions;
  return PORT_RDY_csr_ret_actions;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_csr_minstret()
{
  tUInt64 PORT_read_csr_minstret;
  DEF_rg_minstret___d10 = INST_rg_minstret.METH_read();
  PORT_read_csr_minstret = DEF_rg_minstret___d10;
  return PORT_read_csr_minstret;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_minstret()
{
  tUInt8 PORT_RDY_read_csr_minstret;
  tUInt8 DEF_CAN_FIRE_read_csr_minstret;
  DEF_CAN_FIRE_read_csr_minstret = (tUInt8)1u;
  PORT_RDY_read_csr_minstret = DEF_CAN_FIRE_read_csr_minstret;
  return PORT_RDY_read_csr_minstret;
}

void MOD_mkCSR_RegFile::METH_csr_minstret_incr()
{
  INST_pw_minstret_incr.METH_wset();
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_csr_minstret_incr()
{
  tUInt8 PORT_RDY_csr_minstret_incr;
  tUInt8 DEF_CAN_FIRE_csr_minstret_incr;
  DEF_CAN_FIRE_csr_minstret_incr = (tUInt8)1u;
  PORT_RDY_csr_minstret_incr = DEF_CAN_FIRE_csr_minstret_incr;
  return PORT_RDY_csr_minstret_incr;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_csr_mcycle()
{
  tUInt64 PORT_read_csr_mcycle;
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  PORT_read_csr_mcycle = DEF_rg_mcycle___d3;
  return PORT_read_csr_mcycle;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_mcycle()
{
  tUInt8 PORT_RDY_read_csr_mcycle;
  tUInt8 DEF_CAN_FIRE_read_csr_mcycle;
  DEF_CAN_FIRE_read_csr_mcycle = (tUInt8)1u;
  PORT_RDY_read_csr_mcycle = DEF_CAN_FIRE_read_csr_mcycle;
  return PORT_RDY_read_csr_mcycle;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_csr_mtime()
{
  tUInt64 PORT_read_csr_mtime;
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  PORT_read_csr_mtime = DEF_rg_mcycle___d3;
  return PORT_read_csr_mtime;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_mtime()
{
  tUInt8 PORT_RDY_read_csr_mtime;
  tUInt8 DEF_CAN_FIRE_read_csr_mtime;
  DEF_CAN_FIRE_read_csr_mtime = (tUInt8)1u;
  PORT_RDY_read_csr_mtime = DEF_CAN_FIRE_read_csr_mtime;
  return PORT_RDY_read_csr_mtime;
}

tUInt8 MOD_mkCSR_RegFile::METH_csr_counter_read_fault(tUInt8 ARG_csr_counter_read_fault_priv,
						      tUInt32 ARG_csr_counter_read_fault_csr_addr)
{
  tUInt8 DEF_csr_counter_read_fault_priv_EQ_0b1_380_OR_csr__ETC___d1382;
  tUInt8 DEF_csr_counter_read_fault_csr_addr_EQ_0xC00_383_A_ETC___d1401;
  tUInt8 PORT_csr_counter_read_fault;
  DEF_rg_mcounteren___d263 = INST_rg_mcounteren.METH_read();
  DEF_csr_counter_read_fault_csr_addr_EQ_0xC00_383_A_ETC___d1401 = (((ARG_csr_counter_read_fault_csr_addr == 3072u && !((tUInt8)((tUInt8)1u & DEF_rg_mcounteren___d263))) || (ARG_csr_counter_read_fault_csr_addr == 3073u && !((tUInt8)((tUInt8)1u & (DEF_rg_mcounteren___d263 >> 1u))))) || (ARG_csr_counter_read_fault_csr_addr == 3074u && !((tUInt8)(DEF_rg_mcounteren___d263 >> 2u)))) || (!(ARG_csr_counter_read_fault_csr_addr < 3075u) && ARG_csr_counter_read_fault_csr_addr <= 3103u);
  DEF_csr_counter_read_fault_priv_EQ_0b1_380_OR_csr__ETC___d1382 = ARG_csr_counter_read_fault_priv == (tUInt8)1u || ARG_csr_counter_read_fault_priv == (tUInt8)0u;
  PORT_csr_counter_read_fault = DEF_csr_counter_read_fault_priv_EQ_0b1_380_OR_csr__ETC___d1382 && DEF_csr_counter_read_fault_csr_addr_EQ_0xC00_383_A_ETC___d1401;
  return PORT_csr_counter_read_fault;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_csr_counter_read_fault()
{
  tUInt8 PORT_RDY_csr_counter_read_fault;
  tUInt8 DEF_CAN_FIRE_csr_counter_read_fault;
  DEF_CAN_FIRE_csr_counter_read_fault = (tUInt8)1u;
  PORT_RDY_csr_counter_read_fault = DEF_CAN_FIRE_csr_counter_read_fault;
  return PORT_RDY_csr_counter_read_fault;
}

tUInt32 MOD_mkCSR_RegFile::METH_read_csr_mip()
{
  tUInt32 PORT_read_csr_mip;
  DEF_rg_mip___d14 = INST_rg_mip.METH_read();
  PORT_read_csr_mip = DEF_rg_mip___d14;
  return PORT_read_csr_mip;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_mip()
{
  tUInt8 PORT_RDY_read_csr_mip;
  tUInt8 DEF_CAN_FIRE_read_csr_mip;
  DEF_CAN_FIRE_read_csr_mip = (tUInt8)1u;
  PORT_RDY_read_csr_mip = DEF_CAN_FIRE_read_csr_mip;
  return PORT_RDY_read_csr_mip;
}

void MOD_mkCSR_RegFile::METH_external_interrupt_req(tUInt8 ARG_external_interrupt_req_set_not_clear)
{
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_x__h59313 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 = !(DEF_x__h59313 <= (tUInt8)1u);
  INST_f_ei_reqs.METH_enq(ARG_external_interrupt_req_set_not_clear);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl,
		     this,
		     "s,64,1",
		     &__str_literal_69,
		     DEF_rg_mcycle___d3,
		     ARG_external_interrupt_req_set_not_clear);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_external_interrupt_req()
{
  tUInt8 DEF_CAN_FIRE_external_interrupt_req;
  tUInt8 PORT_RDY_external_interrupt_req;
  DEF_CAN_FIRE_external_interrupt_req = INST_f_ei_reqs.METH_i_notFull();
  PORT_RDY_external_interrupt_req = DEF_CAN_FIRE_external_interrupt_req;
  return PORT_RDY_external_interrupt_req;
}

void MOD_mkCSR_RegFile::METH_timer_interrupt_req(tUInt8 ARG_timer_interrupt_req_set_not_clear)
{
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_x__h59313 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 = !(DEF_x__h59313 <= (tUInt8)1u);
  INST_f_ti_reqs.METH_enq(ARG_timer_interrupt_req_set_not_clear);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl,
		     this,
		     "s,64,1",
		     &__str_literal_70,
		     DEF_rg_mcycle___d3,
		     ARG_timer_interrupt_req_set_not_clear);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_timer_interrupt_req()
{
  tUInt8 DEF_CAN_FIRE_timer_interrupt_req;
  tUInt8 PORT_RDY_timer_interrupt_req;
  DEF_CAN_FIRE_timer_interrupt_req = INST_f_ti_reqs.METH_i_notFull();
  PORT_RDY_timer_interrupt_req = DEF_CAN_FIRE_timer_interrupt_req;
  return PORT_RDY_timer_interrupt_req;
}

void MOD_mkCSR_RegFile::METH_software_interrupt_req(tUInt8 ARG_software_interrupt_req_set_not_clear)
{
  DEF_rg_mcycle___d3 = INST_rg_mcycle.METH_read();
  DEF_x__h59313 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 = !(DEF_x__h59313 <= (tUInt8)1u);
  INST_f_si_reqs.METH_enq(ARG_software_interrupt_req_set_not_clear);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      dollar_display(sim_hdl,
		     this,
		     "s,64,1",
		     &__str_literal_71,
		     DEF_rg_mcycle___d3,
		     ARG_software_interrupt_req_set_not_clear);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_software_interrupt_req()
{
  tUInt8 DEF_CAN_FIRE_software_interrupt_req;
  tUInt8 PORT_RDY_software_interrupt_req;
  DEF_CAN_FIRE_software_interrupt_req = INST_f_si_reqs.METH_i_notFull();
  PORT_RDY_software_interrupt_req = DEF_CAN_FIRE_software_interrupt_req;
  return PORT_RDY_software_interrupt_req;
}

tUInt8 MOD_mkCSR_RegFile::METH_interrupt_pending(tUInt8 ARG_interrupt_pending_cur_priv)
{
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1407;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1423;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1434;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1445;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1456;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1467;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1478;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1489;
  tUInt8 DEF_rg_mip_4_BIT_11_402_AND_rg_mie_2_BIT_11_403_40_ETC___d1505;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1424;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1435;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1446;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1457;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1468;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1479;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1490;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_0b11___d1411;
  tUInt8 DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1414;
  tUInt8 DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1517;
  tUInt8 DEF__theResult____h62253;
  tUInt8 DEF__theResult____h64616;
  tUInt8 DEF__theResult____h64826;
  tUInt8 DEF__theResult____h65036;
  tUInt8 DEF__theResult____h65246;
  tUInt8 DEF__theResult____h65456;
  tUInt8 DEF__theResult____h65666;
  tUInt8 DEF__theResult____h65876;
  tUInt8 DEF__theResult____h66086;
  tUInt8 DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1520;
  tUInt8 DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1529;
  tUInt8 DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1538;
  tUInt8 DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1547;
  tUInt8 DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1556;
  tUInt8 DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1565;
  tUInt8 DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1574;
  tUInt8 DEF_IF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_ETC___d1601;
  tUInt8 DEF_rg_mip_4_BIT_0___d1484;
  tUInt8 DEF_rg_mip_4_BIT_1___d1451;
  tUInt8 DEF_rg_mip_4_BIT_3___d1418;
  tUInt8 DEF_rg_mip_4_BIT_5___d1462;
  tUInt8 DEF_rg_mip_4_BIT_7___d1429;
  tUInt8 DEF_rg_mip_4_BIT_8___d1473;
  tUInt8 DEF_rg_mip_4_BIT_9___d1440;
  tUInt8 DEF_rg_mie_2_BIT_0___d1485;
  tUInt8 DEF_rg_mie_2_BIT_1___d1452;
  tUInt8 DEF_rg_mie_2_BIT_3___d1419;
  tUInt8 DEF_rg_mie_2_BIT_5___d1463;
  tUInt8 DEF_rg_mie_2_BIT_7___d1430;
  tUInt8 DEF_rg_mie_2_BIT_8___d1474;
  tUInt8 DEF_rg_mie_2_BIT_9___d1441;
  tUInt8 DEF_rg_mideleg_BIT_0___h65969;
  tUInt8 DEF_rg_mideleg_BIT_1___h65339;
  tUInt8 DEF_rg_mideleg_BIT_3___h64709;
  tUInt8 DEF_rg_mideleg_BIT_4___h66179;
  tUInt8 DEF_rg_mideleg_BIT_5___h65549;
  tUInt8 DEF_rg_mideleg_BIT_7___h64919;
  tUInt8 DEF_rg_mideleg_BIT_8___h65759;
  tUInt8 DEF_rg_mideleg_BIT_9___h65129;
  tUInt8 DEF_rg_mideleg_BIT_11___h64356;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1408;
  tUInt8 DEF_rg_mip_4_BIT_11___d1402;
  tUInt8 DEF_rg_mie_2_BIT_11___d1403;
  tUInt8 PORT_interrupt_pending;
  DEF_rg_mstatus___d205 = INST_rg_mstatus.METH_read();
  DEF_rg_mstatus_05_BIT_0___d1182 = (tUInt8)((tUInt8)1u & DEF_rg_mstatus___d205);
  DEF_rg_mstatus_05_BIT_1___d1053 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 1u));
  DEF_rg_mstatus_05_BIT_3___d1184 = (tUInt8)((tUInt8)1u & (DEF_rg_mstatus___d205 >> 3u));
  DEF_rg_mip___d14 = INST_rg_mip.METH_read();
  DEF_rg_mip_4_BIT_11___d1402 = (tUInt8)(DEF_rg_mip___d14 >> 11u);
  DEF_rg_mie___d22 = INST_rg_mie.METH_read();
  DEF_rg_mie_2_BIT_11___d1403 = (tUInt8)(DEF_rg_mie___d22 >> 11u);
  DEF_mideleg__h58262 = INST_rg_mideleg.METH_read();
  DEF_rg_mideleg_BIT_11___h64356 = (tUInt8)(DEF_mideleg__h58262 >> 11u);
  DEF_rg_mideleg_BIT_9___h65129 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h58262 >> 9u));
  DEF_rg_mideleg_BIT_8___h65759 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h58262 >> 8u));
  DEF_rg_mideleg_BIT_7___h64919 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h58262 >> 7u));
  DEF_rg_mideleg_BIT_4___h66179 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h58262 >> 4u));
  DEF_rg_mideleg_BIT_5___h65549 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h58262 >> 5u));
  DEF_rg_mideleg_BIT_3___h64709 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h58262 >> 3u));
  DEF_rg_mideleg_BIT_1___h65339 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h58262 >> 1u));
  DEF_rg_mideleg_BIT_0___h65969 = (tUInt8)((tUInt8)1u & DEF_mideleg__h58262);
  DEF_rg_mie_2_BIT_8___d1474 = (tUInt8)((tUInt8)1u & (DEF_rg_mie___d22 >> 8u));
  DEF_rg_mie_2_BIT_9___d1441 = (tUInt8)((tUInt8)1u & (DEF_rg_mie___d22 >> 9u));
  DEF_rg_mie_2_BIT_7___d1430 = (tUInt8)((tUInt8)1u & (DEF_rg_mie___d22 >> 7u));
  DEF_rg_mie_2_BIT_5___d1463 = (tUInt8)((tUInt8)1u & (DEF_rg_mie___d22 >> 5u));
  DEF_rg_mie_2_BIT_1___d1452 = (tUInt8)((tUInt8)1u & (DEF_rg_mie___d22 >> 1u));
  DEF_rg_mie_2_BIT_3___d1419 = (tUInt8)((tUInt8)1u & (DEF_rg_mie___d22 >> 3u));
  DEF_rg_mie_2_BIT_0___d1485 = (tUInt8)((tUInt8)1u & DEF_rg_mie___d22);
  DEF_rg_mip_4_BIT_9___d1440 = (tUInt8)((tUInt8)1u & (DEF_rg_mip___d14 >> 9u));
  DEF_rg_mip_4_BIT_8___d1473 = (tUInt8)((tUInt8)1u & (DEF_rg_mip___d14 >> 8u));
  DEF_rg_mip_4_BIT_7___d1429 = (tUInt8)((tUInt8)1u & (DEF_rg_mip___d14 >> 7u));
  DEF_rg_mip_4_BIT_5___d1462 = (tUInt8)((tUInt8)1u & (DEF_rg_mip___d14 >> 5u));
  DEF_rg_mip_4_BIT_0___d1484 = (tUInt8)((tUInt8)1u & DEF_rg_mip___d14);
  DEF_rg_mip_4_BIT_3___d1418 = (tUInt8)((tUInt8)1u & (DEF_rg_mip___d14 >> 3u));
  DEF_rg_mip_4_BIT_1___d1451 = (tUInt8)((tUInt8)1u & (DEF_rg_mip___d14 >> 1u));
  DEF__theResult____h66086 = DEF_rg_mideleg_BIT_4___h66179 ? (tUInt8)1u : (tUInt8)3u;
  DEF__theResult____h65876 = DEF_rg_mideleg_BIT_0___h65969 ? (tUInt8)1u : (tUInt8)3u;
  DEF__theResult____h65666 = DEF_rg_mideleg_BIT_8___h65759 ? (tUInt8)1u : (tUInt8)3u;
  DEF__theResult____h65456 = DEF_rg_mideleg_BIT_5___h65549 ? (tUInt8)1u : (tUInt8)3u;
  DEF__theResult____h65246 = DEF_rg_mideleg_BIT_1___h65339 ? (tUInt8)1u : (tUInt8)3u;
  DEF__theResult____h65036 = DEF_rg_mideleg_BIT_9___h65129 ? (tUInt8)1u : (tUInt8)3u;
  DEF__theResult____h64826 = DEF_rg_mideleg_BIT_7___h64919 ? (tUInt8)1u : (tUInt8)3u;
  DEF__theResult____h64616 = DEF_rg_mideleg_BIT_3___h64709 ? (tUInt8)1u : (tUInt8)3u;
  DEF__theResult____h62253 = DEF_rg_mideleg_BIT_11___h64356 ? (tUInt8)1u : (tUInt8)3u;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1408 = ARG_interrupt_pending_cur_priv == DEF__theResult____h62253;
  DEF_interrupt_pending_cur_priv_EQ_0b11___d1411 = ARG_interrupt_pending_cur_priv == (tUInt8)3u;
  switch (ARG_interrupt_pending_cur_priv) {
  case (tUInt8)0u:
    DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1517 = !DEF_rg_mstatus_05_BIT_0___d1182;
    break;
  case (tUInt8)1u:
    DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1517 = !DEF_rg_mstatus_05_BIT_1___d1053;
    break;
  default:
    DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1517 = !DEF_interrupt_pending_cur_priv_EQ_0b11___d1411 || !DEF_rg_mstatus_05_BIT_3___d1184;
  }
  switch (ARG_interrupt_pending_cur_priv) {
  case (tUInt8)0u:
    DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1414 = DEF_rg_mstatus_05_BIT_0___d1182;
    break;
  case (tUInt8)1u:
    DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1414 = DEF_rg_mstatus_05_BIT_1___d1053;
    break;
  default:
    DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1414 = DEF_interrupt_pending_cur_priv_EQ_0b11___d1411 && DEF_rg_mstatus_05_BIT_3___d1184;
  }
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1490 = ARG_interrupt_pending_cur_priv == DEF__theResult____h65876;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1479 = ARG_interrupt_pending_cur_priv == DEF__theResult____h65666;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1468 = ARG_interrupt_pending_cur_priv == DEF__theResult____h65456;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1457 = ARG_interrupt_pending_cur_priv == DEF__theResult____h65246;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1446 = ARG_interrupt_pending_cur_priv == DEF__theResult____h65036;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1435 = ARG_interrupt_pending_cur_priv == DEF__theResult____h64826;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1424 = ARG_interrupt_pending_cur_priv == DEF__theResult____h64616;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1489 = ARG_interrupt_pending_cur_priv < DEF__theResult____h65876;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1478 = ARG_interrupt_pending_cur_priv < DEF__theResult____h65666;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1467 = ARG_interrupt_pending_cur_priv < DEF__theResult____h65456;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1456 = ARG_interrupt_pending_cur_priv < DEF__theResult____h65246;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1445 = ARG_interrupt_pending_cur_priv < DEF__theResult____h65036;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1434 = ARG_interrupt_pending_cur_priv < DEF__theResult____h64826;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1423 = ARG_interrupt_pending_cur_priv < DEF__theResult____h64616;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1407 = ARG_interrupt_pending_cur_priv < DEF__theResult____h62253;
  DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1520 = (!DEF_rg_mip_4_BIT_11___d1402 || !DEF_rg_mie_2_BIT_11___d1403) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1407 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1408 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1517));
  DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1529 = DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1520 && ((!DEF_rg_mip_4_BIT_3___d1418 || !DEF_rg_mie_2_BIT_3___d1419) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1423 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1424 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1517)));
  DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1538 = DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1529 && ((!DEF_rg_mip_4_BIT_7___d1429 || !DEF_rg_mie_2_BIT_7___d1430) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1434 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1435 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1517)));
  DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1547 = DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1538 && ((!DEF_rg_mip_4_BIT_9___d1440 || !DEF_rg_mie_2_BIT_9___d1441) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1445 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1446 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1517)));
  DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1556 = DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1547 && ((!DEF_rg_mip_4_BIT_1___d1451 || !DEF_rg_mie_2_BIT_1___d1452) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1456 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1457 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1517)));
  DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1565 = DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1556 && ((!DEF_rg_mip_4_BIT_5___d1462 || !DEF_rg_mie_2_BIT_5___d1463) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1467 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1468 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1517)));
  DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1574 = DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1565 && ((!DEF_rg_mip_4_BIT_8___d1473 || !DEF_rg_mie_2_BIT_8___d1474) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1478 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1479 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1517)));
  DEF_IF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_ETC___d1601 = DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1574 && ((!DEF_rg_mip_4_BIT_0___d1484 || !DEF_rg_mie_2_BIT_0___d1485) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1489 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1490 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1517))) ? (tUInt8)4u : (DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1574 ? (tUInt8)0u : (DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1565 ? (tUInt8)8u : (DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1556 ? (tUInt8)5u : (DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1547 ? (tUInt8)1u : (DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1538 ? (tUInt8)9u : (DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1529 ? (tUInt8)7u : (DEF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_BI_ETC___d1520 ? (tUInt8)3u : (tUInt8)11u)))))));
  DEF_rg_mip_4_BIT_11_402_AND_rg_mie_2_BIT_11_403_40_ETC___d1505 = (((((((((DEF_rg_mip_4_BIT_11___d1402 && DEF_rg_mie_2_BIT_11___d1403) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1407 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1408 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1414))) || ((DEF_rg_mip_4_BIT_3___d1418 && DEF_rg_mie_2_BIT_3___d1419) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1423 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1424 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1414)))) || ((DEF_rg_mip_4_BIT_7___d1429 && DEF_rg_mie_2_BIT_7___d1430) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1434 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1435 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1414)))) || ((DEF_rg_mip_4_BIT_9___d1440 && DEF_rg_mie_2_BIT_9___d1441) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1445 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1446 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1414)))) || ((DEF_rg_mip_4_BIT_1___d1451 && DEF_rg_mie_2_BIT_1___d1452) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1456 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1457 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1414)))) || ((DEF_rg_mip_4_BIT_5___d1462 && DEF_rg_mie_2_BIT_5___d1463) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1467 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1468 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1414)))) || ((DEF_rg_mip_4_BIT_8___d1473 && DEF_rg_mie_2_BIT_8___d1474) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1478 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1479 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1414)))) || ((DEF_rg_mip_4_BIT_0___d1484 && DEF_rg_mie_2_BIT_0___d1485) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_2_ETC___d1489 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_24_ETC___d1490 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1414)))) || (((tUInt8)((tUInt8)1u & (DEF_rg_mip___d14 >> 4u)) && (tUInt8)((tUInt8)1u & (DEF_rg_mie___d22 >> 4u))) && (ARG_interrupt_pending_cur_priv < DEF__theResult____h66086 || (ARG_interrupt_pending_cur_priv == DEF__theResult____h66086 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_409_THEN__ETC___d1414)));
  PORT_interrupt_pending = (tUInt8)31u & ((DEF_rg_mip_4_BIT_11_402_AND_rg_mie_2_BIT_11_403_40_ETC___d1505 << 4u) | DEF_IF_NOT_rg_mip_4_BIT_11_402_506_OR_NOT_rg_mie_2_ETC___d1601);
  return PORT_interrupt_pending;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_interrupt_pending()
{
  tUInt8 PORT_RDY_interrupt_pending;
  tUInt8 DEF_CAN_FIRE_interrupt_pending;
  DEF_CAN_FIRE_interrupt_pending = (tUInt8)1u;
  PORT_RDY_interrupt_pending = DEF_CAN_FIRE_interrupt_pending;
  return PORT_RDY_interrupt_pending;
}

tUInt8 MOD_mkCSR_RegFile::METH_wfi_resume()
{
  tUInt8 DEF_rg_mip_4_AND_rg_mie_2_602_EQ_0___d1603;
  tUInt8 PORT_wfi_resume;
  DEF_rg_mip___d14 = INST_rg_mip.METH_read();
  DEF_rg_mie___d22 = INST_rg_mie.METH_read();
  DEF_rg_mip_4_AND_rg_mie_2_602_EQ_0___d1603 = (DEF_rg_mip___d14 & DEF_rg_mie___d22) == 0u;
  PORT_wfi_resume = !DEF_rg_mip_4_AND_rg_mie_2_602_EQ_0___d1603;
  return PORT_wfi_resume;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_wfi_resume()
{
  tUInt8 PORT_RDY_wfi_resume;
  tUInt8 DEF_CAN_FIRE_wfi_resume;
  DEF_CAN_FIRE_wfi_resume = (tUInt8)1u;
  PORT_RDY_wfi_resume = DEF_CAN_FIRE_wfi_resume;
  return PORT_RDY_wfi_resume;
}


/* Reset routines */

void MOD_mkCSR_RegFile::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_rg_state.reset_RST(ARG_rst_in);
  INST_rg_mstatus.reset_RST(ARG_rst_in);
  INST_rg_minstret.reset_RST(ARG_rst_in);
  INST_rg_mcycle.reset_RST(ARG_rst_in);
  INST_rg_dpc.reset_RST(ARG_rst_in);
  INST_f_ti_reqs.reset_RST(ARG_rst_in);
  INST_f_si_reqs.reset_RST(ARG_rst_in);
  INST_f_reset_rsps.reset_RST(ARG_rst_in);
  INST_f_ei_reqs.reset_RST(ARG_rst_in);
  INST_cfg_verbosity.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkCSR_RegFile::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkCSR_RegFile::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cfg_verbosity.dump_state(indent + 2u);
  INST_f_ei_reqs.dump_state(indent + 2u);
  INST_f_reset_rsps.dump_state(indent + 2u);
  INST_f_si_reqs.dump_state(indent + 2u);
  INST_f_ti_reqs.dump_state(indent + 2u);
  INST_pw_minstret_incr.dump_state(indent + 2u);
  INST_rg_dcsr.dump_state(indent + 2u);
  INST_rg_dpc.dump_state(indent + 2u);
  INST_rg_dscratch0.dump_state(indent + 2u);
  INST_rg_dscratch1.dump_state(indent + 2u);
  INST_rg_mcause.dump_state(indent + 2u);
  INST_rg_mcounteren.dump_state(indent + 2u);
  INST_rg_mcycle.dump_state(indent + 2u);
  INST_rg_medeleg.dump_state(indent + 2u);
  INST_rg_mepc.dump_state(indent + 2u);
  INST_rg_mideleg.dump_state(indent + 2u);
  INST_rg_mie.dump_state(indent + 2u);
  INST_rg_minstret.dump_state(indent + 2u);
  INST_rg_mip.dump_state(indent + 2u);
  INST_rg_mscratch.dump_state(indent + 2u);
  INST_rg_mstatus.dump_state(indent + 2u);
  INST_rg_mtval.dump_state(indent + 2u);
  INST_rg_mtvec.dump_state(indent + 2u);
  INST_rg_satp.dump_state(indent + 2u);
  INST_rg_scause.dump_state(indent + 2u);
  INST_rg_sepc.dump_state(indent + 2u);
  INST_rg_sscratch.dump_state(indent + 2u);
  INST_rg_state.dump_state(indent + 2u);
  INST_rg_stval.dump_state(indent + 2u);
  INST_rg_stvec.dump_state(indent + 2u);
  INST_rg_tdata1.dump_state(indent + 2u);
  INST_rg_tdata2.dump_state(indent + 2u);
  INST_rg_tdata3.dump_state(indent + 2u);
  INST_rg_tselect.dump_state(indent + 2u);
  INST_rw_mcycle.dump_state(indent + 2u);
  INST_rw_minstret.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkCSR_RegFile::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 120u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cfg_verbosity_read__7_ULE_1_8___d19", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_write_csr", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_mcounteren_63___d264", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_medeleg_47___d248", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_mideleg_24___d249", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_mie_2___d23", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_base__h23741", 62u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_base__h26196", 62u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_exc_code__h23753", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_exc_code__h26220", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_interrupt__h23752", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_interrupt__h26219", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_mprv__h22049", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_sxl__h22042", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_uxl__h22043", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mask__h42150", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "medeleg__h58261", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mideleg__h58262", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mstatus_spp__h58430", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "next_pc___1__h60820", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "next_pc__h60811", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "old_mip_w__h9578", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mcause___d267", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mcounteren___d263", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mcycle___d3", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mideleg_24_BITS_5_TO_4___d227", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mideleg_24_BITS_9_TO_8___d225", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mideleg_BITS_1_TO_0___h43302", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mie___d22", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_minstret___d10", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mip___d14", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mscratch___d265", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BITS_15_TO_12___d213", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BITS_18_TO_17___d212", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BITS_21_TO_12___d1335", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BITS_25_TO_12___d1171", 14u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BITS_25_TO_22___d253", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BIT_0___d1182", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BIT_1___d1053", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BIT_2___d1183", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BIT_3___d1184", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BIT_4___d1196", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BIT_5___d1052", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BIT_6___d1190", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BIT_7___d1187", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus_05_BIT_8___d214", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mstatus___d205", 26u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtvec_59_BIT_0___d261", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtvec___d259", 63u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_satp___d246", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_scause___d239", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sscratch___d237", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_state___d1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_stvec_33_BIT_0___d235", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_stvec___d233", 63u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_tdata1___d273", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_tdata2___d274", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_tdata3___d275", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_tselect___d272", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "status_fs__h54411", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tval__h52021", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tval__h55630", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h22088", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h22732", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h23763", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h54400", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h59313", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_write_csr", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_ret_actions", 130u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_trap_actions", 194u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mav_read_csr", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_csr", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_csr_port2", 65u);
  num = INST_cfg_verbosity.dump_VCD_defs(num);
  num = INST_f_ei_reqs.dump_VCD_defs(num);
  num = INST_f_reset_rsps.dump_VCD_defs(num);
  num = INST_f_si_reqs.dump_VCD_defs(num);
  num = INST_f_ti_reqs.dump_VCD_defs(num);
  num = INST_pw_minstret_incr.dump_VCD_defs(num);
  num = INST_rg_dcsr.dump_VCD_defs(num);
  num = INST_rg_dpc.dump_VCD_defs(num);
  num = INST_rg_dscratch0.dump_VCD_defs(num);
  num = INST_rg_dscratch1.dump_VCD_defs(num);
  num = INST_rg_mcause.dump_VCD_defs(num);
  num = INST_rg_mcounteren.dump_VCD_defs(num);
  num = INST_rg_mcycle.dump_VCD_defs(num);
  num = INST_rg_medeleg.dump_VCD_defs(num);
  num = INST_rg_mepc.dump_VCD_defs(num);
  num = INST_rg_mideleg.dump_VCD_defs(num);
  num = INST_rg_mie.dump_VCD_defs(num);
  num = INST_rg_minstret.dump_VCD_defs(num);
  num = INST_rg_mip.dump_VCD_defs(num);
  num = INST_rg_mscratch.dump_VCD_defs(num);
  num = INST_rg_mstatus.dump_VCD_defs(num);
  num = INST_rg_mtval.dump_VCD_defs(num);
  num = INST_rg_mtvec.dump_VCD_defs(num);
  num = INST_rg_satp.dump_VCD_defs(num);
  num = INST_rg_scause.dump_VCD_defs(num);
  num = INST_rg_sepc.dump_VCD_defs(num);
  num = INST_rg_sscratch.dump_VCD_defs(num);
  num = INST_rg_state.dump_VCD_defs(num);
  num = INST_rg_stval.dump_VCD_defs(num);
  num = INST_rg_stvec.dump_VCD_defs(num);
  num = INST_rg_tdata1.dump_VCD_defs(num);
  num = INST_rg_tdata2.dump_VCD_defs(num);
  num = INST_rg_tdata3.dump_VCD_defs(num);
  num = INST_rg_tselect.dump_VCD_defs(num);
  num = INST_rw_mcycle.dump_VCD_defs(num);
  num = INST_rw_minstret.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkCSR_RegFile::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCSR_RegFile &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkCSR_RegFile::vcd_defs(tVCDDumpType dt, MOD_mkCSR_RegFile &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 62u);
    vcd_write_x(sim_hdl, num++, 62u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 14u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 26u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 63u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 63u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 130u);
    vcd_write_x(sim_hdl, num++, 194u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19) != DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19, 1u);
	backing.DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_write_csr) != DEF_WILL_FIRE_write_csr)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_write_csr, 1u);
	backing.DEF_WILL_FIRE_write_csr = DEF_WILL_FIRE_write_csr;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_mcounteren_63___d264) != DEF__0_CONCAT_rg_mcounteren_63___d264)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_mcounteren_63___d264, 64u);
	backing.DEF__0_CONCAT_rg_mcounteren_63___d264 = DEF__0_CONCAT_rg_mcounteren_63___d264;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_medeleg_47___d248) != DEF__0_CONCAT_rg_medeleg_47___d248)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_medeleg_47___d248, 64u);
	backing.DEF__0_CONCAT_rg_medeleg_47___d248 = DEF__0_CONCAT_rg_medeleg_47___d248;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_mideleg_24___d249) != DEF__0_CONCAT_rg_mideleg_24___d249)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_mideleg_24___d249, 64u);
	backing.DEF__0_CONCAT_rg_mideleg_24___d249 = DEF__0_CONCAT_rg_mideleg_24___d249;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232) != DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232, 64u);
	backing.DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232 = DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_mie_2___d23) != DEF__0_CONCAT_rg_mie_2___d23)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_mie_2___d23, 64u);
	backing.DEF__0_CONCAT_rg_mie_2___d23 = DEF__0_CONCAT_rg_mie_2___d23;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245) != DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245, 64u);
	backing.DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245 = DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245;
      }
      ++num;
      if ((backing.DEF__read_base__h23741) != DEF__read_base__h23741)
      {
	vcd_write_val(sim_hdl, num, DEF__read_base__h23741, 62u);
	backing.DEF__read_base__h23741 = DEF__read_base__h23741;
      }
      ++num;
      if ((backing.DEF__read_base__h26196) != DEF__read_base__h26196)
      {
	vcd_write_val(sim_hdl, num, DEF__read_base__h26196, 62u);
	backing.DEF__read_base__h26196 = DEF__read_base__h26196;
      }
      ++num;
      if ((backing.DEF__read_exc_code__h23753) != DEF__read_exc_code__h23753)
      {
	vcd_write_val(sim_hdl, num, DEF__read_exc_code__h23753, 4u);
	backing.DEF__read_exc_code__h23753 = DEF__read_exc_code__h23753;
      }
      ++num;
      if ((backing.DEF__read_exc_code__h26220) != DEF__read_exc_code__h26220)
      {
	vcd_write_val(sim_hdl, num, DEF__read_exc_code__h26220, 4u);
	backing.DEF__read_exc_code__h26220 = DEF__read_exc_code__h26220;
      }
      ++num;
      if ((backing.DEF__read_interrupt__h23752) != DEF__read_interrupt__h23752)
      {
	vcd_write_val(sim_hdl, num, DEF__read_interrupt__h23752, 1u);
	backing.DEF__read_interrupt__h23752 = DEF__read_interrupt__h23752;
      }
      ++num;
      if ((backing.DEF__read_interrupt__h26219) != DEF__read_interrupt__h26219)
      {
	vcd_write_val(sim_hdl, num, DEF__read_interrupt__h26219, 1u);
	backing.DEF__read_interrupt__h26219 = DEF__read_interrupt__h26219;
      }
      ++num;
      if ((backing.DEF__read_mprv__h22049) != DEF__read_mprv__h22049)
      {
	vcd_write_val(sim_hdl, num, DEF__read_mprv__h22049, 1u);
	backing.DEF__read_mprv__h22049 = DEF__read_mprv__h22049;
      }
      ++num;
      if ((backing.DEF__read_sxl__h22042) != DEF__read_sxl__h22042)
      {
	vcd_write_val(sim_hdl, num, DEF__read_sxl__h22042, 2u);
	backing.DEF__read_sxl__h22042 = DEF__read_sxl__h22042;
      }
      ++num;
      if ((backing.DEF__read_uxl__h22043) != DEF__read_uxl__h22043)
      {
	vcd_write_val(sim_hdl, num, DEF__read_uxl__h22043, 2u);
	backing.DEF__read_uxl__h22043 = DEF__read_uxl__h22043;
      }
      ++num;
      if ((backing.DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346) != DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346)
      {
	vcd_write_val(sim_hdl, num, DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346, 66u);
	backing.DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346 = DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346;
      }
      ++num;
      if ((backing.DEF_mask__h42150) != DEF_mask__h42150)
      {
	vcd_write_val(sim_hdl, num, DEF_mask__h42150, 12u);
	backing.DEF_mask__h42150 = DEF_mask__h42150;
      }
      ++num;
      if ((backing.DEF_medeleg__h58261) != DEF_medeleg__h58261)
      {
	vcd_write_val(sim_hdl, num, DEF_medeleg__h58261, 16u);
	backing.DEF_medeleg__h58261 = DEF_medeleg__h58261;
      }
      ++num;
      if ((backing.DEF_mideleg__h58262) != DEF_mideleg__h58262)
      {
	vcd_write_val(sim_hdl, num, DEF_mideleg__h58262, 12u);
	backing.DEF_mideleg__h58262 = DEF_mideleg__h58262;
      }
      ++num;
      if ((backing.DEF_mstatus_spp__h58430) != DEF_mstatus_spp__h58430)
      {
	vcd_write_val(sim_hdl, num, DEF_mstatus_spp__h58430, 2u);
	backing.DEF_mstatus_spp__h58430 = DEF_mstatus_spp__h58430;
      }
      ++num;
      if ((backing.DEF_next_pc___1__h60820) != DEF_next_pc___1__h60820)
      {
	vcd_write_val(sim_hdl, num, DEF_next_pc___1__h60820, 64u);
	backing.DEF_next_pc___1__h60820 = DEF_next_pc___1__h60820;
      }
      ++num;
      if ((backing.DEF_next_pc__h60811) != DEF_next_pc__h60811)
      {
	vcd_write_val(sim_hdl, num, DEF_next_pc__h60811, 64u);
	backing.DEF_next_pc__h60811 = DEF_next_pc__h60811;
      }
      ++num;
      if ((backing.DEF_old_mip_w__h9578) != DEF_old_mip_w__h9578)
      {
	vcd_write_val(sim_hdl, num, DEF_old_mip_w__h9578, 64u);
	backing.DEF_old_mip_w__h9578 = DEF_old_mip_w__h9578;
      }
      ++num;
      if ((backing.DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270) != DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270, 64u);
	backing.DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270 = DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270;
      }
      ++num;
      if ((backing.DEF_rg_mcause___d267) != DEF_rg_mcause___d267)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mcause___d267, 5u);
	backing.DEF_rg_mcause___d267 = DEF_rg_mcause___d267;
      }
      ++num;
      if ((backing.DEF_rg_mcounteren___d263) != DEF_rg_mcounteren___d263)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mcounteren___d263, 3u);
	backing.DEF_rg_mcounteren___d263 = DEF_rg_mcounteren___d263;
      }
      ++num;
      if ((backing.DEF_rg_mcycle___d3) != DEF_rg_mcycle___d3)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mcycle___d3, 64u);
	backing.DEF_rg_mcycle___d3 = DEF_rg_mcycle___d3;
      }
      ++num;
      if ((backing.DEF_rg_mideleg_24_BITS_5_TO_4___d227) != DEF_rg_mideleg_24_BITS_5_TO_4___d227)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mideleg_24_BITS_5_TO_4___d227, 2u);
	backing.DEF_rg_mideleg_24_BITS_5_TO_4___d227 = DEF_rg_mideleg_24_BITS_5_TO_4___d227;
      }
      ++num;
      if ((backing.DEF_rg_mideleg_24_BITS_9_TO_8___d225) != DEF_rg_mideleg_24_BITS_9_TO_8___d225)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mideleg_24_BITS_9_TO_8___d225, 2u);
	backing.DEF_rg_mideleg_24_BITS_9_TO_8___d225 = DEF_rg_mideleg_24_BITS_9_TO_8___d225;
      }
      ++num;
      if ((backing.DEF_rg_mideleg_BITS_1_TO_0___h43302) != DEF_rg_mideleg_BITS_1_TO_0___h43302)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mideleg_BITS_1_TO_0___h43302, 2u);
	backing.DEF_rg_mideleg_BITS_1_TO_0___h43302 = DEF_rg_mideleg_BITS_1_TO_0___h43302;
      }
      ++num;
      if ((backing.DEF_rg_mie___d22) != DEF_rg_mie___d22)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mie___d22, 12u);
	backing.DEF_rg_mie___d22 = DEF_rg_mie___d22;
      }
      ++num;
      if ((backing.DEF_rg_minstret___d10) != DEF_rg_minstret___d10)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_minstret___d10, 64u);
	backing.DEF_rg_minstret___d10 = DEF_rg_minstret___d10;
      }
      ++num;
      if ((backing.DEF_rg_mip___d14) != DEF_rg_mip___d14)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mip___d14, 12u);
	backing.DEF_rg_mip___d14 = DEF_rg_mip___d14;
      }
      ++num;
      if ((backing.DEF_rg_mscratch___d265) != DEF_rg_mscratch___d265)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mscratch___d265, 64u);
	backing.DEF_rg_mscratch___d265 = DEF_rg_mscratch___d265;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BITS_15_TO_12___d213) != DEF_rg_mstatus_05_BITS_15_TO_12___d213)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BITS_15_TO_12___d213, 4u);
	backing.DEF_rg_mstatus_05_BITS_15_TO_12___d213 = DEF_rg_mstatus_05_BITS_15_TO_12___d213;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210) != DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210, 1u);
	backing.DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210 = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222) != DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222, 64u);
	backing.DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222 = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258) != DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258, 64u);
	backing.DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258 = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BITS_18_TO_17___d212) != DEF_rg_mstatus_05_BITS_18_TO_17___d212)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BITS_18_TO_17___d212, 2u);
	backing.DEF_rg_mstatus_05_BITS_18_TO_17___d212 = DEF_rg_mstatus_05_BITS_18_TO_17___d212;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BITS_21_TO_12___d1335) != DEF_rg_mstatus_05_BITS_21_TO_12___d1335)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BITS_21_TO_12___d1335, 10u);
	backing.DEF_rg_mstatus_05_BITS_21_TO_12___d1335 = DEF_rg_mstatus_05_BITS_21_TO_12___d1335;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BITS_25_TO_12___d1171) != DEF_rg_mstatus_05_BITS_25_TO_12___d1171)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BITS_25_TO_12___d1171, 14u);
	backing.DEF_rg_mstatus_05_BITS_25_TO_12___d1171 = DEF_rg_mstatus_05_BITS_25_TO_12___d1171;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BITS_25_TO_22___d253) != DEF_rg_mstatus_05_BITS_25_TO_22___d253)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BITS_25_TO_22___d253, 4u);
	backing.DEF_rg_mstatus_05_BITS_25_TO_22___d253 = DEF_rg_mstatus_05_BITS_25_TO_22___d253;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BIT_0___d1182) != DEF_rg_mstatus_05_BIT_0___d1182)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BIT_0___d1182, 1u);
	backing.DEF_rg_mstatus_05_BIT_0___d1182 = DEF_rg_mstatus_05_BIT_0___d1182;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BIT_1___d1053) != DEF_rg_mstatus_05_BIT_1___d1053)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BIT_1___d1053, 1u);
	backing.DEF_rg_mstatus_05_BIT_1___d1053 = DEF_rg_mstatus_05_BIT_1___d1053;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BIT_2___d1183) != DEF_rg_mstatus_05_BIT_2___d1183)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BIT_2___d1183, 1u);
	backing.DEF_rg_mstatus_05_BIT_2___d1183 = DEF_rg_mstatus_05_BIT_2___d1183;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BIT_3___d1184) != DEF_rg_mstatus_05_BIT_3___d1184)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BIT_3___d1184, 1u);
	backing.DEF_rg_mstatus_05_BIT_3___d1184 = DEF_rg_mstatus_05_BIT_3___d1184;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BIT_4___d1196) != DEF_rg_mstatus_05_BIT_4___d1196)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BIT_4___d1196, 1u);
	backing.DEF_rg_mstatus_05_BIT_4___d1196 = DEF_rg_mstatus_05_BIT_4___d1196;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BIT_5___d1052) != DEF_rg_mstatus_05_BIT_5___d1052)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BIT_5___d1052, 1u);
	backing.DEF_rg_mstatus_05_BIT_5___d1052 = DEF_rg_mstatus_05_BIT_5___d1052;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BIT_6___d1190) != DEF_rg_mstatus_05_BIT_6___d1190)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BIT_6___d1190, 1u);
	backing.DEF_rg_mstatus_05_BIT_6___d1190 = DEF_rg_mstatus_05_BIT_6___d1190;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BIT_7___d1187) != DEF_rg_mstatus_05_BIT_7___d1187)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BIT_7___d1187, 1u);
	backing.DEF_rg_mstatus_05_BIT_7___d1187 = DEF_rg_mstatus_05_BIT_7___d1187;
      }
      ++num;
      if ((backing.DEF_rg_mstatus_05_BIT_8___d214) != DEF_rg_mstatus_05_BIT_8___d214)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus_05_BIT_8___d214, 1u);
	backing.DEF_rg_mstatus_05_BIT_8___d214 = DEF_rg_mstatus_05_BIT_8___d214;
      }
      ++num;
      if ((backing.DEF_rg_mstatus___d205) != DEF_rg_mstatus___d205)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mstatus___d205, 26u);
	backing.DEF_rg_mstatus___d205 = DEF_rg_mstatus___d205;
      }
      ++num;
      if ((backing.DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262) != DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262, 64u);
	backing.DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262 = DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262;
      }
      ++num;
      if ((backing.DEF_rg_mtvec_59_BIT_0___d261) != DEF_rg_mtvec_59_BIT_0___d261)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtvec_59_BIT_0___d261, 1u);
	backing.DEF_rg_mtvec_59_BIT_0___d261 = DEF_rg_mtvec_59_BIT_0___d261;
      }
      ++num;
      if ((backing.DEF_rg_mtvec___d259) != DEF_rg_mtvec___d259)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtvec___d259, 63u);
	backing.DEF_rg_mtvec___d259 = DEF_rg_mtvec___d259;
      }
      ++num;
      if ((backing.DEF_rg_satp___d246) != DEF_rg_satp___d246)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_satp___d246, 64u);
	backing.DEF_rg_satp___d246 = DEF_rg_satp___d246;
      }
      ++num;
      if ((backing.DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242) != DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242, 64u);
	backing.DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242 = DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242;
      }
      ++num;
      if ((backing.DEF_rg_scause___d239) != DEF_rg_scause___d239)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_scause___d239, 5u);
	backing.DEF_rg_scause___d239 = DEF_rg_scause___d239;
      }
      ++num;
      if ((backing.DEF_rg_sscratch___d237) != DEF_rg_sscratch___d237)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sscratch___d237, 64u);
	backing.DEF_rg_sscratch___d237 = DEF_rg_sscratch___d237;
      }
      ++num;
      if ((backing.DEF_rg_state___d1) != DEF_rg_state___d1)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_state___d1, 1u);
	backing.DEF_rg_state___d1 = DEF_rg_state___d1;
      }
      ++num;
      if ((backing.DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236) != DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236, 64u);
	backing.DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236 = DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236;
      }
      ++num;
      if ((backing.DEF_rg_stvec_33_BIT_0___d235) != DEF_rg_stvec_33_BIT_0___d235)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_stvec_33_BIT_0___d235, 1u);
	backing.DEF_rg_stvec_33_BIT_0___d235 = DEF_rg_stvec_33_BIT_0___d235;
      }
      ++num;
      if ((backing.DEF_rg_stvec___d233) != DEF_rg_stvec___d233)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_stvec___d233, 63u);
	backing.DEF_rg_stvec___d233 = DEF_rg_stvec___d233;
      }
      ++num;
      if ((backing.DEF_rg_tdata1___d273) != DEF_rg_tdata1___d273)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_tdata1___d273, 64u);
	backing.DEF_rg_tdata1___d273 = DEF_rg_tdata1___d273;
      }
      ++num;
      if ((backing.DEF_rg_tdata2___d274) != DEF_rg_tdata2___d274)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_tdata2___d274, 64u);
	backing.DEF_rg_tdata2___d274 = DEF_rg_tdata2___d274;
      }
      ++num;
      if ((backing.DEF_rg_tdata3___d275) != DEF_rg_tdata3___d275)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_tdata3___d275, 64u);
	backing.DEF_rg_tdata3___d275 = DEF_rg_tdata3___d275;
      }
      ++num;
      if ((backing.DEF_rg_tselect___d272) != DEF_rg_tselect___d272)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_tselect___d272, 64u);
	backing.DEF_rg_tselect___d272 = DEF_rg_tselect___d272;
      }
      ++num;
      if ((backing.DEF_status_fs__h54411) != DEF_status_fs__h54411)
      {
	vcd_write_val(sim_hdl, num, DEF_status_fs__h54411, 2u);
	backing.DEF_status_fs__h54411 = DEF_status_fs__h54411;
      }
      ++num;
      if ((backing.DEF_tval__h52021) != DEF_tval__h52021)
      {
	vcd_write_val(sim_hdl, num, DEF_tval__h52021, 64u);
	backing.DEF_tval__h52021 = DEF_tval__h52021;
      }
      ++num;
      if ((backing.DEF_tval__h55630) != DEF_tval__h55630)
      {
	vcd_write_val(sim_hdl, num, DEF_tval__h55630, 64u);
	backing.DEF_tval__h55630 = DEF_tval__h55630;
      }
      ++num;
      if ((backing.DEF_x__h22088) != DEF_x__h22088)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h22088, 2u);
	backing.DEF_x__h22088 = DEF_x__h22088;
      }
      ++num;
      if ((backing.DEF_x__h22732) != DEF_x__h22732)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h22732, 12u);
	backing.DEF_x__h22732 = DEF_x__h22732;
      }
      ++num;
      if ((backing.DEF_x__h23763) != DEF_x__h23763)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h23763, 12u);
	backing.DEF_x__h23763 = DEF_x__h23763;
      }
      ++num;
      if ((backing.DEF_x__h54400) != DEF_x__h54400)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h54400, 2u);
	backing.DEF_x__h54400 = DEF_x__h54400;
      }
      ++num;
      if ((backing.DEF_x__h59313) != DEF_x__h59313)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h59313, 4u);
	backing.DEF_x__h59313 = DEF_x__h59313;
      }
      ++num;
      if ((backing.PORT_EN_write_csr) != PORT_EN_write_csr)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_write_csr, 1u);
	backing.PORT_EN_write_csr = PORT_EN_write_csr;
      }
      ++num;
      if ((backing.PORT_csr_ret_actions) != PORT_csr_ret_actions)
      {
	vcd_write_val(sim_hdl, num, PORT_csr_ret_actions, 130u);
	backing.PORT_csr_ret_actions = PORT_csr_ret_actions;
      }
      ++num;
      if ((backing.PORT_csr_trap_actions) != PORT_csr_trap_actions)
      {
	vcd_write_val(sim_hdl, num, PORT_csr_trap_actions, 194u);
	backing.PORT_csr_trap_actions = PORT_csr_trap_actions;
      }
      ++num;
      if ((backing.PORT_mav_read_csr) != PORT_mav_read_csr)
      {
	vcd_write_val(sim_hdl, num, PORT_mav_read_csr, 65u);
	backing.PORT_mav_read_csr = PORT_mav_read_csr;
      }
      ++num;
      if ((backing.PORT_read_csr) != PORT_read_csr)
      {
	vcd_write_val(sim_hdl, num, PORT_read_csr, 65u);
	backing.PORT_read_csr = PORT_read_csr;
      }
      ++num;
      if ((backing.PORT_read_csr_port2) != PORT_read_csr_port2)
      {
	vcd_write_val(sim_hdl, num, PORT_read_csr_port2, 65u);
	backing.PORT_read_csr_port2 = PORT_read_csr_port2;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19, 1u);
      backing.DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19 = DEF_NOT_cfg_verbosity_read__7_ULE_1_8___d19;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_write_csr, 1u);
      backing.DEF_WILL_FIRE_write_csr = DEF_WILL_FIRE_write_csr;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_mcounteren_63___d264, 64u);
      backing.DEF__0_CONCAT_rg_mcounteren_63___d264 = DEF__0_CONCAT_rg_mcounteren_63___d264;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_medeleg_47___d248, 64u);
      backing.DEF__0_CONCAT_rg_medeleg_47___d248 = DEF__0_CONCAT_rg_medeleg_47___d248;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_mideleg_24___d249, 64u);
      backing.DEF__0_CONCAT_rg_mideleg_24___d249 = DEF__0_CONCAT_rg_mideleg_24___d249;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232, 64u);
      backing.DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232 = DEF__0_CONCAT_rg_mie_2_AND_0_CONCAT_rg_mideleg_24_B_ETC___d232;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_mie_2___d23, 64u);
      backing.DEF__0_CONCAT_rg_mie_2___d23 = DEF__0_CONCAT_rg_mie_2___d23;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245, 64u);
      backing.DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245 = DEF__0_CONCAT_rg_mip_4_AND_0_CONCAT_rg_mideleg_24_B_ETC___d245;
      vcd_write_val(sim_hdl, num++, DEF__read_base__h23741, 62u);
      backing.DEF__read_base__h23741 = DEF__read_base__h23741;
      vcd_write_val(sim_hdl, num++, DEF__read_base__h26196, 62u);
      backing.DEF__read_base__h26196 = DEF__read_base__h26196;
      vcd_write_val(sim_hdl, num++, DEF__read_exc_code__h23753, 4u);
      backing.DEF__read_exc_code__h23753 = DEF__read_exc_code__h23753;
      vcd_write_val(sim_hdl, num++, DEF__read_exc_code__h26220, 4u);
      backing.DEF__read_exc_code__h26220 = DEF__read_exc_code__h26220;
      vcd_write_val(sim_hdl, num++, DEF__read_interrupt__h23752, 1u);
      backing.DEF__read_interrupt__h23752 = DEF__read_interrupt__h23752;
      vcd_write_val(sim_hdl, num++, DEF__read_interrupt__h26219, 1u);
      backing.DEF__read_interrupt__h26219 = DEF__read_interrupt__h26219;
      vcd_write_val(sim_hdl, num++, DEF__read_mprv__h22049, 1u);
      backing.DEF__read_mprv__h22049 = DEF__read_mprv__h22049;
      vcd_write_val(sim_hdl, num++, DEF__read_sxl__h22042, 2u);
      backing.DEF__read_sxl__h22042 = DEF__read_sxl__h22042;
      vcd_write_val(sim_hdl, num++, DEF__read_uxl__h22043, 2u);
      backing.DEF__read_uxl__h22043 = DEF__read_uxl__h22043;
      vcd_write_val(sim_hdl, num++, DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346, 66u);
      backing.DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346 = DEF_csr_trap_actions_interrupt_CONCAT_0_CONCAT_csr_ETC___d1346;
      vcd_write_val(sim_hdl, num++, DEF_mask__h42150, 12u);
      backing.DEF_mask__h42150 = DEF_mask__h42150;
      vcd_write_val(sim_hdl, num++, DEF_medeleg__h58261, 16u);
      backing.DEF_medeleg__h58261 = DEF_medeleg__h58261;
      vcd_write_val(sim_hdl, num++, DEF_mideleg__h58262, 12u);
      backing.DEF_mideleg__h58262 = DEF_mideleg__h58262;
      vcd_write_val(sim_hdl, num++, DEF_mstatus_spp__h58430, 2u);
      backing.DEF_mstatus_spp__h58430 = DEF_mstatus_spp__h58430;
      vcd_write_val(sim_hdl, num++, DEF_next_pc___1__h60820, 64u);
      backing.DEF_next_pc___1__h60820 = DEF_next_pc___1__h60820;
      vcd_write_val(sim_hdl, num++, DEF_next_pc__h60811, 64u);
      backing.DEF_next_pc__h60811 = DEF_next_pc__h60811;
      vcd_write_val(sim_hdl, num++, DEF_old_mip_w__h9578, 64u);
      backing.DEF_old_mip_w__h9578 = DEF_old_mip_w__h9578;
      vcd_write_val(sim_hdl, num++, DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270, 64u);
      backing.DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270 = DEF_rg_mcause_67_BIT_4_68_CONCAT_0_CONCAT_rg_mcaus_ETC___d270;
      vcd_write_val(sim_hdl, num++, DEF_rg_mcause___d267, 5u);
      backing.DEF_rg_mcause___d267 = DEF_rg_mcause___d267;
      vcd_write_val(sim_hdl, num++, DEF_rg_mcounteren___d263, 3u);
      backing.DEF_rg_mcounteren___d263 = DEF_rg_mcounteren___d263;
      vcd_write_val(sim_hdl, num++, DEF_rg_mcycle___d3, 64u);
      backing.DEF_rg_mcycle___d3 = DEF_rg_mcycle___d3;
      vcd_write_val(sim_hdl, num++, DEF_rg_mideleg_24_BITS_5_TO_4___d227, 2u);
      backing.DEF_rg_mideleg_24_BITS_5_TO_4___d227 = DEF_rg_mideleg_24_BITS_5_TO_4___d227;
      vcd_write_val(sim_hdl, num++, DEF_rg_mideleg_24_BITS_9_TO_8___d225, 2u);
      backing.DEF_rg_mideleg_24_BITS_9_TO_8___d225 = DEF_rg_mideleg_24_BITS_9_TO_8___d225;
      vcd_write_val(sim_hdl, num++, DEF_rg_mideleg_BITS_1_TO_0___h43302, 2u);
      backing.DEF_rg_mideleg_BITS_1_TO_0___h43302 = DEF_rg_mideleg_BITS_1_TO_0___h43302;
      vcd_write_val(sim_hdl, num++, DEF_rg_mie___d22, 12u);
      backing.DEF_rg_mie___d22 = DEF_rg_mie___d22;
      vcd_write_val(sim_hdl, num++, DEF_rg_minstret___d10, 64u);
      backing.DEF_rg_minstret___d10 = DEF_rg_minstret___d10;
      vcd_write_val(sim_hdl, num++, DEF_rg_mip___d14, 12u);
      backing.DEF_rg_mip___d14 = DEF_rg_mip___d14;
      vcd_write_val(sim_hdl, num++, DEF_rg_mscratch___d265, 64u);
      backing.DEF_rg_mscratch___d265 = DEF_rg_mscratch___d265;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BITS_15_TO_12___d213, 4u);
      backing.DEF_rg_mstatus_05_BITS_15_TO_12___d213 = DEF_rg_mstatus_05_BITS_15_TO_12___d213;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210, 1u);
      backing.DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210 = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d210;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222, 64u);
      backing.DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222 = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d222;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258, 64u);
      backing.DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258 = DEF_rg_mstatus_05_BITS_15_TO_14_06_EQ_0x3_07_OR_rg_ETC___d258;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BITS_18_TO_17___d212, 2u);
      backing.DEF_rg_mstatus_05_BITS_18_TO_17___d212 = DEF_rg_mstatus_05_BITS_18_TO_17___d212;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BITS_21_TO_12___d1335, 10u);
      backing.DEF_rg_mstatus_05_BITS_21_TO_12___d1335 = DEF_rg_mstatus_05_BITS_21_TO_12___d1335;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BITS_25_TO_12___d1171, 14u);
      backing.DEF_rg_mstatus_05_BITS_25_TO_12___d1171 = DEF_rg_mstatus_05_BITS_25_TO_12___d1171;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BITS_25_TO_22___d253, 4u);
      backing.DEF_rg_mstatus_05_BITS_25_TO_22___d253 = DEF_rg_mstatus_05_BITS_25_TO_22___d253;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BIT_0___d1182, 1u);
      backing.DEF_rg_mstatus_05_BIT_0___d1182 = DEF_rg_mstatus_05_BIT_0___d1182;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BIT_1___d1053, 1u);
      backing.DEF_rg_mstatus_05_BIT_1___d1053 = DEF_rg_mstatus_05_BIT_1___d1053;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BIT_2___d1183, 1u);
      backing.DEF_rg_mstatus_05_BIT_2___d1183 = DEF_rg_mstatus_05_BIT_2___d1183;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BIT_3___d1184, 1u);
      backing.DEF_rg_mstatus_05_BIT_3___d1184 = DEF_rg_mstatus_05_BIT_3___d1184;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BIT_4___d1196, 1u);
      backing.DEF_rg_mstatus_05_BIT_4___d1196 = DEF_rg_mstatus_05_BIT_4___d1196;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BIT_5___d1052, 1u);
      backing.DEF_rg_mstatus_05_BIT_5___d1052 = DEF_rg_mstatus_05_BIT_5___d1052;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BIT_6___d1190, 1u);
      backing.DEF_rg_mstatus_05_BIT_6___d1190 = DEF_rg_mstatus_05_BIT_6___d1190;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BIT_7___d1187, 1u);
      backing.DEF_rg_mstatus_05_BIT_7___d1187 = DEF_rg_mstatus_05_BIT_7___d1187;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus_05_BIT_8___d214, 1u);
      backing.DEF_rg_mstatus_05_BIT_8___d214 = DEF_rg_mstatus_05_BIT_8___d214;
      vcd_write_val(sim_hdl, num++, DEF_rg_mstatus___d205, 26u);
      backing.DEF_rg_mstatus___d205 = DEF_rg_mstatus___d205;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262, 64u);
      backing.DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262 = DEF_rg_mtvec_59_BITS_62_TO_1_60_CONCAT_0b0_CONCAT__ETC___d262;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtvec_59_BIT_0___d261, 1u);
      backing.DEF_rg_mtvec_59_BIT_0___d261 = DEF_rg_mtvec_59_BIT_0___d261;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtvec___d259, 63u);
      backing.DEF_rg_mtvec___d259 = DEF_rg_mtvec___d259;
      vcd_write_val(sim_hdl, num++, DEF_rg_satp___d246, 64u);
      backing.DEF_rg_satp___d246 = DEF_rg_satp___d246;
      vcd_write_val(sim_hdl, num++, DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242, 64u);
      backing.DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242 = DEF_rg_scause_39_BIT_4_40_CONCAT_0_CONCAT_rg_scaus_ETC___d242;
      vcd_write_val(sim_hdl, num++, DEF_rg_scause___d239, 5u);
      backing.DEF_rg_scause___d239 = DEF_rg_scause___d239;
      vcd_write_val(sim_hdl, num++, DEF_rg_sscratch___d237, 64u);
      backing.DEF_rg_sscratch___d237 = DEF_rg_sscratch___d237;
      vcd_write_val(sim_hdl, num++, DEF_rg_state___d1, 1u);
      backing.DEF_rg_state___d1 = DEF_rg_state___d1;
      vcd_write_val(sim_hdl, num++, DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236, 64u);
      backing.DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236 = DEF_rg_stvec_33_BITS_62_TO_1_34_CONCAT_0b0_CONCAT__ETC___d236;
      vcd_write_val(sim_hdl, num++, DEF_rg_stvec_33_BIT_0___d235, 1u);
      backing.DEF_rg_stvec_33_BIT_0___d235 = DEF_rg_stvec_33_BIT_0___d235;
      vcd_write_val(sim_hdl, num++, DEF_rg_stvec___d233, 63u);
      backing.DEF_rg_stvec___d233 = DEF_rg_stvec___d233;
      vcd_write_val(sim_hdl, num++, DEF_rg_tdata1___d273, 64u);
      backing.DEF_rg_tdata1___d273 = DEF_rg_tdata1___d273;
      vcd_write_val(sim_hdl, num++, DEF_rg_tdata2___d274, 64u);
      backing.DEF_rg_tdata2___d274 = DEF_rg_tdata2___d274;
      vcd_write_val(sim_hdl, num++, DEF_rg_tdata3___d275, 64u);
      backing.DEF_rg_tdata3___d275 = DEF_rg_tdata3___d275;
      vcd_write_val(sim_hdl, num++, DEF_rg_tselect___d272, 64u);
      backing.DEF_rg_tselect___d272 = DEF_rg_tselect___d272;
      vcd_write_val(sim_hdl, num++, DEF_status_fs__h54411, 2u);
      backing.DEF_status_fs__h54411 = DEF_status_fs__h54411;
      vcd_write_val(sim_hdl, num++, DEF_tval__h52021, 64u);
      backing.DEF_tval__h52021 = DEF_tval__h52021;
      vcd_write_val(sim_hdl, num++, DEF_tval__h55630, 64u);
      backing.DEF_tval__h55630 = DEF_tval__h55630;
      vcd_write_val(sim_hdl, num++, DEF_x__h22088, 2u);
      backing.DEF_x__h22088 = DEF_x__h22088;
      vcd_write_val(sim_hdl, num++, DEF_x__h22732, 12u);
      backing.DEF_x__h22732 = DEF_x__h22732;
      vcd_write_val(sim_hdl, num++, DEF_x__h23763, 12u);
      backing.DEF_x__h23763 = DEF_x__h23763;
      vcd_write_val(sim_hdl, num++, DEF_x__h54400, 2u);
      backing.DEF_x__h54400 = DEF_x__h54400;
      vcd_write_val(sim_hdl, num++, DEF_x__h59313, 4u);
      backing.DEF_x__h59313 = DEF_x__h59313;
      vcd_write_val(sim_hdl, num++, PORT_EN_write_csr, 1u);
      backing.PORT_EN_write_csr = PORT_EN_write_csr;
      vcd_write_val(sim_hdl, num++, PORT_csr_ret_actions, 130u);
      backing.PORT_csr_ret_actions = PORT_csr_ret_actions;
      vcd_write_val(sim_hdl, num++, PORT_csr_trap_actions, 194u);
      backing.PORT_csr_trap_actions = PORT_csr_trap_actions;
      vcd_write_val(sim_hdl, num++, PORT_mav_read_csr, 65u);
      backing.PORT_mav_read_csr = PORT_mav_read_csr;
      vcd_write_val(sim_hdl, num++, PORT_read_csr, 65u);
      backing.PORT_read_csr = PORT_read_csr;
      vcd_write_val(sim_hdl, num++, PORT_read_csr_port2, 65u);
      backing.PORT_read_csr_port2 = PORT_read_csr_port2;
    }
}

void MOD_mkCSR_RegFile::vcd_prims(tVCDDumpType dt, MOD_mkCSR_RegFile &backing)
{
  INST_cfg_verbosity.dump_VCD(dt, backing.INST_cfg_verbosity);
  INST_f_ei_reqs.dump_VCD(dt, backing.INST_f_ei_reqs);
  INST_f_reset_rsps.dump_VCD(dt, backing.INST_f_reset_rsps);
  INST_f_si_reqs.dump_VCD(dt, backing.INST_f_si_reqs);
  INST_f_ti_reqs.dump_VCD(dt, backing.INST_f_ti_reqs);
  INST_pw_minstret_incr.dump_VCD(dt, backing.INST_pw_minstret_incr);
  INST_rg_dcsr.dump_VCD(dt, backing.INST_rg_dcsr);
  INST_rg_dpc.dump_VCD(dt, backing.INST_rg_dpc);
  INST_rg_dscratch0.dump_VCD(dt, backing.INST_rg_dscratch0);
  INST_rg_dscratch1.dump_VCD(dt, backing.INST_rg_dscratch1);
  INST_rg_mcause.dump_VCD(dt, backing.INST_rg_mcause);
  INST_rg_mcounteren.dump_VCD(dt, backing.INST_rg_mcounteren);
  INST_rg_mcycle.dump_VCD(dt, backing.INST_rg_mcycle);
  INST_rg_medeleg.dump_VCD(dt, backing.INST_rg_medeleg);
  INST_rg_mepc.dump_VCD(dt, backing.INST_rg_mepc);
  INST_rg_mideleg.dump_VCD(dt, backing.INST_rg_mideleg);
  INST_rg_mie.dump_VCD(dt, backing.INST_rg_mie);
  INST_rg_minstret.dump_VCD(dt, backing.INST_rg_minstret);
  INST_rg_mip.dump_VCD(dt, backing.INST_rg_mip);
  INST_rg_mscratch.dump_VCD(dt, backing.INST_rg_mscratch);
  INST_rg_mstatus.dump_VCD(dt, backing.INST_rg_mstatus);
  INST_rg_mtval.dump_VCD(dt, backing.INST_rg_mtval);
  INST_rg_mtvec.dump_VCD(dt, backing.INST_rg_mtvec);
  INST_rg_satp.dump_VCD(dt, backing.INST_rg_satp);
  INST_rg_scause.dump_VCD(dt, backing.INST_rg_scause);
  INST_rg_sepc.dump_VCD(dt, backing.INST_rg_sepc);
  INST_rg_sscratch.dump_VCD(dt, backing.INST_rg_sscratch);
  INST_rg_state.dump_VCD(dt, backing.INST_rg_state);
  INST_rg_stval.dump_VCD(dt, backing.INST_rg_stval);
  INST_rg_stvec.dump_VCD(dt, backing.INST_rg_stvec);
  INST_rg_tdata1.dump_VCD(dt, backing.INST_rg_tdata1);
  INST_rg_tdata2.dump_VCD(dt, backing.INST_rg_tdata2);
  INST_rg_tdata3.dump_VCD(dt, backing.INST_rg_tdata3);
  INST_rg_tselect.dump_VCD(dt, backing.INST_rg_tselect);
  INST_rw_mcycle.dump_VCD(dt, backing.INST_rw_mcycle);
  INST_rw_minstret.dump_VCD(dt, backing.INST_rw_minstret);
}
