<profile>

<section name = "Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_43_2'" level="0">
<item name = "Date">Mon Aug 12 18:54:25 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">getTanhDouble</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.907 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1007, 1007, 5.035 us, 5.035 us, 1007, 1007, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_43_2">1005, 1005, 7, 1, 1, 1000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 191, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 487, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln43_fu_108_p2">+, 0, 0, 13, 10, 1</column>
<column name="results_1_fu_209_p2">+, 0, 0, 13, 10, 10</column>
<column name="and_ln44_1_fu_200_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln44_fu_194_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln43_fu_102_p2">icmp, 0, 0, 13, 10, 6</column>
<column name="icmp_ln44_1_fu_165_p2">icmp, 0, 0, 59, 52, 1</column>
<column name="icmp_ln44_2_fu_171_p2">icmp, 0, 0, 12, 11, 2</column>
<column name="icmp_ln44_3_fu_177_p2">icmp, 0, 0, 59, 52, 1</column>
<column name="icmp_ln44_fu_159_p2">icmp, 0, 0, 12, 11, 2</column>
<column name="or_ln44_1_fu_190_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln44_fu_186_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 10, 20</column>
<column name="i_fu_48">9, 2, 10, 20</column>
<column name="results_fu_44">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_load_reg_259">64, 0, 64, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="gold_load_reg_253">64, 0, 64, 0</column>
<column name="i_fu_48">10, 0, 10, 0</column>
<column name="icmp_ln43_reg_239">1, 0, 1, 0</column>
<column name="icmp_ln44_1_reg_270">1, 0, 1, 0</column>
<column name="icmp_ln44_2_reg_275">1, 0, 1, 0</column>
<column name="icmp_ln44_3_reg_280">1, 0, 1, 0</column>
<column name="icmp_ln44_reg_265">1, 0, 1, 0</column>
<column name="results_fu_44">10, 0, 10, 0</column>
<column name="tmp_6_reg_285">1, 0, 1, 0</column>
<column name="icmp_ln43_reg_239">64, 32, 1, 0</column>
<column name="icmp_ln44_1_reg_270">64, 32, 1, 0</column>
<column name="icmp_ln44_2_reg_275">64, 32, 1, 0</column>
<column name="icmp_ln44_3_reg_280">64, 32, 1, 0</column>
<column name="icmp_ln44_reg_265">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_43_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_43_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_43_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_43_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_43_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_43_2, return value</column>
<column name="grp_fu_110_p_din0">out, 64, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_43_2, return value</column>
<column name="grp_fu_110_p_din1">out, 64, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_43_2, return value</column>
<column name="grp_fu_110_p_opcode">out, 5, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_43_2, return value</column>
<column name="grp_fu_110_p_dout0">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_43_2, return value</column>
<column name="grp_fu_110_p_ce">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_43_2, return value</column>
<column name="gold_address0">out, 10, ap_memory, gold, array</column>
<column name="gold_ce0">out, 1, ap_memory, gold, array</column>
<column name="gold_q0">in, 64, ap_memory, gold, array</column>
<column name="A_address0">out, 10, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 64, ap_memory, A, array</column>
<column name="results_out">out, 10, ap_vld, results_out, pointer</column>
<column name="results_out_ap_vld">out, 1, ap_vld, results_out, pointer</column>
</table>
</item>
</section>
</profile>
