D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question2\fifo2x8\synthesis   -part M2S010  -package VF400  -grade STD    -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question2\fifo2x8\synthesis\synlog\report\fifo2x8_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.fifo2x8  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question2\fifo2x8\synthesis\scratchproject.prs  -multisrs  -ovm  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question2\fifo2x8\synthesis\fifo2x8.vm   -freq 100.000   -tcl  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question2\fifo2x8\designer\fifo2x8\synthesis.fdc  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question2\fifo2x8\synthesis\synwork\fifo2x8_prem.srd  -sap  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question2\fifo2x8\synthesis\fifo2x8.sap  -otap  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question2\fifo2x8\synthesis\fifo2x8.tap  -omap  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question2\fifo2x8\synthesis\fifo2x8.map  -devicelib  D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question2\fifo2x8\synthesis\syntmp\fifo2x8.plg  -osyn  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question2\fifo2x8\synthesis\fifo2x8.srm  -prjdir  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question2\fifo2x8\synthesis\  -prjname  fifo2x8_syn  -log  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question2\fifo2x8\synthesis\synlog\fifo2x8_fpga_mapper.srr  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package VF400 -grade STD -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\fifo2x8_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.fifo2x8 -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\fifo2x8.vm -freq 100.000 -tcl ..\..\designer\fifo2x8\synthesis.fdc ..\synwork\fifo2x8_prem.srd -sap ..\fifo2x8.sap -otap ..\fifo2x8.tap -omap ..\fifo2x8.map -devicelib D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v -ologparam fifo2x8.plg -osyn ..\fifo2x8.srm -prjdir ..\ -prjname fifo2x8_syn -log ..\synlog\fifo2x8_fpga_mapper.srr -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\scratchproject.prs|io:o|time:1702251124|size:2424|exec:0|csum:
file:..\fifo2x8.vm|io:o|time:1702254231|size:13711|exec:0|csum:
file:..\..\designer\fifo2x8\synthesis.fdc|io:i|time:1702254224|size:54|exec:0|csum:FBF4B5197103DCFCD4A72D178719DFC4
file:..\synwork\fifo2x8_prem.srd|io:i|time:1702254228|size:4160|exec:0|csum:32B0A47E66C507AD29AF48EF0ED381E3
file:..\fifo2x8.sap|io:o|time:1702254229|size:617|exec:0|csum:
file:..\fifo2x8.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\fifo2x8.map|io:o|time:1702254232|size:28|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1604390290|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:fifo2x8.plg|io:o|time:1702254232|size:653|exec:0|csum:
file:..\fifo2x8.srm|io:o|time:1702254231|size:9912|exec:0|csum:
file:..\synlog\fifo2x8_fpga_mapper.srr|io:o|time:1702254232|size:18590|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe|io:i|time:1604390270|size:42820608|exec:1|csum:39CFAC34BBF814CB465BAE1969F6836F
