<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/dc/dcn31/dcn31_hpo_dp_stream_encoder.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/dc/dcn31</a> - dcn31_hpo_dp_stream_encoder.c<span style="font-size: 80%;"> (source / <a href="dcn31_hpo_dp_stream_encoder.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">242</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">17</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2019 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  *  and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: AMD</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  */</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;dc_bios_types.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;dcn31_hpo_dp_stream_encoder.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;reg_helper.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;dc_link.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #define DC_LOGGER \</a>
<a name="32"><span class="lineNum">      32 </span>            :                 enc3-&gt;base.ctx-&gt;logger</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : #define REG(reg)\</a>
<a name="35"><span class="lineNum">      35 </span>            :         (enc3-&gt;regs-&gt;reg)</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : #undef FN</a>
<a name="38"><span class="lineNum">      38 </span>            : #define FN(reg_name, field_name) \</a>
<a name="39"><span class="lineNum">      39 </span>            :         enc3-&gt;hpo_se_shift-&gt;field_name, enc3-&gt;hpo_se_mask-&gt;field_name</a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            : #define CTX \</a>
<a name="42"><span class="lineNum">      42 </span>            :         enc3-&gt;base.ctx</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span>            : enum dp2_pixel_encoding {</a>
<a name="46"><span class="lineNum">      46 </span>            :         DP_SYM32_ENC_PIXEL_ENCODING_RGB_YCBCR444,</a>
<a name="47"><span class="lineNum">      47 </span>            :         DP_SYM32_ENC_PIXEL_ENCODING_YCBCR422,</a>
<a name="48"><span class="lineNum">      48 </span>            :         DP_SYM32_ENC_PIXEL_ENCODING_YCBCR420,</a>
<a name="49"><span class="lineNum">      49 </span>            :         DP_SYM32_ENC_PIXEL_ENCODING_Y_ONLY</a>
<a name="50"><span class="lineNum">      50 </span>            : };</a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span>            : enum dp2_uncompressed_component_depth {</a>
<a name="53"><span class="lineNum">      53 </span>            :         DP_SYM32_ENC_COMPONENT_DEPTH_6BPC,</a>
<a name="54"><span class="lineNum">      54 </span>            :         DP_SYM32_ENC_COMPONENT_DEPTH_8BPC,</a>
<a name="55"><span class="lineNum">      55 </span>            :         DP_SYM32_ENC_COMPONENT_DEPTH_10BPC,</a>
<a name="56"><span class="lineNum">      56 </span>            :         DP_SYM32_ENC_COMPONENT_DEPTH_12BPC</a>
<a name="57"><span class="lineNum">      57 </span>            : };</a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_enable_stream(</span></a>
<a name="61"><span class="lineNum">      61 </span>            :                 struct hpo_dp_stream_encoder *enc)</a>
<a name="62"><span class="lineNum">      62 </span>            : {</a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            :         /* Enable all clocks in the DP_STREAM_ENC */</a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_STREAM_ENC_CLOCK_CONTROL,</span></a>
<a name="67"><span class="lineNum">      67 </span>            :                         DP_STREAM_ENC_CLOCK_EN, 1);</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            :         /* Assert reset to the DP_SYM32_ENC logic */</a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_CONTROL,</span></a>
<a name="71"><span class="lineNum">      71 </span>            :                         DP_SYM32_ENC_RESET, 1);</a>
<a name="72"><span class="lineNum">      72 </span>            :         /* Wait for reset to complete (to assert) */</a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :         REG_WAIT(DP_SYM32_ENC_CONTROL,</span></a>
<a name="74"><span class="lineNum">      74 </span>            :                         DP_SYM32_ENC_RESET_DONE, 1,</a>
<a name="75"><span class="lineNum">      75 </span>            :                         1, 10);</a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span>            :         /* De-assert reset to the DP_SYM32_ENC logic */</a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_CONTROL,</span></a>
<a name="79"><span class="lineNum">      79 </span>            :                         DP_SYM32_ENC_RESET, 0);</a>
<a name="80"><span class="lineNum">      80 </span>            :         /* Wait for reset to de-assert */</a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :         REG_WAIT(DP_SYM32_ENC_CONTROL,</span></a>
<a name="82"><span class="lineNum">      82 </span>            :                         DP_SYM32_ENC_RESET_DONE, 0,</a>
<a name="83"><span class="lineNum">      83 </span>            :                         1, 10);</a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span>            :         /* Enable idle pattern generation */</a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_CONTROL,</span></a>
<a name="87"><span class="lineNum">      87 </span>            :                         DP_SYM32_ENC_ENABLE, 1);</a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 : }</span></a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_dp_unblank(</span></a>
<a name="91"><span class="lineNum">      91 </span>            :                 struct hpo_dp_stream_encoder *enc,</a>
<a name="92"><span class="lineNum">      92 </span>            :                 uint32_t stream_source)</a>
<a name="93"><span class="lineNum">      93 </span>            : {</a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span>            :         /* Set the input mux for video stream source */</a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_STREAM_ENC_INPUT_MUX_CONTROL,</span></a>
<a name="98"><span class="lineNum">      98 </span>            :                         DP_STREAM_ENC_INPUT_MUX_PIXEL_STREAM_SOURCE_SEL, stream_source);</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            :         /* Enable video transmission in main framer */</a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_VID_STREAM_CONTROL,</span></a>
<a name="102"><span class="lineNum">     102 </span>            :                         VID_STREAM_ENABLE, 1);</a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span>            :         /* Reset and Enable Pixel to Symbol FIFO */</a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_VID_FIFO_CONTROL,</span></a>
<a name="106"><span class="lineNum">     106 </span>            :                         PIXEL_TO_SYMBOL_FIFO_RESET, 1);</a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :         REG_WAIT(DP_SYM32_ENC_VID_FIFO_CONTROL,</span></a>
<a name="108"><span class="lineNum">     108 </span>            :                         PIXEL_TO_SYMBOL_FIFO_RESET_DONE, 1,</a>
<a name="109"><span class="lineNum">     109 </span>            :                         1, 10);</a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_VID_FIFO_CONTROL,</span></a>
<a name="111"><span class="lineNum">     111 </span>            :                         PIXEL_TO_SYMBOL_FIFO_RESET, 0);</a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 :         REG_WAIT(DP_SYM32_ENC_VID_FIFO_CONTROL, /* Disable Clock Ramp Adjuster FIFO */</span></a>
<a name="113"><span class="lineNum">     113 </span>            :                         PIXEL_TO_SYMBOL_FIFO_RESET_DONE, 0,</a>
<a name="114"><span class="lineNum">     114 </span>            :                         1, 10);</a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_VID_FIFO_CONTROL,</span></a>
<a name="116"><span class="lineNum">     116 </span>            :                         PIXEL_TO_SYMBOL_FIFO_ENABLE, 1);</a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span>            :         /* Reset and Enable Clock Ramp Adjuster FIFO */</a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0,</span></a>
<a name="120"><span class="lineNum">     120 </span>            :                         FIFO_RESET, 1);</a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :         REG_WAIT(DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0,</span></a>
<a name="122"><span class="lineNum">     122 </span>            :                         FIFO_RESET_DONE, 1,</a>
<a name="123"><span class="lineNum">     123 </span>            :                         1, 10);</a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0,</span></a>
<a name="125"><span class="lineNum">     125 </span>            :                         FIFO_RESET, 0);</a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 :         REG_WAIT(DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0,</span></a>
<a name="127"><span class="lineNum">     127 </span>            :                         FIFO_RESET_DONE, 0,</a>
<a name="128"><span class="lineNum">     128 </span>            :                         1, 10);</a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span>            :         /* For Debug -- Enable CRC */</a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(DP_SYM32_ENC_VID_CRC_CONTROL,</span></a>
<a name="132"><span class="lineNum">     132 </span>            :                         CRC_ENABLE, 1,</a>
<a name="133"><span class="lineNum">     133 </span>            :                         CRC_CONT_MODE_ENABLE, 1);</a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0,</span></a>
<a name="136"><span class="lineNum">     136 </span>            :                         FIFO_ENABLE, 1);</a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 : }</span></a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_dp_blank(</span></a>
<a name="140"><span class="lineNum">     140 </span>            :                 struct hpo_dp_stream_encoder *enc)</a>
<a name="141"><span class="lineNum">     141 </span>            : {</a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="143"><span class="lineNum">     143 </span>            : </a>
<a name="144"><span class="lineNum">     144 </span>            :         /* Disable video transmission */</a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_VID_STREAM_CONTROL,</span></a>
<a name="146"><span class="lineNum">     146 </span>            :                         VID_STREAM_ENABLE, 0);</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :         /* Wait for video stream transmission disabled</a>
<a name="149"><span class="lineNum">     149 </span>            :          * Larger delay to wait until VBLANK - use max retry of</a>
<a name="150"><span class="lineNum">     150 </span>            :          * 10us*5000=50ms. This covers 41.7ms of minimum 24 Hz mode +</a>
<a name="151"><span class="lineNum">     151 </span>            :          * a little more because we may not trust delay accuracy.</a>
<a name="152"><span class="lineNum">     152 </span>            :          */</a>
<a name="153"><span class="lineNum">     153 </span>            :         //REG_WAIT(DP_SYM32_ENC_VID_STREAM_CONTROL,</a>
<a name="154"><span class="lineNum">     154 </span>            :         //              VID_STREAM_STATUS, 0,</a>
<a name="155"><span class="lineNum">     155 </span>            :         //              10, 5000);</a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span>            :         /* Disable SDP tranmission */</a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_SDP_CONTROL,</span></a>
<a name="159"><span class="lineNum">     159 </span>            :                         SDP_STREAM_ENABLE, 0);</a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span>            :         /* Disable Pixel to Symbol FIFO */</a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_VID_FIFO_CONTROL,</span></a>
<a name="163"><span class="lineNum">     163 </span>            :                         PIXEL_TO_SYMBOL_FIFO_ENABLE, 0);</a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span>            :         /* Disable Clock Ramp Adjuster FIFO */</a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0,</span></a>
<a name="167"><span class="lineNum">     167 </span>            :                         FIFO_ENABLE, 0);</a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 : }</span></a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_disable(</span></a>
<a name="171"><span class="lineNum">     171 </span>            :                 struct hpo_dp_stream_encoder *enc)</a>
<a name="172"><span class="lineNum">     172 </span>            : {</a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span>            :         /* Disable DP_SYM32_ENC */</a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_CONTROL,</span></a>
<a name="177"><span class="lineNum">     177 </span>            :                         DP_SYM32_ENC_ENABLE, 0);</a>
<a name="178"><span class="lineNum">     178 </span>            : </a>
<a name="179"><span class="lineNum">     179 </span>            :         /* Disable clocks in the DP_STREAM_ENC */</a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_STREAM_ENC_CLOCK_CONTROL,</span></a>
<a name="181"><span class="lineNum">     181 </span>            :                         DP_STREAM_ENC_CLOCK_EN, 0);</a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 : }</span></a>
<a name="183"><span class="lineNum">     183 </span>            : </a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_set_stream_attribute(</span></a>
<a name="185"><span class="lineNum">     185 </span>            :                 struct hpo_dp_stream_encoder *enc,</a>
<a name="186"><span class="lineNum">     186 </span>            :                 struct dc_crtc_timing *crtc_timing,</a>
<a name="187"><span class="lineNum">     187 </span>            :                 enum dc_color_space output_color_space,</a>
<a name="188"><span class="lineNum">     188 </span>            :                 bool use_vsc_sdp_for_colorimetry,</a>
<a name="189"><span class="lineNum">     189 </span>            :                 bool compressed_format,</a>
<a name="190"><span class="lineNum">     190 </span>            :                 bool double_buffer_en)</a>
<a name="191"><span class="lineNum">     191 </span>            : {</a>
<a name="192"><span class="lineNum">     192 </span>            :         enum dp2_pixel_encoding pixel_encoding;</a>
<a name="193"><span class="lineNum">     193 </span>            :         enum dp2_uncompressed_component_depth component_depth;</a>
<a name="194"><span class="lineNum">     194 </span>            :         uint32_t h_active_start;</a>
<a name="195"><span class="lineNum">     195 </span>            :         uint32_t v_active_start;</a>
<a name="196"><span class="lineNum">     196 </span>            :         uint32_t h_blank;</a>
<a name="197"><span class="lineNum">     197 </span>            :         uint32_t h_back_porch;</a>
<a name="198"><span class="lineNum">     198 </span>            :         uint32_t h_width;</a>
<a name="199"><span class="lineNum">     199 </span>            :         uint32_t v_height;</a>
<a name="200"><span class="lineNum">     200 </span>            :         unsigned long long v_freq;</a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         uint8_t misc0 = 0;</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 :         uint8_t misc1 = 0;</span></a>
<a name="203"><span class="lineNum">     203 </span>            :         uint8_t hsp;</a>
<a name="204"><span class="lineNum">     204 </span>            :         uint8_t vsp;</a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :         struct dc_crtc_timing hw_crtc_timing = *crtc_timing;</span></a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span>            :         /* MISC0[0]   = 0    video and link clocks are asynchronous</a>
<a name="210"><span class="lineNum">     210 </span>            :          * MISC1[0]   = 0    interlace not supported</a>
<a name="211"><span class="lineNum">     211 </span>            :          * MISC1[2:1] = 0    stereo field is handled by hardware</a>
<a name="212"><span class="lineNum">     212 </span>            :          * MISC1[5:3] = 0    Reserved</a>
<a name="213"><span class="lineNum">     213 </span>            :          */</a>
<a name="214"><span class="lineNum">     214 </span>            : </a>
<a name="215"><span class="lineNum">     215 </span>            :         /* Interlaced not supported */</a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :         if (hw_crtc_timing.flags.INTERLACE) {</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 BREAK_TO_DEBUGGER();</span></a>
<a name="218"><span class="lineNum">     218 </span>            :         }</a>
<a name="219"><span class="lineNum">     219 </span>            : </a>
<a name="220"><span class="lineNum">     220 </span>            :         /* Double buffer enable for MSA and pixel format registers</a>
<a name="221"><span class="lineNum">     221 </span>            :          * Only double buffer for changing stream attributes for active streams</a>
<a name="222"><span class="lineNum">     222 </span>            :          * Do not double buffer when initially enabling a stream</a>
<a name="223"><span class="lineNum">     223 </span>            :          */</a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL,</span></a>
<a name="225"><span class="lineNum">     225 </span>            :                         MSA_DOUBLE_BUFFER_ENABLE, double_buffer_en);</a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL,</span></a>
<a name="227"><span class="lineNum">     227 </span>            :                         PIXEL_FORMAT_DOUBLE_BUFFER_ENABLE, double_buffer_en);</a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            :         /* Pixel Encoding */</a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         switch (hw_crtc_timing.pixel_encoding) {</span></a>
<a name="231"><span class="lineNum">     231 </span>            :         case PIXEL_ENCODING_YCBCR422:</a>
<a name="232"><span class="lineNum">     232 </span>            :                 pixel_encoding = DP_SYM32_ENC_PIXEL_ENCODING_YCBCR422;</a>
<a name="233"><span class="lineNum">     233 </span>            :                 misc0 = misc0 | 0x2;  // MISC0[2:1] = 01</a>
<a name="234"><span class="lineNum">     234 </span>            :                 break;</a>
<a name="235"><span class="lineNum">     235 </span>            :         case PIXEL_ENCODING_YCBCR444:</a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :                 pixel_encoding = DP_SYM32_ENC_PIXEL_ENCODING_RGB_YCBCR444;</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :                 misc0 = misc0 | 0x4;  // MISC0[2:1] = 10</span></a>
<a name="238"><span class="lineNum">     238 </span>            : </a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :                 if (hw_crtc_timing.flags.Y_ONLY) {</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :                         pixel_encoding =  DP_SYM32_ENC_PIXEL_ENCODING_Y_ONLY;</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :                         if (hw_crtc_timing.display_color_depth != COLOR_DEPTH_666) {</span></a>
<a name="242"><span class="lineNum">     242 </span>            :                                 /* HW testing only, no use case yet.</a>
<a name="243"><span class="lineNum">     243 </span>            :                                  * Color depth of Y-only could be</a>
<a name="244"><span class="lineNum">     244 </span>            :                                  * 8, 10, 12, 16 bits</a>
<a name="245"><span class="lineNum">     245 </span>            :                                  */</a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :                                 misc1 = misc1 | 0x80;  // MISC1[7] = 1</span></a>
<a name="247"><span class="lineNum">     247 </span>            :                         }</a>
<a name="248"><span class="lineNum">     248 </span>            :                 }</a>
<a name="249"><span class="lineNum">     249 </span>            :                 break;</a>
<a name="250"><span class="lineNum">     250 </span>            :         case PIXEL_ENCODING_YCBCR420:</a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 pixel_encoding = DP_SYM32_ENC_PIXEL_ENCODING_YCBCR420;</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :                 misc1 = misc1 | 0x40;   // MISC1[6] = 1</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="254"><span class="lineNum">     254 </span>            :         case PIXEL_ENCODING_RGB:</a>
<a name="255"><span class="lineNum">     255 </span>            :         default:</a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 pixel_encoding = DP_SYM32_ENC_PIXEL_ENCODING_RGB_YCBCR444;</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="258"><span class="lineNum">     258 </span>            :         }</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            :         /* For YCbCr420 and BT2020 Colorimetry Formats, VSC SDP shall be used.</a>
<a name="261"><span class="lineNum">     261 </span>            :          * When MISC1, bit 6, is Set to 1, a Source device uses a VSC SDP to indicate the</a>
<a name="262"><span class="lineNum">     262 </span>            :          * Pixel Encoding/Colorimetry Format and that a Sink device shall ignore MISC1, bit 7,</a>
<a name="263"><span class="lineNum">     263 </span>            :          * and MISC0, bits 7:1 (MISC1, bit 7, and MISC0, bits 7:1, become &quot;don't care&quot;).</a>
<a name="264"><span class="lineNum">     264 </span>            :          */</a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         if (use_vsc_sdp_for_colorimetry)</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 misc1 = misc1 | 0x40;</span></a>
<a name="267"><span class="lineNum">     267 </span>            :         else</a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 misc1 = misc1 &amp; ~0x40;</span></a>
<a name="269"><span class="lineNum">     269 </span>            : </a>
<a name="270"><span class="lineNum">     270 </span>            :         /* Color depth */</a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :         switch (hw_crtc_timing.display_color_depth) {</span></a>
<a name="272"><span class="lineNum">     272 </span>            :         case COLOR_DEPTH_666:</a>
<a name="273"><span class="lineNum">     273 </span>            :                 component_depth = DP_SYM32_ENC_COMPONENT_DEPTH_6BPC;</a>
<a name="274"><span class="lineNum">     274 </span>            :                 // MISC0[7:5] = 000</a>
<a name="275"><span class="lineNum">     275 </span>            :                 break;</a>
<a name="276"><span class="lineNum">     276 </span>            :         case COLOR_DEPTH_888:</a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 component_depth = DP_SYM32_ENC_COMPONENT_DEPTH_8BPC;</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :                 misc0 = misc0 | 0x20;  // MISC0[7:5] = 001</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="280"><span class="lineNum">     280 </span>            :         case COLOR_DEPTH_101010:</a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 component_depth = DP_SYM32_ENC_COMPONENT_DEPTH_10BPC;</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 misc0 = misc0 | 0x40;  // MISC0[7:5] = 010</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="284"><span class="lineNum">     284 </span>            :         case COLOR_DEPTH_121212:</a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 component_depth = DP_SYM32_ENC_COMPONENT_DEPTH_12BPC;</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 misc0 = misc0 | 0x60;  // MISC0[7:5] = 011</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="288"><span class="lineNum">     288 </span>            :         default:</a>
<a name="289"><span class="lineNum">     289 </span>            :                 component_depth = DP_SYM32_ENC_COMPONENT_DEPTH_6BPC;</a>
<a name="290"><span class="lineNum">     290 </span>            :                 break;</a>
<a name="291"><span class="lineNum">     291 </span>            :         }</a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :         REG_UPDATE_3(DP_SYM32_ENC_VID_PIXEL_FORMAT,</span></a>
<a name="294"><span class="lineNum">     294 </span>            :                         PIXEL_ENCODING_TYPE, compressed_format,</a>
<a name="295"><span class="lineNum">     295 </span>            :                         UNCOMPRESSED_PIXEL_ENCODING, pixel_encoding,</a>
<a name="296"><span class="lineNum">     296 </span>            :                         UNCOMPRESSED_COMPONENT_DEPTH, component_depth);</a>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :         switch (output_color_space) {</span></a>
<a name="299"><span class="lineNum">     299 </span>            :         case COLOR_SPACE_SRGB:</a>
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 :                 misc1 = misc1 &amp; ~0x80; /* bit7 = 0*/</span></a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="302"><span class="lineNum">     302 </span>            :         case COLOR_SPACE_SRGB_LIMITED:</a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :                 misc0 = misc0 | 0x8; /* bit3=1 */</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :                 misc1 = misc1 &amp; ~0x80; /* bit7 = 0*/</span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="306"><span class="lineNum">     306 </span>            :         case COLOR_SPACE_YCBCR601:</a>
<a name="307"><span class="lineNum">     307 </span>            :         case COLOR_SPACE_YCBCR601_LIMITED:</a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :                 misc0 = misc0 | 0x8; /* bit3=1, bit4=0 */</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 misc1 = misc1 &amp; ~0x80; /* bit7 = 0*/</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :                 if (hw_crtc_timing.pixel_encoding == PIXEL_ENCODING_YCBCR422)</span></a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :                         misc0 = misc0 | 0x2; /* bit2=0, bit1=1 */</span></a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :                 else if (hw_crtc_timing.pixel_encoding == PIXEL_ENCODING_YCBCR444)</span></a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :                         misc0 = misc0 | 0x4; /* bit2=1, bit1=0 */</span></a>
<a name="314"><span class="lineNum">     314 </span>            :                 break;</a>
<a name="315"><span class="lineNum">     315 </span>            :         case COLOR_SPACE_YCBCR709:</a>
<a name="316"><span class="lineNum">     316 </span>            :         case COLOR_SPACE_YCBCR709_LIMITED:</a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :                 misc0 = misc0 | 0x18; /* bit3=1, bit4=1 */</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :                 misc1 = misc1 &amp; ~0x80; /* bit7 = 0*/</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :                 if (hw_crtc_timing.pixel_encoding == PIXEL_ENCODING_YCBCR422)</span></a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :                         misc0 = misc0 | 0x2; /* bit2=0, bit1=1 */</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :                 else if (hw_crtc_timing.pixel_encoding == PIXEL_ENCODING_YCBCR444)</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :                         misc0 = misc0 | 0x4; /* bit2=1, bit1=0 */</span></a>
<a name="323"><span class="lineNum">     323 </span>            :                 break;</a>
<a name="324"><span class="lineNum">     324 </span>            :         case COLOR_SPACE_2020_RGB_LIMITEDRANGE:</a>
<a name="325"><span class="lineNum">     325 </span>            :         case COLOR_SPACE_2020_RGB_FULLRANGE:</a>
<a name="326"><span class="lineNum">     326 </span>            :         case COLOR_SPACE_2020_YCBCR:</a>
<a name="327"><span class="lineNum">     327 </span>            :         case COLOR_SPACE_XR_RGB:</a>
<a name="328"><span class="lineNum">     328 </span>            :         case COLOR_SPACE_MSREF_SCRGB:</a>
<a name="329"><span class="lineNum">     329 </span>            :         case COLOR_SPACE_ADOBERGB:</a>
<a name="330"><span class="lineNum">     330 </span>            :         case COLOR_SPACE_DCIP3:</a>
<a name="331"><span class="lineNum">     331 </span>            :         case COLOR_SPACE_XV_YCC_709:</a>
<a name="332"><span class="lineNum">     332 </span>            :         case COLOR_SPACE_XV_YCC_601:</a>
<a name="333"><span class="lineNum">     333 </span>            :         case COLOR_SPACE_DISPLAYNATIVE:</a>
<a name="334"><span class="lineNum">     334 </span>            :         case COLOR_SPACE_DOLBYVISION:</a>
<a name="335"><span class="lineNum">     335 </span>            :         case COLOR_SPACE_APPCTRL:</a>
<a name="336"><span class="lineNum">     336 </span>            :         case COLOR_SPACE_CUSTOMPOINTS:</a>
<a name="337"><span class="lineNum">     337 </span>            :         case COLOR_SPACE_UNKNOWN:</a>
<a name="338"><span class="lineNum">     338 </span>            :         case COLOR_SPACE_YCBCR709_BLACK:</a>
<a name="339"><span class="lineNum">     339 </span>            :                 /* do nothing */</a>
<a name="340"><span class="lineNum">     340 </span>            :                 break;</a>
<a name="341"><span class="lineNum">     341 </span>            :         }</a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span>            :         /* calculate from vesa timing parameters</a>
<a name="344"><span class="lineNum">     344 </span>            :          * h_active_start related to leading edge of sync</a>
<a name="345"><span class="lineNum">     345 </span>            :          */</a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :         h_blank = hw_crtc_timing.h_total - hw_crtc_timing.h_border_left -</span></a>
<a name="347"><span class="lineNum">     347 </span>            :                         hw_crtc_timing.h_addressable - hw_crtc_timing.h_border_right;</a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :         h_back_porch = h_blank - hw_crtc_timing.h_front_porch -</span></a>
<a name="350"><span class="lineNum">     350 </span>            :                         hw_crtc_timing.h_sync_width;</a>
<a name="351"><span class="lineNum">     351 </span>            : </a>
<a name="352"><span class="lineNum">     352 </span>            :         /* start at beginning of left border */</a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :         h_active_start = hw_crtc_timing.h_sync_width + h_back_porch;</span></a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :         v_active_start = hw_crtc_timing.v_total - hw_crtc_timing.v_border_top -</span></a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :                         hw_crtc_timing.v_addressable - hw_crtc_timing.v_border_bottom -</span></a>
<a name="357"><span class="lineNum">     357 </span>            :                         hw_crtc_timing.v_front_porch;</a>
<a name="358"><span class="lineNum">     358 </span>            : </a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :         h_width = hw_crtc_timing.h_border_left + hw_crtc_timing.h_addressable + hw_crtc_timing.h_border_right;</span></a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :         v_height = hw_crtc_timing.v_border_top + hw_crtc_timing.v_addressable + hw_crtc_timing.v_border_bottom;</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :         hsp = hw_crtc_timing.flags.HSYNC_POSITIVE_POLARITY ? 0 : 0x80;</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :         vsp = hw_crtc_timing.flags.VSYNC_POSITIVE_POLARITY ? 0 : 0x80;</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :         v_freq = hw_crtc_timing.pix_clk_100hz * 100;</span></a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span>            :         /*   MSA Packet Mapping to 32-bit Link Symbols - DP2 spec, section 2.7.4.1</a>
<a name="366"><span class="lineNum">     366 </span>            :          *</a>
<a name="367"><span class="lineNum">     367 </span>            :          *                      Lane 0           Lane 1          Lane 2         Lane 3</a>
<a name="368"><span class="lineNum">     368 </span>            :          *    MSA[0] = {             0,               0,              0,  VFREQ[47:40]}</a>
<a name="369"><span class="lineNum">     369 </span>            :          *    MSA[1] = {             0,               0,              0,  VFREQ[39:32]}</a>
<a name="370"><span class="lineNum">     370 </span>            :          *    MSA[2] = {             0,               0,              0,  VFREQ[31:24]}</a>
<a name="371"><span class="lineNum">     371 </span>            :          *    MSA[3] = {  HTotal[15:8],    HStart[15:8],   HWidth[15:8],  VFREQ[23:16]}</a>
<a name="372"><span class="lineNum">     372 </span>            :          *    MSA[4] = {  HTotal[ 7:0],    HStart[ 7:0],   HWidth[ 7:0],  VFREQ[15: 8]}</a>
<a name="373"><span class="lineNum">     373 </span>            :          *    MSA[5] = {  VTotal[15:8],    VStart[15:8],  VHeight[15:8],  VFREQ[ 7: 0]}</a>
<a name="374"><span class="lineNum">     374 </span>            :          *    MSA[6] = {  VTotal[ 7:0],    VStart[ 7:0],  VHeight[ 7:0],  MISC0[ 7: 0]}</a>
<a name="375"><span class="lineNum">     375 </span>            :          *    MSA[7] = { HSP|HSW[14:8],   VSP|VSW[14:8],              0,  MISC1[ 7: 0]}</a>
<a name="376"><span class="lineNum">     376 </span>            :          *    MSA[8] = {     HSW[ 7:0],       VSW[ 7:0],              0,             0}</a>
<a name="377"><span class="lineNum">     377 </span>            :          */</a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :         REG_SET_4(DP_SYM32_ENC_VID_MSA0, 0,</span></a>
<a name="379"><span class="lineNum">     379 </span>            :                         MSA_DATA_LANE_0, 0,</a>
<a name="380"><span class="lineNum">     380 </span>            :                         MSA_DATA_LANE_1, 0,</a>
<a name="381"><span class="lineNum">     381 </span>            :                         MSA_DATA_LANE_2, 0,</a>
<a name="382"><span class="lineNum">     382 </span>            :                         MSA_DATA_LANE_3, v_freq &gt;&gt; 40);</a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :         REG_SET_4(DP_SYM32_ENC_VID_MSA1, 0,</span></a>
<a name="385"><span class="lineNum">     385 </span>            :                         MSA_DATA_LANE_0, 0,</a>
<a name="386"><span class="lineNum">     386 </span>            :                         MSA_DATA_LANE_1, 0,</a>
<a name="387"><span class="lineNum">     387 </span>            :                         MSA_DATA_LANE_2, 0,</a>
<a name="388"><span class="lineNum">     388 </span>            :                         MSA_DATA_LANE_3, (v_freq &gt;&gt; 32) &amp; 0xff);</a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :         REG_SET_4(DP_SYM32_ENC_VID_MSA2, 0,</span></a>
<a name="391"><span class="lineNum">     391 </span>            :                         MSA_DATA_LANE_0, 0,</a>
<a name="392"><span class="lineNum">     392 </span>            :                         MSA_DATA_LANE_1, 0,</a>
<a name="393"><span class="lineNum">     393 </span>            :                         MSA_DATA_LANE_2, 0,</a>
<a name="394"><span class="lineNum">     394 </span>            :                         MSA_DATA_LANE_3, (v_freq &gt;&gt; 24) &amp; 0xff);</a>
<a name="395"><span class="lineNum">     395 </span>            : </a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :         REG_SET_4(DP_SYM32_ENC_VID_MSA3, 0,</span></a>
<a name="397"><span class="lineNum">     397 </span>            :                         MSA_DATA_LANE_0, hw_crtc_timing.h_total &gt;&gt; 8,</a>
<a name="398"><span class="lineNum">     398 </span>            :                         MSA_DATA_LANE_1, h_active_start &gt;&gt; 8,</a>
<a name="399"><span class="lineNum">     399 </span>            :                         MSA_DATA_LANE_2, h_width &gt;&gt; 8,</a>
<a name="400"><span class="lineNum">     400 </span>            :                         MSA_DATA_LANE_3, (v_freq &gt;&gt; 16) &amp; 0xff);</a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :         REG_SET_4(DP_SYM32_ENC_VID_MSA4, 0,</span></a>
<a name="403"><span class="lineNum">     403 </span>            :                         MSA_DATA_LANE_0, hw_crtc_timing.h_total &amp; 0xff,</a>
<a name="404"><span class="lineNum">     404 </span>            :                         MSA_DATA_LANE_1, h_active_start &amp; 0xff,</a>
<a name="405"><span class="lineNum">     405 </span>            :                         MSA_DATA_LANE_2, h_width &amp; 0xff,</a>
<a name="406"><span class="lineNum">     406 </span>            :                         MSA_DATA_LANE_3, (v_freq &gt;&gt; 8) &amp; 0xff);</a>
<a name="407"><span class="lineNum">     407 </span>            : </a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :         REG_SET_4(DP_SYM32_ENC_VID_MSA5, 0,</span></a>
<a name="409"><span class="lineNum">     409 </span>            :                         MSA_DATA_LANE_0, hw_crtc_timing.v_total &gt;&gt; 8,</a>
<a name="410"><span class="lineNum">     410 </span>            :                         MSA_DATA_LANE_1, v_active_start &gt;&gt; 8,</a>
<a name="411"><span class="lineNum">     411 </span>            :                         MSA_DATA_LANE_2, v_height &gt;&gt; 8,</a>
<a name="412"><span class="lineNum">     412 </span>            :                         MSA_DATA_LANE_3, v_freq &amp; 0xff);</a>
<a name="413"><span class="lineNum">     413 </span>            : </a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :         REG_SET_4(DP_SYM32_ENC_VID_MSA6, 0,</span></a>
<a name="415"><span class="lineNum">     415 </span>            :                         MSA_DATA_LANE_0, hw_crtc_timing.v_total &amp; 0xff,</a>
<a name="416"><span class="lineNum">     416 </span>            :                         MSA_DATA_LANE_1, v_active_start &amp; 0xff,</a>
<a name="417"><span class="lineNum">     417 </span>            :                         MSA_DATA_LANE_2, v_height &amp; 0xff,</a>
<a name="418"><span class="lineNum">     418 </span>            :                         MSA_DATA_LANE_3, misc0);</a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :         REG_SET_4(DP_SYM32_ENC_VID_MSA7, 0,</span></a>
<a name="421"><span class="lineNum">     421 </span>            :                         MSA_DATA_LANE_0, hsp | (hw_crtc_timing.h_sync_width &gt;&gt; 8),</a>
<a name="422"><span class="lineNum">     422 </span>            :                         MSA_DATA_LANE_1, vsp | (hw_crtc_timing.v_sync_width &gt;&gt; 8),</a>
<a name="423"><span class="lineNum">     423 </span>            :                         MSA_DATA_LANE_2, 0,</a>
<a name="424"><span class="lineNum">     424 </span>            :                         MSA_DATA_LANE_3, misc1);</a>
<a name="425"><span class="lineNum">     425 </span>            : </a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 :         REG_SET_4(DP_SYM32_ENC_VID_MSA8, 0,</span></a>
<a name="427"><span class="lineNum">     427 </span>            :                         MSA_DATA_LANE_0, hw_crtc_timing.h_sync_width &amp; 0xff,</a>
<a name="428"><span class="lineNum">     428 </span>            :                         MSA_DATA_LANE_1, hw_crtc_timing.v_sync_width &amp; 0xff,</a>
<a name="429"><span class="lineNum">     429 </span>            :                         MSA_DATA_LANE_2, 0,</a>
<a name="430"><span class="lineNum">     430 </span>            :                         MSA_DATA_LANE_3, 0);</a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 : }</span></a>
<a name="432"><span class="lineNum">     432 </span>            : </a>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_update_dp_info_packets(</span></a>
<a name="434"><span class="lineNum">     434 </span>            :                 struct hpo_dp_stream_encoder *enc,</a>
<a name="435"><span class="lineNum">     435 </span>            :                 const struct encoder_info_frame *info_frame)</a>
<a name="436"><span class="lineNum">     436 </span>            : {</a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="438"><span class="lineNum">     438 </span><span class="lineNoCov">          0 :         uint32_t dmdata_packet_enabled = 0;</span></a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :         bool sdp_stream_enable = false;</span></a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :         if (info_frame-&gt;vsc.valid) {</span></a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 :                 enc-&gt;vpg-&gt;funcs-&gt;update_generic_info_packet(</span></a>
<a name="443"><span class="lineNum">     443 </span>            :                                 enc-&gt;vpg,</a>
<a name="444"><span class="lineNum">     444 </span>            :                                 0,  /* packetIndex */</a>
<a name="445"><span class="lineNum">     445 </span>            :                                 &amp;info_frame-&gt;vsc,</a>
<a name="446"><span class="lineNum">     446 </span>            :                                 true);</a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :                 sdp_stream_enable = true;</span></a>
<a name="448"><span class="lineNum">     448 </span>            :         }</a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :         if (info_frame-&gt;spd.valid) {</span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :                 enc-&gt;vpg-&gt;funcs-&gt;update_generic_info_packet(</span></a>
<a name="451"><span class="lineNum">     451 </span>            :                                 enc-&gt;vpg,</a>
<a name="452"><span class="lineNum">     452 </span>            :                                 2,  /* packetIndex */</a>
<a name="453"><span class="lineNum">     453 </span>            :                                 &amp;info_frame-&gt;spd,</a>
<a name="454"><span class="lineNum">     454 </span>            :                                 true);</a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :                 sdp_stream_enable = true;</span></a>
<a name="456"><span class="lineNum">     456 </span>            :         }</a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :         if (info_frame-&gt;hdrsmd.valid) {</span></a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :                 enc-&gt;vpg-&gt;funcs-&gt;update_generic_info_packet(</span></a>
<a name="459"><span class="lineNum">     459 </span>            :                                 enc-&gt;vpg,</a>
<a name="460"><span class="lineNum">     460 </span>            :                                 3,  /* packetIndex */</a>
<a name="461"><span class="lineNum">     461 </span>            :                                 &amp;info_frame-&gt;hdrsmd,</a>
<a name="462"><span class="lineNum">     462 </span>            :                                 true);</a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :                 sdp_stream_enable = true;</span></a>
<a name="464"><span class="lineNum">     464 </span>            :         }</a>
<a name="465"><span class="lineNum">     465 </span>            :         /* enable/disable transmission of packet(s).</a>
<a name="466"><span class="lineNum">     466 </span>            :          * If enabled, packet transmission begins on the next frame</a>
<a name="467"><span class="lineNum">     467 </span>            :          */</a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_SDP_GSP_CONTROL0, GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, info_frame-&gt;vsc.valid);</span></a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_SDP_GSP_CONTROL2, GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, info_frame-&gt;spd.valid);</span></a>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_SDP_GSP_CONTROL3, GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, info_frame-&gt;hdrsmd.valid);</span></a>
<a name="471"><span class="lineNum">     471 </span>            : </a>
<a name="472"><span class="lineNum">     472 </span>            :         /* check if dynamic metadata packet transmission is enabled */</a>
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 :         REG_GET(DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL,</span></a>
<a name="474"><span class="lineNum">     474 </span>            :                         METADATA_PACKET_ENABLE, &amp;dmdata_packet_enabled);</a>
<a name="475"><span class="lineNum">     475 </span>            : </a>
<a name="476"><span class="lineNum">     476 </span>            :         /* Enable secondary data path */</a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_SDP_CONTROL,</span></a>
<a name="478"><span class="lineNum">     478 </span>            :                         SDP_STREAM_ENABLE, 1);</a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 : }</span></a>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_stop_dp_info_packets(</span></a>
<a name="482"><span class="lineNum">     482 </span>            :         struct hpo_dp_stream_encoder *enc)</a>
<a name="483"><span class="lineNum">     483 </span>            : {</a>
<a name="484"><span class="lineNum">     484 </span>            :         /* stop generic packets on DP */</a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="486"><span class="lineNum">     486 </span><span class="lineNoCov">          0 :         uint32_t asp_enable = 0;</span></a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :         uint32_t atp_enable = 0;</span></a>
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 :         uint32_t aip_enable = 0;</span></a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :         uint32_t acm_enable = 0;</span></a>
<a name="490"><span class="lineNum">     490 </span>            : </a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_SDP_GSP_CONTROL0, GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, 0);</span></a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_SDP_GSP_CONTROL2, GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, 0);</span></a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_SDP_GSP_CONTROL3, GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, 0);</span></a>
<a name="494"><span class="lineNum">     494 </span>            : </a>
<a name="495"><span class="lineNum">     495 </span>            :         /* Disable secondary data path if audio is also disabled */</a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 :         REG_GET_4(DP_SYM32_ENC_SDP_AUDIO_CONTROL0,</span></a>
<a name="497"><span class="lineNum">     497 </span>            :                         ASP_ENABLE, &amp;asp_enable,</a>
<a name="498"><span class="lineNum">     498 </span>            :                         ATP_ENABLE, &amp;atp_enable,</a>
<a name="499"><span class="lineNum">     499 </span>            :                         AIP_ENABLE, &amp;aip_enable,</a>
<a name="500"><span class="lineNum">     500 </span>            :                         ACM_ENABLE, &amp;acm_enable);</a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :         if (!(asp_enable || atp_enable || aip_enable || acm_enable))</span></a>
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_SYM32_ENC_SDP_CONTROL,</span></a>
<a name="503"><span class="lineNum">     503 </span>            :                                 SDP_STREAM_ENABLE, 0);</a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 : }</span></a>
<a name="505"><span class="lineNum">     505 </span>            : </a>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 : static uint32_t hpo_dp_is_gsp_enabled(</span></a>
<a name="507"><span class="lineNum">     507 </span>            :                 struct hpo_dp_stream_encoder *enc)</a>
<a name="508"><span class="lineNum">     508 </span>            : {</a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :         uint32_t gsp0_enabled = 0;</span></a>
<a name="511"><span class="lineNum">     511 </span><span class="lineNoCov">          0 :         uint32_t gsp2_enabled = 0;</span></a>
<a name="512"><span class="lineNum">     512 </span><span class="lineNoCov">          0 :         uint32_t gsp3_enabled = 0;</span></a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :         uint32_t gsp11_enabled = 0;</span></a>
<a name="514"><span class="lineNum">     514 </span>            : </a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :         REG_GET(DP_SYM32_ENC_SDP_GSP_CONTROL0, GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, &amp;gsp0_enabled);</span></a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :         REG_GET(DP_SYM32_ENC_SDP_GSP_CONTROL2, GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, &amp;gsp2_enabled);</span></a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :         REG_GET(DP_SYM32_ENC_SDP_GSP_CONTROL3, GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, &amp;gsp3_enabled);</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :         REG_GET(DP_SYM32_ENC_SDP_GSP_CONTROL11, GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, &amp;gsp11_enabled);</span></a>
<a name="519"><span class="lineNum">     519 </span>            : </a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :         return (gsp0_enabled || gsp2_enabled || gsp3_enabled || gsp11_enabled);</span></a>
<a name="521"><span class="lineNum">     521 </span>            : }</a>
<a name="522"><span class="lineNum">     522 </span>            : </a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_set_dsc_pps_info_packet(</span></a>
<a name="524"><span class="lineNum">     524 </span>            :                 struct hpo_dp_stream_encoder *enc,</a>
<a name="525"><span class="lineNum">     525 </span>            :                 bool enable,</a>
<a name="526"><span class="lineNum">     526 </span>            :                 uint8_t *dsc_packed_pps,</a>
<a name="527"><span class="lineNum">     527 </span>            :                 bool immediate_update)</a>
<a name="528"><span class="lineNum">     528 </span>            : {</a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="530"><span class="lineNum">     530 </span>            : </a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="532"><span class="lineNum">     532 </span>            :                 struct dc_info_packet pps_sdp;</a>
<a name="533"><span class="lineNum">     533 </span>            :                 int i;</a>
<a name="534"><span class="lineNum">     534 </span>            : </a>
<a name="535"><span class="lineNum">     535 </span>            :                 /* Configure for PPS packet size (128 bytes) */</a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_SYM32_ENC_SDP_GSP_CONTROL11,</span></a>
<a name="537"><span class="lineNum">     537 </span>            :                                 GSP_PAYLOAD_SIZE, 3);</a>
<a name="538"><span class="lineNum">     538 </span>            : </a>
<a name="539"><span class="lineNum">     539 </span>            :                 /* Load PPS into infoframe (SDP) registers */</a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :                 pps_sdp.valid = true;</span></a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :                 pps_sdp.hb0 = 0;</span></a>
<a name="542"><span class="lineNum">     542 </span><span class="lineNoCov">          0 :                 pps_sdp.hb1 = DC_DP_INFOFRAME_TYPE_PPS;</span></a>
<a name="543"><span class="lineNum">     543 </span><span class="lineNoCov">          0 :                 pps_sdp.hb2 = 127;</span></a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :                 pps_sdp.hb3 = 0;</span></a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 4; i++) {</span></a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :                         memcpy(pps_sdp.sb, &amp;dsc_packed_pps[i * 32], 32);</span></a>
<a name="548"><span class="lineNum">     548 </span><span class="lineNoCov">          0 :                         enc3-&gt;base.vpg-&gt;funcs-&gt;update_generic_info_packet(</span></a>
<a name="549"><span class="lineNum">     549 </span>            :                                                         enc3-&gt;base.vpg,</a>
<a name="550"><span class="lineNum">     550 </span><span class="lineNoCov">          0 :                                                         11 + i,</span></a>
<a name="551"><span class="lineNum">     551 </span>            :                                                         &amp;pps_sdp,</a>
<a name="552"><span class="lineNum">     552 </span>            :                                                         immediate_update);</a>
<a name="553"><span class="lineNum">     553 </span>            :                 }</a>
<a name="554"><span class="lineNum">     554 </span>            : </a>
<a name="555"><span class="lineNum">     555 </span>            :                 /* SW should make sure VBID[6] update line number is bigger</a>
<a name="556"><span class="lineNum">     556 </span>            :                  * than PPS transmit line number</a>
<a name="557"><span class="lineNum">     557 </span>            :                  */</a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_SYM32_ENC_SDP_GSP_CONTROL11,</span></a>
<a name="559"><span class="lineNum">     559 </span>            :                                 GSP_TRANSMISSION_LINE_NUMBER, 2);</a>
<a name="560"><span class="lineNum">     560 </span>            : </a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :                 REG_UPDATE_2(DP_SYM32_ENC_VID_VBID_CONTROL,</span></a>
<a name="562"><span class="lineNum">     562 </span>            :                                 VBID_6_COMPRESSEDSTREAM_FLAG_SOF_REFERENCE, 0,</a>
<a name="563"><span class="lineNum">     563 </span>            :                                 VBID_6_COMPRESSEDSTREAM_FLAG_LINE_NUMBER, 3);</a>
<a name="564"><span class="lineNum">     564 </span>            : </a>
<a name="565"><span class="lineNum">     565 </span>            :                 /* Send PPS data at the line number specified above. */</a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_SYM32_ENC_SDP_GSP_CONTROL11,</span></a>
<a name="567"><span class="lineNum">     567 </span>            :                                 GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, 1);</a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_SYM32_ENC_SDP_CONTROL,</span></a>
<a name="569"><span class="lineNum">     569 </span>            :                                 SDP_STREAM_ENABLE, 1);</a>
<a name="570"><span class="lineNum">     570 </span>            :         } else {</a>
<a name="571"><span class="lineNum">     571 </span>            :                 /* Disable Generic Stream Packet 11 (GSP) transmission */</a>
<a name="572"><span class="lineNum">     572 </span><span class="lineNoCov">          0 :                 REG_UPDATE_2(DP_SYM32_ENC_SDP_GSP_CONTROL11,</span></a>
<a name="573"><span class="lineNum">     573 </span>            :                                 GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, 0,</a>
<a name="574"><span class="lineNum">     574 </span>            :                                 GSP_PAYLOAD_SIZE, 0);</a>
<a name="575"><span class="lineNum">     575 </span>            :         }</a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 : }</span></a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_map_stream_to_link(</span></a>
<a name="579"><span class="lineNum">     579 </span>            :                 struct hpo_dp_stream_encoder *enc,</a>
<a name="580"><span class="lineNum">     580 </span>            :                 uint32_t stream_enc_inst,</a>
<a name="581"><span class="lineNum">     581 </span>            :                 uint32_t link_enc_inst)</a>
<a name="582"><span class="lineNum">     582 </span>            : {</a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="584"><span class="lineNum">     584 </span>            : </a>
<a name="585"><span class="lineNum">     585 </span><span class="lineNoCov">          0 :         ASSERT(stream_enc_inst &lt; 4 &amp;&amp; link_enc_inst &lt; 2);</span></a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :         switch (stream_enc_inst) {</span></a>
<a name="588"><span class="lineNum">     588 </span>            :         case 0:</a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_STREAM_MAPPER_CONTROL0,</span></a>
<a name="590"><span class="lineNum">     590 </span>            :                                 DP_STREAM_LINK_TARGET, link_enc_inst);</a>
<a name="591"><span class="lineNum">     591 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="592"><span class="lineNum">     592 </span>            :         case 1:</a>
<a name="593"><span class="lineNum">     593 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_STREAM_MAPPER_CONTROL1,</span></a>
<a name="594"><span class="lineNum">     594 </span>            :                                 DP_STREAM_LINK_TARGET, link_enc_inst);</a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="596"><span class="lineNum">     596 </span>            :         case 2:</a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_STREAM_MAPPER_CONTROL2,</span></a>
<a name="598"><span class="lineNum">     598 </span>            :                                 DP_STREAM_LINK_TARGET, link_enc_inst);</a>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="600"><span class="lineNum">     600 </span>            :         case 3:</a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_STREAM_MAPPER_CONTROL3,</span></a>
<a name="602"><span class="lineNum">     602 </span>            :                                 DP_STREAM_LINK_TARGET, link_enc_inst);</a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="604"><span class="lineNum">     604 </span>            :         }</a>
<a name="605"><span class="lineNum">     605 </span><span class="lineNoCov">          0 : }</span></a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_mute_control(</span></a>
<a name="608"><span class="lineNum">     608 </span>            :         struct hpo_dp_stream_encoder *enc,</a>
<a name="609"><span class="lineNum">     609 </span>            :         bool mute)</a>
<a name="610"><span class="lineNum">     610 </span>            : {</a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 :         ASSERT(enc-&gt;apg);</span></a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 :         enc-&gt;apg-&gt;funcs-&gt;audio_mute_control(enc-&gt;apg, mute);</span></a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 : }</span></a>
<a name="614"><span class="lineNum">     614 </span>            : </a>
<a name="615"><span class="lineNum">     615 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_audio_setup(</span></a>
<a name="616"><span class="lineNum">     616 </span>            :         struct hpo_dp_stream_encoder *enc,</a>
<a name="617"><span class="lineNum">     617 </span>            :         unsigned int az_inst,</a>
<a name="618"><span class="lineNum">     618 </span>            :         struct audio_info *info)</a>
<a name="619"><span class="lineNum">     619 </span>            : {</a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="621"><span class="lineNum">     621 </span>            : </a>
<a name="622"><span class="lineNum">     622 </span>            :         /* Set the input mux for video stream source */</a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_STREAM_ENC_AUDIO_CONTROL,</span></a>
<a name="624"><span class="lineNum">     624 </span>            :                         DP_STREAM_ENC_INPUT_MUX_AUDIO_STREAM_SOURCE_SEL, az_inst);</a>
<a name="625"><span class="lineNum">     625 </span>            : </a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :         ASSERT(enc-&gt;apg);</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :         enc-&gt;apg-&gt;funcs-&gt;se_audio_setup(enc-&gt;apg, az_inst, info);</span></a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 : }</span></a>
<a name="629"><span class="lineNum">     629 </span>            : </a>
<a name="630"><span class="lineNum">     630 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_audio_enable(</span></a>
<a name="631"><span class="lineNum">     631 </span>            :         struct hpo_dp_stream_encoder *enc)</a>
<a name="632"><span class="lineNum">     632 </span>            : {</a>
<a name="633"><span class="lineNum">     633 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="634"><span class="lineNum">     634 </span>            : </a>
<a name="635"><span class="lineNum">     635 </span>            :         /* Enable Audio packets */</a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_SDP_AUDIO_CONTROL0, ASP_ENABLE, 1);</span></a>
<a name="637"><span class="lineNum">     637 </span>            : </a>
<a name="638"><span class="lineNum">     638 </span>            :         /* Program the ATP and AIP next */</a>
<a name="639"><span class="lineNum">     639 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(DP_SYM32_ENC_SDP_AUDIO_CONTROL0,</span></a>
<a name="640"><span class="lineNum">     640 </span>            :                         ATP_ENABLE, 1,</a>
<a name="641"><span class="lineNum">     641 </span>            :                         AIP_ENABLE, 1);</a>
<a name="642"><span class="lineNum">     642 </span>            : </a>
<a name="643"><span class="lineNum">     643 </span>            :         /* Enable secondary data path */</a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_SYM32_ENC_SDP_CONTROL,</span></a>
<a name="645"><span class="lineNum">     645 </span>            :                         SDP_STREAM_ENABLE, 1);</a>
<a name="646"><span class="lineNum">     646 </span>            : </a>
<a name="647"><span class="lineNum">     647 </span>            :         /* Enable APG block */</a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :         enc-&gt;apg-&gt;funcs-&gt;enable_apg(enc-&gt;apg);</span></a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 : }</span></a>
<a name="650"><span class="lineNum">     650 </span>            : </a>
<a name="651"><span class="lineNum">     651 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_audio_disable(</span></a>
<a name="652"><span class="lineNum">     652 </span>            :         struct hpo_dp_stream_encoder *enc)</a>
<a name="653"><span class="lineNum">     653 </span>            : {</a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="655"><span class="lineNum">     655 </span>            : </a>
<a name="656"><span class="lineNum">     656 </span>            :         /* Disable Audio packets */</a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :         REG_UPDATE_4(DP_SYM32_ENC_SDP_AUDIO_CONTROL0,</span></a>
<a name="658"><span class="lineNum">     658 </span>            :                         ASP_ENABLE, 0,</a>
<a name="659"><span class="lineNum">     659 </span>            :                         ATP_ENABLE, 0,</a>
<a name="660"><span class="lineNum">     660 </span>            :                         AIP_ENABLE, 0,</a>
<a name="661"><span class="lineNum">     661 </span>            :                         ACM_ENABLE, 0);</a>
<a name="662"><span class="lineNum">     662 </span>            : </a>
<a name="663"><span class="lineNum">     663 </span>            :         /* Disable STP Stream Enable if other SDP GSP are also disabled */</a>
<a name="664"><span class="lineNum">     664 </span><span class="lineNoCov">          0 :         if (!(hpo_dp_is_gsp_enabled(enc)))</span></a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_SYM32_ENC_SDP_CONTROL,</span></a>
<a name="666"><span class="lineNum">     666 </span>            :                                 SDP_STREAM_ENABLE, 0);</a>
<a name="667"><span class="lineNum">     667 </span>            : </a>
<a name="668"><span class="lineNum">     668 </span>            :         /* Disable APG block */</a>
<a name="669"><span class="lineNum">     669 </span><span class="lineNoCov">          0 :         enc-&gt;apg-&gt;funcs-&gt;disable_apg(enc-&gt;apg);</span></a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 : }</span></a>
<a name="671"><span class="lineNum">     671 </span>            : </a>
<a name="672"><span class="lineNum">     672 </span><span class="lineNoCov">          0 : static void dcn31_hpo_dp_stream_enc_read_state(</span></a>
<a name="673"><span class="lineNum">     673 </span>            :                 struct hpo_dp_stream_encoder *enc,</a>
<a name="674"><span class="lineNum">     674 </span>            :                 struct hpo_dp_stream_encoder_state *s)</a>
<a name="675"><span class="lineNum">     675 </span>            : {</a>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="677"><span class="lineNum">     677 </span>            : </a>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 :         REG_GET(DP_SYM32_ENC_CONTROL,</span></a>
<a name="679"><span class="lineNum">     679 </span>            :                         DP_SYM32_ENC_ENABLE, &amp;s-&gt;stream_enc_enabled);</a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 :         REG_GET(DP_SYM32_ENC_VID_STREAM_CONTROL,</span></a>
<a name="681"><span class="lineNum">     681 </span>            :                         VID_STREAM_ENABLE, &amp;s-&gt;vid_stream_enabled);</a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :         REG_GET(DP_STREAM_ENC_INPUT_MUX_CONTROL,</span></a>
<a name="683"><span class="lineNum">     683 </span>            :                         DP_STREAM_ENC_INPUT_MUX_PIXEL_STREAM_SOURCE_SEL, &amp;s-&gt;otg_inst);</a>
<a name="684"><span class="lineNum">     684 </span>            : </a>
<a name="685"><span class="lineNum">     685 </span><span class="lineNoCov">          0 :         REG_GET_3(DP_SYM32_ENC_VID_PIXEL_FORMAT,</span></a>
<a name="686"><span class="lineNum">     686 </span>            :                         PIXEL_ENCODING_TYPE, &amp;s-&gt;compressed_format,</a>
<a name="687"><span class="lineNum">     687 </span>            :                         UNCOMPRESSED_PIXEL_ENCODING, &amp;s-&gt;pixel_encoding,</a>
<a name="688"><span class="lineNum">     688 </span>            :                         UNCOMPRESSED_COMPONENT_DEPTH, &amp;s-&gt;component_depth);</a>
<a name="689"><span class="lineNum">     689 </span>            : </a>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 :         REG_GET(DP_SYM32_ENC_SDP_CONTROL,</span></a>
<a name="691"><span class="lineNum">     691 </span>            :                         SDP_STREAM_ENABLE, &amp;s-&gt;sdp_enabled);</a>
<a name="692"><span class="lineNum">     692 </span>            : </a>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 :         switch (enc-&gt;inst) {</span></a>
<a name="694"><span class="lineNum">     694 </span>            :         case 0:</a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :                 REG_GET(DP_STREAM_MAPPER_CONTROL0,</span></a>
<a name="696"><span class="lineNum">     696 </span>            :                                 DP_STREAM_LINK_TARGET, &amp;s-&gt;mapped_to_link_enc);</a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="698"><span class="lineNum">     698 </span>            :         case 1:</a>
<a name="699"><span class="lineNum">     699 </span><span class="lineNoCov">          0 :                 REG_GET(DP_STREAM_MAPPER_CONTROL1,</span></a>
<a name="700"><span class="lineNum">     700 </span>            :                                 DP_STREAM_LINK_TARGET, &amp;s-&gt;mapped_to_link_enc);</a>
<a name="701"><span class="lineNum">     701 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="702"><span class="lineNum">     702 </span>            :         case 2:</a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 :                 REG_GET(DP_STREAM_MAPPER_CONTROL2,</span></a>
<a name="704"><span class="lineNum">     704 </span>            :                                 DP_STREAM_LINK_TARGET, &amp;s-&gt;mapped_to_link_enc);</a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="706"><span class="lineNum">     706 </span>            :         case 3:</a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 :                 REG_GET(DP_STREAM_MAPPER_CONTROL3,</span></a>
<a name="708"><span class="lineNum">     708 </span>            :                                 DP_STREAM_LINK_TARGET, &amp;s-&gt;mapped_to_link_enc);</a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="710"><span class="lineNum">     710 </span>            :         }</a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 : }</span></a>
<a name="712"><span class="lineNum">     712 </span>            : </a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 : static void dcn31_set_hblank_min_symbol_width(</span></a>
<a name="714"><span class="lineNum">     714 </span>            :                 struct hpo_dp_stream_encoder *enc,</a>
<a name="715"><span class="lineNum">     715 </span>            :                 uint16_t width)</a>
<a name="716"><span class="lineNum">     716 </span>            : {</a>
<a name="717"><span class="lineNum">     717 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_stream_encoder *enc3 = DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(enc);</span></a>
<a name="718"><span class="lineNum">     718 </span>            : </a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 :         REG_SET(DP_SYM32_ENC_HBLANK_CONTROL, 0,</span></a>
<a name="720"><span class="lineNum">     720 </span>            :                         HBLANK_MINIMUM_SYMBOL_WIDTH, width);</a>
<a name="721"><span class="lineNum">     721 </span><span class="lineNoCov">          0 : }</span></a>
<a name="722"><span class="lineNum">     722 </span>            : </a>
<a name="723"><span class="lineNum">     723 </span>            : static const struct hpo_dp_stream_encoder_funcs dcn30_str_enc_funcs = {</a>
<a name="724"><span class="lineNum">     724 </span>            :         .enable_stream = dcn31_hpo_dp_stream_enc_enable_stream,</a>
<a name="725"><span class="lineNum">     725 </span>            :         .dp_unblank = dcn31_hpo_dp_stream_enc_dp_unblank,</a>
<a name="726"><span class="lineNum">     726 </span>            :         .dp_blank = dcn31_hpo_dp_stream_enc_dp_blank,</a>
<a name="727"><span class="lineNum">     727 </span>            :         .disable = dcn31_hpo_dp_stream_enc_disable,</a>
<a name="728"><span class="lineNum">     728 </span>            :         .set_stream_attribute = dcn31_hpo_dp_stream_enc_set_stream_attribute,</a>
<a name="729"><span class="lineNum">     729 </span>            :         .update_dp_info_packets = dcn31_hpo_dp_stream_enc_update_dp_info_packets,</a>
<a name="730"><span class="lineNum">     730 </span>            :         .stop_dp_info_packets = dcn31_hpo_dp_stream_enc_stop_dp_info_packets,</a>
<a name="731"><span class="lineNum">     731 </span>            :         .dp_set_dsc_pps_info_packet = dcn31_hpo_dp_stream_enc_set_dsc_pps_info_packet,</a>
<a name="732"><span class="lineNum">     732 </span>            :         .map_stream_to_link = dcn31_hpo_dp_stream_enc_map_stream_to_link,</a>
<a name="733"><span class="lineNum">     733 </span>            :         .audio_mute_control = dcn31_hpo_dp_stream_enc_mute_control,</a>
<a name="734"><span class="lineNum">     734 </span>            :         .dp_audio_setup = dcn31_hpo_dp_stream_enc_audio_setup,</a>
<a name="735"><span class="lineNum">     735 </span>            :         .dp_audio_enable = dcn31_hpo_dp_stream_enc_audio_enable,</a>
<a name="736"><span class="lineNum">     736 </span>            :         .dp_audio_disable = dcn31_hpo_dp_stream_enc_audio_disable,</a>
<a name="737"><span class="lineNum">     737 </span>            :         .read_state = dcn31_hpo_dp_stream_enc_read_state,</a>
<a name="738"><span class="lineNum">     738 </span>            :         .set_hblank_min_symbol_width = dcn31_set_hblank_min_symbol_width,</a>
<a name="739"><span class="lineNum">     739 </span>            : };</a>
<a name="740"><span class="lineNum">     740 </span>            : </a>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 : void dcn31_hpo_dp_stream_encoder_construct(</span></a>
<a name="742"><span class="lineNum">     742 </span>            :         struct dcn31_hpo_dp_stream_encoder *enc3,</a>
<a name="743"><span class="lineNum">     743 </span>            :         struct dc_context *ctx,</a>
<a name="744"><span class="lineNum">     744 </span>            :         struct dc_bios *bp,</a>
<a name="745"><span class="lineNum">     745 </span>            :         uint32_t inst,</a>
<a name="746"><span class="lineNum">     746 </span>            :         enum engine_id eng_id,</a>
<a name="747"><span class="lineNum">     747 </span>            :         struct vpg *vpg,</a>
<a name="748"><span class="lineNum">     748 </span>            :         struct apg *apg,</a>
<a name="749"><span class="lineNum">     749 </span>            :         const struct dcn31_hpo_dp_stream_encoder_registers *regs,</a>
<a name="750"><span class="lineNum">     750 </span>            :         const struct dcn31_hpo_dp_stream_encoder_shift *hpo_se_shift,</a>
<a name="751"><span class="lineNum">     751 </span>            :         const struct dcn31_hpo_dp_stream_encoder_mask *hpo_se_mask)</a>
<a name="752"><span class="lineNum">     752 </span>            : {</a>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :         enc3-&gt;base.funcs = &amp;dcn30_str_enc_funcs;</span></a>
<a name="754"><span class="lineNum">     754 </span><span class="lineNoCov">          0 :         enc3-&gt;base.ctx = ctx;</span></a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :         enc3-&gt;base.inst = inst;</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :         enc3-&gt;base.id = eng_id;</span></a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :         enc3-&gt;base.bp = bp;</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :         enc3-&gt;base.vpg = vpg;</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 :         enc3-&gt;base.apg = apg;</span></a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :         enc3-&gt;regs = regs;</span></a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 :         enc3-&gt;hpo_se_shift = hpo_se_shift;</span></a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :         enc3-&gt;hpo_se_mask = hpo_se_mask;</span></a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
