#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Mar 30 10:57:03 2024
# Process ID: 8484
# Current directory: G:/xilinx/projects/vision_thor_LUT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13300 G:\xilinx\projects\vision_thor_LUT\vision_thor.xpr
# Log file: G:/xilinx/projects/vision_thor_LUT/vivado.log
# Journal file: G:/xilinx/projects/vision_thor_LUT\vivado.jou
# Running On: Kuba, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 17107 MB
#-----------------------------------------------------------
start_gui
open_project G:/xilinx/projects/vision_thor_LUT/vision_thor.xpr
update_compile_order -fileset sources_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top vp [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source tb_hdmi.tcl
run 10 us
run 10 us
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name LUT
set_property -dict [list \
  CONFIG.Component_Name {LUT} \
  CONFIG.coefficient_file {G:/xilinx/projects/vision_thor_LUT/lut.coe} \
  CONFIG.data_width {8} \
  CONFIG.depth {256} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {registered} \
] [get_ips LUT]
generate_target {instantiation_template} [get_files g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/LUT/LUT.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/LUT/LUT.xci]
generate_target all [get_files  g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/LUT/LUT.xci]
export_ip_user_files -of_objects [get_files g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/LUT/LUT.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/LUT/LUT.xci] -directory G:/xilinx/projects/vision_thor_LUT/vision_thor.ip_user_files/sim_scripts -ip_user_files_dir G:/xilinx/projects/vision_thor_LUT/vision_thor.ip_user_files -ipstatic_source_dir G:/xilinx/projects/vision_thor_LUT/vision_thor.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/xilinx/projects/vision_thor_LUT/vision_thor.cache/compile_simlib/modelsim} {questa=G:/xilinx/projects/vision_thor_LUT/vision_thor.cache/compile_simlib/questa} {riviera=G:/xilinx/projects/vision_thor_LUT/vision_thor.cache/compile_simlib/riviera} {activehdl=G:/xilinx/projects/vision_thor_LUT/vision_thor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/LUT/LUT.xci] -no_script -reset -force -quiet
remove_files  g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/LUT/LUT.xci
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list \
  CONFIG.coefficient_file {G:/xilinx/projects/vision_thor_LUT/lut.coe} \
  CONFIG.data_width {8} \
  CONFIG.depth {256} \
  CONFIG.output_options {registered} \
] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
set_property generate_synth_checkpoint false [get_files  g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory G:/xilinx/projects/vision_thor_LUT/vision_thor.ip_user_files/sim_scripts -ip_user_files_dir G:/xilinx/projects/vision_thor_LUT/vision_thor.ip_user_files -ipstatic_source_dir G:/xilinx/projects/vision_thor_LUT/vision_thor.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/xilinx/projects/vision_thor_LUT/vision_thor.cache/compile_simlib/modelsim} {questa=G:/xilinx/projects/vision_thor_LUT/vision_thor.cache/compile_simlib/questa} {riviera=G:/xilinx/projects/vision_thor_LUT/vision_thor.cache/compile_simlib/riviera} {activehdl=G:/xilinx/projects/vision_thor_LUT/vision_thor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dist_mem_gen_0 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top_file g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
export_ip_user_files -of_objects  [get_files g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name LUT
set_property -dict [list \
  CONFIG.Component_Name {LUT} \
  CONFIG.coefficient_file {G:/xilinx/projects/vision_thor_LUT/lut.coe} \
  CONFIG.data_width {8} \
  CONFIG.depth {256} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {registered} \
] [get_ips LUT]
generate_target {instantiation_template} [get_files g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/LUT_1/LUT.xci]
set_property generate_synth_checkpoint false [get_files  g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/LUT_1/LUT.xci]
generate_target all [get_files  g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/LUT_1/LUT.xci]
export_ip_user_files -of_objects [get_files g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/LUT_1/LUT.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files g:/xilinx/projects/vision_thor_LUT/vision_thor.srcs/sources_1/ip/LUT_1/LUT.xci] -directory G:/xilinx/projects/vision_thor_LUT/vision_thor.ip_user_files/sim_scripts -ip_user_files_dir G:/xilinx/projects/vision_thor_LUT/vision_thor.ip_user_files -ipstatic_source_dir G:/xilinx/projects/vision_thor_LUT/vision_thor.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/xilinx/projects/vision_thor_LUT/vision_thor.cache/compile_simlib/modelsim} {questa=G:/xilinx/projects/vision_thor_LUT/vision_thor.cache/compile_simlib/questa} {riviera=G:/xilinx/projects/vision_thor_LUT/vision_thor.cache/compile_simlib/riviera} {activehdl=G:/xilinx/projects/vision_thor_LUT/vision_thor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_hdmi [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
close_sim
launch_simulation
source tb_hdmi.tcl
run 10 us
run 10 us
close_sim
close_project
open_project G:/xilinx/projects/vision_thor_LUT_bin/vision_thor.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files G:/xilinx/projects/vision_thor_LUT_bin/vision_thor.srcs/sources_1/ip/LUT_1/LUT.xci]
export_ip_user_files -of_objects [get_files G:/xilinx/projects/vision_thor_LUT_bin/vision_thor.srcs/sources_1/ip/LUT_1/LUT.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files G:/xilinx/projects/vision_thor_LUT_bin/vision_thor.srcs/sources_1/ip/LUT_1/LUT.xci] -directory G:/xilinx/projects/vision_thor_LUT_bin/vision_thor.ip_user_files/sim_scripts -ip_user_files_dir G:/xilinx/projects/vision_thor_LUT_bin/vision_thor.ip_user_files -ipstatic_source_dir G:/xilinx/projects/vision_thor_LUT_bin/vision_thor.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/xilinx/projects/vision_thor_LUT_bin/vision_thor.cache/compile_simlib/modelsim} {questa=G:/xilinx/projects/vision_thor_LUT_bin/vision_thor.cache/compile_simlib/questa} {riviera=G:/xilinx/projects/vision_thor_LUT_bin/vision_thor.cache/compile_simlib/riviera} {activehdl=G:/xilinx/projects/vision_thor_LUT_bin/vision_thor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_hdmi.tcl
run 10 us
run 10 us
close_sim
