vendor_name = ModelSim
source_file = 1, D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf
source_file = 1, D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2X8RAM.bdf
source_file = 1, D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2X8RAM.vwf
source_file = 1, D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.vwf
source_file = 1, D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/testcell.bdf
source_file = 1, D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/testcell.vwf
source_file = 1, D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/db/32X8RAM.cbx.xml
design_name = testcell
instance = comp, \CS~I , CS, testcell, 1
instance = comp, \RWS~I , RWS, testcell, 1
instance = comp, \inst|and~0 , inst|and~0, testcell, 1
instance = comp, \RSTN~I , RSTN, testcell, 1
instance = comp, \inst|dlatch , inst|dlatch, testcell, 1
instance = comp, \RS~I , RS, testcell, 1
instance = comp, \inst|tri~1 , inst|tri~1, testcell, 1
instance = comp, \inst|tri~0 , inst|tri~0, testcell, 1
instance = comp, \OUT~I , OUT, testcell, 1
instance = comp, \INP~I , INP, testcell, 1
