set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {nor4test.vo nor4test_v.sdo}}
	{{"Fast Model"} {nor4test_fast.vo nor4test_v_fast.sdo}}
}
