

================================================================
== Vitis HLS Report for 'v_mix_upsample_false_s'
================================================================
* Date:           Mon Sep  5 13:09:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.816 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max  |   Type  |
    +---------+---------+-----------+-----------+-----+--------+---------+
    |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
    +---------+---------+-----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                         |                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98  |v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2  |        2|      802|  40.000 ns|  16.040 us|    2|  802|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_60_1  |        0|   643200|   4 ~ 804|          -|          -|  0 ~ 800|        no|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     30|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     13|     88|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     98|    -|
|Register         |        -|   -|     36|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     49|    216|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP| FF | LUT| URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+
    |grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98  |v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2  |        0|   0|  13|  88|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+
    |Total                                                    |                                               |        0|   0|  13|  88|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |y_8_fu_120_p2        |         +|   0|  0|  17|          10|           1|
    |icmp_ln60_fu_115_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          21|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |HwReg_layerHeight_1_blk_n    |   9|          2|    1|          2|
    |HwReg_layerHeight_1_c_blk_n  |   9|          2|    1|          2|
    |HwReg_layerWidth_1_blk_n     |   9|          2|    1|          2|
    |HwReg_layerWidth_1_c_blk_n   |   9|          2|    1|          2|
    |ap_NS_fsm                    |  17|          4|    1|          4|
    |ap_done                      |   9|          2|    1|          2|
    |p_read1_blk_n                |   9|          2|    1|          2|
    |srcLayer1Rgb_read            |   9|          2|    1|          2|
    |srcLayer1x_write             |   9|          2|    1|          2|
    |y_fu_60                      |   9|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  98|         22|   19|         40|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |HwReg_layerHeight_1_read_reg_131                                      |  10|   0|   10|          0|
    |HwReg_layerWidth_1_read_reg_136                                       |  10|   0|   10|          0|
    |ap_CS_fsm                                                             |   3|   0|    3|          0|
    |ap_done_reg                                                           |   1|   0|    1|          0|
    |grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg  |   1|   0|    1|          0|
    |p_read_reg_141                                                        |   1|   0|    1|          0|
    |y_fu_60                                                               |  10|   0|   10|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |  36|   0|   36|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  v_mix_upsample<false>|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  v_mix_upsample<false>|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  v_mix_upsample<false>|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  v_mix_upsample<false>|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|  v_mix_upsample<false>|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  v_mix_upsample<false>|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  v_mix_upsample<false>|  return value|
|srcLayer1Rgb_dout                     |   in|   24|     ap_fifo|           srcLayer1Rgb|       pointer|
|srcLayer1Rgb_num_data_valid           |   in|    2|     ap_fifo|           srcLayer1Rgb|       pointer|
|srcLayer1Rgb_fifo_cap                 |   in|    2|     ap_fifo|           srcLayer1Rgb|       pointer|
|srcLayer1Rgb_empty_n                  |   in|    1|     ap_fifo|           srcLayer1Rgb|       pointer|
|srcLayer1Rgb_read                     |  out|    1|     ap_fifo|           srcLayer1Rgb|       pointer|
|HwReg_layerHeight_1_dout              |   in|   10|     ap_fifo|    HwReg_layerHeight_1|       pointer|
|HwReg_layerHeight_1_num_data_valid    |   in|    2|     ap_fifo|    HwReg_layerHeight_1|       pointer|
|HwReg_layerHeight_1_fifo_cap          |   in|    2|     ap_fifo|    HwReg_layerHeight_1|       pointer|
|HwReg_layerHeight_1_empty_n           |   in|    1|     ap_fifo|    HwReg_layerHeight_1|       pointer|
|HwReg_layerHeight_1_read              |  out|    1|     ap_fifo|    HwReg_layerHeight_1|       pointer|
|HwReg_layerWidth_1_dout               |   in|   10|     ap_fifo|     HwReg_layerWidth_1|       pointer|
|HwReg_layerWidth_1_num_data_valid     |   in|    2|     ap_fifo|     HwReg_layerWidth_1|       pointer|
|HwReg_layerWidth_1_fifo_cap           |   in|    2|     ap_fifo|     HwReg_layerWidth_1|       pointer|
|HwReg_layerWidth_1_empty_n            |   in|    1|     ap_fifo|     HwReg_layerWidth_1|       pointer|
|HwReg_layerWidth_1_read               |  out|    1|     ap_fifo|     HwReg_layerWidth_1|       pointer|
|p_read1_dout                          |   in|    1|     ap_fifo|                p_read1|       pointer|
|p_read1_num_data_valid                |   in|    2|     ap_fifo|                p_read1|       pointer|
|p_read1_fifo_cap                      |   in|    2|     ap_fifo|                p_read1|       pointer|
|p_read1_empty_n                       |   in|    1|     ap_fifo|                p_read1|       pointer|
|p_read1_read                          |  out|    1|     ap_fifo|                p_read1|       pointer|
|srcLayer1x_din                        |  out|   24|     ap_fifo|             srcLayer1x|       pointer|
|srcLayer1x_num_data_valid             |   in|    2|     ap_fifo|             srcLayer1x|       pointer|
|srcLayer1x_fifo_cap                   |   in|    2|     ap_fifo|             srcLayer1x|       pointer|
|srcLayer1x_full_n                     |   in|    1|     ap_fifo|             srcLayer1x|       pointer|
|srcLayer1x_write                      |  out|    1|     ap_fifo|             srcLayer1x|       pointer|
|HwReg_layerWidth_1_c_din              |  out|   10|     ap_fifo|   HwReg_layerWidth_1_c|       pointer|
|HwReg_layerWidth_1_c_num_data_valid   |   in|    2|     ap_fifo|   HwReg_layerWidth_1_c|       pointer|
|HwReg_layerWidth_1_c_fifo_cap         |   in|    2|     ap_fifo|   HwReg_layerWidth_1_c|       pointer|
|HwReg_layerWidth_1_c_full_n           |   in|    1|     ap_fifo|   HwReg_layerWidth_1_c|       pointer|
|HwReg_layerWidth_1_c_write            |  out|    1|     ap_fifo|   HwReg_layerWidth_1_c|       pointer|
|HwReg_layerHeight_1_c_din             |  out|   10|     ap_fifo|  HwReg_layerHeight_1_c|       pointer|
|HwReg_layerHeight_1_c_num_data_valid  |   in|    2|     ap_fifo|  HwReg_layerHeight_1_c|       pointer|
|HwReg_layerHeight_1_c_fifo_cap        |   in|    2|     ap_fifo|  HwReg_layerHeight_1_c|       pointer|
|HwReg_layerHeight_1_c_full_n          |   in|    1|     ap_fifo|  HwReg_layerHeight_1_c|       pointer|
|HwReg_layerHeight_1_c_write           |  out|    1|     ap_fifo|  HwReg_layerHeight_1_c|       pointer|
+--------------------------------------+-----+-----+------------+-----------------------+--------------+

