//RTL

module Not_gate(
  input a,
  output y
);
  not n(y,a);
endmodule  

//TB

module tb_not_gate;
  reg a;
  wire y;

  Not_gate uut(
    .a(a),
    .y(y)
  );

  initial begin 
    a = 0;
    #100; // Run simulation for 100 time units
    $finish;
  end

  always #2 a = ~a;

  always @(a) begin
    #1; // Allow y to settle after a changes
    $display("Time=%0t a=%b y=%b", $time, a, y);
  end
endmodule
           
