#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun  2 22:26:49 2019
# Process ID: 1308
# Current directory: E:/single_MIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17616 E:\single_MIPS\single_MIPS.xpr
# Log file: E:/single_MIPS/vivado.log
# Journal file: E:/single_MIPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/single_MIPS/single_MIPS.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/single_MIPS/top_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 746.000 ; gain = 63.207
update_compile_order -fileset sources_1
set_property top ifu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
[Sun Jun  2 22:51:39 2019] Launched synth_1...
Run output will be captured here: E:/single_MIPS/single_MIPS.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ifu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ifu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sim_1/new/ifu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ifu_tb_behav xil_defaultlib.ifu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ifu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ifu_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim/xsim.dir/ifu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  2 22:52:12 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 792.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ifu_tb_behav -key {Behavioral:sim_1:Functional:ifu_tb} -tclbatch {ifu_tb.tcl} -view {E:/single_MIPS/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config E:/single_MIPS/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/cpu0/clk was not found in the design.
WARNING: Simulation object /top_tb/cpu0/rst was not found in the design.
WARNING: Simulation object /top_tb/cpu0/inst was not found in the design.
WARNING: Simulation object /top_tb/cpu0/ct_rf_dst was not found in the design.
WARNING: Simulation object /top_tb/cpu0/ct_rf_wen was not found in the design.
WARNING: Simulation object /top_tb/cpu0/ct_alu_src was not found in the design.
WARNING: Simulation object /top_tb/cpu0/ct_data_rf was not found in the design.
WARNING: Simulation object /top_tb/cpu0/ct_branch was not found in the design.
WARNING: Simulation object /top_tb/cpu0/ct_jump was not found in the design.
WARNING: Simulation object /top_tb/cpu0/ct_mem_wen was not found in the design.
WARNING: Simulation object /top_tb/cpu0/ct_mem_ren was not found in the design.
WARNING: Simulation object /top_tb/cpu0/ct_alu was not found in the design.
WARNING: Simulation object /top_tb/cpu0/rf_addr_w was not found in the design.
WARNING: Simulation object /top_tb/cpu0/rf_data_r1 was not found in the design.
WARNING: Simulation object /top_tb/cpu0/rf_data_r2 was not found in the design.
WARNING: Simulation object /top_tb/cpu0/rf_data_w was not found in the design.
WARNING: Simulation object /top_tb/cpu0/alu_zero was not found in the design.
WARNING: Simulation object /top_tb/cpu0/alu_src2 was not found in the design.
WARNING: Simulation object /top_tb/cpu0/alu_res was not found in the design.
WARNING: Simulation object /top_tb/cpu0/ext_data was not found in the design.
WARNING: Simulation object /top_tb/cpu0/mem_data_o was not found in the design.
WARNING: Simulation object /top_tb/cpu0/rf0/file[0] was not found in the design.
WARNING: Simulation object /top_tb/cpu0/rf0/file[1] was not found in the design.
WARNING: Simulation object /top_tb/cpu0/rf0/file[2] was not found in the design.
WARNING: Simulation object /top_tb/cpu0/rf0/file[3] was not found in the design.
source ifu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 798.266 ; gain = 6.148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ifu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 798.266 ; gain = 6.148
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 800.680 ; gain = 1.148
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ifu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ifu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ifu_tb_behav xil_defaultlib.ifu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ifu_tb_behav -key {Behavioral:sim_1:Functional:ifu_tb} -tclbatch {ifu_tb.tcl} -log {simulate.log}"
WARNING: [SIM-utils-19] Failed to change file permissions to executable (E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim/simulate.bat): couldn't create error file for command: permission denied
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source ifu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ifu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 800.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ifu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ifu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sim_1/new/ifu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ifu_tb_behav xil_defaultlib.ifu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ifu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ifu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ifu_tb_behav -key {Behavioral:sim_1:Functional:ifu_tb} -tclbatch {ifu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source ifu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ifu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 803.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ifu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ifu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sim_1/new/ifu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ifu_tb_behav xil_defaultlib.ifu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ifu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ifu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ifu_tb_behav -key {Behavioral:sim_1:Functional:ifu_tb} -tclbatch {ifu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source ifu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ifu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 815.000 ; gain = 1.629
set_property top rf_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rf_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
WARNING: [SIM-utils-19] Failed to change file permissions to executable (E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim/compile.bat): couldn't create error file for command: permission denied
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rf_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rf_tb_behav xil_defaultlib.rf_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.rf_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rf_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim/xsim.dir/rf_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  2 23:02:50 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 817.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rf_tb_behav -key {Behavioral:sim_1:Functional:rf_tb} -tclbatch {rf_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source rf_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rf_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 825.906 ; gain = 8.332
set_property top alu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim/xsim.dir/alu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  2 23:11:33 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 833.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 838.422 ; gain = 5.262
set_property top datamem_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datamem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datamem_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
WARNING: [SIM-utils-19] Failed to change file permissions to executable (E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim/elaborate.bat): couldn't create error file for command: permission denied
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datamem_tb_behav xil_defaultlib.datamem_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.datamem_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot datamem_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim/xsim.dir/datamem_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  2 23:14:41 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 841.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datamem_tb_behav -key {Behavioral:sim_1:Functional:datamem_tb} -tclbatch {datamem_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source datamem_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 847.434 ; gain = 5.699
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datamem_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 847.434 ; gain = 5.699
set_property top ctrl_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ctrl_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrl_tb_behav xil_defaultlib.ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ct_alu [E:/single_MIPS/single_MIPS.srcs/sim_1/new/ctrl_tb.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUCT
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.ctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrl_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim/xsim.dir/ctrl_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  2 23:17:42 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 849.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_tb_behav -key {Behavioral:sim_1:Functional:ctrl_tb} -tclbatch {ctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source ctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 863.676 ; gain = 14.461
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ALUCT
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  2 23:22:05 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 863.730 ; gain = 0.043
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 873.086 ; gain = 9.410
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/top_tb/cpu0}} 
current_wave_config {Untitled 8*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 8*'.
Untitled 8
add_wave {{/top_tb/cpu0/rf0/file[0]}} 
current_wave_config {Untitled 8*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 8*'.
Untitled 8
add_wave {{/top_tb/cpu0/rf0/file[1]}} 
current_wave_config {Untitled 8*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 8*'.
Untitled 8
add_wave {{/top_tb/cpu0/rf0/file[2]}} 
current_wave_config {Untitled 8*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 8*'.
Untitled 8
add_wave {{/top_tb/cpu0/rf0/file[3]}} 
save_wave_config {E:/single_MIPS/top_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/single_MIPS/top_tb_behav.wcfg
WARNING: [filemgmt 56-12] File 'E:/single_MIPS/top_tb_behav.wcfg' cannot be added to the project because it already exists in the project, skipping this file
set_property xsim.view {E:/single_MIPS/top_tb_behav.wcfg E:/single_MIPS/top_behav.wcfg E:/single_MIPS/top_tb_behav.wcfg E:/single_MIPS/top_tb_behav.wcfg E:/single_MIPS/top_tb_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 882.813 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {E:/single_MIPS/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config E:/single_MIPS/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 893.555 ; gain = 10.742
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 893.555 ; gain = 0.000
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 893.555 ; gain = 0.000
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 893.555 ; gain = 0.000
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 893.555 ; gain = 0.000
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 893.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 23:28:50 2019...
