#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 25 20:19:16 2024
# Process ID: 120
# Current directory: C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/vga_moving_block.runs/synth_1
# Command line: vivado.exe -log vga_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_top.tcl
# Log file: C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/vga_moving_block.runs/synth_1/vga_top.vds
# Journal file: C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/vga_moving_block.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_top.tcl -notrace
Command: synth_design -top vga_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1116.285 ; gain = 9.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_top' [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_vga_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/display_controller.v:24]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (1#1) [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/display_controller.v:24]
WARNING: [Synth 8-7071] port 'mastClk' of module 'display_controller' is unconnected for instance 'dc' [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_vga_top.v:70]
WARNING: [Synth 8-7023] instance 'dc' of module 'display_controller' has 7 connections declared, but only 6 given [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_vga_top.v:70]
INFO: [Synth 8-6157] synthesizing module 'block_controller' [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/block_controller.v:3]
	Parameter RED bound to: 12'b111100000000 
	Parameter starting_hC bound to: 150 - type: integer 
	Parameter starting_vC bound to: 34 - type: integer 
	Parameter ending_hC bound to: 630 - type: integer 
	Parameter ending_vC bound to: 514 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pacman_4_25_rom' [C:/Users/velayuth/diana_project/test_moving_block/pacman_4_25_12_bit_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pacman_4_25_rom' (2#1) [C:/Users/velayuth/diana_project/test_moving_block/pacman_4_25_12_bit_rom.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'row' does not match port width (4) of module 'pacman_4_25_rom' [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/block_controller.v:41]
WARNING: [Synth 8-689] width (32) of port connection 'col' does not match port width (4) of module 'pacman_4_25_rom' [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/block_controller.v:42]
INFO: [Synth 8-6157] synthesizing module 'maze_view' [C:/Users/velayuth/diana_project/sprite_pngs/maze_8_by_8.v:1]
	Parameter sf bound to: 10'b0000001111 
	Parameter total_cols bound to: 10'b0000011100 
INFO: [Synth 8-6155] done synthesizing module 'maze_view' (3#1) [C:/Users/velayuth/diana_project/sprite_pngs/maze_8_by_8.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'p_row' does not match port width (10) of module 'maze_view' [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/block_controller.v:48]
WARNING: [Synth 8-689] width (32) of port connection 'p_col' does not match port width (10) of module 'maze_view' [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/block_controller.v:48]
WARNING: [Synth 8-7071] port 'clk' of module 'maze_view' is unconnected for instance 'dd_maze_view' [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/block_controller.v:48]
WARNING: [Synth 8-7023] instance 'dd_maze_view' of module 'maze_view' has 4 connections declared, but only 3 given [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/block_controller.v:48]
INFO: [Synth 8-6157] synthesizing module 'legal_4' [C:/Users/velayuth/diana_project/sprite_pngs/4_bit_legal_moves.v:1]
	Parameter sf bound to: 10'b0000001100 
	Parameter total_cols bound to: 10'b0000011100 
	Parameter s_x bound to: 10'b0010010110 
	Parameter s_y bound to: 10'b0000100010 
INFO: [Synth 8-251] l_col = x [C:/Users/velayuth/diana_project/sprite_pngs/4_bit_legal_moves.v:46]
INFO: [Synth 8-251] l_row = x [C:/Users/velayuth/diana_project/sprite_pngs/4_bit_legal_moves.v:47]
INFO: [Synth 8-6155] done synthesizing module 'legal_4' (4#1) [C:/Users/velayuth/diana_project/sprite_pngs/4_bit_legal_moves.v:1]
WARNING: [Synth 8-6104] Input port 'leg_l' has an internal driver [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/block_controller.v:53]
WARNING: [Synth 8-6104] Input port 'leg_r' has an internal driver [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/block_controller.v:53]
WARNING: [Synth 8-6104] Input port 'leg_u' has an internal driver [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/block_controller.v:53]
WARNING: [Synth 8-6104] Input port 'leg_d' has an internal driver [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/block_controller.v:53]
INFO: [Synth 8-6155] done synthesizing module 'block_controller' (5#1) [C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/src/block_controller.v:3]
WARNING: [Synth 8-7071] port 'leg_l' of module 'block_controller' is unconnected for instance 'sc' [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_vga_top.v:71]
WARNING: [Synth 8-7071] port 'leg_r' of module 'block_controller' is unconnected for instance 'sc' [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_vga_top.v:71]
WARNING: [Synth 8-7071] port 'leg_u' of module 'block_controller' is unconnected for instance 'sc' [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_vga_top.v:71]
WARNING: [Synth 8-7071] port 'leg_d' of module 'block_controller' is unconnected for instance 'sc' [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_vga_top.v:71]
WARNING: [Synth 8-7023] instance 'sc' of module 'block_controller' has 16 connections declared, but only 12 given [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_vga_top.v:71]
INFO: [Synth 8-226] default block is never used [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_vga_top.v:139]
INFO: [Synth 8-6155] done synthesizing module 'vga_top' (6#1) [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_vga_top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1177.781 ; gain = 70.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1177.781 ; gain = 70.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1177.781 ; gain = 70.836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1177.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc]
WARNING: [Vivado 12-584] No ports matched 'RamCS'. [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RamCS'. [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MemOE'. [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MemOE'. [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MemWR'. [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MemWR'. [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/velayuth/diana_project/test_moving_block/A7_vga_moving_block_supplement/A7_nexys7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1295.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1295.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.598 ; gain = 188.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.598 ; gain = 188.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.598 ; gain = 188.652
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/velayuth/diana_project/test_moving_block/pacman_4_25_12_bit_rom.v:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1295.598 ; gain = 188.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 10    
	   3 Input   10 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 55    
	   6 Input   12 Bit        Muxes := 7     
	   5 Input   12 Bit        Muxes := 2     
	   7 Input   12 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 5     
	   8 Input   12 Bit        Muxes := 5     
	   5 Input   11 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 23    
	   6 Input    4 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1295.598 ; gain = 188.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1300.270 ; gain = 193.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1422.613 ; gain = 315.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1440.711 ; gain = 333.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1440.711 ; gain = 333.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1440.711 ; gain = 333.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1440.711 ; gain = 333.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1440.711 ; gain = 333.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1440.711 ; gain = 333.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1440.711 ; gain = 333.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |    13|
|4     |LUT2   |    60|
|5     |LUT3   |    32|
|6     |LUT4   |    49|
|7     |LUT5   |    84|
|8     |LUT6   |   213|
|9     |MUXF7  |     3|
|10    |FDCE   |    34|
|11    |FDPE   |    10|
|12    |FDRE   |    31|
|13    |LDC    |     9|
|14    |IBUF   |     6|
|15    |OBUF   |    31|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1440.711 ; gain = 333.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1440.711 ; gain = 215.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1440.711 ; gain = 333.766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1440.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LDC => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 24 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1440.711 ; gain = 333.766
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/velayuth/diana_project/test_moving_block/vga_moving_block/vga_moving_block.runs/synth_1/vga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_top_utilization_synth.rpt -pb vga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 20:20:14 2024...
