// Seed: 2723685569
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    input  logic id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  wor   id_3,
    input  logic id_4,
    input  uwire id_5,
    input  uwire id_6,
    output logic id_7
);
  assign id_7 = id_4;
  initial
    if (id_6 > 1)
      if (id_2) begin : LABEL_0
        id_7 = ~-1'b0;
        if (id_3) $display(id_4);
        else id_7 = id_0;
        id_7 <= id_1 !=? {id_5};
      end else begin : LABEL_0
        #id_9 id_7 <= 1;
        $display(-1'b0, (-1 !=? 'b0), id_4);
      end
  uwire id_10;
  id_11(
      1'b0, ~id_2, 1, !1
  );
  module_0 modCall_1 (
      id_9,
      id_9,
      id_10,
      id_9,
      id_9
  );
endmodule
