;redcode
;assert 1
	SPL 0, <6
	CMP -207, <-120
	ADD 30, 9
	SUB 210, 3
	SUB 12, @10
	SPL 0, <402
	SPL 0, <402
	SUB @-127, 100
	SPL 0, <6
	SUB #12, @10
	MOV -1, <-20
	MOV -1, <-20
	ADD 30, 9
	ADD 30, 9
	MOV -1, <-20
	SUB #12, @0
	CMP #12, @0
	ADD 30, 9
	SPL 0, <402
	SUB #12, @299
	SUB @-127, 100
	DJN 21, 0
	SUB -207, <-120
	MOV -1, <-20
	SUB #12, @291
	SUB #12, @0
	SPL @600, <402
	SPL @600, <402
	SUB @3, 5
	SPL <20, <402
	CMP 12, @10
	DJN 21, 0
	SUB #12, @0
	CMP 30, 9
	SUB 12, @10
	CMP 30, 9
	SUB 12, @10
	SUB #12, @0
	DJN 21, 0
	SUB #12, @0
	ADD 30, 19
	SPL 81, #10
	SLT 3, 20
	DAT #203, #20
	SUB #12, @0
	CMP -207, <-120
	MOV -1, <-20
	SUB 12, @10
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
