
BLDC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a940  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  0800aad0  0800aad0  0000bad0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aea4  0800aea4  0000c21c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aea4  0800aea4  0000bea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aeac  0800aeac  0000c21c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aeac  0800aeac  0000beac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aeb0  0800aeb0  0000beb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  0800aeb4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c21c  2**0
                  CONTENTS
 10 .bss          000007d8  20000220  20000220  0000c220  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200009f8  200009f8  0000c220  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c21c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018574  00000000  00000000  0000c24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040fc  00000000  00000000  000247c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001468  00000000  00000000  000288c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fb5  00000000  00000000  00029d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025e8c  00000000  00000000  0002acdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f160  00000000  00000000  00050b69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4aa6  00000000  00000000  0006fcc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014476f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000633c  00000000  00000000  001447b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  0014aaf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aab8 	.word	0x0800aab8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	0800aab8 	.word	0x0800aab8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <Usart_Init>:
#include <user.h>
#include <rs485.h>

#ifdef HAL_UART_MODULE_ENABLED
void Usart_Init(UART_HandleTypeDef *huart,uint8_t *pData,uint16_t Size)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	4613      	mov	r3, r2
 8000ee0:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(5);
 8000ee2:	2005      	movs	r0, #5
 8000ee4:	f001 fc16 	bl	8002714 <HAL_Delay>
	if (HAL_UART_GetState(huart)==HAL_UART_STATE_READY)
 8000ee8:	68f8      	ldr	r0, [r7, #12]
 8000eea:	f005 fc73 	bl	80067d4 <HAL_UART_GetState>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b20      	cmp	r3, #32
 8000ef2:	d105      	bne.n	8000f00 <Usart_Init+0x2c>
	{
#ifdef USER_RS485_UART2_DMA
		HAL_UARTEx_ReceiveToIdle_DMA(huart, pData, Size);
 8000ef4:	88fb      	ldrh	r3, [r7, #6]
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	68b9      	ldr	r1, [r7, #8]
 8000efa:	68f8      	ldr	r0, [r7, #12]
 8000efc:	f005 f882 	bl	8006004 <HAL_UARTEx_ReceiveToIdle_DMA>
#endif
	}
}
 8000f00:	bf00      	nop
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <Usart_Send_DMA>:
	HAL_Delay(5);
	HAL_UART_Transmit_IT(huart, pData, Size);
}

void Usart_Send_DMA(UART_HandleTypeDef *huart,const uint8_t *pData, uint16_t Size)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	4613      	mov	r3, r2
 8000f14:	80fb      	strh	r3, [r7, #6]
	HAL_UART_AbortReceive_IT(huart);
 8000f16:	68f8      	ldr	r0, [r7, #12]
 8000f18:	f005 f8ce 	bl	80060b8 <HAL_UART_AbortReceive_IT>
	HAL_Delay(5);
 8000f1c:	2005      	movs	r0, #5
 8000f1e:	f001 fbf9 	bl	8002714 <HAL_Delay>
	HAL_UART_Transmit_DMA(huart, pData, Size);
 8000f22:	88fb      	ldrh	r3, [r7, #6]
 8000f24:	461a      	mov	r2, r3
 8000f26:	68b9      	ldr	r1, [r7, #8]
 8000f28:	68f8      	ldr	r0, [r7, #12]
 8000f2a:	f004 ffef 	bl	8005f0c <HAL_UART_Transmit_DMA>
}
 8000f2e:	bf00      	nop
 8000f30:	3710      	adds	r7, #16
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
	...

08000f38 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a04      	ldr	r2, [pc, #16]	@ (8000f58 <HAL_UART_TxCpltCallback+0x20>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d102      	bne.n	8000f50 <HAL_UART_TxCpltCallback+0x18>
	{
#ifdef USER_RS485_UART2_ENABLE
		RS485_TxCallback(huart);
 8000f4a:	6878      	ldr	r0, [r7, #4]
 8000f4c:	f006 fecc 	bl	8007ce8 <RS485_TxCallback>
#endif
	}else if(huart->Instance == USART3)
	{
//		WiFi_TxCallback(huart);
	}
}
 8000f50:	bf00      	nop
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	40004400 	.word	0x40004400

08000f5c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	460b      	mov	r3, r1
 8000f66:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == USART2 && huart->RxEventType==HAL_UART_RXEVENT_IDLE)             /*  */
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a0b      	ldr	r2, [pc, #44]	@ (8000f9c <HAL_UARTEx_RxEventCallback+0x40>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d109      	bne.n	8000f86 <HAL_UARTEx_RxEventCallback+0x2a>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f76:	2b02      	cmp	r3, #2
 8000f78:	d105      	bne.n	8000f86 <HAL_UARTEx_RxEventCallback+0x2a>
	{
#ifdef USER_RS485_UART2_ENABLE
		RS485_RxCallback(huart, Size);
 8000f7a:	887b      	ldrh	r3, [r7, #2]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f006 fec2 	bl	8007d08 <RS485_RxCallback>
#endif
	}else if(huart->Instance == USART3 && huart->RxEventType==HAL_UART_RXEVENT_IDLE)             /*  */
	{
//		WiFi_RxCallback(huart, Size);
	}
}
 8000f84:	e006      	b.n	8000f94 <HAL_UARTEx_RxEventCallback+0x38>
	}else if(huart->Instance == USART3 && huart->RxEventType==HAL_UART_RXEVENT_IDLE)             /*  */
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a05      	ldr	r2, [pc, #20]	@ (8000fa0 <HAL_UARTEx_RxEventCallback+0x44>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d101      	bne.n	8000f94 <HAL_UARTEx_RxEventCallback+0x38>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 8000f94:	bf00      	nop
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	40004400 	.word	0x40004400
 8000fa0:	40004800 	.word	0x40004800

08000fa4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08c      	sub	sp, #48	@ 0x30
 8000fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000faa:	f107 0320 	add.w	r3, r7, #32
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	605a      	str	r2, [r3, #4]
 8000fb4:	609a      	str	r2, [r3, #8]
 8000fb6:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000fb8:	463b      	mov	r3, r7
 8000fba:	2220      	movs	r2, #32
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f007 fc9f 	bl	8008902 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000fc4:	4b45      	ldr	r3, [pc, #276]	@ (80010dc <MX_ADC1_Init+0x138>)
 8000fc6:	4a46      	ldr	r2, [pc, #280]	@ (80010e0 <MX_ADC1_Init+0x13c>)
 8000fc8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fca:	4b44      	ldr	r3, [pc, #272]	@ (80010dc <MX_ADC1_Init+0x138>)
 8000fcc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000fd0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fd2:	4b42      	ldr	r3, [pc, #264]	@ (80010dc <MX_ADC1_Init+0x138>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000fd8:	4b40      	ldr	r3, [pc, #256]	@ (80010dc <MX_ADC1_Init+0x138>)
 8000fda:	2201      	movs	r2, #1
 8000fdc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000fde:	4b3f      	ldr	r3, [pc, #252]	@ (80010dc <MX_ADC1_Init+0x138>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fe4:	4b3d      	ldr	r3, [pc, #244]	@ (80010dc <MX_ADC1_Init+0x138>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fec:	4b3b      	ldr	r3, [pc, #236]	@ (80010dc <MX_ADC1_Init+0x138>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ff2:	4b3a      	ldr	r3, [pc, #232]	@ (80010dc <MX_ADC1_Init+0x138>)
 8000ff4:	4a3b      	ldr	r2, [pc, #236]	@ (80010e4 <MX_ADC1_Init+0x140>)
 8000ff6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ff8:	4b38      	ldr	r3, [pc, #224]	@ (80010dc <MX_ADC1_Init+0x138>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000ffe:	4b37      	ldr	r3, [pc, #220]	@ (80010dc <MX_ADC1_Init+0x138>)
 8001000:	2201      	movs	r2, #1
 8001002:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001004:	4b35      	ldr	r3, [pc, #212]	@ (80010dc <MX_ADC1_Init+0x138>)
 8001006:	2200      	movs	r2, #0
 8001008:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800100c:	4b33      	ldr	r3, [pc, #204]	@ (80010dc <MX_ADC1_Init+0x138>)
 800100e:	2201      	movs	r2, #1
 8001010:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001012:	4832      	ldr	r0, [pc, #200]	@ (80010dc <MX_ADC1_Init+0x138>)
 8001014:	f001 fba2 	bl	800275c <HAL_ADC_Init>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 800101e:	f000 fd9b 	bl	8001b58 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001022:	2308      	movs	r3, #8
 8001024:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 1;
 8001026:	2301      	movs	r3, #1
 8001028:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800102a:	2300      	movs	r3, #0
 800102c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800102e:	f107 0320 	add.w	r3, r7, #32
 8001032:	4619      	mov	r1, r3
 8001034:	4829      	ldr	r0, [pc, #164]	@ (80010dc <MX_ADC1_Init+0x138>)
 8001036:	f001 fcf9 	bl	8002a2c <HAL_ADC_ConfigChannel>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8001040:	f000 fd8a 	bl	8001b58 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_8;
 8001044:	2308      	movs	r3, #8
 8001046:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 1;
 8001048:	2301      	movs	r3, #1
 800104a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 4;
 800104c:	2304      	movs	r3, #4
 800104e:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001050:	2300      	movs	r3, #0
 8001052:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_FALLING;
 8001054:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001058:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 800105a:	2300      	movs	r3, #0
 800105c:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 800105e:	2300      	movs	r3, #0
 8001060:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001062:	2300      	movs	r3, #0
 8001064:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800106a:	463b      	mov	r3, r7
 800106c:	4619      	mov	r1, r3
 800106e:	481b      	ldr	r0, [pc, #108]	@ (80010dc <MX_ADC1_Init+0x138>)
 8001070:	f002 f804 	bl	800307c <HAL_ADCEx_InjectedConfigChannel>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 800107a:	f000 fd6d 	bl	8001b58 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_9;
 800107e:	2309      	movs	r3, #9
 8001080:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 2;
 8001082:	2302      	movs	r3, #2
 8001084:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001086:	463b      	mov	r3, r7
 8001088:	4619      	mov	r1, r3
 800108a:	4814      	ldr	r0, [pc, #80]	@ (80010dc <MX_ADC1_Init+0x138>)
 800108c:	f001 fff6 	bl	800307c <HAL_ADCEx_InjectedConfigChannel>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 8001096:	f000 fd5f 	bl	8001b58 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 800109a:	230e      	movs	r3, #14
 800109c:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 3;
 800109e:	2303      	movs	r3, #3
 80010a0:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010a2:	463b      	mov	r3, r7
 80010a4:	4619      	mov	r1, r3
 80010a6:	480d      	ldr	r0, [pc, #52]	@ (80010dc <MX_ADC1_Init+0x138>)
 80010a8:	f001 ffe8 	bl	800307c <HAL_ADCEx_InjectedConfigChannel>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 80010b2:	f000 fd51 	bl	8001b58 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_15;
 80010b6:	230f      	movs	r3, #15
 80010b8:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 4;
 80010ba:	2304      	movs	r3, #4
 80010bc:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010be:	463b      	mov	r3, r7
 80010c0:	4619      	mov	r1, r3
 80010c2:	4806      	ldr	r0, [pc, #24]	@ (80010dc <MX_ADC1_Init+0x138>)
 80010c4:	f001 ffda 	bl	800307c <HAL_ADCEx_InjectedConfigChannel>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_ADC1_Init+0x12e>
  {
    Error_Handler();
 80010ce:	f000 fd43 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  
  /* USER CODE END ADC1_Init 2 */

}
 80010d2:	bf00      	nop
 80010d4:	3730      	adds	r7, #48	@ 0x30
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	2000026c 	.word	0x2000026c
 80010e0:	40012000 	.word	0x40012000
 80010e4:	0f000001 	.word	0x0f000001

080010e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08a      	sub	sp, #40	@ 0x28
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a28      	ldr	r2, [pc, #160]	@ (80011a8 <HAL_ADC_MspInit+0xc0>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d149      	bne.n	800119e <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	613b      	str	r3, [r7, #16]
 800110e:	4b27      	ldr	r3, [pc, #156]	@ (80011ac <HAL_ADC_MspInit+0xc4>)
 8001110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001112:	4a26      	ldr	r2, [pc, #152]	@ (80011ac <HAL_ADC_MspInit+0xc4>)
 8001114:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001118:	6453      	str	r3, [r2, #68]	@ 0x44
 800111a:	4b24      	ldr	r3, [pc, #144]	@ (80011ac <HAL_ADC_MspInit+0xc4>)
 800111c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001122:	613b      	str	r3, [r7, #16]
 8001124:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	4b20      	ldr	r3, [pc, #128]	@ (80011ac <HAL_ADC_MspInit+0xc4>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	4a1f      	ldr	r2, [pc, #124]	@ (80011ac <HAL_ADC_MspInit+0xc4>)
 8001130:	f043 0304 	orr.w	r3, r3, #4
 8001134:	6313      	str	r3, [r2, #48]	@ 0x30
 8001136:	4b1d      	ldr	r3, [pc, #116]	@ (80011ac <HAL_ADC_MspInit+0xc4>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	f003 0304 	and.w	r3, r3, #4
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	60bb      	str	r3, [r7, #8]
 8001146:	4b19      	ldr	r3, [pc, #100]	@ (80011ac <HAL_ADC_MspInit+0xc4>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	4a18      	ldr	r2, [pc, #96]	@ (80011ac <HAL_ADC_MspInit+0xc4>)
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	6313      	str	r3, [r2, #48]	@ 0x30
 8001152:	4b16      	ldr	r3, [pc, #88]	@ (80011ac <HAL_ADC_MspInit+0xc4>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	68bb      	ldr	r3, [r7, #8]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = PIN_VBUS_Pin|GPIO_PIN_5;
 800115e:	2330      	movs	r3, #48	@ 0x30
 8001160:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001162:	2303      	movs	r3, #3
 8001164:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	4619      	mov	r1, r3
 8001170:	480f      	ldr	r0, [pc, #60]	@ (80011b0 <HAL_ADC_MspInit+0xc8>)
 8001172:	f002 fe49 	bl	8003e08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_IU_Pin|PIN_IV_Pin;
 8001176:	2303      	movs	r3, #3
 8001178:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117a:	2303      	movs	r3, #3
 800117c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001182:	f107 0314 	add.w	r3, r7, #20
 8001186:	4619      	mov	r1, r3
 8001188:	480a      	ldr	r0, [pc, #40]	@ (80011b4 <HAL_ADC_MspInit+0xcc>)
 800118a:	f002 fe3d 	bl	8003e08 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 1);
 800118e:	2201      	movs	r2, #1
 8001190:	2100      	movs	r1, #0
 8001192:	2012      	movs	r0, #18
 8001194:	f002 f9e3 	bl	800355e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001198:	2012      	movs	r0, #18
 800119a:	f002 f9fc 	bl	8003596 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800119e:	bf00      	nop
 80011a0:	3728      	adds	r7, #40	@ 0x28
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40012000 	.word	0x40012000
 80011ac:	40023800 	.word	0x40023800
 80011b0:	40020800 	.word	0x40020800
 80011b4:	40020400 	.word	0x40020400

080011b8 <HAL_ADCEx_InjectedConvCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	if (hadc==(&hadc1)) {
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4a15      	ldr	r2, [pc, #84]	@ (8001218 <HAL_ADCEx_InjectedConvCpltCallback+0x60>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d122      	bne.n	800120e <HAL_ADCEx_InjectedConvCpltCallback+0x56>
		ADC_Value[0] = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_1);
 80011c8:	2101      	movs	r1, #1
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f001 ff1e 	bl	800300c <HAL_ADCEx_InjectedGetValue>
 80011d0:	4603      	mov	r3, r0
 80011d2:	b29a      	uxth	r2, r3
 80011d4:	4b11      	ldr	r3, [pc, #68]	@ (800121c <HAL_ADCEx_InjectedConvCpltCallback+0x64>)
 80011d6:	801a      	strh	r2, [r3, #0]
		ADC_Value[1] = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_2);
 80011d8:	2102      	movs	r1, #2
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f001 ff16 	bl	800300c <HAL_ADCEx_InjectedGetValue>
 80011e0:	4603      	mov	r3, r0
 80011e2:	b29a      	uxth	r2, r3
 80011e4:	4b0d      	ldr	r3, [pc, #52]	@ (800121c <HAL_ADCEx_InjectedConvCpltCallback+0x64>)
 80011e6:	805a      	strh	r2, [r3, #2]
		ADC_Value[2] = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_3);
 80011e8:	2103      	movs	r1, #3
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f001 ff0e 	bl	800300c <HAL_ADCEx_InjectedGetValue>
 80011f0:	4603      	mov	r3, r0
 80011f2:	b29a      	uxth	r2, r3
 80011f4:	4b09      	ldr	r3, [pc, #36]	@ (800121c <HAL_ADCEx_InjectedConvCpltCallback+0x64>)
 80011f6:	809a      	strh	r2, [r3, #4]
		ADC_Value[3] = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_4);
 80011f8:	2104      	movs	r1, #4
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f001 ff06 	bl	800300c <HAL_ADCEx_InjectedGetValue>
 8001200:	4603      	mov	r3, r0
 8001202:	b29a      	uxth	r2, r3
 8001204:	4b05      	ldr	r3, [pc, #20]	@ (800121c <HAL_ADCEx_InjectedConvCpltCallback+0x64>)
 8001206:	80da      	strh	r2, [r3, #6]
		HAL_ADCEx_InjectedStart_IT(hadc);
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f001 fe2d 	bl	8002e68 <HAL_ADCEx_InjectedStart_IT>
	}
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2000026c 	.word	0x2000026c
 800121c:	20000264 	.word	0x20000264

08001220 <ADC_SAMPLE>:

//ADC
void ADC_SAMPLE(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
	ADC_Sample_Para.PhaseU_Curr = (1.638f - (float)(ADC_Value[0])/4096*3.3f)*I_Gain;
 8001224:	4b25      	ldr	r3, [pc, #148]	@ (80012bc <ADC_SAMPLE+0x9c>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	ee07 3a90 	vmov	s15, r3
 800122c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001230:	eddf 6a23 	vldr	s13, [pc, #140]	@ 80012c0 <ADC_SAMPLE+0xa0>
 8001234:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001238:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80012c4 <ADC_SAMPLE+0xa4>
 800123c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001240:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80012c8 <ADC_SAMPLE+0xa8>
 8001244:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001248:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80012cc <ADC_SAMPLE+0xac>
 800124c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001250:	4b1f      	ldr	r3, [pc, #124]	@ (80012d0 <ADC_SAMPLE+0xb0>)
 8001252:	edc3 7a02 	vstr	s15, [r3, #8]
	ADC_Sample_Para.PhaseV_Curr = (1.638f - (float)(ADC_Value[1]) /4096*3.3f)*I_Gain;
 8001256:	4b19      	ldr	r3, [pc, #100]	@ (80012bc <ADC_SAMPLE+0x9c>)
 8001258:	885b      	ldrh	r3, [r3, #2]
 800125a:	ee07 3a90 	vmov	s15, r3
 800125e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001262:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80012c0 <ADC_SAMPLE+0xa0>
 8001266:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800126a:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80012c4 <ADC_SAMPLE+0xa4>
 800126e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001272:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80012c8 <ADC_SAMPLE+0xa8>
 8001276:	ee77 7a67 	vsub.f32	s15, s14, s15
 800127a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80012cc <ADC_SAMPLE+0xac>
 800127e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001282:	4b13      	ldr	r3, [pc, #76]	@ (80012d0 <ADC_SAMPLE+0xb0>)
 8001284:	edc3 7a03 	vstr	s15, [r3, #12]
	ADC_Sample_Para.VBUS = (float)ADC_Value[2]/4096*3.3f/0.0909091f;
 8001288:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <ADC_SAMPLE+0x9c>)
 800128a:	889b      	ldrh	r3, [r3, #4]
 800128c:	ee07 3a90 	vmov	s15, r3
 8001290:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001294:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 80012c0 <ADC_SAMPLE+0xa0>
 8001298:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800129c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80012c4 <ADC_SAMPLE+0xa4>
 80012a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012a4:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80012d4 <ADC_SAMPLE+0xb4>
 80012a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012ac:	4b08      	ldr	r3, [pc, #32]	@ (80012d0 <ADC_SAMPLE+0xb0>)
 80012ae:	edc3 7a00 	vstr	s15, [r3]
}
 80012b2:	bf00      	nop
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	20000264 	.word	0x20000264
 80012c0:	45800000 	.word	0x45800000
 80012c4:	40533333 	.word	0x40533333
 80012c8:	3fd1a9fc 	.word	0x3fd1a9fc
 80012cc:	41ac018b 	.word	0x41ac018b
 80012d0:	2000023c 	.word	0x2000023c
 80012d4:	3dba2e8d 	.word	0x3dba2e8d

080012d8 <ADC_Sample_Deal>:

//ADC
void ADC_Sample_Deal(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
	ADC_Sample_Filt_Para.PhaseU_Curr = LPF_I_RUN_B*ADC_Sample_Filt_Para.PhaseU_Curr + LPF_I_RUN_A*ADC_Sample_Para.PhaseU_Curr;
 80012dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001358 <ADC_Sample_Deal+0x80>)
 80012de:	edd3 7a02 	vldr	s15, [r3, #8]
 80012e2:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800135c <ADC_Sample_Deal+0x84>
 80012e6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001360 <ADC_Sample_Deal+0x88>)
 80012ec:	edd3 7a02 	vldr	s15, [r3, #8]
 80012f0:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8001364 <ADC_Sample_Deal+0x8c>
 80012f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fc:	4b16      	ldr	r3, [pc, #88]	@ (8001358 <ADC_Sample_Deal+0x80>)
 80012fe:	edc3 7a02 	vstr	s15, [r3, #8]
	ADC_Sample_Filt_Para.PhaseV_Curr = LPF_I_RUN_B*ADC_Sample_Filt_Para.PhaseV_Curr + LPF_I_RUN_A*ADC_Sample_Para.PhaseV_Curr;
 8001302:	4b15      	ldr	r3, [pc, #84]	@ (8001358 <ADC_Sample_Deal+0x80>)
 8001304:	edd3 7a03 	vldr	s15, [r3, #12]
 8001308:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800135c <ADC_Sample_Deal+0x84>
 800130c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001310:	4b13      	ldr	r3, [pc, #76]	@ (8001360 <ADC_Sample_Deal+0x88>)
 8001312:	edd3 7a03 	vldr	s15, [r3, #12]
 8001316:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001364 <ADC_Sample_Deal+0x8c>
 800131a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800131e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001322:	4b0d      	ldr	r3, [pc, #52]	@ (8001358 <ADC_Sample_Deal+0x80>)
 8001324:	edc3 7a03 	vstr	s15, [r3, #12]
	ADC_Sample_Filt_Para.VBUS = ADC_Sample_Filt_Para.VBUS*LPF_I_STOP_B + ADC_Sample_Para.VBUS*LPF_I_STOP_A;
 8001328:	4b0b      	ldr	r3, [pc, #44]	@ (8001358 <ADC_Sample_Deal+0x80>)
 800132a:	edd3 7a00 	vldr	s15, [r3]
 800132e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001368 <ADC_Sample_Deal+0x90>
 8001332:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001336:	4b0a      	ldr	r3, [pc, #40]	@ (8001360 <ADC_Sample_Deal+0x88>)
 8001338:	edd3 7a00 	vldr	s15, [r3]
 800133c:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800136c <ADC_Sample_Deal+0x94>
 8001340:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001344:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001348:	4b03      	ldr	r3, [pc, #12]	@ (8001358 <ADC_Sample_Deal+0x80>)
 800134a:	edc3 7a00 	vstr	s15, [r3]
}
 800134e:	bf00      	nop
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	20000250 	.word	0x20000250
 800135c:	3dfbecab 	.word	0x3dfbecab
 8001360:	2000023c 	.word	0x2000023c
 8001364:	3f60826b 	.word	0x3f60826b
 8001368:	3f7f321d 	.word	0x3f7f321d
 800136c:	3b4de32e 	.word	0x3b4de32e

08001370 <Get_ADC>:

//ADC
void Get_ADC(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
	ADC_SAMPLE();
 8001374:	f7ff ff54 	bl	8001220 <ADC_SAMPLE>
	ADC_Sample_Deal();
 8001378:	f7ff ffae 	bl	80012d8 <ADC_Sample_Deal>
}
 800137c:	bf00      	nop
 800137e:	bd80      	pop	{r7, pc}

08001380 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	607b      	str	r3, [r7, #4]
 800138a:	4b17      	ldr	r3, [pc, #92]	@ (80013e8 <MX_DMA_Init+0x68>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	4a16      	ldr	r2, [pc, #88]	@ (80013e8 <MX_DMA_Init+0x68>)
 8001390:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001394:	6313      	str	r3, [r2, #48]	@ 0x30
 8001396:	4b14      	ldr	r3, [pc, #80]	@ (80013e8 <MX_DMA_Init+0x68>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800139e:	607b      	str	r3, [r7, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	603b      	str	r3, [r7, #0]
 80013a6:	4b10      	ldr	r3, [pc, #64]	@ (80013e8 <MX_DMA_Init+0x68>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	4a0f      	ldr	r2, [pc, #60]	@ (80013e8 <MX_DMA_Init+0x68>)
 80013ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b2:	4b0d      	ldr	r3, [pc, #52]	@ (80013e8 <MX_DMA_Init+0x68>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013ba:	603b      	str	r3, [r7, #0]
 80013bc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
 80013be:	2200      	movs	r2, #0
 80013c0:	2101      	movs	r1, #1
 80013c2:	203a      	movs	r0, #58	@ 0x3a
 80013c4:	f002 f8cb 	bl	800355e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80013c8:	203a      	movs	r0, #58	@ 0x3a
 80013ca:	f002 f8e4 	bl	8003596 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 1, 0);
 80013ce:	2200      	movs	r2, #0
 80013d0:	2101      	movs	r1, #1
 80013d2:	2046      	movs	r0, #70	@ 0x46
 80013d4:	f002 f8c3 	bl	800355e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80013d8:	2046      	movs	r0, #70	@ 0x46
 80013da:	f002 f8dc 	bl	8003596 <HAL_NVIC_EnableIRQ>

}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40023800 	.word	0x40023800

080013ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08a      	sub	sp, #40	@ 0x28
 80013f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f2:	f107 0314 	add.w	r3, r7, #20
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]
 80013fc:	609a      	str	r2, [r3, #8]
 80013fe:	60da      	str	r2, [r3, #12]
 8001400:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	613b      	str	r3, [r7, #16]
 8001406:	4b70      	ldr	r3, [pc, #448]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140a:	4a6f      	ldr	r2, [pc, #444]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 800140c:	f043 0304 	orr.w	r3, r3, #4
 8001410:	6313      	str	r3, [r2, #48]	@ 0x30
 8001412:	4b6d      	ldr	r3, [pc, #436]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	f003 0304 	and.w	r3, r3, #4
 800141a:	613b      	str	r3, [r7, #16]
 800141c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	4b69      	ldr	r3, [pc, #420]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	4a68      	ldr	r2, [pc, #416]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 8001428:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800142c:	6313      	str	r3, [r2, #48]	@ 0x30
 800142e:	4b66      	ldr	r3, [pc, #408]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800143a:	2300      	movs	r3, #0
 800143c:	60bb      	str	r3, [r7, #8]
 800143e:	4b62      	ldr	r3, [pc, #392]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001442:	4a61      	ldr	r2, [pc, #388]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 8001444:	f043 0301 	orr.w	r3, r3, #1
 8001448:	6313      	str	r3, [r2, #48]	@ 0x30
 800144a:	4b5f      	ldr	r3, [pc, #380]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144e:	f003 0301 	and.w	r3, r3, #1
 8001452:	60bb      	str	r3, [r7, #8]
 8001454:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	607b      	str	r3, [r7, #4]
 800145a:	4b5b      	ldr	r3, [pc, #364]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145e:	4a5a      	ldr	r2, [pc, #360]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 8001460:	f043 0302 	orr.w	r3, r3, #2
 8001464:	6313      	str	r3, [r2, #48]	@ 0x30
 8001466:	4b58      	ldr	r3, [pc, #352]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	607b      	str	r3, [r7, #4]
 8001470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	603b      	str	r3, [r7, #0]
 8001476:	4b54      	ldr	r3, [pc, #336]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147a:	4a53      	ldr	r2, [pc, #332]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 800147c:	f043 0308 	orr.w	r3, r3, #8
 8001480:	6313      	str	r3, [r2, #48]	@ 0x30
 8001482:	4b51      	ldr	r3, [pc, #324]	@ (80015c8 <MX_GPIO_Init+0x1dc>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	f003 0308 	and.w	r3, r3, #8
 800148a:	603b      	str	r3, [r7, #0]
 800148c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 800148e:	2201      	movs	r2, #1
 8001490:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001494:	484d      	ldr	r0, [pc, #308]	@ (80015cc <MX_GPIO_Init+0x1e0>)
 8001496:	f002 fe53 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PIN_UL_Pin|PIN_VL_Pin|PIN_WL_Pin, GPIO_PIN_RESET);
 800149a:	2200      	movs	r2, #0
 800149c:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80014a0:	484b      	ldr	r0, [pc, #300]	@ (80015d0 <MX_GPIO_Init+0x1e4>)
 80014a2:	f002 fe4d 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PIN_UH_Pin|PIN_VH_Pin|PIN_WH_Pin, GPIO_PIN_RESET);
 80014a6:	2200      	movs	r2, #0
 80014a8:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80014ac:	4849      	ldr	r0, [pc, #292]	@ (80015d4 <MX_GPIO_Init+0x1e8>)
 80014ae:	f002 fe47 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80014b2:	2201      	movs	r2, #1
 80014b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014b8:	4846      	ldr	r0, [pc, #280]	@ (80015d4 <MX_GPIO_Init+0x1e8>)
 80014ba:	f002 fe41 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_SET);
 80014be:	2201      	movs	r2, #1
 80014c0:	2138      	movs	r1, #56	@ 0x38
 80014c2:	4843      	ldr	r0, [pc, #268]	@ (80015d0 <MX_GPIO_Init+0x1e4>)
 80014c4:	f002 fe3c 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80014c8:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80014cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ce:	2301      	movs	r3, #1
 80014d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014d2:	2301      	movs	r3, #1
 80014d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d6:	2300      	movs	r3, #0
 80014d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014da:	f107 0314 	add.w	r3, r7, #20
 80014de:	4619      	mov	r1, r3
 80014e0:	483a      	ldr	r0, [pc, #232]	@ (80015cc <MX_GPIO_Init+0x1e0>)
 80014e2:	f002 fc91 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014e6:	2301      	movs	r3, #1
 80014e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ea:	2300      	movs	r3, #0
 80014ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014ee:	2302      	movs	r3, #2
 80014f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f2:	f107 0314 	add.w	r3, r7, #20
 80014f6:	4619      	mov	r1, r3
 80014f8:	4836      	ldr	r0, [pc, #216]	@ (80015d4 <MX_GPIO_Init+0x1e8>)
 80014fa:	f002 fc85 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80014fe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001502:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001504:	2300      	movs	r3, #0
 8001506:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001508:	2301      	movs	r3, #1
 800150a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800150c:	f107 0314 	add.w	r3, r7, #20
 8001510:	4619      	mov	r1, r3
 8001512:	482f      	ldr	r0, [pc, #188]	@ (80015d0 <MX_GPIO_Init+0x1e4>)
 8001514:	f002 fc78 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_UL_Pin PIN_VL_Pin PIN_WL_Pin */
  GPIO_InitStruct.Pin = PIN_UL_Pin|PIN_VL_Pin|PIN_WL_Pin;
 8001518:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800151c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800151e:	2301      	movs	r3, #1
 8001520:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001522:	2300      	movs	r3, #0
 8001524:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001526:	2303      	movs	r3, #3
 8001528:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800152a:	f107 0314 	add.w	r3, r7, #20
 800152e:	4619      	mov	r1, r3
 8001530:	4827      	ldr	r0, [pc, #156]	@ (80015d0 <MX_GPIO_Init+0x1e4>)
 8001532:	f002 fc69 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_UH_Pin PIN_VH_Pin PIN_WH_Pin */
  GPIO_InitStruct.Pin = PIN_UH_Pin|PIN_VH_Pin|PIN_WH_Pin;
 8001536:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800153a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800153c:	2301      	movs	r3, #1
 800153e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001544:	2303      	movs	r3, #3
 8001546:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	4619      	mov	r1, r3
 800154e:	4821      	ldr	r0, [pc, #132]	@ (80015d4 <MX_GPIO_Init+0x1e8>)
 8001550:	f002 fc5a 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001554:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001558:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155a:	2301      	movs	r3, #1
 800155c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800155e:	2301      	movs	r3, #1
 8001560:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001562:	2300      	movs	r3, #0
 8001564:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001566:	f107 0314 	add.w	r3, r7, #20
 800156a:	4619      	mov	r1, r3
 800156c:	4819      	ldr	r0, [pc, #100]	@ (80015d4 <MX_GPIO_Init+0x1e8>)
 800156e:	f002 fc4b 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001572:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001576:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001578:	2300      	movs	r3, #0
 800157a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800157c:	2301      	movs	r3, #1
 800157e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	4619      	mov	r1, r3
 8001586:	4811      	ldr	r0, [pc, #68]	@ (80015cc <MX_GPIO_Init+0x1e0>)
 8001588:	f002 fc3e 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800158c:	2304      	movs	r3, #4
 800158e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001590:	2300      	movs	r3, #0
 8001592:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001594:	2301      	movs	r3, #1
 8001596:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	4619      	mov	r1, r3
 800159e:	480e      	ldr	r0, [pc, #56]	@ (80015d8 <MX_GPIO_Init+0x1ec>)
 80015a0:	f002 fc32 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80015a4:	2338      	movs	r3, #56	@ 0x38
 80015a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a8:	2301      	movs	r3, #1
 80015aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015b0:	2302      	movs	r3, #2
 80015b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	4619      	mov	r1, r3
 80015ba:	4805      	ldr	r0, [pc, #20]	@ (80015d0 <MX_GPIO_Init+0x1e4>)
 80015bc:	f002 fc24 	bl	8003e08 <HAL_GPIO_Init>

}
 80015c0:	bf00      	nop
 80015c2:	3728      	adds	r7, #40	@ 0x28
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40020800 	.word	0x40020800
 80015d0:	40020400 	.word	0x40020400
 80015d4:	40020000 	.word	0x40020000
 80015d8:	40020c00 	.word	0x40020c00

080015dc <KEY_Scan>:

/* USER CODE BEGIN 2 */


u8 KEY_Scan(u8 mode)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	71fb      	strb	r3, [r7, #7]
	static u8 key_up = 1;
	if(mode == 1) key_up = 1;
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d102      	bne.n	80015f2 <KEY_Scan+0x16>
 80015ec:	4b2e      	ldr	r3, [pc, #184]	@ (80016a8 <KEY_Scan+0xcc>)
 80015ee:	2201      	movs	r2, #1
 80015f0:	701a      	strb	r2, [r3, #0]
	if(key_up && (KEY0 == 0 || KEY1 == 0 || KEY2 == 0 || KEY3 == 1 || KEY4 == 0))
 80015f2:	4b2d      	ldr	r3, [pc, #180]	@ (80016a8 <KEY_Scan+0xcc>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d037      	beq.n	800166a <KEY_Scan+0x8e>
 80015fa:	4b2c      	ldr	r3, [pc, #176]	@ (80016ac <KEY_Scan+0xd0>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d00f      	beq.n	8001622 <KEY_Scan+0x46>
 8001602:	4b2b      	ldr	r3, [pc, #172]	@ (80016b0 <KEY_Scan+0xd4>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d00b      	beq.n	8001622 <KEY_Scan+0x46>
 800160a:	4b2a      	ldr	r3, [pc, #168]	@ (80016b4 <KEY_Scan+0xd8>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d007      	beq.n	8001622 <KEY_Scan+0x46>
 8001612:	4b29      	ldr	r3, [pc, #164]	@ (80016b8 <KEY_Scan+0xdc>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2b01      	cmp	r3, #1
 8001618:	d003      	beq.n	8001622 <KEY_Scan+0x46>
 800161a:	4b28      	ldr	r3, [pc, #160]	@ (80016bc <KEY_Scan+0xe0>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d123      	bne.n	800166a <KEY_Scan+0x8e>
	{
		delay_ms(10);
 8001622:	200a      	movs	r0, #10
 8001624:	f006 fbd8 	bl	8007dd8 <delay_ms>
		key_up = 0;
 8001628:	4b1f      	ldr	r3, [pc, #124]	@ (80016a8 <KEY_Scan+0xcc>)
 800162a:	2200      	movs	r2, #0
 800162c:	701a      	strb	r2, [r3, #0]
		if(KEY0 == 0)       return KEY0_PRES;
 800162e:	4b1f      	ldr	r3, [pc, #124]	@ (80016ac <KEY_Scan+0xd0>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d101      	bne.n	800163a <KEY_Scan+0x5e>
 8001636:	2301      	movs	r3, #1
 8001638:	e032      	b.n	80016a0 <KEY_Scan+0xc4>
		else if(KEY1 == 0)  return KEY1_PRES;
 800163a:	4b1d      	ldr	r3, [pc, #116]	@ (80016b0 <KEY_Scan+0xd4>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d101      	bne.n	8001646 <KEY_Scan+0x6a>
 8001642:	2302      	movs	r3, #2
 8001644:	e02c      	b.n	80016a0 <KEY_Scan+0xc4>
		else if(KEY2 == 0)	return KEY2_PRES;
 8001646:	4b1b      	ldr	r3, [pc, #108]	@ (80016b4 <KEY_Scan+0xd8>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d101      	bne.n	8001652 <KEY_Scan+0x76>
 800164e:	2303      	movs	r3, #3
 8001650:	e026      	b.n	80016a0 <KEY_Scan+0xc4>
		else if(KEY3 == 1)	return KEY3_PRES;
 8001652:	4b19      	ldr	r3, [pc, #100]	@ (80016b8 <KEY_Scan+0xdc>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2b01      	cmp	r3, #1
 8001658:	d101      	bne.n	800165e <KEY_Scan+0x82>
 800165a:	2304      	movs	r3, #4
 800165c:	e020      	b.n	80016a0 <KEY_Scan+0xc4>
		else if(KEY4 == 0) 	return KEY4_PRES;
 800165e:	4b17      	ldr	r3, [pc, #92]	@ (80016bc <KEY_Scan+0xe0>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d11a      	bne.n	800169c <KEY_Scan+0xc0>
 8001666:	2305      	movs	r3, #5
 8001668:	e01a      	b.n	80016a0 <KEY_Scan+0xc4>
	}else if(KEY0 == 1 && KEY1 == 1 && KEY2 == 1 && KEY3 == 0 && KEY4 == 1)
 800166a:	4b10      	ldr	r3, [pc, #64]	@ (80016ac <KEY_Scan+0xd0>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d115      	bne.n	800169e <KEY_Scan+0xc2>
 8001672:	4b0f      	ldr	r3, [pc, #60]	@ (80016b0 <KEY_Scan+0xd4>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2b01      	cmp	r3, #1
 8001678:	d111      	bne.n	800169e <KEY_Scan+0xc2>
 800167a:	4b0e      	ldr	r3, [pc, #56]	@ (80016b4 <KEY_Scan+0xd8>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2b01      	cmp	r3, #1
 8001680:	d10d      	bne.n	800169e <KEY_Scan+0xc2>
 8001682:	4b0d      	ldr	r3, [pc, #52]	@ (80016b8 <KEY_Scan+0xdc>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d109      	bne.n	800169e <KEY_Scan+0xc2>
 800168a:	4b0c      	ldr	r3, [pc, #48]	@ (80016bc <KEY_Scan+0xe0>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d105      	bne.n	800169e <KEY_Scan+0xc2>
	{
		key_up = 1;
 8001692:	4b05      	ldr	r3, [pc, #20]	@ (80016a8 <KEY_Scan+0xcc>)
 8001694:	2201      	movs	r2, #1
 8001696:	701a      	strb	r2, [r3, #0]
		return 0xff;
 8001698:	23ff      	movs	r3, #255	@ 0xff
 800169a:	e001      	b.n	80016a0 <KEY_Scan+0xc4>
		if(KEY0 == 0)       return KEY0_PRES;
 800169c:	bf00      	nop
	}
	return 0xff;
 800169e:	23ff      	movs	r3, #255	@ 0xff
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000000 	.word	0x20000000
 80016ac:	4241022c 	.word	0x4241022c
 80016b0:	42418208 	.word	0x42418208
 80016b4:	42408230 	.word	0x42408230
 80016b8:	42400200 	.word	0x42400200
 80016bc:	42408228 	.word	0x42408228

080016c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b09c      	sub	sp, #112	@ 0x70
 80016c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016c6:	f000 ffb3 	bl	8002630 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ca:	f000 f903 	bl	80018d4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	delay_init(168);
 80016ce:	20a8      	movs	r0, #168	@ 0xa8
 80016d0:	f006 fb32 	bl	8007d38 <delay_init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016d4:	f7ff fe8a 	bl	80013ec <MX_GPIO_Init>
  MX_DMA_Init();
 80016d8:	f7ff fe52 	bl	8001380 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80016dc:	f000 fe8e 	bl	80023fc <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80016e0:	f7ff fc60 	bl	8000fa4 <MX_ADC1_Init>
  MX_SPI3_Init();
 80016e4:	f000 fa3e 	bl	8001b64 <MX_SPI3_Init>
  MX_TIM1_Init();
 80016e8:	f000 fc86 	bl	8001ff8 <MX_TIM1_Init>
  MX_TIM5_Init();
 80016ec:	f000 fd22 	bl	8002134 <MX_TIM5_Init>
  MX_TIM6_Init();
 80016f0:	f000 fd76 	bl	80021e0 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

	RS485_Init(&huart1);
 80016f4:	4865      	ldr	r0, [pc, #404]	@ (800188c <main+0x1cc>)
 80016f6:	f006 facd 	bl	8007c94 <RS485_Init>

	//	Motor_Init();

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80016fa:	210c      	movs	r1, #12
 80016fc:	4864      	ldr	r0, [pc, #400]	@ (8001890 <main+0x1d0>)
 80016fe:	f003 fb73 	bl	8004de8 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim1);
 8001702:	4863      	ldr	r0, [pc, #396]	@ (8001890 <main+0x1d0>)
 8001704:	f003 faa6 	bl	8004c54 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim6);
 8001708:	4862      	ldr	r0, [pc, #392]	@ (8001894 <main+0x1d4>)
 800170a:	f003 faa3 	bl	8004c54 <HAL_TIM_Base_Start_IT>
	HAL_ADCEx_InjectedStart_IT(&hadc1);
 800170e:	4862      	ldr	r0, [pc, #392]	@ (8001898 <main+0x1d8>)
 8001710:	f001 fbaa 	bl	8002e68 <HAL_ADCEx_InjectedStart_IT>
	//	PIN_VL_OUT=0;
	//	PIN_WL_OUT=0;

	while (1) {

		if (Motor.M_State == IF_Control) {
 8001714:	4b61      	ldr	r3, [pc, #388]	@ (800189c <main+0x1dc>)
 8001716:	7c1b      	ldrb	r3, [r3, #16]
 8001718:	b2db      	uxtb	r3, r3
 800171a:	2b02      	cmp	r3, #2
 800171c:	d105      	bne.n	800172a <main+0x6a>
			pi_spd.Kp = 0.007f;
 800171e:	4b60      	ldr	r3, [pc, #384]	@ (80018a0 <main+0x1e0>)
 8001720:	4a60      	ldr	r2, [pc, #384]	@ (80018a4 <main+0x1e4>)
 8001722:	611a      	str	r2, [r3, #16]
			pi_spd.Ki = 0.002f; // 0.0001*10 / 0.2   T*SpeedLoopPrescaler/0.2
 8001724:	4b5e      	ldr	r3, [pc, #376]	@ (80018a0 <main+0x1e0>)
 8001726:	4a60      	ldr	r2, [pc, #384]	@ (80018a8 <main+0x1e8>)
 8001728:	615a      	str	r2, [r3, #20]
		}

		HAL_Delay(50);
 800172a:	2032      	movs	r0, #50	@ 0x32
 800172c:	f000 fff2 	bl	8002714 <HAL_Delay>

		// RS485_Send((uint8_t *)("Hello World!!\n"), 14);

		check_key();
 8001730:	f000 f93a 	bl	80019a8 <check_key>

		char str[60]={0},str1[10]={0},str2[10]={0},str3[10]={0},str4[10]={0};
 8001734:	1d3b      	adds	r3, r7, #4
 8001736:	223c      	movs	r2, #60	@ 0x3c
 8001738:	2100      	movs	r1, #0
 800173a:	4618      	mov	r0, r3
 800173c:	f007 f8e1 	bl	8008902 <memset>
 8001740:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	605a      	str	r2, [r3, #4]
 800174a:	811a      	strh	r2, [r3, #8]
 800174c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	811a      	strh	r2, [r3, #8]
 8001758:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	811a      	strh	r2, [r3, #8]
 8001764:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	811a      	strh	r2, [r3, #8]
		sprintf(str1,"%5.2f",ADC_Sample_Filt_Para.VBUS);
 8001770:	4b4e      	ldr	r3, [pc, #312]	@ (80018ac <main+0x1ec>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f7fe fee7 	bl	8000548 <__aeabi_f2d>
 800177a:	4602      	mov	r2, r0
 800177c:	460b      	mov	r3, r1
 800177e:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8001782:	494b      	ldr	r1, [pc, #300]	@ (80018b0 <main+0x1f0>)
 8001784:	f007 f858 	bl	8008838 <siprintf>
		sprintf(str2,"%6.2f",ADC_Sample_Filt_Para.PhaseU_Curr);
 8001788:	4b48      	ldr	r3, [pc, #288]	@ (80018ac <main+0x1ec>)
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe fedb 	bl	8000548 <__aeabi_f2d>
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
 8001796:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 800179a:	4946      	ldr	r1, [pc, #280]	@ (80018b4 <main+0x1f4>)
 800179c:	f007 f84c 	bl	8008838 <siprintf>
		sprintf(str3,"%6.2f",ADC_Sample_Filt_Para.PhaseV_Curr);
 80017a0:	4b42      	ldr	r3, [pc, #264]	@ (80018ac <main+0x1ec>)
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe fecf 	bl	8000548 <__aeabi_f2d>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 80017b2:	4940      	ldr	r1, [pc, #256]	@ (80018b4 <main+0x1f4>)
 80017b4:	f007 f840 	bl	8008838 <siprintf>
		sprintf(str4,"%5ld",2000000/(htim6.Instance->ARR+1));
 80017b8:	4b36      	ldr	r3, [pc, #216]	@ (8001894 <main+0x1d4>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017be:	3301      	adds	r3, #1
 80017c0:	4a3d      	ldr	r2, [pc, #244]	@ (80018b8 <main+0x1f8>)
 80017c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80017c6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80017ca:	493c      	ldr	r1, [pc, #240]	@ (80018bc <main+0x1fc>)
 80017cc:	4618      	mov	r0, r3
 80017ce:	f007 f833 	bl	8008838 <siprintf>

		strcat(str,"Vbus:");
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7fe fd4b 	bl	8000270 <strlen>
 80017da:	4603      	mov	r3, r0
 80017dc:	461a      	mov	r2, r3
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	4413      	add	r3, r2
 80017e2:	4a37      	ldr	r2, [pc, #220]	@ (80018c0 <main+0x200>)
 80017e4:	6810      	ldr	r0, [r2, #0]
 80017e6:	6018      	str	r0, [r3, #0]
 80017e8:	8892      	ldrh	r2, [r2, #4]
 80017ea:	809a      	strh	r2, [r3, #4]
		strcat(str,str1);
 80017ec:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	4611      	mov	r1, r2
 80017f4:	4618      	mov	r0, r3
 80017f6:	f007 f88c 	bl	8008912 <strcat>
		strcat(str,",U:");
 80017fa:	1d3b      	adds	r3, r7, #4
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7fe fd37 	bl	8000270 <strlen>
 8001802:	4603      	mov	r3, r0
 8001804:	461a      	mov	r2, r3
 8001806:	1d3b      	adds	r3, r7, #4
 8001808:	4413      	add	r3, r2
 800180a:	4a2e      	ldr	r2, [pc, #184]	@ (80018c4 <main+0x204>)
 800180c:	6810      	ldr	r0, [r2, #0]
 800180e:	6018      	str	r0, [r3, #0]
		strcat(str,str2);
 8001810:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8001814:	1d3b      	adds	r3, r7, #4
 8001816:	4611      	mov	r1, r2
 8001818:	4618      	mov	r0, r3
 800181a:	f007 f87a 	bl	8008912 <strcat>
		strcat(str,",V:");
 800181e:	1d3b      	adds	r3, r7, #4
 8001820:	4618      	mov	r0, r3
 8001822:	f7fe fd25 	bl	8000270 <strlen>
 8001826:	4603      	mov	r3, r0
 8001828:	461a      	mov	r2, r3
 800182a:	1d3b      	adds	r3, r7, #4
 800182c:	4413      	add	r3, r2
 800182e:	4a26      	ldr	r2, [pc, #152]	@ (80018c8 <main+0x208>)
 8001830:	6810      	ldr	r0, [r2, #0]
 8001832:	6018      	str	r0, [r3, #0]
		strcat(str,str3);
 8001834:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8001838:	1d3b      	adds	r3, r7, #4
 800183a:	4611      	mov	r1, r2
 800183c:	4618      	mov	r0, r3
 800183e:	f007 f868 	bl	8008912 <strcat>
		strcat(str,",f:");
 8001842:	1d3b      	adds	r3, r7, #4
 8001844:	4618      	mov	r0, r3
 8001846:	f7fe fd13 	bl	8000270 <strlen>
 800184a:	4603      	mov	r3, r0
 800184c:	461a      	mov	r2, r3
 800184e:	1d3b      	adds	r3, r7, #4
 8001850:	4413      	add	r3, r2
 8001852:	4a1e      	ldr	r2, [pc, #120]	@ (80018cc <main+0x20c>)
 8001854:	6810      	ldr	r0, [r2, #0]
 8001856:	6018      	str	r0, [r3, #0]
		strcat(str,str4);
 8001858:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800185c:	1d3b      	adds	r3, r7, #4
 800185e:	4611      	mov	r1, r2
 8001860:	4618      	mov	r0, r3
 8001862:	f007 f856 	bl	8008912 <strcat>
		strcat(str,"\n");
 8001866:	1d3b      	adds	r3, r7, #4
 8001868:	4618      	mov	r0, r3
 800186a:	f7fe fd01 	bl	8000270 <strlen>
 800186e:	4603      	mov	r3, r0
 8001870:	461a      	mov	r2, r3
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	4413      	add	r3, r2
 8001876:	4916      	ldr	r1, [pc, #88]	@ (80018d0 <main+0x210>)
 8001878:	461a      	mov	r2, r3
 800187a:	460b      	mov	r3, r1
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	8013      	strh	r3, [r2, #0]

		RS485_Send((uint8_t *)(&str), sizeof(str));
 8001880:	1d3b      	adds	r3, r7, #4
 8001882:	213c      	movs	r1, #60	@ 0x3c
 8001884:	4618      	mov	r0, r3
 8001886:	f006 fa1b 	bl	8007cc0 <RS485_Send>
	while (1) {
 800188a:	e743      	b.n	8001714 <main+0x54>
 800188c:	20000460 	.word	0x20000460
 8001890:	20000384 	.word	0x20000384
 8001894:	20000414 	.word	0x20000414
 8001898:	2000026c 	.word	0x2000026c
 800189c:	20000598 	.word	0x20000598
 80018a0:	20000670 	.word	0x20000670
 80018a4:	3be56042 	.word	0x3be56042
 80018a8:	3b03126f 	.word	0x3b03126f
 80018ac:	20000250 	.word	0x20000250
 80018b0:	0800aad0 	.word	0x0800aad0
 80018b4:	0800aad8 	.word	0x0800aad8
 80018b8:	001e8480 	.word	0x001e8480
 80018bc:	0800aae0 	.word	0x0800aae0
 80018c0:	0800aae8 	.word	0x0800aae8
 80018c4:	0800aaf0 	.word	0x0800aaf0
 80018c8:	0800aaf4 	.word	0x0800aaf4
 80018cc:	0800aaf8 	.word	0x0800aaf8
 80018d0:	0800aafc 	.word	0x0800aafc

080018d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b094      	sub	sp, #80	@ 0x50
 80018d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018da:	f107 0320 	add.w	r3, r7, #32
 80018de:	2230      	movs	r2, #48	@ 0x30
 80018e0:	2100      	movs	r1, #0
 80018e2:	4618      	mov	r0, r3
 80018e4:	f007 f80d 	bl	8008902 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018e8:	f107 030c 	add.w	r3, r7, #12
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	605a      	str	r2, [r3, #4]
 80018f2:	609a      	str	r2, [r3, #8]
 80018f4:	60da      	str	r2, [r3, #12]
 80018f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018f8:	2300      	movs	r3, #0
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	4b28      	ldr	r3, [pc, #160]	@ (80019a0 <SystemClock_Config+0xcc>)
 80018fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001900:	4a27      	ldr	r2, [pc, #156]	@ (80019a0 <SystemClock_Config+0xcc>)
 8001902:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001906:	6413      	str	r3, [r2, #64]	@ 0x40
 8001908:	4b25      	ldr	r3, [pc, #148]	@ (80019a0 <SystemClock_Config+0xcc>)
 800190a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001910:	60bb      	str	r3, [r7, #8]
 8001912:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001914:	2300      	movs	r3, #0
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	4b22      	ldr	r3, [pc, #136]	@ (80019a4 <SystemClock_Config+0xd0>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a21      	ldr	r2, [pc, #132]	@ (80019a4 <SystemClock_Config+0xd0>)
 800191e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001922:	6013      	str	r3, [r2, #0]
 8001924:	4b1f      	ldr	r3, [pc, #124]	@ (80019a4 <SystemClock_Config+0xd0>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800192c:	607b      	str	r3, [r7, #4]
 800192e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001930:	2301      	movs	r3, #1
 8001932:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001934:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001938:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800193a:	2302      	movs	r3, #2
 800193c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800193e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001942:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001944:	2304      	movs	r3, #4
 8001946:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001948:	23a8      	movs	r3, #168	@ 0xa8
 800194a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800194c:	2302      	movs	r3, #2
 800194e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001950:	2304      	movs	r3, #4
 8001952:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001954:	f107 0320 	add.w	r3, r7, #32
 8001958:	4618      	mov	r0, r3
 800195a:	f002 fc0b 	bl	8004174 <HAL_RCC_OscConfig>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001964:	f000 f8f8 	bl	8001b58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001968:	230f      	movs	r3, #15
 800196a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800196c:	2302      	movs	r3, #2
 800196e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001974:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001978:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800197a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800197e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001980:	f107 030c 	add.w	r3, r7, #12
 8001984:	2105      	movs	r1, #5
 8001986:	4618      	mov	r0, r3
 8001988:	f002 fe6c 	bl	8004664 <HAL_RCC_ClockConfig>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001992:	f000 f8e1 	bl	8001b58 <Error_Handler>
  }
}
 8001996:	bf00      	nop
 8001998:	3750      	adds	r7, #80	@ 0x50
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40007000 	.word	0x40007000

080019a8 <check_key>:

/* USER CODE BEGIN 4 */

void check_key(void) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
	key_value_last = key_value_now;
 80019ac:	4b5c      	ldr	r3, [pc, #368]	@ (8001b20 <check_key+0x178>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	b2da      	uxtb	r2, r3
 80019b2:	4b5c      	ldr	r3, [pc, #368]	@ (8001b24 <check_key+0x17c>)
 80019b4:	701a      	strb	r2, [r3, #0]
	key_value_now = KEY_Scan(0);
 80019b6:	2000      	movs	r0, #0
 80019b8:	f7ff fe10 	bl	80015dc <KEY_Scan>
 80019bc:	4603      	mov	r3, r0
 80019be:	461a      	mov	r2, r3
 80019c0:	4b57      	ldr	r3, [pc, #348]	@ (8001b20 <check_key+0x178>)
 80019c2:	701a      	strb	r2, [r3, #0]
	if ((key_value_now == 0xff) && (key_value_last != 0xff)) {
 80019c4:	4b56      	ldr	r3, [pc, #344]	@ (8001b20 <check_key+0x178>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	2bff      	cmp	r3, #255	@ 0xff
 80019cc:	f040 80a5 	bne.w	8001b1a <check_key+0x172>
 80019d0:	4b54      	ldr	r3, [pc, #336]	@ (8001b24 <check_key+0x17c>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2bff      	cmp	r3, #255	@ 0xff
 80019d8:	f000 809f 	beq.w	8001b1a <check_key+0x172>
		if (key_value_last == 1) {			//key0
 80019dc:	4b51      	ldr	r3, [pc, #324]	@ (8001b24 <check_key+0x17c>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d12e      	bne.n	8001a44 <check_key+0x9c>
			LED0 = !LED0;
 80019e6:	4b50      	ldr	r3, [pc, #320]	@ (8001b28 <check_key+0x180>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	bf0c      	ite	eq
 80019ee:	2301      	moveq	r3, #1
 80019f0:	2300      	movne	r3, #0
 80019f2:	b2da      	uxtb	r2, r3
 80019f4:	4b4c      	ldr	r3, [pc, #304]	@ (8001b28 <check_key+0x180>)
 80019f6:	601a      	str	r2, [r3, #0]
			K1_flag = !K1_flag;
 80019f8:	4b4c      	ldr	r3, [pc, #304]	@ (8001b2c <check_key+0x184>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	bf14      	ite	ne
 8001a00:	2301      	movne	r3, #1
 8001a02:	2300      	moveq	r3, #0
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	f083 0301 	eor.w	r3, r3, #1
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	f003 0301 	and.w	r3, r3, #1
 8001a10:	b2da      	uxtb	r2, r3
 8001a12:	4b46      	ldr	r3, [pc, #280]	@ (8001b2c <check_key+0x184>)
 8001a14:	701a      	strb	r2, [r3, #0]
					Motor.M_State = 0;
				}
				break;
			}
			case 3: {
				if (K1_flag) {
 8001a16:	4b45      	ldr	r3, [pc, #276]	@ (8001b2c <check_key+0x184>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d009      	beq.n	8001a32 <check_key+0x8a>
					M_RUN();
 8001a1e:	f005 ffa3 	bl	8007968 <M_RUN>
					IF_Theta = 0;
 8001a22:	4b43      	ldr	r3, [pc, #268]	@ (8001b30 <check_key+0x188>)
 8001a24:	f04f 0200 	mov.w	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
					Motor.M_State = IF_Control;
 8001a2a:	4b42      	ldr	r3, [pc, #264]	@ (8001b34 <check_key+0x18c>)
 8001a2c:	2202      	movs	r2, #2
 8001a2e:	741a      	strb	r2, [r3, #16]
				} else {
					Motor.M_State = 0;
				}
				break;
 8001a30:	e002      	b.n	8001a38 <check_key+0x90>
					Motor.M_State = 0;
 8001a32:	4b40      	ldr	r3, [pc, #256]	@ (8001b34 <check_key+0x18c>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	741a      	strb	r2, [r3, #16]
				break;
 8001a38:	bf00      	nop
			}
			default:
				break;
			}
			RS485_Send((uint8_t *)("KEY0 Pressed!!\n"), 15);
 8001a3a:	210f      	movs	r1, #15
 8001a3c:	483e      	ldr	r0, [pc, #248]	@ (8001b38 <check_key+0x190>)
 8001a3e:	f006 f93f 	bl	8007cc0 <RS485_Send>
//			Motor.M_State = T0_Zero;
//			Postion_To_Zero_Double();
//			Motor.M_State = 0;
		}
	}
}
 8001a42:	e06a      	b.n	8001b1a <check_key+0x172>
		} else if (key_value_last == 2) {			//key1
 8001a44:	4b37      	ldr	r3, [pc, #220]	@ (8001b24 <check_key+0x17c>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d11e      	bne.n	8001a8c <check_key+0xe4>
			K0_flag = !K0_flag;
 8001a4e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b3c <check_key+0x194>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	bf14      	ite	ne
 8001a56:	2301      	movne	r3, #1
 8001a58:	2300      	moveq	r3, #0
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	f083 0301 	eor.w	r3, r3, #1
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	b2da      	uxtb	r2, r3
 8001a68:	4b34      	ldr	r3, [pc, #208]	@ (8001b3c <check_key+0x194>)
 8001a6a:	701a      	strb	r2, [r3, #0]
			if (K0_flag) {
 8001a6c:	4b33      	ldr	r3, [pc, #204]	@ (8001b3c <check_key+0x194>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d005      	beq.n	8001a80 <check_key+0xd8>
				BLDC_Run();
 8001a74:	f005 fdfe 	bl	8007674 <BLDC_Run>
				LED1 = 0;
 8001a78:	4b31      	ldr	r3, [pc, #196]	@ (8001b40 <check_key+0x198>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
}
 8001a7e:	e04c      	b.n	8001b1a <check_key+0x172>
				BLDC_Stop();
 8001a80:	f005 feae 	bl	80077e0 <BLDC_Stop>
				LED1 = 1;
 8001a84:	4b2e      	ldr	r3, [pc, #184]	@ (8001b40 <check_key+0x198>)
 8001a86:	2201      	movs	r2, #1
 8001a88:	601a      	str	r2, [r3, #0]
}
 8001a8a:	e046      	b.n	8001b1a <check_key+0x172>
		} else if (key_value_last == 3) {		//key2
 8001a8c:	4b25      	ldr	r3, [pc, #148]	@ (8001b24 <check_key+0x17c>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	2b03      	cmp	r3, #3
 8001a94:	d129      	bne.n	8001aea <check_key+0x142>
			k2_flag = !k2_flag;
 8001a96:	4b2b      	ldr	r3, [pc, #172]	@ (8001b44 <check_key+0x19c>)
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	bf14      	ite	ne
 8001a9e:	2301      	movne	r3, #1
 8001aa0:	2300      	moveq	r3, #0
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	f083 0301 	eor.w	r3, r3, #1
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	4b24      	ldr	r3, [pc, #144]	@ (8001b44 <check_key+0x19c>)
 8001ab2:	701a      	strb	r2, [r3, #0]
			if (k2_flag) {
 8001ab4:	4b23      	ldr	r3, [pc, #140]	@ (8001b44 <check_key+0x19c>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d009      	beq.n	8001ad0 <check_key+0x128>
				PLL_HFI_Para.Theta = 0;
 8001abc:	4b22      	ldr	r3, [pc, #136]	@ (8001b48 <check_key+0x1a0>)
 8001abe:	f04f 0200 	mov.w	r2, #0
 8001ac2:	621a      	str	r2, [r3, #32]
				M_RUN();
 8001ac4:	f005 ff50 	bl	8007968 <M_RUN>
				Motor.M_State = M_HFI;
 8001ac8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b34 <check_key+0x18c>)
 8001aca:	2205      	movs	r2, #5
 8001acc:	741a      	strb	r2, [r3, #16]
 8001ace:	e002      	b.n	8001ad6 <check_key+0x12e>
				Motor.M_State = 0;
 8001ad0:	4b18      	ldr	r3, [pc, #96]	@ (8001b34 <check_key+0x18c>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	741a      	strb	r2, [r3, #16]
			LED2 = !LED2;
 8001ad6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b4c <check_key+0x1a4>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	bf0c      	ite	eq
 8001ade:	2301      	moveq	r3, #1
 8001ae0:	2300      	movne	r3, #0
 8001ae2:	b2da      	uxtb	r2, r3
 8001ae4:	4b19      	ldr	r3, [pc, #100]	@ (8001b4c <check_key+0x1a4>)
 8001ae6:	601a      	str	r2, [r3, #0]
}
 8001ae8:	e017      	b.n	8001b1a <check_key+0x172>
		} else if (key_value_last == 4) {		//key3
 8001aea:	4b0e      	ldr	r3, [pc, #56]	@ (8001b24 <check_key+0x17c>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	2b04      	cmp	r3, #4
 8001af2:	d107      	bne.n	8001b04 <check_key+0x15c>
			tempARR_Tim5=-50;
 8001af4:	4b16      	ldr	r3, [pc, #88]	@ (8001b50 <check_key+0x1a8>)
 8001af6:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001afa:	601a      	str	r2, [r3, #0]
			tempARR_Flag=1;
 8001afc:	4b15      	ldr	r3, [pc, #84]	@ (8001b54 <check_key+0x1ac>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	701a      	strb	r2, [r3, #0]
}
 8001b02:	e00a      	b.n	8001b1a <check_key+0x172>
		} else if (key_value_last == 5) {		//key4
 8001b04:	4b07      	ldr	r3, [pc, #28]	@ (8001b24 <check_key+0x17c>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	2b05      	cmp	r3, #5
 8001b0c:	d105      	bne.n	8001b1a <check_key+0x172>
			tempARR_Tim5=50;
 8001b0e:	4b10      	ldr	r3, [pc, #64]	@ (8001b50 <check_key+0x1a8>)
 8001b10:	2232      	movs	r2, #50	@ 0x32
 8001b12:	601a      	str	r2, [r3, #0]
			tempARR_Flag=1;
 8001b14:	4b0f      	ldr	r3, [pc, #60]	@ (8001b54 <check_key+0x1ac>)
 8001b16:	2201      	movs	r2, #1
 8001b18:	701a      	strb	r2, [r3, #0]
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	200002b5 	.word	0x200002b5
 8001b24:	200002b4 	.word	0x200002b4
 8001b28:	424102bc 	.word	0x424102bc
 8001b2c:	200002b7 	.word	0x200002b7
 8001b30:	20000600 	.word	0x20000600
 8001b34:	20000598 	.word	0x20000598
 8001b38:	0800ab00 	.word	0x0800ab00
 8001b3c:	200002b6 	.word	0x200002b6
 8001b40:	424102b8 	.word	0x424102b8
 8001b44:	200002b8 	.word	0x200002b8
 8001b48:	20000770 	.word	0x20000770
 8001b4c:	424102b4 	.word	0x424102b4
 8001b50:	200002bc 	.word	0x200002bc
 8001b54:	200002c0 	.word	0x200002c0

08001b58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b5c:	b672      	cpsid	i
}
 8001b5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <Error_Handler+0x8>

08001b64 <MX_SPI3_Init>:
SPI_HandleTypeDef hspi3;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001b68:	4b1b      	ldr	r3, [pc, #108]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001b6a:	4a1c      	ldr	r2, [pc, #112]	@ (8001bdc <MX_SPI3_Init+0x78>)
 8001b6c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001b70:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b74:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001b76:	4b18      	ldr	r3, [pc, #96]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b7c:	4b16      	ldr	r3, [pc, #88]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001b82:	4b15      	ldr	r3, [pc, #84]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001b84:	2202      	movs	r2, #2
 8001b86:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b88:	4b13      	ldr	r3, [pc, #76]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001b8e:	4b12      	ldr	r3, [pc, #72]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001b90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b94:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001b96:	4b10      	ldr	r3, [pc, #64]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001b98:	2208      	movs	r2, #8
 8001b9a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001bae:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001bb0:	220a      	movs	r2, #10
 8001bb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001bb4:	4808      	ldr	r0, [pc, #32]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001bb6:	f002 ff75 	bl	8004aa4 <HAL_SPI_Init>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001bc0:	f7ff ffca 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */
	__HAL_SPI_ENABLE(&hspi3);
 8001bc4:	4b04      	ldr	r3, [pc, #16]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	4b03      	ldr	r3, [pc, #12]	@ (8001bd8 <MX_SPI3_Init+0x74>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001bd2:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI3_Init 2 */

}
 8001bd4:	bf00      	nop
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	200002c4 	.word	0x200002c4
 8001bdc:	40003c00 	.word	0x40003c00

08001be0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b08a      	sub	sp, #40	@ 0x28
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
 8001bf6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a30      	ldr	r2, [pc, #192]	@ (8001cc0 <HAL_SPI_MspInit+0xe0>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d159      	bne.n	8001cb6 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	613b      	str	r3, [r7, #16]
 8001c06:	4b2f      	ldr	r3, [pc, #188]	@ (8001cc4 <HAL_SPI_MspInit+0xe4>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	4a2e      	ldr	r2, [pc, #184]	@ (8001cc4 <HAL_SPI_MspInit+0xe4>)
 8001c0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c12:	4b2c      	ldr	r3, [pc, #176]	@ (8001cc4 <HAL_SPI_MspInit+0xe4>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c1a:	613b      	str	r3, [r7, #16]
 8001c1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	4b28      	ldr	r3, [pc, #160]	@ (8001cc4 <HAL_SPI_MspInit+0xe4>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c26:	4a27      	ldr	r2, [pc, #156]	@ (8001cc4 <HAL_SPI_MspInit+0xe4>)
 8001c28:	f043 0304 	orr.w	r3, r3, #4
 8001c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2e:	4b25      	ldr	r3, [pc, #148]	@ (8001cc4 <HAL_SPI_MspInit+0xe4>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c32:	f003 0304 	and.w	r3, r3, #4
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001c3a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c40:	2302      	movs	r3, #2
 8001c42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c4c:	2306      	movs	r3, #6
 8001c4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c50:	f107 0314 	add.w	r3, r7, #20
 8001c54:	4619      	mov	r1, r3
 8001c56:	481c      	ldr	r0, [pc, #112]	@ (8001cc8 <HAL_SPI_MspInit+0xe8>)
 8001c58:	f002 f8d6 	bl	8003e08 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream7;
 8001c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ccc <HAL_SPI_MspInit+0xec>)
 8001c5e:	4a1c      	ldr	r2, [pc, #112]	@ (8001cd0 <HAL_SPI_MspInit+0xf0>)
 8001c60:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001c62:	4b1a      	ldr	r3, [pc, #104]	@ (8001ccc <HAL_SPI_MspInit+0xec>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c68:	4b18      	ldr	r3, [pc, #96]	@ (8001ccc <HAL_SPI_MspInit+0xec>)
 8001c6a:	2240      	movs	r2, #64	@ 0x40
 8001c6c:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c6e:	4b17      	ldr	r3, [pc, #92]	@ (8001ccc <HAL_SPI_MspInit+0xec>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c74:	4b15      	ldr	r3, [pc, #84]	@ (8001ccc <HAL_SPI_MspInit+0xec>)
 8001c76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c7a:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c7c:	4b13      	ldr	r3, [pc, #76]	@ (8001ccc <HAL_SPI_MspInit+0xec>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c82:	4b12      	ldr	r3, [pc, #72]	@ (8001ccc <HAL_SPI_MspInit+0xec>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8001c88:	4b10      	ldr	r3, [pc, #64]	@ (8001ccc <HAL_SPI_MspInit+0xec>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8001ccc <HAL_SPI_MspInit+0xec>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c94:	4b0d      	ldr	r3, [pc, #52]	@ (8001ccc <HAL_SPI_MspInit+0xec>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001c9a:	480c      	ldr	r0, [pc, #48]	@ (8001ccc <HAL_SPI_MspInit+0xec>)
 8001c9c:	f001 fcb2 	bl	8003604 <HAL_DMA_Init>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001ca6:	f7ff ff57 	bl	8001b58 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a07      	ldr	r2, [pc, #28]	@ (8001ccc <HAL_SPI_MspInit+0xec>)
 8001cae:	649a      	str	r2, [r3, #72]	@ 0x48
 8001cb0:	4a06      	ldr	r2, [pc, #24]	@ (8001ccc <HAL_SPI_MspInit+0xec>)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001cb6:	bf00      	nop
 8001cb8:	3728      	adds	r7, #40	@ 0x28
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40003c00 	.word	0x40003c00
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	40020800 	.word	0x40020800
 8001ccc:	2000031c 	.word	0x2000031c
 8001cd0:	400260b8 	.word	0x400260b8

08001cd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	607b      	str	r3, [r7, #4]
 8001cde:	4b10      	ldr	r3, [pc, #64]	@ (8001d20 <HAL_MspInit+0x4c>)
 8001ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ce2:	4a0f      	ldr	r2, [pc, #60]	@ (8001d20 <HAL_MspInit+0x4c>)
 8001ce4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cea:	4b0d      	ldr	r3, [pc, #52]	@ (8001d20 <HAL_MspInit+0x4c>)
 8001cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cf2:	607b      	str	r3, [r7, #4]
 8001cf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	603b      	str	r3, [r7, #0]
 8001cfa:	4b09      	ldr	r3, [pc, #36]	@ (8001d20 <HAL_MspInit+0x4c>)
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfe:	4a08      	ldr	r2, [pc, #32]	@ (8001d20 <HAL_MspInit+0x4c>)
 8001d00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d06:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <HAL_MspInit+0x4c>)
 8001d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d0e:	603b      	str	r3, [r7, #0]
 8001d10:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001d12:	2005      	movs	r0, #5
 8001d14:	f001 fc18 	bl	8003548 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d18:	bf00      	nop
 8001d1a:	3708      	adds	r7, #8
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40023800 	.word	0x40023800

08001d24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <NMI_Handler+0x4>

08001d2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d30:	bf00      	nop
 8001d32:	e7fd      	b.n	8001d30 <HardFault_Handler+0x4>

08001d34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d38:	bf00      	nop
 8001d3a:	e7fd      	b.n	8001d38 <MemManage_Handler+0x4>

08001d3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d40:	bf00      	nop
 8001d42:	e7fd      	b.n	8001d40 <BusFault_Handler+0x4>

08001d44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d48:	bf00      	nop
 8001d4a:	e7fd      	b.n	8001d48 <UsageFault_Handler+0x4>

08001d4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d5e:	bf00      	nop
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr

08001d68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr

08001d76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d76:	b580      	push	{r7, lr}
 8001d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d7a:	f000 fcab 	bl	80026d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
	...

08001d84 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d88:	4802      	ldr	r0, [pc, #8]	@ (8001d94 <ADC_IRQHandler+0x10>)
 8001d8a:	f000 fd2a 	bl	80027e2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	2000026c 	.word	0x2000026c

08001d98 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d9c:	4802      	ldr	r0, [pc, #8]	@ (8001da8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001d9e:	f003 f8eb 	bl	8004f78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000384 	.word	0x20000384

08001dac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001db0:	4802      	ldr	r0, [pc, #8]	@ (8001dbc <USART1_IRQHandler+0x10>)
 8001db2:	f004 fa33 	bl	800621c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000460 	.word	0x20000460

08001dc0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001dc4:	4802      	ldr	r0, [pc, #8]	@ (8001dd0 <TIM5_IRQHandler+0x10>)
 8001dc6:	f003 f8d7 	bl	8004f78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	200003cc 	.word	0x200003cc

08001dd4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001dd8:	4802      	ldr	r0, [pc, #8]	@ (8001de4 <TIM6_DAC_IRQHandler+0x10>)
 8001dda:	f003 f8cd 	bl	8004f78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000414 	.word	0x20000414

08001de8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001dec:	4802      	ldr	r0, [pc, #8]	@ (8001df8 <DMA2_Stream2_IRQHandler+0x10>)
 8001dee:	f001 fda1 	bl	8003934 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000508 	.word	0x20000508

08001dfc <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001e00:	4802      	ldr	r0, [pc, #8]	@ (8001e0c <DMA2_Stream7_IRQHandler+0x10>)
 8001e02:	f001 fd97 	bl	8003934 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	200004a8 	.word	0x200004a8

08001e10 <HAL_ADC_ErrorCallback>:
	if (ii>0){
		ii--;
	}
}

void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc){
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
	int8_t ii=0;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	73fb      	strb	r3, [r7, #15]
	ii++;
 8001e1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	3301      	adds	r3, #1
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	73fb      	strb	r3, [r7, #15]
	if (ii>0){
 8001e28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	dd05      	ble.n	8001e3c <HAL_ADC_ErrorCallback+0x2c>
		ii--;
 8001e30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	3b01      	subs	r3, #1
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	73fb      	strb	r3, [r7, #15]
	}
}
 8001e3c:	bf00      	nop
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  return 1;
 8001e4c:	2301      	movs	r3, #1
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <_kill>:

int _kill(int pid, int sig)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e62:	f006 fdaf 	bl	80089c4 <__errno>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2216      	movs	r2, #22
 8001e6a:	601a      	str	r2, [r3, #0]
  return -1;
 8001e6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <_exit>:

void _exit (int status)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e80:	f04f 31ff 	mov.w	r1, #4294967295
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f7ff ffe7 	bl	8001e58 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e8a:	bf00      	nop
 8001e8c:	e7fd      	b.n	8001e8a <_exit+0x12>

08001e8e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b086      	sub	sp, #24
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	60f8      	str	r0, [r7, #12]
 8001e96:	60b9      	str	r1, [r7, #8]
 8001e98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	617b      	str	r3, [r7, #20]
 8001e9e:	e00a      	b.n	8001eb6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ea0:	f3af 8000 	nop.w
 8001ea4:	4601      	mov	r1, r0
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	1c5a      	adds	r2, r3, #1
 8001eaa:	60ba      	str	r2, [r7, #8]
 8001eac:	b2ca      	uxtb	r2, r1
 8001eae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	617b      	str	r3, [r7, #20]
 8001eb6:	697a      	ldr	r2, [r7, #20]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	429a      	cmp	r2, r3
 8001ebc:	dbf0      	blt.n	8001ea0 <_read+0x12>
  }

  return len;
 8001ebe:	687b      	ldr	r3, [r7, #4]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3718      	adds	r7, #24
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b086      	sub	sp, #24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	617b      	str	r3, [r7, #20]
 8001ed8:	e009      	b.n	8001eee <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	1c5a      	adds	r2, r3, #1
 8001ede:	60ba      	str	r2, [r7, #8]
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	3301      	adds	r3, #1
 8001eec:	617b      	str	r3, [r7, #20]
 8001eee:	697a      	ldr	r2, [r7, #20]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	dbf1      	blt.n	8001eda <_write+0x12>
  }
  return len;
 8001ef6:	687b      	ldr	r3, [r7, #4]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3718      	adds	r7, #24
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <_close>:

int _close(int file)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f28:	605a      	str	r2, [r3, #4]
  return 0;
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <_isatty>:

int _isatty(int file)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f40:	2301      	movs	r3, #1
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	b085      	sub	sp, #20
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	60f8      	str	r0, [r7, #12]
 8001f56:	60b9      	str	r1, [r7, #8]
 8001f58:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3714      	adds	r7, #20
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f70:	4a14      	ldr	r2, [pc, #80]	@ (8001fc4 <_sbrk+0x5c>)
 8001f72:	4b15      	ldr	r3, [pc, #84]	@ (8001fc8 <_sbrk+0x60>)
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f7c:	4b13      	ldr	r3, [pc, #76]	@ (8001fcc <_sbrk+0x64>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d102      	bne.n	8001f8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f84:	4b11      	ldr	r3, [pc, #68]	@ (8001fcc <_sbrk+0x64>)
 8001f86:	4a12      	ldr	r2, [pc, #72]	@ (8001fd0 <_sbrk+0x68>)
 8001f88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f8a:	4b10      	ldr	r3, [pc, #64]	@ (8001fcc <_sbrk+0x64>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4413      	add	r3, r2
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d207      	bcs.n	8001fa8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f98:	f006 fd14 	bl	80089c4 <__errno>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	220c      	movs	r2, #12
 8001fa0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa6:	e009      	b.n	8001fbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fa8:	4b08      	ldr	r3, [pc, #32]	@ (8001fcc <_sbrk+0x64>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fae:	4b07      	ldr	r3, [pc, #28]	@ (8001fcc <_sbrk+0x64>)
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	4a05      	ldr	r2, [pc, #20]	@ (8001fcc <_sbrk+0x64>)
 8001fb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fba:	68fb      	ldr	r3, [r7, #12]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3718      	adds	r7, #24
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	20020000 	.word	0x20020000
 8001fc8:	00000400 	.word	0x00000400
 8001fcc:	2000037c 	.word	0x2000037c
 8001fd0:	200009f8 	.word	0x200009f8

08001fd4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fd8:	4b06      	ldr	r3, [pc, #24]	@ (8001ff4 <SystemInit+0x20>)
 8001fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fde:	4a05      	ldr	r2, [pc, #20]	@ (8001ff4 <SystemInit+0x20>)
 8001fe0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fe4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	e000ed00 	.word	0xe000ed00

08001ff8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b096      	sub	sp, #88	@ 0x58
 8001ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ffe:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	605a      	str	r2, [r3, #4]
 8002008:	609a      	str	r2, [r3, #8]
 800200a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800200c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002016:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800201a:	2200      	movs	r2, #0
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	605a      	str	r2, [r3, #4]
 8002020:	609a      	str	r2, [r3, #8]
 8002022:	60da      	str	r2, [r3, #12]
 8002024:	611a      	str	r2, [r3, #16]
 8002026:	615a      	str	r2, [r3, #20]
 8002028:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800202a:	1d3b      	adds	r3, r7, #4
 800202c:	2220      	movs	r2, #32
 800202e:	2100      	movs	r1, #0
 8002030:	4618      	mov	r0, r3
 8002032:	f006 fc66 	bl	8008902 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002036:	4b3d      	ldr	r3, [pc, #244]	@ (800212c <MX_TIM1_Init+0x134>)
 8002038:	4a3d      	ldr	r2, [pc, #244]	@ (8002130 <MX_TIM1_Init+0x138>)
 800203a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800203c:	4b3b      	ldr	r3, [pc, #236]	@ (800212c <MX_TIM1_Init+0x134>)
 800203e:	2200      	movs	r2, #0
 8002040:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002042:	4b3a      	ldr	r3, [pc, #232]	@ (800212c <MX_TIM1_Init+0x134>)
 8002044:	2220      	movs	r2, #32
 8002046:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8399;
 8002048:	4b38      	ldr	r3, [pc, #224]	@ (800212c <MX_TIM1_Init+0x134>)
 800204a:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800204e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002050:	4b36      	ldr	r3, [pc, #216]	@ (800212c <MX_TIM1_Init+0x134>)
 8002052:	2200      	movs	r2, #0
 8002054:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002056:	4b35      	ldr	r3, [pc, #212]	@ (800212c <MX_TIM1_Init+0x134>)
 8002058:	2200      	movs	r2, #0
 800205a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800205c:	4b33      	ldr	r3, [pc, #204]	@ (800212c <MX_TIM1_Init+0x134>)
 800205e:	2280      	movs	r2, #128	@ 0x80
 8002060:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002062:	4832      	ldr	r0, [pc, #200]	@ (800212c <MX_TIM1_Init+0x134>)
 8002064:	f002 fda7 	bl	8004bb6 <HAL_TIM_Base_Init>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800206e:	f7ff fd73 	bl	8001b58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002072:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002076:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002078:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800207c:	4619      	mov	r1, r3
 800207e:	482b      	ldr	r0, [pc, #172]	@ (800212c <MX_TIM1_Init+0x134>)
 8002080:	f003 f92c 	bl	80052dc <HAL_TIM_ConfigClockSource>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800208a:	f7ff fd65 	bl	8001b58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800208e:	4827      	ldr	r0, [pc, #156]	@ (800212c <MX_TIM1_Init+0x134>)
 8002090:	f002 fe50 	bl	8004d34 <HAL_TIM_PWM_Init>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800209a:	f7ff fd5d 	bl	8001b58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800209e:	2300      	movs	r3, #0
 80020a0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020a2:	2300      	movs	r3, #0
 80020a4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020a6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80020aa:	4619      	mov	r1, r3
 80020ac:	481f      	ldr	r0, [pc, #124]	@ (800212c <MX_TIM1_Init+0x134>)
 80020ae:	f003 fdd5 	bl	8005c5c <HAL_TIMEx_MasterConfigSynchronization>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80020b8:	f7ff fd4e 	bl	8001b58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80020bc:	2370      	movs	r3, #112	@ 0x70
 80020be:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 5000;
 80020c0:	f241 3388 	movw	r3, #5000	@ 0x1388
 80020c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020c6:	2300      	movs	r3, #0
 80020c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020ca:	2300      	movs	r3, #0
 80020cc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020ce:	2300      	movs	r3, #0
 80020d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020d2:	2300      	movs	r3, #0
 80020d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80020d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020da:	220c      	movs	r2, #12
 80020dc:	4619      	mov	r1, r3
 80020de:	4813      	ldr	r0, [pc, #76]	@ (800212c <MX_TIM1_Init+0x134>)
 80020e0:	f003 f83a 	bl	8005158 <HAL_TIM_PWM_ConfigChannel>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80020ea:	f7ff fd35 	bl	8001b58 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020ee:	2300      	movs	r3, #0
 80020f0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020f2:	2300      	movs	r3, #0
 80020f4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020f6:	2300      	movs	r3, #0
 80020f8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020fa:	2300      	movs	r3, #0
 80020fc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002102:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002106:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8002108:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800210c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800210e:	1d3b      	adds	r3, r7, #4
 8002110:	4619      	mov	r1, r3
 8002112:	4806      	ldr	r0, [pc, #24]	@ (800212c <MX_TIM1_Init+0x134>)
 8002114:	f003 fe1e 	bl	8005d54 <HAL_TIMEx_ConfigBreakDeadTime>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800211e:	f7ff fd1b 	bl	8001b58 <Error_Handler>
  /* USER CODE BEGIN TIM1_Init 2 */
//	__HAL_TIM_CLEAR_IT(&htim1,TIM_IT_UPDATE);		//
//	HAL_TIM_Base_Start_IT(&htim1);							//1
  /* USER CODE END TIM1_Init 2 */

}
 8002122:	bf00      	nop
 8002124:	3758      	adds	r7, #88	@ 0x58
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20000384 	.word	0x20000384
 8002130:	40010000 	.word	0x40010000

08002134 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800213a:	f107 0308 	add.w	r3, r7, #8
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	605a      	str	r2, [r3, #4]
 8002144:	609a      	str	r2, [r3, #8]
 8002146:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002148:	463b      	mov	r3, r7
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
 800214e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002150:	4b21      	ldr	r3, [pc, #132]	@ (80021d8 <MX_TIM5_Init+0xa4>)
 8002152:	4a22      	ldr	r2, [pc, #136]	@ (80021dc <MX_TIM5_Init+0xa8>)
 8002154:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002156:	4b20      	ldr	r3, [pc, #128]	@ (80021d8 <MX_TIM5_Init+0xa4>)
 8002158:	2200      	movs	r2, #0
 800215a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800215c:	4b1e      	ldr	r3, [pc, #120]	@ (80021d8 <MX_TIM5_Init+0xa4>)
 800215e:	2200      	movs	r2, #0
 8002160:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 8399;
 8002162:	4b1d      	ldr	r3, [pc, #116]	@ (80021d8 <MX_TIM5_Init+0xa4>)
 8002164:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8002168:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800216a:	4b1b      	ldr	r3, [pc, #108]	@ (80021d8 <MX_TIM5_Init+0xa4>)
 800216c:	2200      	movs	r2, #0
 800216e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002170:	4b19      	ldr	r3, [pc, #100]	@ (80021d8 <MX_TIM5_Init+0xa4>)
 8002172:	2200      	movs	r2, #0
 8002174:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002176:	4818      	ldr	r0, [pc, #96]	@ (80021d8 <MX_TIM5_Init+0xa4>)
 8002178:	f002 fd1d 	bl	8004bb6 <HAL_TIM_Base_Init>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002182:	f7ff fce9 	bl	8001b58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002186:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800218a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800218c:	f107 0308 	add.w	r3, r7, #8
 8002190:	4619      	mov	r1, r3
 8002192:	4811      	ldr	r0, [pc, #68]	@ (80021d8 <MX_TIM5_Init+0xa4>)
 8002194:	f003 f8a2 	bl	80052dc <HAL_TIM_ConfigClockSource>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 800219e:	f7ff fcdb 	bl	8001b58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021a2:	2300      	movs	r3, #0
 80021a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021a6:	2300      	movs	r3, #0
 80021a8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80021aa:	463b      	mov	r3, r7
 80021ac:	4619      	mov	r1, r3
 80021ae:	480a      	ldr	r0, [pc, #40]	@ (80021d8 <MX_TIM5_Init+0xa4>)
 80021b0:	f003 fd54 	bl	8005c5c <HAL_TIMEx_MasterConfigSynchronization>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80021ba:	f7ff fccd 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */
	__HAL_TIM_CLEAR_IT(&htim5,TIM_IT_UPDATE);		//
 80021be:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <MX_TIM5_Init+0xa4>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f06f 0201 	mvn.w	r2, #1
 80021c6:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start_IT(&htim5);							//5
 80021c8:	4803      	ldr	r0, [pc, #12]	@ (80021d8 <MX_TIM5_Init+0xa4>)
 80021ca:	f002 fd43 	bl	8004c54 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM5_Init 2 */

}
 80021ce:	bf00      	nop
 80021d0:	3718      	adds	r7, #24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	200003cc 	.word	0x200003cc
 80021dc:	40000c00 	.word	0x40000c00

080021e0 <MX_TIM6_Init>:

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021e6:	463b      	mov	r3, r7
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80021ee:	4b15      	ldr	r3, [pc, #84]	@ (8002244 <MX_TIM6_Init+0x64>)
 80021f0:	4a15      	ldr	r2, [pc, #84]	@ (8002248 <MX_TIM6_Init+0x68>)
 80021f2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 80021f4:	4b13      	ldr	r3, [pc, #76]	@ (8002244 <MX_TIM6_Init+0x64>)
 80021f6:	2253      	movs	r2, #83	@ 0x53
 80021f8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021fa:	4b12      	ldr	r3, [pc, #72]	@ (8002244 <MX_TIM6_Init+0x64>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1999;
 8002200:	4b10      	ldr	r3, [pc, #64]	@ (8002244 <MX_TIM6_Init+0x64>)
 8002202:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002206:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002208:	4b0e      	ldr	r3, [pc, #56]	@ (8002244 <MX_TIM6_Init+0x64>)
 800220a:	2280      	movs	r2, #128	@ 0x80
 800220c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800220e:	480d      	ldr	r0, [pc, #52]	@ (8002244 <MX_TIM6_Init+0x64>)
 8002210:	f002 fcd1 	bl	8004bb6 <HAL_TIM_Base_Init>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800221a:	f7ff fc9d 	bl	8001b58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800221e:	2300      	movs	r3, #0
 8002220:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002222:	2300      	movs	r3, #0
 8002224:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002226:	463b      	mov	r3, r7
 8002228:	4619      	mov	r1, r3
 800222a:	4806      	ldr	r0, [pc, #24]	@ (8002244 <MX_TIM6_Init+0x64>)
 800222c:	f003 fd16 	bl	8005c5c <HAL_TIMEx_MasterConfigSynchronization>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002236:	f7ff fc8f 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800223a:	bf00      	nop
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	20000414 	.word	0x20000414
 8002248:	40001000 	.word	0x40001000

0800224c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a2a      	ldr	r2, [pc, #168]	@ (8002304 <HAL_TIM_Base_MspInit+0xb8>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d116      	bne.n	800228c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
 8002262:	4b29      	ldr	r3, [pc, #164]	@ (8002308 <HAL_TIM_Base_MspInit+0xbc>)
 8002264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002266:	4a28      	ldr	r2, [pc, #160]	@ (8002308 <HAL_TIM_Base_MspInit+0xbc>)
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	6453      	str	r3, [r2, #68]	@ 0x44
 800226e:	4b26      	ldr	r3, [pc, #152]	@ (8002308 <HAL_TIM_Base_MspInit+0xbc>)
 8002270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 2);
 800227a:	2202      	movs	r2, #2
 800227c:	2100      	movs	r1, #0
 800227e:	2019      	movs	r0, #25
 8002280:	f001 f96d 	bl	800355e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002284:	2019      	movs	r0, #25
 8002286:	f001 f986 	bl	8003596 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800228a:	e036      	b.n	80022fa <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM5)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a1e      	ldr	r2, [pc, #120]	@ (800230c <HAL_TIM_Base_MspInit+0xc0>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d116      	bne.n	80022c4 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	613b      	str	r3, [r7, #16]
 800229a:	4b1b      	ldr	r3, [pc, #108]	@ (8002308 <HAL_TIM_Base_MspInit+0xbc>)
 800229c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229e:	4a1a      	ldr	r2, [pc, #104]	@ (8002308 <HAL_TIM_Base_MspInit+0xbc>)
 80022a0:	f043 0308 	orr.w	r3, r3, #8
 80022a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022a6:	4b18      	ldr	r3, [pc, #96]	@ (8002308 <HAL_TIM_Base_MspInit+0xbc>)
 80022a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022aa:	f003 0308 	and.w	r3, r3, #8
 80022ae:	613b      	str	r3, [r7, #16]
 80022b0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 3);
 80022b2:	2203      	movs	r2, #3
 80022b4:	2100      	movs	r1, #0
 80022b6:	2032      	movs	r0, #50	@ 0x32
 80022b8:	f001 f951 	bl	800355e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80022bc:	2032      	movs	r0, #50	@ 0x32
 80022be:	f001 f96a 	bl	8003596 <HAL_NVIC_EnableIRQ>
}
 80022c2:	e01a      	b.n	80022fa <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM6)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a11      	ldr	r2, [pc, #68]	@ (8002310 <HAL_TIM_Base_MspInit+0xc4>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d115      	bne.n	80022fa <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002308 <HAL_TIM_Base_MspInit+0xbc>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d6:	4a0c      	ldr	r2, [pc, #48]	@ (8002308 <HAL_TIM_Base_MspInit+0xbc>)
 80022d8:	f043 0310 	orr.w	r3, r3, #16
 80022dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80022de:	4b0a      	ldr	r3, [pc, #40]	@ (8002308 <HAL_TIM_Base_MspInit+0xbc>)
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	f003 0310 	and.w	r3, r3, #16
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 3);
 80022ea:	2203      	movs	r2, #3
 80022ec:	2100      	movs	r1, #0
 80022ee:	2036      	movs	r0, #54	@ 0x36
 80022f0:	f001 f935 	bl	800355e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80022f4:	2036      	movs	r0, #54	@ 0x36
 80022f6:	f001 f94e 	bl	8003596 <HAL_NVIC_EnableIRQ>
}
 80022fa:	bf00      	nop
 80022fc:	3718      	adds	r7, #24
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	40010000 	.word	0x40010000
 8002308:	40023800 	.word	0x40023800
 800230c:	40000c00 	.word	0x40000c00
 8002310:	40001000 	.word	0x40001000

08002314 <HAL_TIM_PeriodElapsedCallback>:
uint8_t step_count=0;
extern int32_t tempARR_Tim5;
extern uint8_t tempARR_Flag;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
	//		if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim3))			//
	//			encoder_overflow_count--;											//
	//		else
	//			encoder_overflow_count++;											//
	//	}
	if(htim == (&htim1))			//FOC
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a2c      	ldr	r2, [pc, #176]	@ (80023d0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d11f      	bne.n	8002364 <HAL_TIM_PeriodElapsedCallback+0x50>
	{
		BLDC_StepChange();
 8002324:	f005 f9d8 	bl	80076d8 <BLDC_StepChange>

		Get_ADC();													//ADC
 8002328:	f7ff f822 	bl	8001370 <Get_ADC>

		if (ADC_Sample_Filt_Para.PhaseU_Curr>1.0f || ADC_Sample_Filt_Para.PhaseV_Curr>1.0f){
 800232c:	4b29      	ldr	r3, [pc, #164]	@ (80023d4 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800232e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002332:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002336:	eef4 7ac7 	vcmpe.f32	s15, s14
 800233a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233e:	dc09      	bgt.n	8002354 <HAL_TIM_PeriodElapsedCallback+0x40>
 8002340:	4b24      	ldr	r3, [pc, #144]	@ (80023d4 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8002342:	edd3 7a03 	vldr	s15, [r3, #12]
 8002346:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800234a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800234e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002352:	dd03      	ble.n	800235c <HAL_TIM_PeriodElapsedCallback+0x48>
			//bldcControl.Ctrl=BLDC_STOP;

			LED3=0;
 8002354:	4b20      	ldr	r3, [pc, #128]	@ (80023d8 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002356:	2200      	movs	r2, #0
 8002358:	601a      	str	r2, [r3, #0]
				step_count=0;
			}
		}
	}

}
 800235a:	e035      	b.n	80023c8 <HAL_TIM_PeriodElapsedCallback+0xb4>
			LED3=1;
 800235c:	4b1e      	ldr	r3, [pc, #120]	@ (80023d8 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800235e:	2201      	movs	r2, #1
 8002360:	601a      	str	r2, [r3, #0]
}
 8002362:	e031      	b.n	80023c8 <HAL_TIM_PeriodElapsedCallback+0xb4>
	else if(htim == (&htim5))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4a1d      	ldr	r2, [pc, #116]	@ (80023dc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d02d      	beq.n	80023c8 <HAL_TIM_PeriodElapsedCallback+0xb4>
	}else if(htim == (&htim6)){
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4a1c      	ldr	r2, [pc, #112]	@ (80023e0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d129      	bne.n	80023c8 <HAL_TIM_PeriodElapsedCallback+0xb4>
		if (tempARR_Flag==1){
 8002374:	4b1b      	ldr	r3, [pc, #108]	@ (80023e4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d10c      	bne.n	8002396 <HAL_TIM_PeriodElapsedCallback+0x82>
			htim6.Instance->ARR+=tempARR_Tim5;
 800237c:	4b18      	ldr	r3, [pc, #96]	@ (80023e0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002382:	4b19      	ldr	r3, [pc, #100]	@ (80023e8 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4619      	mov	r1, r3
 8002388:	4b15      	ldr	r3, [pc, #84]	@ (80023e0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	440a      	add	r2, r1
 800238e:	62da      	str	r2, [r3, #44]	@ 0x2c
			tempARR_Flag=0;
 8002390:	4b14      	ldr	r3, [pc, #80]	@ (80023e4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002392:	2200      	movs	r2, #0
 8002394:	701a      	strb	r2, [r3, #0]
		if (bldcControl.Ctrl==BLDC_RUN){
 8002396:	4b15      	ldr	r3, [pc, #84]	@ (80023ec <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d114      	bne.n	80023c8 <HAL_TIM_PeriodElapsedCallback+0xb4>
			if (step_count<6){
 800239e:	4b14      	ldr	r3, [pc, #80]	@ (80023f0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	2b05      	cmp	r3, #5
 80023a4:	d80d      	bhi.n	80023c2 <HAL_TIM_PeriodElapsedCallback+0xae>
				bldcStatus.step=steps[step_count];
 80023a6:	4b12      	ldr	r3, [pc, #72]	@ (80023f0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	461a      	mov	r2, r3
 80023ac:	4b11      	ldr	r3, [pc, #68]	@ (80023f4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80023ae:	5c9a      	ldrb	r2, [r3, r2]
 80023b0:	4b11      	ldr	r3, [pc, #68]	@ (80023f8 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80023b2:	701a      	strb	r2, [r3, #0]
				step_count++;
 80023b4:	4b0e      	ldr	r3, [pc, #56]	@ (80023f0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	3301      	adds	r3, #1
 80023ba:	b2da      	uxtb	r2, r3
 80023bc:	4b0c      	ldr	r3, [pc, #48]	@ (80023f0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80023be:	701a      	strb	r2, [r3, #0]
}
 80023c0:	e002      	b.n	80023c8 <HAL_TIM_PeriodElapsedCallback+0xb4>
				step_count=0;
 80023c2:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	701a      	strb	r2, [r3, #0]
}
 80023c8:	bf00      	nop
 80023ca:	3708      	adds	r7, #8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	20000384 	.word	0x20000384
 80023d4:	20000250 	.word	0x20000250
 80023d8:	424002bc 	.word	0x424002bc
 80023dc:	200003cc 	.word	0x200003cc
 80023e0:	20000414 	.word	0x20000414
 80023e4:	200002c0 	.word	0x200002c0
 80023e8:	200002bc 	.word	0x200002bc
 80023ec:	20000018 	.word	0x20000018
 80023f0:	2000045c 	.word	0x2000045c
 80023f4:	20000008 	.word	0x20000008
 80023f8:	2000056c 	.word	0x2000056c

080023fc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002400:	4b11      	ldr	r3, [pc, #68]	@ (8002448 <MX_USART1_UART_Init+0x4c>)
 8002402:	4a12      	ldr	r2, [pc, #72]	@ (800244c <MX_USART1_UART_Init+0x50>)
 8002404:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002406:	4b10      	ldr	r3, [pc, #64]	@ (8002448 <MX_USART1_UART_Init+0x4c>)
 8002408:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800240c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800240e:	4b0e      	ldr	r3, [pc, #56]	@ (8002448 <MX_USART1_UART_Init+0x4c>)
 8002410:	2200      	movs	r2, #0
 8002412:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002414:	4b0c      	ldr	r3, [pc, #48]	@ (8002448 <MX_USART1_UART_Init+0x4c>)
 8002416:	2200      	movs	r2, #0
 8002418:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800241a:	4b0b      	ldr	r3, [pc, #44]	@ (8002448 <MX_USART1_UART_Init+0x4c>)
 800241c:	2200      	movs	r2, #0
 800241e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002420:	4b09      	ldr	r3, [pc, #36]	@ (8002448 <MX_USART1_UART_Init+0x4c>)
 8002422:	220c      	movs	r2, #12
 8002424:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002426:	4b08      	ldr	r3, [pc, #32]	@ (8002448 <MX_USART1_UART_Init+0x4c>)
 8002428:	2200      	movs	r2, #0
 800242a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800242c:	4b06      	ldr	r3, [pc, #24]	@ (8002448 <MX_USART1_UART_Init+0x4c>)
 800242e:	2200      	movs	r2, #0
 8002430:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002432:	4805      	ldr	r0, [pc, #20]	@ (8002448 <MX_USART1_UART_Init+0x4c>)
 8002434:	f003 fd19 	bl	8005e6a <HAL_UART_Init>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800243e:	f7ff fb8b 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002442:	bf00      	nop
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	20000460 	.word	0x20000460
 800244c:	40011000 	.word	0x40011000

08002450 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08a      	sub	sp, #40	@ 0x28
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002458:	f107 0314 	add.w	r3, r7, #20
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	605a      	str	r2, [r3, #4]
 8002462:	609a      	str	r2, [r3, #8]
 8002464:	60da      	str	r2, [r3, #12]
 8002466:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a54      	ldr	r2, [pc, #336]	@ (80025c0 <HAL_UART_MspInit+0x170>)
 800246e:	4293      	cmp	r3, r2
 8002470:	f040 80a2 	bne.w	80025b8 <HAL_UART_MspInit+0x168>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002474:	2300      	movs	r3, #0
 8002476:	613b      	str	r3, [r7, #16]
 8002478:	4b52      	ldr	r3, [pc, #328]	@ (80025c4 <HAL_UART_MspInit+0x174>)
 800247a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247c:	4a51      	ldr	r2, [pc, #324]	@ (80025c4 <HAL_UART_MspInit+0x174>)
 800247e:	f043 0310 	orr.w	r3, r3, #16
 8002482:	6453      	str	r3, [r2, #68]	@ 0x44
 8002484:	4b4f      	ldr	r3, [pc, #316]	@ (80025c4 <HAL_UART_MspInit+0x174>)
 8002486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002488:	f003 0310 	and.w	r3, r3, #16
 800248c:	613b      	str	r3, [r7, #16]
 800248e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002490:	2300      	movs	r3, #0
 8002492:	60fb      	str	r3, [r7, #12]
 8002494:	4b4b      	ldr	r3, [pc, #300]	@ (80025c4 <HAL_UART_MspInit+0x174>)
 8002496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002498:	4a4a      	ldr	r2, [pc, #296]	@ (80025c4 <HAL_UART_MspInit+0x174>)
 800249a:	f043 0302 	orr.w	r3, r3, #2
 800249e:	6313      	str	r3, [r2, #48]	@ 0x30
 80024a0:	4b48      	ldr	r3, [pc, #288]	@ (80025c4 <HAL_UART_MspInit+0x174>)
 80024a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a4:	f003 0302 	and.w	r3, r3, #2
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin;
 80024ac:	2340      	movs	r3, #64	@ 0x40
 80024ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b0:	2302      	movs	r3, #2
 80024b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b4:	2300      	movs	r3, #0
 80024b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b8:	2303      	movs	r3, #3
 80024ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024bc:	2307      	movs	r3, #7
 80024be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 80024c0:	f107 0314 	add.w	r3, r7, #20
 80024c4:	4619      	mov	r1, r3
 80024c6:	4840      	ldr	r0, [pc, #256]	@ (80025c8 <HAL_UART_MspInit+0x178>)
 80024c8:	f001 fc9e 	bl	8003e08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS485_RX_Pin;
 80024cc:	2380      	movs	r3, #128	@ 0x80
 80024ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d0:	2302      	movs	r3, #2
 80024d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024d4:	2301      	movs	r3, #1
 80024d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024d8:	2303      	movs	r3, #3
 80024da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024dc:	2307      	movs	r3, #7
 80024de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RS485_RX_GPIO_Port, &GPIO_InitStruct);
 80024e0:	f107 0314 	add.w	r3, r7, #20
 80024e4:	4619      	mov	r1, r3
 80024e6:	4838      	ldr	r0, [pc, #224]	@ (80025c8 <HAL_UART_MspInit+0x178>)
 80024e8:	f001 fc8e 	bl	8003e08 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80024ec:	4b37      	ldr	r3, [pc, #220]	@ (80025cc <HAL_UART_MspInit+0x17c>)
 80024ee:	4a38      	ldr	r2, [pc, #224]	@ (80025d0 <HAL_UART_MspInit+0x180>)
 80024f0:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80024f2:	4b36      	ldr	r3, [pc, #216]	@ (80025cc <HAL_UART_MspInit+0x17c>)
 80024f4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80024f8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024fa:	4b34      	ldr	r3, [pc, #208]	@ (80025cc <HAL_UART_MspInit+0x17c>)
 80024fc:	2240      	movs	r2, #64	@ 0x40
 80024fe:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002500:	4b32      	ldr	r3, [pc, #200]	@ (80025cc <HAL_UART_MspInit+0x17c>)
 8002502:	2200      	movs	r2, #0
 8002504:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002506:	4b31      	ldr	r3, [pc, #196]	@ (80025cc <HAL_UART_MspInit+0x17c>)
 8002508:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800250c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800250e:	4b2f      	ldr	r3, [pc, #188]	@ (80025cc <HAL_UART_MspInit+0x17c>)
 8002510:	2200      	movs	r2, #0
 8002512:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002514:	4b2d      	ldr	r3, [pc, #180]	@ (80025cc <HAL_UART_MspInit+0x17c>)
 8002516:	2200      	movs	r2, #0
 8002518:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800251a:	4b2c      	ldr	r3, [pc, #176]	@ (80025cc <HAL_UART_MspInit+0x17c>)
 800251c:	2200      	movs	r2, #0
 800251e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002520:	4b2a      	ldr	r3, [pc, #168]	@ (80025cc <HAL_UART_MspInit+0x17c>)
 8002522:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002526:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002528:	4b28      	ldr	r3, [pc, #160]	@ (80025cc <HAL_UART_MspInit+0x17c>)
 800252a:	2200      	movs	r2, #0
 800252c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800252e:	4827      	ldr	r0, [pc, #156]	@ (80025cc <HAL_UART_MspInit+0x17c>)
 8002530:	f001 f868 	bl	8003604 <HAL_DMA_Init>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 800253a:	f7ff fb0d 	bl	8001b58 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a22      	ldr	r2, [pc, #136]	@ (80025cc <HAL_UART_MspInit+0x17c>)
 8002542:	639a      	str	r2, [r3, #56]	@ 0x38
 8002544:	4a21      	ldr	r2, [pc, #132]	@ (80025cc <HAL_UART_MspInit+0x17c>)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800254a:	4b22      	ldr	r3, [pc, #136]	@ (80025d4 <HAL_UART_MspInit+0x184>)
 800254c:	4a22      	ldr	r2, [pc, #136]	@ (80025d8 <HAL_UART_MspInit+0x188>)
 800254e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002550:	4b20      	ldr	r3, [pc, #128]	@ (80025d4 <HAL_UART_MspInit+0x184>)
 8002552:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002556:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002558:	4b1e      	ldr	r3, [pc, #120]	@ (80025d4 <HAL_UART_MspInit+0x184>)
 800255a:	2200      	movs	r2, #0
 800255c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800255e:	4b1d      	ldr	r3, [pc, #116]	@ (80025d4 <HAL_UART_MspInit+0x184>)
 8002560:	2200      	movs	r2, #0
 8002562:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002564:	4b1b      	ldr	r3, [pc, #108]	@ (80025d4 <HAL_UART_MspInit+0x184>)
 8002566:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800256a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800256c:	4b19      	ldr	r3, [pc, #100]	@ (80025d4 <HAL_UART_MspInit+0x184>)
 800256e:	2200      	movs	r2, #0
 8002570:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002572:	4b18      	ldr	r3, [pc, #96]	@ (80025d4 <HAL_UART_MspInit+0x184>)
 8002574:	2200      	movs	r2, #0
 8002576:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002578:	4b16      	ldr	r3, [pc, #88]	@ (80025d4 <HAL_UART_MspInit+0x184>)
 800257a:	2200      	movs	r2, #0
 800257c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800257e:	4b15      	ldr	r3, [pc, #84]	@ (80025d4 <HAL_UART_MspInit+0x184>)
 8002580:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002584:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002586:	4b13      	ldr	r3, [pc, #76]	@ (80025d4 <HAL_UART_MspInit+0x184>)
 8002588:	2200      	movs	r2, #0
 800258a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800258c:	4811      	ldr	r0, [pc, #68]	@ (80025d4 <HAL_UART_MspInit+0x184>)
 800258e:	f001 f839 	bl	8003604 <HAL_DMA_Init>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <HAL_UART_MspInit+0x14c>
    {
      Error_Handler();
 8002598:	f7ff fade 	bl	8001b58 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	4a0d      	ldr	r2, [pc, #52]	@ (80025d4 <HAL_UART_MspInit+0x184>)
 80025a0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80025a2:	4a0c      	ldr	r2, [pc, #48]	@ (80025d4 <HAL_UART_MspInit+0x184>)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 3);
 80025a8:	2203      	movs	r2, #3
 80025aa:	2101      	movs	r1, #1
 80025ac:	2025      	movs	r0, #37	@ 0x25
 80025ae:	f000 ffd6 	bl	800355e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80025b2:	2025      	movs	r0, #37	@ 0x25
 80025b4:	f000 ffef 	bl	8003596 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80025b8:	bf00      	nop
 80025ba:	3728      	adds	r7, #40	@ 0x28
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40011000 	.word	0x40011000
 80025c4:	40023800 	.word	0x40023800
 80025c8:	40020400 	.word	0x40020400
 80025cc:	200004a8 	.word	0x200004a8
 80025d0:	400264b8 	.word	0x400264b8
 80025d4:	20000508 	.word	0x20000508
 80025d8:	40026440 	.word	0x40026440

080025dc <Reset_Handler>:
 80025dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002614 <LoopFillZerobss+0xe>
 80025e0:	f7ff fcf8 	bl	8001fd4 <SystemInit>
 80025e4:	480c      	ldr	r0, [pc, #48]	@ (8002618 <LoopFillZerobss+0x12>)
 80025e6:	490d      	ldr	r1, [pc, #52]	@ (800261c <LoopFillZerobss+0x16>)
 80025e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002620 <LoopFillZerobss+0x1a>)
 80025ea:	2300      	movs	r3, #0
 80025ec:	e002      	b.n	80025f4 <LoopCopyDataInit>

080025ee <CopyDataInit>:
 80025ee:	58d4      	ldr	r4, [r2, r3]
 80025f0:	50c4      	str	r4, [r0, r3]
 80025f2:	3304      	adds	r3, #4

080025f4 <LoopCopyDataInit>:
 80025f4:	18c4      	adds	r4, r0, r3
 80025f6:	428c      	cmp	r4, r1
 80025f8:	d3f9      	bcc.n	80025ee <CopyDataInit>
 80025fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002624 <LoopFillZerobss+0x1e>)
 80025fc:	4c0a      	ldr	r4, [pc, #40]	@ (8002628 <LoopFillZerobss+0x22>)
 80025fe:	2300      	movs	r3, #0
 8002600:	e001      	b.n	8002606 <LoopFillZerobss>

08002602 <FillZerobss>:
 8002602:	6013      	str	r3, [r2, #0]
 8002604:	3204      	adds	r2, #4

08002606 <LoopFillZerobss>:
 8002606:	42a2      	cmp	r2, r4
 8002608:	d3fb      	bcc.n	8002602 <FillZerobss>
 800260a:	f006 f9e1 	bl	80089d0 <__libc_init_array>
 800260e:	f7ff f857 	bl	80016c0 <main>
 8002612:	4770      	bx	lr
 8002614:	20020000 	.word	0x20020000
 8002618:	20000000 	.word	0x20000000
 800261c:	2000021c 	.word	0x2000021c
 8002620:	0800aeb4 	.word	0x0800aeb4
 8002624:	20000220 	.word	0x20000220
 8002628:	200009f8 	.word	0x200009f8

0800262c <CAN1_RX0_IRQHandler>:
 800262c:	e7fe      	b.n	800262c <CAN1_RX0_IRQHandler>
	...

08002630 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002634:	4b0e      	ldr	r3, [pc, #56]	@ (8002670 <HAL_Init+0x40>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a0d      	ldr	r2, [pc, #52]	@ (8002670 <HAL_Init+0x40>)
 800263a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800263e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002640:	4b0b      	ldr	r3, [pc, #44]	@ (8002670 <HAL_Init+0x40>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a0a      	ldr	r2, [pc, #40]	@ (8002670 <HAL_Init+0x40>)
 8002646:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800264a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800264c:	4b08      	ldr	r3, [pc, #32]	@ (8002670 <HAL_Init+0x40>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a07      	ldr	r2, [pc, #28]	@ (8002670 <HAL_Init+0x40>)
 8002652:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002656:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002658:	2003      	movs	r0, #3
 800265a:	f000 ff75 	bl	8003548 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800265e:	2003      	movs	r0, #3
 8002660:	f000 f808 	bl	8002674 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002664:	f7ff fb36 	bl	8001cd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40023c00 	.word	0x40023c00

08002674 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800267c:	4b12      	ldr	r3, [pc, #72]	@ (80026c8 <HAL_InitTick+0x54>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	4b12      	ldr	r3, [pc, #72]	@ (80026cc <HAL_InitTick+0x58>)
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	4619      	mov	r1, r3
 8002686:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800268a:	fbb3 f3f1 	udiv	r3, r3, r1
 800268e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002692:	4618      	mov	r0, r3
 8002694:	f000 ff8d 	bl	80035b2 <HAL_SYSTICK_Config>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e00e      	b.n	80026c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2b0f      	cmp	r3, #15
 80026a6:	d80a      	bhi.n	80026be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026a8:	2200      	movs	r2, #0
 80026aa:	6879      	ldr	r1, [r7, #4]
 80026ac:	f04f 30ff 	mov.w	r0, #4294967295
 80026b0:	f000 ff55 	bl	800355e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026b4:	4a06      	ldr	r2, [pc, #24]	@ (80026d0 <HAL_InitTick+0x5c>)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ba:	2300      	movs	r3, #0
 80026bc:	e000      	b.n	80026c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	20000004 	.word	0x20000004
 80026cc:	20000014 	.word	0x20000014
 80026d0:	20000010 	.word	0x20000010

080026d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026d8:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <HAL_IncTick+0x20>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	461a      	mov	r2, r3
 80026de:	4b06      	ldr	r3, [pc, #24]	@ (80026f8 <HAL_IncTick+0x24>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4413      	add	r3, r2
 80026e4:	4a04      	ldr	r2, [pc, #16]	@ (80026f8 <HAL_IncTick+0x24>)
 80026e6:	6013      	str	r3, [r2, #0]
}
 80026e8:	bf00      	nop
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	20000014 	.word	0x20000014
 80026f8:	20000568 	.word	0x20000568

080026fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002700:	4b03      	ldr	r3, [pc, #12]	@ (8002710 <HAL_GetTick+0x14>)
 8002702:	681b      	ldr	r3, [r3, #0]
}
 8002704:	4618      	mov	r0, r3
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	20000568 	.word	0x20000568

08002714 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800271c:	f7ff ffee 	bl	80026fc <HAL_GetTick>
 8002720:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800272c:	d005      	beq.n	800273a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800272e:	4b0a      	ldr	r3, [pc, #40]	@ (8002758 <HAL_Delay+0x44>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	4413      	add	r3, r2
 8002738:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800273a:	bf00      	nop
 800273c:	f7ff ffde 	bl	80026fc <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	429a      	cmp	r2, r3
 800274a:	d8f7      	bhi.n	800273c <HAL_Delay+0x28>
  {
  }
}
 800274c:	bf00      	nop
 800274e:	bf00      	nop
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	20000014 	.word	0x20000014

0800275c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002764:	2300      	movs	r3, #0
 8002766:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d101      	bne.n	8002772 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e033      	b.n	80027da <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	2b00      	cmp	r3, #0
 8002778:	d109      	bne.n	800278e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7fe fcb4 	bl	80010e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002792:	f003 0310 	and.w	r3, r3, #16
 8002796:	2b00      	cmp	r3, #0
 8002798:	d118      	bne.n	80027cc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80027a2:	f023 0302 	bic.w	r3, r3, #2
 80027a6:	f043 0202 	orr.w	r2, r3, #2
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 fa5e 	bl	8002c70 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	f023 0303 	bic.w	r3, r3, #3
 80027c2:	f043 0201 	orr.w	r2, r3, #1
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	641a      	str	r2, [r3, #64]	@ 0x40
 80027ca:	e001      	b.n	80027d0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80027d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3710      	adds	r7, #16
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b086      	sub	sp, #24
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80027ea:	2300      	movs	r3, #0
 80027ec:	617b      	str	r3, [r7, #20]
 80027ee:	2300      	movs	r3, #0
 80027f0:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	f003 0320 	and.w	r3, r3, #32
 8002810:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d049      	beq.n	80028ac <HAL_ADC_IRQHandler+0xca>
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d046      	beq.n	80028ac <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002822:	f003 0310 	and.w	r3, r3, #16
 8002826:	2b00      	cmp	r3, #0
 8002828:	d105      	bne.n	8002836 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d12b      	bne.n	800289c <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002848:	2b00      	cmp	r3, #0
 800284a:	d127      	bne.n	800289c <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002852:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002856:	2b00      	cmp	r3, #0
 8002858:	d006      	beq.n	8002868 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002864:	2b00      	cmp	r3, #0
 8002866:	d119      	bne.n	800289c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	685a      	ldr	r2, [r3, #4]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 0220 	bic.w	r2, r2, #32
 8002876:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002888:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d105      	bne.n	800289c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002894:	f043 0201 	orr.w	r2, r3, #1
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f000 f8b0 	bl	8002a02 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f06f 0212 	mvn.w	r2, #18
 80028aa:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f003 0304 	and.w	r3, r3, #4
 80028b2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ba:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d057      	beq.n	8002972 <HAL_ADC_IRQHandler+0x190>
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d054      	beq.n	8002972 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028cc:	f003 0310 	and.w	r3, r3, #16
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d105      	bne.n	80028e0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d139      	bne.n	8002962 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028f4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d006      	beq.n	800290a <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002906:	2b00      	cmp	r3, #0
 8002908:	d12b      	bne.n	8002962 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002914:	2b00      	cmp	r3, #0
 8002916:	d124      	bne.n	8002962 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002922:	2b00      	cmp	r3, #0
 8002924:	d11d      	bne.n	8002962 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800292a:	2b00      	cmp	r3, #0
 800292c:	d119      	bne.n	8002962 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800293c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002942:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002952:	2b00      	cmp	r3, #0
 8002954:	d105      	bne.n	8002962 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295a:	f043 0201 	orr.w	r2, r3, #1
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7fe fc28 	bl	80011b8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f06f 020c 	mvn.w	r2, #12
 8002970:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002980:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d017      	beq.n	80029b8 <HAL_ADC_IRQHandler+0x1d6>
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d014      	beq.n	80029b8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0301 	and.w	r3, r3, #1
 8002998:	2b01      	cmp	r3, #1
 800299a:	d10d      	bne.n	80029b8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 f834 	bl	8002a16 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f06f 0201 	mvn.w	r2, #1
 80029b6:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f003 0320 	and.w	r3, r3, #32
 80029be:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80029c6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d015      	beq.n	80029fa <HAL_ADC_IRQHandler+0x218>
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d012      	beq.n	80029fa <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d8:	f043 0202 	orr.w	r2, r3, #2
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f06f 0220 	mvn.w	r2, #32
 80029e8:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f7ff fa10 	bl	8001e10 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f06f 0220 	mvn.w	r2, #32
 80029f8:	601a      	str	r2, [r3, #0]
  }
}
 80029fa:	bf00      	nop
 80029fc:	3718      	adds	r7, #24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a02:	b480      	push	{r7}
 8002a04:	b083      	sub	sp, #12
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002a0a:	bf00      	nop
 8002a0c:	370c      	adds	r7, #12
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr

08002a16 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002a16:	b480      	push	{r7}
 8002a18:	b083      	sub	sp, #12
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002a1e:	bf00      	nop
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
	...

08002a2c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002a36:	2300      	movs	r3, #0
 8002a38:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d101      	bne.n	8002a48 <HAL_ADC_ConfigChannel+0x1c>
 8002a44:	2302      	movs	r3, #2
 8002a46:	e105      	b.n	8002c54 <HAL_ADC_ConfigChannel+0x228>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2b09      	cmp	r3, #9
 8002a56:	d925      	bls.n	8002aa4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	68d9      	ldr	r1, [r3, #12]
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	461a      	mov	r2, r3
 8002a66:	4613      	mov	r3, r2
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	4413      	add	r3, r2
 8002a6c:	3b1e      	subs	r3, #30
 8002a6e:	2207      	movs	r2, #7
 8002a70:	fa02 f303 	lsl.w	r3, r2, r3
 8002a74:	43da      	mvns	r2, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	400a      	ands	r2, r1
 8002a7c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	68d9      	ldr	r1, [r3, #12]
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	689a      	ldr	r2, [r3, #8]
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	4618      	mov	r0, r3
 8002a90:	4603      	mov	r3, r0
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	4403      	add	r3, r0
 8002a96:	3b1e      	subs	r3, #30
 8002a98:	409a      	lsls	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	60da      	str	r2, [r3, #12]
 8002aa2:	e022      	b.n	8002aea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6919      	ldr	r1, [r3, #16]
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	4413      	add	r3, r2
 8002ab8:	2207      	movs	r2, #7
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	43da      	mvns	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	400a      	ands	r2, r1
 8002ac6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6919      	ldr	r1, [r3, #16]
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	689a      	ldr	r2, [r3, #8]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	4618      	mov	r0, r3
 8002ada:	4603      	mov	r3, r0
 8002adc:	005b      	lsls	r3, r3, #1
 8002ade:	4403      	add	r3, r0
 8002ae0:	409a      	lsls	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	2b06      	cmp	r3, #6
 8002af0:	d824      	bhi.n	8002b3c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	4613      	mov	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	4413      	add	r3, r2
 8002b02:	3b05      	subs	r3, #5
 8002b04:	221f      	movs	r2, #31
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	43da      	mvns	r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	400a      	ands	r2, r1
 8002b12:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	4618      	mov	r0, r3
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685a      	ldr	r2, [r3, #4]
 8002b26:	4613      	mov	r3, r2
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	4413      	add	r3, r2
 8002b2c:	3b05      	subs	r3, #5
 8002b2e:	fa00 f203 	lsl.w	r2, r0, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	430a      	orrs	r2, r1
 8002b38:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b3a:	e04c      	b.n	8002bd6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	2b0c      	cmp	r3, #12
 8002b42:	d824      	bhi.n	8002b8e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	4413      	add	r3, r2
 8002b54:	3b23      	subs	r3, #35	@ 0x23
 8002b56:	221f      	movs	r2, #31
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	43da      	mvns	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	400a      	ands	r2, r1
 8002b64:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	4618      	mov	r0, r3
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4413      	add	r3, r2
 8002b7e:	3b23      	subs	r3, #35	@ 0x23
 8002b80:	fa00 f203 	lsl.w	r2, r0, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	430a      	orrs	r2, r1
 8002b8a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b8c:	e023      	b.n	8002bd6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	4413      	add	r3, r2
 8002b9e:	3b41      	subs	r3, #65	@ 0x41
 8002ba0:	221f      	movs	r2, #31
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	43da      	mvns	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	400a      	ands	r2, r1
 8002bae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685a      	ldr	r2, [r3, #4]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	4413      	add	r3, r2
 8002bc8:	3b41      	subs	r3, #65	@ 0x41
 8002bca:	fa00 f203 	lsl.w	r2, r0, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bd6:	4b22      	ldr	r3, [pc, #136]	@ (8002c60 <HAL_ADC_ConfigChannel+0x234>)
 8002bd8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a21      	ldr	r2, [pc, #132]	@ (8002c64 <HAL_ADC_ConfigChannel+0x238>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d109      	bne.n	8002bf8 <HAL_ADC_ConfigChannel+0x1cc>
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2b12      	cmp	r3, #18
 8002bea:	d105      	bne.n	8002bf8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a19      	ldr	r2, [pc, #100]	@ (8002c64 <HAL_ADC_ConfigChannel+0x238>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d123      	bne.n	8002c4a <HAL_ADC_ConfigChannel+0x21e>
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2b10      	cmp	r3, #16
 8002c08:	d003      	beq.n	8002c12 <HAL_ADC_ConfigChannel+0x1e6>
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2b11      	cmp	r3, #17
 8002c10:	d11b      	bne.n	8002c4a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2b10      	cmp	r3, #16
 8002c24:	d111      	bne.n	8002c4a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c26:	4b10      	ldr	r3, [pc, #64]	@ (8002c68 <HAL_ADC_ConfigChannel+0x23c>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a10      	ldr	r2, [pc, #64]	@ (8002c6c <HAL_ADC_ConfigChannel+0x240>)
 8002c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c30:	0c9a      	lsrs	r2, r3, #18
 8002c32:	4613      	mov	r3, r2
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	4413      	add	r3, r2
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c3c:	e002      	b.n	8002c44 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	3b01      	subs	r3, #1
 8002c42:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1f9      	bne.n	8002c3e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	40012300 	.word	0x40012300
 8002c64:	40012000 	.word	0x40012000
 8002c68:	20000004 	.word	0x20000004
 8002c6c:	431bde83 	.word	0x431bde83

08002c70 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b085      	sub	sp, #20
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c78:	4b79      	ldr	r3, [pc, #484]	@ (8002e60 <ADC_Init+0x1f0>)
 8002c7a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	685a      	ldr	r2, [r3, #4]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	431a      	orrs	r2, r3
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ca4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	6859      	ldr	r1, [r3, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	021a      	lsls	r2, r3, #8
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002cc8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	6859      	ldr	r1, [r3, #4]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	430a      	orrs	r2, r1
 8002cda:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	689a      	ldr	r2, [r3, #8]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	6899      	ldr	r1, [r3, #8]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68da      	ldr	r2, [r3, #12]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d02:	4a58      	ldr	r2, [pc, #352]	@ (8002e64 <ADC_Init+0x1f4>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d022      	beq.n	8002d4e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	689a      	ldr	r2, [r3, #8]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d16:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6899      	ldr	r1, [r3, #8]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	430a      	orrs	r2, r1
 8002d28:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689a      	ldr	r2, [r3, #8]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6899      	ldr	r1, [r3, #8]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	609a      	str	r2, [r3, #8]
 8002d4c:	e00f      	b.n	8002d6e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d5c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d6c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	689a      	ldr	r2, [r3, #8]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f022 0202 	bic.w	r2, r2, #2
 8002d7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6899      	ldr	r1, [r3, #8]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	7e1b      	ldrb	r3, [r3, #24]
 8002d88:	005a      	lsls	r2, r3, #1
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d01b      	beq.n	8002dd4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002daa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	685a      	ldr	r2, [r3, #4]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002dba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	6859      	ldr	r1, [r3, #4]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	035a      	lsls	r2, r3, #13
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	e007      	b.n	8002de4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002de2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002df2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	051a      	lsls	r2, r3, #20
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689a      	ldr	r2, [r3, #8]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	6899      	ldr	r1, [r3, #8]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002e26:	025a      	lsls	r2, r3, #9
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	689a      	ldr	r2, [r3, #8]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6899      	ldr	r1, [r3, #8]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	029a      	lsls	r2, r3, #10
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	430a      	orrs	r2, r1
 8002e52:	609a      	str	r2, [r3, #8]
}
 8002e54:	bf00      	nop
 8002e56:	3714      	adds	r7, #20
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr
 8002e60:	40012300 	.word	0x40012300
 8002e64:	0f000001 	.word	0x0f000001

08002e68 <HAL_ADCEx_InjectedStart_IT>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b087      	sub	sp, #28
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002e70:	2300      	movs	r3, #0
 8002e72:	60bb      	str	r3, [r7, #8]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	617b      	str	r3, [r7, #20]
 8002e78:	2300      	movs	r3, #0
 8002e7a:	613b      	str	r3, [r7, #16]
  ADC_Common_TypeDef *tmpADC_Common;

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d101      	bne.n	8002e8a <HAL_ADCEx_InjectedStart_IT+0x22>
 8002e86:	2302      	movs	r3, #2
 8002e88:	e0b2      	b.n	8002ff0 <HAL_ADCEx_InjectedStart_IT+0x188>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */

  /* Check if ADC peripheral is disabled in order to enable it and wait during
     Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f003 0301 	and.w	r3, r3, #1
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d018      	beq.n	8002ed2 <HAL_ADCEx_InjectedStart_IT+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	689a      	ldr	r2, [r3, #8]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f042 0201 	orr.w	r2, r2, #1
 8002eae:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002eb0:	4b52      	ldr	r3, [pc, #328]	@ (8002ffc <HAL_ADCEx_InjectedStart_IT+0x194>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a52      	ldr	r2, [pc, #328]	@ (8003000 <HAL_ADCEx_InjectedStart_IT+0x198>)
 8002eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eba:	0c9a      	lsrs	r2, r3, #18
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	4413      	add	r3, r2
 8002ec2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002ec4:	e002      	b.n	8002ecc <HAL_ADCEx_InjectedStart_IT+0x64>
    {
      counter--;
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	3b01      	subs	r3, #1
 8002eca:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1f9      	bne.n	8002ec6 <HAL_ADCEx_InjectedStart_IT+0x5e>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d17a      	bne.n	8002fd6 <HAL_ADCEx_InjectedStart_IT+0x16e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002ee8:	f023 0301 	bic.w	r3, r3, #1
 8002eec:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d102      	bne.n	8002f06 <HAL_ADCEx_InjectedStart_IT+0x9e>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f06f 0204 	mvn.w	r2, #4
 8002f16:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002f26:	605a      	str	r2, [r3, #4]

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f28:	4b36      	ldr	r3, [pc, #216]	@ (8003004 <HAL_ADCEx_InjectedStart_IT+0x19c>)
 8002f2a:	60fb      	str	r3, [r7, #12]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 031f 	and.w	r3, r3, #31
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d124      	bne.n	8002f82 <HAL_ADCEx_InjectedStart_IT+0x11a>
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	bf0c      	ite	eq
 8002f46:	2301      	moveq	r3, #1
 8002f48:	2300      	movne	r3, #0
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	bf0c      	ite	eq
 8002f5c:	2301      	moveq	r3, #1
 8002f5e:	2300      	movne	r3, #0
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	613b      	str	r3, [r7, #16]
      if (tmp1 && tmp2)
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d041      	beq.n	8002fee <HAL_ADCEx_InjectedStart_IT+0x186>
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d03e      	beq.n	8002fee <HAL_ADCEx_InjectedStart_IT+0x186>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689a      	ldr	r2, [r3, #8]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002f7e:	609a      	str	r2, [r3, #8]
 8002f80:	e035      	b.n	8002fee <HAL_ADCEx_InjectedStart_IT+0x186>
      }
    }
    else
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	bf0c      	ite	eq
 8002f90:	2301      	moveq	r3, #1
 8002f92:	2300      	movne	r3, #0
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	bf0c      	ite	eq
 8002fa6:	2301      	moveq	r3, #1
 8002fa8:	2300      	movne	r3, #0
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	613b      	str	r3, [r7, #16]
      if ((hadc->Instance == ADC1) && tmp1 && tmp2)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a15      	ldr	r2, [pc, #84]	@ (8003008 <HAL_ADCEx_InjectedStart_IT+0x1a0>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d11a      	bne.n	8002fee <HAL_ADCEx_InjectedStart_IT+0x186>
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d017      	beq.n	8002fee <HAL_ADCEx_InjectedStart_IT+0x186>
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d014      	beq.n	8002fee <HAL_ADCEx_InjectedStart_IT+0x186>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689a      	ldr	r2, [r3, #8]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002fd2:	609a      	str	r2, [r3, #8]
 8002fd4:	e00b      	b.n	8002fee <HAL_ADCEx_InjectedStart_IT+0x186>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fda:	f043 0210 	orr.w	r2, r3, #16
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fe6:	f043 0201 	orr.w	r2, r3, #1
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	371c      	adds	r7, #28
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr
 8002ffc:	20000004 	.word	0x20000004
 8003000:	431bde83 	.word	0x431bde83
 8003004:	40012300 	.word	0x40012300
 8003008:	40012000 	.word	0x40012000

0800300c <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval None
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 8003016:	2300      	movs	r3, #0
 8003018:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Clear injected group conversion flag to have similar behaviour as        */
  /* regular group: reading data register also clears end of conversion flag. */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f06f 0204 	mvn.w	r2, #4
 8003022:	601a      	str	r2, [r3, #0]

  /* Return the selected ADC converted value */
  switch (InjectedRank)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	3b01      	subs	r3, #1
 8003028:	2b03      	cmp	r3, #3
 800302a:	d81f      	bhi.n	800306c <HAL_ADCEx_InjectedGetValue+0x60>
 800302c:	a201      	add	r2, pc, #4	@ (adr r2, 8003034 <HAL_ADCEx_InjectedGetValue+0x28>)
 800302e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003032:	bf00      	nop
 8003034:	08003063 	.word	0x08003063
 8003038:	08003059 	.word	0x08003059
 800303c:	0800304f 	.word	0x0800304f
 8003040:	08003045 	.word	0x08003045
  {
    case ADC_INJECTED_RANK_4:
    {
      tmp =  hadc->Instance->JDR4;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800304a:	60fb      	str	r3, [r7, #12]
    }
    break;
 800304c:	e00f      	b.n	800306e <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
    {
      tmp =  hadc->Instance->JDR3;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003054:	60fb      	str	r3, [r7, #12]
    }
    break;
 8003056:	e00a      	b.n	800306e <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
    {
      tmp =  hadc->Instance->JDR2;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305e:	60fb      	str	r3, [r7, #12]
    }
    break;
 8003060:	e005      	b.n	800306e <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    {
      tmp =  hadc->Instance->JDR1;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003068:	60fb      	str	r3, [r7, #12]
    }
    break;
 800306a:	e000      	b.n	800306e <HAL_ADCEx_InjectedGetValue+0x62>
    default:
      break;
 800306c:	bf00      	nop
  }
  return tmp;
 800306e:	68fb      	ldr	r3, [r7, #12]
}
 8003070:	4618      	mov	r0, r3
 8003072:	3714      	adds	r7, #20
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr

0800307c <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800308c:	2b01      	cmp	r3, #1
 800308e:	d101      	bne.n	8003094 <HAL_ADCEx_InjectedConfigChannel+0x18>
 8003090:	2302      	movs	r3, #2
 8003092:	e17d      	b.n	8003390 <HAL_ADCEx_InjectedConfigChannel+0x314>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2b09      	cmp	r3, #9
 80030a2:	d925      	bls.n	80030f0 <HAL_ADCEx_InjectedConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	68d9      	ldr	r1, [r3, #12]
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	461a      	mov	r2, r3
 80030b2:	4613      	mov	r3, r2
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	4413      	add	r3, r2
 80030b8:	3b1e      	subs	r3, #30
 80030ba:	2207      	movs	r2, #7
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	43da      	mvns	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	400a      	ands	r2, r1
 80030c8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68d9      	ldr	r1, [r3, #12]
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	b29b      	uxth	r3, r3
 80030da:	4618      	mov	r0, r3
 80030dc:	4603      	mov	r3, r0
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	4403      	add	r3, r0
 80030e2:	3b1e      	subs	r3, #30
 80030e4:	409a      	lsls	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	60da      	str	r2, [r3, #12]
 80030ee:	e022      	b.n	8003136 <HAL_ADCEx_InjectedConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	6919      	ldr	r1, [r3, #16]
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	461a      	mov	r2, r3
 80030fe:	4613      	mov	r3, r2
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	4413      	add	r3, r2
 8003104:	2207      	movs	r2, #7
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	43da      	mvns	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	400a      	ands	r2, r1
 8003112:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6919      	ldr	r1, [r3, #16]
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	b29b      	uxth	r3, r3
 8003124:	4618      	mov	r0, r3
 8003126:	4603      	mov	r3, r0
 8003128:	005b      	lsls	r3, r3, #1
 800312a:	4403      	add	r3, r0
 800312c:	409a      	lsls	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	430a      	orrs	r2, r1
 8003134:	611a      	str	r2, [r3, #16]
  }

  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8003144:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	3b01      	subs	r3, #1
 8003152:	051a      	lsls	r2, r3, #20
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	430a      	orrs	r2, r1
 800315a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Rank configuration */

  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	b2da      	uxtb	r2, r3
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	b2db      	uxtb	r3, r3
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	b2db      	uxtb	r3, r3
 8003172:	3303      	adds	r3, #3
 8003174:	b2db      	uxtb	r3, r3
 8003176:	461a      	mov	r2, r3
 8003178:	4613      	mov	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	221f      	movs	r2, #31
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	43da      	mvns	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	400a      	ands	r2, r1
 800318c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	b29b      	uxth	r3, r3
 800319a:	4618      	mov	r0, r3
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	b2da      	uxtb	r2, r3
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	3303      	adds	r3, #3
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	461a      	mov	r2, r3
 80031b2:	4613      	mov	r3, r2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	4413      	add	r3, r2
 80031b8:	fa00 f203 	lsl.w	r2, r0, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	430a      	orrs	r2, r1
 80031c2:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	4a74      	ldr	r2, [pc, #464]	@ (800339c <HAL_ADCEx_InjectedConfigChannel+0x320>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d022      	beq.n	8003214 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	689a      	ldr	r2, [r3, #8]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 80031dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	6899      	ldr	r1, [r3, #8]
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	699a      	ldr	r2, [r3, #24]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	430a      	orrs	r2, r1
 80031ee:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 80031fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	6899      	ldr	r1, [r3, #8]
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	69da      	ldr	r2, [r3, #28]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	430a      	orrs	r2, r1
 8003210:	609a      	str	r2, [r3, #8]
 8003212:	e00f      	b.n	8003234 <HAL_ADCEx_InjectedConfigChannel+0x1b8>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689a      	ldr	r2, [r3, #8]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 8003222:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689a      	ldr	r2, [r3, #8]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8003232:	609a      	str	r2, [r3, #8]
  }

  if (sConfigInjected->AutoInjectedConv != DISABLE)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	7d5b      	ldrb	r3, [r3, #21]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d008      	beq.n	800324e <HAL_ADCEx_InjectedConfigChannel+0x1d2>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	685a      	ldr	r2, [r3, #4]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800324a:	605a      	str	r2, [r3, #4]
 800324c:	e007      	b.n	800325e <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	685a      	ldr	r2, [r3, #4]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800325c:	605a      	str	r2, [r3, #4]
  }

  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	7d1b      	ldrb	r3, [r3, #20]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d008      	beq.n	8003278 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	685a      	ldr	r2, [r3, #4]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003274:	605a      	str	r2, [r3, #4]
 8003276:	e007      	b.n	8003288 <HAL_ADCEx_InjectedConfigChannel+0x20c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	685a      	ldr	r2, [r3, #4]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003286:	605a      	str	r2, [r3, #4]
  }

  switch (sConfigInjected->InjectedRank)
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	2b03      	cmp	r3, #3
 800328e:	d02e      	beq.n	80032ee <HAL_ADCEx_InjectedConfigChannel+0x272>
 8003290:	2b03      	cmp	r3, #3
 8003292:	d840      	bhi.n	8003316 <HAL_ADCEx_InjectedConfigChannel+0x29a>
 8003294:	2b01      	cmp	r3, #1
 8003296:	d002      	beq.n	800329e <HAL_ADCEx_InjectedConfigChannel+0x222>
 8003298:	2b02      	cmp	r3, #2
 800329a:	d014      	beq.n	80032c6 <HAL_ADCEx_InjectedConfigChannel+0x24a>
 800329c:	e03b      	b.n	8003316 <HAL_ADCEx_InjectedConfigChannel+0x29a>
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	695b      	ldr	r3, [r3, #20]
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	6812      	ldr	r2, [r2, #0]
 80032a8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80032ac:	f023 030f 	bic.w	r3, r3, #15
 80032b0:	6153      	str	r3, [r2, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6959      	ldr	r1, [r3, #20]
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	68da      	ldr	r2, [r3, #12]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	430a      	orrs	r2, r1
 80032c2:	615a      	str	r2, [r3, #20]
      break;
 80032c4:	e03b      	b.n	800333e <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 2U:
      /* Set injected channel 2 offset */
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	699b      	ldr	r3, [r3, #24]
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	6812      	ldr	r2, [r2, #0]
 80032d0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80032d4:	f023 030f 	bic.w	r3, r3, #15
 80032d8:	6193      	str	r3, [r2, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6999      	ldr	r1, [r3, #24]
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	68da      	ldr	r2, [r3, #12]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	430a      	orrs	r2, r1
 80032ea:	619a      	str	r2, [r3, #24]
      break;
 80032ec:	e027      	b.n	800333e <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 3U:
      /* Set injected channel 3 offset */
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	69db      	ldr	r3, [r3, #28]
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	6812      	ldr	r2, [r2, #0]
 80032f8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80032fc:	f023 030f 	bic.w	r3, r3, #15
 8003300:	61d3      	str	r3, [r2, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	69d9      	ldr	r1, [r3, #28]
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	68da      	ldr	r2, [r3, #12]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	430a      	orrs	r2, r1
 8003312:	61da      	str	r2, [r3, #28]
      break;
 8003314:	e013      	b.n	800333e <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	6a1b      	ldr	r3, [r3, #32]
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	6812      	ldr	r2, [r2, #0]
 8003320:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8003324:	f023 030f 	bic.w	r3, r3, #15
 8003328:	6213      	str	r3, [r2, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	6a19      	ldr	r1, [r3, #32]
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	68da      	ldr	r2, [r3, #12]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	430a      	orrs	r2, r1
 800333a:	621a      	str	r2, [r3, #32]
      break;
 800333c:	bf00      	nop
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800333e:	4b18      	ldr	r3, [pc, #96]	@ (80033a0 <HAL_ADCEx_InjectedConfigChannel+0x324>)
 8003340:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a17      	ldr	r2, [pc, #92]	@ (80033a4 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d109      	bne.n	8003360 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2b12      	cmp	r3, #18
 8003352:	d105      	bne.n	8003360 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a0f      	ldr	r2, [pc, #60]	@ (80033a4 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d10d      	bne.n	8003386 <HAL_ADCEx_InjectedConfigChannel+0x30a>
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2b10      	cmp	r3, #16
 8003370:	d003      	beq.n	800337a <HAL_ADCEx_InjectedConfigChannel+0x2fe>
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2b11      	cmp	r3, #17
 8003378:	d105      	bne.n	8003386 <HAL_ADCEx_InjectedConfigChannel+0x30a>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	605a      	str	r2, [r3, #4]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3714      	adds	r7, #20
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr
 800339c:	000f0001 	.word	0x000f0001
 80033a0:	40012300 	.word	0x40012300
 80033a4:	40012000 	.word	0x40012000

080033a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f003 0307 	and.w	r3, r3, #7
 80033b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033b8:	4b0c      	ldr	r3, [pc, #48]	@ (80033ec <__NVIC_SetPriorityGrouping+0x44>)
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033be:	68ba      	ldr	r2, [r7, #8]
 80033c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033c4:	4013      	ands	r3, r2
 80033c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033da:	4a04      	ldr	r2, [pc, #16]	@ (80033ec <__NVIC_SetPriorityGrouping+0x44>)
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	60d3      	str	r3, [r2, #12]
}
 80033e0:	bf00      	nop
 80033e2:	3714      	adds	r7, #20
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr
 80033ec:	e000ed00 	.word	0xe000ed00

080033f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033f4:	4b04      	ldr	r3, [pc, #16]	@ (8003408 <__NVIC_GetPriorityGrouping+0x18>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	0a1b      	lsrs	r3, r3, #8
 80033fa:	f003 0307 	and.w	r3, r3, #7
}
 80033fe:	4618      	mov	r0, r3
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	e000ed00 	.word	0xe000ed00

0800340c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	4603      	mov	r3, r0
 8003414:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341a:	2b00      	cmp	r3, #0
 800341c:	db0b      	blt.n	8003436 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800341e:	79fb      	ldrb	r3, [r7, #7]
 8003420:	f003 021f 	and.w	r2, r3, #31
 8003424:	4907      	ldr	r1, [pc, #28]	@ (8003444 <__NVIC_EnableIRQ+0x38>)
 8003426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342a:	095b      	lsrs	r3, r3, #5
 800342c:	2001      	movs	r0, #1
 800342e:	fa00 f202 	lsl.w	r2, r0, r2
 8003432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003436:	bf00      	nop
 8003438:	370c      	adds	r7, #12
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	e000e100 	.word	0xe000e100

08003448 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	4603      	mov	r3, r0
 8003450:	6039      	str	r1, [r7, #0]
 8003452:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003458:	2b00      	cmp	r3, #0
 800345a:	db0a      	blt.n	8003472 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	b2da      	uxtb	r2, r3
 8003460:	490c      	ldr	r1, [pc, #48]	@ (8003494 <__NVIC_SetPriority+0x4c>)
 8003462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003466:	0112      	lsls	r2, r2, #4
 8003468:	b2d2      	uxtb	r2, r2
 800346a:	440b      	add	r3, r1
 800346c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003470:	e00a      	b.n	8003488 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	b2da      	uxtb	r2, r3
 8003476:	4908      	ldr	r1, [pc, #32]	@ (8003498 <__NVIC_SetPriority+0x50>)
 8003478:	79fb      	ldrb	r3, [r7, #7]
 800347a:	f003 030f 	and.w	r3, r3, #15
 800347e:	3b04      	subs	r3, #4
 8003480:	0112      	lsls	r2, r2, #4
 8003482:	b2d2      	uxtb	r2, r2
 8003484:	440b      	add	r3, r1
 8003486:	761a      	strb	r2, [r3, #24]
}
 8003488:	bf00      	nop
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr
 8003494:	e000e100 	.word	0xe000e100
 8003498:	e000ed00 	.word	0xe000ed00

0800349c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800349c:	b480      	push	{r7}
 800349e:	b089      	sub	sp, #36	@ 0x24
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f003 0307 	and.w	r3, r3, #7
 80034ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	f1c3 0307 	rsb	r3, r3, #7
 80034b6:	2b04      	cmp	r3, #4
 80034b8:	bf28      	it	cs
 80034ba:	2304      	movcs	r3, #4
 80034bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	3304      	adds	r3, #4
 80034c2:	2b06      	cmp	r3, #6
 80034c4:	d902      	bls.n	80034cc <NVIC_EncodePriority+0x30>
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	3b03      	subs	r3, #3
 80034ca:	e000      	b.n	80034ce <NVIC_EncodePriority+0x32>
 80034cc:	2300      	movs	r3, #0
 80034ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034d0:	f04f 32ff 	mov.w	r2, #4294967295
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	43da      	mvns	r2, r3
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	401a      	ands	r2, r3
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034e4:	f04f 31ff 	mov.w	r1, #4294967295
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	fa01 f303 	lsl.w	r3, r1, r3
 80034ee:	43d9      	mvns	r1, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f4:	4313      	orrs	r3, r2
         );
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3724      	adds	r7, #36	@ 0x24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
	...

08003504 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	3b01      	subs	r3, #1
 8003510:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003514:	d301      	bcc.n	800351a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003516:	2301      	movs	r3, #1
 8003518:	e00f      	b.n	800353a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800351a:	4a0a      	ldr	r2, [pc, #40]	@ (8003544 <SysTick_Config+0x40>)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	3b01      	subs	r3, #1
 8003520:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003522:	210f      	movs	r1, #15
 8003524:	f04f 30ff 	mov.w	r0, #4294967295
 8003528:	f7ff ff8e 	bl	8003448 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800352c:	4b05      	ldr	r3, [pc, #20]	@ (8003544 <SysTick_Config+0x40>)
 800352e:	2200      	movs	r2, #0
 8003530:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003532:	4b04      	ldr	r3, [pc, #16]	@ (8003544 <SysTick_Config+0x40>)
 8003534:	2207      	movs	r2, #7
 8003536:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3708      	adds	r7, #8
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	e000e010 	.word	0xe000e010

08003548 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f7ff ff29 	bl	80033a8 <__NVIC_SetPriorityGrouping>
}
 8003556:	bf00      	nop
 8003558:	3708      	adds	r7, #8
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}

0800355e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800355e:	b580      	push	{r7, lr}
 8003560:	b086      	sub	sp, #24
 8003562:	af00      	add	r7, sp, #0
 8003564:	4603      	mov	r3, r0
 8003566:	60b9      	str	r1, [r7, #8]
 8003568:	607a      	str	r2, [r7, #4]
 800356a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800356c:	2300      	movs	r3, #0
 800356e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003570:	f7ff ff3e 	bl	80033f0 <__NVIC_GetPriorityGrouping>
 8003574:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	68b9      	ldr	r1, [r7, #8]
 800357a:	6978      	ldr	r0, [r7, #20]
 800357c:	f7ff ff8e 	bl	800349c <NVIC_EncodePriority>
 8003580:	4602      	mov	r2, r0
 8003582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003586:	4611      	mov	r1, r2
 8003588:	4618      	mov	r0, r3
 800358a:	f7ff ff5d 	bl	8003448 <__NVIC_SetPriority>
}
 800358e:	bf00      	nop
 8003590:	3718      	adds	r7, #24
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003596:	b580      	push	{r7, lr}
 8003598:	b082      	sub	sp, #8
 800359a:	af00      	add	r7, sp, #0
 800359c:	4603      	mov	r3, r0
 800359e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7ff ff31 	bl	800340c <__NVIC_EnableIRQ>
}
 80035aa:	bf00      	nop
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b082      	sub	sp, #8
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f7ff ffa2 	bl	8003504 <SysTick_Config>
 80035c0:	4603      	mov	r3, r0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
	...

080035cc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b04      	cmp	r3, #4
 80035d8:	d106      	bne.n	80035e8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80035da:	4b09      	ldr	r3, [pc, #36]	@ (8003600 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a08      	ldr	r2, [pc, #32]	@ (8003600 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80035e0:	f043 0304 	orr.w	r3, r3, #4
 80035e4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80035e6:	e005      	b.n	80035f4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80035e8:	4b05      	ldr	r3, [pc, #20]	@ (8003600 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a04      	ldr	r2, [pc, #16]	@ (8003600 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80035ee:	f023 0304 	bic.w	r3, r3, #4
 80035f2:	6013      	str	r3, [r2, #0]
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	e000e010 	.word	0xe000e010

08003604 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003610:	f7ff f874 	bl	80026fc <HAL_GetTick>
 8003614:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d101      	bne.n	8003620 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e099      	b.n	8003754 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2202      	movs	r2, #2
 8003624:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f022 0201 	bic.w	r2, r2, #1
 800363e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003640:	e00f      	b.n	8003662 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003642:	f7ff f85b 	bl	80026fc <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	2b05      	cmp	r3, #5
 800364e:	d908      	bls.n	8003662 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2220      	movs	r2, #32
 8003654:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2203      	movs	r2, #3
 800365a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e078      	b.n	8003754 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b00      	cmp	r3, #0
 800366e:	d1e8      	bne.n	8003642 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	4b38      	ldr	r3, [pc, #224]	@ (800375c <HAL_DMA_Init+0x158>)
 800367c:	4013      	ands	r3, r2
 800367e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685a      	ldr	r2, [r3, #4]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800368e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800369a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b8:	2b04      	cmp	r3, #4
 80036ba:	d107      	bne.n	80036cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c4:	4313      	orrs	r3, r2
 80036c6:	697a      	ldr	r2, [r7, #20]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	697a      	ldr	r2, [r7, #20]
 80036d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	f023 0307 	bic.w	r3, r3, #7
 80036e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e8:	697a      	ldr	r2, [r7, #20]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	d117      	bne.n	8003726 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00e      	beq.n	8003726 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 fb01 	bl	8003d10 <DMA_CheckFifoParam>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d008      	beq.n	8003726 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2240      	movs	r2, #64	@ 0x40
 8003718:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2201      	movs	r2, #1
 800371e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003722:	2301      	movs	r3, #1
 8003724:	e016      	b.n	8003754 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	697a      	ldr	r2, [r7, #20]
 800372c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 fab8 	bl	8003ca4 <DMA_CalcBaseAndBitshift>
 8003734:	4603      	mov	r3, r0
 8003736:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800373c:	223f      	movs	r2, #63	@ 0x3f
 800373e:	409a      	lsls	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3718      	adds	r7, #24
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	f010803f 	.word	0xf010803f

08003760 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
 800376c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800376e:	2300      	movs	r3, #0
 8003770:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003776:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800377e:	2b01      	cmp	r3, #1
 8003780:	d101      	bne.n	8003786 <HAL_DMA_Start_IT+0x26>
 8003782:	2302      	movs	r3, #2
 8003784:	e040      	b.n	8003808 <HAL_DMA_Start_IT+0xa8>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2201      	movs	r2, #1
 800378a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b01      	cmp	r3, #1
 8003798:	d12f      	bne.n	80037fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2202      	movs	r2, #2
 800379e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	68b9      	ldr	r1, [r7, #8]
 80037ae:	68f8      	ldr	r0, [r7, #12]
 80037b0:	f000 fa4a 	bl	8003c48 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b8:	223f      	movs	r2, #63	@ 0x3f
 80037ba:	409a      	lsls	r2, r3
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f042 0216 	orr.w	r2, r2, #22
 80037ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d007      	beq.n	80037e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0208 	orr.w	r2, r2, #8
 80037e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f042 0201 	orr.w	r2, r2, #1
 80037f6:	601a      	str	r2, [r3, #0]
 80037f8:	e005      	b.n	8003806 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003802:	2302      	movs	r3, #2
 8003804:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003806:	7dfb      	ldrb	r3, [r7, #23]
}
 8003808:	4618      	mov	r0, r3
 800380a:	3718      	adds	r7, #24
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800381c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800381e:	f7fe ff6d 	bl	80026fc <HAL_GetTick>
 8003822:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800382a:	b2db      	uxtb	r3, r3
 800382c:	2b02      	cmp	r3, #2
 800382e:	d008      	beq.n	8003842 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2280      	movs	r2, #128	@ 0x80
 8003834:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e052      	b.n	80038e8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 0216 	bic.w	r2, r2, #22
 8003850:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	695a      	ldr	r2, [r3, #20]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003860:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003866:	2b00      	cmp	r3, #0
 8003868:	d103      	bne.n	8003872 <HAL_DMA_Abort+0x62>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800386e:	2b00      	cmp	r3, #0
 8003870:	d007      	beq.n	8003882 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 0208 	bic.w	r2, r2, #8
 8003880:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f022 0201 	bic.w	r2, r2, #1
 8003890:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003892:	e013      	b.n	80038bc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003894:	f7fe ff32 	bl	80026fc <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b05      	cmp	r3, #5
 80038a0:	d90c      	bls.n	80038bc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2220      	movs	r2, #32
 80038a6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2203      	movs	r2, #3
 80038ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e015      	b.n	80038e8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0301 	and.w	r3, r3, #1
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1e4      	bne.n	8003894 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ce:	223f      	movs	r2, #63	@ 0x3f
 80038d0:	409a      	lsls	r2, r3
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3710      	adds	r7, #16
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d004      	beq.n	800390e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2280      	movs	r2, #128	@ 0x80
 8003908:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e00c      	b.n	8003928 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2205      	movs	r2, #5
 8003912:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 0201 	bic.w	r2, r2, #1
 8003924:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800393c:	2300      	movs	r3, #0
 800393e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003940:	4b8e      	ldr	r3, [pc, #568]	@ (8003b7c <HAL_DMA_IRQHandler+0x248>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a8e      	ldr	r2, [pc, #568]	@ (8003b80 <HAL_DMA_IRQHandler+0x24c>)
 8003946:	fba2 2303 	umull	r2, r3, r2, r3
 800394a:	0a9b      	lsrs	r3, r3, #10
 800394c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003952:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800395e:	2208      	movs	r2, #8
 8003960:	409a      	lsls	r2, r3
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	4013      	ands	r3, r2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d01a      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0304 	and.w	r3, r3, #4
 8003974:	2b00      	cmp	r3, #0
 8003976:	d013      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f022 0204 	bic.w	r2, r2, #4
 8003986:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800398c:	2208      	movs	r2, #8
 800398e:	409a      	lsls	r2, r3
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003998:	f043 0201 	orr.w	r2, r3, #1
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a4:	2201      	movs	r2, #1
 80039a6:	409a      	lsls	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	4013      	ands	r3, r2
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d012      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00b      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c2:	2201      	movs	r2, #1
 80039c4:	409a      	lsls	r2, r3
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ce:	f043 0202 	orr.w	r2, r3, #2
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039da:	2204      	movs	r2, #4
 80039dc:	409a      	lsls	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	4013      	ands	r3, r2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d012      	beq.n	8003a0c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d00b      	beq.n	8003a0c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f8:	2204      	movs	r2, #4
 80039fa:	409a      	lsls	r2, r3
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a04:	f043 0204 	orr.w	r2, r3, #4
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a10:	2210      	movs	r2, #16
 8003a12:	409a      	lsls	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	4013      	ands	r3, r2
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d043      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0308 	and.w	r3, r3, #8
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d03c      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a2e:	2210      	movs	r2, #16
 8003a30:	409a      	lsls	r2, r3
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d018      	beq.n	8003a76 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d108      	bne.n	8003a64 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d024      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	4798      	blx	r3
 8003a62:	e01f      	b.n	8003aa4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d01b      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	4798      	blx	r3
 8003a74:	e016      	b.n	8003aa4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d107      	bne.n	8003a94 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f022 0208 	bic.w	r2, r2, #8
 8003a92:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d003      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa8:	2220      	movs	r2, #32
 8003aaa:	409a      	lsls	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f000 808f 	beq.w	8003bd4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0310 	and.w	r3, r3, #16
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f000 8087 	beq.w	8003bd4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aca:	2220      	movs	r2, #32
 8003acc:	409a      	lsls	r2, r3
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b05      	cmp	r3, #5
 8003adc:	d136      	bne.n	8003b4c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 0216 	bic.w	r2, r2, #22
 8003aec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	695a      	ldr	r2, [r3, #20]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003afc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d103      	bne.n	8003b0e <HAL_DMA_IRQHandler+0x1da>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d007      	beq.n	8003b1e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f022 0208 	bic.w	r2, r2, #8
 8003b1c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b22:	223f      	movs	r2, #63	@ 0x3f
 8003b24:	409a      	lsls	r2, r3
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d07e      	beq.n	8003c40 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	4798      	blx	r3
        }
        return;
 8003b4a:	e079      	b.n	8003c40 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d01d      	beq.n	8003b96 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d10d      	bne.n	8003b84 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d031      	beq.n	8003bd4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	4798      	blx	r3
 8003b78:	e02c      	b.n	8003bd4 <HAL_DMA_IRQHandler+0x2a0>
 8003b7a:	bf00      	nop
 8003b7c:	20000004 	.word	0x20000004
 8003b80:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d023      	beq.n	8003bd4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	4798      	blx	r3
 8003b94:	e01e      	b.n	8003bd4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d10f      	bne.n	8003bc4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 0210 	bic.w	r2, r2, #16
 8003bb2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d003      	beq.n	8003bd4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d032      	beq.n	8003c42 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003be0:	f003 0301 	and.w	r3, r3, #1
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d022      	beq.n	8003c2e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2205      	movs	r2, #5
 8003bec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f022 0201 	bic.w	r2, r2, #1
 8003bfe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	3301      	adds	r3, #1
 8003c04:	60bb      	str	r3, [r7, #8]
 8003c06:	697a      	ldr	r2, [r7, #20]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d307      	bcc.n	8003c1c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1f2      	bne.n	8003c00 <HAL_DMA_IRQHandler+0x2cc>
 8003c1a:	e000      	b.n	8003c1e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c1c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2201      	movs	r2, #1
 8003c22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d005      	beq.n	8003c42 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	4798      	blx	r3
 8003c3e:	e000      	b.n	8003c42 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c40:	bf00      	nop
    }
  }
}
 8003c42:	3718      	adds	r7, #24
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b085      	sub	sp, #20
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
 8003c54:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003c64:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	2b40      	cmp	r3, #64	@ 0x40
 8003c74:	d108      	bne.n	8003c88 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	68ba      	ldr	r2, [r7, #8]
 8003c84:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003c86:	e007      	b.n	8003c98 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	68ba      	ldr	r2, [r7, #8]
 8003c8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	60da      	str	r2, [r3, #12]
}
 8003c98:	bf00      	nop
 8003c9a:	3714      	adds	r7, #20
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr

08003ca4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	3b10      	subs	r3, #16
 8003cb4:	4a14      	ldr	r2, [pc, #80]	@ (8003d08 <DMA_CalcBaseAndBitshift+0x64>)
 8003cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cba:	091b      	lsrs	r3, r3, #4
 8003cbc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003cbe:	4a13      	ldr	r2, [pc, #76]	@ (8003d0c <DMA_CalcBaseAndBitshift+0x68>)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2b03      	cmp	r3, #3
 8003cd0:	d909      	bls.n	8003ce6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003cda:	f023 0303 	bic.w	r3, r3, #3
 8003cde:	1d1a      	adds	r2, r3, #4
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	659a      	str	r2, [r3, #88]	@ 0x58
 8003ce4:	e007      	b.n	8003cf6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003cee:	f023 0303 	bic.w	r3, r3, #3
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3714      	adds	r7, #20
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop
 8003d08:	aaaaaaab 	.word	0xaaaaaaab
 8003d0c:	0800ab28 	.word	0x0800ab28

08003d10 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d11f      	bne.n	8003d6a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	2b03      	cmp	r3, #3
 8003d2e:	d856      	bhi.n	8003dde <DMA_CheckFifoParam+0xce>
 8003d30:	a201      	add	r2, pc, #4	@ (adr r2, 8003d38 <DMA_CheckFifoParam+0x28>)
 8003d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d36:	bf00      	nop
 8003d38:	08003d49 	.word	0x08003d49
 8003d3c:	08003d5b 	.word	0x08003d5b
 8003d40:	08003d49 	.word	0x08003d49
 8003d44:	08003ddf 	.word	0x08003ddf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d046      	beq.n	8003de2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d58:	e043      	b.n	8003de2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003d62:	d140      	bne.n	8003de6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d68:	e03d      	b.n	8003de6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d72:	d121      	bne.n	8003db8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	2b03      	cmp	r3, #3
 8003d78:	d837      	bhi.n	8003dea <DMA_CheckFifoParam+0xda>
 8003d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d80 <DMA_CheckFifoParam+0x70>)
 8003d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d80:	08003d91 	.word	0x08003d91
 8003d84:	08003d97 	.word	0x08003d97
 8003d88:	08003d91 	.word	0x08003d91
 8003d8c:	08003da9 	.word	0x08003da9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	73fb      	strb	r3, [r7, #15]
      break;
 8003d94:	e030      	b.n	8003df8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d025      	beq.n	8003dee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003da6:	e022      	b.n	8003dee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003db0:	d11f      	bne.n	8003df2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003db6:	e01c      	b.n	8003df2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d903      	bls.n	8003dc6 <DMA_CheckFifoParam+0xb6>
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	2b03      	cmp	r3, #3
 8003dc2:	d003      	beq.n	8003dcc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003dc4:	e018      	b.n	8003df8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	73fb      	strb	r3, [r7, #15]
      break;
 8003dca:	e015      	b.n	8003df8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d00e      	beq.n	8003df6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	73fb      	strb	r3, [r7, #15]
      break;
 8003ddc:	e00b      	b.n	8003df6 <DMA_CheckFifoParam+0xe6>
      break;
 8003dde:	bf00      	nop
 8003de0:	e00a      	b.n	8003df8 <DMA_CheckFifoParam+0xe8>
      break;
 8003de2:	bf00      	nop
 8003de4:	e008      	b.n	8003df8 <DMA_CheckFifoParam+0xe8>
      break;
 8003de6:	bf00      	nop
 8003de8:	e006      	b.n	8003df8 <DMA_CheckFifoParam+0xe8>
      break;
 8003dea:	bf00      	nop
 8003dec:	e004      	b.n	8003df8 <DMA_CheckFifoParam+0xe8>
      break;
 8003dee:	bf00      	nop
 8003df0:	e002      	b.n	8003df8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003df2:	bf00      	nop
 8003df4:	e000      	b.n	8003df8 <DMA_CheckFifoParam+0xe8>
      break;
 8003df6:	bf00      	nop
    }
  } 
  
  return status; 
 8003df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3714      	adds	r7, #20
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop

08003e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b089      	sub	sp, #36	@ 0x24
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e12:	2300      	movs	r3, #0
 8003e14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e16:	2300      	movs	r3, #0
 8003e18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e1e:	2300      	movs	r3, #0
 8003e20:	61fb      	str	r3, [r7, #28]
 8003e22:	e16b      	b.n	80040fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e24:	2201      	movs	r2, #1
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	4013      	ands	r3, r2
 8003e36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	f040 815a 	bne.w	80040f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f003 0303 	and.w	r3, r3, #3
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d005      	beq.n	8003e5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d130      	bne.n	8003ebc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	2203      	movs	r2, #3
 8003e66:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	68da      	ldr	r2, [r3, #12]
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7e:	69ba      	ldr	r2, [r7, #24]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e90:	2201      	movs	r2, #1
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	fa02 f303 	lsl.w	r3, r2, r3
 8003e98:	43db      	mvns	r3, r3
 8003e9a:	69ba      	ldr	r2, [r7, #24]
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	091b      	lsrs	r3, r3, #4
 8003ea6:	f003 0201 	and.w	r2, r3, #1
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb0:	69ba      	ldr	r2, [r7, #24]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f003 0303 	and.w	r3, r3, #3
 8003ec4:	2b03      	cmp	r3, #3
 8003ec6:	d017      	beq.n	8003ef8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	005b      	lsls	r3, r3, #1
 8003ed2:	2203      	movs	r2, #3
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	69ba      	ldr	r2, [r7, #24]
 8003edc:	4013      	ands	r3, r2
 8003ede:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	689a      	ldr	r2, [r3, #8]
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f003 0303 	and.w	r3, r3, #3
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d123      	bne.n	8003f4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	08da      	lsrs	r2, r3, #3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3208      	adds	r2, #8
 8003f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	f003 0307 	and.w	r3, r3, #7
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	220f      	movs	r2, #15
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	43db      	mvns	r3, r3
 8003f22:	69ba      	ldr	r2, [r7, #24]
 8003f24:	4013      	ands	r3, r2
 8003f26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	691a      	ldr	r2, [r3, #16]
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	f003 0307 	and.w	r3, r3, #7
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	fa02 f303 	lsl.w	r3, r2, r3
 8003f38:	69ba      	ldr	r2, [r7, #24]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	08da      	lsrs	r2, r3, #3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	3208      	adds	r2, #8
 8003f46:	69b9      	ldr	r1, [r7, #24]
 8003f48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	005b      	lsls	r3, r3, #1
 8003f56:	2203      	movs	r2, #3
 8003f58:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5c:	43db      	mvns	r3, r3
 8003f5e:	69ba      	ldr	r2, [r7, #24]
 8003f60:	4013      	ands	r3, r2
 8003f62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	f003 0203 	and.w	r2, r3, #3
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	005b      	lsls	r3, r3, #1
 8003f70:	fa02 f303 	lsl.w	r3, r2, r3
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	69ba      	ldr	r2, [r7, #24]
 8003f7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	f000 80b4 	beq.w	80040f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f8e:	2300      	movs	r3, #0
 8003f90:	60fb      	str	r3, [r7, #12]
 8003f92:	4b60      	ldr	r3, [pc, #384]	@ (8004114 <HAL_GPIO_Init+0x30c>)
 8003f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f96:	4a5f      	ldr	r2, [pc, #380]	@ (8004114 <HAL_GPIO_Init+0x30c>)
 8003f98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f9e:	4b5d      	ldr	r3, [pc, #372]	@ (8004114 <HAL_GPIO_Init+0x30c>)
 8003fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fa6:	60fb      	str	r3, [r7, #12]
 8003fa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003faa:	4a5b      	ldr	r2, [pc, #364]	@ (8004118 <HAL_GPIO_Init+0x310>)
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	089b      	lsrs	r3, r3, #2
 8003fb0:	3302      	adds	r3, #2
 8003fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	f003 0303 	and.w	r3, r3, #3
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	220f      	movs	r2, #15
 8003fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc6:	43db      	mvns	r3, r3
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a52      	ldr	r2, [pc, #328]	@ (800411c <HAL_GPIO_Init+0x314>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d02b      	beq.n	800402e <HAL_GPIO_Init+0x226>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a51      	ldr	r2, [pc, #324]	@ (8004120 <HAL_GPIO_Init+0x318>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d025      	beq.n	800402a <HAL_GPIO_Init+0x222>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a50      	ldr	r2, [pc, #320]	@ (8004124 <HAL_GPIO_Init+0x31c>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d01f      	beq.n	8004026 <HAL_GPIO_Init+0x21e>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a4f      	ldr	r2, [pc, #316]	@ (8004128 <HAL_GPIO_Init+0x320>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d019      	beq.n	8004022 <HAL_GPIO_Init+0x21a>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a4e      	ldr	r2, [pc, #312]	@ (800412c <HAL_GPIO_Init+0x324>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d013      	beq.n	800401e <HAL_GPIO_Init+0x216>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a4d      	ldr	r2, [pc, #308]	@ (8004130 <HAL_GPIO_Init+0x328>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d00d      	beq.n	800401a <HAL_GPIO_Init+0x212>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a4c      	ldr	r2, [pc, #304]	@ (8004134 <HAL_GPIO_Init+0x32c>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d007      	beq.n	8004016 <HAL_GPIO_Init+0x20e>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a4b      	ldr	r2, [pc, #300]	@ (8004138 <HAL_GPIO_Init+0x330>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d101      	bne.n	8004012 <HAL_GPIO_Init+0x20a>
 800400e:	2307      	movs	r3, #7
 8004010:	e00e      	b.n	8004030 <HAL_GPIO_Init+0x228>
 8004012:	2308      	movs	r3, #8
 8004014:	e00c      	b.n	8004030 <HAL_GPIO_Init+0x228>
 8004016:	2306      	movs	r3, #6
 8004018:	e00a      	b.n	8004030 <HAL_GPIO_Init+0x228>
 800401a:	2305      	movs	r3, #5
 800401c:	e008      	b.n	8004030 <HAL_GPIO_Init+0x228>
 800401e:	2304      	movs	r3, #4
 8004020:	e006      	b.n	8004030 <HAL_GPIO_Init+0x228>
 8004022:	2303      	movs	r3, #3
 8004024:	e004      	b.n	8004030 <HAL_GPIO_Init+0x228>
 8004026:	2302      	movs	r3, #2
 8004028:	e002      	b.n	8004030 <HAL_GPIO_Init+0x228>
 800402a:	2301      	movs	r3, #1
 800402c:	e000      	b.n	8004030 <HAL_GPIO_Init+0x228>
 800402e:	2300      	movs	r3, #0
 8004030:	69fa      	ldr	r2, [r7, #28]
 8004032:	f002 0203 	and.w	r2, r2, #3
 8004036:	0092      	lsls	r2, r2, #2
 8004038:	4093      	lsls	r3, r2
 800403a:	69ba      	ldr	r2, [r7, #24]
 800403c:	4313      	orrs	r3, r2
 800403e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004040:	4935      	ldr	r1, [pc, #212]	@ (8004118 <HAL_GPIO_Init+0x310>)
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	089b      	lsrs	r3, r3, #2
 8004046:	3302      	adds	r3, #2
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800404e:	4b3b      	ldr	r3, [pc, #236]	@ (800413c <HAL_GPIO_Init+0x334>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	43db      	mvns	r3, r3
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	4013      	ands	r3, r2
 800405c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d003      	beq.n	8004072 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800406a:	69ba      	ldr	r2, [r7, #24]
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	4313      	orrs	r3, r2
 8004070:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004072:	4a32      	ldr	r2, [pc, #200]	@ (800413c <HAL_GPIO_Init+0x334>)
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004078:	4b30      	ldr	r3, [pc, #192]	@ (800413c <HAL_GPIO_Init+0x334>)
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	43db      	mvns	r3, r3
 8004082:	69ba      	ldr	r2, [r7, #24]
 8004084:	4013      	ands	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d003      	beq.n	800409c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004094:	69ba      	ldr	r2, [r7, #24]
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	4313      	orrs	r3, r2
 800409a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800409c:	4a27      	ldr	r2, [pc, #156]	@ (800413c <HAL_GPIO_Init+0x334>)
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040a2:	4b26      	ldr	r3, [pc, #152]	@ (800413c <HAL_GPIO_Init+0x334>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	43db      	mvns	r3, r3
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	4013      	ands	r3, r2
 80040b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80040be:	69ba      	ldr	r2, [r7, #24]
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040c6:	4a1d      	ldr	r2, [pc, #116]	@ (800413c <HAL_GPIO_Init+0x334>)
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040cc:	4b1b      	ldr	r3, [pc, #108]	@ (800413c <HAL_GPIO_Init+0x334>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	43db      	mvns	r3, r3
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	4013      	ands	r3, r2
 80040da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d003      	beq.n	80040f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80040e8:	69ba      	ldr	r2, [r7, #24]
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040f0:	4a12      	ldr	r2, [pc, #72]	@ (800413c <HAL_GPIO_Init+0x334>)
 80040f2:	69bb      	ldr	r3, [r7, #24]
 80040f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	3301      	adds	r3, #1
 80040fa:	61fb      	str	r3, [r7, #28]
 80040fc:	69fb      	ldr	r3, [r7, #28]
 80040fe:	2b0f      	cmp	r3, #15
 8004100:	f67f ae90 	bls.w	8003e24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004104:	bf00      	nop
 8004106:	bf00      	nop
 8004108:	3724      	adds	r7, #36	@ 0x24
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	40023800 	.word	0x40023800
 8004118:	40013800 	.word	0x40013800
 800411c:	40020000 	.word	0x40020000
 8004120:	40020400 	.word	0x40020400
 8004124:	40020800 	.word	0x40020800
 8004128:	40020c00 	.word	0x40020c00
 800412c:	40021000 	.word	0x40021000
 8004130:	40021400 	.word	0x40021400
 8004134:	40021800 	.word	0x40021800
 8004138:	40021c00 	.word	0x40021c00
 800413c:	40013c00 	.word	0x40013c00

08004140 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	460b      	mov	r3, r1
 800414a:	807b      	strh	r3, [r7, #2]
 800414c:	4613      	mov	r3, r2
 800414e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004150:	787b      	ldrb	r3, [r7, #1]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004156:	887a      	ldrh	r2, [r7, #2]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800415c:	e003      	b.n	8004166 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800415e:	887b      	ldrh	r3, [r7, #2]
 8004160:	041a      	lsls	r2, r3, #16
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	619a      	str	r2, [r3, #24]
}
 8004166:	bf00      	nop
 8004168:	370c      	adds	r7, #12
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
	...

08004174 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e267      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b00      	cmp	r3, #0
 8004190:	d075      	beq.n	800427e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004192:	4b88      	ldr	r3, [pc, #544]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f003 030c 	and.w	r3, r3, #12
 800419a:	2b04      	cmp	r3, #4
 800419c:	d00c      	beq.n	80041b8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800419e:	4b85      	ldr	r3, [pc, #532]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80041a6:	2b08      	cmp	r3, #8
 80041a8:	d112      	bne.n	80041d0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041aa:	4b82      	ldr	r3, [pc, #520]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041b6:	d10b      	bne.n	80041d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041b8:	4b7e      	ldr	r3, [pc, #504]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d05b      	beq.n	800427c <HAL_RCC_OscConfig+0x108>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d157      	bne.n	800427c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e242      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041d8:	d106      	bne.n	80041e8 <HAL_RCC_OscConfig+0x74>
 80041da:	4b76      	ldr	r3, [pc, #472]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a75      	ldr	r2, [pc, #468]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041e4:	6013      	str	r3, [r2, #0]
 80041e6:	e01d      	b.n	8004224 <HAL_RCC_OscConfig+0xb0>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041f0:	d10c      	bne.n	800420c <HAL_RCC_OscConfig+0x98>
 80041f2:	4b70      	ldr	r3, [pc, #448]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a6f      	ldr	r2, [pc, #444]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041fc:	6013      	str	r3, [r2, #0]
 80041fe:	4b6d      	ldr	r3, [pc, #436]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a6c      	ldr	r2, [pc, #432]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004204:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004208:	6013      	str	r3, [r2, #0]
 800420a:	e00b      	b.n	8004224 <HAL_RCC_OscConfig+0xb0>
 800420c:	4b69      	ldr	r3, [pc, #420]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a68      	ldr	r2, [pc, #416]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004212:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004216:	6013      	str	r3, [r2, #0]
 8004218:	4b66      	ldr	r3, [pc, #408]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a65      	ldr	r2, [pc, #404]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 800421e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004222:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d013      	beq.n	8004254 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800422c:	f7fe fa66 	bl	80026fc <HAL_GetTick>
 8004230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004232:	e008      	b.n	8004246 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004234:	f7fe fa62 	bl	80026fc <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	2b64      	cmp	r3, #100	@ 0x64
 8004240:	d901      	bls.n	8004246 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e207      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004246:	4b5b      	ldr	r3, [pc, #364]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d0f0      	beq.n	8004234 <HAL_RCC_OscConfig+0xc0>
 8004252:	e014      	b.n	800427e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004254:	f7fe fa52 	bl	80026fc <HAL_GetTick>
 8004258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800425a:	e008      	b.n	800426e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800425c:	f7fe fa4e 	bl	80026fc <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	2b64      	cmp	r3, #100	@ 0x64
 8004268:	d901      	bls.n	800426e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e1f3      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800426e:	4b51      	ldr	r3, [pc, #324]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1f0      	bne.n	800425c <HAL_RCC_OscConfig+0xe8>
 800427a:	e000      	b.n	800427e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800427c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0302 	and.w	r3, r3, #2
 8004286:	2b00      	cmp	r3, #0
 8004288:	d063      	beq.n	8004352 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800428a:	4b4a      	ldr	r3, [pc, #296]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f003 030c 	and.w	r3, r3, #12
 8004292:	2b00      	cmp	r3, #0
 8004294:	d00b      	beq.n	80042ae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004296:	4b47      	ldr	r3, [pc, #284]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800429e:	2b08      	cmp	r3, #8
 80042a0:	d11c      	bne.n	80042dc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042a2:	4b44      	ldr	r3, [pc, #272]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d116      	bne.n	80042dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042ae:	4b41      	ldr	r3, [pc, #260]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d005      	beq.n	80042c6 <HAL_RCC_OscConfig+0x152>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d001      	beq.n	80042c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e1c7      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042c6:	4b3b      	ldr	r3, [pc, #236]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	00db      	lsls	r3, r3, #3
 80042d4:	4937      	ldr	r1, [pc, #220]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042da:	e03a      	b.n	8004352 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d020      	beq.n	8004326 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042e4:	4b34      	ldr	r3, [pc, #208]	@ (80043b8 <HAL_RCC_OscConfig+0x244>)
 80042e6:	2201      	movs	r2, #1
 80042e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ea:	f7fe fa07 	bl	80026fc <HAL_GetTick>
 80042ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042f0:	e008      	b.n	8004304 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042f2:	f7fe fa03 	bl	80026fc <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d901      	bls.n	8004304 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e1a8      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004304:	4b2b      	ldr	r3, [pc, #172]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0302 	and.w	r3, r3, #2
 800430c:	2b00      	cmp	r3, #0
 800430e:	d0f0      	beq.n	80042f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004310:	4b28      	ldr	r3, [pc, #160]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	00db      	lsls	r3, r3, #3
 800431e:	4925      	ldr	r1, [pc, #148]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004320:	4313      	orrs	r3, r2
 8004322:	600b      	str	r3, [r1, #0]
 8004324:	e015      	b.n	8004352 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004326:	4b24      	ldr	r3, [pc, #144]	@ (80043b8 <HAL_RCC_OscConfig+0x244>)
 8004328:	2200      	movs	r2, #0
 800432a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800432c:	f7fe f9e6 	bl	80026fc <HAL_GetTick>
 8004330:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004332:	e008      	b.n	8004346 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004334:	f7fe f9e2 	bl	80026fc <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	2b02      	cmp	r3, #2
 8004340:	d901      	bls.n	8004346 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e187      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004346:	4b1b      	ldr	r3, [pc, #108]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0302 	and.w	r3, r3, #2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1f0      	bne.n	8004334 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0308 	and.w	r3, r3, #8
 800435a:	2b00      	cmp	r3, #0
 800435c:	d036      	beq.n	80043cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d016      	beq.n	8004394 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004366:	4b15      	ldr	r3, [pc, #84]	@ (80043bc <HAL_RCC_OscConfig+0x248>)
 8004368:	2201      	movs	r2, #1
 800436a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800436c:	f7fe f9c6 	bl	80026fc <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004372:	e008      	b.n	8004386 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004374:	f7fe f9c2 	bl	80026fc <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b02      	cmp	r3, #2
 8004380:	d901      	bls.n	8004386 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e167      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004386:	4b0b      	ldr	r3, [pc, #44]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004388:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d0f0      	beq.n	8004374 <HAL_RCC_OscConfig+0x200>
 8004392:	e01b      	b.n	80043cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004394:	4b09      	ldr	r3, [pc, #36]	@ (80043bc <HAL_RCC_OscConfig+0x248>)
 8004396:	2200      	movs	r2, #0
 8004398:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800439a:	f7fe f9af 	bl	80026fc <HAL_GetTick>
 800439e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043a0:	e00e      	b.n	80043c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043a2:	f7fe f9ab 	bl	80026fc <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d907      	bls.n	80043c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e150      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
 80043b4:	40023800 	.word	0x40023800
 80043b8:	42470000 	.word	0x42470000
 80043bc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043c0:	4b88      	ldr	r3, [pc, #544]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80043c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d1ea      	bne.n	80043a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	f000 8097 	beq.w	8004508 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043da:	2300      	movs	r3, #0
 80043dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043de:	4b81      	ldr	r3, [pc, #516]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80043e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10f      	bne.n	800440a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043ea:	2300      	movs	r3, #0
 80043ec:	60bb      	str	r3, [r7, #8]
 80043ee:	4b7d      	ldr	r3, [pc, #500]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80043f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f2:	4a7c      	ldr	r2, [pc, #496]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80043f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80043fa:	4b7a      	ldr	r3, [pc, #488]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80043fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004402:	60bb      	str	r3, [r7, #8]
 8004404:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004406:	2301      	movs	r3, #1
 8004408:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800440a:	4b77      	ldr	r3, [pc, #476]	@ (80045e8 <HAL_RCC_OscConfig+0x474>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004412:	2b00      	cmp	r3, #0
 8004414:	d118      	bne.n	8004448 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004416:	4b74      	ldr	r3, [pc, #464]	@ (80045e8 <HAL_RCC_OscConfig+0x474>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a73      	ldr	r2, [pc, #460]	@ (80045e8 <HAL_RCC_OscConfig+0x474>)
 800441c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004420:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004422:	f7fe f96b 	bl	80026fc <HAL_GetTick>
 8004426:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004428:	e008      	b.n	800443c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800442a:	f7fe f967 	bl	80026fc <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d901      	bls.n	800443c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e10c      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800443c:	4b6a      	ldr	r3, [pc, #424]	@ (80045e8 <HAL_RCC_OscConfig+0x474>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004444:	2b00      	cmp	r3, #0
 8004446:	d0f0      	beq.n	800442a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d106      	bne.n	800445e <HAL_RCC_OscConfig+0x2ea>
 8004450:	4b64      	ldr	r3, [pc, #400]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004454:	4a63      	ldr	r2, [pc, #396]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004456:	f043 0301 	orr.w	r3, r3, #1
 800445a:	6713      	str	r3, [r2, #112]	@ 0x70
 800445c:	e01c      	b.n	8004498 <HAL_RCC_OscConfig+0x324>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	2b05      	cmp	r3, #5
 8004464:	d10c      	bne.n	8004480 <HAL_RCC_OscConfig+0x30c>
 8004466:	4b5f      	ldr	r3, [pc, #380]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800446a:	4a5e      	ldr	r2, [pc, #376]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 800446c:	f043 0304 	orr.w	r3, r3, #4
 8004470:	6713      	str	r3, [r2, #112]	@ 0x70
 8004472:	4b5c      	ldr	r3, [pc, #368]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004476:	4a5b      	ldr	r2, [pc, #364]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004478:	f043 0301 	orr.w	r3, r3, #1
 800447c:	6713      	str	r3, [r2, #112]	@ 0x70
 800447e:	e00b      	b.n	8004498 <HAL_RCC_OscConfig+0x324>
 8004480:	4b58      	ldr	r3, [pc, #352]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004482:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004484:	4a57      	ldr	r2, [pc, #348]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004486:	f023 0301 	bic.w	r3, r3, #1
 800448a:	6713      	str	r3, [r2, #112]	@ 0x70
 800448c:	4b55      	ldr	r3, [pc, #340]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 800448e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004490:	4a54      	ldr	r2, [pc, #336]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004492:	f023 0304 	bic.w	r3, r3, #4
 8004496:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d015      	beq.n	80044cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044a0:	f7fe f92c 	bl	80026fc <HAL_GetTick>
 80044a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044a6:	e00a      	b.n	80044be <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044a8:	f7fe f928 	bl	80026fc <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e0cb      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044be:	4b49      	ldr	r3, [pc, #292]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80044c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d0ee      	beq.n	80044a8 <HAL_RCC_OscConfig+0x334>
 80044ca:	e014      	b.n	80044f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044cc:	f7fe f916 	bl	80026fc <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044d2:	e00a      	b.n	80044ea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044d4:	f7fe f912 	bl	80026fc <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d901      	bls.n	80044ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e0b5      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044ea:	4b3e      	ldr	r3, [pc, #248]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80044ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1ee      	bne.n	80044d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044f6:	7dfb      	ldrb	r3, [r7, #23]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d105      	bne.n	8004508 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044fc:	4b39      	ldr	r3, [pc, #228]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80044fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004500:	4a38      	ldr	r2, [pc, #224]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004502:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004506:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 80a1 	beq.w	8004654 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004512:	4b34      	ldr	r3, [pc, #208]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f003 030c 	and.w	r3, r3, #12
 800451a:	2b08      	cmp	r3, #8
 800451c:	d05c      	beq.n	80045d8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	2b02      	cmp	r3, #2
 8004524:	d141      	bne.n	80045aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004526:	4b31      	ldr	r3, [pc, #196]	@ (80045ec <HAL_RCC_OscConfig+0x478>)
 8004528:	2200      	movs	r2, #0
 800452a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800452c:	f7fe f8e6 	bl	80026fc <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004534:	f7fe f8e2 	bl	80026fc <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e087      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004546:	4b27      	ldr	r3, [pc, #156]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1f0      	bne.n	8004534 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	69da      	ldr	r2, [r3, #28]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a1b      	ldr	r3, [r3, #32]
 800455a:	431a      	orrs	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004560:	019b      	lsls	r3, r3, #6
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004568:	085b      	lsrs	r3, r3, #1
 800456a:	3b01      	subs	r3, #1
 800456c:	041b      	lsls	r3, r3, #16
 800456e:	431a      	orrs	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004574:	061b      	lsls	r3, r3, #24
 8004576:	491b      	ldr	r1, [pc, #108]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004578:	4313      	orrs	r3, r2
 800457a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800457c:	4b1b      	ldr	r3, [pc, #108]	@ (80045ec <HAL_RCC_OscConfig+0x478>)
 800457e:	2201      	movs	r2, #1
 8004580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004582:	f7fe f8bb 	bl	80026fc <HAL_GetTick>
 8004586:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004588:	e008      	b.n	800459c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800458a:	f7fe f8b7 	bl	80026fc <HAL_GetTick>
 800458e:	4602      	mov	r2, r0
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	2b02      	cmp	r3, #2
 8004596:	d901      	bls.n	800459c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e05c      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800459c:	4b11      	ldr	r3, [pc, #68]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d0f0      	beq.n	800458a <HAL_RCC_OscConfig+0x416>
 80045a8:	e054      	b.n	8004654 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045aa:	4b10      	ldr	r3, [pc, #64]	@ (80045ec <HAL_RCC_OscConfig+0x478>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b0:	f7fe f8a4 	bl	80026fc <HAL_GetTick>
 80045b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045b6:	e008      	b.n	80045ca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045b8:	f7fe f8a0 	bl	80026fc <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e045      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ca:	4b06      	ldr	r3, [pc, #24]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1f0      	bne.n	80045b8 <HAL_RCC_OscConfig+0x444>
 80045d6:	e03d      	b.n	8004654 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d107      	bne.n	80045f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e038      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
 80045e4:	40023800 	.word	0x40023800
 80045e8:	40007000 	.word	0x40007000
 80045ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004660 <HAL_RCC_OscConfig+0x4ec>)
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d028      	beq.n	8004650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004608:	429a      	cmp	r2, r3
 800460a:	d121      	bne.n	8004650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004616:	429a      	cmp	r2, r3
 8004618:	d11a      	bne.n	8004650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004620:	4013      	ands	r3, r2
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004626:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004628:	4293      	cmp	r3, r2
 800462a:	d111      	bne.n	8004650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004636:	085b      	lsrs	r3, r3, #1
 8004638:	3b01      	subs	r3, #1
 800463a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800463c:	429a      	cmp	r2, r3
 800463e:	d107      	bne.n	8004650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800464c:	429a      	cmp	r2, r3
 800464e:	d001      	beq.n	8004654 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e000      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3718      	adds	r7, #24
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40023800 	.word	0x40023800

08004664 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d101      	bne.n	8004678 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e0cc      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004678:	4b68      	ldr	r3, [pc, #416]	@ (800481c <HAL_RCC_ClockConfig+0x1b8>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0307 	and.w	r3, r3, #7
 8004680:	683a      	ldr	r2, [r7, #0]
 8004682:	429a      	cmp	r2, r3
 8004684:	d90c      	bls.n	80046a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004686:	4b65      	ldr	r3, [pc, #404]	@ (800481c <HAL_RCC_ClockConfig+0x1b8>)
 8004688:	683a      	ldr	r2, [r7, #0]
 800468a:	b2d2      	uxtb	r2, r2
 800468c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800468e:	4b63      	ldr	r3, [pc, #396]	@ (800481c <HAL_RCC_ClockConfig+0x1b8>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0307 	and.w	r3, r3, #7
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	429a      	cmp	r2, r3
 800469a:	d001      	beq.n	80046a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e0b8      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d020      	beq.n	80046ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0304 	and.w	r3, r3, #4
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d005      	beq.n	80046c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046b8:	4b59      	ldr	r3, [pc, #356]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	4a58      	ldr	r2, [pc, #352]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80046be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0308 	and.w	r3, r3, #8
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d005      	beq.n	80046dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046d0:	4b53      	ldr	r3, [pc, #332]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	4a52      	ldr	r2, [pc, #328]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80046d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046dc:	4b50      	ldr	r3, [pc, #320]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	494d      	ldr	r1, [pc, #308]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80046ea:	4313      	orrs	r3, r2
 80046ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d044      	beq.n	8004784 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d107      	bne.n	8004712 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004702:	4b47      	ldr	r3, [pc, #284]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d119      	bne.n	8004742 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e07f      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	2b02      	cmp	r3, #2
 8004718:	d003      	beq.n	8004722 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800471e:	2b03      	cmp	r3, #3
 8004720:	d107      	bne.n	8004732 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004722:	4b3f      	ldr	r3, [pc, #252]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d109      	bne.n	8004742 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e06f      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004732:	4b3b      	ldr	r3, [pc, #236]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 0302 	and.w	r3, r3, #2
 800473a:	2b00      	cmp	r3, #0
 800473c:	d101      	bne.n	8004742 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e067      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004742:	4b37      	ldr	r3, [pc, #220]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f023 0203 	bic.w	r2, r3, #3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	4934      	ldr	r1, [pc, #208]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 8004750:	4313      	orrs	r3, r2
 8004752:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004754:	f7fd ffd2 	bl	80026fc <HAL_GetTick>
 8004758:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800475a:	e00a      	b.n	8004772 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800475c:	f7fd ffce 	bl	80026fc <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	f241 3288 	movw	r2, #5000	@ 0x1388
 800476a:	4293      	cmp	r3, r2
 800476c:	d901      	bls.n	8004772 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e04f      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004772:	4b2b      	ldr	r3, [pc, #172]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	f003 020c 	and.w	r2, r3, #12
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	429a      	cmp	r2, r3
 8004782:	d1eb      	bne.n	800475c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004784:	4b25      	ldr	r3, [pc, #148]	@ (800481c <HAL_RCC_ClockConfig+0x1b8>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0307 	and.w	r3, r3, #7
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	429a      	cmp	r2, r3
 8004790:	d20c      	bcs.n	80047ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004792:	4b22      	ldr	r3, [pc, #136]	@ (800481c <HAL_RCC_ClockConfig+0x1b8>)
 8004794:	683a      	ldr	r2, [r7, #0]
 8004796:	b2d2      	uxtb	r2, r2
 8004798:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800479a:	4b20      	ldr	r3, [pc, #128]	@ (800481c <HAL_RCC_ClockConfig+0x1b8>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0307 	and.w	r3, r3, #7
 80047a2:	683a      	ldr	r2, [r7, #0]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d001      	beq.n	80047ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e032      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0304 	and.w	r3, r3, #4
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d008      	beq.n	80047ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047b8:	4b19      	ldr	r3, [pc, #100]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	4916      	ldr	r1, [pc, #88]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 0308 	and.w	r3, r3, #8
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d009      	beq.n	80047ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047d6:	4b12      	ldr	r3, [pc, #72]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	691b      	ldr	r3, [r3, #16]
 80047e2:	00db      	lsls	r3, r3, #3
 80047e4:	490e      	ldr	r1, [pc, #56]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047ea:	f000 f821 	bl	8004830 <HAL_RCC_GetSysClockFreq>
 80047ee:	4602      	mov	r2, r0
 80047f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	091b      	lsrs	r3, r3, #4
 80047f6:	f003 030f 	and.w	r3, r3, #15
 80047fa:	490a      	ldr	r1, [pc, #40]	@ (8004824 <HAL_RCC_ClockConfig+0x1c0>)
 80047fc:	5ccb      	ldrb	r3, [r1, r3]
 80047fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004802:	4a09      	ldr	r2, [pc, #36]	@ (8004828 <HAL_RCC_ClockConfig+0x1c4>)
 8004804:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004806:	4b09      	ldr	r3, [pc, #36]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4618      	mov	r0, r3
 800480c:	f7fd ff32 	bl	8002674 <HAL_InitTick>

  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3710      	adds	r7, #16
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	40023c00 	.word	0x40023c00
 8004820:	40023800 	.word	0x40023800
 8004824:	0800ab10 	.word	0x0800ab10
 8004828:	20000004 	.word	0x20000004
 800482c:	20000010 	.word	0x20000010

08004830 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004830:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004834:	b094      	sub	sp, #80	@ 0x50
 8004836:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004838:	2300      	movs	r3, #0
 800483a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800483c:	2300      	movs	r3, #0
 800483e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004840:	2300      	movs	r3, #0
 8004842:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004844:	2300      	movs	r3, #0
 8004846:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004848:	4b79      	ldr	r3, [pc, #484]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x200>)
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	f003 030c 	and.w	r3, r3, #12
 8004850:	2b08      	cmp	r3, #8
 8004852:	d00d      	beq.n	8004870 <HAL_RCC_GetSysClockFreq+0x40>
 8004854:	2b08      	cmp	r3, #8
 8004856:	f200 80e1 	bhi.w	8004a1c <HAL_RCC_GetSysClockFreq+0x1ec>
 800485a:	2b00      	cmp	r3, #0
 800485c:	d002      	beq.n	8004864 <HAL_RCC_GetSysClockFreq+0x34>
 800485e:	2b04      	cmp	r3, #4
 8004860:	d003      	beq.n	800486a <HAL_RCC_GetSysClockFreq+0x3a>
 8004862:	e0db      	b.n	8004a1c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004864:	4b73      	ldr	r3, [pc, #460]	@ (8004a34 <HAL_RCC_GetSysClockFreq+0x204>)
 8004866:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004868:	e0db      	b.n	8004a22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800486a:	4b73      	ldr	r3, [pc, #460]	@ (8004a38 <HAL_RCC_GetSysClockFreq+0x208>)
 800486c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800486e:	e0d8      	b.n	8004a22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004870:	4b6f      	ldr	r3, [pc, #444]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004878:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800487a:	4b6d      	ldr	r3, [pc, #436]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x200>)
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d063      	beq.n	800494e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004886:	4b6a      	ldr	r3, [pc, #424]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	099b      	lsrs	r3, r3, #6
 800488c:	2200      	movs	r2, #0
 800488e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004890:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004894:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004898:	633b      	str	r3, [r7, #48]	@ 0x30
 800489a:	2300      	movs	r3, #0
 800489c:	637b      	str	r3, [r7, #52]	@ 0x34
 800489e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80048a2:	4622      	mov	r2, r4
 80048a4:	462b      	mov	r3, r5
 80048a6:	f04f 0000 	mov.w	r0, #0
 80048aa:	f04f 0100 	mov.w	r1, #0
 80048ae:	0159      	lsls	r1, r3, #5
 80048b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048b4:	0150      	lsls	r0, r2, #5
 80048b6:	4602      	mov	r2, r0
 80048b8:	460b      	mov	r3, r1
 80048ba:	4621      	mov	r1, r4
 80048bc:	1a51      	subs	r1, r2, r1
 80048be:	6139      	str	r1, [r7, #16]
 80048c0:	4629      	mov	r1, r5
 80048c2:	eb63 0301 	sbc.w	r3, r3, r1
 80048c6:	617b      	str	r3, [r7, #20]
 80048c8:	f04f 0200 	mov.w	r2, #0
 80048cc:	f04f 0300 	mov.w	r3, #0
 80048d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048d4:	4659      	mov	r1, fp
 80048d6:	018b      	lsls	r3, r1, #6
 80048d8:	4651      	mov	r1, sl
 80048da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048de:	4651      	mov	r1, sl
 80048e0:	018a      	lsls	r2, r1, #6
 80048e2:	4651      	mov	r1, sl
 80048e4:	ebb2 0801 	subs.w	r8, r2, r1
 80048e8:	4659      	mov	r1, fp
 80048ea:	eb63 0901 	sbc.w	r9, r3, r1
 80048ee:	f04f 0200 	mov.w	r2, #0
 80048f2:	f04f 0300 	mov.w	r3, #0
 80048f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004902:	4690      	mov	r8, r2
 8004904:	4699      	mov	r9, r3
 8004906:	4623      	mov	r3, r4
 8004908:	eb18 0303 	adds.w	r3, r8, r3
 800490c:	60bb      	str	r3, [r7, #8]
 800490e:	462b      	mov	r3, r5
 8004910:	eb49 0303 	adc.w	r3, r9, r3
 8004914:	60fb      	str	r3, [r7, #12]
 8004916:	f04f 0200 	mov.w	r2, #0
 800491a:	f04f 0300 	mov.w	r3, #0
 800491e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004922:	4629      	mov	r1, r5
 8004924:	024b      	lsls	r3, r1, #9
 8004926:	4621      	mov	r1, r4
 8004928:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800492c:	4621      	mov	r1, r4
 800492e:	024a      	lsls	r2, r1, #9
 8004930:	4610      	mov	r0, r2
 8004932:	4619      	mov	r1, r3
 8004934:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004936:	2200      	movs	r2, #0
 8004938:	62bb      	str	r3, [r7, #40]	@ 0x28
 800493a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800493c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004940:	f7fc f932 	bl	8000ba8 <__aeabi_uldivmod>
 8004944:	4602      	mov	r2, r0
 8004946:	460b      	mov	r3, r1
 8004948:	4613      	mov	r3, r2
 800494a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800494c:	e058      	b.n	8004a00 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800494e:	4b38      	ldr	r3, [pc, #224]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	099b      	lsrs	r3, r3, #6
 8004954:	2200      	movs	r2, #0
 8004956:	4618      	mov	r0, r3
 8004958:	4611      	mov	r1, r2
 800495a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800495e:	623b      	str	r3, [r7, #32]
 8004960:	2300      	movs	r3, #0
 8004962:	627b      	str	r3, [r7, #36]	@ 0x24
 8004964:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004968:	4642      	mov	r2, r8
 800496a:	464b      	mov	r3, r9
 800496c:	f04f 0000 	mov.w	r0, #0
 8004970:	f04f 0100 	mov.w	r1, #0
 8004974:	0159      	lsls	r1, r3, #5
 8004976:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800497a:	0150      	lsls	r0, r2, #5
 800497c:	4602      	mov	r2, r0
 800497e:	460b      	mov	r3, r1
 8004980:	4641      	mov	r1, r8
 8004982:	ebb2 0a01 	subs.w	sl, r2, r1
 8004986:	4649      	mov	r1, r9
 8004988:	eb63 0b01 	sbc.w	fp, r3, r1
 800498c:	f04f 0200 	mov.w	r2, #0
 8004990:	f04f 0300 	mov.w	r3, #0
 8004994:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004998:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800499c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80049a0:	ebb2 040a 	subs.w	r4, r2, sl
 80049a4:	eb63 050b 	sbc.w	r5, r3, fp
 80049a8:	f04f 0200 	mov.w	r2, #0
 80049ac:	f04f 0300 	mov.w	r3, #0
 80049b0:	00eb      	lsls	r3, r5, #3
 80049b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049b6:	00e2      	lsls	r2, r4, #3
 80049b8:	4614      	mov	r4, r2
 80049ba:	461d      	mov	r5, r3
 80049bc:	4643      	mov	r3, r8
 80049be:	18e3      	adds	r3, r4, r3
 80049c0:	603b      	str	r3, [r7, #0]
 80049c2:	464b      	mov	r3, r9
 80049c4:	eb45 0303 	adc.w	r3, r5, r3
 80049c8:	607b      	str	r3, [r7, #4]
 80049ca:	f04f 0200 	mov.w	r2, #0
 80049ce:	f04f 0300 	mov.w	r3, #0
 80049d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049d6:	4629      	mov	r1, r5
 80049d8:	028b      	lsls	r3, r1, #10
 80049da:	4621      	mov	r1, r4
 80049dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049e0:	4621      	mov	r1, r4
 80049e2:	028a      	lsls	r2, r1, #10
 80049e4:	4610      	mov	r0, r2
 80049e6:	4619      	mov	r1, r3
 80049e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049ea:	2200      	movs	r2, #0
 80049ec:	61bb      	str	r3, [r7, #24]
 80049ee:	61fa      	str	r2, [r7, #28]
 80049f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049f4:	f7fc f8d8 	bl	8000ba8 <__aeabi_uldivmod>
 80049f8:	4602      	mov	r2, r0
 80049fa:	460b      	mov	r3, r1
 80049fc:	4613      	mov	r3, r2
 80049fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a00:	4b0b      	ldr	r3, [pc, #44]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	0c1b      	lsrs	r3, r3, #16
 8004a06:	f003 0303 	and.w	r3, r3, #3
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	005b      	lsls	r3, r3, #1
 8004a0e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004a10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a1a:	e002      	b.n	8004a22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a1c:	4b05      	ldr	r3, [pc, #20]	@ (8004a34 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a1e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3750      	adds	r7, #80	@ 0x50
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a2e:	bf00      	nop
 8004a30:	40023800 	.word	0x40023800
 8004a34:	00f42400 	.word	0x00f42400
 8004a38:	007a1200 	.word	0x007a1200

08004a3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a40:	4b03      	ldr	r3, [pc, #12]	@ (8004a50 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a42:	681b      	ldr	r3, [r3, #0]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	20000004 	.word	0x20000004

08004a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a58:	f7ff fff0 	bl	8004a3c <HAL_RCC_GetHCLKFreq>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	4b05      	ldr	r3, [pc, #20]	@ (8004a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	0a9b      	lsrs	r3, r3, #10
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	4903      	ldr	r1, [pc, #12]	@ (8004a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a6a:	5ccb      	ldrb	r3, [r1, r3]
 8004a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	40023800 	.word	0x40023800
 8004a78:	0800ab20 	.word	0x0800ab20

08004a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a80:	f7ff ffdc 	bl	8004a3c <HAL_RCC_GetHCLKFreq>
 8004a84:	4602      	mov	r2, r0
 8004a86:	4b05      	ldr	r3, [pc, #20]	@ (8004a9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	0b5b      	lsrs	r3, r3, #13
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	4903      	ldr	r1, [pc, #12]	@ (8004aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a92:	5ccb      	ldrb	r3, [r1, r3]
 8004a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	40023800 	.word	0x40023800
 8004aa0:	0800ab20 	.word	0x0800ab20

08004aa4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d101      	bne.n	8004ab6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e07b      	b.n	8004bae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d108      	bne.n	8004ad0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ac6:	d009      	beq.n	8004adc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2200      	movs	r2, #0
 8004acc:	61da      	str	r2, [r3, #28]
 8004ace:	e005      	b.n	8004adc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d106      	bne.n	8004afc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f7fd f872 	bl	8001be0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2202      	movs	r2, #2
 8004b00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b12:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004b24:	431a      	orrs	r2, r3
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b2e:	431a      	orrs	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	f003 0302 	and.w	r3, r3, #2
 8004b38:	431a      	orrs	r2, r3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	f003 0301 	and.w	r3, r3, #1
 8004b42:	431a      	orrs	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b4c:	431a      	orrs	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b56:	431a      	orrs	r2, r3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a1b      	ldr	r3, [r3, #32]
 8004b5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b60:	ea42 0103 	orr.w	r1, r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b68:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	430a      	orrs	r2, r1
 8004b72:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	699b      	ldr	r3, [r3, #24]
 8004b78:	0c1b      	lsrs	r3, r3, #16
 8004b7a:	f003 0104 	and.w	r1, r3, #4
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b82:	f003 0210 	and.w	r2, r3, #16
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	69da      	ldr	r2, [r3, #28]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b9c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3708      	adds	r7, #8
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	b082      	sub	sp, #8
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d101      	bne.n	8004bc8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e041      	b.n	8004c4c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d106      	bne.n	8004be2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f7fd fb35 	bl	800224c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2202      	movs	r2, #2
 8004be6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	3304      	adds	r3, #4
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	4610      	mov	r0, r2
 8004bf6:	f000 fc61 	bl	80054bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2201      	movs	r2, #1
 8004c26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2201      	movs	r2, #1
 8004c36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3708      	adds	r7, #8
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b085      	sub	sp, #20
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d001      	beq.n	8004c6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e04e      	b.n	8004d0a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2202      	movs	r2, #2
 8004c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68da      	ldr	r2, [r3, #12]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f042 0201 	orr.w	r2, r2, #1
 8004c82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a23      	ldr	r2, [pc, #140]	@ (8004d18 <HAL_TIM_Base_Start_IT+0xc4>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d022      	beq.n	8004cd4 <HAL_TIM_Base_Start_IT+0x80>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c96:	d01d      	beq.n	8004cd4 <HAL_TIM_Base_Start_IT+0x80>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a1f      	ldr	r2, [pc, #124]	@ (8004d1c <HAL_TIM_Base_Start_IT+0xc8>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d018      	beq.n	8004cd4 <HAL_TIM_Base_Start_IT+0x80>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a1e      	ldr	r2, [pc, #120]	@ (8004d20 <HAL_TIM_Base_Start_IT+0xcc>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d013      	beq.n	8004cd4 <HAL_TIM_Base_Start_IT+0x80>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a1c      	ldr	r2, [pc, #112]	@ (8004d24 <HAL_TIM_Base_Start_IT+0xd0>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d00e      	beq.n	8004cd4 <HAL_TIM_Base_Start_IT+0x80>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a1b      	ldr	r2, [pc, #108]	@ (8004d28 <HAL_TIM_Base_Start_IT+0xd4>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d009      	beq.n	8004cd4 <HAL_TIM_Base_Start_IT+0x80>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a19      	ldr	r2, [pc, #100]	@ (8004d2c <HAL_TIM_Base_Start_IT+0xd8>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d004      	beq.n	8004cd4 <HAL_TIM_Base_Start_IT+0x80>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a18      	ldr	r2, [pc, #96]	@ (8004d30 <HAL_TIM_Base_Start_IT+0xdc>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d111      	bne.n	8004cf8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	f003 0307 	and.w	r3, r3, #7
 8004cde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2b06      	cmp	r3, #6
 8004ce4:	d010      	beq.n	8004d08 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f042 0201 	orr.w	r2, r2, #1
 8004cf4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cf6:	e007      	b.n	8004d08 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f042 0201 	orr.w	r2, r2, #1
 8004d06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3714      	adds	r7, #20
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	40010000 	.word	0x40010000
 8004d1c:	40000400 	.word	0x40000400
 8004d20:	40000800 	.word	0x40000800
 8004d24:	40000c00 	.word	0x40000c00
 8004d28:	40010400 	.word	0x40010400
 8004d2c:	40014000 	.word	0x40014000
 8004d30:	40001800 	.word	0x40001800

08004d34 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d101      	bne.n	8004d46 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e041      	b.n	8004dca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d106      	bne.n	8004d60 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 f839 	bl	8004dd2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2202      	movs	r2, #2
 8004d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	3304      	adds	r3, #4
 8004d70:	4619      	mov	r1, r3
 8004d72:	4610      	mov	r0, r2
 8004d74:	f000 fba2 	bl	80054bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3708      	adds	r7, #8
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b083      	sub	sp, #12
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004dda:	bf00      	nop
 8004ddc:	370c      	adds	r7, #12
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr
	...

08004de8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d109      	bne.n	8004e0c <HAL_TIM_PWM_Start+0x24>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	bf14      	ite	ne
 8004e04:	2301      	movne	r3, #1
 8004e06:	2300      	moveq	r3, #0
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	e022      	b.n	8004e52 <HAL_TIM_PWM_Start+0x6a>
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	2b04      	cmp	r3, #4
 8004e10:	d109      	bne.n	8004e26 <HAL_TIM_PWM_Start+0x3e>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	bf14      	ite	ne
 8004e1e:	2301      	movne	r3, #1
 8004e20:	2300      	moveq	r3, #0
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	e015      	b.n	8004e52 <HAL_TIM_PWM_Start+0x6a>
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	2b08      	cmp	r3, #8
 8004e2a:	d109      	bne.n	8004e40 <HAL_TIM_PWM_Start+0x58>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	bf14      	ite	ne
 8004e38:	2301      	movne	r3, #1
 8004e3a:	2300      	moveq	r3, #0
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	e008      	b.n	8004e52 <HAL_TIM_PWM_Start+0x6a>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	bf14      	ite	ne
 8004e4c:	2301      	movne	r3, #1
 8004e4e:	2300      	moveq	r3, #0
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e07c      	b.n	8004f54 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d104      	bne.n	8004e6a <HAL_TIM_PWM_Start+0x82>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2202      	movs	r2, #2
 8004e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e68:	e013      	b.n	8004e92 <HAL_TIM_PWM_Start+0xaa>
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	2b04      	cmp	r3, #4
 8004e6e:	d104      	bne.n	8004e7a <HAL_TIM_PWM_Start+0x92>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2202      	movs	r2, #2
 8004e74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e78:	e00b      	b.n	8004e92 <HAL_TIM_PWM_Start+0xaa>
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	2b08      	cmp	r3, #8
 8004e7e:	d104      	bne.n	8004e8a <HAL_TIM_PWM_Start+0xa2>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2202      	movs	r2, #2
 8004e84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e88:	e003      	b.n	8004e92 <HAL_TIM_PWM_Start+0xaa>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2202      	movs	r2, #2
 8004e8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2201      	movs	r2, #1
 8004e98:	6839      	ldr	r1, [r7, #0]
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f000 fdfe 	bl	8005a9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a2d      	ldr	r2, [pc, #180]	@ (8004f5c <HAL_TIM_PWM_Start+0x174>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d004      	beq.n	8004eb4 <HAL_TIM_PWM_Start+0xcc>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a2c      	ldr	r2, [pc, #176]	@ (8004f60 <HAL_TIM_PWM_Start+0x178>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d101      	bne.n	8004eb8 <HAL_TIM_PWM_Start+0xd0>
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e000      	b.n	8004eba <HAL_TIM_PWM_Start+0xd2>
 8004eb8:	2300      	movs	r3, #0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d007      	beq.n	8004ece <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ecc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a22      	ldr	r2, [pc, #136]	@ (8004f5c <HAL_TIM_PWM_Start+0x174>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d022      	beq.n	8004f1e <HAL_TIM_PWM_Start+0x136>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ee0:	d01d      	beq.n	8004f1e <HAL_TIM_PWM_Start+0x136>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a1f      	ldr	r2, [pc, #124]	@ (8004f64 <HAL_TIM_PWM_Start+0x17c>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d018      	beq.n	8004f1e <HAL_TIM_PWM_Start+0x136>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a1d      	ldr	r2, [pc, #116]	@ (8004f68 <HAL_TIM_PWM_Start+0x180>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d013      	beq.n	8004f1e <HAL_TIM_PWM_Start+0x136>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a1c      	ldr	r2, [pc, #112]	@ (8004f6c <HAL_TIM_PWM_Start+0x184>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d00e      	beq.n	8004f1e <HAL_TIM_PWM_Start+0x136>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a16      	ldr	r2, [pc, #88]	@ (8004f60 <HAL_TIM_PWM_Start+0x178>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d009      	beq.n	8004f1e <HAL_TIM_PWM_Start+0x136>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a18      	ldr	r2, [pc, #96]	@ (8004f70 <HAL_TIM_PWM_Start+0x188>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d004      	beq.n	8004f1e <HAL_TIM_PWM_Start+0x136>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a16      	ldr	r2, [pc, #88]	@ (8004f74 <HAL_TIM_PWM_Start+0x18c>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d111      	bne.n	8004f42 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	f003 0307 	and.w	r3, r3, #7
 8004f28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2b06      	cmp	r3, #6
 8004f2e:	d010      	beq.n	8004f52 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f042 0201 	orr.w	r2, r2, #1
 8004f3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f40:	e007      	b.n	8004f52 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f042 0201 	orr.w	r2, r2, #1
 8004f50:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f52:	2300      	movs	r3, #0
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3710      	adds	r7, #16
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	40010000 	.word	0x40010000
 8004f60:	40010400 	.word	0x40010400
 8004f64:	40000400 	.word	0x40000400
 8004f68:	40000800 	.word	0x40000800
 8004f6c:	40000c00 	.word	0x40000c00
 8004f70:	40014000 	.word	0x40014000
 8004f74:	40001800 	.word	0x40001800

08004f78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d020      	beq.n	8004fdc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f003 0302 	and.w	r3, r3, #2
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d01b      	beq.n	8004fdc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f06f 0202 	mvn.w	r2, #2
 8004fac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	699b      	ldr	r3, [r3, #24]
 8004fba:	f003 0303 	and.w	r3, r3, #3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 fa5b 	bl	800547e <HAL_TIM_IC_CaptureCallback>
 8004fc8:	e005      	b.n	8004fd6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f000 fa4d 	bl	800546a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fd0:	6878      	ldr	r0, [r7, #4]
 8004fd2:	f000 fa5e 	bl	8005492 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	f003 0304 	and.w	r3, r3, #4
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d020      	beq.n	8005028 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f003 0304 	and.w	r3, r3, #4
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d01b      	beq.n	8005028 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f06f 0204 	mvn.w	r2, #4
 8004ff8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2202      	movs	r2, #2
 8004ffe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	699b      	ldr	r3, [r3, #24]
 8005006:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800500a:	2b00      	cmp	r3, #0
 800500c:	d003      	beq.n	8005016 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f000 fa35 	bl	800547e <HAL_TIM_IC_CaptureCallback>
 8005014:	e005      	b.n	8005022 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 fa27 	bl	800546a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 fa38 	bl	8005492 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	f003 0308 	and.w	r3, r3, #8
 800502e:	2b00      	cmp	r3, #0
 8005030:	d020      	beq.n	8005074 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f003 0308 	and.w	r3, r3, #8
 8005038:	2b00      	cmp	r3, #0
 800503a:	d01b      	beq.n	8005074 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f06f 0208 	mvn.w	r2, #8
 8005044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2204      	movs	r2, #4
 800504a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	69db      	ldr	r3, [r3, #28]
 8005052:	f003 0303 	and.w	r3, r3, #3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d003      	beq.n	8005062 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f000 fa0f 	bl	800547e <HAL_TIM_IC_CaptureCallback>
 8005060:	e005      	b.n	800506e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 fa01 	bl	800546a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 fa12 	bl	8005492 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	f003 0310 	and.w	r3, r3, #16
 800507a:	2b00      	cmp	r3, #0
 800507c:	d020      	beq.n	80050c0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f003 0310 	and.w	r3, r3, #16
 8005084:	2b00      	cmp	r3, #0
 8005086:	d01b      	beq.n	80050c0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f06f 0210 	mvn.w	r2, #16
 8005090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2208      	movs	r2, #8
 8005096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	69db      	ldr	r3, [r3, #28]
 800509e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d003      	beq.n	80050ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 f9e9 	bl	800547e <HAL_TIM_IC_CaptureCallback>
 80050ac:	e005      	b.n	80050ba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 f9db 	bl	800546a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 f9ec 	bl	8005492 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d00c      	beq.n	80050e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d007      	beq.n	80050e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f06f 0201 	mvn.w	r2, #1
 80050dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f7fd f918 	bl	8002314 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d00c      	beq.n	8005108 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d007      	beq.n	8005108 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f000 fe82 	bl	8005e0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00c      	beq.n	800512c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005118:	2b00      	cmp	r3, #0
 800511a:	d007      	beq.n	800512c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 f9bd 	bl	80054a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	f003 0320 	and.w	r3, r3, #32
 8005132:	2b00      	cmp	r3, #0
 8005134:	d00c      	beq.n	8005150 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f003 0320 	and.w	r3, r3, #32
 800513c:	2b00      	cmp	r3, #0
 800513e:	d007      	beq.n	8005150 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f06f 0220 	mvn.w	r2, #32
 8005148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 fe54 	bl	8005df8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005150:	bf00      	nop
 8005152:	3710      	adds	r7, #16
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b086      	sub	sp, #24
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005164:	2300      	movs	r3, #0
 8005166:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800516e:	2b01      	cmp	r3, #1
 8005170:	d101      	bne.n	8005176 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005172:	2302      	movs	r3, #2
 8005174:	e0ae      	b.n	80052d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2b0c      	cmp	r3, #12
 8005182:	f200 809f 	bhi.w	80052c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005186:	a201      	add	r2, pc, #4	@ (adr r2, 800518c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800518c:	080051c1 	.word	0x080051c1
 8005190:	080052c5 	.word	0x080052c5
 8005194:	080052c5 	.word	0x080052c5
 8005198:	080052c5 	.word	0x080052c5
 800519c:	08005201 	.word	0x08005201
 80051a0:	080052c5 	.word	0x080052c5
 80051a4:	080052c5 	.word	0x080052c5
 80051a8:	080052c5 	.word	0x080052c5
 80051ac:	08005243 	.word	0x08005243
 80051b0:	080052c5 	.word	0x080052c5
 80051b4:	080052c5 	.word	0x080052c5
 80051b8:	080052c5 	.word	0x080052c5
 80051bc:	08005283 	.word	0x08005283
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	68b9      	ldr	r1, [r7, #8]
 80051c6:	4618      	mov	r0, r3
 80051c8:	f000 fa1e 	bl	8005608 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	699a      	ldr	r2, [r3, #24]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f042 0208 	orr.w	r2, r2, #8
 80051da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	699a      	ldr	r2, [r3, #24]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f022 0204 	bic.w	r2, r2, #4
 80051ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	6999      	ldr	r1, [r3, #24]
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	691a      	ldr	r2, [r3, #16]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	430a      	orrs	r2, r1
 80051fc:	619a      	str	r2, [r3, #24]
      break;
 80051fe:	e064      	b.n	80052ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68b9      	ldr	r1, [r7, #8]
 8005206:	4618      	mov	r0, r3
 8005208:	f000 fa6e 	bl	80056e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	699a      	ldr	r2, [r3, #24]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800521a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	699a      	ldr	r2, [r3, #24]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800522a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6999      	ldr	r1, [r3, #24]
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	691b      	ldr	r3, [r3, #16]
 8005236:	021a      	lsls	r2, r3, #8
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	430a      	orrs	r2, r1
 800523e:	619a      	str	r2, [r3, #24]
      break;
 8005240:	e043      	b.n	80052ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68b9      	ldr	r1, [r7, #8]
 8005248:	4618      	mov	r0, r3
 800524a:	f000 fac3 	bl	80057d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	69da      	ldr	r2, [r3, #28]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f042 0208 	orr.w	r2, r2, #8
 800525c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	69da      	ldr	r2, [r3, #28]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f022 0204 	bic.w	r2, r2, #4
 800526c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	69d9      	ldr	r1, [r3, #28]
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	691a      	ldr	r2, [r3, #16]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	430a      	orrs	r2, r1
 800527e:	61da      	str	r2, [r3, #28]
      break;
 8005280:	e023      	b.n	80052ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	68b9      	ldr	r1, [r7, #8]
 8005288:	4618      	mov	r0, r3
 800528a:	f000 fb17 	bl	80058bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	69da      	ldr	r2, [r3, #28]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800529c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	69da      	ldr	r2, [r3, #28]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	69d9      	ldr	r1, [r3, #28]
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	691b      	ldr	r3, [r3, #16]
 80052b8:	021a      	lsls	r2, r3, #8
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	430a      	orrs	r2, r1
 80052c0:	61da      	str	r2, [r3, #28]
      break;
 80052c2:	e002      	b.n	80052ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	75fb      	strb	r3, [r7, #23]
      break;
 80052c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3718      	adds	r7, #24
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052e6:	2300      	movs	r3, #0
 80052e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d101      	bne.n	80052f8 <HAL_TIM_ConfigClockSource+0x1c>
 80052f4:	2302      	movs	r3, #2
 80052f6:	e0b4      	b.n	8005462 <HAL_TIM_ConfigClockSource+0x186>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2202      	movs	r2, #2
 8005304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005316:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800531e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68ba      	ldr	r2, [r7, #8]
 8005326:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005330:	d03e      	beq.n	80053b0 <HAL_TIM_ConfigClockSource+0xd4>
 8005332:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005336:	f200 8087 	bhi.w	8005448 <HAL_TIM_ConfigClockSource+0x16c>
 800533a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800533e:	f000 8086 	beq.w	800544e <HAL_TIM_ConfigClockSource+0x172>
 8005342:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005346:	d87f      	bhi.n	8005448 <HAL_TIM_ConfigClockSource+0x16c>
 8005348:	2b70      	cmp	r3, #112	@ 0x70
 800534a:	d01a      	beq.n	8005382 <HAL_TIM_ConfigClockSource+0xa6>
 800534c:	2b70      	cmp	r3, #112	@ 0x70
 800534e:	d87b      	bhi.n	8005448 <HAL_TIM_ConfigClockSource+0x16c>
 8005350:	2b60      	cmp	r3, #96	@ 0x60
 8005352:	d050      	beq.n	80053f6 <HAL_TIM_ConfigClockSource+0x11a>
 8005354:	2b60      	cmp	r3, #96	@ 0x60
 8005356:	d877      	bhi.n	8005448 <HAL_TIM_ConfigClockSource+0x16c>
 8005358:	2b50      	cmp	r3, #80	@ 0x50
 800535a:	d03c      	beq.n	80053d6 <HAL_TIM_ConfigClockSource+0xfa>
 800535c:	2b50      	cmp	r3, #80	@ 0x50
 800535e:	d873      	bhi.n	8005448 <HAL_TIM_ConfigClockSource+0x16c>
 8005360:	2b40      	cmp	r3, #64	@ 0x40
 8005362:	d058      	beq.n	8005416 <HAL_TIM_ConfigClockSource+0x13a>
 8005364:	2b40      	cmp	r3, #64	@ 0x40
 8005366:	d86f      	bhi.n	8005448 <HAL_TIM_ConfigClockSource+0x16c>
 8005368:	2b30      	cmp	r3, #48	@ 0x30
 800536a:	d064      	beq.n	8005436 <HAL_TIM_ConfigClockSource+0x15a>
 800536c:	2b30      	cmp	r3, #48	@ 0x30
 800536e:	d86b      	bhi.n	8005448 <HAL_TIM_ConfigClockSource+0x16c>
 8005370:	2b20      	cmp	r3, #32
 8005372:	d060      	beq.n	8005436 <HAL_TIM_ConfigClockSource+0x15a>
 8005374:	2b20      	cmp	r3, #32
 8005376:	d867      	bhi.n	8005448 <HAL_TIM_ConfigClockSource+0x16c>
 8005378:	2b00      	cmp	r3, #0
 800537a:	d05c      	beq.n	8005436 <HAL_TIM_ConfigClockSource+0x15a>
 800537c:	2b10      	cmp	r3, #16
 800537e:	d05a      	beq.n	8005436 <HAL_TIM_ConfigClockSource+0x15a>
 8005380:	e062      	b.n	8005448 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005392:	f000 fb63 	bl	8005a5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80053a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68ba      	ldr	r2, [r7, #8]
 80053ac:	609a      	str	r2, [r3, #8]
      break;
 80053ae:	e04f      	b.n	8005450 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053c0:	f000 fb4c 	bl	8005a5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689a      	ldr	r2, [r3, #8]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80053d2:	609a      	str	r2, [r3, #8]
      break;
 80053d4:	e03c      	b.n	8005450 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053e2:	461a      	mov	r2, r3
 80053e4:	f000 fac0 	bl	8005968 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2150      	movs	r1, #80	@ 0x50
 80053ee:	4618      	mov	r0, r3
 80053f0:	f000 fb19 	bl	8005a26 <TIM_ITRx_SetConfig>
      break;
 80053f4:	e02c      	b.n	8005450 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005402:	461a      	mov	r2, r3
 8005404:	f000 fadf 	bl	80059c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2160      	movs	r1, #96	@ 0x60
 800540e:	4618      	mov	r0, r3
 8005410:	f000 fb09 	bl	8005a26 <TIM_ITRx_SetConfig>
      break;
 8005414:	e01c      	b.n	8005450 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005422:	461a      	mov	r2, r3
 8005424:	f000 faa0 	bl	8005968 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2140      	movs	r1, #64	@ 0x40
 800542e:	4618      	mov	r0, r3
 8005430:	f000 faf9 	bl	8005a26 <TIM_ITRx_SetConfig>
      break;
 8005434:	e00c      	b.n	8005450 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4619      	mov	r1, r3
 8005440:	4610      	mov	r0, r2
 8005442:	f000 faf0 	bl	8005a26 <TIM_ITRx_SetConfig>
      break;
 8005446:	e003      	b.n	8005450 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	73fb      	strb	r3, [r7, #15]
      break;
 800544c:	e000      	b.n	8005450 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800544e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005460:	7bfb      	ldrb	r3, [r7, #15]
}
 8005462:	4618      	mov	r0, r3
 8005464:	3710      	adds	r7, #16
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}

0800546a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800546a:	b480      	push	{r7}
 800546c:	b083      	sub	sp, #12
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005472:	bf00      	nop
 8005474:	370c      	adds	r7, #12
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr

0800547e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800547e:	b480      	push	{r7}
 8005480:	b083      	sub	sp, #12
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005486:	bf00      	nop
 8005488:	370c      	adds	r7, #12
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr

08005492 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005492:	b480      	push	{r7}
 8005494:	b083      	sub	sp, #12
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800549a:	bf00      	nop
 800549c:	370c      	adds	r7, #12
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr

080054a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054a6:	b480      	push	{r7}
 80054a8:	b083      	sub	sp, #12
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054ae:	bf00      	nop
 80054b0:	370c      	adds	r7, #12
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr
	...

080054bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a43      	ldr	r2, [pc, #268]	@ (80055dc <TIM_Base_SetConfig+0x120>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d013      	beq.n	80054fc <TIM_Base_SetConfig+0x40>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054da:	d00f      	beq.n	80054fc <TIM_Base_SetConfig+0x40>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a40      	ldr	r2, [pc, #256]	@ (80055e0 <TIM_Base_SetConfig+0x124>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d00b      	beq.n	80054fc <TIM_Base_SetConfig+0x40>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a3f      	ldr	r2, [pc, #252]	@ (80055e4 <TIM_Base_SetConfig+0x128>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d007      	beq.n	80054fc <TIM_Base_SetConfig+0x40>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a3e      	ldr	r2, [pc, #248]	@ (80055e8 <TIM_Base_SetConfig+0x12c>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d003      	beq.n	80054fc <TIM_Base_SetConfig+0x40>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a3d      	ldr	r2, [pc, #244]	@ (80055ec <TIM_Base_SetConfig+0x130>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d108      	bne.n	800550e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005502:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	4313      	orrs	r3, r2
 800550c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a32      	ldr	r2, [pc, #200]	@ (80055dc <TIM_Base_SetConfig+0x120>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d02b      	beq.n	800556e <TIM_Base_SetConfig+0xb2>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800551c:	d027      	beq.n	800556e <TIM_Base_SetConfig+0xb2>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	4a2f      	ldr	r2, [pc, #188]	@ (80055e0 <TIM_Base_SetConfig+0x124>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d023      	beq.n	800556e <TIM_Base_SetConfig+0xb2>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	4a2e      	ldr	r2, [pc, #184]	@ (80055e4 <TIM_Base_SetConfig+0x128>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d01f      	beq.n	800556e <TIM_Base_SetConfig+0xb2>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a2d      	ldr	r2, [pc, #180]	@ (80055e8 <TIM_Base_SetConfig+0x12c>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d01b      	beq.n	800556e <TIM_Base_SetConfig+0xb2>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4a2c      	ldr	r2, [pc, #176]	@ (80055ec <TIM_Base_SetConfig+0x130>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d017      	beq.n	800556e <TIM_Base_SetConfig+0xb2>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a2b      	ldr	r2, [pc, #172]	@ (80055f0 <TIM_Base_SetConfig+0x134>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d013      	beq.n	800556e <TIM_Base_SetConfig+0xb2>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a2a      	ldr	r2, [pc, #168]	@ (80055f4 <TIM_Base_SetConfig+0x138>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d00f      	beq.n	800556e <TIM_Base_SetConfig+0xb2>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a29      	ldr	r2, [pc, #164]	@ (80055f8 <TIM_Base_SetConfig+0x13c>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d00b      	beq.n	800556e <TIM_Base_SetConfig+0xb2>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a28      	ldr	r2, [pc, #160]	@ (80055fc <TIM_Base_SetConfig+0x140>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d007      	beq.n	800556e <TIM_Base_SetConfig+0xb2>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a27      	ldr	r2, [pc, #156]	@ (8005600 <TIM_Base_SetConfig+0x144>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d003      	beq.n	800556e <TIM_Base_SetConfig+0xb2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a26      	ldr	r2, [pc, #152]	@ (8005604 <TIM_Base_SetConfig+0x148>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d108      	bne.n	8005580 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005574:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	68fa      	ldr	r2, [r7, #12]
 800557c:	4313      	orrs	r3, r2
 800557e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	695b      	ldr	r3, [r3, #20]
 800558a:	4313      	orrs	r3, r2
 800558c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	689a      	ldr	r2, [r3, #8]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a0e      	ldr	r2, [pc, #56]	@ (80055dc <TIM_Base_SetConfig+0x120>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d003      	beq.n	80055ae <TIM_Base_SetConfig+0xf2>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a10      	ldr	r2, [pc, #64]	@ (80055ec <TIM_Base_SetConfig+0x130>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d103      	bne.n	80055b6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	691a      	ldr	r2, [r3, #16]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f043 0204 	orr.w	r2, r3, #4
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2201      	movs	r2, #1
 80055c6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	601a      	str	r2, [r3, #0]
}
 80055ce:	bf00      	nop
 80055d0:	3714      	adds	r7, #20
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	40010000 	.word	0x40010000
 80055e0:	40000400 	.word	0x40000400
 80055e4:	40000800 	.word	0x40000800
 80055e8:	40000c00 	.word	0x40000c00
 80055ec:	40010400 	.word	0x40010400
 80055f0:	40014000 	.word	0x40014000
 80055f4:	40014400 	.word	0x40014400
 80055f8:	40014800 	.word	0x40014800
 80055fc:	40001800 	.word	0x40001800
 8005600:	40001c00 	.word	0x40001c00
 8005604:	40002000 	.word	0x40002000

08005608 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005608:	b480      	push	{r7}
 800560a:	b087      	sub	sp, #28
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a1b      	ldr	r3, [r3, #32]
 8005616:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6a1b      	ldr	r3, [r3, #32]
 800561c:	f023 0201 	bic.w	r2, r3, #1
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f023 0303 	bic.w	r3, r3, #3
 800563e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	68fa      	ldr	r2, [r7, #12]
 8005646:	4313      	orrs	r3, r2
 8005648:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	f023 0302 	bic.w	r3, r3, #2
 8005650:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	697a      	ldr	r2, [r7, #20]
 8005658:	4313      	orrs	r3, r2
 800565a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a20      	ldr	r2, [pc, #128]	@ (80056e0 <TIM_OC1_SetConfig+0xd8>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d003      	beq.n	800566c <TIM_OC1_SetConfig+0x64>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a1f      	ldr	r2, [pc, #124]	@ (80056e4 <TIM_OC1_SetConfig+0xdc>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d10c      	bne.n	8005686 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	f023 0308 	bic.w	r3, r3, #8
 8005672:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	68db      	ldr	r3, [r3, #12]
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	4313      	orrs	r3, r2
 800567c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	f023 0304 	bic.w	r3, r3, #4
 8005684:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a15      	ldr	r2, [pc, #84]	@ (80056e0 <TIM_OC1_SetConfig+0xd8>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d003      	beq.n	8005696 <TIM_OC1_SetConfig+0x8e>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a14      	ldr	r2, [pc, #80]	@ (80056e4 <TIM_OC1_SetConfig+0xdc>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d111      	bne.n	80056ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800569c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	695b      	ldr	r3, [r3, #20]
 80056aa:	693a      	ldr	r2, [r7, #16]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	693a      	ldr	r2, [r7, #16]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	693a      	ldr	r2, [r7, #16]
 80056be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	68fa      	ldr	r2, [r7, #12]
 80056c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	685a      	ldr	r2, [r3, #4]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	621a      	str	r2, [r3, #32]
}
 80056d4:	bf00      	nop
 80056d6:	371c      	adds	r7, #28
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr
 80056e0:	40010000 	.word	0x40010000
 80056e4:	40010400 	.word	0x40010400

080056e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b087      	sub	sp, #28
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a1b      	ldr	r3, [r3, #32]
 80056f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6a1b      	ldr	r3, [r3, #32]
 80056fc:	f023 0210 	bic.w	r2, r3, #16
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	699b      	ldr	r3, [r3, #24]
 800570e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800571e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	021b      	lsls	r3, r3, #8
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	4313      	orrs	r3, r2
 800572a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f023 0320 	bic.w	r3, r3, #32
 8005732:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	011b      	lsls	r3, r3, #4
 800573a:	697a      	ldr	r2, [r7, #20]
 800573c:	4313      	orrs	r3, r2
 800573e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a22      	ldr	r2, [pc, #136]	@ (80057cc <TIM_OC2_SetConfig+0xe4>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d003      	beq.n	8005750 <TIM_OC2_SetConfig+0x68>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4a21      	ldr	r2, [pc, #132]	@ (80057d0 <TIM_OC2_SetConfig+0xe8>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d10d      	bne.n	800576c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005756:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	011b      	lsls	r3, r3, #4
 800575e:	697a      	ldr	r2, [r7, #20]
 8005760:	4313      	orrs	r3, r2
 8005762:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800576a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4a17      	ldr	r2, [pc, #92]	@ (80057cc <TIM_OC2_SetConfig+0xe4>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d003      	beq.n	800577c <TIM_OC2_SetConfig+0x94>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	4a16      	ldr	r2, [pc, #88]	@ (80057d0 <TIM_OC2_SetConfig+0xe8>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d113      	bne.n	80057a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005782:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800578a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	695b      	ldr	r3, [r3, #20]
 8005790:	009b      	lsls	r3, r3, #2
 8005792:	693a      	ldr	r2, [r7, #16]
 8005794:	4313      	orrs	r3, r2
 8005796:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	693a      	ldr	r2, [r7, #16]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	693a      	ldr	r2, [r7, #16]
 80057a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68fa      	ldr	r2, [r7, #12]
 80057ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	685a      	ldr	r2, [r3, #4]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	621a      	str	r2, [r3, #32]
}
 80057be:	bf00      	nop
 80057c0:	371c      	adds	r7, #28
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr
 80057ca:	bf00      	nop
 80057cc:	40010000 	.word	0x40010000
 80057d0:	40010400 	.word	0x40010400

080057d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b087      	sub	sp, #28
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6a1b      	ldr	r3, [r3, #32]
 80057e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a1b      	ldr	r3, [r3, #32]
 80057e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	69db      	ldr	r3, [r3, #28]
 80057fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f023 0303 	bic.w	r3, r3, #3
 800580a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68fa      	ldr	r2, [r7, #12]
 8005812:	4313      	orrs	r3, r2
 8005814:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800581c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	021b      	lsls	r3, r3, #8
 8005824:	697a      	ldr	r2, [r7, #20]
 8005826:	4313      	orrs	r3, r2
 8005828:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a21      	ldr	r2, [pc, #132]	@ (80058b4 <TIM_OC3_SetConfig+0xe0>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d003      	beq.n	800583a <TIM_OC3_SetConfig+0x66>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a20      	ldr	r2, [pc, #128]	@ (80058b8 <TIM_OC3_SetConfig+0xe4>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d10d      	bne.n	8005856 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005840:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	021b      	lsls	r3, r3, #8
 8005848:	697a      	ldr	r2, [r7, #20]
 800584a:	4313      	orrs	r3, r2
 800584c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005854:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a16      	ldr	r2, [pc, #88]	@ (80058b4 <TIM_OC3_SetConfig+0xe0>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d003      	beq.n	8005866 <TIM_OC3_SetConfig+0x92>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a15      	ldr	r2, [pc, #84]	@ (80058b8 <TIM_OC3_SetConfig+0xe4>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d113      	bne.n	800588e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800586c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005874:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	695b      	ldr	r3, [r3, #20]
 800587a:	011b      	lsls	r3, r3, #4
 800587c:	693a      	ldr	r2, [r7, #16]
 800587e:	4313      	orrs	r3, r2
 8005880:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	699b      	ldr	r3, [r3, #24]
 8005886:	011b      	lsls	r3, r3, #4
 8005888:	693a      	ldr	r2, [r7, #16]
 800588a:	4313      	orrs	r3, r2
 800588c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	693a      	ldr	r2, [r7, #16]
 8005892:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	685a      	ldr	r2, [r3, #4]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	697a      	ldr	r2, [r7, #20]
 80058a6:	621a      	str	r2, [r3, #32]
}
 80058a8:	bf00      	nop
 80058aa:	371c      	adds	r7, #28
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr
 80058b4:	40010000 	.word	0x40010000
 80058b8:	40010400 	.word	0x40010400

080058bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058bc:	b480      	push	{r7}
 80058be:	b087      	sub	sp, #28
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a1b      	ldr	r3, [r3, #32]
 80058ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	69db      	ldr	r3, [r3, #28]
 80058e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	021b      	lsls	r3, r3, #8
 80058fa:	68fa      	ldr	r2, [r7, #12]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005900:	693b      	ldr	r3, [r7, #16]
 8005902:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005906:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	031b      	lsls	r3, r3, #12
 800590e:	693a      	ldr	r2, [r7, #16]
 8005910:	4313      	orrs	r3, r2
 8005912:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a12      	ldr	r2, [pc, #72]	@ (8005960 <TIM_OC4_SetConfig+0xa4>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d003      	beq.n	8005924 <TIM_OC4_SetConfig+0x68>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a11      	ldr	r2, [pc, #68]	@ (8005964 <TIM_OC4_SetConfig+0xa8>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d109      	bne.n	8005938 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800592a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	695b      	ldr	r3, [r3, #20]
 8005930:	019b      	lsls	r3, r3, #6
 8005932:	697a      	ldr	r2, [r7, #20]
 8005934:	4313      	orrs	r3, r2
 8005936:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	68fa      	ldr	r2, [r7, #12]
 8005942:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	621a      	str	r2, [r3, #32]
}
 8005952:	bf00      	nop
 8005954:	371c      	adds	r7, #28
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	40010000 	.word	0x40010000
 8005964:	40010400 	.word	0x40010400

08005968 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005968:	b480      	push	{r7}
 800596a:	b087      	sub	sp, #28
 800596c:	af00      	add	r7, sp, #0
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	60b9      	str	r1, [r7, #8]
 8005972:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6a1b      	ldr	r3, [r3, #32]
 8005978:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	f023 0201 	bic.w	r2, r3, #1
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005992:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	011b      	lsls	r3, r3, #4
 8005998:	693a      	ldr	r2, [r7, #16]
 800599a:	4313      	orrs	r3, r2
 800599c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	f023 030a 	bic.w	r3, r3, #10
 80059a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059a6:	697a      	ldr	r2, [r7, #20]
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	693a      	ldr	r2, [r7, #16]
 80059b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	697a      	ldr	r2, [r7, #20]
 80059b8:	621a      	str	r2, [r3, #32]
}
 80059ba:	bf00      	nop
 80059bc:	371c      	adds	r7, #28
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr

080059c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059c6:	b480      	push	{r7}
 80059c8:	b087      	sub	sp, #28
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	60f8      	str	r0, [r7, #12]
 80059ce:	60b9      	str	r1, [r7, #8]
 80059d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6a1b      	ldr	r3, [r3, #32]
 80059d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6a1b      	ldr	r3, [r3, #32]
 80059dc:	f023 0210 	bic.w	r2, r3, #16
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	699b      	ldr	r3, [r3, #24]
 80059e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80059f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	031b      	lsls	r3, r3, #12
 80059f6:	693a      	ldr	r2, [r7, #16]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005a02:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	011b      	lsls	r3, r3, #4
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	693a      	ldr	r2, [r7, #16]
 8005a12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	697a      	ldr	r2, [r7, #20]
 8005a18:	621a      	str	r2, [r3, #32]
}
 8005a1a:	bf00      	nop
 8005a1c:	371c      	adds	r7, #28
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a24:	4770      	bx	lr

08005a26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a26:	b480      	push	{r7}
 8005a28:	b085      	sub	sp, #20
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	6078      	str	r0, [r7, #4]
 8005a2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a3e:	683a      	ldr	r2, [r7, #0]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	4313      	orrs	r3, r2
 8005a44:	f043 0307 	orr.w	r3, r3, #7
 8005a48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	68fa      	ldr	r2, [r7, #12]
 8005a4e:	609a      	str	r2, [r3, #8]
}
 8005a50:	bf00      	nop
 8005a52:	3714      	adds	r7, #20
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b087      	sub	sp, #28
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	607a      	str	r2, [r7, #4]
 8005a68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	021a      	lsls	r2, r3, #8
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	431a      	orrs	r2, r3
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	697a      	ldr	r2, [r7, #20]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	697a      	ldr	r2, [r7, #20]
 8005a8e:	609a      	str	r2, [r3, #8]
}
 8005a90:	bf00      	nop
 8005a92:	371c      	adds	r7, #28
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b087      	sub	sp, #28
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	f003 031f 	and.w	r3, r3, #31
 8005aae:	2201      	movs	r2, #1
 8005ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	6a1a      	ldr	r2, [r3, #32]
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	43db      	mvns	r3, r3
 8005abe:	401a      	ands	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6a1a      	ldr	r2, [r3, #32]
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	f003 031f 	and.w	r3, r3, #31
 8005ace:	6879      	ldr	r1, [r7, #4]
 8005ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ad4:	431a      	orrs	r2, r3
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	621a      	str	r2, [r3, #32]
}
 8005ada:	bf00      	nop
 8005adc:	371c      	adds	r7, #28
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr
	...

08005ae8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d109      	bne.n	8005b0c <HAL_TIMEx_PWMN_Start+0x24>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	bf14      	ite	ne
 8005b04:	2301      	movne	r3, #1
 8005b06:	2300      	moveq	r3, #0
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	e022      	b.n	8005b52 <HAL_TIMEx_PWMN_Start+0x6a>
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	2b04      	cmp	r3, #4
 8005b10:	d109      	bne.n	8005b26 <HAL_TIMEx_PWMN_Start+0x3e>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	bf14      	ite	ne
 8005b1e:	2301      	movne	r3, #1
 8005b20:	2300      	moveq	r3, #0
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	e015      	b.n	8005b52 <HAL_TIMEx_PWMN_Start+0x6a>
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	2b08      	cmp	r3, #8
 8005b2a:	d109      	bne.n	8005b40 <HAL_TIMEx_PWMN_Start+0x58>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b32:	b2db      	uxtb	r3, r3
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	bf14      	ite	ne
 8005b38:	2301      	movne	r3, #1
 8005b3a:	2300      	moveq	r3, #0
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	e008      	b.n	8005b52 <HAL_TIMEx_PWMN_Start+0x6a>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	bf14      	ite	ne
 8005b4c:	2301      	movne	r3, #1
 8005b4e:	2300      	moveq	r3, #0
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d001      	beq.n	8005b5a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e06d      	b.n	8005c36 <HAL_TIMEx_PWMN_Start+0x14e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d104      	bne.n	8005b6a <HAL_TIMEx_PWMN_Start+0x82>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2202      	movs	r2, #2
 8005b64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b68:	e013      	b.n	8005b92 <HAL_TIMEx_PWMN_Start+0xaa>
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	2b04      	cmp	r3, #4
 8005b6e:	d104      	bne.n	8005b7a <HAL_TIMEx_PWMN_Start+0x92>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2202      	movs	r2, #2
 8005b74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b78:	e00b      	b.n	8005b92 <HAL_TIMEx_PWMN_Start+0xaa>
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	2b08      	cmp	r3, #8
 8005b7e:	d104      	bne.n	8005b8a <HAL_TIMEx_PWMN_Start+0xa2>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2202      	movs	r2, #2
 8005b84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b88:	e003      	b.n	8005b92 <HAL_TIMEx_PWMN_Start+0xaa>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2202      	movs	r2, #2
 8005b8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2204      	movs	r2, #4
 8005b98:	6839      	ldr	r1, [r7, #0]
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f000 f940 	bl	8005e20 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005bae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a22      	ldr	r2, [pc, #136]	@ (8005c40 <HAL_TIMEx_PWMN_Start+0x158>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d022      	beq.n	8005c00 <HAL_TIMEx_PWMN_Start+0x118>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bc2:	d01d      	beq.n	8005c00 <HAL_TIMEx_PWMN_Start+0x118>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a1e      	ldr	r2, [pc, #120]	@ (8005c44 <HAL_TIMEx_PWMN_Start+0x15c>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d018      	beq.n	8005c00 <HAL_TIMEx_PWMN_Start+0x118>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a1d      	ldr	r2, [pc, #116]	@ (8005c48 <HAL_TIMEx_PWMN_Start+0x160>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d013      	beq.n	8005c00 <HAL_TIMEx_PWMN_Start+0x118>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8005c4c <HAL_TIMEx_PWMN_Start+0x164>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d00e      	beq.n	8005c00 <HAL_TIMEx_PWMN_Start+0x118>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a1a      	ldr	r2, [pc, #104]	@ (8005c50 <HAL_TIMEx_PWMN_Start+0x168>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d009      	beq.n	8005c00 <HAL_TIMEx_PWMN_Start+0x118>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a18      	ldr	r2, [pc, #96]	@ (8005c54 <HAL_TIMEx_PWMN_Start+0x16c>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d004      	beq.n	8005c00 <HAL_TIMEx_PWMN_Start+0x118>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a17      	ldr	r2, [pc, #92]	@ (8005c58 <HAL_TIMEx_PWMN_Start+0x170>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d111      	bne.n	8005c24 <HAL_TIMEx_PWMN_Start+0x13c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2b06      	cmp	r3, #6
 8005c10:	d010      	beq.n	8005c34 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f042 0201 	orr.w	r2, r2, #1
 8005c20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c22:	e007      	b.n	8005c34 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 0201 	orr.w	r2, r2, #1
 8005c32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3710      	adds	r7, #16
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	40010000 	.word	0x40010000
 8005c44:	40000400 	.word	0x40000400
 8005c48:	40000800 	.word	0x40000800
 8005c4c:	40000c00 	.word	0x40000c00
 8005c50:	40010400 	.word	0x40010400
 8005c54:	40014000 	.word	0x40014000
 8005c58:	40001800 	.word	0x40001800

08005c5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b085      	sub	sp, #20
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d101      	bne.n	8005c74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c70:	2302      	movs	r3, #2
 8005c72:	e05a      	b.n	8005d2a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68fa      	ldr	r2, [r7, #12]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a21      	ldr	r2, [pc, #132]	@ (8005d38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d022      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cc0:	d01d      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a1d      	ldr	r2, [pc, #116]	@ (8005d3c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d018      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a1b      	ldr	r2, [pc, #108]	@ (8005d40 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d013      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a1a      	ldr	r2, [pc, #104]	@ (8005d44 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d00e      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a18      	ldr	r2, [pc, #96]	@ (8005d48 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d009      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a17      	ldr	r2, [pc, #92]	@ (8005d4c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d004      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a15      	ldr	r2, [pc, #84]	@ (8005d50 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d10c      	bne.n	8005d18 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	68ba      	ldr	r2, [r7, #8]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68ba      	ldr	r2, [r7, #8]
 8005d16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3714      	adds	r7, #20
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr
 8005d36:	bf00      	nop
 8005d38:	40010000 	.word	0x40010000
 8005d3c:	40000400 	.word	0x40000400
 8005d40:	40000800 	.word	0x40000800
 8005d44:	40000c00 	.word	0x40000c00
 8005d48:	40010400 	.word	0x40010400
 8005d4c:	40014000 	.word	0x40014000
 8005d50:	40001800 	.word	0x40001800

08005d54 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d101      	bne.n	8005d70 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005d6c:	2302      	movs	r3, #2
 8005d6e:	e03d      	b.n	8005dec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4313      	orrs	r3, r2
 8005dae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	691b      	ldr	r3, [r3, #16]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	695b      	ldr	r3, [r3, #20]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005dea:	2300      	movs	r3, #0
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3714      	adds	r7, #20
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b083      	sub	sp, #12
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e00:	bf00      	nop
 8005e02:	370c      	adds	r7, #12
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b083      	sub	sp, #12
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e14:	bf00      	nop
 8005e16:	370c      	adds	r7, #12
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr

08005e20 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b087      	sub	sp, #28
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	60f8      	str	r0, [r7, #12]
 8005e28:	60b9      	str	r1, [r7, #8]
 8005e2a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	f003 030f 	and.w	r3, r3, #15
 8005e32:	2204      	movs	r2, #4
 8005e34:	fa02 f303 	lsl.w	r3, r2, r3
 8005e38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6a1a      	ldr	r2, [r3, #32]
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	43db      	mvns	r3, r3
 8005e42:	401a      	ands	r2, r3
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6a1a      	ldr	r2, [r3, #32]
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	f003 030f 	and.w	r3, r3, #15
 8005e52:	6879      	ldr	r1, [r7, #4]
 8005e54:	fa01 f303 	lsl.w	r3, r1, r3
 8005e58:	431a      	orrs	r2, r3
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	621a      	str	r2, [r3, #32]
}
 8005e5e:	bf00      	nop
 8005e60:	371c      	adds	r7, #28
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr

08005e6a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e6a:	b580      	push	{r7, lr}
 8005e6c:	b082      	sub	sp, #8
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d101      	bne.n	8005e7c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e042      	b.n	8005f02 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d106      	bne.n	8005e96 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f7fc fadd 	bl	8002450 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2224      	movs	r2, #36	@ 0x24
 8005e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	68da      	ldr	r2, [r3, #12]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005eac:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f001 f888 	bl	8006fc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	691a      	ldr	r2, [r3, #16]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ec2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	695a      	ldr	r2, [r3, #20]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ed2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68da      	ldr	r2, [r3, #12]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ee2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2220      	movs	r2, #32
 8005eee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2220      	movs	r2, #32
 8005ef6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005f00:	2300      	movs	r3, #0
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3708      	adds	r7, #8
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
	...

08005f0c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b08c      	sub	sp, #48	@ 0x30
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	4613      	mov	r3, r2
 8005f18:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f20:	b2db      	uxtb	r3, r3
 8005f22:	2b20      	cmp	r3, #32
 8005f24:	d162      	bne.n	8005fec <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d002      	beq.n	8005f32 <HAL_UART_Transmit_DMA+0x26>
 8005f2c:	88fb      	ldrh	r3, [r7, #6]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d101      	bne.n	8005f36 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e05b      	b.n	8005fee <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	88fa      	ldrh	r2, [r7, #6]
 8005f40:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	88fa      	ldrh	r2, [r7, #6]
 8005f46:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2221      	movs	r2, #33	@ 0x21
 8005f52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f5a:	4a27      	ldr	r2, [pc, #156]	@ (8005ff8 <HAL_UART_Transmit_DMA+0xec>)
 8005f5c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f62:	4a26      	ldr	r2, [pc, #152]	@ (8005ffc <HAL_UART_Transmit_DMA+0xf0>)
 8005f64:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f6a:	4a25      	ldr	r2, [pc, #148]	@ (8006000 <HAL_UART_Transmit_DMA+0xf4>)
 8005f6c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f72:	2200      	movs	r2, #0
 8005f74:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8005f76:	f107 0308 	add.w	r3, r7, #8
 8005f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f82:	6819      	ldr	r1, [r3, #0]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	3304      	adds	r3, #4
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	88fb      	ldrh	r3, [r7, #6]
 8005f8e:	f7fd fbe7 	bl	8003760 <HAL_DMA_Start_IT>
 8005f92:	4603      	mov	r3, r0
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d008      	beq.n	8005faa <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2210      	movs	r2, #16
 8005f9c:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2220      	movs	r2, #32
 8005fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e021      	b.n	8005fee <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005fb2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	3314      	adds	r3, #20
 8005fba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fbc:	69bb      	ldr	r3, [r7, #24]
 8005fbe:	e853 3f00 	ldrex	r3, [r3]
 8005fc2:	617b      	str	r3, [r7, #20]
   return(result);
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	3314      	adds	r3, #20
 8005fd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005fd4:	627a      	str	r2, [r7, #36]	@ 0x24
 8005fd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd8:	6a39      	ldr	r1, [r7, #32]
 8005fda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fdc:	e841 2300 	strex	r3, r2, [r1]
 8005fe0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d1e5      	bne.n	8005fb4 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	e000      	b.n	8005fee <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8005fec:	2302      	movs	r3, #2
  }
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3730      	adds	r7, #48	@ 0x30
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	08006811 	.word	0x08006811
 8005ffc:	080068ab 	.word	0x080068ab
 8006000:	08006a2f 	.word	0x08006a2f

08006004 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b08c      	sub	sp, #48	@ 0x30
 8006008:	af00      	add	r7, sp, #0
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	60b9      	str	r1, [r7, #8]
 800600e:	4613      	mov	r3, r2
 8006010:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006018:	b2db      	uxtb	r3, r3
 800601a:	2b20      	cmp	r3, #32
 800601c:	d146      	bne.n	80060ac <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d002      	beq.n	800602a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006024:	88fb      	ldrh	r3, [r7, #6]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d101      	bne.n	800602e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e03f      	b.n	80060ae <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2201      	movs	r2, #1
 8006032:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2200      	movs	r2, #0
 8006038:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800603a:	88fb      	ldrh	r3, [r7, #6]
 800603c:	461a      	mov	r2, r3
 800603e:	68b9      	ldr	r1, [r7, #8]
 8006040:	68f8      	ldr	r0, [r7, #12]
 8006042:	f000 fd3f 	bl	8006ac4 <UART_Start_Receive_DMA>
 8006046:	4603      	mov	r3, r0
 8006048:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006050:	2b01      	cmp	r3, #1
 8006052:	d125      	bne.n	80060a0 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006054:	2300      	movs	r3, #0
 8006056:	613b      	str	r3, [r7, #16]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	613b      	str	r3, [r7, #16]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	613b      	str	r3, [r7, #16]
 8006068:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	330c      	adds	r3, #12
 8006070:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	e853 3f00 	ldrex	r3, [r3]
 8006078:	617b      	str	r3, [r7, #20]
   return(result);
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	f043 0310 	orr.w	r3, r3, #16
 8006080:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	330c      	adds	r3, #12
 8006088:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800608a:	627a      	str	r2, [r7, #36]	@ 0x24
 800608c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800608e:	6a39      	ldr	r1, [r7, #32]
 8006090:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006092:	e841 2300 	strex	r3, r2, [r1]
 8006096:	61fb      	str	r3, [r7, #28]
   return(result);
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d1e5      	bne.n	800606a <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 800609e:	e002      	b.n	80060a6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80060a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80060aa:	e000      	b.n	80060ae <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80060ac:	2302      	movs	r3, #2
  }
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3730      	adds	r7, #48	@ 0x30
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
	...

080060b8 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b09a      	sub	sp, #104	@ 0x68
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	330c      	adds	r3, #12
 80060c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060ca:	e853 3f00 	ldrex	r3, [r3]
 80060ce:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80060d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80060d6:	667b      	str	r3, [r7, #100]	@ 0x64
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	330c      	adds	r3, #12
 80060de:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80060e0:	657a      	str	r2, [r7, #84]	@ 0x54
 80060e2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80060e6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80060e8:	e841 2300 	strex	r3, r2, [r1]
 80060ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80060ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d1e5      	bne.n	80060c0 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	3314      	adds	r3, #20
 80060fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060fe:	e853 3f00 	ldrex	r3, [r3]
 8006102:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006106:	f023 0301 	bic.w	r3, r3, #1
 800610a:	663b      	str	r3, [r7, #96]	@ 0x60
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	3314      	adds	r3, #20
 8006112:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006114:	643a      	str	r2, [r7, #64]	@ 0x40
 8006116:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006118:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800611a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800611c:	e841 2300 	strex	r3, r2, [r1]
 8006120:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006124:	2b00      	cmp	r3, #0
 8006126:	d1e5      	bne.n	80060f4 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800612c:	2b01      	cmp	r3, #1
 800612e:	d119      	bne.n	8006164 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	330c      	adds	r3, #12
 8006136:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006138:	6a3b      	ldr	r3, [r7, #32]
 800613a:	e853 3f00 	ldrex	r3, [r3]
 800613e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	f023 0310 	bic.w	r3, r3, #16
 8006146:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	330c      	adds	r3, #12
 800614e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006150:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006152:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006154:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006156:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006158:	e841 2300 	strex	r3, r2, [r1]
 800615c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800615e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006160:	2b00      	cmp	r3, #0
 8006162:	d1e5      	bne.n	8006130 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	695b      	ldr	r3, [r3, #20]
 800616a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800616e:	2b40      	cmp	r3, #64	@ 0x40
 8006170:	d13f      	bne.n	80061f2 <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	3314      	adds	r3, #20
 8006178:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	e853 3f00 	ldrex	r3, [r3]
 8006180:	60bb      	str	r3, [r7, #8]
   return(result);
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006188:	65bb      	str	r3, [r7, #88]	@ 0x58
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	3314      	adds	r3, #20
 8006190:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006192:	61ba      	str	r2, [r7, #24]
 8006194:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006196:	6979      	ldr	r1, [r7, #20]
 8006198:	69ba      	ldr	r2, [r7, #24]
 800619a:	e841 2300 	strex	r3, r2, [r1]
 800619e:	613b      	str	r3, [r7, #16]
   return(result);
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1e5      	bne.n	8006172 <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d013      	beq.n	80061d6 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b2:	4a19      	ldr	r2, [pc, #100]	@ (8006218 <HAL_UART_AbortReceive_IT+0x160>)
 80061b4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ba:	4618      	mov	r0, r3
 80061bc:	f7fd fb98 	bl	80038f0 <HAL_DMA_Abort_IT>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d022      	beq.n	800620c <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80061d0:	4610      	mov	r0, r2
 80061d2:	4798      	blx	r3
 80061d4:	e01a      	b.n	800620c <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2220      	movs	r2, #32
 80061e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 fae8 	bl	80067c0 <HAL_UART_AbortReceiveCpltCallback>
 80061f0:	e00c      	b.n	800620c <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2200      	movs	r2, #0
 80061f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2220      	movs	r2, #32
 80061fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2200      	movs	r2, #0
 8006204:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 fada 	bl	80067c0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3768      	adds	r7, #104	@ 0x68
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	08006d49 	.word	0x08006d49

0800621c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b0ba      	sub	sp, #232	@ 0xe8
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	695b      	ldr	r3, [r3, #20]
 800623e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006242:	2300      	movs	r3, #0
 8006244:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006248:	2300      	movs	r3, #0
 800624a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800624e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006252:	f003 030f 	and.w	r3, r3, #15
 8006256:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800625a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10f      	bne.n	8006282 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006266:	f003 0320 	and.w	r3, r3, #32
 800626a:	2b00      	cmp	r3, #0
 800626c:	d009      	beq.n	8006282 <HAL_UART_IRQHandler+0x66>
 800626e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006272:	f003 0320 	and.w	r3, r3, #32
 8006276:	2b00      	cmp	r3, #0
 8006278:	d003      	beq.n	8006282 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 fde4 	bl	8006e48 <UART_Receive_IT>
      return;
 8006280:	e273      	b.n	800676a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006282:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006286:	2b00      	cmp	r3, #0
 8006288:	f000 80de 	beq.w	8006448 <HAL_UART_IRQHandler+0x22c>
 800628c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	2b00      	cmp	r3, #0
 8006296:	d106      	bne.n	80062a6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800629c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f000 80d1 	beq.w	8006448 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80062a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062aa:	f003 0301 	and.w	r3, r3, #1
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00b      	beq.n	80062ca <HAL_UART_IRQHandler+0xae>
 80062b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d005      	beq.n	80062ca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062c2:	f043 0201 	orr.w	r2, r3, #1
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062ce:	f003 0304 	and.w	r3, r3, #4
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00b      	beq.n	80062ee <HAL_UART_IRQHandler+0xd2>
 80062d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062da:	f003 0301 	and.w	r3, r3, #1
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d005      	beq.n	80062ee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062e6:	f043 0202 	orr.w	r2, r3, #2
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062f2:	f003 0302 	and.w	r3, r3, #2
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00b      	beq.n	8006312 <HAL_UART_IRQHandler+0xf6>
 80062fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062fe:	f003 0301 	and.w	r3, r3, #1
 8006302:	2b00      	cmp	r3, #0
 8006304:	d005      	beq.n	8006312 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800630a:	f043 0204 	orr.w	r2, r3, #4
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006316:	f003 0308 	and.w	r3, r3, #8
 800631a:	2b00      	cmp	r3, #0
 800631c:	d011      	beq.n	8006342 <HAL_UART_IRQHandler+0x126>
 800631e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006322:	f003 0320 	and.w	r3, r3, #32
 8006326:	2b00      	cmp	r3, #0
 8006328:	d105      	bne.n	8006336 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800632a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800632e:	f003 0301 	and.w	r3, r3, #1
 8006332:	2b00      	cmp	r3, #0
 8006334:	d005      	beq.n	8006342 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800633a:	f043 0208 	orr.w	r2, r3, #8
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006346:	2b00      	cmp	r3, #0
 8006348:	f000 820a 	beq.w	8006760 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800634c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006350:	f003 0320 	and.w	r3, r3, #32
 8006354:	2b00      	cmp	r3, #0
 8006356:	d008      	beq.n	800636a <HAL_UART_IRQHandler+0x14e>
 8006358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800635c:	f003 0320 	and.w	r3, r3, #32
 8006360:	2b00      	cmp	r3, #0
 8006362:	d002      	beq.n	800636a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f000 fd6f 	bl	8006e48 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	695b      	ldr	r3, [r3, #20]
 8006370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006374:	2b40      	cmp	r3, #64	@ 0x40
 8006376:	bf0c      	ite	eq
 8006378:	2301      	moveq	r3, #1
 800637a:	2300      	movne	r3, #0
 800637c:	b2db      	uxtb	r3, r3
 800637e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006386:	f003 0308 	and.w	r3, r3, #8
 800638a:	2b00      	cmp	r3, #0
 800638c:	d103      	bne.n	8006396 <HAL_UART_IRQHandler+0x17a>
 800638e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006392:	2b00      	cmp	r3, #0
 8006394:	d04f      	beq.n	8006436 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 fc62 	bl	8006c60 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063a6:	2b40      	cmp	r3, #64	@ 0x40
 80063a8:	d141      	bne.n	800642e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	3314      	adds	r3, #20
 80063b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80063b8:	e853 3f00 	ldrex	r3, [r3]
 80063bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80063c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80063c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	3314      	adds	r3, #20
 80063d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80063d6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80063da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80063e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80063e6:	e841 2300 	strex	r3, r2, [r1]
 80063ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80063ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d1d9      	bne.n	80063aa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d013      	beq.n	8006426 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006402:	4a8a      	ldr	r2, [pc, #552]	@ (800662c <HAL_UART_IRQHandler+0x410>)
 8006404:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800640a:	4618      	mov	r0, r3
 800640c:	f7fd fa70 	bl	80038f0 <HAL_DMA_Abort_IT>
 8006410:	4603      	mov	r3, r0
 8006412:	2b00      	cmp	r3, #0
 8006414:	d016      	beq.n	8006444 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800641a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800641c:	687a      	ldr	r2, [r7, #4]
 800641e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006420:	4610      	mov	r0, r2
 8006422:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006424:	e00e      	b.n	8006444 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 f9c0 	bl	80067ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800642c:	e00a      	b.n	8006444 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f000 f9bc 	bl	80067ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006434:	e006      	b.n	8006444 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f000 f9b8 	bl	80067ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2200      	movs	r2, #0
 8006440:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006442:	e18d      	b.n	8006760 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006444:	bf00      	nop
    return;
 8006446:	e18b      	b.n	8006760 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800644c:	2b01      	cmp	r3, #1
 800644e:	f040 8167 	bne.w	8006720 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006456:	f003 0310 	and.w	r3, r3, #16
 800645a:	2b00      	cmp	r3, #0
 800645c:	f000 8160 	beq.w	8006720 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006464:	f003 0310 	and.w	r3, r3, #16
 8006468:	2b00      	cmp	r3, #0
 800646a:	f000 8159 	beq.w	8006720 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800646e:	2300      	movs	r3, #0
 8006470:	60bb      	str	r3, [r7, #8]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	60bb      	str	r3, [r7, #8]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	60bb      	str	r3, [r7, #8]
 8006482:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	695b      	ldr	r3, [r3, #20]
 800648a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800648e:	2b40      	cmp	r3, #64	@ 0x40
 8006490:	f040 80ce 	bne.w	8006630 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80064a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	f000 80a9 	beq.w	80065fc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80064ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064b2:	429a      	cmp	r2, r3
 80064b4:	f080 80a2 	bcs.w	80065fc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064be:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064c4:	69db      	ldr	r3, [r3, #28]
 80064c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064ca:	f000 8088 	beq.w	80065de <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	330c      	adds	r3, #12
 80064d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80064dc:	e853 3f00 	ldrex	r3, [r3]
 80064e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80064e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80064e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	330c      	adds	r3, #12
 80064f6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80064fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80064fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006502:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006506:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800650a:	e841 2300 	strex	r3, r2, [r1]
 800650e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006512:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006516:	2b00      	cmp	r3, #0
 8006518:	d1d9      	bne.n	80064ce <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	3314      	adds	r3, #20
 8006520:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006522:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006524:	e853 3f00 	ldrex	r3, [r3]
 8006528:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800652a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800652c:	f023 0301 	bic.w	r3, r3, #1
 8006530:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	3314      	adds	r3, #20
 800653a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800653e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006542:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006544:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006546:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800654a:	e841 2300 	strex	r3, r2, [r1]
 800654e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006550:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006552:	2b00      	cmp	r3, #0
 8006554:	d1e1      	bne.n	800651a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	3314      	adds	r3, #20
 800655c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800655e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006560:	e853 3f00 	ldrex	r3, [r3]
 8006564:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006566:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006568:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800656c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	3314      	adds	r3, #20
 8006576:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800657a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800657c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006580:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006582:	e841 2300 	strex	r3, r2, [r1]
 8006586:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006588:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800658a:	2b00      	cmp	r3, #0
 800658c:	d1e3      	bne.n	8006556 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2220      	movs	r2, #32
 8006592:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	330c      	adds	r3, #12
 80065a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065a6:	e853 3f00 	ldrex	r3, [r3]
 80065aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80065ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065ae:	f023 0310 	bic.w	r3, r3, #16
 80065b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	330c      	adds	r3, #12
 80065bc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80065c0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80065c2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80065c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80065c8:	e841 2300 	strex	r3, r2, [r1]
 80065cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80065ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d1e3      	bne.n	800659c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065d8:	4618      	mov	r0, r3
 80065da:	f7fd f919 	bl	8003810 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2202      	movs	r2, #2
 80065e2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	4619      	mov	r1, r3
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f7fa fcb1 	bl	8000f5c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80065fa:	e0b3      	b.n	8006764 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006600:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006604:	429a      	cmp	r2, r3
 8006606:	f040 80ad 	bne.w	8006764 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800660e:	69db      	ldr	r3, [r3, #28]
 8006610:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006614:	f040 80a6 	bne.w	8006764 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2202      	movs	r2, #2
 800661c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006622:	4619      	mov	r1, r3
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f7fa fc99 	bl	8000f5c <HAL_UARTEx_RxEventCallback>
      return;
 800662a:	e09b      	b.n	8006764 <HAL_UART_IRQHandler+0x548>
 800662c:	08006d27 	.word	0x08006d27
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006638:	b29b      	uxth	r3, r3
 800663a:	1ad3      	subs	r3, r2, r3
 800663c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006644:	b29b      	uxth	r3, r3
 8006646:	2b00      	cmp	r3, #0
 8006648:	f000 808e 	beq.w	8006768 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800664c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006650:	2b00      	cmp	r3, #0
 8006652:	f000 8089 	beq.w	8006768 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	330c      	adds	r3, #12
 800665c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800665e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006660:	e853 3f00 	ldrex	r3, [r3]
 8006664:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006668:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800666c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	330c      	adds	r3, #12
 8006676:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800667a:	647a      	str	r2, [r7, #68]	@ 0x44
 800667c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800667e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006680:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006682:	e841 2300 	strex	r3, r2, [r1]
 8006686:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800668a:	2b00      	cmp	r3, #0
 800668c:	d1e3      	bne.n	8006656 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	3314      	adds	r3, #20
 8006694:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006698:	e853 3f00 	ldrex	r3, [r3]
 800669c:	623b      	str	r3, [r7, #32]
   return(result);
 800669e:	6a3b      	ldr	r3, [r7, #32]
 80066a0:	f023 0301 	bic.w	r3, r3, #1
 80066a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	3314      	adds	r3, #20
 80066ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80066b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80066b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066ba:	e841 2300 	strex	r3, r2, [r1]
 80066be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1e3      	bne.n	800668e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2220      	movs	r2, #32
 80066ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	330c      	adds	r3, #12
 80066da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	e853 3f00 	ldrex	r3, [r3]
 80066e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f023 0310 	bic.w	r3, r3, #16
 80066ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	330c      	adds	r3, #12
 80066f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80066f8:	61fa      	str	r2, [r7, #28]
 80066fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fc:	69b9      	ldr	r1, [r7, #24]
 80066fe:	69fa      	ldr	r2, [r7, #28]
 8006700:	e841 2300 	strex	r3, r2, [r1]
 8006704:	617b      	str	r3, [r7, #20]
   return(result);
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d1e3      	bne.n	80066d4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2202      	movs	r2, #2
 8006710:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006712:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006716:	4619      	mov	r1, r3
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f7fa fc1f 	bl	8000f5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800671e:	e023      	b.n	8006768 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006720:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006724:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006728:	2b00      	cmp	r3, #0
 800672a:	d009      	beq.n	8006740 <HAL_UART_IRQHandler+0x524>
 800672c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006730:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006734:	2b00      	cmp	r3, #0
 8006736:	d003      	beq.n	8006740 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f000 fb1d 	bl	8006d78 <UART_Transmit_IT>
    return;
 800673e:	e014      	b.n	800676a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006740:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006748:	2b00      	cmp	r3, #0
 800674a:	d00e      	beq.n	800676a <HAL_UART_IRQHandler+0x54e>
 800674c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006754:	2b00      	cmp	r3, #0
 8006756:	d008      	beq.n	800676a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 fb5d 	bl	8006e18 <UART_EndTransmit_IT>
    return;
 800675e:	e004      	b.n	800676a <HAL_UART_IRQHandler+0x54e>
    return;
 8006760:	bf00      	nop
 8006762:	e002      	b.n	800676a <HAL_UART_IRQHandler+0x54e>
      return;
 8006764:	bf00      	nop
 8006766:	e000      	b.n	800676a <HAL_UART_IRQHandler+0x54e>
      return;
 8006768:	bf00      	nop
  }
}
 800676a:	37e8      	adds	r7, #232	@ 0xe8
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006770:	b480      	push	{r7}
 8006772:	b083      	sub	sp, #12
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006778:	bf00      	nop
 800677a:	370c      	adds	r7, #12
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006784:	b480      	push	{r7}
 8006786:	b083      	sub	sp, #12
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800678c:	bf00      	nop
 800678e:	370c      	adds	r7, #12
 8006790:	46bd      	mov	sp, r7
 8006792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006796:	4770      	bx	lr

08006798 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80067a0:	bf00      	nop
 80067a2:	370c      	adds	r7, #12
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80067b4:	bf00      	nop
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b083      	sub	sp, #12
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80067c8:	bf00      	nop
 80067ca:	370c      	adds	r7, #12
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b085      	sub	sp, #20
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80067dc:	2300      	movs	r3, #0
 80067de:	60fb      	str	r3, [r7, #12]
 80067e0:	2300      	movs	r3, #0
 80067e2:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067ea:	b2db      	uxtb	r3, r3
 80067ec:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	b2da      	uxtb	r2, r3
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	4313      	orrs	r3, r2
 8006802:	b2db      	uxtb	r3, r3
}
 8006804:	4618      	mov	r0, r3
 8006806:	3714      	adds	r7, #20
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr

08006810 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b090      	sub	sp, #64	@ 0x40
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800681c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006828:	2b00      	cmp	r3, #0
 800682a:	d137      	bne.n	800689c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800682c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800682e:	2200      	movs	r2, #0
 8006830:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006832:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	3314      	adds	r3, #20
 8006838:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683c:	e853 3f00 	ldrex	r3, [r3]
 8006840:	623b      	str	r3, [r7, #32]
   return(result);
 8006842:	6a3b      	ldr	r3, [r7, #32]
 8006844:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006848:	63bb      	str	r3, [r7, #56]	@ 0x38
 800684a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	3314      	adds	r3, #20
 8006850:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006852:	633a      	str	r2, [r7, #48]	@ 0x30
 8006854:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006856:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006858:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800685a:	e841 2300 	strex	r3, r2, [r1]
 800685e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006862:	2b00      	cmp	r3, #0
 8006864:	d1e5      	bne.n	8006832 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	330c      	adds	r3, #12
 800686c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	e853 3f00 	ldrex	r3, [r3]
 8006874:	60fb      	str	r3, [r7, #12]
   return(result);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800687c:	637b      	str	r3, [r7, #52]	@ 0x34
 800687e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	330c      	adds	r3, #12
 8006884:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006886:	61fa      	str	r2, [r7, #28]
 8006888:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688a:	69b9      	ldr	r1, [r7, #24]
 800688c:	69fa      	ldr	r2, [r7, #28]
 800688e:	e841 2300 	strex	r3, r2, [r1]
 8006892:	617b      	str	r3, [r7, #20]
   return(result);
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d1e5      	bne.n	8006866 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800689a:	e002      	b.n	80068a2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800689c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800689e:	f7fa fb4b 	bl	8000f38 <HAL_UART_TxCpltCallback>
}
 80068a2:	bf00      	nop
 80068a4:	3740      	adds	r7, #64	@ 0x40
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}

080068aa <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80068aa:	b580      	push	{r7, lr}
 80068ac:	b084      	sub	sp, #16
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068b6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80068b8:	68f8      	ldr	r0, [r7, #12]
 80068ba:	f7ff ff59 	bl	8006770 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068be:	bf00      	nop
 80068c0:	3710      	adds	r7, #16
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}

080068c6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80068c6:	b580      	push	{r7, lr}
 80068c8:	b09c      	sub	sp, #112	@ 0x70
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d172      	bne.n	80069c8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80068e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068e4:	2200      	movs	r2, #0
 80068e6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	330c      	adds	r3, #12
 80068ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068f2:	e853 3f00 	ldrex	r3, [r3]
 80068f6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80068f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068fe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006900:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	330c      	adds	r3, #12
 8006906:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006908:	65ba      	str	r2, [r7, #88]	@ 0x58
 800690a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800690c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800690e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006910:	e841 2300 	strex	r3, r2, [r1]
 8006914:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006916:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006918:	2b00      	cmp	r3, #0
 800691a:	d1e5      	bne.n	80068e8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800691c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	3314      	adds	r3, #20
 8006922:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006926:	e853 3f00 	ldrex	r3, [r3]
 800692a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800692c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800692e:	f023 0301 	bic.w	r3, r3, #1
 8006932:	667b      	str	r3, [r7, #100]	@ 0x64
 8006934:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	3314      	adds	r3, #20
 800693a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800693c:	647a      	str	r2, [r7, #68]	@ 0x44
 800693e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006940:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006942:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006944:	e841 2300 	strex	r3, r2, [r1]
 8006948:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800694a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800694c:	2b00      	cmp	r3, #0
 800694e:	d1e5      	bne.n	800691c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006950:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3314      	adds	r3, #20
 8006956:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695a:	e853 3f00 	ldrex	r3, [r3]
 800695e:	623b      	str	r3, [r7, #32]
   return(result);
 8006960:	6a3b      	ldr	r3, [r7, #32]
 8006962:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006966:	663b      	str	r3, [r7, #96]	@ 0x60
 8006968:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	3314      	adds	r3, #20
 800696e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006970:	633a      	str	r2, [r7, #48]	@ 0x30
 8006972:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006974:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006976:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006978:	e841 2300 	strex	r3, r2, [r1]
 800697c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800697e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1e5      	bne.n	8006950 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006984:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006986:	2220      	movs	r2, #32
 8006988:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800698c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800698e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006990:	2b01      	cmp	r3, #1
 8006992:	d119      	bne.n	80069c8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006994:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	330c      	adds	r3, #12
 800699a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	e853 3f00 	ldrex	r3, [r3]
 80069a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f023 0310 	bic.w	r3, r3, #16
 80069aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	330c      	adds	r3, #12
 80069b2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80069b4:	61fa      	str	r2, [r7, #28]
 80069b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b8:	69b9      	ldr	r1, [r7, #24]
 80069ba:	69fa      	ldr	r2, [r7, #28]
 80069bc:	e841 2300 	strex	r3, r2, [r1]
 80069c0:	617b      	str	r3, [r7, #20]
   return(result);
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d1e5      	bne.n	8006994 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069ca:	2200      	movs	r2, #0
 80069cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d106      	bne.n	80069e4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069da:	4619      	mov	r1, r3
 80069dc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80069de:	f7fa fabd 	bl	8000f5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80069e2:	e002      	b.n	80069ea <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80069e4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80069e6:	f7ff fecd 	bl	8006784 <HAL_UART_RxCpltCallback>
}
 80069ea:	bf00      	nop
 80069ec:	3770      	adds	r7, #112	@ 0x70
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b084      	sub	sp, #16
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2201      	movs	r2, #1
 8006a04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d108      	bne.n	8006a20 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a12:	085b      	lsrs	r3, r3, #1
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	4619      	mov	r1, r3
 8006a18:	68f8      	ldr	r0, [r7, #12]
 8006a1a:	f7fa fa9f 	bl	8000f5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a1e:	e002      	b.n	8006a26 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006a20:	68f8      	ldr	r0, [r7, #12]
 8006a22:	f7ff feb9 	bl	8006798 <HAL_UART_RxHalfCpltCallback>
}
 8006a26:	bf00      	nop
 8006a28:	3710      	adds	r7, #16
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}

08006a2e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a2e:	b580      	push	{r7, lr}
 8006a30:	b084      	sub	sp, #16
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006a36:	2300      	movs	r3, #0
 8006a38:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a3e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	695b      	ldr	r3, [r3, #20]
 8006a46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a4a:	2b80      	cmp	r3, #128	@ 0x80
 8006a4c:	bf0c      	ite	eq
 8006a4e:	2301      	moveq	r3, #1
 8006a50:	2300      	movne	r3, #0
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b21      	cmp	r3, #33	@ 0x21
 8006a60:	d108      	bne.n	8006a74 <UART_DMAError+0x46>
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d005      	beq.n	8006a74 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006a6e:	68b8      	ldr	r0, [r7, #8]
 8006a70:	f000 f8ce 	bl	8006c10 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a7e:	2b40      	cmp	r3, #64	@ 0x40
 8006a80:	bf0c      	ite	eq
 8006a82:	2301      	moveq	r3, #1
 8006a84:	2300      	movne	r3, #0
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	2b22      	cmp	r3, #34	@ 0x22
 8006a94:	d108      	bne.n	8006aa8 <UART_DMAError+0x7a>
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d005      	beq.n	8006aa8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006aa2:	68b8      	ldr	r0, [r7, #8]
 8006aa4:	f000 f8dc 	bl	8006c60 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aac:	f043 0210 	orr.w	r2, r3, #16
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ab4:	68b8      	ldr	r0, [r7, #8]
 8006ab6:	f7ff fe79 	bl	80067ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006aba:	bf00      	nop
 8006abc:	3710      	adds	r7, #16
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
	...

08006ac4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b098      	sub	sp, #96	@ 0x60
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	4613      	mov	r3, r2
 8006ad0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006ad2:	68ba      	ldr	r2, [r7, #8]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	88fa      	ldrh	r2, [r7, #6]
 8006adc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2222      	movs	r2, #34	@ 0x22
 8006ae8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006af0:	4a44      	ldr	r2, [pc, #272]	@ (8006c04 <UART_Start_Receive_DMA+0x140>)
 8006af2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006af8:	4a43      	ldr	r2, [pc, #268]	@ (8006c08 <UART_Start_Receive_DMA+0x144>)
 8006afa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b00:	4a42      	ldr	r2, [pc, #264]	@ (8006c0c <UART_Start_Receive_DMA+0x148>)
 8006b02:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b08:	2200      	movs	r2, #0
 8006b0a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006b0c:	f107 0308 	add.w	r3, r7, #8
 8006b10:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	3304      	adds	r3, #4
 8006b1c:	4619      	mov	r1, r3
 8006b1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b20:	681a      	ldr	r2, [r3, #0]
 8006b22:	88fb      	ldrh	r3, [r7, #6]
 8006b24:	f7fc fe1c 	bl	8003760 <HAL_DMA_Start_IT>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d008      	beq.n	8006b40 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2210      	movs	r2, #16
 8006b32:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2220      	movs	r2, #32
 8006b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e05d      	b.n	8006bfc <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006b40:	2300      	movs	r3, #0
 8006b42:	613b      	str	r3, [r7, #16]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	613b      	str	r3, [r7, #16]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	613b      	str	r3, [r7, #16]
 8006b54:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	691b      	ldr	r3, [r3, #16]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d019      	beq.n	8006b92 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	330c      	adds	r3, #12
 8006b64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b68:	e853 3f00 	ldrex	r3, [r3]
 8006b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b74:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	330c      	adds	r3, #12
 8006b7c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b7e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006b80:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b82:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006b84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006b86:	e841 2300 	strex	r3, r2, [r1]
 8006b8a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006b8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d1e5      	bne.n	8006b5e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	3314      	adds	r3, #20
 8006b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b9c:	e853 3f00 	ldrex	r3, [r3]
 8006ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba4:	f043 0301 	orr.w	r3, r3, #1
 8006ba8:	657b      	str	r3, [r7, #84]	@ 0x54
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	3314      	adds	r3, #20
 8006bb0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006bb2:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006bb4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006bb8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006bba:	e841 2300 	strex	r3, r2, [r1]
 8006bbe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d1e5      	bne.n	8006b92 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	3314      	adds	r3, #20
 8006bcc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	e853 3f00 	ldrex	r3, [r3]
 8006bd4:	617b      	str	r3, [r7, #20]
   return(result);
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bdc:	653b      	str	r3, [r7, #80]	@ 0x50
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	3314      	adds	r3, #20
 8006be4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006be6:	627a      	str	r2, [r7, #36]	@ 0x24
 8006be8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bea:	6a39      	ldr	r1, [r7, #32]
 8006bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bee:	e841 2300 	strex	r3, r2, [r1]
 8006bf2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d1e5      	bne.n	8006bc6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006bfa:	2300      	movs	r3, #0
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3760      	adds	r7, #96	@ 0x60
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	080068c7 	.word	0x080068c7
 8006c08:	080069f3 	.word	0x080069f3
 8006c0c:	08006a2f 	.word	0x08006a2f

08006c10 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b089      	sub	sp, #36	@ 0x24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	330c      	adds	r3, #12
 8006c1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	e853 3f00 	ldrex	r3, [r3]
 8006c26:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006c2e:	61fb      	str	r3, [r7, #28]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	330c      	adds	r3, #12
 8006c36:	69fa      	ldr	r2, [r7, #28]
 8006c38:	61ba      	str	r2, [r7, #24]
 8006c3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3c:	6979      	ldr	r1, [r7, #20]
 8006c3e:	69ba      	ldr	r2, [r7, #24]
 8006c40:	e841 2300 	strex	r3, r2, [r1]
 8006c44:	613b      	str	r3, [r7, #16]
   return(result);
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d1e5      	bne.n	8006c18 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2220      	movs	r2, #32
 8006c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006c54:	bf00      	nop
 8006c56:	3724      	adds	r7, #36	@ 0x24
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5e:	4770      	bx	lr

08006c60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b095      	sub	sp, #84	@ 0x54
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	330c      	adds	r3, #12
 8006c6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c72:	e853 3f00 	ldrex	r3, [r3]
 8006c76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	330c      	adds	r3, #12
 8006c86:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c88:	643a      	str	r2, [r7, #64]	@ 0x40
 8006c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c90:	e841 2300 	strex	r3, r2, [r1]
 8006c94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1e5      	bne.n	8006c68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	3314      	adds	r3, #20
 8006ca2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca4:	6a3b      	ldr	r3, [r7, #32]
 8006ca6:	e853 3f00 	ldrex	r3, [r3]
 8006caa:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	f023 0301 	bic.w	r3, r3, #1
 8006cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	3314      	adds	r3, #20
 8006cba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006cbc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006cc4:	e841 2300 	strex	r3, r2, [r1]
 8006cc8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d1e5      	bne.n	8006c9c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d119      	bne.n	8006d0c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	330c      	adds	r3, #12
 8006cde:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	e853 3f00 	ldrex	r3, [r3]
 8006ce6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	f023 0310 	bic.w	r3, r3, #16
 8006cee:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	330c      	adds	r3, #12
 8006cf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cf8:	61ba      	str	r2, [r7, #24]
 8006cfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cfc:	6979      	ldr	r1, [r7, #20]
 8006cfe:	69ba      	ldr	r2, [r7, #24]
 8006d00:	e841 2300 	strex	r3, r2, [r1]
 8006d04:	613b      	str	r3, [r7, #16]
   return(result);
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d1e5      	bne.n	8006cd8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2220      	movs	r2, #32
 8006d10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006d1a:	bf00      	nop
 8006d1c:	3754      	adds	r7, #84	@ 0x54
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr

08006d26 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d26:	b580      	push	{r7, lr}
 8006d28:	b084      	sub	sp, #16
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d32:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2200      	movs	r2, #0
 8006d38:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d3a:	68f8      	ldr	r0, [r7, #12]
 8006d3c:	f7ff fd36 	bl	80067ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d40:	bf00      	nop
 8006d42:	3710      	adds	r7, #16
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}

08006d48 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d54:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2220      	movs	r2, #32
 8006d60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2200      	movs	r2, #0
 8006d68:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8006d6a:	68f8      	ldr	r0, [r7, #12]
 8006d6c:	f7ff fd28 	bl	80067c0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d70:	bf00      	nop
 8006d72:	3710      	adds	r7, #16
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}

08006d78 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	2b21      	cmp	r3, #33	@ 0x21
 8006d8a:	d13e      	bne.n	8006e0a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d94:	d114      	bne.n	8006dc0 <UART_Transmit_IT+0x48>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	691b      	ldr	r3, [r3, #16]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d110      	bne.n	8006dc0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6a1b      	ldr	r3, [r3, #32]
 8006da2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	881b      	ldrh	r3, [r3, #0]
 8006da8:	461a      	mov	r2, r3
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006db2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6a1b      	ldr	r3, [r3, #32]
 8006db8:	1c9a      	adds	r2, r3, #2
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	621a      	str	r2, [r3, #32]
 8006dbe:	e008      	b.n	8006dd2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6a1b      	ldr	r3, [r3, #32]
 8006dc4:	1c59      	adds	r1, r3, #1
 8006dc6:	687a      	ldr	r2, [r7, #4]
 8006dc8:	6211      	str	r1, [r2, #32]
 8006dca:	781a      	ldrb	r2, [r3, #0]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	4619      	mov	r1, r3
 8006de0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d10f      	bne.n	8006e06 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	68da      	ldr	r2, [r3, #12]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006df4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	68da      	ldr	r2, [r3, #12]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e04:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e06:	2300      	movs	r3, #0
 8006e08:	e000      	b.n	8006e0c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e0a:	2302      	movs	r3, #2
  }
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	3714      	adds	r7, #20
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b082      	sub	sp, #8
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	68da      	ldr	r2, [r3, #12]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e2e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2220      	movs	r2, #32
 8006e34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	f7fa f87d 	bl	8000f38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006e3e:	2300      	movs	r3, #0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3708      	adds	r7, #8
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b08c      	sub	sp, #48	@ 0x30
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006e50:	2300      	movs	r3, #0
 8006e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006e54:	2300      	movs	r3, #0
 8006e56:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	2b22      	cmp	r3, #34	@ 0x22
 8006e62:	f040 80aa 	bne.w	8006fba <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e6e:	d115      	bne.n	8006e9c <UART_Receive_IT+0x54>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	691b      	ldr	r3, [r3, #16]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d111      	bne.n	8006e9c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	b29b      	uxth	r3, r3
 8006e86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e8a:	b29a      	uxth	r2, r3
 8006e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e8e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e94:	1c9a      	adds	r2, r3, #2
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e9a:	e024      	b.n	8006ee6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eaa:	d007      	beq.n	8006ebc <UART_Receive_IT+0x74>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d10a      	bne.n	8006eca <UART_Receive_IT+0x82>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	691b      	ldr	r3, [r3, #16]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d106      	bne.n	8006eca <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	b2da      	uxtb	r2, r3
 8006ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ec6:	701a      	strb	r2, [r3, #0]
 8006ec8:	e008      	b.n	8006edc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ed6:	b2da      	uxtb	r2, r3
 8006ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eda:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee0:	1c5a      	adds	r2, r3, #1
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	3b01      	subs	r3, #1
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	4619      	mov	r1, r3
 8006ef4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d15d      	bne.n	8006fb6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	68da      	ldr	r2, [r3, #12]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f022 0220 	bic.w	r2, r2, #32
 8006f08:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68da      	ldr	r2, [r3, #12]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006f18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	695a      	ldr	r2, [r3, #20]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f022 0201 	bic.w	r2, r2, #1
 8006f28:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2220      	movs	r2, #32
 8006f2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d135      	bne.n	8006fac <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	330c      	adds	r3, #12
 8006f4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	e853 3f00 	ldrex	r3, [r3]
 8006f54:	613b      	str	r3, [r7, #16]
   return(result);
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	f023 0310 	bic.w	r3, r3, #16
 8006f5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	330c      	adds	r3, #12
 8006f64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f66:	623a      	str	r2, [r7, #32]
 8006f68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f6a:	69f9      	ldr	r1, [r7, #28]
 8006f6c:	6a3a      	ldr	r2, [r7, #32]
 8006f6e:	e841 2300 	strex	r3, r2, [r1]
 8006f72:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f74:	69bb      	ldr	r3, [r7, #24]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d1e5      	bne.n	8006f46 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f003 0310 	and.w	r3, r3, #16
 8006f84:	2b10      	cmp	r3, #16
 8006f86:	d10a      	bne.n	8006f9e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f88:	2300      	movs	r3, #0
 8006f8a:	60fb      	str	r3, [r7, #12]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	60fb      	str	r3, [r7, #12]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	60fb      	str	r3, [r7, #12]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006fa2:	4619      	mov	r1, r3
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f7f9 ffd9 	bl	8000f5c <HAL_UARTEx_RxEventCallback>
 8006faa:	e002      	b.n	8006fb2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f7ff fbe9 	bl	8006784 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	e002      	b.n	8006fbc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	e000      	b.n	8006fbc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006fba:	2302      	movs	r3, #2
  }
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3730      	adds	r7, #48	@ 0x30
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}

08006fc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fc8:	b0c0      	sub	sp, #256	@ 0x100
 8006fca:	af00      	add	r7, sp, #0
 8006fcc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	691b      	ldr	r3, [r3, #16]
 8006fd8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fe0:	68d9      	ldr	r1, [r3, #12]
 8006fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	ea40 0301 	orr.w	r3, r0, r1
 8006fec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ff2:	689a      	ldr	r2, [r3, #8]
 8006ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ff8:	691b      	ldr	r3, [r3, #16]
 8006ffa:	431a      	orrs	r2, r3
 8006ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007000:	695b      	ldr	r3, [r3, #20]
 8007002:	431a      	orrs	r2, r3
 8007004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007008:	69db      	ldr	r3, [r3, #28]
 800700a:	4313      	orrs	r3, r2
 800700c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	68db      	ldr	r3, [r3, #12]
 8007018:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800701c:	f021 010c 	bic.w	r1, r1, #12
 8007020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800702a:	430b      	orrs	r3, r1
 800702c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800702e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	695b      	ldr	r3, [r3, #20]
 8007036:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800703a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800703e:	6999      	ldr	r1, [r3, #24]
 8007040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	ea40 0301 	orr.w	r3, r0, r1
 800704a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800704c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	4b8f      	ldr	r3, [pc, #572]	@ (8007290 <UART_SetConfig+0x2cc>)
 8007054:	429a      	cmp	r2, r3
 8007056:	d005      	beq.n	8007064 <UART_SetConfig+0xa0>
 8007058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	4b8d      	ldr	r3, [pc, #564]	@ (8007294 <UART_SetConfig+0x2d0>)
 8007060:	429a      	cmp	r2, r3
 8007062:	d104      	bne.n	800706e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007064:	f7fd fd0a 	bl	8004a7c <HAL_RCC_GetPCLK2Freq>
 8007068:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800706c:	e003      	b.n	8007076 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800706e:	f7fd fcf1 	bl	8004a54 <HAL_RCC_GetPCLK1Freq>
 8007072:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800707a:	69db      	ldr	r3, [r3, #28]
 800707c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007080:	f040 810c 	bne.w	800729c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007084:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007088:	2200      	movs	r2, #0
 800708a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800708e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007092:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007096:	4622      	mov	r2, r4
 8007098:	462b      	mov	r3, r5
 800709a:	1891      	adds	r1, r2, r2
 800709c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800709e:	415b      	adcs	r3, r3
 80070a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80070a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80070a6:	4621      	mov	r1, r4
 80070a8:	eb12 0801 	adds.w	r8, r2, r1
 80070ac:	4629      	mov	r1, r5
 80070ae:	eb43 0901 	adc.w	r9, r3, r1
 80070b2:	f04f 0200 	mov.w	r2, #0
 80070b6:	f04f 0300 	mov.w	r3, #0
 80070ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80070be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80070c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80070c6:	4690      	mov	r8, r2
 80070c8:	4699      	mov	r9, r3
 80070ca:	4623      	mov	r3, r4
 80070cc:	eb18 0303 	adds.w	r3, r8, r3
 80070d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80070d4:	462b      	mov	r3, r5
 80070d6:	eb49 0303 	adc.w	r3, r9, r3
 80070da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80070de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	2200      	movs	r2, #0
 80070e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80070ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80070ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80070f2:	460b      	mov	r3, r1
 80070f4:	18db      	adds	r3, r3, r3
 80070f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80070f8:	4613      	mov	r3, r2
 80070fa:	eb42 0303 	adc.w	r3, r2, r3
 80070fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8007100:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007104:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007108:	f7f9 fd4e 	bl	8000ba8 <__aeabi_uldivmod>
 800710c:	4602      	mov	r2, r0
 800710e:	460b      	mov	r3, r1
 8007110:	4b61      	ldr	r3, [pc, #388]	@ (8007298 <UART_SetConfig+0x2d4>)
 8007112:	fba3 2302 	umull	r2, r3, r3, r2
 8007116:	095b      	lsrs	r3, r3, #5
 8007118:	011c      	lsls	r4, r3, #4
 800711a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800711e:	2200      	movs	r2, #0
 8007120:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007124:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007128:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800712c:	4642      	mov	r2, r8
 800712e:	464b      	mov	r3, r9
 8007130:	1891      	adds	r1, r2, r2
 8007132:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007134:	415b      	adcs	r3, r3
 8007136:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007138:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800713c:	4641      	mov	r1, r8
 800713e:	eb12 0a01 	adds.w	sl, r2, r1
 8007142:	4649      	mov	r1, r9
 8007144:	eb43 0b01 	adc.w	fp, r3, r1
 8007148:	f04f 0200 	mov.w	r2, #0
 800714c:	f04f 0300 	mov.w	r3, #0
 8007150:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007154:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007158:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800715c:	4692      	mov	sl, r2
 800715e:	469b      	mov	fp, r3
 8007160:	4643      	mov	r3, r8
 8007162:	eb1a 0303 	adds.w	r3, sl, r3
 8007166:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800716a:	464b      	mov	r3, r9
 800716c:	eb4b 0303 	adc.w	r3, fp, r3
 8007170:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007180:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007184:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007188:	460b      	mov	r3, r1
 800718a:	18db      	adds	r3, r3, r3
 800718c:	643b      	str	r3, [r7, #64]	@ 0x40
 800718e:	4613      	mov	r3, r2
 8007190:	eb42 0303 	adc.w	r3, r2, r3
 8007194:	647b      	str	r3, [r7, #68]	@ 0x44
 8007196:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800719a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800719e:	f7f9 fd03 	bl	8000ba8 <__aeabi_uldivmod>
 80071a2:	4602      	mov	r2, r0
 80071a4:	460b      	mov	r3, r1
 80071a6:	4611      	mov	r1, r2
 80071a8:	4b3b      	ldr	r3, [pc, #236]	@ (8007298 <UART_SetConfig+0x2d4>)
 80071aa:	fba3 2301 	umull	r2, r3, r3, r1
 80071ae:	095b      	lsrs	r3, r3, #5
 80071b0:	2264      	movs	r2, #100	@ 0x64
 80071b2:	fb02 f303 	mul.w	r3, r2, r3
 80071b6:	1acb      	subs	r3, r1, r3
 80071b8:	00db      	lsls	r3, r3, #3
 80071ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80071be:	4b36      	ldr	r3, [pc, #216]	@ (8007298 <UART_SetConfig+0x2d4>)
 80071c0:	fba3 2302 	umull	r2, r3, r3, r2
 80071c4:	095b      	lsrs	r3, r3, #5
 80071c6:	005b      	lsls	r3, r3, #1
 80071c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80071cc:	441c      	add	r4, r3
 80071ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071d2:	2200      	movs	r2, #0
 80071d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80071dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80071e0:	4642      	mov	r2, r8
 80071e2:	464b      	mov	r3, r9
 80071e4:	1891      	adds	r1, r2, r2
 80071e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80071e8:	415b      	adcs	r3, r3
 80071ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80071f0:	4641      	mov	r1, r8
 80071f2:	1851      	adds	r1, r2, r1
 80071f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80071f6:	4649      	mov	r1, r9
 80071f8:	414b      	adcs	r3, r1
 80071fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80071fc:	f04f 0200 	mov.w	r2, #0
 8007200:	f04f 0300 	mov.w	r3, #0
 8007204:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007208:	4659      	mov	r1, fp
 800720a:	00cb      	lsls	r3, r1, #3
 800720c:	4651      	mov	r1, sl
 800720e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007212:	4651      	mov	r1, sl
 8007214:	00ca      	lsls	r2, r1, #3
 8007216:	4610      	mov	r0, r2
 8007218:	4619      	mov	r1, r3
 800721a:	4603      	mov	r3, r0
 800721c:	4642      	mov	r2, r8
 800721e:	189b      	adds	r3, r3, r2
 8007220:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007224:	464b      	mov	r3, r9
 8007226:	460a      	mov	r2, r1
 8007228:	eb42 0303 	adc.w	r3, r2, r3
 800722c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800723c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007240:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007244:	460b      	mov	r3, r1
 8007246:	18db      	adds	r3, r3, r3
 8007248:	62bb      	str	r3, [r7, #40]	@ 0x28
 800724a:	4613      	mov	r3, r2
 800724c:	eb42 0303 	adc.w	r3, r2, r3
 8007250:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007252:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007256:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800725a:	f7f9 fca5 	bl	8000ba8 <__aeabi_uldivmod>
 800725e:	4602      	mov	r2, r0
 8007260:	460b      	mov	r3, r1
 8007262:	4b0d      	ldr	r3, [pc, #52]	@ (8007298 <UART_SetConfig+0x2d4>)
 8007264:	fba3 1302 	umull	r1, r3, r3, r2
 8007268:	095b      	lsrs	r3, r3, #5
 800726a:	2164      	movs	r1, #100	@ 0x64
 800726c:	fb01 f303 	mul.w	r3, r1, r3
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	00db      	lsls	r3, r3, #3
 8007274:	3332      	adds	r3, #50	@ 0x32
 8007276:	4a08      	ldr	r2, [pc, #32]	@ (8007298 <UART_SetConfig+0x2d4>)
 8007278:	fba2 2303 	umull	r2, r3, r2, r3
 800727c:	095b      	lsrs	r3, r3, #5
 800727e:	f003 0207 	and.w	r2, r3, #7
 8007282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4422      	add	r2, r4
 800728a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800728c:	e106      	b.n	800749c <UART_SetConfig+0x4d8>
 800728e:	bf00      	nop
 8007290:	40011000 	.word	0x40011000
 8007294:	40011400 	.word	0x40011400
 8007298:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800729c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072a0:	2200      	movs	r2, #0
 80072a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80072a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80072aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80072ae:	4642      	mov	r2, r8
 80072b0:	464b      	mov	r3, r9
 80072b2:	1891      	adds	r1, r2, r2
 80072b4:	6239      	str	r1, [r7, #32]
 80072b6:	415b      	adcs	r3, r3
 80072b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80072ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80072be:	4641      	mov	r1, r8
 80072c0:	1854      	adds	r4, r2, r1
 80072c2:	4649      	mov	r1, r9
 80072c4:	eb43 0501 	adc.w	r5, r3, r1
 80072c8:	f04f 0200 	mov.w	r2, #0
 80072cc:	f04f 0300 	mov.w	r3, #0
 80072d0:	00eb      	lsls	r3, r5, #3
 80072d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072d6:	00e2      	lsls	r2, r4, #3
 80072d8:	4614      	mov	r4, r2
 80072da:	461d      	mov	r5, r3
 80072dc:	4643      	mov	r3, r8
 80072de:	18e3      	adds	r3, r4, r3
 80072e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80072e4:	464b      	mov	r3, r9
 80072e6:	eb45 0303 	adc.w	r3, r5, r3
 80072ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80072ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80072fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80072fe:	f04f 0200 	mov.w	r2, #0
 8007302:	f04f 0300 	mov.w	r3, #0
 8007306:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800730a:	4629      	mov	r1, r5
 800730c:	008b      	lsls	r3, r1, #2
 800730e:	4621      	mov	r1, r4
 8007310:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007314:	4621      	mov	r1, r4
 8007316:	008a      	lsls	r2, r1, #2
 8007318:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800731c:	f7f9 fc44 	bl	8000ba8 <__aeabi_uldivmod>
 8007320:	4602      	mov	r2, r0
 8007322:	460b      	mov	r3, r1
 8007324:	4b60      	ldr	r3, [pc, #384]	@ (80074a8 <UART_SetConfig+0x4e4>)
 8007326:	fba3 2302 	umull	r2, r3, r3, r2
 800732a:	095b      	lsrs	r3, r3, #5
 800732c:	011c      	lsls	r4, r3, #4
 800732e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007332:	2200      	movs	r2, #0
 8007334:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007338:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800733c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007340:	4642      	mov	r2, r8
 8007342:	464b      	mov	r3, r9
 8007344:	1891      	adds	r1, r2, r2
 8007346:	61b9      	str	r1, [r7, #24]
 8007348:	415b      	adcs	r3, r3
 800734a:	61fb      	str	r3, [r7, #28]
 800734c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007350:	4641      	mov	r1, r8
 8007352:	1851      	adds	r1, r2, r1
 8007354:	6139      	str	r1, [r7, #16]
 8007356:	4649      	mov	r1, r9
 8007358:	414b      	adcs	r3, r1
 800735a:	617b      	str	r3, [r7, #20]
 800735c:	f04f 0200 	mov.w	r2, #0
 8007360:	f04f 0300 	mov.w	r3, #0
 8007364:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007368:	4659      	mov	r1, fp
 800736a:	00cb      	lsls	r3, r1, #3
 800736c:	4651      	mov	r1, sl
 800736e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007372:	4651      	mov	r1, sl
 8007374:	00ca      	lsls	r2, r1, #3
 8007376:	4610      	mov	r0, r2
 8007378:	4619      	mov	r1, r3
 800737a:	4603      	mov	r3, r0
 800737c:	4642      	mov	r2, r8
 800737e:	189b      	adds	r3, r3, r2
 8007380:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007384:	464b      	mov	r3, r9
 8007386:	460a      	mov	r2, r1
 8007388:	eb42 0303 	adc.w	r3, r2, r3
 800738c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	67bb      	str	r3, [r7, #120]	@ 0x78
 800739a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800739c:	f04f 0200 	mov.w	r2, #0
 80073a0:	f04f 0300 	mov.w	r3, #0
 80073a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80073a8:	4649      	mov	r1, r9
 80073aa:	008b      	lsls	r3, r1, #2
 80073ac:	4641      	mov	r1, r8
 80073ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073b2:	4641      	mov	r1, r8
 80073b4:	008a      	lsls	r2, r1, #2
 80073b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80073ba:	f7f9 fbf5 	bl	8000ba8 <__aeabi_uldivmod>
 80073be:	4602      	mov	r2, r0
 80073c0:	460b      	mov	r3, r1
 80073c2:	4611      	mov	r1, r2
 80073c4:	4b38      	ldr	r3, [pc, #224]	@ (80074a8 <UART_SetConfig+0x4e4>)
 80073c6:	fba3 2301 	umull	r2, r3, r3, r1
 80073ca:	095b      	lsrs	r3, r3, #5
 80073cc:	2264      	movs	r2, #100	@ 0x64
 80073ce:	fb02 f303 	mul.w	r3, r2, r3
 80073d2:	1acb      	subs	r3, r1, r3
 80073d4:	011b      	lsls	r3, r3, #4
 80073d6:	3332      	adds	r3, #50	@ 0x32
 80073d8:	4a33      	ldr	r2, [pc, #204]	@ (80074a8 <UART_SetConfig+0x4e4>)
 80073da:	fba2 2303 	umull	r2, r3, r2, r3
 80073de:	095b      	lsrs	r3, r3, #5
 80073e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80073e4:	441c      	add	r4, r3
 80073e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073ea:	2200      	movs	r2, #0
 80073ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80073ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80073f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80073f4:	4642      	mov	r2, r8
 80073f6:	464b      	mov	r3, r9
 80073f8:	1891      	adds	r1, r2, r2
 80073fa:	60b9      	str	r1, [r7, #8]
 80073fc:	415b      	adcs	r3, r3
 80073fe:	60fb      	str	r3, [r7, #12]
 8007400:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007404:	4641      	mov	r1, r8
 8007406:	1851      	adds	r1, r2, r1
 8007408:	6039      	str	r1, [r7, #0]
 800740a:	4649      	mov	r1, r9
 800740c:	414b      	adcs	r3, r1
 800740e:	607b      	str	r3, [r7, #4]
 8007410:	f04f 0200 	mov.w	r2, #0
 8007414:	f04f 0300 	mov.w	r3, #0
 8007418:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800741c:	4659      	mov	r1, fp
 800741e:	00cb      	lsls	r3, r1, #3
 8007420:	4651      	mov	r1, sl
 8007422:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007426:	4651      	mov	r1, sl
 8007428:	00ca      	lsls	r2, r1, #3
 800742a:	4610      	mov	r0, r2
 800742c:	4619      	mov	r1, r3
 800742e:	4603      	mov	r3, r0
 8007430:	4642      	mov	r2, r8
 8007432:	189b      	adds	r3, r3, r2
 8007434:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007436:	464b      	mov	r3, r9
 8007438:	460a      	mov	r2, r1
 800743a:	eb42 0303 	adc.w	r3, r2, r3
 800743e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	663b      	str	r3, [r7, #96]	@ 0x60
 800744a:	667a      	str	r2, [r7, #100]	@ 0x64
 800744c:	f04f 0200 	mov.w	r2, #0
 8007450:	f04f 0300 	mov.w	r3, #0
 8007454:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007458:	4649      	mov	r1, r9
 800745a:	008b      	lsls	r3, r1, #2
 800745c:	4641      	mov	r1, r8
 800745e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007462:	4641      	mov	r1, r8
 8007464:	008a      	lsls	r2, r1, #2
 8007466:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800746a:	f7f9 fb9d 	bl	8000ba8 <__aeabi_uldivmod>
 800746e:	4602      	mov	r2, r0
 8007470:	460b      	mov	r3, r1
 8007472:	4b0d      	ldr	r3, [pc, #52]	@ (80074a8 <UART_SetConfig+0x4e4>)
 8007474:	fba3 1302 	umull	r1, r3, r3, r2
 8007478:	095b      	lsrs	r3, r3, #5
 800747a:	2164      	movs	r1, #100	@ 0x64
 800747c:	fb01 f303 	mul.w	r3, r1, r3
 8007480:	1ad3      	subs	r3, r2, r3
 8007482:	011b      	lsls	r3, r3, #4
 8007484:	3332      	adds	r3, #50	@ 0x32
 8007486:	4a08      	ldr	r2, [pc, #32]	@ (80074a8 <UART_SetConfig+0x4e4>)
 8007488:	fba2 2303 	umull	r2, r3, r2, r3
 800748c:	095b      	lsrs	r3, r3, #5
 800748e:	f003 020f 	and.w	r2, r3, #15
 8007492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4422      	add	r2, r4
 800749a:	609a      	str	r2, [r3, #8]
}
 800749c:	bf00      	nop
 800749e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80074a2:	46bd      	mov	sp, r7
 80074a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074a8:	51eb851f 	.word	0x51eb851f

080074ac <motor_UHVL>:
uint8_t oldStep=0;

/* 66 */
/* ==>>:6,2,3,1,5,4 */

void motor_UHVL(void) {
 80074ac:	b480      	push	{r7}
 80074ae:	af00      	add	r7, sp, #0
	PIN_UH_OUT=1;
 80074b0:	4b0b      	ldr	r3, [pc, #44]	@ (80074e0 <motor_UHVL+0x34>)
 80074b2:	2201      	movs	r2, #1
 80074b4:	601a      	str	r2, [r3, #0]
	PIN_VH_OUT=0;
 80074b6:	4b0b      	ldr	r3, [pc, #44]	@ (80074e4 <motor_UHVL+0x38>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	601a      	str	r2, [r3, #0]
	PIN_WH_OUT=0;
 80074bc:	4b0a      	ldr	r3, [pc, #40]	@ (80074e8 <motor_UHVL+0x3c>)
 80074be:	2200      	movs	r2, #0
 80074c0:	601a      	str	r2, [r3, #0]
	PIN_UL_OUT=0;
 80074c2:	4b0a      	ldr	r3, [pc, #40]	@ (80074ec <motor_UHVL+0x40>)
 80074c4:	2200      	movs	r2, #0
 80074c6:	601a      	str	r2, [r3, #0]
	PIN_VL_OUT=1;
 80074c8:	4b09      	ldr	r3, [pc, #36]	@ (80074f0 <motor_UHVL+0x44>)
 80074ca:	2201      	movs	r2, #1
 80074cc:	601a      	str	r2, [r3, #0]
	PIN_WL_OUT=0;
 80074ce:	4b09      	ldr	r3, [pc, #36]	@ (80074f4 <motor_UHVL+0x48>)
 80074d0:	2200      	movs	r2, #0
 80074d2:	601a      	str	r2, [r3, #0]
}
 80074d4:	bf00      	nop
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	424002a0 	.word	0x424002a0
 80074e4:	424002a4 	.word	0x424002a4
 80074e8:	424002a8 	.word	0x424002a8
 80074ec:	424082b4 	.word	0x424082b4
 80074f0:	424082b8 	.word	0x424082b8
 80074f4:	424082bc 	.word	0x424082bc

080074f8 <motor_UHWL>:

void motor_UHWL(void) {
 80074f8:	b480      	push	{r7}
 80074fa:	af00      	add	r7, sp, #0
	PIN_UH_OUT=1;
 80074fc:	4b0b      	ldr	r3, [pc, #44]	@ (800752c <motor_UHWL+0x34>)
 80074fe:	2201      	movs	r2, #1
 8007500:	601a      	str	r2, [r3, #0]
	PIN_VH_OUT=0;
 8007502:	4b0b      	ldr	r3, [pc, #44]	@ (8007530 <motor_UHWL+0x38>)
 8007504:	2200      	movs	r2, #0
 8007506:	601a      	str	r2, [r3, #0]
	PIN_WH_OUT=0;
 8007508:	4b0a      	ldr	r3, [pc, #40]	@ (8007534 <motor_UHWL+0x3c>)
 800750a:	2200      	movs	r2, #0
 800750c:	601a      	str	r2, [r3, #0]
	PIN_UL_OUT=0;
 800750e:	4b0a      	ldr	r3, [pc, #40]	@ (8007538 <motor_UHWL+0x40>)
 8007510:	2200      	movs	r2, #0
 8007512:	601a      	str	r2, [r3, #0]
	PIN_VL_OUT=0;
 8007514:	4b09      	ldr	r3, [pc, #36]	@ (800753c <motor_UHWL+0x44>)
 8007516:	2200      	movs	r2, #0
 8007518:	601a      	str	r2, [r3, #0]
	PIN_WL_OUT=1;
 800751a:	4b09      	ldr	r3, [pc, #36]	@ (8007540 <motor_UHWL+0x48>)
 800751c:	2201      	movs	r2, #1
 800751e:	601a      	str	r2, [r3, #0]
}
 8007520:	bf00      	nop
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr
 800752a:	bf00      	nop
 800752c:	424002a0 	.word	0x424002a0
 8007530:	424002a4 	.word	0x424002a4
 8007534:	424002a8 	.word	0x424002a8
 8007538:	424082b4 	.word	0x424082b4
 800753c:	424082b8 	.word	0x424082b8
 8007540:	424082bc 	.word	0x424082bc

08007544 <motor_VHWL>:

void motor_VHWL(void) {
 8007544:	b480      	push	{r7}
 8007546:	af00      	add	r7, sp, #0
	PIN_UH_OUT=0;
 8007548:	4b0b      	ldr	r3, [pc, #44]	@ (8007578 <motor_VHWL+0x34>)
 800754a:	2200      	movs	r2, #0
 800754c:	601a      	str	r2, [r3, #0]
	PIN_VH_OUT=1;
 800754e:	4b0b      	ldr	r3, [pc, #44]	@ (800757c <motor_VHWL+0x38>)
 8007550:	2201      	movs	r2, #1
 8007552:	601a      	str	r2, [r3, #0]
	PIN_WH_OUT=0;
 8007554:	4b0a      	ldr	r3, [pc, #40]	@ (8007580 <motor_VHWL+0x3c>)
 8007556:	2200      	movs	r2, #0
 8007558:	601a      	str	r2, [r3, #0]
	PIN_UL_OUT=0;
 800755a:	4b0a      	ldr	r3, [pc, #40]	@ (8007584 <motor_VHWL+0x40>)
 800755c:	2200      	movs	r2, #0
 800755e:	601a      	str	r2, [r3, #0]
	PIN_VL_OUT=0;
 8007560:	4b09      	ldr	r3, [pc, #36]	@ (8007588 <motor_VHWL+0x44>)
 8007562:	2200      	movs	r2, #0
 8007564:	601a      	str	r2, [r3, #0]
	PIN_WL_OUT=1;
 8007566:	4b09      	ldr	r3, [pc, #36]	@ (800758c <motor_VHWL+0x48>)
 8007568:	2201      	movs	r2, #1
 800756a:	601a      	str	r2, [r3, #0]
}
 800756c:	bf00      	nop
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr
 8007576:	bf00      	nop
 8007578:	424002a0 	.word	0x424002a0
 800757c:	424002a4 	.word	0x424002a4
 8007580:	424002a8 	.word	0x424002a8
 8007584:	424082b4 	.word	0x424082b4
 8007588:	424082b8 	.word	0x424082b8
 800758c:	424082bc 	.word	0x424082bc

08007590 <motor_VHUL>:

void motor_VHUL(void) {
 8007590:	b480      	push	{r7}
 8007592:	af00      	add	r7, sp, #0
	PIN_UH_OUT=0;
 8007594:	4b0b      	ldr	r3, [pc, #44]	@ (80075c4 <motor_VHUL+0x34>)
 8007596:	2200      	movs	r2, #0
 8007598:	601a      	str	r2, [r3, #0]
	PIN_VH_OUT=1;
 800759a:	4b0b      	ldr	r3, [pc, #44]	@ (80075c8 <motor_VHUL+0x38>)
 800759c:	2201      	movs	r2, #1
 800759e:	601a      	str	r2, [r3, #0]
	PIN_WH_OUT=0;
 80075a0:	4b0a      	ldr	r3, [pc, #40]	@ (80075cc <motor_VHUL+0x3c>)
 80075a2:	2200      	movs	r2, #0
 80075a4:	601a      	str	r2, [r3, #0]
	PIN_UL_OUT=1;
 80075a6:	4b0a      	ldr	r3, [pc, #40]	@ (80075d0 <motor_VHUL+0x40>)
 80075a8:	2201      	movs	r2, #1
 80075aa:	601a      	str	r2, [r3, #0]
	PIN_VL_OUT=0;
 80075ac:	4b09      	ldr	r3, [pc, #36]	@ (80075d4 <motor_VHUL+0x44>)
 80075ae:	2200      	movs	r2, #0
 80075b0:	601a      	str	r2, [r3, #0]
	PIN_WL_OUT=0;
 80075b2:	4b09      	ldr	r3, [pc, #36]	@ (80075d8 <motor_VHUL+0x48>)
 80075b4:	2200      	movs	r2, #0
 80075b6:	601a      	str	r2, [r3, #0]
}
 80075b8:	bf00      	nop
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	424002a0 	.word	0x424002a0
 80075c8:	424002a4 	.word	0x424002a4
 80075cc:	424002a8 	.word	0x424002a8
 80075d0:	424082b4 	.word	0x424082b4
 80075d4:	424082b8 	.word	0x424082b8
 80075d8:	424082bc 	.word	0x424082bc

080075dc <motor_WHUL>:

void motor_WHUL(void) {
 80075dc:	b480      	push	{r7}
 80075de:	af00      	add	r7, sp, #0
	PIN_UH_OUT=0;
 80075e0:	4b0b      	ldr	r3, [pc, #44]	@ (8007610 <motor_WHUL+0x34>)
 80075e2:	2200      	movs	r2, #0
 80075e4:	601a      	str	r2, [r3, #0]
	PIN_VH_OUT=0;
 80075e6:	4b0b      	ldr	r3, [pc, #44]	@ (8007614 <motor_WHUL+0x38>)
 80075e8:	2200      	movs	r2, #0
 80075ea:	601a      	str	r2, [r3, #0]
	PIN_WH_OUT=1;
 80075ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007618 <motor_WHUL+0x3c>)
 80075ee:	2201      	movs	r2, #1
 80075f0:	601a      	str	r2, [r3, #0]
	PIN_UL_OUT=1;
 80075f2:	4b0a      	ldr	r3, [pc, #40]	@ (800761c <motor_WHUL+0x40>)
 80075f4:	2201      	movs	r2, #1
 80075f6:	601a      	str	r2, [r3, #0]
	PIN_VL_OUT=0;
 80075f8:	4b09      	ldr	r3, [pc, #36]	@ (8007620 <motor_WHUL+0x44>)
 80075fa:	2200      	movs	r2, #0
 80075fc:	601a      	str	r2, [r3, #0]
	PIN_WL_OUT=0;
 80075fe:	4b09      	ldr	r3, [pc, #36]	@ (8007624 <motor_WHUL+0x48>)
 8007600:	2200      	movs	r2, #0
 8007602:	601a      	str	r2, [r3, #0]
}
 8007604:	bf00      	nop
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr
 800760e:	bf00      	nop
 8007610:	424002a0 	.word	0x424002a0
 8007614:	424002a4 	.word	0x424002a4
 8007618:	424002a8 	.word	0x424002a8
 800761c:	424082b4 	.word	0x424082b4
 8007620:	424082b8 	.word	0x424082b8
 8007624:	424082bc 	.word	0x424082bc

08007628 <motor_WHVL>:

void motor_WHVL(void) {
 8007628:	b480      	push	{r7}
 800762a:	af00      	add	r7, sp, #0
	PIN_UH_OUT=0;
 800762c:	4b0b      	ldr	r3, [pc, #44]	@ (800765c <motor_WHVL+0x34>)
 800762e:	2200      	movs	r2, #0
 8007630:	601a      	str	r2, [r3, #0]
	PIN_VH_OUT=0;
 8007632:	4b0b      	ldr	r3, [pc, #44]	@ (8007660 <motor_WHVL+0x38>)
 8007634:	2200      	movs	r2, #0
 8007636:	601a      	str	r2, [r3, #0]
	PIN_WH_OUT=1;
 8007638:	4b0a      	ldr	r3, [pc, #40]	@ (8007664 <motor_WHVL+0x3c>)
 800763a:	2201      	movs	r2, #1
 800763c:	601a      	str	r2, [r3, #0]
	PIN_UL_OUT=0;
 800763e:	4b0a      	ldr	r3, [pc, #40]	@ (8007668 <motor_WHVL+0x40>)
 8007640:	2200      	movs	r2, #0
 8007642:	601a      	str	r2, [r3, #0]
	PIN_VL_OUT=1;
 8007644:	4b09      	ldr	r3, [pc, #36]	@ (800766c <motor_WHVL+0x44>)
 8007646:	2201      	movs	r2, #1
 8007648:	601a      	str	r2, [r3, #0]
	PIN_WL_OUT=0;
 800764a:	4b09      	ldr	r3, [pc, #36]	@ (8007670 <motor_WHVL+0x48>)
 800764c:	2200      	movs	r2, #0
 800764e:	601a      	str	r2, [r3, #0]
}
 8007650:	bf00      	nop
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
 800765a:	bf00      	nop
 800765c:	424002a0 	.word	0x424002a0
 8007660:	424002a4 	.word	0x424002a4
 8007664:	424002a8 	.word	0x424002a8
 8007668:	424082b4 	.word	0x424082b4
 800766c:	424082b8 	.word	0x424082b8
 8007670:	424082bc 	.word	0x424082bc

08007674 <BLDC_Run>:
//AB_AC_BC_BA_CA_CB
//UV_UW_VW_VU_WU_WV
//00_01_02_03_04_05
void (*motorDrv[6])(void) = {motor_UHVL,motor_UHWL,motor_VHWL,motor_VHUL,motor_WHUL,motor_WHVL};

void BLDC_Run(void){
 8007674:	b480      	push	{r7}
 8007676:	af00      	add	r7, sp, #0
	bldcControl.Ctrl=BLDC_RUN;
 8007678:	4b03      	ldr	r3, [pc, #12]	@ (8007688 <BLDC_Run+0x14>)
 800767a:	2201      	movs	r2, #1
 800767c:	701a      	strb	r2, [r3, #0]
}
 800767e:	bf00      	nop
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr
 8007688:	20000018 	.word	0x20000018

0800768c <BLDC_SoftDeadAera>:

void BLDC_SoftDeadAera(void){
 800768c:	b480      	push	{r7}
 800768e:	af00      	add	r7, sp, #0
	PIN_UH_OUT=0;
 8007690:	4b0b      	ldr	r3, [pc, #44]	@ (80076c0 <BLDC_SoftDeadAera+0x34>)
 8007692:	2200      	movs	r2, #0
 8007694:	601a      	str	r2, [r3, #0]
	PIN_VH_OUT=0;
 8007696:	4b0b      	ldr	r3, [pc, #44]	@ (80076c4 <BLDC_SoftDeadAera+0x38>)
 8007698:	2200      	movs	r2, #0
 800769a:	601a      	str	r2, [r3, #0]
	PIN_WH_OUT=0;
 800769c:	4b0a      	ldr	r3, [pc, #40]	@ (80076c8 <BLDC_SoftDeadAera+0x3c>)
 800769e:	2200      	movs	r2, #0
 80076a0:	601a      	str	r2, [r3, #0]
	PIN_UL_OUT=0;
 80076a2:	4b0a      	ldr	r3, [pc, #40]	@ (80076cc <BLDC_SoftDeadAera+0x40>)
 80076a4:	2200      	movs	r2, #0
 80076a6:	601a      	str	r2, [r3, #0]
	PIN_VL_OUT=0;
 80076a8:	4b09      	ldr	r3, [pc, #36]	@ (80076d0 <BLDC_SoftDeadAera+0x44>)
 80076aa:	2200      	movs	r2, #0
 80076ac:	601a      	str	r2, [r3, #0]
	PIN_WL_OUT=0;
 80076ae:	4b09      	ldr	r3, [pc, #36]	@ (80076d4 <BLDC_SoftDeadAera+0x48>)
 80076b0:	2200      	movs	r2, #0
 80076b2:	601a      	str	r2, [r3, #0]
}
 80076b4:	bf00      	nop
 80076b6:	46bd      	mov	sp, r7
 80076b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076bc:	4770      	bx	lr
 80076be:	bf00      	nop
 80076c0:	424002a0 	.word	0x424002a0
 80076c4:	424002a4 	.word	0x424002a4
 80076c8:	424002a8 	.word	0x424002a8
 80076cc:	424082b4 	.word	0x424082b4
 80076d0:	424082b8 	.word	0x424082b8
 80076d4:	424082bc 	.word	0x424082bc

080076d8 <BLDC_StepChange>:

void BLDC_StepChange(void){
 80076d8:	b580      	push	{r7, lr}
 80076da:	af00      	add	r7, sp, #0
	if (bldcControl.Ctrl==BLDC_RUN){
 80076dc:	4b3c      	ldr	r3, [pc, #240]	@ (80077d0 <BLDC_StepChange+0xf8>)
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d161      	bne.n	80077a8 <BLDC_StepChange+0xd0>
		switch (bldcStatus.step){
 80076e4:	4b3b      	ldr	r3, [pc, #236]	@ (80077d4 <BLDC_StepChange+0xfc>)
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	3b01      	subs	r3, #1
 80076ea:	2b05      	cmp	r3, #5
 80076ec:	d86e      	bhi.n	80077cc <BLDC_StepChange+0xf4>
 80076ee:	a201      	add	r2, pc, #4	@ (adr r2, 80076f4 <BLDC_StepChange+0x1c>)
 80076f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f4:	0800770d 	.word	0x0800770d
 80076f8:	08007727 	.word	0x08007727
 80076fc:	08007741 	.word	0x08007741
 8007700:	0800775b 	.word	0x0800775b
 8007704:	08007775 	.word	0x08007775
 8007708:	0800778f 	.word	0x0800778f
		case 1:
			if (oldStep!=1){
 800770c:	4b32      	ldr	r3, [pc, #200]	@ (80077d8 <BLDC_StepChange+0x100>)
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d050      	beq.n	80077b6 <BLDC_StepChange+0xde>
				BLDC_SoftDeadAera();
 8007714:	f7ff ffba 	bl	800768c <BLDC_SoftDeadAera>
				motorDrv[0]();
 8007718:	4b30      	ldr	r3, [pc, #192]	@ (80077dc <BLDC_StepChange+0x104>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4798      	blx	r3
				oldStep=1;
 800771e:	4b2e      	ldr	r3, [pc, #184]	@ (80077d8 <BLDC_StepChange+0x100>)
 8007720:	2201      	movs	r2, #1
 8007722:	701a      	strb	r2, [r3, #0]
			}
			break;
 8007724:	e047      	b.n	80077b6 <BLDC_StepChange+0xde>
		case 2:
			if (oldStep!=2){
 8007726:	4b2c      	ldr	r3, [pc, #176]	@ (80077d8 <BLDC_StepChange+0x100>)
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	2b02      	cmp	r3, #2
 800772c:	d045      	beq.n	80077ba <BLDC_StepChange+0xe2>
				BLDC_SoftDeadAera();
 800772e:	f7ff ffad 	bl	800768c <BLDC_SoftDeadAera>
				motorDrv[1]();
 8007732:	4b2a      	ldr	r3, [pc, #168]	@ (80077dc <BLDC_StepChange+0x104>)
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	4798      	blx	r3
				oldStep=2;
 8007738:	4b27      	ldr	r3, [pc, #156]	@ (80077d8 <BLDC_StepChange+0x100>)
 800773a:	2202      	movs	r2, #2
 800773c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800773e:	e03c      	b.n	80077ba <BLDC_StepChange+0xe2>
		case 3:
			if (oldStep!=3){
 8007740:	4b25      	ldr	r3, [pc, #148]	@ (80077d8 <BLDC_StepChange+0x100>)
 8007742:	781b      	ldrb	r3, [r3, #0]
 8007744:	2b03      	cmp	r3, #3
 8007746:	d03a      	beq.n	80077be <BLDC_StepChange+0xe6>
				BLDC_SoftDeadAera();
 8007748:	f7ff ffa0 	bl	800768c <BLDC_SoftDeadAera>
				motorDrv[2]();
 800774c:	4b23      	ldr	r3, [pc, #140]	@ (80077dc <BLDC_StepChange+0x104>)
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	4798      	blx	r3
				oldStep=3;
 8007752:	4b21      	ldr	r3, [pc, #132]	@ (80077d8 <BLDC_StepChange+0x100>)
 8007754:	2203      	movs	r2, #3
 8007756:	701a      	strb	r2, [r3, #0]
			}
			break;
 8007758:	e031      	b.n	80077be <BLDC_StepChange+0xe6>
		case 4:
			if (oldStep!=4){
 800775a:	4b1f      	ldr	r3, [pc, #124]	@ (80077d8 <BLDC_StepChange+0x100>)
 800775c:	781b      	ldrb	r3, [r3, #0]
 800775e:	2b04      	cmp	r3, #4
 8007760:	d02f      	beq.n	80077c2 <BLDC_StepChange+0xea>
				BLDC_SoftDeadAera();
 8007762:	f7ff ff93 	bl	800768c <BLDC_SoftDeadAera>
				motorDrv[3]();
 8007766:	4b1d      	ldr	r3, [pc, #116]	@ (80077dc <BLDC_StepChange+0x104>)
 8007768:	68db      	ldr	r3, [r3, #12]
 800776a:	4798      	blx	r3
				oldStep=4;
 800776c:	4b1a      	ldr	r3, [pc, #104]	@ (80077d8 <BLDC_StepChange+0x100>)
 800776e:	2204      	movs	r2, #4
 8007770:	701a      	strb	r2, [r3, #0]
			}
			break;
 8007772:	e026      	b.n	80077c2 <BLDC_StepChange+0xea>
		case 5:
			if (oldStep!=5){
 8007774:	4b18      	ldr	r3, [pc, #96]	@ (80077d8 <BLDC_StepChange+0x100>)
 8007776:	781b      	ldrb	r3, [r3, #0]
 8007778:	2b05      	cmp	r3, #5
 800777a:	d024      	beq.n	80077c6 <BLDC_StepChange+0xee>
				BLDC_SoftDeadAera();
 800777c:	f7ff ff86 	bl	800768c <BLDC_SoftDeadAera>
				motorDrv[4]();
 8007780:	4b16      	ldr	r3, [pc, #88]	@ (80077dc <BLDC_StepChange+0x104>)
 8007782:	691b      	ldr	r3, [r3, #16]
 8007784:	4798      	blx	r3
				oldStep=5;
 8007786:	4b14      	ldr	r3, [pc, #80]	@ (80077d8 <BLDC_StepChange+0x100>)
 8007788:	2205      	movs	r2, #5
 800778a:	701a      	strb	r2, [r3, #0]
			}
			break;
 800778c:	e01b      	b.n	80077c6 <BLDC_StepChange+0xee>
		case 6:
			if (oldStep!=6){
 800778e:	4b12      	ldr	r3, [pc, #72]	@ (80077d8 <BLDC_StepChange+0x100>)
 8007790:	781b      	ldrb	r3, [r3, #0]
 8007792:	2b06      	cmp	r3, #6
 8007794:	d019      	beq.n	80077ca <BLDC_StepChange+0xf2>
				BLDC_SoftDeadAera();
 8007796:	f7ff ff79 	bl	800768c <BLDC_SoftDeadAera>
				motorDrv[5]();
 800779a:	4b10      	ldr	r3, [pc, #64]	@ (80077dc <BLDC_StepChange+0x104>)
 800779c:	695b      	ldr	r3, [r3, #20]
 800779e:	4798      	blx	r3
				oldStep=6;
 80077a0:	4b0d      	ldr	r3, [pc, #52]	@ (80077d8 <BLDC_StepChange+0x100>)
 80077a2:	2206      	movs	r2, #6
 80077a4:	701a      	strb	r2, [r3, #0]
			}
			break;
 80077a6:	e010      	b.n	80077ca <BLDC_StepChange+0xf2>
		}
	}else if(bldcControl.Ctrl==BLDC_STOP){
 80077a8:	4b09      	ldr	r3, [pc, #36]	@ (80077d0 <BLDC_StepChange+0xf8>)
 80077aa:	781b      	ldrb	r3, [r3, #0]
 80077ac:	2b05      	cmp	r3, #5
 80077ae:	d10d      	bne.n	80077cc <BLDC_StepChange+0xf4>
		BLDC_SoftDeadAera();
 80077b0:	f7ff ff6c 	bl	800768c <BLDC_SoftDeadAera>
	}
}
 80077b4:	e00a      	b.n	80077cc <BLDC_StepChange+0xf4>
			break;
 80077b6:	bf00      	nop
 80077b8:	e008      	b.n	80077cc <BLDC_StepChange+0xf4>
			break;
 80077ba:	bf00      	nop
 80077bc:	e006      	b.n	80077cc <BLDC_StepChange+0xf4>
			break;
 80077be:	bf00      	nop
 80077c0:	e004      	b.n	80077cc <BLDC_StepChange+0xf4>
			break;
 80077c2:	bf00      	nop
 80077c4:	e002      	b.n	80077cc <BLDC_StepChange+0xf4>
			break;
 80077c6:	bf00      	nop
 80077c8:	e000      	b.n	80077cc <BLDC_StepChange+0xf4>
			break;
 80077ca:	bf00      	nop
}
 80077cc:	bf00      	nop
 80077ce:	bd80      	pop	{r7, pc}
 80077d0:	20000018 	.word	0x20000018
 80077d4:	2000056c 	.word	0x2000056c
 80077d8:	2000056d 	.word	0x2000056d
 80077dc:	20000020 	.word	0x20000020

080077e0 <BLDC_Stop>:

void BLDC_Stop(void){
 80077e0:	b480      	push	{r7}
 80077e2:	af00      	add	r7, sp, #0
	bldcControl.Ctrl=BLDC_STOP;
 80077e4:	4b03      	ldr	r3, [pc, #12]	@ (80077f4 <BLDC_Stop+0x14>)
 80077e6:	2205      	movs	r2, #5
 80077e8:	701a      	strb	r2, [r3, #0]
}
 80077ea:	bf00      	nop
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr
 80077f4:	20000018 	.word	0x20000018

080077f8 <Fault_Detection>:
    LED2 =	!LED2;
}

//
void Fault_Detection(void)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	af00      	add	r7, sp, #0
    if(Init_Over)								//
 80077fc:	4b3e      	ldr	r3, [pc, #248]	@ (80078f8 <Fault_Detection+0x100>)
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d06e      	beq.n	80078e2 <Fault_Detection+0xea>
    {
        if(ADC_Sample_Filt_Para.VBUS > Protect_High_Voltage_V)
 8007804:	4b3d      	ldr	r3, [pc, #244]	@ (80078fc <Fault_Detection+0x104>)
 8007806:	edd3 7a00 	vldr	s15, [r3]
 800780a:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8007900 <Fault_Detection+0x108>
 800780e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007816:	dd08      	ble.n	800782a <Fault_Detection+0x32>
        {
            Fault_Code = 2;						//
 8007818:	4b3a      	ldr	r3, [pc, #232]	@ (8007904 <Fault_Detection+0x10c>)
 800781a:	2202      	movs	r2, #2
 800781c:	701a      	strb	r2, [r3, #0]
            M_STOP();									//
 800781e:	f000 f885 	bl	800792c <M_STOP>
            Motor.M_State = M_ERR;		//
 8007822:	4b39      	ldr	r3, [pc, #228]	@ (8007908 <Fault_Detection+0x110>)
 8007824:	2204      	movs	r2, #4
 8007826:	741a      	strb	r2, [r3, #16]
 8007828:	e00f      	b.n	800784a <Fault_Detection+0x52>
        }
        else if(ADC_Sample_Filt_Para.VBUS < Protect_Low_Voltage_V)
 800782a:	4b34      	ldr	r3, [pc, #208]	@ (80078fc <Fault_Detection+0x104>)
 800782c:	edd3 7a00 	vldr	s15, [r3]
 8007830:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 8007834:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800783c:	d505      	bpl.n	800784a <Fault_Detection+0x52>
        {
            Fault_Code = 1;						//
 800783e:	4b31      	ldr	r3, [pc, #196]	@ (8007904 <Fault_Detection+0x10c>)
 8007840:	2201      	movs	r2, #1
 8007842:	701a      	strb	r2, [r3, #0]
//            M_STOP();									//
            Motor.M_State = M_ERR;		//
 8007844:	4b30      	ldr	r3, [pc, #192]	@ (8007908 <Fault_Detection+0x110>)
 8007846:	2204      	movs	r2, #4
 8007848:	741a      	strb	r2, [r3, #16]
        }
        //
        if(my_abs(PARK_PCurr.Qs) >= pi_spd.Umax)
 800784a:	4b30      	ldr	r3, [pc, #192]	@ (800790c <Fault_Detection+0x114>)
 800784c:	edd3 7a04 	vldr	s15, [r3, #16]
 8007850:	eeb0 0a67 	vmov.f32	s0, s15
 8007854:	f000 fa04 	bl	8007c60 <my_abs>
 8007858:	eeb0 7a40 	vmov.f32	s14, s0
 800785c:	4b2c      	ldr	r3, [pc, #176]	@ (8007910 <Fault_Detection+0x118>)
 800785e:	edd3 7a06 	vldr	s15, [r3, #24]
 8007862:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800786a:	db05      	blt.n	8007878 <Fault_Detection+0x80>
            Stall_time ++;
 800786c:	4b29      	ldr	r3, [pc, #164]	@ (8007914 <Fault_Detection+0x11c>)
 800786e:	881b      	ldrh	r3, [r3, #0]
 8007870:	3301      	adds	r3, #1
 8007872:	b29a      	uxth	r2, r3
 8007874:	4b27      	ldr	r3, [pc, #156]	@ (8007914 <Fault_Detection+0x11c>)
 8007876:	801a      	strh	r2, [r3, #0]
        if(Stall_time == 500)			//500ms
 8007878:	4b26      	ldr	r3, [pc, #152]	@ (8007914 <Fault_Detection+0x11c>)
 800787a:	881b      	ldrh	r3, [r3, #0]
 800787c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8007880:	d117      	bne.n	80078b2 <Fault_Detection+0xba>
        {
            LED0 = 0;
 8007882:	4b25      	ldr	r3, [pc, #148]	@ (8007918 <Fault_Detection+0x120>)
 8007884:	2200      	movs	r2, #0
 8007886:	601a      	str	r2, [r3, #0]
            LED1 = 0;
 8007888:	4b24      	ldr	r3, [pc, #144]	@ (800791c <Fault_Detection+0x124>)
 800788a:	2200      	movs	r2, #0
 800788c:	601a      	str	r2, [r3, #0]
            LED2 = 0;
 800788e:	4b24      	ldr	r3, [pc, #144]	@ (8007920 <Fault_Detection+0x128>)
 8007890:	2200      	movs	r2, #0
 8007892:	601a      	str	r2, [r3, #0]
            LED3 = 0;
 8007894:	4b23      	ldr	r3, [pc, #140]	@ (8007924 <Fault_Detection+0x12c>)
 8007896:	2200      	movs	r2, #0
 8007898:	601a      	str	r2, [r3, #0]

            M_STOP();									//
 800789a:	f000 f847 	bl	800792c <M_STOP>
            Fault_Code = 3;
 800789e:	4b19      	ldr	r3, [pc, #100]	@ (8007904 <Fault_Detection+0x10c>)
 80078a0:	2203      	movs	r2, #3
 80078a2:	701a      	strb	r2, [r3, #0]
            Stall_time = 0;
 80078a4:	4b1b      	ldr	r3, [pc, #108]	@ (8007914 <Fault_Detection+0x11c>)
 80078a6:	2200      	movs	r2, #0
 80078a8:	801a      	strh	r2, [r3, #0]
            Motor.M_State = M_ERR;		//
 80078aa:	4b17      	ldr	r3, [pc, #92]	@ (8007908 <Fault_Detection+0x110>)
 80078ac:	2204      	movs	r2, #4
 80078ae:	741a      	strb	r2, [r3, #16]
 80078b0:	e017      	b.n	80078e2 <Fault_Detection+0xea>
        }
        else if(Stall_time > 0)
 80078b2:	4b18      	ldr	r3, [pc, #96]	@ (8007914 <Fault_Detection+0x11c>)
 80078b4:	881b      	ldrh	r3, [r3, #0]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d013      	beq.n	80078e2 <Fault_Detection+0xea>
        {
            if(my_abs(PARK_PCurr.Qs) < pi_iq.Umax)
 80078ba:	4b14      	ldr	r3, [pc, #80]	@ (800790c <Fault_Detection+0x114>)
 80078bc:	edd3 7a04 	vldr	s15, [r3, #16]
 80078c0:	eeb0 0a67 	vmov.f32	s0, s15
 80078c4:	f000 f9cc 	bl	8007c60 <my_abs>
 80078c8:	eeb0 7a40 	vmov.f32	s14, s0
 80078cc:	4b16      	ldr	r3, [pc, #88]	@ (8007928 <Fault_Detection+0x130>)
 80078ce:	edd3 7a06 	vldr	s15, [r3, #24]
 80078d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80078d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078da:	d502      	bpl.n	80078e2 <Fault_Detection+0xea>
                Stall_time = 0;
 80078dc:	4b0d      	ldr	r3, [pc, #52]	@ (8007914 <Fault_Detection+0x11c>)
 80078de:	2200      	movs	r2, #0
 80078e0:	801a      	strh	r2, [r3, #0]
        }
    }

    if(Motor.M_State != M_ERR)
 80078e2:	4b09      	ldr	r3, [pc, #36]	@ (8007908 <Fault_Detection+0x110>)
 80078e4:	7c1b      	ldrb	r3, [r3, #16]
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	2b04      	cmp	r3, #4
 80078ea:	d002      	beq.n	80078f2 <Fault_Detection+0xfa>
    {
        Fault_Code = 0;
 80078ec:	4b05      	ldr	r3, [pc, #20]	@ (8007904 <Fault_Detection+0x10c>)
 80078ee:	2200      	movs	r2, #0
 80078f0:	701a      	strb	r2, [r3, #0]
    }
}
 80078f2:	bf00      	nop
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	200002ba 	.word	0x200002ba
 80078fc:	20000250 	.word	0x20000250
 8007900:	42040000 	.word	0x42040000
 8007904:	200005f0 	.word	0x200005f0
 8007908:	20000598 	.word	0x20000598
 800790c:	20000570 	.word	0x20000570
 8007910:	20000670 	.word	0x20000670
 8007914:	200005f8 	.word	0x200005f8
 8007918:	424102bc 	.word	0x424102bc
 800791c:	424102b8 	.word	0x424102b8
 8007920:	424102b4 	.word	0x424102b4
 8007924:	424002bc 	.word	0x424002bc
 8007928:	200006d0 	.word	0x200006d0

0800792c <M_STOP>:

//
void M_STOP(void)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	af00      	add	r7, sp, #0
    TIM1->CCER&=0xAAAA;		//PWMOC1/OC1N/OC2/OC2N/OC3/OC3N
 8007930:	4b0c      	ldr	r3, [pc, #48]	@ (8007964 <M_STOP+0x38>)
 8007932:	6a1a      	ldr	r2, [r3, #32]
 8007934:	490b      	ldr	r1, [pc, #44]	@ (8007964 <M_STOP+0x38>)
 8007936:	f64a 23aa 	movw	r3, #43690	@ 0xaaaa
 800793a:	4013      	ands	r3, r2
 800793c:	620b      	str	r3, [r1, #32]
    TIM1->CCER |=(1<<12);
 800793e:	4b09      	ldr	r3, [pc, #36]	@ (8007964 <M_STOP+0x38>)
 8007940:	6a1b      	ldr	r3, [r3, #32]
 8007942:	4a08      	ldr	r2, [pc, #32]	@ (8007964 <M_STOP+0x38>)
 8007944:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007948:	6213      	str	r3, [r2, #32]
    TIM1->CCR1 = 0;
 800794a:	4b06      	ldr	r3, [pc, #24]	@ (8007964 <M_STOP+0x38>)
 800794c:	2200      	movs	r2, #0
 800794e:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR2 = 0;
 8007950:	4b04      	ldr	r3, [pc, #16]	@ (8007964 <M_STOP+0x38>)
 8007952:	2200      	movs	r2, #0
 8007954:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM1->CCR3 = 0;
 8007956:	4b03      	ldr	r3, [pc, #12]	@ (8007964 <M_STOP+0x38>)
 8007958:	2200      	movs	r2, #0
 800795a:	63da      	str	r2, [r3, #60]	@ 0x3c

    Variable_Clear();			//
 800795c:	f000 f82e 	bl	80079bc <Variable_Clear>
}
 8007960:	bf00      	nop
 8007962:	bd80      	pop	{r7, pc}
 8007964:	40010000 	.word	0x40010000

08007968 <M_RUN>:

//
void M_RUN(void)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	af00      	add	r7, sp, #0
    Fault_Detection();				//
 800796c:	f7ff ff44 	bl	80077f8 <Fault_Detection>
    TIM1->CCER |=0x5555;
 8007970:	4b10      	ldr	r3, [pc, #64]	@ (80079b4 <M_RUN+0x4c>)
 8007972:	6a1b      	ldr	r3, [r3, #32]
 8007974:	4a0f      	ldr	r2, [pc, #60]	@ (80079b4 <M_RUN+0x4c>)
 8007976:	f443 43aa 	orr.w	r3, r3, #21760	@ 0x5500
 800797a:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 800797e:	6213      	str	r3, [r2, #32]
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8007980:	2100      	movs	r1, #0
 8007982:	480d      	ldr	r0, [pc, #52]	@ (80079b8 <M_RUN+0x50>)
 8007984:	f7fd fa30 	bl	8004de8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8007988:	2104      	movs	r1, #4
 800798a:	480b      	ldr	r0, [pc, #44]	@ (80079b8 <M_RUN+0x50>)
 800798c:	f7fd fa2c 	bl	8004de8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
 8007990:	2108      	movs	r1, #8
 8007992:	4809      	ldr	r0, [pc, #36]	@ (80079b8 <M_RUN+0x50>)
 8007994:	f7fd fa28 	bl	8004de8 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 8007998:	2100      	movs	r1, #0
 800799a:	4807      	ldr	r0, [pc, #28]	@ (80079b8 <M_RUN+0x50>)
 800799c:	f7fe f8a4 	bl	8005ae8 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 80079a0:	2104      	movs	r1, #4
 80079a2:	4805      	ldr	r0, [pc, #20]	@ (80079b8 <M_RUN+0x50>)
 80079a4:	f7fe f8a0 	bl	8005ae8 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_3);
 80079a8:	2108      	movs	r1, #8
 80079aa:	4803      	ldr	r0, [pc, #12]	@ (80079b8 <M_RUN+0x50>)
 80079ac:	f7fe f89c 	bl	8005ae8 <HAL_TIMEx_PWMN_Start>
}
 80079b0:	bf00      	nop
 80079b2:	bd80      	pop	{r7, pc}
 80079b4:	40010000 	.word	0x40010000
 80079b8:	20000384 	.word	0x20000384

080079bc <Variable_Clear>:
    }
}

//
void Variable_Clear(void)
{
 80079bc:	b480      	push	{r7}
 80079be:	af00      	add	r7, sp, #0
    Speed_Clock = 0;										//
 80079c0:	4b89      	ldr	r3, [pc, #548]	@ (8007be8 <Variable_Clear+0x22c>)
 80079c2:	2200      	movs	r2, #0
 80079c4:	801a      	strh	r2, [r3, #0]
    Cal_Period = 0;											//
 80079c6:	4b89      	ldr	r3, [pc, #548]	@ (8007bec <Variable_Clear+0x230>)
 80079c8:	2200      	movs	r2, #0
 80079ca:	701a      	strb	r2, [r3, #0]

// 	__HAL_TIM_SET_COUNTER(&htim3, 0);		//
//	encoder_overflow_count = 0;					//

    Motor.speed_M_rpm = 0;							//
 80079cc:	4b88      	ldr	r3, [pc, #544]	@ (8007bf0 <Variable_Clear+0x234>)
 80079ce:	f04f 0200 	mov.w	r2, #0
 80079d2:	609a      	str	r2, [r3, #8]
    Motor.speed_E_rpm = 0;							//
 80079d4:	4b86      	ldr	r3, [pc, #536]	@ (8007bf0 <Variable_Clear+0x234>)
 80079d6:	f04f 0200 	mov.w	r2, #0
 80079da:	60da      	str	r2, [r3, #12]
    Motor.Control_Mode = 0;							//
 80079dc:	4b84      	ldr	r3, [pc, #528]	@ (8007bf0 <Variable_Clear+0x234>)
 80079de:	2200      	movs	r2, #0
 80079e0:	745a      	strb	r2, [r3, #17]
//	Motor.M_State = 0;									//
//	Motor.E_theta = 0;									//

    IF_Frq = 0;													//
 80079e2:	4b84      	ldr	r3, [pc, #528]	@ (8007bf4 <Variable_Clear+0x238>)
 80079e4:	2200      	movs	r2, #0
 80079e6:	801a      	strh	r2, [r3, #0]

    pi_spd.Ref = 0;
 80079e8:	4b83      	ldr	r3, [pc, #524]	@ (8007bf8 <Variable_Clear+0x23c>)
 80079ea:	f04f 0200 	mov.w	r2, #0
 80079ee:	601a      	str	r2, [r3, #0]
    pi_spd.Fbk = 0;
 80079f0:	4b81      	ldr	r3, [pc, #516]	@ (8007bf8 <Variable_Clear+0x23c>)
 80079f2:	f04f 0200 	mov.w	r2, #0
 80079f6:	605a      	str	r2, [r3, #4]
    pi_spd.err = 0;
 80079f8:	4b7f      	ldr	r3, [pc, #508]	@ (8007bf8 <Variable_Clear+0x23c>)
 80079fa:	f04f 0200 	mov.w	r2, #0
 80079fe:	621a      	str	r2, [r3, #32]
    pi_spd.err_l = 0;
 8007a00:	4b7d      	ldr	r3, [pc, #500]	@ (8007bf8 <Variable_Clear+0x23c>)
 8007a02:	f04f 0200 	mov.w	r2, #0
 8007a06:	625a      	str	r2, [r3, #36]	@ 0x24
    pi_spd.Out = 0;
 8007a08:	4b7b      	ldr	r3, [pc, #492]	@ (8007bf8 <Variable_Clear+0x23c>)
 8007a0a:	f04f 0200 	mov.w	r2, #0
 8007a0e:	609a      	str	r2, [r3, #8]
    pi_spd.OutF = 0;
 8007a10:	4b79      	ldr	r3, [pc, #484]	@ (8007bf8 <Variable_Clear+0x23c>)
 8007a12:	f04f 0200 	mov.w	r2, #0
 8007a16:	60da      	str	r2, [r3, #12]

    pi_id.Ref = 0;
 8007a18:	4b78      	ldr	r3, [pc, #480]	@ (8007bfc <Variable_Clear+0x240>)
 8007a1a:	f04f 0200 	mov.w	r2, #0
 8007a1e:	601a      	str	r2, [r3, #0]
    pi_id.Fbk = 0;
 8007a20:	4b76      	ldr	r3, [pc, #472]	@ (8007bfc <Variable_Clear+0x240>)
 8007a22:	f04f 0200 	mov.w	r2, #0
 8007a26:	605a      	str	r2, [r3, #4]
    pi_id.err = 0;
 8007a28:	4b74      	ldr	r3, [pc, #464]	@ (8007bfc <Variable_Clear+0x240>)
 8007a2a:	f04f 0200 	mov.w	r2, #0
 8007a2e:	621a      	str	r2, [r3, #32]
    pi_id.Out = 0;
 8007a30:	4b72      	ldr	r3, [pc, #456]	@ (8007bfc <Variable_Clear+0x240>)
 8007a32:	f04f 0200 	mov.w	r2, #0
 8007a36:	609a      	str	r2, [r3, #8]
    pi_id.OutF = 0;
 8007a38:	4b70      	ldr	r3, [pc, #448]	@ (8007bfc <Variable_Clear+0x240>)
 8007a3a:	f04f 0200 	mov.w	r2, #0
 8007a3e:	60da      	str	r2, [r3, #12]
    pi_id.err_l = 0;
 8007a40:	4b6e      	ldr	r3, [pc, #440]	@ (8007bfc <Variable_Clear+0x240>)
 8007a42:	f04f 0200 	mov.w	r2, #0
 8007a46:	625a      	str	r2, [r3, #36]	@ 0x24

    pi_iq.Ref = 0;
 8007a48:	4b6d      	ldr	r3, [pc, #436]	@ (8007c00 <Variable_Clear+0x244>)
 8007a4a:	f04f 0200 	mov.w	r2, #0
 8007a4e:	601a      	str	r2, [r3, #0]
    pi_iq.Fbk = 0;
 8007a50:	4b6b      	ldr	r3, [pc, #428]	@ (8007c00 <Variable_Clear+0x244>)
 8007a52:	f04f 0200 	mov.w	r2, #0
 8007a56:	605a      	str	r2, [r3, #4]
    pi_iq.err = 0;
 8007a58:	4b69      	ldr	r3, [pc, #420]	@ (8007c00 <Variable_Clear+0x244>)
 8007a5a:	f04f 0200 	mov.w	r2, #0
 8007a5e:	621a      	str	r2, [r3, #32]
    pi_iq.Out = 0;
 8007a60:	4b67      	ldr	r3, [pc, #412]	@ (8007c00 <Variable_Clear+0x244>)
 8007a62:	f04f 0200 	mov.w	r2, #0
 8007a66:	609a      	str	r2, [r3, #8]
    pi_iq.OutF = 0;
 8007a68:	4b65      	ldr	r3, [pc, #404]	@ (8007c00 <Variable_Clear+0x244>)
 8007a6a:	f04f 0200 	mov.w	r2, #0
 8007a6e:	60da      	str	r2, [r3, #12]
    pi_iq.err_l = 0;
 8007a70:	4b63      	ldr	r3, [pc, #396]	@ (8007c00 <Variable_Clear+0x244>)
 8007a72:	f04f 0200 	mov.w	r2, #0
 8007a76:	625a      	str	r2, [r3, #36]	@ 0x24

    IF_Freq_GXieLv.Timer_Count = 0;
 8007a78:	4b62      	ldr	r3, [pc, #392]	@ (8007c04 <Variable_Clear+0x248>)
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	731a      	strb	r2, [r3, #12]
    IF_Theta = 0;
 8007a7e:	4b62      	ldr	r3, [pc, #392]	@ (8007c08 <Variable_Clear+0x24c>)
 8007a80:	f04f 0200 	mov.w	r2, #0
 8007a84:	601a      	str	r2, [r3, #0]
    IF_Freq_GXieLv.XieLv_Y = 0;
 8007a86:	4b5f      	ldr	r3, [pc, #380]	@ (8007c04 <Variable_Clear+0x248>)
 8007a88:	f04f 0200 	mov.w	r2, #0
 8007a8c:	605a      	str	r2, [r3, #4]

    Speed_Ref_GXieLv.Timer_Count = 0;
 8007a8e:	4b5f      	ldr	r3, [pc, #380]	@ (8007c0c <Variable_Clear+0x250>)
 8007a90:	2200      	movs	r2, #0
 8007a92:	731a      	strb	r2, [r3, #12]
    Speed_Ref_GXieLv.XieLv_Y = 0;
 8007a94:	4b5d      	ldr	r3, [pc, #372]	@ (8007c0c <Variable_Clear+0x250>)
 8007a96:	f04f 0200 	mov.w	r2, #0
 8007a9a:	605a      	str	r2, [r3, #4]

    Idq_Ref_GXieLv.Timer_Count = 0;
 8007a9c:	4b5c      	ldr	r3, [pc, #368]	@ (8007c10 <Variable_Clear+0x254>)
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	731a      	strb	r2, [r3, #12]
    Idq_Ref_GXieLv.XieLv_Y = 0;
 8007aa2:	4b5b      	ldr	r3, [pc, #364]	@ (8007c10 <Variable_Clear+0x254>)
 8007aa4:	f04f 0200 	mov.w	r2, #0
 8007aa8:	605a      	str	r2, [r3, #4]

    IPARK_PVdq.Alpha = 0;
 8007aaa:	4b5a      	ldr	r3, [pc, #360]	@ (8007c14 <Variable_Clear+0x258>)
 8007aac:	f04f 0200 	mov.w	r2, #0
 8007ab0:	601a      	str	r2, [r3, #0]
    IPARK_PVdq.Beta = 0;
 8007ab2:	4b58      	ldr	r3, [pc, #352]	@ (8007c14 <Variable_Clear+0x258>)
 8007ab4:	f04f 0200 	mov.w	r2, #0
 8007ab8:	605a      	str	r2, [r3, #4]

    PLL_SMO_Para.Theta = 0;
 8007aba:	4b57      	ldr	r3, [pc, #348]	@ (8007c18 <Variable_Clear+0x25c>)
 8007abc:	f04f 0200 	mov.w	r2, #0
 8007ac0:	621a      	str	r2, [r3, #32]
    PLL_SMO_Para.Angle = 0;
 8007ac2:	4b55      	ldr	r3, [pc, #340]	@ (8007c18 <Variable_Clear+0x25c>)
 8007ac4:	f04f 0200 	mov.w	r2, #0
 8007ac8:	625a      	str	r2, [r3, #36]	@ 0x24
    PLL_SMO_Para.Theta_Err = 0;
 8007aca:	4b53      	ldr	r3, [pc, #332]	@ (8007c18 <Variable_Clear+0x25c>)
 8007acc:	f04f 0200 	mov.w	r2, #0
 8007ad0:	611a      	str	r2, [r3, #16]
    PLL_SMO_Para.Theta_Err_last = 0;
 8007ad2:	4b51      	ldr	r3, [pc, #324]	@ (8007c18 <Variable_Clear+0x25c>)
 8007ad4:	f04f 0200 	mov.w	r2, #0
 8007ad8:	615a      	str	r2, [r3, #20]
    PLL_SMO_Para.Omega = 0;
 8007ada:	4b4f      	ldr	r3, [pc, #316]	@ (8007c18 <Variable_Clear+0x25c>)
 8007adc:	f04f 0200 	mov.w	r2, #0
 8007ae0:	619a      	str	r2, [r3, #24]
    PLL_SMO_Para.Omega_F = 0;
 8007ae2:	4b4d      	ldr	r3, [pc, #308]	@ (8007c18 <Variable_Clear+0x25c>)
 8007ae4:	f04f 0200 	mov.w	r2, #0
 8007ae8:	61da      	str	r2, [r3, #28]

    PLL_HFI_Para.Theta = 0;
 8007aea:	4b4c      	ldr	r3, [pc, #304]	@ (8007c1c <Variable_Clear+0x260>)
 8007aec:	f04f 0200 	mov.w	r2, #0
 8007af0:	621a      	str	r2, [r3, #32]
    PLL_HFI_Para.Theta_Err = 0;
 8007af2:	4b4a      	ldr	r3, [pc, #296]	@ (8007c1c <Variable_Clear+0x260>)
 8007af4:	f04f 0200 	mov.w	r2, #0
 8007af8:	611a      	str	r2, [r3, #16]
    PLL_HFI_Para.Theta_Err_last = 0;
 8007afa:	4b48      	ldr	r3, [pc, #288]	@ (8007c1c <Variable_Clear+0x260>)
 8007afc:	f04f 0200 	mov.w	r2, #0
 8007b00:	615a      	str	r2, [r3, #20]
    PLL_HFI_Para.Omega = 0;
 8007b02:	4b46      	ldr	r3, [pc, #280]	@ (8007c1c <Variable_Clear+0x260>)
 8007b04:	f04f 0200 	mov.w	r2, #0
 8007b08:	619a      	str	r2, [r3, #24]
    PLL_HFI_Para.Omega_F = 0;
 8007b0a:	4b44      	ldr	r3, [pc, #272]	@ (8007c1c <Variable_Clear+0x260>)
 8007b0c:	f04f 0200 	mov.w	r2, #0
 8007b10:	61da      	str	r2, [r3, #28]
    PLL_HFI_Para.Sum = 0;
 8007b12:	4b42      	ldr	r3, [pc, #264]	@ (8007c1c <Variable_Clear+0x260>)
 8007b14:	f04f 0200 	mov.w	r2, #0
 8007b18:	629a      	str	r2, [r3, #40]	@ 0x28

    HFI_Init_Angle_flag = 0;
 8007b1a:	4b41      	ldr	r3, [pc, #260]	@ (8007c20 <Variable_Clear+0x264>)
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	701a      	strb	r2, [r3, #0]
    HFI.Ialpha_last = 0;
 8007b20:	4b40      	ldr	r3, [pc, #256]	@ (8007c24 <Variable_Clear+0x268>)
 8007b22:	f04f 0200 	mov.w	r2, #0
 8007b26:	609a      	str	r2, [r3, #8]
    HFI.Ibeta_last = 0;
 8007b28:	4b3e      	ldr	r3, [pc, #248]	@ (8007c24 <Variable_Clear+0x268>)
 8007b2a:	f04f 0200 	mov.w	r2, #0
 8007b2e:	60da      	str	r2, [r3, #12]
    HFI.Id_last = 0;
 8007b30:	4b3c      	ldr	r3, [pc, #240]	@ (8007c24 <Variable_Clear+0x268>)
 8007b32:	f04f 0200 	mov.w	r2, #0
 8007b36:	63da      	str	r2, [r3, #60]	@ 0x3c
    HFI.Iq_last = 0;
 8007b38:	4b3a      	ldr	r3, [pc, #232]	@ (8007c24 <Variable_Clear+0x268>)
 8007b3a:	f04f 0200 	mov.w	r2, #0
 8007b3e:	639a      	str	r2, [r3, #56]	@ 0x38
    HFI.Uin = 0;
 8007b40:	4b38      	ldr	r3, [pc, #224]	@ (8007c24 <Variable_Clear+0x268>)
 8007b42:	f04f 0200 	mov.w	r2, #0
 8007b46:	649a      	str	r2, [r3, #72]	@ 0x48
    HFI.Iqh = 0;
 8007b48:	4b36      	ldr	r3, [pc, #216]	@ (8007c24 <Variable_Clear+0x268>)
 8007b4a:	f04f 0200 	mov.w	r2, #0
 8007b4e:	645a      	str	r2, [r3, #68]	@ 0x44
    Angle_SMO_Para.Ealpha = 0;
 8007b50:	4b35      	ldr	r3, [pc, #212]	@ (8007c28 <Variable_Clear+0x26c>)
 8007b52:	f04f 0200 	mov.w	r2, #0
 8007b56:	629a      	str	r2, [r3, #40]	@ 0x28
    Angle_SMO_Para.Ebeta = 0;
 8007b58:	4b33      	ldr	r3, [pc, #204]	@ (8007c28 <Variable_Clear+0x26c>)
 8007b5a:	f04f 0200 	mov.w	r2, #0
 8007b5e:	62da      	str	r2, [r3, #44]	@ 0x2c
    HFI_Uin_flag = 0;
 8007b60:	4b32      	ldr	r3, [pc, #200]	@ (8007c2c <Variable_Clear+0x270>)
 8007b62:	2200      	movs	r2, #0
 8007b64:	701a      	strb	r2, [r3, #0]

    Sensorless.Observer = 1;
 8007b66:	4b32      	ldr	r3, [pc, #200]	@ (8007c30 <Variable_Clear+0x274>)
 8007b68:	2201      	movs	r2, #1
 8007b6a:	701a      	strb	r2, [r3, #0]
    Sensorless.Observer_last = 1;
 8007b6c:	4b30      	ldr	r3, [pc, #192]	@ (8007c30 <Variable_Clear+0x274>)
 8007b6e:	2201      	movs	r2, #1
 8007b70:	705a      	strb	r2, [r3, #1]
    Sensorless.theta = 0;
 8007b72:	4b2f      	ldr	r3, [pc, #188]	@ (8007c30 <Variable_Clear+0x274>)
 8007b74:	f04f 0200 	mov.w	r2, #0
 8007b78:	605a      	str	r2, [r3, #4]
    Sensorless.Omega = 0;
 8007b7a:	4b2d      	ldr	r3, [pc, #180]	@ (8007c30 <Variable_Clear+0x274>)
 8007b7c:	f04f 0200 	mov.w	r2, #0
 8007b80:	609a      	str	r2, [r3, #8]
    Sensorless.Speed_Fbk = 0;
 8007b82:	4b2b      	ldr	r3, [pc, #172]	@ (8007c30 <Variable_Clear+0x274>)
 8007b84:	f04f 0200 	mov.w	r2, #0
 8007b88:	60da      	str	r2, [r3, #12]
    Sensorless.Speed_Ref = 0;
 8007b8a:	4b29      	ldr	r3, [pc, #164]	@ (8007c30 <Variable_Clear+0x274>)
 8007b8c:	f04f 0200 	mov.w	r2, #0
 8007b90:	611a      	str	r2, [r3, #16]
    Up_Time = 0;
 8007b92:	4b28      	ldr	r3, [pc, #160]	@ (8007c34 <Variable_Clear+0x278>)
 8007b94:	2200      	movs	r2, #0
 8007b96:	801a      	strh	r2, [r3, #0]
    Down_Time = 0;
 8007b98:	4b27      	ldr	r3, [pc, #156]	@ (8007c38 <Variable_Clear+0x27c>)
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	801a      	strh	r2, [r3, #0]

    Ext_Angle = 0;
 8007b9e:	4b27      	ldr	r3, [pc, #156]	@ (8007c3c <Variable_Clear+0x280>)
 8007ba0:	f04f 0200 	mov.w	r2, #0
 8007ba4:	601a      	str	r2, [r3, #0]
    Cal_time = 0;
 8007ba6:	4b26      	ldr	r3, [pc, #152]	@ (8007c40 <Variable_Clear+0x284>)
 8007ba8:	2200      	movs	r2, #0
 8007baa:	701a      	strb	r2, [r3, #0]
    Speed_Cal_time = 0;
 8007bac:	4b25      	ldr	r3, [pc, #148]	@ (8007c44 <Variable_Clear+0x288>)
 8007bae:	2200      	movs	r2, #0
 8007bb0:	701a      	strb	r2, [r3, #0]
    Observe_Switch_flag = 0;
 8007bb2:	4b25      	ldr	r3, [pc, #148]	@ (8007c48 <Variable_Clear+0x28c>)
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	701a      	strb	r2, [r3, #0]

    HFI_P_t = 0;
 8007bb8:	4b24      	ldr	r3, [pc, #144]	@ (8007c4c <Variable_Clear+0x290>)
 8007bba:	f04f 0200 	mov.w	r2, #0
 8007bbe:	601a      	str	r2, [r3, #0]
    hfi_cnt = 0;
 8007bc0:	4b23      	ldr	r3, [pc, #140]	@ (8007c50 <Variable_Clear+0x294>)
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	801a      	strh	r2, [r3, #0]
//    HFI_inj_volt_amp_ok = 0;
    hfi_sin = 0;
 8007bc6:	4b23      	ldr	r3, [pc, #140]	@ (8007c54 <Variable_Clear+0x298>)
 8007bc8:	f04f 0200 	mov.w	r2, #0
 8007bcc:	601a      	str	r2, [r3, #0]
    hfi_cos = 0;
 8007bce:	4b22      	ldr	r3, [pc, #136]	@ (8007c58 <Variable_Clear+0x29c>)
 8007bd0:	f04f 0200 	mov.w	r2, #0
 8007bd4:	601a      	str	r2, [r3, #0]
    HFI_Fre_CNT = 0;
 8007bd6:	4b21      	ldr	r3, [pc, #132]	@ (8007c5c <Variable_Clear+0x2a0>)
 8007bd8:	2200      	movs	r2, #0
 8007bda:	701a      	strb	r2, [r3, #0]
}
 8007bdc:	bf00      	nop
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr
 8007be6:	bf00      	nop
 8007be8:	20000380 	.word	0x20000380
 8007bec:	200005f1 	.word	0x200005f1
 8007bf0:	20000598 	.word	0x20000598
 8007bf4:	200005f6 	.word	0x200005f6
 8007bf8:	20000670 	.word	0x20000670
 8007bfc:	200006a0 	.word	0x200006a0
 8007c00:	200006d0 	.word	0x200006d0
 8007c04:	200005c0 	.word	0x200005c0
 8007c08:	20000600 	.word	0x20000600
 8007c0c:	200005d0 	.word	0x200005d0
 8007c10:	200005e0 	.word	0x200005e0
 8007c14:	20000584 	.word	0x20000584
 8007c18:	20000740 	.word	0x20000740
 8007c1c:	20000770 	.word	0x20000770
 8007c20:	200002b9 	.word	0x200002b9
 8007c24:	20000608 	.word	0x20000608
 8007c28:	20000700 	.word	0x20000700
 8007c2c:	20000664 	.word	0x20000664
 8007c30:	20000038 	.word	0x20000038
 8007c34:	200005f2 	.word	0x200005f2
 8007c38:	200005f4 	.word	0x200005f4
 8007c3c:	20000604 	.word	0x20000604
 8007c40:	200005fb 	.word	0x200005fb
 8007c44:	200005fc 	.word	0x200005fc
 8007c48:	200005fa 	.word	0x200005fa
 8007c4c:	20000668 	.word	0x20000668
 8007c50:	2000066c 	.word	0x2000066c
 8007c54:	2000065c 	.word	0x2000065c
 8007c58:	20000660 	.word	0x20000660
 8007c5c:	20000665 	.word	0x20000665

08007c60 <my_abs>:
    else
        return 0;
}
//
float my_abs(float x)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	ed87 0a01 	vstr	s0, [r7, #4]
    if(x >= 0)
 8007c6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8007c6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c76:	db02      	blt.n	8007c7e <my_abs+0x1e>
        return x;
 8007c78:	edd7 7a01 	vldr	s15, [r7, #4]
 8007c7c:	e003      	b.n	8007c86 <my_abs+0x26>
    else
        return -x;
 8007c7e:	edd7 7a01 	vldr	s15, [r7, #4]
 8007c82:	eef1 7a67 	vneg.f32	s15, s15
}
 8007c86:	eeb0 0a67 	vmov.f32	s0, s15
 8007c8a:	370c      	adds	r7, #12
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <RS485_Init>:
uint8_t RS485_RecvSize = 0;

#ifdef USER_RS485_UART2_ENABLE
UART_HandleTypeDef *_RS485_huart;

void RS485_Init(UART_HandleTypeDef *huart) {
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b082      	sub	sp, #8
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  _RS485_huart = huart;
 8007c9c:	4a06      	ldr	r2, [pc, #24]	@ (8007cb8 <RS485_Init+0x24>)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6013      	str	r3, [r2, #0]
#if USER_RS485_MAX485 == 1
  RS485_RE(0);
  HAL_Delay(5);
#endif
  Usart_Init(huart, RS485_Rx_buffer, 256);
 8007ca2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ca6:	4905      	ldr	r1, [pc, #20]	@ (8007cbc <RS485_Init+0x28>)
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f7f9 f913 	bl	8000ed4 <Usart_Init>
}
 8007cae:	bf00      	nop
 8007cb0:	3708      	adds	r7, #8
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}
 8007cb6:	bf00      	nop
 8007cb8:	200008a4 	.word	0x200008a4
 8007cbc:	200007a0 	.word	0x200007a0

08007cc0 <RS485_Send>:

void RS485_Send(const uint8_t *pData, uint16_t Size) {
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b082      	sub	sp, #8
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
 8007cc8:	460b      	mov	r3, r1
 8007cca:	807b      	strh	r3, [r7, #2]
#if USER_RS485_MAX485 == 1
  RS485_RE(1);
  HAL_Delay(5);
#endif
#ifdef USER_RS485_UART2_DMA
  Usart_Send_DMA(_RS485_huart, pData, Size);
 8007ccc:	4b05      	ldr	r3, [pc, #20]	@ (8007ce4 <RS485_Send+0x24>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	887a      	ldrh	r2, [r7, #2]
 8007cd2:	6879      	ldr	r1, [r7, #4]
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	f7f9 f917 	bl	8000f08 <Usart_Send_DMA>
#endif
}
 8007cda:	bf00      	nop
 8007cdc:	3708      	adds	r7, #8
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	200008a4 	.word	0x200008a4

08007ce8 <RS485_TxCallback>:

void RS485_TxCallback(UART_HandleTypeDef *huart) {
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b082      	sub	sp, #8
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
#if USER_RS485_MAX485 == 1
  RS485_RE(0);
#endif
#ifdef USER_RS485_UART2_DMA
  HAL_UARTEx_ReceiveToIdle_DMA(huart, RS485_Rx_buffer, 256);
 8007cf0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007cf4:	4903      	ldr	r1, [pc, #12]	@ (8007d04 <RS485_TxCallback+0x1c>)
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f7fe f984 	bl	8006004 <HAL_UARTEx_ReceiveToIdle_DMA>
#endif
}
 8007cfc:	bf00      	nop
 8007cfe:	3708      	adds	r7, #8
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}
 8007d04:	200007a0 	.word	0x200007a0

08007d08 <RS485_RxCallback>:

void RS485_RxCallback(UART_HandleTypeDef *huart, uint16_t RecvSize) {
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	460b      	mov	r3, r1
 8007d12:	807b      	strh	r3, [r7, #2]
#ifdef USER_RS485_UART2_DMA
  HAL_UARTEx_ReceiveToIdle_DMA(huart, RS485_Rx_buffer, 256);
 8007d14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007d18:	4905      	ldr	r1, [pc, #20]	@ (8007d30 <RS485_RxCallback+0x28>)
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f7fe f972 	bl	8006004 <HAL_UARTEx_ReceiveToIdle_DMA>
  RS485_RecvSize = RecvSize;
 8007d20:	887b      	ldrh	r3, [r7, #2]
 8007d22:	b2da      	uxtb	r2, r3
 8007d24:	4b03      	ldr	r3, [pc, #12]	@ (8007d34 <RS485_RxCallback+0x2c>)
 8007d26:	701a      	strb	r2, [r3, #0]
#endif
}
 8007d28:	bf00      	nop
 8007d2a:	3708      	adds	r7, #8
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}
 8007d30:	200007a0 	.word	0x200007a0
 8007d34:	200008a0 	.word	0x200008a0

08007d38 <delay_init>:
//
//ucos,ucos
//SYSTICKAHB
//SYSCLK:
void delay_init(u8 SYSCLK)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b082      	sub	sp, #8
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	4603      	mov	r3, r0
 8007d40:	71fb      	strb	r3, [r7, #7]
#if SYSTEM_SUPPORT_OS 						//OS.
	u32 reload;
#endif
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTickHCLK
 8007d42:	2004      	movs	r0, #4
 8007d44:	f7fb fc42 	bl	80035cc <HAL_SYSTICK_CLKSourceConfig>
	fac_us=SYSCLK;						//OS,fac_us
 8007d48:	79fb      	ldrb	r3, [r7, #7]
 8007d4a:	4a03      	ldr	r2, [pc, #12]	@ (8007d58 <delay_init+0x20>)
 8007d4c:	6013      	str	r3, [r2, #0]
	SysTick->CTRL|=SysTick_CTRL_TICKINT_Msk;//SYSTICK
	SysTick->LOAD=reload; 					//1/OS_TICKS_PER_SEC	
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk; //SYSTICK
#else
#endif
}								    
 8007d4e:	bf00      	nop
 8007d50:	3708      	adds	r7, #8
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
 8007d56:	bf00      	nop
 8007d58:	200008a8 	.word	0x200008a8

08007d5c <delay_us>:

//nus
//nusus.	
//nus:0~190887435(2^32/fac_us@fac_us=22.5)	 
void delay_us(u32 nus)
{		
 8007d5c:	b480      	push	{r7}
 8007d5e:	b089      	sub	sp, #36	@ 0x24
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
	u32 ticks;
	u32 told,tnow,tcnt=0;
 8007d64:	2300      	movs	r3, #0
 8007d66:	61bb      	str	r3, [r7, #24]
	u32 reload=SysTick->LOAD;				//LOAD	    	 
 8007d68:	4b19      	ldr	r3, [pc, #100]	@ (8007dd0 <delay_us+0x74>)
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						// 
 8007d6e:	4b19      	ldr	r3, [pc, #100]	@ (8007dd4 <delay_us+0x78>)
 8007d70:	681a      	ldr	r2, [r3, #0]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	fb02 f303 	mul.w	r3, r2, r3
 8007d78:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//
 8007d7a:	4b15      	ldr	r3, [pc, #84]	@ (8007dd0 <delay_us+0x74>)
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 8007d80:	4b13      	ldr	r3, [pc, #76]	@ (8007dd0 <delay_us+0x74>)
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 8007d86:	68fa      	ldr	r2, [r7, #12]
 8007d88:	69fb      	ldr	r3, [r7, #28]
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	d0f8      	beq.n	8007d80 <delay_us+0x24>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//SYSTICK.
 8007d8e:	68fa      	ldr	r2, [r7, #12]
 8007d90:	69fb      	ldr	r3, [r7, #28]
 8007d92:	429a      	cmp	r2, r3
 8007d94:	d206      	bcs.n	8007da4 <delay_us+0x48>
 8007d96:	69fa      	ldr	r2, [r7, #28]
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	1ad3      	subs	r3, r2, r3
 8007d9c:	69ba      	ldr	r2, [r7, #24]
 8007d9e:	4413      	add	r3, r2
 8007da0:	61bb      	str	r3, [r7, #24]
 8007da2:	e007      	b.n	8007db4 <delay_us+0x58>
			else tcnt+=reload-tnow+told;	    
 8007da4:	697a      	ldr	r2, [r7, #20]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	1ad2      	subs	r2, r2, r3
 8007daa:	69fb      	ldr	r3, [r7, #28]
 8007dac:	4413      	add	r3, r2
 8007dae:	69ba      	ldr	r2, [r7, #24]
 8007db0:	4413      	add	r3, r2
 8007db2:	61bb      	str	r3, [r7, #24]
			told=tnow;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			///,.
 8007db8:	69ba      	ldr	r2, [r7, #24]
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d200      	bcs.n	8007dc2 <delay_us+0x66>
		tnow=SysTick->VAL;	
 8007dc0:	e7de      	b.n	8007d80 <delay_us+0x24>
			if(tcnt>=ticks)break;			///,.
 8007dc2:	bf00      	nop
		}  
	};
}
 8007dc4:	bf00      	nop
 8007dc6:	3724      	adds	r7, #36	@ 0x24
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr
 8007dd0:	e000e010 	.word	0xe000e010
 8007dd4:	200008a8 	.word	0x200008a8

08007dd8 <delay_ms>:

//nms
//nms:ms
void delay_ms(u16 nms)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b084      	sub	sp, #16
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	4603      	mov	r3, r0
 8007de0:	80fb      	strh	r3, [r7, #6]
	u32 i;
	for(i=0;i<nms;i++) delay_us(1000);
 8007de2:	2300      	movs	r3, #0
 8007de4:	60fb      	str	r3, [r7, #12]
 8007de6:	e006      	b.n	8007df6 <delay_ms+0x1e>
 8007de8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8007dec:	f7ff ffb6 	bl	8007d5c <delay_us>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	3301      	adds	r3, #1
 8007df4:	60fb      	str	r3, [r7, #12]
 8007df6:	88fb      	ldrh	r3, [r7, #6]
 8007df8:	68fa      	ldr	r2, [r7, #12]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d3f4      	bcc.n	8007de8 <delay_ms+0x10>
}
 8007dfe:	bf00      	nop
 8007e00:	bf00      	nop
 8007e02:	3710      	adds	r7, #16
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <__cvt>:
 8007e08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e0c:	ec57 6b10 	vmov	r6, r7, d0
 8007e10:	2f00      	cmp	r7, #0
 8007e12:	460c      	mov	r4, r1
 8007e14:	4619      	mov	r1, r3
 8007e16:	463b      	mov	r3, r7
 8007e18:	bfbb      	ittet	lt
 8007e1a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007e1e:	461f      	movlt	r7, r3
 8007e20:	2300      	movge	r3, #0
 8007e22:	232d      	movlt	r3, #45	@ 0x2d
 8007e24:	700b      	strb	r3, [r1, #0]
 8007e26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e28:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007e2c:	4691      	mov	r9, r2
 8007e2e:	f023 0820 	bic.w	r8, r3, #32
 8007e32:	bfbc      	itt	lt
 8007e34:	4632      	movlt	r2, r6
 8007e36:	4616      	movlt	r6, r2
 8007e38:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007e3c:	d005      	beq.n	8007e4a <__cvt+0x42>
 8007e3e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007e42:	d100      	bne.n	8007e46 <__cvt+0x3e>
 8007e44:	3401      	adds	r4, #1
 8007e46:	2102      	movs	r1, #2
 8007e48:	e000      	b.n	8007e4c <__cvt+0x44>
 8007e4a:	2103      	movs	r1, #3
 8007e4c:	ab03      	add	r3, sp, #12
 8007e4e:	9301      	str	r3, [sp, #4]
 8007e50:	ab02      	add	r3, sp, #8
 8007e52:	9300      	str	r3, [sp, #0]
 8007e54:	ec47 6b10 	vmov	d0, r6, r7
 8007e58:	4653      	mov	r3, sl
 8007e5a:	4622      	mov	r2, r4
 8007e5c:	f000 fe68 	bl	8008b30 <_dtoa_r>
 8007e60:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007e64:	4605      	mov	r5, r0
 8007e66:	d119      	bne.n	8007e9c <__cvt+0x94>
 8007e68:	f019 0f01 	tst.w	r9, #1
 8007e6c:	d00e      	beq.n	8007e8c <__cvt+0x84>
 8007e6e:	eb00 0904 	add.w	r9, r0, r4
 8007e72:	2200      	movs	r2, #0
 8007e74:	2300      	movs	r3, #0
 8007e76:	4630      	mov	r0, r6
 8007e78:	4639      	mov	r1, r7
 8007e7a:	f7f8 fe25 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e7e:	b108      	cbz	r0, 8007e84 <__cvt+0x7c>
 8007e80:	f8cd 900c 	str.w	r9, [sp, #12]
 8007e84:	2230      	movs	r2, #48	@ 0x30
 8007e86:	9b03      	ldr	r3, [sp, #12]
 8007e88:	454b      	cmp	r3, r9
 8007e8a:	d31e      	bcc.n	8007eca <__cvt+0xc2>
 8007e8c:	9b03      	ldr	r3, [sp, #12]
 8007e8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e90:	1b5b      	subs	r3, r3, r5
 8007e92:	4628      	mov	r0, r5
 8007e94:	6013      	str	r3, [r2, #0]
 8007e96:	b004      	add	sp, #16
 8007e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e9c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007ea0:	eb00 0904 	add.w	r9, r0, r4
 8007ea4:	d1e5      	bne.n	8007e72 <__cvt+0x6a>
 8007ea6:	7803      	ldrb	r3, [r0, #0]
 8007ea8:	2b30      	cmp	r3, #48	@ 0x30
 8007eaa:	d10a      	bne.n	8007ec2 <__cvt+0xba>
 8007eac:	2200      	movs	r2, #0
 8007eae:	2300      	movs	r3, #0
 8007eb0:	4630      	mov	r0, r6
 8007eb2:	4639      	mov	r1, r7
 8007eb4:	f7f8 fe08 	bl	8000ac8 <__aeabi_dcmpeq>
 8007eb8:	b918      	cbnz	r0, 8007ec2 <__cvt+0xba>
 8007eba:	f1c4 0401 	rsb	r4, r4, #1
 8007ebe:	f8ca 4000 	str.w	r4, [sl]
 8007ec2:	f8da 3000 	ldr.w	r3, [sl]
 8007ec6:	4499      	add	r9, r3
 8007ec8:	e7d3      	b.n	8007e72 <__cvt+0x6a>
 8007eca:	1c59      	adds	r1, r3, #1
 8007ecc:	9103      	str	r1, [sp, #12]
 8007ece:	701a      	strb	r2, [r3, #0]
 8007ed0:	e7d9      	b.n	8007e86 <__cvt+0x7e>

08007ed2 <__exponent>:
 8007ed2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ed4:	2900      	cmp	r1, #0
 8007ed6:	bfba      	itte	lt
 8007ed8:	4249      	neglt	r1, r1
 8007eda:	232d      	movlt	r3, #45	@ 0x2d
 8007edc:	232b      	movge	r3, #43	@ 0x2b
 8007ede:	2909      	cmp	r1, #9
 8007ee0:	7002      	strb	r2, [r0, #0]
 8007ee2:	7043      	strb	r3, [r0, #1]
 8007ee4:	dd29      	ble.n	8007f3a <__exponent+0x68>
 8007ee6:	f10d 0307 	add.w	r3, sp, #7
 8007eea:	461d      	mov	r5, r3
 8007eec:	270a      	movs	r7, #10
 8007eee:	461a      	mov	r2, r3
 8007ef0:	fbb1 f6f7 	udiv	r6, r1, r7
 8007ef4:	fb07 1416 	mls	r4, r7, r6, r1
 8007ef8:	3430      	adds	r4, #48	@ 0x30
 8007efa:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007efe:	460c      	mov	r4, r1
 8007f00:	2c63      	cmp	r4, #99	@ 0x63
 8007f02:	f103 33ff 	add.w	r3, r3, #4294967295
 8007f06:	4631      	mov	r1, r6
 8007f08:	dcf1      	bgt.n	8007eee <__exponent+0x1c>
 8007f0a:	3130      	adds	r1, #48	@ 0x30
 8007f0c:	1e94      	subs	r4, r2, #2
 8007f0e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007f12:	1c41      	adds	r1, r0, #1
 8007f14:	4623      	mov	r3, r4
 8007f16:	42ab      	cmp	r3, r5
 8007f18:	d30a      	bcc.n	8007f30 <__exponent+0x5e>
 8007f1a:	f10d 0309 	add.w	r3, sp, #9
 8007f1e:	1a9b      	subs	r3, r3, r2
 8007f20:	42ac      	cmp	r4, r5
 8007f22:	bf88      	it	hi
 8007f24:	2300      	movhi	r3, #0
 8007f26:	3302      	adds	r3, #2
 8007f28:	4403      	add	r3, r0
 8007f2a:	1a18      	subs	r0, r3, r0
 8007f2c:	b003      	add	sp, #12
 8007f2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f30:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007f34:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007f38:	e7ed      	b.n	8007f16 <__exponent+0x44>
 8007f3a:	2330      	movs	r3, #48	@ 0x30
 8007f3c:	3130      	adds	r1, #48	@ 0x30
 8007f3e:	7083      	strb	r3, [r0, #2]
 8007f40:	70c1      	strb	r1, [r0, #3]
 8007f42:	1d03      	adds	r3, r0, #4
 8007f44:	e7f1      	b.n	8007f2a <__exponent+0x58>
	...

08007f48 <_printf_float>:
 8007f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f4c:	b08d      	sub	sp, #52	@ 0x34
 8007f4e:	460c      	mov	r4, r1
 8007f50:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007f54:	4616      	mov	r6, r2
 8007f56:	461f      	mov	r7, r3
 8007f58:	4605      	mov	r5, r0
 8007f5a:	f000 fce9 	bl	8008930 <_localeconv_r>
 8007f5e:	6803      	ldr	r3, [r0, #0]
 8007f60:	9304      	str	r3, [sp, #16]
 8007f62:	4618      	mov	r0, r3
 8007f64:	f7f8 f984 	bl	8000270 <strlen>
 8007f68:	2300      	movs	r3, #0
 8007f6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f6c:	f8d8 3000 	ldr.w	r3, [r8]
 8007f70:	9005      	str	r0, [sp, #20]
 8007f72:	3307      	adds	r3, #7
 8007f74:	f023 0307 	bic.w	r3, r3, #7
 8007f78:	f103 0208 	add.w	r2, r3, #8
 8007f7c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007f80:	f8d4 b000 	ldr.w	fp, [r4]
 8007f84:	f8c8 2000 	str.w	r2, [r8]
 8007f88:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007f8c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007f90:	9307      	str	r3, [sp, #28]
 8007f92:	f8cd 8018 	str.w	r8, [sp, #24]
 8007f96:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007f9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007f9e:	4b9c      	ldr	r3, [pc, #624]	@ (8008210 <_printf_float+0x2c8>)
 8007fa0:	f04f 32ff 	mov.w	r2, #4294967295
 8007fa4:	f7f8 fdc2 	bl	8000b2c <__aeabi_dcmpun>
 8007fa8:	bb70      	cbnz	r0, 8008008 <_printf_float+0xc0>
 8007faa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007fae:	4b98      	ldr	r3, [pc, #608]	@ (8008210 <_printf_float+0x2c8>)
 8007fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8007fb4:	f7f8 fd9c 	bl	8000af0 <__aeabi_dcmple>
 8007fb8:	bb30      	cbnz	r0, 8008008 <_printf_float+0xc0>
 8007fba:	2200      	movs	r2, #0
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	4640      	mov	r0, r8
 8007fc0:	4649      	mov	r1, r9
 8007fc2:	f7f8 fd8b 	bl	8000adc <__aeabi_dcmplt>
 8007fc6:	b110      	cbz	r0, 8007fce <_printf_float+0x86>
 8007fc8:	232d      	movs	r3, #45	@ 0x2d
 8007fca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007fce:	4a91      	ldr	r2, [pc, #580]	@ (8008214 <_printf_float+0x2cc>)
 8007fd0:	4b91      	ldr	r3, [pc, #580]	@ (8008218 <_printf_float+0x2d0>)
 8007fd2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007fd6:	bf8c      	ite	hi
 8007fd8:	4690      	movhi	r8, r2
 8007fda:	4698      	movls	r8, r3
 8007fdc:	2303      	movs	r3, #3
 8007fde:	6123      	str	r3, [r4, #16]
 8007fe0:	f02b 0304 	bic.w	r3, fp, #4
 8007fe4:	6023      	str	r3, [r4, #0]
 8007fe6:	f04f 0900 	mov.w	r9, #0
 8007fea:	9700      	str	r7, [sp, #0]
 8007fec:	4633      	mov	r3, r6
 8007fee:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007ff0:	4621      	mov	r1, r4
 8007ff2:	4628      	mov	r0, r5
 8007ff4:	f000 f9d2 	bl	800839c <_printf_common>
 8007ff8:	3001      	adds	r0, #1
 8007ffa:	f040 808d 	bne.w	8008118 <_printf_float+0x1d0>
 8007ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8008002:	b00d      	add	sp, #52	@ 0x34
 8008004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008008:	4642      	mov	r2, r8
 800800a:	464b      	mov	r3, r9
 800800c:	4640      	mov	r0, r8
 800800e:	4649      	mov	r1, r9
 8008010:	f7f8 fd8c 	bl	8000b2c <__aeabi_dcmpun>
 8008014:	b140      	cbz	r0, 8008028 <_printf_float+0xe0>
 8008016:	464b      	mov	r3, r9
 8008018:	2b00      	cmp	r3, #0
 800801a:	bfbc      	itt	lt
 800801c:	232d      	movlt	r3, #45	@ 0x2d
 800801e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008022:	4a7e      	ldr	r2, [pc, #504]	@ (800821c <_printf_float+0x2d4>)
 8008024:	4b7e      	ldr	r3, [pc, #504]	@ (8008220 <_printf_float+0x2d8>)
 8008026:	e7d4      	b.n	8007fd2 <_printf_float+0x8a>
 8008028:	6863      	ldr	r3, [r4, #4]
 800802a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800802e:	9206      	str	r2, [sp, #24]
 8008030:	1c5a      	adds	r2, r3, #1
 8008032:	d13b      	bne.n	80080ac <_printf_float+0x164>
 8008034:	2306      	movs	r3, #6
 8008036:	6063      	str	r3, [r4, #4]
 8008038:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800803c:	2300      	movs	r3, #0
 800803e:	6022      	str	r2, [r4, #0]
 8008040:	9303      	str	r3, [sp, #12]
 8008042:	ab0a      	add	r3, sp, #40	@ 0x28
 8008044:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008048:	ab09      	add	r3, sp, #36	@ 0x24
 800804a:	9300      	str	r3, [sp, #0]
 800804c:	6861      	ldr	r1, [r4, #4]
 800804e:	ec49 8b10 	vmov	d0, r8, r9
 8008052:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008056:	4628      	mov	r0, r5
 8008058:	f7ff fed6 	bl	8007e08 <__cvt>
 800805c:	9b06      	ldr	r3, [sp, #24]
 800805e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008060:	2b47      	cmp	r3, #71	@ 0x47
 8008062:	4680      	mov	r8, r0
 8008064:	d129      	bne.n	80080ba <_printf_float+0x172>
 8008066:	1cc8      	adds	r0, r1, #3
 8008068:	db02      	blt.n	8008070 <_printf_float+0x128>
 800806a:	6863      	ldr	r3, [r4, #4]
 800806c:	4299      	cmp	r1, r3
 800806e:	dd41      	ble.n	80080f4 <_printf_float+0x1ac>
 8008070:	f1aa 0a02 	sub.w	sl, sl, #2
 8008074:	fa5f fa8a 	uxtb.w	sl, sl
 8008078:	3901      	subs	r1, #1
 800807a:	4652      	mov	r2, sl
 800807c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008080:	9109      	str	r1, [sp, #36]	@ 0x24
 8008082:	f7ff ff26 	bl	8007ed2 <__exponent>
 8008086:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008088:	1813      	adds	r3, r2, r0
 800808a:	2a01      	cmp	r2, #1
 800808c:	4681      	mov	r9, r0
 800808e:	6123      	str	r3, [r4, #16]
 8008090:	dc02      	bgt.n	8008098 <_printf_float+0x150>
 8008092:	6822      	ldr	r2, [r4, #0]
 8008094:	07d2      	lsls	r2, r2, #31
 8008096:	d501      	bpl.n	800809c <_printf_float+0x154>
 8008098:	3301      	adds	r3, #1
 800809a:	6123      	str	r3, [r4, #16]
 800809c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d0a2      	beq.n	8007fea <_printf_float+0xa2>
 80080a4:	232d      	movs	r3, #45	@ 0x2d
 80080a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080aa:	e79e      	b.n	8007fea <_printf_float+0xa2>
 80080ac:	9a06      	ldr	r2, [sp, #24]
 80080ae:	2a47      	cmp	r2, #71	@ 0x47
 80080b0:	d1c2      	bne.n	8008038 <_printf_float+0xf0>
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d1c0      	bne.n	8008038 <_printf_float+0xf0>
 80080b6:	2301      	movs	r3, #1
 80080b8:	e7bd      	b.n	8008036 <_printf_float+0xee>
 80080ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80080be:	d9db      	bls.n	8008078 <_printf_float+0x130>
 80080c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80080c4:	d118      	bne.n	80080f8 <_printf_float+0x1b0>
 80080c6:	2900      	cmp	r1, #0
 80080c8:	6863      	ldr	r3, [r4, #4]
 80080ca:	dd0b      	ble.n	80080e4 <_printf_float+0x19c>
 80080cc:	6121      	str	r1, [r4, #16]
 80080ce:	b913      	cbnz	r3, 80080d6 <_printf_float+0x18e>
 80080d0:	6822      	ldr	r2, [r4, #0]
 80080d2:	07d0      	lsls	r0, r2, #31
 80080d4:	d502      	bpl.n	80080dc <_printf_float+0x194>
 80080d6:	3301      	adds	r3, #1
 80080d8:	440b      	add	r3, r1
 80080da:	6123      	str	r3, [r4, #16]
 80080dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80080de:	f04f 0900 	mov.w	r9, #0
 80080e2:	e7db      	b.n	800809c <_printf_float+0x154>
 80080e4:	b913      	cbnz	r3, 80080ec <_printf_float+0x1a4>
 80080e6:	6822      	ldr	r2, [r4, #0]
 80080e8:	07d2      	lsls	r2, r2, #31
 80080ea:	d501      	bpl.n	80080f0 <_printf_float+0x1a8>
 80080ec:	3302      	adds	r3, #2
 80080ee:	e7f4      	b.n	80080da <_printf_float+0x192>
 80080f0:	2301      	movs	r3, #1
 80080f2:	e7f2      	b.n	80080da <_printf_float+0x192>
 80080f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80080f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080fa:	4299      	cmp	r1, r3
 80080fc:	db05      	blt.n	800810a <_printf_float+0x1c2>
 80080fe:	6823      	ldr	r3, [r4, #0]
 8008100:	6121      	str	r1, [r4, #16]
 8008102:	07d8      	lsls	r0, r3, #31
 8008104:	d5ea      	bpl.n	80080dc <_printf_float+0x194>
 8008106:	1c4b      	adds	r3, r1, #1
 8008108:	e7e7      	b.n	80080da <_printf_float+0x192>
 800810a:	2900      	cmp	r1, #0
 800810c:	bfd4      	ite	le
 800810e:	f1c1 0202 	rsble	r2, r1, #2
 8008112:	2201      	movgt	r2, #1
 8008114:	4413      	add	r3, r2
 8008116:	e7e0      	b.n	80080da <_printf_float+0x192>
 8008118:	6823      	ldr	r3, [r4, #0]
 800811a:	055a      	lsls	r2, r3, #21
 800811c:	d407      	bmi.n	800812e <_printf_float+0x1e6>
 800811e:	6923      	ldr	r3, [r4, #16]
 8008120:	4642      	mov	r2, r8
 8008122:	4631      	mov	r1, r6
 8008124:	4628      	mov	r0, r5
 8008126:	47b8      	blx	r7
 8008128:	3001      	adds	r0, #1
 800812a:	d12b      	bne.n	8008184 <_printf_float+0x23c>
 800812c:	e767      	b.n	8007ffe <_printf_float+0xb6>
 800812e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008132:	f240 80dd 	bls.w	80082f0 <_printf_float+0x3a8>
 8008136:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800813a:	2200      	movs	r2, #0
 800813c:	2300      	movs	r3, #0
 800813e:	f7f8 fcc3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008142:	2800      	cmp	r0, #0
 8008144:	d033      	beq.n	80081ae <_printf_float+0x266>
 8008146:	4a37      	ldr	r2, [pc, #220]	@ (8008224 <_printf_float+0x2dc>)
 8008148:	2301      	movs	r3, #1
 800814a:	4631      	mov	r1, r6
 800814c:	4628      	mov	r0, r5
 800814e:	47b8      	blx	r7
 8008150:	3001      	adds	r0, #1
 8008152:	f43f af54 	beq.w	8007ffe <_printf_float+0xb6>
 8008156:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800815a:	4543      	cmp	r3, r8
 800815c:	db02      	blt.n	8008164 <_printf_float+0x21c>
 800815e:	6823      	ldr	r3, [r4, #0]
 8008160:	07d8      	lsls	r0, r3, #31
 8008162:	d50f      	bpl.n	8008184 <_printf_float+0x23c>
 8008164:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008168:	4631      	mov	r1, r6
 800816a:	4628      	mov	r0, r5
 800816c:	47b8      	blx	r7
 800816e:	3001      	adds	r0, #1
 8008170:	f43f af45 	beq.w	8007ffe <_printf_float+0xb6>
 8008174:	f04f 0900 	mov.w	r9, #0
 8008178:	f108 38ff 	add.w	r8, r8, #4294967295
 800817c:	f104 0a1a 	add.w	sl, r4, #26
 8008180:	45c8      	cmp	r8, r9
 8008182:	dc09      	bgt.n	8008198 <_printf_float+0x250>
 8008184:	6823      	ldr	r3, [r4, #0]
 8008186:	079b      	lsls	r3, r3, #30
 8008188:	f100 8103 	bmi.w	8008392 <_printf_float+0x44a>
 800818c:	68e0      	ldr	r0, [r4, #12]
 800818e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008190:	4298      	cmp	r0, r3
 8008192:	bfb8      	it	lt
 8008194:	4618      	movlt	r0, r3
 8008196:	e734      	b.n	8008002 <_printf_float+0xba>
 8008198:	2301      	movs	r3, #1
 800819a:	4652      	mov	r2, sl
 800819c:	4631      	mov	r1, r6
 800819e:	4628      	mov	r0, r5
 80081a0:	47b8      	blx	r7
 80081a2:	3001      	adds	r0, #1
 80081a4:	f43f af2b 	beq.w	8007ffe <_printf_float+0xb6>
 80081a8:	f109 0901 	add.w	r9, r9, #1
 80081ac:	e7e8      	b.n	8008180 <_printf_float+0x238>
 80081ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	dc39      	bgt.n	8008228 <_printf_float+0x2e0>
 80081b4:	4a1b      	ldr	r2, [pc, #108]	@ (8008224 <_printf_float+0x2dc>)
 80081b6:	2301      	movs	r3, #1
 80081b8:	4631      	mov	r1, r6
 80081ba:	4628      	mov	r0, r5
 80081bc:	47b8      	blx	r7
 80081be:	3001      	adds	r0, #1
 80081c0:	f43f af1d 	beq.w	8007ffe <_printf_float+0xb6>
 80081c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80081c8:	ea59 0303 	orrs.w	r3, r9, r3
 80081cc:	d102      	bne.n	80081d4 <_printf_float+0x28c>
 80081ce:	6823      	ldr	r3, [r4, #0]
 80081d0:	07d9      	lsls	r1, r3, #31
 80081d2:	d5d7      	bpl.n	8008184 <_printf_float+0x23c>
 80081d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081d8:	4631      	mov	r1, r6
 80081da:	4628      	mov	r0, r5
 80081dc:	47b8      	blx	r7
 80081de:	3001      	adds	r0, #1
 80081e0:	f43f af0d 	beq.w	8007ffe <_printf_float+0xb6>
 80081e4:	f04f 0a00 	mov.w	sl, #0
 80081e8:	f104 0b1a 	add.w	fp, r4, #26
 80081ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081ee:	425b      	negs	r3, r3
 80081f0:	4553      	cmp	r3, sl
 80081f2:	dc01      	bgt.n	80081f8 <_printf_float+0x2b0>
 80081f4:	464b      	mov	r3, r9
 80081f6:	e793      	b.n	8008120 <_printf_float+0x1d8>
 80081f8:	2301      	movs	r3, #1
 80081fa:	465a      	mov	r2, fp
 80081fc:	4631      	mov	r1, r6
 80081fe:	4628      	mov	r0, r5
 8008200:	47b8      	blx	r7
 8008202:	3001      	adds	r0, #1
 8008204:	f43f aefb 	beq.w	8007ffe <_printf_float+0xb6>
 8008208:	f10a 0a01 	add.w	sl, sl, #1
 800820c:	e7ee      	b.n	80081ec <_printf_float+0x2a4>
 800820e:	bf00      	nop
 8008210:	7fefffff 	.word	0x7fefffff
 8008214:	0800ab34 	.word	0x0800ab34
 8008218:	0800ab30 	.word	0x0800ab30
 800821c:	0800ab3c 	.word	0x0800ab3c
 8008220:	0800ab38 	.word	0x0800ab38
 8008224:	0800ab40 	.word	0x0800ab40
 8008228:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800822a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800822e:	4553      	cmp	r3, sl
 8008230:	bfa8      	it	ge
 8008232:	4653      	movge	r3, sl
 8008234:	2b00      	cmp	r3, #0
 8008236:	4699      	mov	r9, r3
 8008238:	dc36      	bgt.n	80082a8 <_printf_float+0x360>
 800823a:	f04f 0b00 	mov.w	fp, #0
 800823e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008242:	f104 021a 	add.w	r2, r4, #26
 8008246:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008248:	9306      	str	r3, [sp, #24]
 800824a:	eba3 0309 	sub.w	r3, r3, r9
 800824e:	455b      	cmp	r3, fp
 8008250:	dc31      	bgt.n	80082b6 <_printf_float+0x36e>
 8008252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008254:	459a      	cmp	sl, r3
 8008256:	dc3a      	bgt.n	80082ce <_printf_float+0x386>
 8008258:	6823      	ldr	r3, [r4, #0]
 800825a:	07da      	lsls	r2, r3, #31
 800825c:	d437      	bmi.n	80082ce <_printf_float+0x386>
 800825e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008260:	ebaa 0903 	sub.w	r9, sl, r3
 8008264:	9b06      	ldr	r3, [sp, #24]
 8008266:	ebaa 0303 	sub.w	r3, sl, r3
 800826a:	4599      	cmp	r9, r3
 800826c:	bfa8      	it	ge
 800826e:	4699      	movge	r9, r3
 8008270:	f1b9 0f00 	cmp.w	r9, #0
 8008274:	dc33      	bgt.n	80082de <_printf_float+0x396>
 8008276:	f04f 0800 	mov.w	r8, #0
 800827a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800827e:	f104 0b1a 	add.w	fp, r4, #26
 8008282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008284:	ebaa 0303 	sub.w	r3, sl, r3
 8008288:	eba3 0309 	sub.w	r3, r3, r9
 800828c:	4543      	cmp	r3, r8
 800828e:	f77f af79 	ble.w	8008184 <_printf_float+0x23c>
 8008292:	2301      	movs	r3, #1
 8008294:	465a      	mov	r2, fp
 8008296:	4631      	mov	r1, r6
 8008298:	4628      	mov	r0, r5
 800829a:	47b8      	blx	r7
 800829c:	3001      	adds	r0, #1
 800829e:	f43f aeae 	beq.w	8007ffe <_printf_float+0xb6>
 80082a2:	f108 0801 	add.w	r8, r8, #1
 80082a6:	e7ec      	b.n	8008282 <_printf_float+0x33a>
 80082a8:	4642      	mov	r2, r8
 80082aa:	4631      	mov	r1, r6
 80082ac:	4628      	mov	r0, r5
 80082ae:	47b8      	blx	r7
 80082b0:	3001      	adds	r0, #1
 80082b2:	d1c2      	bne.n	800823a <_printf_float+0x2f2>
 80082b4:	e6a3      	b.n	8007ffe <_printf_float+0xb6>
 80082b6:	2301      	movs	r3, #1
 80082b8:	4631      	mov	r1, r6
 80082ba:	4628      	mov	r0, r5
 80082bc:	9206      	str	r2, [sp, #24]
 80082be:	47b8      	blx	r7
 80082c0:	3001      	adds	r0, #1
 80082c2:	f43f ae9c 	beq.w	8007ffe <_printf_float+0xb6>
 80082c6:	9a06      	ldr	r2, [sp, #24]
 80082c8:	f10b 0b01 	add.w	fp, fp, #1
 80082cc:	e7bb      	b.n	8008246 <_printf_float+0x2fe>
 80082ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082d2:	4631      	mov	r1, r6
 80082d4:	4628      	mov	r0, r5
 80082d6:	47b8      	blx	r7
 80082d8:	3001      	adds	r0, #1
 80082da:	d1c0      	bne.n	800825e <_printf_float+0x316>
 80082dc:	e68f      	b.n	8007ffe <_printf_float+0xb6>
 80082de:	9a06      	ldr	r2, [sp, #24]
 80082e0:	464b      	mov	r3, r9
 80082e2:	4442      	add	r2, r8
 80082e4:	4631      	mov	r1, r6
 80082e6:	4628      	mov	r0, r5
 80082e8:	47b8      	blx	r7
 80082ea:	3001      	adds	r0, #1
 80082ec:	d1c3      	bne.n	8008276 <_printf_float+0x32e>
 80082ee:	e686      	b.n	8007ffe <_printf_float+0xb6>
 80082f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80082f4:	f1ba 0f01 	cmp.w	sl, #1
 80082f8:	dc01      	bgt.n	80082fe <_printf_float+0x3b6>
 80082fa:	07db      	lsls	r3, r3, #31
 80082fc:	d536      	bpl.n	800836c <_printf_float+0x424>
 80082fe:	2301      	movs	r3, #1
 8008300:	4642      	mov	r2, r8
 8008302:	4631      	mov	r1, r6
 8008304:	4628      	mov	r0, r5
 8008306:	47b8      	blx	r7
 8008308:	3001      	adds	r0, #1
 800830a:	f43f ae78 	beq.w	8007ffe <_printf_float+0xb6>
 800830e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008312:	4631      	mov	r1, r6
 8008314:	4628      	mov	r0, r5
 8008316:	47b8      	blx	r7
 8008318:	3001      	adds	r0, #1
 800831a:	f43f ae70 	beq.w	8007ffe <_printf_float+0xb6>
 800831e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008322:	2200      	movs	r2, #0
 8008324:	2300      	movs	r3, #0
 8008326:	f10a 3aff 	add.w	sl, sl, #4294967295
 800832a:	f7f8 fbcd 	bl	8000ac8 <__aeabi_dcmpeq>
 800832e:	b9c0      	cbnz	r0, 8008362 <_printf_float+0x41a>
 8008330:	4653      	mov	r3, sl
 8008332:	f108 0201 	add.w	r2, r8, #1
 8008336:	4631      	mov	r1, r6
 8008338:	4628      	mov	r0, r5
 800833a:	47b8      	blx	r7
 800833c:	3001      	adds	r0, #1
 800833e:	d10c      	bne.n	800835a <_printf_float+0x412>
 8008340:	e65d      	b.n	8007ffe <_printf_float+0xb6>
 8008342:	2301      	movs	r3, #1
 8008344:	465a      	mov	r2, fp
 8008346:	4631      	mov	r1, r6
 8008348:	4628      	mov	r0, r5
 800834a:	47b8      	blx	r7
 800834c:	3001      	adds	r0, #1
 800834e:	f43f ae56 	beq.w	8007ffe <_printf_float+0xb6>
 8008352:	f108 0801 	add.w	r8, r8, #1
 8008356:	45d0      	cmp	r8, sl
 8008358:	dbf3      	blt.n	8008342 <_printf_float+0x3fa>
 800835a:	464b      	mov	r3, r9
 800835c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008360:	e6df      	b.n	8008122 <_printf_float+0x1da>
 8008362:	f04f 0800 	mov.w	r8, #0
 8008366:	f104 0b1a 	add.w	fp, r4, #26
 800836a:	e7f4      	b.n	8008356 <_printf_float+0x40e>
 800836c:	2301      	movs	r3, #1
 800836e:	4642      	mov	r2, r8
 8008370:	e7e1      	b.n	8008336 <_printf_float+0x3ee>
 8008372:	2301      	movs	r3, #1
 8008374:	464a      	mov	r2, r9
 8008376:	4631      	mov	r1, r6
 8008378:	4628      	mov	r0, r5
 800837a:	47b8      	blx	r7
 800837c:	3001      	adds	r0, #1
 800837e:	f43f ae3e 	beq.w	8007ffe <_printf_float+0xb6>
 8008382:	f108 0801 	add.w	r8, r8, #1
 8008386:	68e3      	ldr	r3, [r4, #12]
 8008388:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800838a:	1a5b      	subs	r3, r3, r1
 800838c:	4543      	cmp	r3, r8
 800838e:	dcf0      	bgt.n	8008372 <_printf_float+0x42a>
 8008390:	e6fc      	b.n	800818c <_printf_float+0x244>
 8008392:	f04f 0800 	mov.w	r8, #0
 8008396:	f104 0919 	add.w	r9, r4, #25
 800839a:	e7f4      	b.n	8008386 <_printf_float+0x43e>

0800839c <_printf_common>:
 800839c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083a0:	4616      	mov	r6, r2
 80083a2:	4698      	mov	r8, r3
 80083a4:	688a      	ldr	r2, [r1, #8]
 80083a6:	690b      	ldr	r3, [r1, #16]
 80083a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80083ac:	4293      	cmp	r3, r2
 80083ae:	bfb8      	it	lt
 80083b0:	4613      	movlt	r3, r2
 80083b2:	6033      	str	r3, [r6, #0]
 80083b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80083b8:	4607      	mov	r7, r0
 80083ba:	460c      	mov	r4, r1
 80083bc:	b10a      	cbz	r2, 80083c2 <_printf_common+0x26>
 80083be:	3301      	adds	r3, #1
 80083c0:	6033      	str	r3, [r6, #0]
 80083c2:	6823      	ldr	r3, [r4, #0]
 80083c4:	0699      	lsls	r1, r3, #26
 80083c6:	bf42      	ittt	mi
 80083c8:	6833      	ldrmi	r3, [r6, #0]
 80083ca:	3302      	addmi	r3, #2
 80083cc:	6033      	strmi	r3, [r6, #0]
 80083ce:	6825      	ldr	r5, [r4, #0]
 80083d0:	f015 0506 	ands.w	r5, r5, #6
 80083d4:	d106      	bne.n	80083e4 <_printf_common+0x48>
 80083d6:	f104 0a19 	add.w	sl, r4, #25
 80083da:	68e3      	ldr	r3, [r4, #12]
 80083dc:	6832      	ldr	r2, [r6, #0]
 80083de:	1a9b      	subs	r3, r3, r2
 80083e0:	42ab      	cmp	r3, r5
 80083e2:	dc26      	bgt.n	8008432 <_printf_common+0x96>
 80083e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80083e8:	6822      	ldr	r2, [r4, #0]
 80083ea:	3b00      	subs	r3, #0
 80083ec:	bf18      	it	ne
 80083ee:	2301      	movne	r3, #1
 80083f0:	0692      	lsls	r2, r2, #26
 80083f2:	d42b      	bmi.n	800844c <_printf_common+0xb0>
 80083f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80083f8:	4641      	mov	r1, r8
 80083fa:	4638      	mov	r0, r7
 80083fc:	47c8      	blx	r9
 80083fe:	3001      	adds	r0, #1
 8008400:	d01e      	beq.n	8008440 <_printf_common+0xa4>
 8008402:	6823      	ldr	r3, [r4, #0]
 8008404:	6922      	ldr	r2, [r4, #16]
 8008406:	f003 0306 	and.w	r3, r3, #6
 800840a:	2b04      	cmp	r3, #4
 800840c:	bf02      	ittt	eq
 800840e:	68e5      	ldreq	r5, [r4, #12]
 8008410:	6833      	ldreq	r3, [r6, #0]
 8008412:	1aed      	subeq	r5, r5, r3
 8008414:	68a3      	ldr	r3, [r4, #8]
 8008416:	bf0c      	ite	eq
 8008418:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800841c:	2500      	movne	r5, #0
 800841e:	4293      	cmp	r3, r2
 8008420:	bfc4      	itt	gt
 8008422:	1a9b      	subgt	r3, r3, r2
 8008424:	18ed      	addgt	r5, r5, r3
 8008426:	2600      	movs	r6, #0
 8008428:	341a      	adds	r4, #26
 800842a:	42b5      	cmp	r5, r6
 800842c:	d11a      	bne.n	8008464 <_printf_common+0xc8>
 800842e:	2000      	movs	r0, #0
 8008430:	e008      	b.n	8008444 <_printf_common+0xa8>
 8008432:	2301      	movs	r3, #1
 8008434:	4652      	mov	r2, sl
 8008436:	4641      	mov	r1, r8
 8008438:	4638      	mov	r0, r7
 800843a:	47c8      	blx	r9
 800843c:	3001      	adds	r0, #1
 800843e:	d103      	bne.n	8008448 <_printf_common+0xac>
 8008440:	f04f 30ff 	mov.w	r0, #4294967295
 8008444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008448:	3501      	adds	r5, #1
 800844a:	e7c6      	b.n	80083da <_printf_common+0x3e>
 800844c:	18e1      	adds	r1, r4, r3
 800844e:	1c5a      	adds	r2, r3, #1
 8008450:	2030      	movs	r0, #48	@ 0x30
 8008452:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008456:	4422      	add	r2, r4
 8008458:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800845c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008460:	3302      	adds	r3, #2
 8008462:	e7c7      	b.n	80083f4 <_printf_common+0x58>
 8008464:	2301      	movs	r3, #1
 8008466:	4622      	mov	r2, r4
 8008468:	4641      	mov	r1, r8
 800846a:	4638      	mov	r0, r7
 800846c:	47c8      	blx	r9
 800846e:	3001      	adds	r0, #1
 8008470:	d0e6      	beq.n	8008440 <_printf_common+0xa4>
 8008472:	3601      	adds	r6, #1
 8008474:	e7d9      	b.n	800842a <_printf_common+0x8e>
	...

08008478 <_printf_i>:
 8008478:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800847c:	7e0f      	ldrb	r7, [r1, #24]
 800847e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008480:	2f78      	cmp	r7, #120	@ 0x78
 8008482:	4691      	mov	r9, r2
 8008484:	4680      	mov	r8, r0
 8008486:	460c      	mov	r4, r1
 8008488:	469a      	mov	sl, r3
 800848a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800848e:	d807      	bhi.n	80084a0 <_printf_i+0x28>
 8008490:	2f62      	cmp	r7, #98	@ 0x62
 8008492:	d80a      	bhi.n	80084aa <_printf_i+0x32>
 8008494:	2f00      	cmp	r7, #0
 8008496:	f000 80d1 	beq.w	800863c <_printf_i+0x1c4>
 800849a:	2f58      	cmp	r7, #88	@ 0x58
 800849c:	f000 80b8 	beq.w	8008610 <_printf_i+0x198>
 80084a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80084a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80084a8:	e03a      	b.n	8008520 <_printf_i+0xa8>
 80084aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80084ae:	2b15      	cmp	r3, #21
 80084b0:	d8f6      	bhi.n	80084a0 <_printf_i+0x28>
 80084b2:	a101      	add	r1, pc, #4	@ (adr r1, 80084b8 <_printf_i+0x40>)
 80084b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80084b8:	08008511 	.word	0x08008511
 80084bc:	08008525 	.word	0x08008525
 80084c0:	080084a1 	.word	0x080084a1
 80084c4:	080084a1 	.word	0x080084a1
 80084c8:	080084a1 	.word	0x080084a1
 80084cc:	080084a1 	.word	0x080084a1
 80084d0:	08008525 	.word	0x08008525
 80084d4:	080084a1 	.word	0x080084a1
 80084d8:	080084a1 	.word	0x080084a1
 80084dc:	080084a1 	.word	0x080084a1
 80084e0:	080084a1 	.word	0x080084a1
 80084e4:	08008623 	.word	0x08008623
 80084e8:	0800854f 	.word	0x0800854f
 80084ec:	080085dd 	.word	0x080085dd
 80084f0:	080084a1 	.word	0x080084a1
 80084f4:	080084a1 	.word	0x080084a1
 80084f8:	08008645 	.word	0x08008645
 80084fc:	080084a1 	.word	0x080084a1
 8008500:	0800854f 	.word	0x0800854f
 8008504:	080084a1 	.word	0x080084a1
 8008508:	080084a1 	.word	0x080084a1
 800850c:	080085e5 	.word	0x080085e5
 8008510:	6833      	ldr	r3, [r6, #0]
 8008512:	1d1a      	adds	r2, r3, #4
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	6032      	str	r2, [r6, #0]
 8008518:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800851c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008520:	2301      	movs	r3, #1
 8008522:	e09c      	b.n	800865e <_printf_i+0x1e6>
 8008524:	6833      	ldr	r3, [r6, #0]
 8008526:	6820      	ldr	r0, [r4, #0]
 8008528:	1d19      	adds	r1, r3, #4
 800852a:	6031      	str	r1, [r6, #0]
 800852c:	0606      	lsls	r6, r0, #24
 800852e:	d501      	bpl.n	8008534 <_printf_i+0xbc>
 8008530:	681d      	ldr	r5, [r3, #0]
 8008532:	e003      	b.n	800853c <_printf_i+0xc4>
 8008534:	0645      	lsls	r5, r0, #25
 8008536:	d5fb      	bpl.n	8008530 <_printf_i+0xb8>
 8008538:	f9b3 5000 	ldrsh.w	r5, [r3]
 800853c:	2d00      	cmp	r5, #0
 800853e:	da03      	bge.n	8008548 <_printf_i+0xd0>
 8008540:	232d      	movs	r3, #45	@ 0x2d
 8008542:	426d      	negs	r5, r5
 8008544:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008548:	4858      	ldr	r0, [pc, #352]	@ (80086ac <_printf_i+0x234>)
 800854a:	230a      	movs	r3, #10
 800854c:	e011      	b.n	8008572 <_printf_i+0xfa>
 800854e:	6821      	ldr	r1, [r4, #0]
 8008550:	6833      	ldr	r3, [r6, #0]
 8008552:	0608      	lsls	r0, r1, #24
 8008554:	f853 5b04 	ldr.w	r5, [r3], #4
 8008558:	d402      	bmi.n	8008560 <_printf_i+0xe8>
 800855a:	0649      	lsls	r1, r1, #25
 800855c:	bf48      	it	mi
 800855e:	b2ad      	uxthmi	r5, r5
 8008560:	2f6f      	cmp	r7, #111	@ 0x6f
 8008562:	4852      	ldr	r0, [pc, #328]	@ (80086ac <_printf_i+0x234>)
 8008564:	6033      	str	r3, [r6, #0]
 8008566:	bf14      	ite	ne
 8008568:	230a      	movne	r3, #10
 800856a:	2308      	moveq	r3, #8
 800856c:	2100      	movs	r1, #0
 800856e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008572:	6866      	ldr	r6, [r4, #4]
 8008574:	60a6      	str	r6, [r4, #8]
 8008576:	2e00      	cmp	r6, #0
 8008578:	db05      	blt.n	8008586 <_printf_i+0x10e>
 800857a:	6821      	ldr	r1, [r4, #0]
 800857c:	432e      	orrs	r6, r5
 800857e:	f021 0104 	bic.w	r1, r1, #4
 8008582:	6021      	str	r1, [r4, #0]
 8008584:	d04b      	beq.n	800861e <_printf_i+0x1a6>
 8008586:	4616      	mov	r6, r2
 8008588:	fbb5 f1f3 	udiv	r1, r5, r3
 800858c:	fb03 5711 	mls	r7, r3, r1, r5
 8008590:	5dc7      	ldrb	r7, [r0, r7]
 8008592:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008596:	462f      	mov	r7, r5
 8008598:	42bb      	cmp	r3, r7
 800859a:	460d      	mov	r5, r1
 800859c:	d9f4      	bls.n	8008588 <_printf_i+0x110>
 800859e:	2b08      	cmp	r3, #8
 80085a0:	d10b      	bne.n	80085ba <_printf_i+0x142>
 80085a2:	6823      	ldr	r3, [r4, #0]
 80085a4:	07df      	lsls	r7, r3, #31
 80085a6:	d508      	bpl.n	80085ba <_printf_i+0x142>
 80085a8:	6923      	ldr	r3, [r4, #16]
 80085aa:	6861      	ldr	r1, [r4, #4]
 80085ac:	4299      	cmp	r1, r3
 80085ae:	bfde      	ittt	le
 80085b0:	2330      	movle	r3, #48	@ 0x30
 80085b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80085b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80085ba:	1b92      	subs	r2, r2, r6
 80085bc:	6122      	str	r2, [r4, #16]
 80085be:	f8cd a000 	str.w	sl, [sp]
 80085c2:	464b      	mov	r3, r9
 80085c4:	aa03      	add	r2, sp, #12
 80085c6:	4621      	mov	r1, r4
 80085c8:	4640      	mov	r0, r8
 80085ca:	f7ff fee7 	bl	800839c <_printf_common>
 80085ce:	3001      	adds	r0, #1
 80085d0:	d14a      	bne.n	8008668 <_printf_i+0x1f0>
 80085d2:	f04f 30ff 	mov.w	r0, #4294967295
 80085d6:	b004      	add	sp, #16
 80085d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085dc:	6823      	ldr	r3, [r4, #0]
 80085de:	f043 0320 	orr.w	r3, r3, #32
 80085e2:	6023      	str	r3, [r4, #0]
 80085e4:	4832      	ldr	r0, [pc, #200]	@ (80086b0 <_printf_i+0x238>)
 80085e6:	2778      	movs	r7, #120	@ 0x78
 80085e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80085ec:	6823      	ldr	r3, [r4, #0]
 80085ee:	6831      	ldr	r1, [r6, #0]
 80085f0:	061f      	lsls	r7, r3, #24
 80085f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80085f6:	d402      	bmi.n	80085fe <_printf_i+0x186>
 80085f8:	065f      	lsls	r7, r3, #25
 80085fa:	bf48      	it	mi
 80085fc:	b2ad      	uxthmi	r5, r5
 80085fe:	6031      	str	r1, [r6, #0]
 8008600:	07d9      	lsls	r1, r3, #31
 8008602:	bf44      	itt	mi
 8008604:	f043 0320 	orrmi.w	r3, r3, #32
 8008608:	6023      	strmi	r3, [r4, #0]
 800860a:	b11d      	cbz	r5, 8008614 <_printf_i+0x19c>
 800860c:	2310      	movs	r3, #16
 800860e:	e7ad      	b.n	800856c <_printf_i+0xf4>
 8008610:	4826      	ldr	r0, [pc, #152]	@ (80086ac <_printf_i+0x234>)
 8008612:	e7e9      	b.n	80085e8 <_printf_i+0x170>
 8008614:	6823      	ldr	r3, [r4, #0]
 8008616:	f023 0320 	bic.w	r3, r3, #32
 800861a:	6023      	str	r3, [r4, #0]
 800861c:	e7f6      	b.n	800860c <_printf_i+0x194>
 800861e:	4616      	mov	r6, r2
 8008620:	e7bd      	b.n	800859e <_printf_i+0x126>
 8008622:	6833      	ldr	r3, [r6, #0]
 8008624:	6825      	ldr	r5, [r4, #0]
 8008626:	6961      	ldr	r1, [r4, #20]
 8008628:	1d18      	adds	r0, r3, #4
 800862a:	6030      	str	r0, [r6, #0]
 800862c:	062e      	lsls	r6, r5, #24
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	d501      	bpl.n	8008636 <_printf_i+0x1be>
 8008632:	6019      	str	r1, [r3, #0]
 8008634:	e002      	b.n	800863c <_printf_i+0x1c4>
 8008636:	0668      	lsls	r0, r5, #25
 8008638:	d5fb      	bpl.n	8008632 <_printf_i+0x1ba>
 800863a:	8019      	strh	r1, [r3, #0]
 800863c:	2300      	movs	r3, #0
 800863e:	6123      	str	r3, [r4, #16]
 8008640:	4616      	mov	r6, r2
 8008642:	e7bc      	b.n	80085be <_printf_i+0x146>
 8008644:	6833      	ldr	r3, [r6, #0]
 8008646:	1d1a      	adds	r2, r3, #4
 8008648:	6032      	str	r2, [r6, #0]
 800864a:	681e      	ldr	r6, [r3, #0]
 800864c:	6862      	ldr	r2, [r4, #4]
 800864e:	2100      	movs	r1, #0
 8008650:	4630      	mov	r0, r6
 8008652:	f7f7 fdbd 	bl	80001d0 <memchr>
 8008656:	b108      	cbz	r0, 800865c <_printf_i+0x1e4>
 8008658:	1b80      	subs	r0, r0, r6
 800865a:	6060      	str	r0, [r4, #4]
 800865c:	6863      	ldr	r3, [r4, #4]
 800865e:	6123      	str	r3, [r4, #16]
 8008660:	2300      	movs	r3, #0
 8008662:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008666:	e7aa      	b.n	80085be <_printf_i+0x146>
 8008668:	6923      	ldr	r3, [r4, #16]
 800866a:	4632      	mov	r2, r6
 800866c:	4649      	mov	r1, r9
 800866e:	4640      	mov	r0, r8
 8008670:	47d0      	blx	sl
 8008672:	3001      	adds	r0, #1
 8008674:	d0ad      	beq.n	80085d2 <_printf_i+0x15a>
 8008676:	6823      	ldr	r3, [r4, #0]
 8008678:	079b      	lsls	r3, r3, #30
 800867a:	d413      	bmi.n	80086a4 <_printf_i+0x22c>
 800867c:	68e0      	ldr	r0, [r4, #12]
 800867e:	9b03      	ldr	r3, [sp, #12]
 8008680:	4298      	cmp	r0, r3
 8008682:	bfb8      	it	lt
 8008684:	4618      	movlt	r0, r3
 8008686:	e7a6      	b.n	80085d6 <_printf_i+0x15e>
 8008688:	2301      	movs	r3, #1
 800868a:	4632      	mov	r2, r6
 800868c:	4649      	mov	r1, r9
 800868e:	4640      	mov	r0, r8
 8008690:	47d0      	blx	sl
 8008692:	3001      	adds	r0, #1
 8008694:	d09d      	beq.n	80085d2 <_printf_i+0x15a>
 8008696:	3501      	adds	r5, #1
 8008698:	68e3      	ldr	r3, [r4, #12]
 800869a:	9903      	ldr	r1, [sp, #12]
 800869c:	1a5b      	subs	r3, r3, r1
 800869e:	42ab      	cmp	r3, r5
 80086a0:	dcf2      	bgt.n	8008688 <_printf_i+0x210>
 80086a2:	e7eb      	b.n	800867c <_printf_i+0x204>
 80086a4:	2500      	movs	r5, #0
 80086a6:	f104 0619 	add.w	r6, r4, #25
 80086aa:	e7f5      	b.n	8008698 <_printf_i+0x220>
 80086ac:	0800ab42 	.word	0x0800ab42
 80086b0:	0800ab53 	.word	0x0800ab53

080086b4 <std>:
 80086b4:	2300      	movs	r3, #0
 80086b6:	b510      	push	{r4, lr}
 80086b8:	4604      	mov	r4, r0
 80086ba:	e9c0 3300 	strd	r3, r3, [r0]
 80086be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80086c2:	6083      	str	r3, [r0, #8]
 80086c4:	8181      	strh	r1, [r0, #12]
 80086c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80086c8:	81c2      	strh	r2, [r0, #14]
 80086ca:	6183      	str	r3, [r0, #24]
 80086cc:	4619      	mov	r1, r3
 80086ce:	2208      	movs	r2, #8
 80086d0:	305c      	adds	r0, #92	@ 0x5c
 80086d2:	f000 f916 	bl	8008902 <memset>
 80086d6:	4b0d      	ldr	r3, [pc, #52]	@ (800870c <std+0x58>)
 80086d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80086da:	4b0d      	ldr	r3, [pc, #52]	@ (8008710 <std+0x5c>)
 80086dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80086de:	4b0d      	ldr	r3, [pc, #52]	@ (8008714 <std+0x60>)
 80086e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80086e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008718 <std+0x64>)
 80086e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80086e6:	4b0d      	ldr	r3, [pc, #52]	@ (800871c <std+0x68>)
 80086e8:	6224      	str	r4, [r4, #32]
 80086ea:	429c      	cmp	r4, r3
 80086ec:	d006      	beq.n	80086fc <std+0x48>
 80086ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80086f2:	4294      	cmp	r4, r2
 80086f4:	d002      	beq.n	80086fc <std+0x48>
 80086f6:	33d0      	adds	r3, #208	@ 0xd0
 80086f8:	429c      	cmp	r4, r3
 80086fa:	d105      	bne.n	8008708 <std+0x54>
 80086fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008704:	f000 b988 	b.w	8008a18 <__retarget_lock_init_recursive>
 8008708:	bd10      	pop	{r4, pc}
 800870a:	bf00      	nop
 800870c:	0800887d 	.word	0x0800887d
 8008710:	0800889f 	.word	0x0800889f
 8008714:	080088d7 	.word	0x080088d7
 8008718:	080088fb 	.word	0x080088fb
 800871c:	200008ac 	.word	0x200008ac

08008720 <stdio_exit_handler>:
 8008720:	4a02      	ldr	r2, [pc, #8]	@ (800872c <stdio_exit_handler+0xc>)
 8008722:	4903      	ldr	r1, [pc, #12]	@ (8008730 <stdio_exit_handler+0x10>)
 8008724:	4803      	ldr	r0, [pc, #12]	@ (8008734 <stdio_exit_handler+0x14>)
 8008726:	f000 b869 	b.w	80087fc <_fwalk_sglue>
 800872a:	bf00      	nop
 800872c:	20000054 	.word	0x20000054
 8008730:	0800a37d 	.word	0x0800a37d
 8008734:	20000064 	.word	0x20000064

08008738 <cleanup_stdio>:
 8008738:	6841      	ldr	r1, [r0, #4]
 800873a:	4b0c      	ldr	r3, [pc, #48]	@ (800876c <cleanup_stdio+0x34>)
 800873c:	4299      	cmp	r1, r3
 800873e:	b510      	push	{r4, lr}
 8008740:	4604      	mov	r4, r0
 8008742:	d001      	beq.n	8008748 <cleanup_stdio+0x10>
 8008744:	f001 fe1a 	bl	800a37c <_fflush_r>
 8008748:	68a1      	ldr	r1, [r4, #8]
 800874a:	4b09      	ldr	r3, [pc, #36]	@ (8008770 <cleanup_stdio+0x38>)
 800874c:	4299      	cmp	r1, r3
 800874e:	d002      	beq.n	8008756 <cleanup_stdio+0x1e>
 8008750:	4620      	mov	r0, r4
 8008752:	f001 fe13 	bl	800a37c <_fflush_r>
 8008756:	68e1      	ldr	r1, [r4, #12]
 8008758:	4b06      	ldr	r3, [pc, #24]	@ (8008774 <cleanup_stdio+0x3c>)
 800875a:	4299      	cmp	r1, r3
 800875c:	d004      	beq.n	8008768 <cleanup_stdio+0x30>
 800875e:	4620      	mov	r0, r4
 8008760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008764:	f001 be0a 	b.w	800a37c <_fflush_r>
 8008768:	bd10      	pop	{r4, pc}
 800876a:	bf00      	nop
 800876c:	200008ac 	.word	0x200008ac
 8008770:	20000914 	.word	0x20000914
 8008774:	2000097c 	.word	0x2000097c

08008778 <global_stdio_init.part.0>:
 8008778:	b510      	push	{r4, lr}
 800877a:	4b0b      	ldr	r3, [pc, #44]	@ (80087a8 <global_stdio_init.part.0+0x30>)
 800877c:	4c0b      	ldr	r4, [pc, #44]	@ (80087ac <global_stdio_init.part.0+0x34>)
 800877e:	4a0c      	ldr	r2, [pc, #48]	@ (80087b0 <global_stdio_init.part.0+0x38>)
 8008780:	601a      	str	r2, [r3, #0]
 8008782:	4620      	mov	r0, r4
 8008784:	2200      	movs	r2, #0
 8008786:	2104      	movs	r1, #4
 8008788:	f7ff ff94 	bl	80086b4 <std>
 800878c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008790:	2201      	movs	r2, #1
 8008792:	2109      	movs	r1, #9
 8008794:	f7ff ff8e 	bl	80086b4 <std>
 8008798:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800879c:	2202      	movs	r2, #2
 800879e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087a2:	2112      	movs	r1, #18
 80087a4:	f7ff bf86 	b.w	80086b4 <std>
 80087a8:	200009e4 	.word	0x200009e4
 80087ac:	200008ac 	.word	0x200008ac
 80087b0:	08008721 	.word	0x08008721

080087b4 <__sfp_lock_acquire>:
 80087b4:	4801      	ldr	r0, [pc, #4]	@ (80087bc <__sfp_lock_acquire+0x8>)
 80087b6:	f000 b930 	b.w	8008a1a <__retarget_lock_acquire_recursive>
 80087ba:	bf00      	nop
 80087bc:	200009ed 	.word	0x200009ed

080087c0 <__sfp_lock_release>:
 80087c0:	4801      	ldr	r0, [pc, #4]	@ (80087c8 <__sfp_lock_release+0x8>)
 80087c2:	f000 b92b 	b.w	8008a1c <__retarget_lock_release_recursive>
 80087c6:	bf00      	nop
 80087c8:	200009ed 	.word	0x200009ed

080087cc <__sinit>:
 80087cc:	b510      	push	{r4, lr}
 80087ce:	4604      	mov	r4, r0
 80087d0:	f7ff fff0 	bl	80087b4 <__sfp_lock_acquire>
 80087d4:	6a23      	ldr	r3, [r4, #32]
 80087d6:	b11b      	cbz	r3, 80087e0 <__sinit+0x14>
 80087d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087dc:	f7ff bff0 	b.w	80087c0 <__sfp_lock_release>
 80087e0:	4b04      	ldr	r3, [pc, #16]	@ (80087f4 <__sinit+0x28>)
 80087e2:	6223      	str	r3, [r4, #32]
 80087e4:	4b04      	ldr	r3, [pc, #16]	@ (80087f8 <__sinit+0x2c>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d1f5      	bne.n	80087d8 <__sinit+0xc>
 80087ec:	f7ff ffc4 	bl	8008778 <global_stdio_init.part.0>
 80087f0:	e7f2      	b.n	80087d8 <__sinit+0xc>
 80087f2:	bf00      	nop
 80087f4:	08008739 	.word	0x08008739
 80087f8:	200009e4 	.word	0x200009e4

080087fc <_fwalk_sglue>:
 80087fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008800:	4607      	mov	r7, r0
 8008802:	4688      	mov	r8, r1
 8008804:	4614      	mov	r4, r2
 8008806:	2600      	movs	r6, #0
 8008808:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800880c:	f1b9 0901 	subs.w	r9, r9, #1
 8008810:	d505      	bpl.n	800881e <_fwalk_sglue+0x22>
 8008812:	6824      	ldr	r4, [r4, #0]
 8008814:	2c00      	cmp	r4, #0
 8008816:	d1f7      	bne.n	8008808 <_fwalk_sglue+0xc>
 8008818:	4630      	mov	r0, r6
 800881a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800881e:	89ab      	ldrh	r3, [r5, #12]
 8008820:	2b01      	cmp	r3, #1
 8008822:	d907      	bls.n	8008834 <_fwalk_sglue+0x38>
 8008824:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008828:	3301      	adds	r3, #1
 800882a:	d003      	beq.n	8008834 <_fwalk_sglue+0x38>
 800882c:	4629      	mov	r1, r5
 800882e:	4638      	mov	r0, r7
 8008830:	47c0      	blx	r8
 8008832:	4306      	orrs	r6, r0
 8008834:	3568      	adds	r5, #104	@ 0x68
 8008836:	e7e9      	b.n	800880c <_fwalk_sglue+0x10>

08008838 <siprintf>:
 8008838:	b40e      	push	{r1, r2, r3}
 800883a:	b510      	push	{r4, lr}
 800883c:	b09d      	sub	sp, #116	@ 0x74
 800883e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008840:	9002      	str	r0, [sp, #8]
 8008842:	9006      	str	r0, [sp, #24]
 8008844:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008848:	480a      	ldr	r0, [pc, #40]	@ (8008874 <siprintf+0x3c>)
 800884a:	9107      	str	r1, [sp, #28]
 800884c:	9104      	str	r1, [sp, #16]
 800884e:	490a      	ldr	r1, [pc, #40]	@ (8008878 <siprintf+0x40>)
 8008850:	f853 2b04 	ldr.w	r2, [r3], #4
 8008854:	9105      	str	r1, [sp, #20]
 8008856:	2400      	movs	r4, #0
 8008858:	a902      	add	r1, sp, #8
 800885a:	6800      	ldr	r0, [r0, #0]
 800885c:	9301      	str	r3, [sp, #4]
 800885e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008860:	f001 fc0c 	bl	800a07c <_svfiprintf_r>
 8008864:	9b02      	ldr	r3, [sp, #8]
 8008866:	701c      	strb	r4, [r3, #0]
 8008868:	b01d      	add	sp, #116	@ 0x74
 800886a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800886e:	b003      	add	sp, #12
 8008870:	4770      	bx	lr
 8008872:	bf00      	nop
 8008874:	20000060 	.word	0x20000060
 8008878:	ffff0208 	.word	0xffff0208

0800887c <__sread>:
 800887c:	b510      	push	{r4, lr}
 800887e:	460c      	mov	r4, r1
 8008880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008884:	f000 f87a 	bl	800897c <_read_r>
 8008888:	2800      	cmp	r0, #0
 800888a:	bfab      	itete	ge
 800888c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800888e:	89a3      	ldrhlt	r3, [r4, #12]
 8008890:	181b      	addge	r3, r3, r0
 8008892:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008896:	bfac      	ite	ge
 8008898:	6563      	strge	r3, [r4, #84]	@ 0x54
 800889a:	81a3      	strhlt	r3, [r4, #12]
 800889c:	bd10      	pop	{r4, pc}

0800889e <__swrite>:
 800889e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088a2:	461f      	mov	r7, r3
 80088a4:	898b      	ldrh	r3, [r1, #12]
 80088a6:	05db      	lsls	r3, r3, #23
 80088a8:	4605      	mov	r5, r0
 80088aa:	460c      	mov	r4, r1
 80088ac:	4616      	mov	r6, r2
 80088ae:	d505      	bpl.n	80088bc <__swrite+0x1e>
 80088b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088b4:	2302      	movs	r3, #2
 80088b6:	2200      	movs	r2, #0
 80088b8:	f000 f84e 	bl	8008958 <_lseek_r>
 80088bc:	89a3      	ldrh	r3, [r4, #12]
 80088be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80088c6:	81a3      	strh	r3, [r4, #12]
 80088c8:	4632      	mov	r2, r6
 80088ca:	463b      	mov	r3, r7
 80088cc:	4628      	mov	r0, r5
 80088ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088d2:	f000 b865 	b.w	80089a0 <_write_r>

080088d6 <__sseek>:
 80088d6:	b510      	push	{r4, lr}
 80088d8:	460c      	mov	r4, r1
 80088da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088de:	f000 f83b 	bl	8008958 <_lseek_r>
 80088e2:	1c43      	adds	r3, r0, #1
 80088e4:	89a3      	ldrh	r3, [r4, #12]
 80088e6:	bf15      	itete	ne
 80088e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80088ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80088ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80088f2:	81a3      	strheq	r3, [r4, #12]
 80088f4:	bf18      	it	ne
 80088f6:	81a3      	strhne	r3, [r4, #12]
 80088f8:	bd10      	pop	{r4, pc}

080088fa <__sclose>:
 80088fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088fe:	f000 b81b 	b.w	8008938 <_close_r>

08008902 <memset>:
 8008902:	4402      	add	r2, r0
 8008904:	4603      	mov	r3, r0
 8008906:	4293      	cmp	r3, r2
 8008908:	d100      	bne.n	800890c <memset+0xa>
 800890a:	4770      	bx	lr
 800890c:	f803 1b01 	strb.w	r1, [r3], #1
 8008910:	e7f9      	b.n	8008906 <memset+0x4>

08008912 <strcat>:
 8008912:	b510      	push	{r4, lr}
 8008914:	4602      	mov	r2, r0
 8008916:	7814      	ldrb	r4, [r2, #0]
 8008918:	4613      	mov	r3, r2
 800891a:	3201      	adds	r2, #1
 800891c:	2c00      	cmp	r4, #0
 800891e:	d1fa      	bne.n	8008916 <strcat+0x4>
 8008920:	3b01      	subs	r3, #1
 8008922:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008926:	f803 2f01 	strb.w	r2, [r3, #1]!
 800892a:	2a00      	cmp	r2, #0
 800892c:	d1f9      	bne.n	8008922 <strcat+0x10>
 800892e:	bd10      	pop	{r4, pc}

08008930 <_localeconv_r>:
 8008930:	4800      	ldr	r0, [pc, #0]	@ (8008934 <_localeconv_r+0x4>)
 8008932:	4770      	bx	lr
 8008934:	200001a0 	.word	0x200001a0

08008938 <_close_r>:
 8008938:	b538      	push	{r3, r4, r5, lr}
 800893a:	4d06      	ldr	r5, [pc, #24]	@ (8008954 <_close_r+0x1c>)
 800893c:	2300      	movs	r3, #0
 800893e:	4604      	mov	r4, r0
 8008940:	4608      	mov	r0, r1
 8008942:	602b      	str	r3, [r5, #0]
 8008944:	f7f9 fadc 	bl	8001f00 <_close>
 8008948:	1c43      	adds	r3, r0, #1
 800894a:	d102      	bne.n	8008952 <_close_r+0x1a>
 800894c:	682b      	ldr	r3, [r5, #0]
 800894e:	b103      	cbz	r3, 8008952 <_close_r+0x1a>
 8008950:	6023      	str	r3, [r4, #0]
 8008952:	bd38      	pop	{r3, r4, r5, pc}
 8008954:	200009e8 	.word	0x200009e8

08008958 <_lseek_r>:
 8008958:	b538      	push	{r3, r4, r5, lr}
 800895a:	4d07      	ldr	r5, [pc, #28]	@ (8008978 <_lseek_r+0x20>)
 800895c:	4604      	mov	r4, r0
 800895e:	4608      	mov	r0, r1
 8008960:	4611      	mov	r1, r2
 8008962:	2200      	movs	r2, #0
 8008964:	602a      	str	r2, [r5, #0]
 8008966:	461a      	mov	r2, r3
 8008968:	f7f9 faf1 	bl	8001f4e <_lseek>
 800896c:	1c43      	adds	r3, r0, #1
 800896e:	d102      	bne.n	8008976 <_lseek_r+0x1e>
 8008970:	682b      	ldr	r3, [r5, #0]
 8008972:	b103      	cbz	r3, 8008976 <_lseek_r+0x1e>
 8008974:	6023      	str	r3, [r4, #0]
 8008976:	bd38      	pop	{r3, r4, r5, pc}
 8008978:	200009e8 	.word	0x200009e8

0800897c <_read_r>:
 800897c:	b538      	push	{r3, r4, r5, lr}
 800897e:	4d07      	ldr	r5, [pc, #28]	@ (800899c <_read_r+0x20>)
 8008980:	4604      	mov	r4, r0
 8008982:	4608      	mov	r0, r1
 8008984:	4611      	mov	r1, r2
 8008986:	2200      	movs	r2, #0
 8008988:	602a      	str	r2, [r5, #0]
 800898a:	461a      	mov	r2, r3
 800898c:	f7f9 fa7f 	bl	8001e8e <_read>
 8008990:	1c43      	adds	r3, r0, #1
 8008992:	d102      	bne.n	800899a <_read_r+0x1e>
 8008994:	682b      	ldr	r3, [r5, #0]
 8008996:	b103      	cbz	r3, 800899a <_read_r+0x1e>
 8008998:	6023      	str	r3, [r4, #0]
 800899a:	bd38      	pop	{r3, r4, r5, pc}
 800899c:	200009e8 	.word	0x200009e8

080089a0 <_write_r>:
 80089a0:	b538      	push	{r3, r4, r5, lr}
 80089a2:	4d07      	ldr	r5, [pc, #28]	@ (80089c0 <_write_r+0x20>)
 80089a4:	4604      	mov	r4, r0
 80089a6:	4608      	mov	r0, r1
 80089a8:	4611      	mov	r1, r2
 80089aa:	2200      	movs	r2, #0
 80089ac:	602a      	str	r2, [r5, #0]
 80089ae:	461a      	mov	r2, r3
 80089b0:	f7f9 fa8a 	bl	8001ec8 <_write>
 80089b4:	1c43      	adds	r3, r0, #1
 80089b6:	d102      	bne.n	80089be <_write_r+0x1e>
 80089b8:	682b      	ldr	r3, [r5, #0]
 80089ba:	b103      	cbz	r3, 80089be <_write_r+0x1e>
 80089bc:	6023      	str	r3, [r4, #0]
 80089be:	bd38      	pop	{r3, r4, r5, pc}
 80089c0:	200009e8 	.word	0x200009e8

080089c4 <__errno>:
 80089c4:	4b01      	ldr	r3, [pc, #4]	@ (80089cc <__errno+0x8>)
 80089c6:	6818      	ldr	r0, [r3, #0]
 80089c8:	4770      	bx	lr
 80089ca:	bf00      	nop
 80089cc:	20000060 	.word	0x20000060

080089d0 <__libc_init_array>:
 80089d0:	b570      	push	{r4, r5, r6, lr}
 80089d2:	4d0d      	ldr	r5, [pc, #52]	@ (8008a08 <__libc_init_array+0x38>)
 80089d4:	4c0d      	ldr	r4, [pc, #52]	@ (8008a0c <__libc_init_array+0x3c>)
 80089d6:	1b64      	subs	r4, r4, r5
 80089d8:	10a4      	asrs	r4, r4, #2
 80089da:	2600      	movs	r6, #0
 80089dc:	42a6      	cmp	r6, r4
 80089de:	d109      	bne.n	80089f4 <__libc_init_array+0x24>
 80089e0:	4d0b      	ldr	r5, [pc, #44]	@ (8008a10 <__libc_init_array+0x40>)
 80089e2:	4c0c      	ldr	r4, [pc, #48]	@ (8008a14 <__libc_init_array+0x44>)
 80089e4:	f002 f868 	bl	800aab8 <_init>
 80089e8:	1b64      	subs	r4, r4, r5
 80089ea:	10a4      	asrs	r4, r4, #2
 80089ec:	2600      	movs	r6, #0
 80089ee:	42a6      	cmp	r6, r4
 80089f0:	d105      	bne.n	80089fe <__libc_init_array+0x2e>
 80089f2:	bd70      	pop	{r4, r5, r6, pc}
 80089f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80089f8:	4798      	blx	r3
 80089fa:	3601      	adds	r6, #1
 80089fc:	e7ee      	b.n	80089dc <__libc_init_array+0xc>
 80089fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a02:	4798      	blx	r3
 8008a04:	3601      	adds	r6, #1
 8008a06:	e7f2      	b.n	80089ee <__libc_init_array+0x1e>
 8008a08:	0800aeac 	.word	0x0800aeac
 8008a0c:	0800aeac 	.word	0x0800aeac
 8008a10:	0800aeac 	.word	0x0800aeac
 8008a14:	0800aeb0 	.word	0x0800aeb0

08008a18 <__retarget_lock_init_recursive>:
 8008a18:	4770      	bx	lr

08008a1a <__retarget_lock_acquire_recursive>:
 8008a1a:	4770      	bx	lr

08008a1c <__retarget_lock_release_recursive>:
 8008a1c:	4770      	bx	lr

08008a1e <quorem>:
 8008a1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a22:	6903      	ldr	r3, [r0, #16]
 8008a24:	690c      	ldr	r4, [r1, #16]
 8008a26:	42a3      	cmp	r3, r4
 8008a28:	4607      	mov	r7, r0
 8008a2a:	db7e      	blt.n	8008b2a <quorem+0x10c>
 8008a2c:	3c01      	subs	r4, #1
 8008a2e:	f101 0814 	add.w	r8, r1, #20
 8008a32:	00a3      	lsls	r3, r4, #2
 8008a34:	f100 0514 	add.w	r5, r0, #20
 8008a38:	9300      	str	r3, [sp, #0]
 8008a3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a3e:	9301      	str	r3, [sp, #4]
 8008a40:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008a44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a48:	3301      	adds	r3, #1
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008a50:	fbb2 f6f3 	udiv	r6, r2, r3
 8008a54:	d32e      	bcc.n	8008ab4 <quorem+0x96>
 8008a56:	f04f 0a00 	mov.w	sl, #0
 8008a5a:	46c4      	mov	ip, r8
 8008a5c:	46ae      	mov	lr, r5
 8008a5e:	46d3      	mov	fp, sl
 8008a60:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008a64:	b298      	uxth	r0, r3
 8008a66:	fb06 a000 	mla	r0, r6, r0, sl
 8008a6a:	0c02      	lsrs	r2, r0, #16
 8008a6c:	0c1b      	lsrs	r3, r3, #16
 8008a6e:	fb06 2303 	mla	r3, r6, r3, r2
 8008a72:	f8de 2000 	ldr.w	r2, [lr]
 8008a76:	b280      	uxth	r0, r0
 8008a78:	b292      	uxth	r2, r2
 8008a7a:	1a12      	subs	r2, r2, r0
 8008a7c:	445a      	add	r2, fp
 8008a7e:	f8de 0000 	ldr.w	r0, [lr]
 8008a82:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008a86:	b29b      	uxth	r3, r3
 8008a88:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008a8c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008a90:	b292      	uxth	r2, r2
 8008a92:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008a96:	45e1      	cmp	r9, ip
 8008a98:	f84e 2b04 	str.w	r2, [lr], #4
 8008a9c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008aa0:	d2de      	bcs.n	8008a60 <quorem+0x42>
 8008aa2:	9b00      	ldr	r3, [sp, #0]
 8008aa4:	58eb      	ldr	r3, [r5, r3]
 8008aa6:	b92b      	cbnz	r3, 8008ab4 <quorem+0x96>
 8008aa8:	9b01      	ldr	r3, [sp, #4]
 8008aaa:	3b04      	subs	r3, #4
 8008aac:	429d      	cmp	r5, r3
 8008aae:	461a      	mov	r2, r3
 8008ab0:	d32f      	bcc.n	8008b12 <quorem+0xf4>
 8008ab2:	613c      	str	r4, [r7, #16]
 8008ab4:	4638      	mov	r0, r7
 8008ab6:	f001 f97d 	bl	8009db4 <__mcmp>
 8008aba:	2800      	cmp	r0, #0
 8008abc:	db25      	blt.n	8008b0a <quorem+0xec>
 8008abe:	4629      	mov	r1, r5
 8008ac0:	2000      	movs	r0, #0
 8008ac2:	f858 2b04 	ldr.w	r2, [r8], #4
 8008ac6:	f8d1 c000 	ldr.w	ip, [r1]
 8008aca:	fa1f fe82 	uxth.w	lr, r2
 8008ace:	fa1f f38c 	uxth.w	r3, ip
 8008ad2:	eba3 030e 	sub.w	r3, r3, lr
 8008ad6:	4403      	add	r3, r0
 8008ad8:	0c12      	lsrs	r2, r2, #16
 8008ada:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008ade:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ae8:	45c1      	cmp	r9, r8
 8008aea:	f841 3b04 	str.w	r3, [r1], #4
 8008aee:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008af2:	d2e6      	bcs.n	8008ac2 <quorem+0xa4>
 8008af4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008af8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008afc:	b922      	cbnz	r2, 8008b08 <quorem+0xea>
 8008afe:	3b04      	subs	r3, #4
 8008b00:	429d      	cmp	r5, r3
 8008b02:	461a      	mov	r2, r3
 8008b04:	d30b      	bcc.n	8008b1e <quorem+0x100>
 8008b06:	613c      	str	r4, [r7, #16]
 8008b08:	3601      	adds	r6, #1
 8008b0a:	4630      	mov	r0, r6
 8008b0c:	b003      	add	sp, #12
 8008b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b12:	6812      	ldr	r2, [r2, #0]
 8008b14:	3b04      	subs	r3, #4
 8008b16:	2a00      	cmp	r2, #0
 8008b18:	d1cb      	bne.n	8008ab2 <quorem+0x94>
 8008b1a:	3c01      	subs	r4, #1
 8008b1c:	e7c6      	b.n	8008aac <quorem+0x8e>
 8008b1e:	6812      	ldr	r2, [r2, #0]
 8008b20:	3b04      	subs	r3, #4
 8008b22:	2a00      	cmp	r2, #0
 8008b24:	d1ef      	bne.n	8008b06 <quorem+0xe8>
 8008b26:	3c01      	subs	r4, #1
 8008b28:	e7ea      	b.n	8008b00 <quorem+0xe2>
 8008b2a:	2000      	movs	r0, #0
 8008b2c:	e7ee      	b.n	8008b0c <quorem+0xee>
	...

08008b30 <_dtoa_r>:
 8008b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b34:	69c7      	ldr	r7, [r0, #28]
 8008b36:	b097      	sub	sp, #92	@ 0x5c
 8008b38:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008b3c:	ec55 4b10 	vmov	r4, r5, d0
 8008b40:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008b42:	9107      	str	r1, [sp, #28]
 8008b44:	4681      	mov	r9, r0
 8008b46:	920c      	str	r2, [sp, #48]	@ 0x30
 8008b48:	9311      	str	r3, [sp, #68]	@ 0x44
 8008b4a:	b97f      	cbnz	r7, 8008b6c <_dtoa_r+0x3c>
 8008b4c:	2010      	movs	r0, #16
 8008b4e:	f000 fe09 	bl	8009764 <malloc>
 8008b52:	4602      	mov	r2, r0
 8008b54:	f8c9 001c 	str.w	r0, [r9, #28]
 8008b58:	b920      	cbnz	r0, 8008b64 <_dtoa_r+0x34>
 8008b5a:	4ba9      	ldr	r3, [pc, #676]	@ (8008e00 <_dtoa_r+0x2d0>)
 8008b5c:	21ef      	movs	r1, #239	@ 0xef
 8008b5e:	48a9      	ldr	r0, [pc, #676]	@ (8008e04 <_dtoa_r+0x2d4>)
 8008b60:	f001 fc6c 	bl	800a43c <__assert_func>
 8008b64:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008b68:	6007      	str	r7, [r0, #0]
 8008b6a:	60c7      	str	r7, [r0, #12]
 8008b6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008b70:	6819      	ldr	r1, [r3, #0]
 8008b72:	b159      	cbz	r1, 8008b8c <_dtoa_r+0x5c>
 8008b74:	685a      	ldr	r2, [r3, #4]
 8008b76:	604a      	str	r2, [r1, #4]
 8008b78:	2301      	movs	r3, #1
 8008b7a:	4093      	lsls	r3, r2
 8008b7c:	608b      	str	r3, [r1, #8]
 8008b7e:	4648      	mov	r0, r9
 8008b80:	f000 fee6 	bl	8009950 <_Bfree>
 8008b84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	601a      	str	r2, [r3, #0]
 8008b8c:	1e2b      	subs	r3, r5, #0
 8008b8e:	bfb9      	ittee	lt
 8008b90:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008b94:	9305      	strlt	r3, [sp, #20]
 8008b96:	2300      	movge	r3, #0
 8008b98:	6033      	strge	r3, [r6, #0]
 8008b9a:	9f05      	ldr	r7, [sp, #20]
 8008b9c:	4b9a      	ldr	r3, [pc, #616]	@ (8008e08 <_dtoa_r+0x2d8>)
 8008b9e:	bfbc      	itt	lt
 8008ba0:	2201      	movlt	r2, #1
 8008ba2:	6032      	strlt	r2, [r6, #0]
 8008ba4:	43bb      	bics	r3, r7
 8008ba6:	d112      	bne.n	8008bce <_dtoa_r+0x9e>
 8008ba8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008baa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008bae:	6013      	str	r3, [r2, #0]
 8008bb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008bb4:	4323      	orrs	r3, r4
 8008bb6:	f000 855a 	beq.w	800966e <_dtoa_r+0xb3e>
 8008bba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008bbc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008e1c <_dtoa_r+0x2ec>
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	f000 855c 	beq.w	800967e <_dtoa_r+0xb4e>
 8008bc6:	f10a 0303 	add.w	r3, sl, #3
 8008bca:	f000 bd56 	b.w	800967a <_dtoa_r+0xb4a>
 8008bce:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	ec51 0b17 	vmov	r0, r1, d7
 8008bd8:	2300      	movs	r3, #0
 8008bda:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008bde:	f7f7 ff73 	bl	8000ac8 <__aeabi_dcmpeq>
 8008be2:	4680      	mov	r8, r0
 8008be4:	b158      	cbz	r0, 8008bfe <_dtoa_r+0xce>
 8008be6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008be8:	2301      	movs	r3, #1
 8008bea:	6013      	str	r3, [r2, #0]
 8008bec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008bee:	b113      	cbz	r3, 8008bf6 <_dtoa_r+0xc6>
 8008bf0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008bf2:	4b86      	ldr	r3, [pc, #536]	@ (8008e0c <_dtoa_r+0x2dc>)
 8008bf4:	6013      	str	r3, [r2, #0]
 8008bf6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008e20 <_dtoa_r+0x2f0>
 8008bfa:	f000 bd40 	b.w	800967e <_dtoa_r+0xb4e>
 8008bfe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008c02:	aa14      	add	r2, sp, #80	@ 0x50
 8008c04:	a915      	add	r1, sp, #84	@ 0x54
 8008c06:	4648      	mov	r0, r9
 8008c08:	f001 f984 	bl	8009f14 <__d2b>
 8008c0c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008c10:	9002      	str	r0, [sp, #8]
 8008c12:	2e00      	cmp	r6, #0
 8008c14:	d078      	beq.n	8008d08 <_dtoa_r+0x1d8>
 8008c16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c18:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008c1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008c24:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008c28:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008c2c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008c30:	4619      	mov	r1, r3
 8008c32:	2200      	movs	r2, #0
 8008c34:	4b76      	ldr	r3, [pc, #472]	@ (8008e10 <_dtoa_r+0x2e0>)
 8008c36:	f7f7 fb27 	bl	8000288 <__aeabi_dsub>
 8008c3a:	a36b      	add	r3, pc, #428	@ (adr r3, 8008de8 <_dtoa_r+0x2b8>)
 8008c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c40:	f7f7 fcda 	bl	80005f8 <__aeabi_dmul>
 8008c44:	a36a      	add	r3, pc, #424	@ (adr r3, 8008df0 <_dtoa_r+0x2c0>)
 8008c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c4a:	f7f7 fb1f 	bl	800028c <__adddf3>
 8008c4e:	4604      	mov	r4, r0
 8008c50:	4630      	mov	r0, r6
 8008c52:	460d      	mov	r5, r1
 8008c54:	f7f7 fc66 	bl	8000524 <__aeabi_i2d>
 8008c58:	a367      	add	r3, pc, #412	@ (adr r3, 8008df8 <_dtoa_r+0x2c8>)
 8008c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5e:	f7f7 fccb 	bl	80005f8 <__aeabi_dmul>
 8008c62:	4602      	mov	r2, r0
 8008c64:	460b      	mov	r3, r1
 8008c66:	4620      	mov	r0, r4
 8008c68:	4629      	mov	r1, r5
 8008c6a:	f7f7 fb0f 	bl	800028c <__adddf3>
 8008c6e:	4604      	mov	r4, r0
 8008c70:	460d      	mov	r5, r1
 8008c72:	f7f7 ff71 	bl	8000b58 <__aeabi_d2iz>
 8008c76:	2200      	movs	r2, #0
 8008c78:	4607      	mov	r7, r0
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	4620      	mov	r0, r4
 8008c7e:	4629      	mov	r1, r5
 8008c80:	f7f7 ff2c 	bl	8000adc <__aeabi_dcmplt>
 8008c84:	b140      	cbz	r0, 8008c98 <_dtoa_r+0x168>
 8008c86:	4638      	mov	r0, r7
 8008c88:	f7f7 fc4c 	bl	8000524 <__aeabi_i2d>
 8008c8c:	4622      	mov	r2, r4
 8008c8e:	462b      	mov	r3, r5
 8008c90:	f7f7 ff1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c94:	b900      	cbnz	r0, 8008c98 <_dtoa_r+0x168>
 8008c96:	3f01      	subs	r7, #1
 8008c98:	2f16      	cmp	r7, #22
 8008c9a:	d852      	bhi.n	8008d42 <_dtoa_r+0x212>
 8008c9c:	4b5d      	ldr	r3, [pc, #372]	@ (8008e14 <_dtoa_r+0x2e4>)
 8008c9e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ca6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008caa:	f7f7 ff17 	bl	8000adc <__aeabi_dcmplt>
 8008cae:	2800      	cmp	r0, #0
 8008cb0:	d049      	beq.n	8008d46 <_dtoa_r+0x216>
 8008cb2:	3f01      	subs	r7, #1
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	9310      	str	r3, [sp, #64]	@ 0x40
 8008cb8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008cba:	1b9b      	subs	r3, r3, r6
 8008cbc:	1e5a      	subs	r2, r3, #1
 8008cbe:	bf45      	ittet	mi
 8008cc0:	f1c3 0301 	rsbmi	r3, r3, #1
 8008cc4:	9300      	strmi	r3, [sp, #0]
 8008cc6:	2300      	movpl	r3, #0
 8008cc8:	2300      	movmi	r3, #0
 8008cca:	9206      	str	r2, [sp, #24]
 8008ccc:	bf54      	ite	pl
 8008cce:	9300      	strpl	r3, [sp, #0]
 8008cd0:	9306      	strmi	r3, [sp, #24]
 8008cd2:	2f00      	cmp	r7, #0
 8008cd4:	db39      	blt.n	8008d4a <_dtoa_r+0x21a>
 8008cd6:	9b06      	ldr	r3, [sp, #24]
 8008cd8:	970d      	str	r7, [sp, #52]	@ 0x34
 8008cda:	443b      	add	r3, r7
 8008cdc:	9306      	str	r3, [sp, #24]
 8008cde:	2300      	movs	r3, #0
 8008ce0:	9308      	str	r3, [sp, #32]
 8008ce2:	9b07      	ldr	r3, [sp, #28]
 8008ce4:	2b09      	cmp	r3, #9
 8008ce6:	d863      	bhi.n	8008db0 <_dtoa_r+0x280>
 8008ce8:	2b05      	cmp	r3, #5
 8008cea:	bfc4      	itt	gt
 8008cec:	3b04      	subgt	r3, #4
 8008cee:	9307      	strgt	r3, [sp, #28]
 8008cf0:	9b07      	ldr	r3, [sp, #28]
 8008cf2:	f1a3 0302 	sub.w	r3, r3, #2
 8008cf6:	bfcc      	ite	gt
 8008cf8:	2400      	movgt	r4, #0
 8008cfa:	2401      	movle	r4, #1
 8008cfc:	2b03      	cmp	r3, #3
 8008cfe:	d863      	bhi.n	8008dc8 <_dtoa_r+0x298>
 8008d00:	e8df f003 	tbb	[pc, r3]
 8008d04:	2b375452 	.word	0x2b375452
 8008d08:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008d0c:	441e      	add	r6, r3
 8008d0e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008d12:	2b20      	cmp	r3, #32
 8008d14:	bfc1      	itttt	gt
 8008d16:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008d1a:	409f      	lslgt	r7, r3
 8008d1c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008d20:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008d24:	bfd6      	itet	le
 8008d26:	f1c3 0320 	rsble	r3, r3, #32
 8008d2a:	ea47 0003 	orrgt.w	r0, r7, r3
 8008d2e:	fa04 f003 	lslle.w	r0, r4, r3
 8008d32:	f7f7 fbe7 	bl	8000504 <__aeabi_ui2d>
 8008d36:	2201      	movs	r2, #1
 8008d38:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008d3c:	3e01      	subs	r6, #1
 8008d3e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008d40:	e776      	b.n	8008c30 <_dtoa_r+0x100>
 8008d42:	2301      	movs	r3, #1
 8008d44:	e7b7      	b.n	8008cb6 <_dtoa_r+0x186>
 8008d46:	9010      	str	r0, [sp, #64]	@ 0x40
 8008d48:	e7b6      	b.n	8008cb8 <_dtoa_r+0x188>
 8008d4a:	9b00      	ldr	r3, [sp, #0]
 8008d4c:	1bdb      	subs	r3, r3, r7
 8008d4e:	9300      	str	r3, [sp, #0]
 8008d50:	427b      	negs	r3, r7
 8008d52:	9308      	str	r3, [sp, #32]
 8008d54:	2300      	movs	r3, #0
 8008d56:	930d      	str	r3, [sp, #52]	@ 0x34
 8008d58:	e7c3      	b.n	8008ce2 <_dtoa_r+0x1b2>
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d5e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008d60:	eb07 0b03 	add.w	fp, r7, r3
 8008d64:	f10b 0301 	add.w	r3, fp, #1
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	9303      	str	r3, [sp, #12]
 8008d6c:	bfb8      	it	lt
 8008d6e:	2301      	movlt	r3, #1
 8008d70:	e006      	b.n	8008d80 <_dtoa_r+0x250>
 8008d72:	2301      	movs	r3, #1
 8008d74:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	dd28      	ble.n	8008dce <_dtoa_r+0x29e>
 8008d7c:	469b      	mov	fp, r3
 8008d7e:	9303      	str	r3, [sp, #12]
 8008d80:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008d84:	2100      	movs	r1, #0
 8008d86:	2204      	movs	r2, #4
 8008d88:	f102 0514 	add.w	r5, r2, #20
 8008d8c:	429d      	cmp	r5, r3
 8008d8e:	d926      	bls.n	8008dde <_dtoa_r+0x2ae>
 8008d90:	6041      	str	r1, [r0, #4]
 8008d92:	4648      	mov	r0, r9
 8008d94:	f000 fd9c 	bl	80098d0 <_Balloc>
 8008d98:	4682      	mov	sl, r0
 8008d9a:	2800      	cmp	r0, #0
 8008d9c:	d142      	bne.n	8008e24 <_dtoa_r+0x2f4>
 8008d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8008e18 <_dtoa_r+0x2e8>)
 8008da0:	4602      	mov	r2, r0
 8008da2:	f240 11af 	movw	r1, #431	@ 0x1af
 8008da6:	e6da      	b.n	8008b5e <_dtoa_r+0x2e>
 8008da8:	2300      	movs	r3, #0
 8008daa:	e7e3      	b.n	8008d74 <_dtoa_r+0x244>
 8008dac:	2300      	movs	r3, #0
 8008dae:	e7d5      	b.n	8008d5c <_dtoa_r+0x22c>
 8008db0:	2401      	movs	r4, #1
 8008db2:	2300      	movs	r3, #0
 8008db4:	9307      	str	r3, [sp, #28]
 8008db6:	9409      	str	r4, [sp, #36]	@ 0x24
 8008db8:	f04f 3bff 	mov.w	fp, #4294967295
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f8cd b00c 	str.w	fp, [sp, #12]
 8008dc2:	2312      	movs	r3, #18
 8008dc4:	920c      	str	r2, [sp, #48]	@ 0x30
 8008dc6:	e7db      	b.n	8008d80 <_dtoa_r+0x250>
 8008dc8:	2301      	movs	r3, #1
 8008dca:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dcc:	e7f4      	b.n	8008db8 <_dtoa_r+0x288>
 8008dce:	f04f 0b01 	mov.w	fp, #1
 8008dd2:	f8cd b00c 	str.w	fp, [sp, #12]
 8008dd6:	465b      	mov	r3, fp
 8008dd8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008ddc:	e7d0      	b.n	8008d80 <_dtoa_r+0x250>
 8008dde:	3101      	adds	r1, #1
 8008de0:	0052      	lsls	r2, r2, #1
 8008de2:	e7d1      	b.n	8008d88 <_dtoa_r+0x258>
 8008de4:	f3af 8000 	nop.w
 8008de8:	636f4361 	.word	0x636f4361
 8008dec:	3fd287a7 	.word	0x3fd287a7
 8008df0:	8b60c8b3 	.word	0x8b60c8b3
 8008df4:	3fc68a28 	.word	0x3fc68a28
 8008df8:	509f79fb 	.word	0x509f79fb
 8008dfc:	3fd34413 	.word	0x3fd34413
 8008e00:	0800ab71 	.word	0x0800ab71
 8008e04:	0800ab88 	.word	0x0800ab88
 8008e08:	7ff00000 	.word	0x7ff00000
 8008e0c:	0800ab41 	.word	0x0800ab41
 8008e10:	3ff80000 	.word	0x3ff80000
 8008e14:	0800acd8 	.word	0x0800acd8
 8008e18:	0800abe0 	.word	0x0800abe0
 8008e1c:	0800ab6d 	.word	0x0800ab6d
 8008e20:	0800ab40 	.word	0x0800ab40
 8008e24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008e28:	6018      	str	r0, [r3, #0]
 8008e2a:	9b03      	ldr	r3, [sp, #12]
 8008e2c:	2b0e      	cmp	r3, #14
 8008e2e:	f200 80a1 	bhi.w	8008f74 <_dtoa_r+0x444>
 8008e32:	2c00      	cmp	r4, #0
 8008e34:	f000 809e 	beq.w	8008f74 <_dtoa_r+0x444>
 8008e38:	2f00      	cmp	r7, #0
 8008e3a:	dd33      	ble.n	8008ea4 <_dtoa_r+0x374>
 8008e3c:	4b9c      	ldr	r3, [pc, #624]	@ (80090b0 <_dtoa_r+0x580>)
 8008e3e:	f007 020f 	and.w	r2, r7, #15
 8008e42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e46:	ed93 7b00 	vldr	d7, [r3]
 8008e4a:	05f8      	lsls	r0, r7, #23
 8008e4c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008e50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008e54:	d516      	bpl.n	8008e84 <_dtoa_r+0x354>
 8008e56:	4b97      	ldr	r3, [pc, #604]	@ (80090b4 <_dtoa_r+0x584>)
 8008e58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008e5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008e60:	f7f7 fcf4 	bl	800084c <__aeabi_ddiv>
 8008e64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e68:	f004 040f 	and.w	r4, r4, #15
 8008e6c:	2603      	movs	r6, #3
 8008e6e:	4d91      	ldr	r5, [pc, #580]	@ (80090b4 <_dtoa_r+0x584>)
 8008e70:	b954      	cbnz	r4, 8008e88 <_dtoa_r+0x358>
 8008e72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008e76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e7a:	f7f7 fce7 	bl	800084c <__aeabi_ddiv>
 8008e7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e82:	e028      	b.n	8008ed6 <_dtoa_r+0x3a6>
 8008e84:	2602      	movs	r6, #2
 8008e86:	e7f2      	b.n	8008e6e <_dtoa_r+0x33e>
 8008e88:	07e1      	lsls	r1, r4, #31
 8008e8a:	d508      	bpl.n	8008e9e <_dtoa_r+0x36e>
 8008e8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008e90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008e94:	f7f7 fbb0 	bl	80005f8 <__aeabi_dmul>
 8008e98:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008e9c:	3601      	adds	r6, #1
 8008e9e:	1064      	asrs	r4, r4, #1
 8008ea0:	3508      	adds	r5, #8
 8008ea2:	e7e5      	b.n	8008e70 <_dtoa_r+0x340>
 8008ea4:	f000 80af 	beq.w	8009006 <_dtoa_r+0x4d6>
 8008ea8:	427c      	negs	r4, r7
 8008eaa:	4b81      	ldr	r3, [pc, #516]	@ (80090b0 <_dtoa_r+0x580>)
 8008eac:	4d81      	ldr	r5, [pc, #516]	@ (80090b4 <_dtoa_r+0x584>)
 8008eae:	f004 020f 	and.w	r2, r4, #15
 8008eb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008ebe:	f7f7 fb9b 	bl	80005f8 <__aeabi_dmul>
 8008ec2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ec6:	1124      	asrs	r4, r4, #4
 8008ec8:	2300      	movs	r3, #0
 8008eca:	2602      	movs	r6, #2
 8008ecc:	2c00      	cmp	r4, #0
 8008ece:	f040 808f 	bne.w	8008ff0 <_dtoa_r+0x4c0>
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d1d3      	bne.n	8008e7e <_dtoa_r+0x34e>
 8008ed6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008ed8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	f000 8094 	beq.w	800900a <_dtoa_r+0x4da>
 8008ee2:	4b75      	ldr	r3, [pc, #468]	@ (80090b8 <_dtoa_r+0x588>)
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	4620      	mov	r0, r4
 8008ee8:	4629      	mov	r1, r5
 8008eea:	f7f7 fdf7 	bl	8000adc <__aeabi_dcmplt>
 8008eee:	2800      	cmp	r0, #0
 8008ef0:	f000 808b 	beq.w	800900a <_dtoa_r+0x4da>
 8008ef4:	9b03      	ldr	r3, [sp, #12]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	f000 8087 	beq.w	800900a <_dtoa_r+0x4da>
 8008efc:	f1bb 0f00 	cmp.w	fp, #0
 8008f00:	dd34      	ble.n	8008f6c <_dtoa_r+0x43c>
 8008f02:	4620      	mov	r0, r4
 8008f04:	4b6d      	ldr	r3, [pc, #436]	@ (80090bc <_dtoa_r+0x58c>)
 8008f06:	2200      	movs	r2, #0
 8008f08:	4629      	mov	r1, r5
 8008f0a:	f7f7 fb75 	bl	80005f8 <__aeabi_dmul>
 8008f0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f12:	f107 38ff 	add.w	r8, r7, #4294967295
 8008f16:	3601      	adds	r6, #1
 8008f18:	465c      	mov	r4, fp
 8008f1a:	4630      	mov	r0, r6
 8008f1c:	f7f7 fb02 	bl	8000524 <__aeabi_i2d>
 8008f20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f24:	f7f7 fb68 	bl	80005f8 <__aeabi_dmul>
 8008f28:	4b65      	ldr	r3, [pc, #404]	@ (80090c0 <_dtoa_r+0x590>)
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f7f7 f9ae 	bl	800028c <__adddf3>
 8008f30:	4605      	mov	r5, r0
 8008f32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008f36:	2c00      	cmp	r4, #0
 8008f38:	d16a      	bne.n	8009010 <_dtoa_r+0x4e0>
 8008f3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f3e:	4b61      	ldr	r3, [pc, #388]	@ (80090c4 <_dtoa_r+0x594>)
 8008f40:	2200      	movs	r2, #0
 8008f42:	f7f7 f9a1 	bl	8000288 <__aeabi_dsub>
 8008f46:	4602      	mov	r2, r0
 8008f48:	460b      	mov	r3, r1
 8008f4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008f4e:	462a      	mov	r2, r5
 8008f50:	4633      	mov	r3, r6
 8008f52:	f7f7 fde1 	bl	8000b18 <__aeabi_dcmpgt>
 8008f56:	2800      	cmp	r0, #0
 8008f58:	f040 8298 	bne.w	800948c <_dtoa_r+0x95c>
 8008f5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f60:	462a      	mov	r2, r5
 8008f62:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008f66:	f7f7 fdb9 	bl	8000adc <__aeabi_dcmplt>
 8008f6a:	bb38      	cbnz	r0, 8008fbc <_dtoa_r+0x48c>
 8008f6c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008f70:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008f74:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	f2c0 8157 	blt.w	800922a <_dtoa_r+0x6fa>
 8008f7c:	2f0e      	cmp	r7, #14
 8008f7e:	f300 8154 	bgt.w	800922a <_dtoa_r+0x6fa>
 8008f82:	4b4b      	ldr	r3, [pc, #300]	@ (80090b0 <_dtoa_r+0x580>)
 8008f84:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008f88:	ed93 7b00 	vldr	d7, [r3]
 8008f8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	ed8d 7b00 	vstr	d7, [sp]
 8008f94:	f280 80e5 	bge.w	8009162 <_dtoa_r+0x632>
 8008f98:	9b03      	ldr	r3, [sp, #12]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	f300 80e1 	bgt.w	8009162 <_dtoa_r+0x632>
 8008fa0:	d10c      	bne.n	8008fbc <_dtoa_r+0x48c>
 8008fa2:	4b48      	ldr	r3, [pc, #288]	@ (80090c4 <_dtoa_r+0x594>)
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	ec51 0b17 	vmov	r0, r1, d7
 8008faa:	f7f7 fb25 	bl	80005f8 <__aeabi_dmul>
 8008fae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fb2:	f7f7 fda7 	bl	8000b04 <__aeabi_dcmpge>
 8008fb6:	2800      	cmp	r0, #0
 8008fb8:	f000 8266 	beq.w	8009488 <_dtoa_r+0x958>
 8008fbc:	2400      	movs	r4, #0
 8008fbe:	4625      	mov	r5, r4
 8008fc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008fc2:	4656      	mov	r6, sl
 8008fc4:	ea6f 0803 	mvn.w	r8, r3
 8008fc8:	2700      	movs	r7, #0
 8008fca:	4621      	mov	r1, r4
 8008fcc:	4648      	mov	r0, r9
 8008fce:	f000 fcbf 	bl	8009950 <_Bfree>
 8008fd2:	2d00      	cmp	r5, #0
 8008fd4:	f000 80bd 	beq.w	8009152 <_dtoa_r+0x622>
 8008fd8:	b12f      	cbz	r7, 8008fe6 <_dtoa_r+0x4b6>
 8008fda:	42af      	cmp	r7, r5
 8008fdc:	d003      	beq.n	8008fe6 <_dtoa_r+0x4b6>
 8008fde:	4639      	mov	r1, r7
 8008fe0:	4648      	mov	r0, r9
 8008fe2:	f000 fcb5 	bl	8009950 <_Bfree>
 8008fe6:	4629      	mov	r1, r5
 8008fe8:	4648      	mov	r0, r9
 8008fea:	f000 fcb1 	bl	8009950 <_Bfree>
 8008fee:	e0b0      	b.n	8009152 <_dtoa_r+0x622>
 8008ff0:	07e2      	lsls	r2, r4, #31
 8008ff2:	d505      	bpl.n	8009000 <_dtoa_r+0x4d0>
 8008ff4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008ff8:	f7f7 fafe 	bl	80005f8 <__aeabi_dmul>
 8008ffc:	3601      	adds	r6, #1
 8008ffe:	2301      	movs	r3, #1
 8009000:	1064      	asrs	r4, r4, #1
 8009002:	3508      	adds	r5, #8
 8009004:	e762      	b.n	8008ecc <_dtoa_r+0x39c>
 8009006:	2602      	movs	r6, #2
 8009008:	e765      	b.n	8008ed6 <_dtoa_r+0x3a6>
 800900a:	9c03      	ldr	r4, [sp, #12]
 800900c:	46b8      	mov	r8, r7
 800900e:	e784      	b.n	8008f1a <_dtoa_r+0x3ea>
 8009010:	4b27      	ldr	r3, [pc, #156]	@ (80090b0 <_dtoa_r+0x580>)
 8009012:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009014:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009018:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800901c:	4454      	add	r4, sl
 800901e:	2900      	cmp	r1, #0
 8009020:	d054      	beq.n	80090cc <_dtoa_r+0x59c>
 8009022:	4929      	ldr	r1, [pc, #164]	@ (80090c8 <_dtoa_r+0x598>)
 8009024:	2000      	movs	r0, #0
 8009026:	f7f7 fc11 	bl	800084c <__aeabi_ddiv>
 800902a:	4633      	mov	r3, r6
 800902c:	462a      	mov	r2, r5
 800902e:	f7f7 f92b 	bl	8000288 <__aeabi_dsub>
 8009032:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009036:	4656      	mov	r6, sl
 8009038:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800903c:	f7f7 fd8c 	bl	8000b58 <__aeabi_d2iz>
 8009040:	4605      	mov	r5, r0
 8009042:	f7f7 fa6f 	bl	8000524 <__aeabi_i2d>
 8009046:	4602      	mov	r2, r0
 8009048:	460b      	mov	r3, r1
 800904a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800904e:	f7f7 f91b 	bl	8000288 <__aeabi_dsub>
 8009052:	3530      	adds	r5, #48	@ 0x30
 8009054:	4602      	mov	r2, r0
 8009056:	460b      	mov	r3, r1
 8009058:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800905c:	f806 5b01 	strb.w	r5, [r6], #1
 8009060:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009064:	f7f7 fd3a 	bl	8000adc <__aeabi_dcmplt>
 8009068:	2800      	cmp	r0, #0
 800906a:	d172      	bne.n	8009152 <_dtoa_r+0x622>
 800906c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009070:	4911      	ldr	r1, [pc, #68]	@ (80090b8 <_dtoa_r+0x588>)
 8009072:	2000      	movs	r0, #0
 8009074:	f7f7 f908 	bl	8000288 <__aeabi_dsub>
 8009078:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800907c:	f7f7 fd2e 	bl	8000adc <__aeabi_dcmplt>
 8009080:	2800      	cmp	r0, #0
 8009082:	f040 80b4 	bne.w	80091ee <_dtoa_r+0x6be>
 8009086:	42a6      	cmp	r6, r4
 8009088:	f43f af70 	beq.w	8008f6c <_dtoa_r+0x43c>
 800908c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009090:	4b0a      	ldr	r3, [pc, #40]	@ (80090bc <_dtoa_r+0x58c>)
 8009092:	2200      	movs	r2, #0
 8009094:	f7f7 fab0 	bl	80005f8 <__aeabi_dmul>
 8009098:	4b08      	ldr	r3, [pc, #32]	@ (80090bc <_dtoa_r+0x58c>)
 800909a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800909e:	2200      	movs	r2, #0
 80090a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090a4:	f7f7 faa8 	bl	80005f8 <__aeabi_dmul>
 80090a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090ac:	e7c4      	b.n	8009038 <_dtoa_r+0x508>
 80090ae:	bf00      	nop
 80090b0:	0800acd8 	.word	0x0800acd8
 80090b4:	0800acb0 	.word	0x0800acb0
 80090b8:	3ff00000 	.word	0x3ff00000
 80090bc:	40240000 	.word	0x40240000
 80090c0:	401c0000 	.word	0x401c0000
 80090c4:	40140000 	.word	0x40140000
 80090c8:	3fe00000 	.word	0x3fe00000
 80090cc:	4631      	mov	r1, r6
 80090ce:	4628      	mov	r0, r5
 80090d0:	f7f7 fa92 	bl	80005f8 <__aeabi_dmul>
 80090d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80090d8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80090da:	4656      	mov	r6, sl
 80090dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090e0:	f7f7 fd3a 	bl	8000b58 <__aeabi_d2iz>
 80090e4:	4605      	mov	r5, r0
 80090e6:	f7f7 fa1d 	bl	8000524 <__aeabi_i2d>
 80090ea:	4602      	mov	r2, r0
 80090ec:	460b      	mov	r3, r1
 80090ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090f2:	f7f7 f8c9 	bl	8000288 <__aeabi_dsub>
 80090f6:	3530      	adds	r5, #48	@ 0x30
 80090f8:	f806 5b01 	strb.w	r5, [r6], #1
 80090fc:	4602      	mov	r2, r0
 80090fe:	460b      	mov	r3, r1
 8009100:	42a6      	cmp	r6, r4
 8009102:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009106:	f04f 0200 	mov.w	r2, #0
 800910a:	d124      	bne.n	8009156 <_dtoa_r+0x626>
 800910c:	4baf      	ldr	r3, [pc, #700]	@ (80093cc <_dtoa_r+0x89c>)
 800910e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009112:	f7f7 f8bb 	bl	800028c <__adddf3>
 8009116:	4602      	mov	r2, r0
 8009118:	460b      	mov	r3, r1
 800911a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800911e:	f7f7 fcfb 	bl	8000b18 <__aeabi_dcmpgt>
 8009122:	2800      	cmp	r0, #0
 8009124:	d163      	bne.n	80091ee <_dtoa_r+0x6be>
 8009126:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800912a:	49a8      	ldr	r1, [pc, #672]	@ (80093cc <_dtoa_r+0x89c>)
 800912c:	2000      	movs	r0, #0
 800912e:	f7f7 f8ab 	bl	8000288 <__aeabi_dsub>
 8009132:	4602      	mov	r2, r0
 8009134:	460b      	mov	r3, r1
 8009136:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800913a:	f7f7 fccf 	bl	8000adc <__aeabi_dcmplt>
 800913e:	2800      	cmp	r0, #0
 8009140:	f43f af14 	beq.w	8008f6c <_dtoa_r+0x43c>
 8009144:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009146:	1e73      	subs	r3, r6, #1
 8009148:	9313      	str	r3, [sp, #76]	@ 0x4c
 800914a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800914e:	2b30      	cmp	r3, #48	@ 0x30
 8009150:	d0f8      	beq.n	8009144 <_dtoa_r+0x614>
 8009152:	4647      	mov	r7, r8
 8009154:	e03b      	b.n	80091ce <_dtoa_r+0x69e>
 8009156:	4b9e      	ldr	r3, [pc, #632]	@ (80093d0 <_dtoa_r+0x8a0>)
 8009158:	f7f7 fa4e 	bl	80005f8 <__aeabi_dmul>
 800915c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009160:	e7bc      	b.n	80090dc <_dtoa_r+0x5ac>
 8009162:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009166:	4656      	mov	r6, sl
 8009168:	e9dd 2300 	ldrd	r2, r3, [sp]
 800916c:	4620      	mov	r0, r4
 800916e:	4629      	mov	r1, r5
 8009170:	f7f7 fb6c 	bl	800084c <__aeabi_ddiv>
 8009174:	f7f7 fcf0 	bl	8000b58 <__aeabi_d2iz>
 8009178:	4680      	mov	r8, r0
 800917a:	f7f7 f9d3 	bl	8000524 <__aeabi_i2d>
 800917e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009182:	f7f7 fa39 	bl	80005f8 <__aeabi_dmul>
 8009186:	4602      	mov	r2, r0
 8009188:	460b      	mov	r3, r1
 800918a:	4620      	mov	r0, r4
 800918c:	4629      	mov	r1, r5
 800918e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009192:	f7f7 f879 	bl	8000288 <__aeabi_dsub>
 8009196:	f806 4b01 	strb.w	r4, [r6], #1
 800919a:	9d03      	ldr	r5, [sp, #12]
 800919c:	eba6 040a 	sub.w	r4, r6, sl
 80091a0:	42a5      	cmp	r5, r4
 80091a2:	4602      	mov	r2, r0
 80091a4:	460b      	mov	r3, r1
 80091a6:	d133      	bne.n	8009210 <_dtoa_r+0x6e0>
 80091a8:	f7f7 f870 	bl	800028c <__adddf3>
 80091ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091b0:	4604      	mov	r4, r0
 80091b2:	460d      	mov	r5, r1
 80091b4:	f7f7 fcb0 	bl	8000b18 <__aeabi_dcmpgt>
 80091b8:	b9c0      	cbnz	r0, 80091ec <_dtoa_r+0x6bc>
 80091ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091be:	4620      	mov	r0, r4
 80091c0:	4629      	mov	r1, r5
 80091c2:	f7f7 fc81 	bl	8000ac8 <__aeabi_dcmpeq>
 80091c6:	b110      	cbz	r0, 80091ce <_dtoa_r+0x69e>
 80091c8:	f018 0f01 	tst.w	r8, #1
 80091cc:	d10e      	bne.n	80091ec <_dtoa_r+0x6bc>
 80091ce:	9902      	ldr	r1, [sp, #8]
 80091d0:	4648      	mov	r0, r9
 80091d2:	f000 fbbd 	bl	8009950 <_Bfree>
 80091d6:	2300      	movs	r3, #0
 80091d8:	7033      	strb	r3, [r6, #0]
 80091da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80091dc:	3701      	adds	r7, #1
 80091de:	601f      	str	r7, [r3, #0]
 80091e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	f000 824b 	beq.w	800967e <_dtoa_r+0xb4e>
 80091e8:	601e      	str	r6, [r3, #0]
 80091ea:	e248      	b.n	800967e <_dtoa_r+0xb4e>
 80091ec:	46b8      	mov	r8, r7
 80091ee:	4633      	mov	r3, r6
 80091f0:	461e      	mov	r6, r3
 80091f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091f6:	2a39      	cmp	r2, #57	@ 0x39
 80091f8:	d106      	bne.n	8009208 <_dtoa_r+0x6d8>
 80091fa:	459a      	cmp	sl, r3
 80091fc:	d1f8      	bne.n	80091f0 <_dtoa_r+0x6c0>
 80091fe:	2230      	movs	r2, #48	@ 0x30
 8009200:	f108 0801 	add.w	r8, r8, #1
 8009204:	f88a 2000 	strb.w	r2, [sl]
 8009208:	781a      	ldrb	r2, [r3, #0]
 800920a:	3201      	adds	r2, #1
 800920c:	701a      	strb	r2, [r3, #0]
 800920e:	e7a0      	b.n	8009152 <_dtoa_r+0x622>
 8009210:	4b6f      	ldr	r3, [pc, #444]	@ (80093d0 <_dtoa_r+0x8a0>)
 8009212:	2200      	movs	r2, #0
 8009214:	f7f7 f9f0 	bl	80005f8 <__aeabi_dmul>
 8009218:	2200      	movs	r2, #0
 800921a:	2300      	movs	r3, #0
 800921c:	4604      	mov	r4, r0
 800921e:	460d      	mov	r5, r1
 8009220:	f7f7 fc52 	bl	8000ac8 <__aeabi_dcmpeq>
 8009224:	2800      	cmp	r0, #0
 8009226:	d09f      	beq.n	8009168 <_dtoa_r+0x638>
 8009228:	e7d1      	b.n	80091ce <_dtoa_r+0x69e>
 800922a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800922c:	2a00      	cmp	r2, #0
 800922e:	f000 80ea 	beq.w	8009406 <_dtoa_r+0x8d6>
 8009232:	9a07      	ldr	r2, [sp, #28]
 8009234:	2a01      	cmp	r2, #1
 8009236:	f300 80cd 	bgt.w	80093d4 <_dtoa_r+0x8a4>
 800923a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800923c:	2a00      	cmp	r2, #0
 800923e:	f000 80c1 	beq.w	80093c4 <_dtoa_r+0x894>
 8009242:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009246:	9c08      	ldr	r4, [sp, #32]
 8009248:	9e00      	ldr	r6, [sp, #0]
 800924a:	9a00      	ldr	r2, [sp, #0]
 800924c:	441a      	add	r2, r3
 800924e:	9200      	str	r2, [sp, #0]
 8009250:	9a06      	ldr	r2, [sp, #24]
 8009252:	2101      	movs	r1, #1
 8009254:	441a      	add	r2, r3
 8009256:	4648      	mov	r0, r9
 8009258:	9206      	str	r2, [sp, #24]
 800925a:	f000 fc2d 	bl	8009ab8 <__i2b>
 800925e:	4605      	mov	r5, r0
 8009260:	b166      	cbz	r6, 800927c <_dtoa_r+0x74c>
 8009262:	9b06      	ldr	r3, [sp, #24]
 8009264:	2b00      	cmp	r3, #0
 8009266:	dd09      	ble.n	800927c <_dtoa_r+0x74c>
 8009268:	42b3      	cmp	r3, r6
 800926a:	9a00      	ldr	r2, [sp, #0]
 800926c:	bfa8      	it	ge
 800926e:	4633      	movge	r3, r6
 8009270:	1ad2      	subs	r2, r2, r3
 8009272:	9200      	str	r2, [sp, #0]
 8009274:	9a06      	ldr	r2, [sp, #24]
 8009276:	1af6      	subs	r6, r6, r3
 8009278:	1ad3      	subs	r3, r2, r3
 800927a:	9306      	str	r3, [sp, #24]
 800927c:	9b08      	ldr	r3, [sp, #32]
 800927e:	b30b      	cbz	r3, 80092c4 <_dtoa_r+0x794>
 8009280:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009282:	2b00      	cmp	r3, #0
 8009284:	f000 80c6 	beq.w	8009414 <_dtoa_r+0x8e4>
 8009288:	2c00      	cmp	r4, #0
 800928a:	f000 80c0 	beq.w	800940e <_dtoa_r+0x8de>
 800928e:	4629      	mov	r1, r5
 8009290:	4622      	mov	r2, r4
 8009292:	4648      	mov	r0, r9
 8009294:	f000 fcc8 	bl	8009c28 <__pow5mult>
 8009298:	9a02      	ldr	r2, [sp, #8]
 800929a:	4601      	mov	r1, r0
 800929c:	4605      	mov	r5, r0
 800929e:	4648      	mov	r0, r9
 80092a0:	f000 fc20 	bl	8009ae4 <__multiply>
 80092a4:	9902      	ldr	r1, [sp, #8]
 80092a6:	4680      	mov	r8, r0
 80092a8:	4648      	mov	r0, r9
 80092aa:	f000 fb51 	bl	8009950 <_Bfree>
 80092ae:	9b08      	ldr	r3, [sp, #32]
 80092b0:	1b1b      	subs	r3, r3, r4
 80092b2:	9308      	str	r3, [sp, #32]
 80092b4:	f000 80b1 	beq.w	800941a <_dtoa_r+0x8ea>
 80092b8:	9a08      	ldr	r2, [sp, #32]
 80092ba:	4641      	mov	r1, r8
 80092bc:	4648      	mov	r0, r9
 80092be:	f000 fcb3 	bl	8009c28 <__pow5mult>
 80092c2:	9002      	str	r0, [sp, #8]
 80092c4:	2101      	movs	r1, #1
 80092c6:	4648      	mov	r0, r9
 80092c8:	f000 fbf6 	bl	8009ab8 <__i2b>
 80092cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80092ce:	4604      	mov	r4, r0
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	f000 81d8 	beq.w	8009686 <_dtoa_r+0xb56>
 80092d6:	461a      	mov	r2, r3
 80092d8:	4601      	mov	r1, r0
 80092da:	4648      	mov	r0, r9
 80092dc:	f000 fca4 	bl	8009c28 <__pow5mult>
 80092e0:	9b07      	ldr	r3, [sp, #28]
 80092e2:	2b01      	cmp	r3, #1
 80092e4:	4604      	mov	r4, r0
 80092e6:	f300 809f 	bgt.w	8009428 <_dtoa_r+0x8f8>
 80092ea:	9b04      	ldr	r3, [sp, #16]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	f040 8097 	bne.w	8009420 <_dtoa_r+0x8f0>
 80092f2:	9b05      	ldr	r3, [sp, #20]
 80092f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	f040 8093 	bne.w	8009424 <_dtoa_r+0x8f4>
 80092fe:	9b05      	ldr	r3, [sp, #20]
 8009300:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009304:	0d1b      	lsrs	r3, r3, #20
 8009306:	051b      	lsls	r3, r3, #20
 8009308:	b133      	cbz	r3, 8009318 <_dtoa_r+0x7e8>
 800930a:	9b00      	ldr	r3, [sp, #0]
 800930c:	3301      	adds	r3, #1
 800930e:	9300      	str	r3, [sp, #0]
 8009310:	9b06      	ldr	r3, [sp, #24]
 8009312:	3301      	adds	r3, #1
 8009314:	9306      	str	r3, [sp, #24]
 8009316:	2301      	movs	r3, #1
 8009318:	9308      	str	r3, [sp, #32]
 800931a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800931c:	2b00      	cmp	r3, #0
 800931e:	f000 81b8 	beq.w	8009692 <_dtoa_r+0xb62>
 8009322:	6923      	ldr	r3, [r4, #16]
 8009324:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009328:	6918      	ldr	r0, [r3, #16]
 800932a:	f000 fb79 	bl	8009a20 <__hi0bits>
 800932e:	f1c0 0020 	rsb	r0, r0, #32
 8009332:	9b06      	ldr	r3, [sp, #24]
 8009334:	4418      	add	r0, r3
 8009336:	f010 001f 	ands.w	r0, r0, #31
 800933a:	f000 8082 	beq.w	8009442 <_dtoa_r+0x912>
 800933e:	f1c0 0320 	rsb	r3, r0, #32
 8009342:	2b04      	cmp	r3, #4
 8009344:	dd73      	ble.n	800942e <_dtoa_r+0x8fe>
 8009346:	9b00      	ldr	r3, [sp, #0]
 8009348:	f1c0 001c 	rsb	r0, r0, #28
 800934c:	4403      	add	r3, r0
 800934e:	9300      	str	r3, [sp, #0]
 8009350:	9b06      	ldr	r3, [sp, #24]
 8009352:	4403      	add	r3, r0
 8009354:	4406      	add	r6, r0
 8009356:	9306      	str	r3, [sp, #24]
 8009358:	9b00      	ldr	r3, [sp, #0]
 800935a:	2b00      	cmp	r3, #0
 800935c:	dd05      	ble.n	800936a <_dtoa_r+0x83a>
 800935e:	9902      	ldr	r1, [sp, #8]
 8009360:	461a      	mov	r2, r3
 8009362:	4648      	mov	r0, r9
 8009364:	f000 fcba 	bl	8009cdc <__lshift>
 8009368:	9002      	str	r0, [sp, #8]
 800936a:	9b06      	ldr	r3, [sp, #24]
 800936c:	2b00      	cmp	r3, #0
 800936e:	dd05      	ble.n	800937c <_dtoa_r+0x84c>
 8009370:	4621      	mov	r1, r4
 8009372:	461a      	mov	r2, r3
 8009374:	4648      	mov	r0, r9
 8009376:	f000 fcb1 	bl	8009cdc <__lshift>
 800937a:	4604      	mov	r4, r0
 800937c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800937e:	2b00      	cmp	r3, #0
 8009380:	d061      	beq.n	8009446 <_dtoa_r+0x916>
 8009382:	9802      	ldr	r0, [sp, #8]
 8009384:	4621      	mov	r1, r4
 8009386:	f000 fd15 	bl	8009db4 <__mcmp>
 800938a:	2800      	cmp	r0, #0
 800938c:	da5b      	bge.n	8009446 <_dtoa_r+0x916>
 800938e:	2300      	movs	r3, #0
 8009390:	9902      	ldr	r1, [sp, #8]
 8009392:	220a      	movs	r2, #10
 8009394:	4648      	mov	r0, r9
 8009396:	f000 fafd 	bl	8009994 <__multadd>
 800939a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800939c:	9002      	str	r0, [sp, #8]
 800939e:	f107 38ff 	add.w	r8, r7, #4294967295
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	f000 8177 	beq.w	8009696 <_dtoa_r+0xb66>
 80093a8:	4629      	mov	r1, r5
 80093aa:	2300      	movs	r3, #0
 80093ac:	220a      	movs	r2, #10
 80093ae:	4648      	mov	r0, r9
 80093b0:	f000 faf0 	bl	8009994 <__multadd>
 80093b4:	f1bb 0f00 	cmp.w	fp, #0
 80093b8:	4605      	mov	r5, r0
 80093ba:	dc6f      	bgt.n	800949c <_dtoa_r+0x96c>
 80093bc:	9b07      	ldr	r3, [sp, #28]
 80093be:	2b02      	cmp	r3, #2
 80093c0:	dc49      	bgt.n	8009456 <_dtoa_r+0x926>
 80093c2:	e06b      	b.n	800949c <_dtoa_r+0x96c>
 80093c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80093c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80093ca:	e73c      	b.n	8009246 <_dtoa_r+0x716>
 80093cc:	3fe00000 	.word	0x3fe00000
 80093d0:	40240000 	.word	0x40240000
 80093d4:	9b03      	ldr	r3, [sp, #12]
 80093d6:	1e5c      	subs	r4, r3, #1
 80093d8:	9b08      	ldr	r3, [sp, #32]
 80093da:	42a3      	cmp	r3, r4
 80093dc:	db09      	blt.n	80093f2 <_dtoa_r+0x8c2>
 80093de:	1b1c      	subs	r4, r3, r4
 80093e0:	9b03      	ldr	r3, [sp, #12]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	f6bf af30 	bge.w	8009248 <_dtoa_r+0x718>
 80093e8:	9b00      	ldr	r3, [sp, #0]
 80093ea:	9a03      	ldr	r2, [sp, #12]
 80093ec:	1a9e      	subs	r6, r3, r2
 80093ee:	2300      	movs	r3, #0
 80093f0:	e72b      	b.n	800924a <_dtoa_r+0x71a>
 80093f2:	9b08      	ldr	r3, [sp, #32]
 80093f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80093f6:	9408      	str	r4, [sp, #32]
 80093f8:	1ae3      	subs	r3, r4, r3
 80093fa:	441a      	add	r2, r3
 80093fc:	9e00      	ldr	r6, [sp, #0]
 80093fe:	9b03      	ldr	r3, [sp, #12]
 8009400:	920d      	str	r2, [sp, #52]	@ 0x34
 8009402:	2400      	movs	r4, #0
 8009404:	e721      	b.n	800924a <_dtoa_r+0x71a>
 8009406:	9c08      	ldr	r4, [sp, #32]
 8009408:	9e00      	ldr	r6, [sp, #0]
 800940a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800940c:	e728      	b.n	8009260 <_dtoa_r+0x730>
 800940e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009412:	e751      	b.n	80092b8 <_dtoa_r+0x788>
 8009414:	9a08      	ldr	r2, [sp, #32]
 8009416:	9902      	ldr	r1, [sp, #8]
 8009418:	e750      	b.n	80092bc <_dtoa_r+0x78c>
 800941a:	f8cd 8008 	str.w	r8, [sp, #8]
 800941e:	e751      	b.n	80092c4 <_dtoa_r+0x794>
 8009420:	2300      	movs	r3, #0
 8009422:	e779      	b.n	8009318 <_dtoa_r+0x7e8>
 8009424:	9b04      	ldr	r3, [sp, #16]
 8009426:	e777      	b.n	8009318 <_dtoa_r+0x7e8>
 8009428:	2300      	movs	r3, #0
 800942a:	9308      	str	r3, [sp, #32]
 800942c:	e779      	b.n	8009322 <_dtoa_r+0x7f2>
 800942e:	d093      	beq.n	8009358 <_dtoa_r+0x828>
 8009430:	9a00      	ldr	r2, [sp, #0]
 8009432:	331c      	adds	r3, #28
 8009434:	441a      	add	r2, r3
 8009436:	9200      	str	r2, [sp, #0]
 8009438:	9a06      	ldr	r2, [sp, #24]
 800943a:	441a      	add	r2, r3
 800943c:	441e      	add	r6, r3
 800943e:	9206      	str	r2, [sp, #24]
 8009440:	e78a      	b.n	8009358 <_dtoa_r+0x828>
 8009442:	4603      	mov	r3, r0
 8009444:	e7f4      	b.n	8009430 <_dtoa_r+0x900>
 8009446:	9b03      	ldr	r3, [sp, #12]
 8009448:	2b00      	cmp	r3, #0
 800944a:	46b8      	mov	r8, r7
 800944c:	dc20      	bgt.n	8009490 <_dtoa_r+0x960>
 800944e:	469b      	mov	fp, r3
 8009450:	9b07      	ldr	r3, [sp, #28]
 8009452:	2b02      	cmp	r3, #2
 8009454:	dd1e      	ble.n	8009494 <_dtoa_r+0x964>
 8009456:	f1bb 0f00 	cmp.w	fp, #0
 800945a:	f47f adb1 	bne.w	8008fc0 <_dtoa_r+0x490>
 800945e:	4621      	mov	r1, r4
 8009460:	465b      	mov	r3, fp
 8009462:	2205      	movs	r2, #5
 8009464:	4648      	mov	r0, r9
 8009466:	f000 fa95 	bl	8009994 <__multadd>
 800946a:	4601      	mov	r1, r0
 800946c:	4604      	mov	r4, r0
 800946e:	9802      	ldr	r0, [sp, #8]
 8009470:	f000 fca0 	bl	8009db4 <__mcmp>
 8009474:	2800      	cmp	r0, #0
 8009476:	f77f ada3 	ble.w	8008fc0 <_dtoa_r+0x490>
 800947a:	4656      	mov	r6, sl
 800947c:	2331      	movs	r3, #49	@ 0x31
 800947e:	f806 3b01 	strb.w	r3, [r6], #1
 8009482:	f108 0801 	add.w	r8, r8, #1
 8009486:	e59f      	b.n	8008fc8 <_dtoa_r+0x498>
 8009488:	9c03      	ldr	r4, [sp, #12]
 800948a:	46b8      	mov	r8, r7
 800948c:	4625      	mov	r5, r4
 800948e:	e7f4      	b.n	800947a <_dtoa_r+0x94a>
 8009490:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009496:	2b00      	cmp	r3, #0
 8009498:	f000 8101 	beq.w	800969e <_dtoa_r+0xb6e>
 800949c:	2e00      	cmp	r6, #0
 800949e:	dd05      	ble.n	80094ac <_dtoa_r+0x97c>
 80094a0:	4629      	mov	r1, r5
 80094a2:	4632      	mov	r2, r6
 80094a4:	4648      	mov	r0, r9
 80094a6:	f000 fc19 	bl	8009cdc <__lshift>
 80094aa:	4605      	mov	r5, r0
 80094ac:	9b08      	ldr	r3, [sp, #32]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d05c      	beq.n	800956c <_dtoa_r+0xa3c>
 80094b2:	6869      	ldr	r1, [r5, #4]
 80094b4:	4648      	mov	r0, r9
 80094b6:	f000 fa0b 	bl	80098d0 <_Balloc>
 80094ba:	4606      	mov	r6, r0
 80094bc:	b928      	cbnz	r0, 80094ca <_dtoa_r+0x99a>
 80094be:	4b82      	ldr	r3, [pc, #520]	@ (80096c8 <_dtoa_r+0xb98>)
 80094c0:	4602      	mov	r2, r0
 80094c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80094c6:	f7ff bb4a 	b.w	8008b5e <_dtoa_r+0x2e>
 80094ca:	692a      	ldr	r2, [r5, #16]
 80094cc:	3202      	adds	r2, #2
 80094ce:	0092      	lsls	r2, r2, #2
 80094d0:	f105 010c 	add.w	r1, r5, #12
 80094d4:	300c      	adds	r0, #12
 80094d6:	f000 ffa3 	bl	800a420 <memcpy>
 80094da:	2201      	movs	r2, #1
 80094dc:	4631      	mov	r1, r6
 80094de:	4648      	mov	r0, r9
 80094e0:	f000 fbfc 	bl	8009cdc <__lshift>
 80094e4:	f10a 0301 	add.w	r3, sl, #1
 80094e8:	9300      	str	r3, [sp, #0]
 80094ea:	eb0a 030b 	add.w	r3, sl, fp
 80094ee:	9308      	str	r3, [sp, #32]
 80094f0:	9b04      	ldr	r3, [sp, #16]
 80094f2:	f003 0301 	and.w	r3, r3, #1
 80094f6:	462f      	mov	r7, r5
 80094f8:	9306      	str	r3, [sp, #24]
 80094fa:	4605      	mov	r5, r0
 80094fc:	9b00      	ldr	r3, [sp, #0]
 80094fe:	9802      	ldr	r0, [sp, #8]
 8009500:	4621      	mov	r1, r4
 8009502:	f103 3bff 	add.w	fp, r3, #4294967295
 8009506:	f7ff fa8a 	bl	8008a1e <quorem>
 800950a:	4603      	mov	r3, r0
 800950c:	3330      	adds	r3, #48	@ 0x30
 800950e:	9003      	str	r0, [sp, #12]
 8009510:	4639      	mov	r1, r7
 8009512:	9802      	ldr	r0, [sp, #8]
 8009514:	9309      	str	r3, [sp, #36]	@ 0x24
 8009516:	f000 fc4d 	bl	8009db4 <__mcmp>
 800951a:	462a      	mov	r2, r5
 800951c:	9004      	str	r0, [sp, #16]
 800951e:	4621      	mov	r1, r4
 8009520:	4648      	mov	r0, r9
 8009522:	f000 fc63 	bl	8009dec <__mdiff>
 8009526:	68c2      	ldr	r2, [r0, #12]
 8009528:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800952a:	4606      	mov	r6, r0
 800952c:	bb02      	cbnz	r2, 8009570 <_dtoa_r+0xa40>
 800952e:	4601      	mov	r1, r0
 8009530:	9802      	ldr	r0, [sp, #8]
 8009532:	f000 fc3f 	bl	8009db4 <__mcmp>
 8009536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009538:	4602      	mov	r2, r0
 800953a:	4631      	mov	r1, r6
 800953c:	4648      	mov	r0, r9
 800953e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009540:	9309      	str	r3, [sp, #36]	@ 0x24
 8009542:	f000 fa05 	bl	8009950 <_Bfree>
 8009546:	9b07      	ldr	r3, [sp, #28]
 8009548:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800954a:	9e00      	ldr	r6, [sp, #0]
 800954c:	ea42 0103 	orr.w	r1, r2, r3
 8009550:	9b06      	ldr	r3, [sp, #24]
 8009552:	4319      	orrs	r1, r3
 8009554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009556:	d10d      	bne.n	8009574 <_dtoa_r+0xa44>
 8009558:	2b39      	cmp	r3, #57	@ 0x39
 800955a:	d027      	beq.n	80095ac <_dtoa_r+0xa7c>
 800955c:	9a04      	ldr	r2, [sp, #16]
 800955e:	2a00      	cmp	r2, #0
 8009560:	dd01      	ble.n	8009566 <_dtoa_r+0xa36>
 8009562:	9b03      	ldr	r3, [sp, #12]
 8009564:	3331      	adds	r3, #49	@ 0x31
 8009566:	f88b 3000 	strb.w	r3, [fp]
 800956a:	e52e      	b.n	8008fca <_dtoa_r+0x49a>
 800956c:	4628      	mov	r0, r5
 800956e:	e7b9      	b.n	80094e4 <_dtoa_r+0x9b4>
 8009570:	2201      	movs	r2, #1
 8009572:	e7e2      	b.n	800953a <_dtoa_r+0xa0a>
 8009574:	9904      	ldr	r1, [sp, #16]
 8009576:	2900      	cmp	r1, #0
 8009578:	db04      	blt.n	8009584 <_dtoa_r+0xa54>
 800957a:	9807      	ldr	r0, [sp, #28]
 800957c:	4301      	orrs	r1, r0
 800957e:	9806      	ldr	r0, [sp, #24]
 8009580:	4301      	orrs	r1, r0
 8009582:	d120      	bne.n	80095c6 <_dtoa_r+0xa96>
 8009584:	2a00      	cmp	r2, #0
 8009586:	ddee      	ble.n	8009566 <_dtoa_r+0xa36>
 8009588:	9902      	ldr	r1, [sp, #8]
 800958a:	9300      	str	r3, [sp, #0]
 800958c:	2201      	movs	r2, #1
 800958e:	4648      	mov	r0, r9
 8009590:	f000 fba4 	bl	8009cdc <__lshift>
 8009594:	4621      	mov	r1, r4
 8009596:	9002      	str	r0, [sp, #8]
 8009598:	f000 fc0c 	bl	8009db4 <__mcmp>
 800959c:	2800      	cmp	r0, #0
 800959e:	9b00      	ldr	r3, [sp, #0]
 80095a0:	dc02      	bgt.n	80095a8 <_dtoa_r+0xa78>
 80095a2:	d1e0      	bne.n	8009566 <_dtoa_r+0xa36>
 80095a4:	07da      	lsls	r2, r3, #31
 80095a6:	d5de      	bpl.n	8009566 <_dtoa_r+0xa36>
 80095a8:	2b39      	cmp	r3, #57	@ 0x39
 80095aa:	d1da      	bne.n	8009562 <_dtoa_r+0xa32>
 80095ac:	2339      	movs	r3, #57	@ 0x39
 80095ae:	f88b 3000 	strb.w	r3, [fp]
 80095b2:	4633      	mov	r3, r6
 80095b4:	461e      	mov	r6, r3
 80095b6:	3b01      	subs	r3, #1
 80095b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80095bc:	2a39      	cmp	r2, #57	@ 0x39
 80095be:	d04e      	beq.n	800965e <_dtoa_r+0xb2e>
 80095c0:	3201      	adds	r2, #1
 80095c2:	701a      	strb	r2, [r3, #0]
 80095c4:	e501      	b.n	8008fca <_dtoa_r+0x49a>
 80095c6:	2a00      	cmp	r2, #0
 80095c8:	dd03      	ble.n	80095d2 <_dtoa_r+0xaa2>
 80095ca:	2b39      	cmp	r3, #57	@ 0x39
 80095cc:	d0ee      	beq.n	80095ac <_dtoa_r+0xa7c>
 80095ce:	3301      	adds	r3, #1
 80095d0:	e7c9      	b.n	8009566 <_dtoa_r+0xa36>
 80095d2:	9a00      	ldr	r2, [sp, #0]
 80095d4:	9908      	ldr	r1, [sp, #32]
 80095d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80095da:	428a      	cmp	r2, r1
 80095dc:	d028      	beq.n	8009630 <_dtoa_r+0xb00>
 80095de:	9902      	ldr	r1, [sp, #8]
 80095e0:	2300      	movs	r3, #0
 80095e2:	220a      	movs	r2, #10
 80095e4:	4648      	mov	r0, r9
 80095e6:	f000 f9d5 	bl	8009994 <__multadd>
 80095ea:	42af      	cmp	r7, r5
 80095ec:	9002      	str	r0, [sp, #8]
 80095ee:	f04f 0300 	mov.w	r3, #0
 80095f2:	f04f 020a 	mov.w	r2, #10
 80095f6:	4639      	mov	r1, r7
 80095f8:	4648      	mov	r0, r9
 80095fa:	d107      	bne.n	800960c <_dtoa_r+0xadc>
 80095fc:	f000 f9ca 	bl	8009994 <__multadd>
 8009600:	4607      	mov	r7, r0
 8009602:	4605      	mov	r5, r0
 8009604:	9b00      	ldr	r3, [sp, #0]
 8009606:	3301      	adds	r3, #1
 8009608:	9300      	str	r3, [sp, #0]
 800960a:	e777      	b.n	80094fc <_dtoa_r+0x9cc>
 800960c:	f000 f9c2 	bl	8009994 <__multadd>
 8009610:	4629      	mov	r1, r5
 8009612:	4607      	mov	r7, r0
 8009614:	2300      	movs	r3, #0
 8009616:	220a      	movs	r2, #10
 8009618:	4648      	mov	r0, r9
 800961a:	f000 f9bb 	bl	8009994 <__multadd>
 800961e:	4605      	mov	r5, r0
 8009620:	e7f0      	b.n	8009604 <_dtoa_r+0xad4>
 8009622:	f1bb 0f00 	cmp.w	fp, #0
 8009626:	bfcc      	ite	gt
 8009628:	465e      	movgt	r6, fp
 800962a:	2601      	movle	r6, #1
 800962c:	4456      	add	r6, sl
 800962e:	2700      	movs	r7, #0
 8009630:	9902      	ldr	r1, [sp, #8]
 8009632:	9300      	str	r3, [sp, #0]
 8009634:	2201      	movs	r2, #1
 8009636:	4648      	mov	r0, r9
 8009638:	f000 fb50 	bl	8009cdc <__lshift>
 800963c:	4621      	mov	r1, r4
 800963e:	9002      	str	r0, [sp, #8]
 8009640:	f000 fbb8 	bl	8009db4 <__mcmp>
 8009644:	2800      	cmp	r0, #0
 8009646:	dcb4      	bgt.n	80095b2 <_dtoa_r+0xa82>
 8009648:	d102      	bne.n	8009650 <_dtoa_r+0xb20>
 800964a:	9b00      	ldr	r3, [sp, #0]
 800964c:	07db      	lsls	r3, r3, #31
 800964e:	d4b0      	bmi.n	80095b2 <_dtoa_r+0xa82>
 8009650:	4633      	mov	r3, r6
 8009652:	461e      	mov	r6, r3
 8009654:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009658:	2a30      	cmp	r2, #48	@ 0x30
 800965a:	d0fa      	beq.n	8009652 <_dtoa_r+0xb22>
 800965c:	e4b5      	b.n	8008fca <_dtoa_r+0x49a>
 800965e:	459a      	cmp	sl, r3
 8009660:	d1a8      	bne.n	80095b4 <_dtoa_r+0xa84>
 8009662:	2331      	movs	r3, #49	@ 0x31
 8009664:	f108 0801 	add.w	r8, r8, #1
 8009668:	f88a 3000 	strb.w	r3, [sl]
 800966c:	e4ad      	b.n	8008fca <_dtoa_r+0x49a>
 800966e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009670:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80096cc <_dtoa_r+0xb9c>
 8009674:	b11b      	cbz	r3, 800967e <_dtoa_r+0xb4e>
 8009676:	f10a 0308 	add.w	r3, sl, #8
 800967a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800967c:	6013      	str	r3, [r2, #0]
 800967e:	4650      	mov	r0, sl
 8009680:	b017      	add	sp, #92	@ 0x5c
 8009682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009686:	9b07      	ldr	r3, [sp, #28]
 8009688:	2b01      	cmp	r3, #1
 800968a:	f77f ae2e 	ble.w	80092ea <_dtoa_r+0x7ba>
 800968e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009690:	9308      	str	r3, [sp, #32]
 8009692:	2001      	movs	r0, #1
 8009694:	e64d      	b.n	8009332 <_dtoa_r+0x802>
 8009696:	f1bb 0f00 	cmp.w	fp, #0
 800969a:	f77f aed9 	ble.w	8009450 <_dtoa_r+0x920>
 800969e:	4656      	mov	r6, sl
 80096a0:	9802      	ldr	r0, [sp, #8]
 80096a2:	4621      	mov	r1, r4
 80096a4:	f7ff f9bb 	bl	8008a1e <quorem>
 80096a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80096ac:	f806 3b01 	strb.w	r3, [r6], #1
 80096b0:	eba6 020a 	sub.w	r2, r6, sl
 80096b4:	4593      	cmp	fp, r2
 80096b6:	ddb4      	ble.n	8009622 <_dtoa_r+0xaf2>
 80096b8:	9902      	ldr	r1, [sp, #8]
 80096ba:	2300      	movs	r3, #0
 80096bc:	220a      	movs	r2, #10
 80096be:	4648      	mov	r0, r9
 80096c0:	f000 f968 	bl	8009994 <__multadd>
 80096c4:	9002      	str	r0, [sp, #8]
 80096c6:	e7eb      	b.n	80096a0 <_dtoa_r+0xb70>
 80096c8:	0800abe0 	.word	0x0800abe0
 80096cc:	0800ab64 	.word	0x0800ab64

080096d0 <_free_r>:
 80096d0:	b538      	push	{r3, r4, r5, lr}
 80096d2:	4605      	mov	r5, r0
 80096d4:	2900      	cmp	r1, #0
 80096d6:	d041      	beq.n	800975c <_free_r+0x8c>
 80096d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096dc:	1f0c      	subs	r4, r1, #4
 80096de:	2b00      	cmp	r3, #0
 80096e0:	bfb8      	it	lt
 80096e2:	18e4      	addlt	r4, r4, r3
 80096e4:	f000 f8e8 	bl	80098b8 <__malloc_lock>
 80096e8:	4a1d      	ldr	r2, [pc, #116]	@ (8009760 <_free_r+0x90>)
 80096ea:	6813      	ldr	r3, [r2, #0]
 80096ec:	b933      	cbnz	r3, 80096fc <_free_r+0x2c>
 80096ee:	6063      	str	r3, [r4, #4]
 80096f0:	6014      	str	r4, [r2, #0]
 80096f2:	4628      	mov	r0, r5
 80096f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096f8:	f000 b8e4 	b.w	80098c4 <__malloc_unlock>
 80096fc:	42a3      	cmp	r3, r4
 80096fe:	d908      	bls.n	8009712 <_free_r+0x42>
 8009700:	6820      	ldr	r0, [r4, #0]
 8009702:	1821      	adds	r1, r4, r0
 8009704:	428b      	cmp	r3, r1
 8009706:	bf01      	itttt	eq
 8009708:	6819      	ldreq	r1, [r3, #0]
 800970a:	685b      	ldreq	r3, [r3, #4]
 800970c:	1809      	addeq	r1, r1, r0
 800970e:	6021      	streq	r1, [r4, #0]
 8009710:	e7ed      	b.n	80096ee <_free_r+0x1e>
 8009712:	461a      	mov	r2, r3
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	b10b      	cbz	r3, 800971c <_free_r+0x4c>
 8009718:	42a3      	cmp	r3, r4
 800971a:	d9fa      	bls.n	8009712 <_free_r+0x42>
 800971c:	6811      	ldr	r1, [r2, #0]
 800971e:	1850      	adds	r0, r2, r1
 8009720:	42a0      	cmp	r0, r4
 8009722:	d10b      	bne.n	800973c <_free_r+0x6c>
 8009724:	6820      	ldr	r0, [r4, #0]
 8009726:	4401      	add	r1, r0
 8009728:	1850      	adds	r0, r2, r1
 800972a:	4283      	cmp	r3, r0
 800972c:	6011      	str	r1, [r2, #0]
 800972e:	d1e0      	bne.n	80096f2 <_free_r+0x22>
 8009730:	6818      	ldr	r0, [r3, #0]
 8009732:	685b      	ldr	r3, [r3, #4]
 8009734:	6053      	str	r3, [r2, #4]
 8009736:	4408      	add	r0, r1
 8009738:	6010      	str	r0, [r2, #0]
 800973a:	e7da      	b.n	80096f2 <_free_r+0x22>
 800973c:	d902      	bls.n	8009744 <_free_r+0x74>
 800973e:	230c      	movs	r3, #12
 8009740:	602b      	str	r3, [r5, #0]
 8009742:	e7d6      	b.n	80096f2 <_free_r+0x22>
 8009744:	6820      	ldr	r0, [r4, #0]
 8009746:	1821      	adds	r1, r4, r0
 8009748:	428b      	cmp	r3, r1
 800974a:	bf04      	itt	eq
 800974c:	6819      	ldreq	r1, [r3, #0]
 800974e:	685b      	ldreq	r3, [r3, #4]
 8009750:	6063      	str	r3, [r4, #4]
 8009752:	bf04      	itt	eq
 8009754:	1809      	addeq	r1, r1, r0
 8009756:	6021      	streq	r1, [r4, #0]
 8009758:	6054      	str	r4, [r2, #4]
 800975a:	e7ca      	b.n	80096f2 <_free_r+0x22>
 800975c:	bd38      	pop	{r3, r4, r5, pc}
 800975e:	bf00      	nop
 8009760:	200009f4 	.word	0x200009f4

08009764 <malloc>:
 8009764:	4b02      	ldr	r3, [pc, #8]	@ (8009770 <malloc+0xc>)
 8009766:	4601      	mov	r1, r0
 8009768:	6818      	ldr	r0, [r3, #0]
 800976a:	f000 b825 	b.w	80097b8 <_malloc_r>
 800976e:	bf00      	nop
 8009770:	20000060 	.word	0x20000060

08009774 <sbrk_aligned>:
 8009774:	b570      	push	{r4, r5, r6, lr}
 8009776:	4e0f      	ldr	r6, [pc, #60]	@ (80097b4 <sbrk_aligned+0x40>)
 8009778:	460c      	mov	r4, r1
 800977a:	6831      	ldr	r1, [r6, #0]
 800977c:	4605      	mov	r5, r0
 800977e:	b911      	cbnz	r1, 8009786 <sbrk_aligned+0x12>
 8009780:	f000 fe3e 	bl	800a400 <_sbrk_r>
 8009784:	6030      	str	r0, [r6, #0]
 8009786:	4621      	mov	r1, r4
 8009788:	4628      	mov	r0, r5
 800978a:	f000 fe39 	bl	800a400 <_sbrk_r>
 800978e:	1c43      	adds	r3, r0, #1
 8009790:	d103      	bne.n	800979a <sbrk_aligned+0x26>
 8009792:	f04f 34ff 	mov.w	r4, #4294967295
 8009796:	4620      	mov	r0, r4
 8009798:	bd70      	pop	{r4, r5, r6, pc}
 800979a:	1cc4      	adds	r4, r0, #3
 800979c:	f024 0403 	bic.w	r4, r4, #3
 80097a0:	42a0      	cmp	r0, r4
 80097a2:	d0f8      	beq.n	8009796 <sbrk_aligned+0x22>
 80097a4:	1a21      	subs	r1, r4, r0
 80097a6:	4628      	mov	r0, r5
 80097a8:	f000 fe2a 	bl	800a400 <_sbrk_r>
 80097ac:	3001      	adds	r0, #1
 80097ae:	d1f2      	bne.n	8009796 <sbrk_aligned+0x22>
 80097b0:	e7ef      	b.n	8009792 <sbrk_aligned+0x1e>
 80097b2:	bf00      	nop
 80097b4:	200009f0 	.word	0x200009f0

080097b8 <_malloc_r>:
 80097b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097bc:	1ccd      	adds	r5, r1, #3
 80097be:	f025 0503 	bic.w	r5, r5, #3
 80097c2:	3508      	adds	r5, #8
 80097c4:	2d0c      	cmp	r5, #12
 80097c6:	bf38      	it	cc
 80097c8:	250c      	movcc	r5, #12
 80097ca:	2d00      	cmp	r5, #0
 80097cc:	4606      	mov	r6, r0
 80097ce:	db01      	blt.n	80097d4 <_malloc_r+0x1c>
 80097d0:	42a9      	cmp	r1, r5
 80097d2:	d904      	bls.n	80097de <_malloc_r+0x26>
 80097d4:	230c      	movs	r3, #12
 80097d6:	6033      	str	r3, [r6, #0]
 80097d8:	2000      	movs	r0, #0
 80097da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80098b4 <_malloc_r+0xfc>
 80097e2:	f000 f869 	bl	80098b8 <__malloc_lock>
 80097e6:	f8d8 3000 	ldr.w	r3, [r8]
 80097ea:	461c      	mov	r4, r3
 80097ec:	bb44      	cbnz	r4, 8009840 <_malloc_r+0x88>
 80097ee:	4629      	mov	r1, r5
 80097f0:	4630      	mov	r0, r6
 80097f2:	f7ff ffbf 	bl	8009774 <sbrk_aligned>
 80097f6:	1c43      	adds	r3, r0, #1
 80097f8:	4604      	mov	r4, r0
 80097fa:	d158      	bne.n	80098ae <_malloc_r+0xf6>
 80097fc:	f8d8 4000 	ldr.w	r4, [r8]
 8009800:	4627      	mov	r7, r4
 8009802:	2f00      	cmp	r7, #0
 8009804:	d143      	bne.n	800988e <_malloc_r+0xd6>
 8009806:	2c00      	cmp	r4, #0
 8009808:	d04b      	beq.n	80098a2 <_malloc_r+0xea>
 800980a:	6823      	ldr	r3, [r4, #0]
 800980c:	4639      	mov	r1, r7
 800980e:	4630      	mov	r0, r6
 8009810:	eb04 0903 	add.w	r9, r4, r3
 8009814:	f000 fdf4 	bl	800a400 <_sbrk_r>
 8009818:	4581      	cmp	r9, r0
 800981a:	d142      	bne.n	80098a2 <_malloc_r+0xea>
 800981c:	6821      	ldr	r1, [r4, #0]
 800981e:	1a6d      	subs	r5, r5, r1
 8009820:	4629      	mov	r1, r5
 8009822:	4630      	mov	r0, r6
 8009824:	f7ff ffa6 	bl	8009774 <sbrk_aligned>
 8009828:	3001      	adds	r0, #1
 800982a:	d03a      	beq.n	80098a2 <_malloc_r+0xea>
 800982c:	6823      	ldr	r3, [r4, #0]
 800982e:	442b      	add	r3, r5
 8009830:	6023      	str	r3, [r4, #0]
 8009832:	f8d8 3000 	ldr.w	r3, [r8]
 8009836:	685a      	ldr	r2, [r3, #4]
 8009838:	bb62      	cbnz	r2, 8009894 <_malloc_r+0xdc>
 800983a:	f8c8 7000 	str.w	r7, [r8]
 800983e:	e00f      	b.n	8009860 <_malloc_r+0xa8>
 8009840:	6822      	ldr	r2, [r4, #0]
 8009842:	1b52      	subs	r2, r2, r5
 8009844:	d420      	bmi.n	8009888 <_malloc_r+0xd0>
 8009846:	2a0b      	cmp	r2, #11
 8009848:	d917      	bls.n	800987a <_malloc_r+0xc2>
 800984a:	1961      	adds	r1, r4, r5
 800984c:	42a3      	cmp	r3, r4
 800984e:	6025      	str	r5, [r4, #0]
 8009850:	bf18      	it	ne
 8009852:	6059      	strne	r1, [r3, #4]
 8009854:	6863      	ldr	r3, [r4, #4]
 8009856:	bf08      	it	eq
 8009858:	f8c8 1000 	streq.w	r1, [r8]
 800985c:	5162      	str	r2, [r4, r5]
 800985e:	604b      	str	r3, [r1, #4]
 8009860:	4630      	mov	r0, r6
 8009862:	f000 f82f 	bl	80098c4 <__malloc_unlock>
 8009866:	f104 000b 	add.w	r0, r4, #11
 800986a:	1d23      	adds	r3, r4, #4
 800986c:	f020 0007 	bic.w	r0, r0, #7
 8009870:	1ac2      	subs	r2, r0, r3
 8009872:	bf1c      	itt	ne
 8009874:	1a1b      	subne	r3, r3, r0
 8009876:	50a3      	strne	r3, [r4, r2]
 8009878:	e7af      	b.n	80097da <_malloc_r+0x22>
 800987a:	6862      	ldr	r2, [r4, #4]
 800987c:	42a3      	cmp	r3, r4
 800987e:	bf0c      	ite	eq
 8009880:	f8c8 2000 	streq.w	r2, [r8]
 8009884:	605a      	strne	r2, [r3, #4]
 8009886:	e7eb      	b.n	8009860 <_malloc_r+0xa8>
 8009888:	4623      	mov	r3, r4
 800988a:	6864      	ldr	r4, [r4, #4]
 800988c:	e7ae      	b.n	80097ec <_malloc_r+0x34>
 800988e:	463c      	mov	r4, r7
 8009890:	687f      	ldr	r7, [r7, #4]
 8009892:	e7b6      	b.n	8009802 <_malloc_r+0x4a>
 8009894:	461a      	mov	r2, r3
 8009896:	685b      	ldr	r3, [r3, #4]
 8009898:	42a3      	cmp	r3, r4
 800989a:	d1fb      	bne.n	8009894 <_malloc_r+0xdc>
 800989c:	2300      	movs	r3, #0
 800989e:	6053      	str	r3, [r2, #4]
 80098a0:	e7de      	b.n	8009860 <_malloc_r+0xa8>
 80098a2:	230c      	movs	r3, #12
 80098a4:	6033      	str	r3, [r6, #0]
 80098a6:	4630      	mov	r0, r6
 80098a8:	f000 f80c 	bl	80098c4 <__malloc_unlock>
 80098ac:	e794      	b.n	80097d8 <_malloc_r+0x20>
 80098ae:	6005      	str	r5, [r0, #0]
 80098b0:	e7d6      	b.n	8009860 <_malloc_r+0xa8>
 80098b2:	bf00      	nop
 80098b4:	200009f4 	.word	0x200009f4

080098b8 <__malloc_lock>:
 80098b8:	4801      	ldr	r0, [pc, #4]	@ (80098c0 <__malloc_lock+0x8>)
 80098ba:	f7ff b8ae 	b.w	8008a1a <__retarget_lock_acquire_recursive>
 80098be:	bf00      	nop
 80098c0:	200009ec 	.word	0x200009ec

080098c4 <__malloc_unlock>:
 80098c4:	4801      	ldr	r0, [pc, #4]	@ (80098cc <__malloc_unlock+0x8>)
 80098c6:	f7ff b8a9 	b.w	8008a1c <__retarget_lock_release_recursive>
 80098ca:	bf00      	nop
 80098cc:	200009ec 	.word	0x200009ec

080098d0 <_Balloc>:
 80098d0:	b570      	push	{r4, r5, r6, lr}
 80098d2:	69c6      	ldr	r6, [r0, #28]
 80098d4:	4604      	mov	r4, r0
 80098d6:	460d      	mov	r5, r1
 80098d8:	b976      	cbnz	r6, 80098f8 <_Balloc+0x28>
 80098da:	2010      	movs	r0, #16
 80098dc:	f7ff ff42 	bl	8009764 <malloc>
 80098e0:	4602      	mov	r2, r0
 80098e2:	61e0      	str	r0, [r4, #28]
 80098e4:	b920      	cbnz	r0, 80098f0 <_Balloc+0x20>
 80098e6:	4b18      	ldr	r3, [pc, #96]	@ (8009948 <_Balloc+0x78>)
 80098e8:	4818      	ldr	r0, [pc, #96]	@ (800994c <_Balloc+0x7c>)
 80098ea:	216b      	movs	r1, #107	@ 0x6b
 80098ec:	f000 fda6 	bl	800a43c <__assert_func>
 80098f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80098f4:	6006      	str	r6, [r0, #0]
 80098f6:	60c6      	str	r6, [r0, #12]
 80098f8:	69e6      	ldr	r6, [r4, #28]
 80098fa:	68f3      	ldr	r3, [r6, #12]
 80098fc:	b183      	cbz	r3, 8009920 <_Balloc+0x50>
 80098fe:	69e3      	ldr	r3, [r4, #28]
 8009900:	68db      	ldr	r3, [r3, #12]
 8009902:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009906:	b9b8      	cbnz	r0, 8009938 <_Balloc+0x68>
 8009908:	2101      	movs	r1, #1
 800990a:	fa01 f605 	lsl.w	r6, r1, r5
 800990e:	1d72      	adds	r2, r6, #5
 8009910:	0092      	lsls	r2, r2, #2
 8009912:	4620      	mov	r0, r4
 8009914:	f000 fdb0 	bl	800a478 <_calloc_r>
 8009918:	b160      	cbz	r0, 8009934 <_Balloc+0x64>
 800991a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800991e:	e00e      	b.n	800993e <_Balloc+0x6e>
 8009920:	2221      	movs	r2, #33	@ 0x21
 8009922:	2104      	movs	r1, #4
 8009924:	4620      	mov	r0, r4
 8009926:	f000 fda7 	bl	800a478 <_calloc_r>
 800992a:	69e3      	ldr	r3, [r4, #28]
 800992c:	60f0      	str	r0, [r6, #12]
 800992e:	68db      	ldr	r3, [r3, #12]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d1e4      	bne.n	80098fe <_Balloc+0x2e>
 8009934:	2000      	movs	r0, #0
 8009936:	bd70      	pop	{r4, r5, r6, pc}
 8009938:	6802      	ldr	r2, [r0, #0]
 800993a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800993e:	2300      	movs	r3, #0
 8009940:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009944:	e7f7      	b.n	8009936 <_Balloc+0x66>
 8009946:	bf00      	nop
 8009948:	0800ab71 	.word	0x0800ab71
 800994c:	0800abf1 	.word	0x0800abf1

08009950 <_Bfree>:
 8009950:	b570      	push	{r4, r5, r6, lr}
 8009952:	69c6      	ldr	r6, [r0, #28]
 8009954:	4605      	mov	r5, r0
 8009956:	460c      	mov	r4, r1
 8009958:	b976      	cbnz	r6, 8009978 <_Bfree+0x28>
 800995a:	2010      	movs	r0, #16
 800995c:	f7ff ff02 	bl	8009764 <malloc>
 8009960:	4602      	mov	r2, r0
 8009962:	61e8      	str	r0, [r5, #28]
 8009964:	b920      	cbnz	r0, 8009970 <_Bfree+0x20>
 8009966:	4b09      	ldr	r3, [pc, #36]	@ (800998c <_Bfree+0x3c>)
 8009968:	4809      	ldr	r0, [pc, #36]	@ (8009990 <_Bfree+0x40>)
 800996a:	218f      	movs	r1, #143	@ 0x8f
 800996c:	f000 fd66 	bl	800a43c <__assert_func>
 8009970:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009974:	6006      	str	r6, [r0, #0]
 8009976:	60c6      	str	r6, [r0, #12]
 8009978:	b13c      	cbz	r4, 800998a <_Bfree+0x3a>
 800997a:	69eb      	ldr	r3, [r5, #28]
 800997c:	6862      	ldr	r2, [r4, #4]
 800997e:	68db      	ldr	r3, [r3, #12]
 8009980:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009984:	6021      	str	r1, [r4, #0]
 8009986:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800998a:	bd70      	pop	{r4, r5, r6, pc}
 800998c:	0800ab71 	.word	0x0800ab71
 8009990:	0800abf1 	.word	0x0800abf1

08009994 <__multadd>:
 8009994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009998:	690d      	ldr	r5, [r1, #16]
 800999a:	4607      	mov	r7, r0
 800999c:	460c      	mov	r4, r1
 800999e:	461e      	mov	r6, r3
 80099a0:	f101 0c14 	add.w	ip, r1, #20
 80099a4:	2000      	movs	r0, #0
 80099a6:	f8dc 3000 	ldr.w	r3, [ip]
 80099aa:	b299      	uxth	r1, r3
 80099ac:	fb02 6101 	mla	r1, r2, r1, r6
 80099b0:	0c1e      	lsrs	r6, r3, #16
 80099b2:	0c0b      	lsrs	r3, r1, #16
 80099b4:	fb02 3306 	mla	r3, r2, r6, r3
 80099b8:	b289      	uxth	r1, r1
 80099ba:	3001      	adds	r0, #1
 80099bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80099c0:	4285      	cmp	r5, r0
 80099c2:	f84c 1b04 	str.w	r1, [ip], #4
 80099c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80099ca:	dcec      	bgt.n	80099a6 <__multadd+0x12>
 80099cc:	b30e      	cbz	r6, 8009a12 <__multadd+0x7e>
 80099ce:	68a3      	ldr	r3, [r4, #8]
 80099d0:	42ab      	cmp	r3, r5
 80099d2:	dc19      	bgt.n	8009a08 <__multadd+0x74>
 80099d4:	6861      	ldr	r1, [r4, #4]
 80099d6:	4638      	mov	r0, r7
 80099d8:	3101      	adds	r1, #1
 80099da:	f7ff ff79 	bl	80098d0 <_Balloc>
 80099de:	4680      	mov	r8, r0
 80099e0:	b928      	cbnz	r0, 80099ee <__multadd+0x5a>
 80099e2:	4602      	mov	r2, r0
 80099e4:	4b0c      	ldr	r3, [pc, #48]	@ (8009a18 <__multadd+0x84>)
 80099e6:	480d      	ldr	r0, [pc, #52]	@ (8009a1c <__multadd+0x88>)
 80099e8:	21ba      	movs	r1, #186	@ 0xba
 80099ea:	f000 fd27 	bl	800a43c <__assert_func>
 80099ee:	6922      	ldr	r2, [r4, #16]
 80099f0:	3202      	adds	r2, #2
 80099f2:	f104 010c 	add.w	r1, r4, #12
 80099f6:	0092      	lsls	r2, r2, #2
 80099f8:	300c      	adds	r0, #12
 80099fa:	f000 fd11 	bl	800a420 <memcpy>
 80099fe:	4621      	mov	r1, r4
 8009a00:	4638      	mov	r0, r7
 8009a02:	f7ff ffa5 	bl	8009950 <_Bfree>
 8009a06:	4644      	mov	r4, r8
 8009a08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009a0c:	3501      	adds	r5, #1
 8009a0e:	615e      	str	r6, [r3, #20]
 8009a10:	6125      	str	r5, [r4, #16]
 8009a12:	4620      	mov	r0, r4
 8009a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a18:	0800abe0 	.word	0x0800abe0
 8009a1c:	0800abf1 	.word	0x0800abf1

08009a20 <__hi0bits>:
 8009a20:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009a24:	4603      	mov	r3, r0
 8009a26:	bf36      	itet	cc
 8009a28:	0403      	lslcc	r3, r0, #16
 8009a2a:	2000      	movcs	r0, #0
 8009a2c:	2010      	movcc	r0, #16
 8009a2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009a32:	bf3c      	itt	cc
 8009a34:	021b      	lslcc	r3, r3, #8
 8009a36:	3008      	addcc	r0, #8
 8009a38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a3c:	bf3c      	itt	cc
 8009a3e:	011b      	lslcc	r3, r3, #4
 8009a40:	3004      	addcc	r0, #4
 8009a42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a46:	bf3c      	itt	cc
 8009a48:	009b      	lslcc	r3, r3, #2
 8009a4a:	3002      	addcc	r0, #2
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	db05      	blt.n	8009a5c <__hi0bits+0x3c>
 8009a50:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009a54:	f100 0001 	add.w	r0, r0, #1
 8009a58:	bf08      	it	eq
 8009a5a:	2020      	moveq	r0, #32
 8009a5c:	4770      	bx	lr

08009a5e <__lo0bits>:
 8009a5e:	6803      	ldr	r3, [r0, #0]
 8009a60:	4602      	mov	r2, r0
 8009a62:	f013 0007 	ands.w	r0, r3, #7
 8009a66:	d00b      	beq.n	8009a80 <__lo0bits+0x22>
 8009a68:	07d9      	lsls	r1, r3, #31
 8009a6a:	d421      	bmi.n	8009ab0 <__lo0bits+0x52>
 8009a6c:	0798      	lsls	r0, r3, #30
 8009a6e:	bf49      	itett	mi
 8009a70:	085b      	lsrmi	r3, r3, #1
 8009a72:	089b      	lsrpl	r3, r3, #2
 8009a74:	2001      	movmi	r0, #1
 8009a76:	6013      	strmi	r3, [r2, #0]
 8009a78:	bf5c      	itt	pl
 8009a7a:	6013      	strpl	r3, [r2, #0]
 8009a7c:	2002      	movpl	r0, #2
 8009a7e:	4770      	bx	lr
 8009a80:	b299      	uxth	r1, r3
 8009a82:	b909      	cbnz	r1, 8009a88 <__lo0bits+0x2a>
 8009a84:	0c1b      	lsrs	r3, r3, #16
 8009a86:	2010      	movs	r0, #16
 8009a88:	b2d9      	uxtb	r1, r3
 8009a8a:	b909      	cbnz	r1, 8009a90 <__lo0bits+0x32>
 8009a8c:	3008      	adds	r0, #8
 8009a8e:	0a1b      	lsrs	r3, r3, #8
 8009a90:	0719      	lsls	r1, r3, #28
 8009a92:	bf04      	itt	eq
 8009a94:	091b      	lsreq	r3, r3, #4
 8009a96:	3004      	addeq	r0, #4
 8009a98:	0799      	lsls	r1, r3, #30
 8009a9a:	bf04      	itt	eq
 8009a9c:	089b      	lsreq	r3, r3, #2
 8009a9e:	3002      	addeq	r0, #2
 8009aa0:	07d9      	lsls	r1, r3, #31
 8009aa2:	d403      	bmi.n	8009aac <__lo0bits+0x4e>
 8009aa4:	085b      	lsrs	r3, r3, #1
 8009aa6:	f100 0001 	add.w	r0, r0, #1
 8009aaa:	d003      	beq.n	8009ab4 <__lo0bits+0x56>
 8009aac:	6013      	str	r3, [r2, #0]
 8009aae:	4770      	bx	lr
 8009ab0:	2000      	movs	r0, #0
 8009ab2:	4770      	bx	lr
 8009ab4:	2020      	movs	r0, #32
 8009ab6:	4770      	bx	lr

08009ab8 <__i2b>:
 8009ab8:	b510      	push	{r4, lr}
 8009aba:	460c      	mov	r4, r1
 8009abc:	2101      	movs	r1, #1
 8009abe:	f7ff ff07 	bl	80098d0 <_Balloc>
 8009ac2:	4602      	mov	r2, r0
 8009ac4:	b928      	cbnz	r0, 8009ad2 <__i2b+0x1a>
 8009ac6:	4b05      	ldr	r3, [pc, #20]	@ (8009adc <__i2b+0x24>)
 8009ac8:	4805      	ldr	r0, [pc, #20]	@ (8009ae0 <__i2b+0x28>)
 8009aca:	f240 1145 	movw	r1, #325	@ 0x145
 8009ace:	f000 fcb5 	bl	800a43c <__assert_func>
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	6144      	str	r4, [r0, #20]
 8009ad6:	6103      	str	r3, [r0, #16]
 8009ad8:	bd10      	pop	{r4, pc}
 8009ada:	bf00      	nop
 8009adc:	0800abe0 	.word	0x0800abe0
 8009ae0:	0800abf1 	.word	0x0800abf1

08009ae4 <__multiply>:
 8009ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ae8:	4617      	mov	r7, r2
 8009aea:	690a      	ldr	r2, [r1, #16]
 8009aec:	693b      	ldr	r3, [r7, #16]
 8009aee:	429a      	cmp	r2, r3
 8009af0:	bfa8      	it	ge
 8009af2:	463b      	movge	r3, r7
 8009af4:	4689      	mov	r9, r1
 8009af6:	bfa4      	itt	ge
 8009af8:	460f      	movge	r7, r1
 8009afa:	4699      	movge	r9, r3
 8009afc:	693d      	ldr	r5, [r7, #16]
 8009afe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	6879      	ldr	r1, [r7, #4]
 8009b06:	eb05 060a 	add.w	r6, r5, sl
 8009b0a:	42b3      	cmp	r3, r6
 8009b0c:	b085      	sub	sp, #20
 8009b0e:	bfb8      	it	lt
 8009b10:	3101      	addlt	r1, #1
 8009b12:	f7ff fedd 	bl	80098d0 <_Balloc>
 8009b16:	b930      	cbnz	r0, 8009b26 <__multiply+0x42>
 8009b18:	4602      	mov	r2, r0
 8009b1a:	4b41      	ldr	r3, [pc, #260]	@ (8009c20 <__multiply+0x13c>)
 8009b1c:	4841      	ldr	r0, [pc, #260]	@ (8009c24 <__multiply+0x140>)
 8009b1e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009b22:	f000 fc8b 	bl	800a43c <__assert_func>
 8009b26:	f100 0414 	add.w	r4, r0, #20
 8009b2a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009b2e:	4623      	mov	r3, r4
 8009b30:	2200      	movs	r2, #0
 8009b32:	4573      	cmp	r3, lr
 8009b34:	d320      	bcc.n	8009b78 <__multiply+0x94>
 8009b36:	f107 0814 	add.w	r8, r7, #20
 8009b3a:	f109 0114 	add.w	r1, r9, #20
 8009b3e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009b42:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009b46:	9302      	str	r3, [sp, #8]
 8009b48:	1beb      	subs	r3, r5, r7
 8009b4a:	3b15      	subs	r3, #21
 8009b4c:	f023 0303 	bic.w	r3, r3, #3
 8009b50:	3304      	adds	r3, #4
 8009b52:	3715      	adds	r7, #21
 8009b54:	42bd      	cmp	r5, r7
 8009b56:	bf38      	it	cc
 8009b58:	2304      	movcc	r3, #4
 8009b5a:	9301      	str	r3, [sp, #4]
 8009b5c:	9b02      	ldr	r3, [sp, #8]
 8009b5e:	9103      	str	r1, [sp, #12]
 8009b60:	428b      	cmp	r3, r1
 8009b62:	d80c      	bhi.n	8009b7e <__multiply+0x9a>
 8009b64:	2e00      	cmp	r6, #0
 8009b66:	dd03      	ble.n	8009b70 <__multiply+0x8c>
 8009b68:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d055      	beq.n	8009c1c <__multiply+0x138>
 8009b70:	6106      	str	r6, [r0, #16]
 8009b72:	b005      	add	sp, #20
 8009b74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b78:	f843 2b04 	str.w	r2, [r3], #4
 8009b7c:	e7d9      	b.n	8009b32 <__multiply+0x4e>
 8009b7e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009b82:	f1ba 0f00 	cmp.w	sl, #0
 8009b86:	d01f      	beq.n	8009bc8 <__multiply+0xe4>
 8009b88:	46c4      	mov	ip, r8
 8009b8a:	46a1      	mov	r9, r4
 8009b8c:	2700      	movs	r7, #0
 8009b8e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009b92:	f8d9 3000 	ldr.w	r3, [r9]
 8009b96:	fa1f fb82 	uxth.w	fp, r2
 8009b9a:	b29b      	uxth	r3, r3
 8009b9c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009ba0:	443b      	add	r3, r7
 8009ba2:	f8d9 7000 	ldr.w	r7, [r9]
 8009ba6:	0c12      	lsrs	r2, r2, #16
 8009ba8:	0c3f      	lsrs	r7, r7, #16
 8009baa:	fb0a 7202 	mla	r2, sl, r2, r7
 8009bae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009bb2:	b29b      	uxth	r3, r3
 8009bb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009bb8:	4565      	cmp	r5, ip
 8009bba:	f849 3b04 	str.w	r3, [r9], #4
 8009bbe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009bc2:	d8e4      	bhi.n	8009b8e <__multiply+0xaa>
 8009bc4:	9b01      	ldr	r3, [sp, #4]
 8009bc6:	50e7      	str	r7, [r4, r3]
 8009bc8:	9b03      	ldr	r3, [sp, #12]
 8009bca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009bce:	3104      	adds	r1, #4
 8009bd0:	f1b9 0f00 	cmp.w	r9, #0
 8009bd4:	d020      	beq.n	8009c18 <__multiply+0x134>
 8009bd6:	6823      	ldr	r3, [r4, #0]
 8009bd8:	4647      	mov	r7, r8
 8009bda:	46a4      	mov	ip, r4
 8009bdc:	f04f 0a00 	mov.w	sl, #0
 8009be0:	f8b7 b000 	ldrh.w	fp, [r7]
 8009be4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009be8:	fb09 220b 	mla	r2, r9, fp, r2
 8009bec:	4452      	add	r2, sl
 8009bee:	b29b      	uxth	r3, r3
 8009bf0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009bf4:	f84c 3b04 	str.w	r3, [ip], #4
 8009bf8:	f857 3b04 	ldr.w	r3, [r7], #4
 8009bfc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c00:	f8bc 3000 	ldrh.w	r3, [ip]
 8009c04:	fb09 330a 	mla	r3, r9, sl, r3
 8009c08:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009c0c:	42bd      	cmp	r5, r7
 8009c0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c12:	d8e5      	bhi.n	8009be0 <__multiply+0xfc>
 8009c14:	9a01      	ldr	r2, [sp, #4]
 8009c16:	50a3      	str	r3, [r4, r2]
 8009c18:	3404      	adds	r4, #4
 8009c1a:	e79f      	b.n	8009b5c <__multiply+0x78>
 8009c1c:	3e01      	subs	r6, #1
 8009c1e:	e7a1      	b.n	8009b64 <__multiply+0x80>
 8009c20:	0800abe0 	.word	0x0800abe0
 8009c24:	0800abf1 	.word	0x0800abf1

08009c28 <__pow5mult>:
 8009c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c2c:	4615      	mov	r5, r2
 8009c2e:	f012 0203 	ands.w	r2, r2, #3
 8009c32:	4607      	mov	r7, r0
 8009c34:	460e      	mov	r6, r1
 8009c36:	d007      	beq.n	8009c48 <__pow5mult+0x20>
 8009c38:	4c25      	ldr	r4, [pc, #148]	@ (8009cd0 <__pow5mult+0xa8>)
 8009c3a:	3a01      	subs	r2, #1
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009c42:	f7ff fea7 	bl	8009994 <__multadd>
 8009c46:	4606      	mov	r6, r0
 8009c48:	10ad      	asrs	r5, r5, #2
 8009c4a:	d03d      	beq.n	8009cc8 <__pow5mult+0xa0>
 8009c4c:	69fc      	ldr	r4, [r7, #28]
 8009c4e:	b97c      	cbnz	r4, 8009c70 <__pow5mult+0x48>
 8009c50:	2010      	movs	r0, #16
 8009c52:	f7ff fd87 	bl	8009764 <malloc>
 8009c56:	4602      	mov	r2, r0
 8009c58:	61f8      	str	r0, [r7, #28]
 8009c5a:	b928      	cbnz	r0, 8009c68 <__pow5mult+0x40>
 8009c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8009cd4 <__pow5mult+0xac>)
 8009c5e:	481e      	ldr	r0, [pc, #120]	@ (8009cd8 <__pow5mult+0xb0>)
 8009c60:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009c64:	f000 fbea 	bl	800a43c <__assert_func>
 8009c68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009c6c:	6004      	str	r4, [r0, #0]
 8009c6e:	60c4      	str	r4, [r0, #12]
 8009c70:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009c74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009c78:	b94c      	cbnz	r4, 8009c8e <__pow5mult+0x66>
 8009c7a:	f240 2171 	movw	r1, #625	@ 0x271
 8009c7e:	4638      	mov	r0, r7
 8009c80:	f7ff ff1a 	bl	8009ab8 <__i2b>
 8009c84:	2300      	movs	r3, #0
 8009c86:	f8c8 0008 	str.w	r0, [r8, #8]
 8009c8a:	4604      	mov	r4, r0
 8009c8c:	6003      	str	r3, [r0, #0]
 8009c8e:	f04f 0900 	mov.w	r9, #0
 8009c92:	07eb      	lsls	r3, r5, #31
 8009c94:	d50a      	bpl.n	8009cac <__pow5mult+0x84>
 8009c96:	4631      	mov	r1, r6
 8009c98:	4622      	mov	r2, r4
 8009c9a:	4638      	mov	r0, r7
 8009c9c:	f7ff ff22 	bl	8009ae4 <__multiply>
 8009ca0:	4631      	mov	r1, r6
 8009ca2:	4680      	mov	r8, r0
 8009ca4:	4638      	mov	r0, r7
 8009ca6:	f7ff fe53 	bl	8009950 <_Bfree>
 8009caa:	4646      	mov	r6, r8
 8009cac:	106d      	asrs	r5, r5, #1
 8009cae:	d00b      	beq.n	8009cc8 <__pow5mult+0xa0>
 8009cb0:	6820      	ldr	r0, [r4, #0]
 8009cb2:	b938      	cbnz	r0, 8009cc4 <__pow5mult+0x9c>
 8009cb4:	4622      	mov	r2, r4
 8009cb6:	4621      	mov	r1, r4
 8009cb8:	4638      	mov	r0, r7
 8009cba:	f7ff ff13 	bl	8009ae4 <__multiply>
 8009cbe:	6020      	str	r0, [r4, #0]
 8009cc0:	f8c0 9000 	str.w	r9, [r0]
 8009cc4:	4604      	mov	r4, r0
 8009cc6:	e7e4      	b.n	8009c92 <__pow5mult+0x6a>
 8009cc8:	4630      	mov	r0, r6
 8009cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cce:	bf00      	nop
 8009cd0:	0800aca4 	.word	0x0800aca4
 8009cd4:	0800ab71 	.word	0x0800ab71
 8009cd8:	0800abf1 	.word	0x0800abf1

08009cdc <__lshift>:
 8009cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ce0:	460c      	mov	r4, r1
 8009ce2:	6849      	ldr	r1, [r1, #4]
 8009ce4:	6923      	ldr	r3, [r4, #16]
 8009ce6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009cea:	68a3      	ldr	r3, [r4, #8]
 8009cec:	4607      	mov	r7, r0
 8009cee:	4691      	mov	r9, r2
 8009cf0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009cf4:	f108 0601 	add.w	r6, r8, #1
 8009cf8:	42b3      	cmp	r3, r6
 8009cfa:	db0b      	blt.n	8009d14 <__lshift+0x38>
 8009cfc:	4638      	mov	r0, r7
 8009cfe:	f7ff fde7 	bl	80098d0 <_Balloc>
 8009d02:	4605      	mov	r5, r0
 8009d04:	b948      	cbnz	r0, 8009d1a <__lshift+0x3e>
 8009d06:	4602      	mov	r2, r0
 8009d08:	4b28      	ldr	r3, [pc, #160]	@ (8009dac <__lshift+0xd0>)
 8009d0a:	4829      	ldr	r0, [pc, #164]	@ (8009db0 <__lshift+0xd4>)
 8009d0c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009d10:	f000 fb94 	bl	800a43c <__assert_func>
 8009d14:	3101      	adds	r1, #1
 8009d16:	005b      	lsls	r3, r3, #1
 8009d18:	e7ee      	b.n	8009cf8 <__lshift+0x1c>
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	f100 0114 	add.w	r1, r0, #20
 8009d20:	f100 0210 	add.w	r2, r0, #16
 8009d24:	4618      	mov	r0, r3
 8009d26:	4553      	cmp	r3, sl
 8009d28:	db33      	blt.n	8009d92 <__lshift+0xb6>
 8009d2a:	6920      	ldr	r0, [r4, #16]
 8009d2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009d30:	f104 0314 	add.w	r3, r4, #20
 8009d34:	f019 091f 	ands.w	r9, r9, #31
 8009d38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009d3c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009d40:	d02b      	beq.n	8009d9a <__lshift+0xbe>
 8009d42:	f1c9 0e20 	rsb	lr, r9, #32
 8009d46:	468a      	mov	sl, r1
 8009d48:	2200      	movs	r2, #0
 8009d4a:	6818      	ldr	r0, [r3, #0]
 8009d4c:	fa00 f009 	lsl.w	r0, r0, r9
 8009d50:	4310      	orrs	r0, r2
 8009d52:	f84a 0b04 	str.w	r0, [sl], #4
 8009d56:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d5a:	459c      	cmp	ip, r3
 8009d5c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009d60:	d8f3      	bhi.n	8009d4a <__lshift+0x6e>
 8009d62:	ebac 0304 	sub.w	r3, ip, r4
 8009d66:	3b15      	subs	r3, #21
 8009d68:	f023 0303 	bic.w	r3, r3, #3
 8009d6c:	3304      	adds	r3, #4
 8009d6e:	f104 0015 	add.w	r0, r4, #21
 8009d72:	4560      	cmp	r0, ip
 8009d74:	bf88      	it	hi
 8009d76:	2304      	movhi	r3, #4
 8009d78:	50ca      	str	r2, [r1, r3]
 8009d7a:	b10a      	cbz	r2, 8009d80 <__lshift+0xa4>
 8009d7c:	f108 0602 	add.w	r6, r8, #2
 8009d80:	3e01      	subs	r6, #1
 8009d82:	4638      	mov	r0, r7
 8009d84:	612e      	str	r6, [r5, #16]
 8009d86:	4621      	mov	r1, r4
 8009d88:	f7ff fde2 	bl	8009950 <_Bfree>
 8009d8c:	4628      	mov	r0, r5
 8009d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d92:	f842 0f04 	str.w	r0, [r2, #4]!
 8009d96:	3301      	adds	r3, #1
 8009d98:	e7c5      	b.n	8009d26 <__lshift+0x4a>
 8009d9a:	3904      	subs	r1, #4
 8009d9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009da0:	f841 2f04 	str.w	r2, [r1, #4]!
 8009da4:	459c      	cmp	ip, r3
 8009da6:	d8f9      	bhi.n	8009d9c <__lshift+0xc0>
 8009da8:	e7ea      	b.n	8009d80 <__lshift+0xa4>
 8009daa:	bf00      	nop
 8009dac:	0800abe0 	.word	0x0800abe0
 8009db0:	0800abf1 	.word	0x0800abf1

08009db4 <__mcmp>:
 8009db4:	690a      	ldr	r2, [r1, #16]
 8009db6:	4603      	mov	r3, r0
 8009db8:	6900      	ldr	r0, [r0, #16]
 8009dba:	1a80      	subs	r0, r0, r2
 8009dbc:	b530      	push	{r4, r5, lr}
 8009dbe:	d10e      	bne.n	8009dde <__mcmp+0x2a>
 8009dc0:	3314      	adds	r3, #20
 8009dc2:	3114      	adds	r1, #20
 8009dc4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009dc8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009dcc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009dd0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009dd4:	4295      	cmp	r5, r2
 8009dd6:	d003      	beq.n	8009de0 <__mcmp+0x2c>
 8009dd8:	d205      	bcs.n	8009de6 <__mcmp+0x32>
 8009dda:	f04f 30ff 	mov.w	r0, #4294967295
 8009dde:	bd30      	pop	{r4, r5, pc}
 8009de0:	42a3      	cmp	r3, r4
 8009de2:	d3f3      	bcc.n	8009dcc <__mcmp+0x18>
 8009de4:	e7fb      	b.n	8009dde <__mcmp+0x2a>
 8009de6:	2001      	movs	r0, #1
 8009de8:	e7f9      	b.n	8009dde <__mcmp+0x2a>
	...

08009dec <__mdiff>:
 8009dec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df0:	4689      	mov	r9, r1
 8009df2:	4606      	mov	r6, r0
 8009df4:	4611      	mov	r1, r2
 8009df6:	4648      	mov	r0, r9
 8009df8:	4614      	mov	r4, r2
 8009dfa:	f7ff ffdb 	bl	8009db4 <__mcmp>
 8009dfe:	1e05      	subs	r5, r0, #0
 8009e00:	d112      	bne.n	8009e28 <__mdiff+0x3c>
 8009e02:	4629      	mov	r1, r5
 8009e04:	4630      	mov	r0, r6
 8009e06:	f7ff fd63 	bl	80098d0 <_Balloc>
 8009e0a:	4602      	mov	r2, r0
 8009e0c:	b928      	cbnz	r0, 8009e1a <__mdiff+0x2e>
 8009e0e:	4b3f      	ldr	r3, [pc, #252]	@ (8009f0c <__mdiff+0x120>)
 8009e10:	f240 2137 	movw	r1, #567	@ 0x237
 8009e14:	483e      	ldr	r0, [pc, #248]	@ (8009f10 <__mdiff+0x124>)
 8009e16:	f000 fb11 	bl	800a43c <__assert_func>
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009e20:	4610      	mov	r0, r2
 8009e22:	b003      	add	sp, #12
 8009e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e28:	bfbc      	itt	lt
 8009e2a:	464b      	movlt	r3, r9
 8009e2c:	46a1      	movlt	r9, r4
 8009e2e:	4630      	mov	r0, r6
 8009e30:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009e34:	bfba      	itte	lt
 8009e36:	461c      	movlt	r4, r3
 8009e38:	2501      	movlt	r5, #1
 8009e3a:	2500      	movge	r5, #0
 8009e3c:	f7ff fd48 	bl	80098d0 <_Balloc>
 8009e40:	4602      	mov	r2, r0
 8009e42:	b918      	cbnz	r0, 8009e4c <__mdiff+0x60>
 8009e44:	4b31      	ldr	r3, [pc, #196]	@ (8009f0c <__mdiff+0x120>)
 8009e46:	f240 2145 	movw	r1, #581	@ 0x245
 8009e4a:	e7e3      	b.n	8009e14 <__mdiff+0x28>
 8009e4c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009e50:	6926      	ldr	r6, [r4, #16]
 8009e52:	60c5      	str	r5, [r0, #12]
 8009e54:	f109 0310 	add.w	r3, r9, #16
 8009e58:	f109 0514 	add.w	r5, r9, #20
 8009e5c:	f104 0e14 	add.w	lr, r4, #20
 8009e60:	f100 0b14 	add.w	fp, r0, #20
 8009e64:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009e68:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009e6c:	9301      	str	r3, [sp, #4]
 8009e6e:	46d9      	mov	r9, fp
 8009e70:	f04f 0c00 	mov.w	ip, #0
 8009e74:	9b01      	ldr	r3, [sp, #4]
 8009e76:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009e7a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009e7e:	9301      	str	r3, [sp, #4]
 8009e80:	fa1f f38a 	uxth.w	r3, sl
 8009e84:	4619      	mov	r1, r3
 8009e86:	b283      	uxth	r3, r0
 8009e88:	1acb      	subs	r3, r1, r3
 8009e8a:	0c00      	lsrs	r0, r0, #16
 8009e8c:	4463      	add	r3, ip
 8009e8e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009e92:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009e96:	b29b      	uxth	r3, r3
 8009e98:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009e9c:	4576      	cmp	r6, lr
 8009e9e:	f849 3b04 	str.w	r3, [r9], #4
 8009ea2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009ea6:	d8e5      	bhi.n	8009e74 <__mdiff+0x88>
 8009ea8:	1b33      	subs	r3, r6, r4
 8009eaa:	3b15      	subs	r3, #21
 8009eac:	f023 0303 	bic.w	r3, r3, #3
 8009eb0:	3415      	adds	r4, #21
 8009eb2:	3304      	adds	r3, #4
 8009eb4:	42a6      	cmp	r6, r4
 8009eb6:	bf38      	it	cc
 8009eb8:	2304      	movcc	r3, #4
 8009eba:	441d      	add	r5, r3
 8009ebc:	445b      	add	r3, fp
 8009ebe:	461e      	mov	r6, r3
 8009ec0:	462c      	mov	r4, r5
 8009ec2:	4544      	cmp	r4, r8
 8009ec4:	d30e      	bcc.n	8009ee4 <__mdiff+0xf8>
 8009ec6:	f108 0103 	add.w	r1, r8, #3
 8009eca:	1b49      	subs	r1, r1, r5
 8009ecc:	f021 0103 	bic.w	r1, r1, #3
 8009ed0:	3d03      	subs	r5, #3
 8009ed2:	45a8      	cmp	r8, r5
 8009ed4:	bf38      	it	cc
 8009ed6:	2100      	movcc	r1, #0
 8009ed8:	440b      	add	r3, r1
 8009eda:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009ede:	b191      	cbz	r1, 8009f06 <__mdiff+0x11a>
 8009ee0:	6117      	str	r7, [r2, #16]
 8009ee2:	e79d      	b.n	8009e20 <__mdiff+0x34>
 8009ee4:	f854 1b04 	ldr.w	r1, [r4], #4
 8009ee8:	46e6      	mov	lr, ip
 8009eea:	0c08      	lsrs	r0, r1, #16
 8009eec:	fa1c fc81 	uxtah	ip, ip, r1
 8009ef0:	4471      	add	r1, lr
 8009ef2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009ef6:	b289      	uxth	r1, r1
 8009ef8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009efc:	f846 1b04 	str.w	r1, [r6], #4
 8009f00:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f04:	e7dd      	b.n	8009ec2 <__mdiff+0xd6>
 8009f06:	3f01      	subs	r7, #1
 8009f08:	e7e7      	b.n	8009eda <__mdiff+0xee>
 8009f0a:	bf00      	nop
 8009f0c:	0800abe0 	.word	0x0800abe0
 8009f10:	0800abf1 	.word	0x0800abf1

08009f14 <__d2b>:
 8009f14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009f18:	460f      	mov	r7, r1
 8009f1a:	2101      	movs	r1, #1
 8009f1c:	ec59 8b10 	vmov	r8, r9, d0
 8009f20:	4616      	mov	r6, r2
 8009f22:	f7ff fcd5 	bl	80098d0 <_Balloc>
 8009f26:	4604      	mov	r4, r0
 8009f28:	b930      	cbnz	r0, 8009f38 <__d2b+0x24>
 8009f2a:	4602      	mov	r2, r0
 8009f2c:	4b23      	ldr	r3, [pc, #140]	@ (8009fbc <__d2b+0xa8>)
 8009f2e:	4824      	ldr	r0, [pc, #144]	@ (8009fc0 <__d2b+0xac>)
 8009f30:	f240 310f 	movw	r1, #783	@ 0x30f
 8009f34:	f000 fa82 	bl	800a43c <__assert_func>
 8009f38:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009f3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009f40:	b10d      	cbz	r5, 8009f46 <__d2b+0x32>
 8009f42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009f46:	9301      	str	r3, [sp, #4]
 8009f48:	f1b8 0300 	subs.w	r3, r8, #0
 8009f4c:	d023      	beq.n	8009f96 <__d2b+0x82>
 8009f4e:	4668      	mov	r0, sp
 8009f50:	9300      	str	r3, [sp, #0]
 8009f52:	f7ff fd84 	bl	8009a5e <__lo0bits>
 8009f56:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009f5a:	b1d0      	cbz	r0, 8009f92 <__d2b+0x7e>
 8009f5c:	f1c0 0320 	rsb	r3, r0, #32
 8009f60:	fa02 f303 	lsl.w	r3, r2, r3
 8009f64:	430b      	orrs	r3, r1
 8009f66:	40c2      	lsrs	r2, r0
 8009f68:	6163      	str	r3, [r4, #20]
 8009f6a:	9201      	str	r2, [sp, #4]
 8009f6c:	9b01      	ldr	r3, [sp, #4]
 8009f6e:	61a3      	str	r3, [r4, #24]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	bf0c      	ite	eq
 8009f74:	2201      	moveq	r2, #1
 8009f76:	2202      	movne	r2, #2
 8009f78:	6122      	str	r2, [r4, #16]
 8009f7a:	b1a5      	cbz	r5, 8009fa6 <__d2b+0x92>
 8009f7c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009f80:	4405      	add	r5, r0
 8009f82:	603d      	str	r5, [r7, #0]
 8009f84:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009f88:	6030      	str	r0, [r6, #0]
 8009f8a:	4620      	mov	r0, r4
 8009f8c:	b003      	add	sp, #12
 8009f8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f92:	6161      	str	r1, [r4, #20]
 8009f94:	e7ea      	b.n	8009f6c <__d2b+0x58>
 8009f96:	a801      	add	r0, sp, #4
 8009f98:	f7ff fd61 	bl	8009a5e <__lo0bits>
 8009f9c:	9b01      	ldr	r3, [sp, #4]
 8009f9e:	6163      	str	r3, [r4, #20]
 8009fa0:	3020      	adds	r0, #32
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	e7e8      	b.n	8009f78 <__d2b+0x64>
 8009fa6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009faa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009fae:	6038      	str	r0, [r7, #0]
 8009fb0:	6918      	ldr	r0, [r3, #16]
 8009fb2:	f7ff fd35 	bl	8009a20 <__hi0bits>
 8009fb6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009fba:	e7e5      	b.n	8009f88 <__d2b+0x74>
 8009fbc:	0800abe0 	.word	0x0800abe0
 8009fc0:	0800abf1 	.word	0x0800abf1

08009fc4 <__ssputs_r>:
 8009fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fc8:	688e      	ldr	r6, [r1, #8]
 8009fca:	461f      	mov	r7, r3
 8009fcc:	42be      	cmp	r6, r7
 8009fce:	680b      	ldr	r3, [r1, #0]
 8009fd0:	4682      	mov	sl, r0
 8009fd2:	460c      	mov	r4, r1
 8009fd4:	4690      	mov	r8, r2
 8009fd6:	d82d      	bhi.n	800a034 <__ssputs_r+0x70>
 8009fd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009fdc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009fe0:	d026      	beq.n	800a030 <__ssputs_r+0x6c>
 8009fe2:	6965      	ldr	r5, [r4, #20]
 8009fe4:	6909      	ldr	r1, [r1, #16]
 8009fe6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009fea:	eba3 0901 	sub.w	r9, r3, r1
 8009fee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009ff2:	1c7b      	adds	r3, r7, #1
 8009ff4:	444b      	add	r3, r9
 8009ff6:	106d      	asrs	r5, r5, #1
 8009ff8:	429d      	cmp	r5, r3
 8009ffa:	bf38      	it	cc
 8009ffc:	461d      	movcc	r5, r3
 8009ffe:	0553      	lsls	r3, r2, #21
 800a000:	d527      	bpl.n	800a052 <__ssputs_r+0x8e>
 800a002:	4629      	mov	r1, r5
 800a004:	f7ff fbd8 	bl	80097b8 <_malloc_r>
 800a008:	4606      	mov	r6, r0
 800a00a:	b360      	cbz	r0, 800a066 <__ssputs_r+0xa2>
 800a00c:	6921      	ldr	r1, [r4, #16]
 800a00e:	464a      	mov	r2, r9
 800a010:	f000 fa06 	bl	800a420 <memcpy>
 800a014:	89a3      	ldrh	r3, [r4, #12]
 800a016:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a01a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a01e:	81a3      	strh	r3, [r4, #12]
 800a020:	6126      	str	r6, [r4, #16]
 800a022:	6165      	str	r5, [r4, #20]
 800a024:	444e      	add	r6, r9
 800a026:	eba5 0509 	sub.w	r5, r5, r9
 800a02a:	6026      	str	r6, [r4, #0]
 800a02c:	60a5      	str	r5, [r4, #8]
 800a02e:	463e      	mov	r6, r7
 800a030:	42be      	cmp	r6, r7
 800a032:	d900      	bls.n	800a036 <__ssputs_r+0x72>
 800a034:	463e      	mov	r6, r7
 800a036:	6820      	ldr	r0, [r4, #0]
 800a038:	4632      	mov	r2, r6
 800a03a:	4641      	mov	r1, r8
 800a03c:	f000 f9c6 	bl	800a3cc <memmove>
 800a040:	68a3      	ldr	r3, [r4, #8]
 800a042:	1b9b      	subs	r3, r3, r6
 800a044:	60a3      	str	r3, [r4, #8]
 800a046:	6823      	ldr	r3, [r4, #0]
 800a048:	4433      	add	r3, r6
 800a04a:	6023      	str	r3, [r4, #0]
 800a04c:	2000      	movs	r0, #0
 800a04e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a052:	462a      	mov	r2, r5
 800a054:	f000 fa36 	bl	800a4c4 <_realloc_r>
 800a058:	4606      	mov	r6, r0
 800a05a:	2800      	cmp	r0, #0
 800a05c:	d1e0      	bne.n	800a020 <__ssputs_r+0x5c>
 800a05e:	6921      	ldr	r1, [r4, #16]
 800a060:	4650      	mov	r0, sl
 800a062:	f7ff fb35 	bl	80096d0 <_free_r>
 800a066:	230c      	movs	r3, #12
 800a068:	f8ca 3000 	str.w	r3, [sl]
 800a06c:	89a3      	ldrh	r3, [r4, #12]
 800a06e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a072:	81a3      	strh	r3, [r4, #12]
 800a074:	f04f 30ff 	mov.w	r0, #4294967295
 800a078:	e7e9      	b.n	800a04e <__ssputs_r+0x8a>
	...

0800a07c <_svfiprintf_r>:
 800a07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a080:	4698      	mov	r8, r3
 800a082:	898b      	ldrh	r3, [r1, #12]
 800a084:	061b      	lsls	r3, r3, #24
 800a086:	b09d      	sub	sp, #116	@ 0x74
 800a088:	4607      	mov	r7, r0
 800a08a:	460d      	mov	r5, r1
 800a08c:	4614      	mov	r4, r2
 800a08e:	d510      	bpl.n	800a0b2 <_svfiprintf_r+0x36>
 800a090:	690b      	ldr	r3, [r1, #16]
 800a092:	b973      	cbnz	r3, 800a0b2 <_svfiprintf_r+0x36>
 800a094:	2140      	movs	r1, #64	@ 0x40
 800a096:	f7ff fb8f 	bl	80097b8 <_malloc_r>
 800a09a:	6028      	str	r0, [r5, #0]
 800a09c:	6128      	str	r0, [r5, #16]
 800a09e:	b930      	cbnz	r0, 800a0ae <_svfiprintf_r+0x32>
 800a0a0:	230c      	movs	r3, #12
 800a0a2:	603b      	str	r3, [r7, #0]
 800a0a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a0a8:	b01d      	add	sp, #116	@ 0x74
 800a0aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0ae:	2340      	movs	r3, #64	@ 0x40
 800a0b0:	616b      	str	r3, [r5, #20]
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0b6:	2320      	movs	r3, #32
 800a0b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a0bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0c0:	2330      	movs	r3, #48	@ 0x30
 800a0c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a260 <_svfiprintf_r+0x1e4>
 800a0c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a0ca:	f04f 0901 	mov.w	r9, #1
 800a0ce:	4623      	mov	r3, r4
 800a0d0:	469a      	mov	sl, r3
 800a0d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0d6:	b10a      	cbz	r2, 800a0dc <_svfiprintf_r+0x60>
 800a0d8:	2a25      	cmp	r2, #37	@ 0x25
 800a0da:	d1f9      	bne.n	800a0d0 <_svfiprintf_r+0x54>
 800a0dc:	ebba 0b04 	subs.w	fp, sl, r4
 800a0e0:	d00b      	beq.n	800a0fa <_svfiprintf_r+0x7e>
 800a0e2:	465b      	mov	r3, fp
 800a0e4:	4622      	mov	r2, r4
 800a0e6:	4629      	mov	r1, r5
 800a0e8:	4638      	mov	r0, r7
 800a0ea:	f7ff ff6b 	bl	8009fc4 <__ssputs_r>
 800a0ee:	3001      	adds	r0, #1
 800a0f0:	f000 80a7 	beq.w	800a242 <_svfiprintf_r+0x1c6>
 800a0f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0f6:	445a      	add	r2, fp
 800a0f8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a0fa:	f89a 3000 	ldrb.w	r3, [sl]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	f000 809f 	beq.w	800a242 <_svfiprintf_r+0x1c6>
 800a104:	2300      	movs	r3, #0
 800a106:	f04f 32ff 	mov.w	r2, #4294967295
 800a10a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a10e:	f10a 0a01 	add.w	sl, sl, #1
 800a112:	9304      	str	r3, [sp, #16]
 800a114:	9307      	str	r3, [sp, #28]
 800a116:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a11a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a11c:	4654      	mov	r4, sl
 800a11e:	2205      	movs	r2, #5
 800a120:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a124:	484e      	ldr	r0, [pc, #312]	@ (800a260 <_svfiprintf_r+0x1e4>)
 800a126:	f7f6 f853 	bl	80001d0 <memchr>
 800a12a:	9a04      	ldr	r2, [sp, #16]
 800a12c:	b9d8      	cbnz	r0, 800a166 <_svfiprintf_r+0xea>
 800a12e:	06d0      	lsls	r0, r2, #27
 800a130:	bf44      	itt	mi
 800a132:	2320      	movmi	r3, #32
 800a134:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a138:	0711      	lsls	r1, r2, #28
 800a13a:	bf44      	itt	mi
 800a13c:	232b      	movmi	r3, #43	@ 0x2b
 800a13e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a142:	f89a 3000 	ldrb.w	r3, [sl]
 800a146:	2b2a      	cmp	r3, #42	@ 0x2a
 800a148:	d015      	beq.n	800a176 <_svfiprintf_r+0xfa>
 800a14a:	9a07      	ldr	r2, [sp, #28]
 800a14c:	4654      	mov	r4, sl
 800a14e:	2000      	movs	r0, #0
 800a150:	f04f 0c0a 	mov.w	ip, #10
 800a154:	4621      	mov	r1, r4
 800a156:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a15a:	3b30      	subs	r3, #48	@ 0x30
 800a15c:	2b09      	cmp	r3, #9
 800a15e:	d94b      	bls.n	800a1f8 <_svfiprintf_r+0x17c>
 800a160:	b1b0      	cbz	r0, 800a190 <_svfiprintf_r+0x114>
 800a162:	9207      	str	r2, [sp, #28]
 800a164:	e014      	b.n	800a190 <_svfiprintf_r+0x114>
 800a166:	eba0 0308 	sub.w	r3, r0, r8
 800a16a:	fa09 f303 	lsl.w	r3, r9, r3
 800a16e:	4313      	orrs	r3, r2
 800a170:	9304      	str	r3, [sp, #16]
 800a172:	46a2      	mov	sl, r4
 800a174:	e7d2      	b.n	800a11c <_svfiprintf_r+0xa0>
 800a176:	9b03      	ldr	r3, [sp, #12]
 800a178:	1d19      	adds	r1, r3, #4
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	9103      	str	r1, [sp, #12]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	bfbb      	ittet	lt
 800a182:	425b      	neglt	r3, r3
 800a184:	f042 0202 	orrlt.w	r2, r2, #2
 800a188:	9307      	strge	r3, [sp, #28]
 800a18a:	9307      	strlt	r3, [sp, #28]
 800a18c:	bfb8      	it	lt
 800a18e:	9204      	strlt	r2, [sp, #16]
 800a190:	7823      	ldrb	r3, [r4, #0]
 800a192:	2b2e      	cmp	r3, #46	@ 0x2e
 800a194:	d10a      	bne.n	800a1ac <_svfiprintf_r+0x130>
 800a196:	7863      	ldrb	r3, [r4, #1]
 800a198:	2b2a      	cmp	r3, #42	@ 0x2a
 800a19a:	d132      	bne.n	800a202 <_svfiprintf_r+0x186>
 800a19c:	9b03      	ldr	r3, [sp, #12]
 800a19e:	1d1a      	adds	r2, r3, #4
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	9203      	str	r2, [sp, #12]
 800a1a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a1a8:	3402      	adds	r4, #2
 800a1aa:	9305      	str	r3, [sp, #20]
 800a1ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a270 <_svfiprintf_r+0x1f4>
 800a1b0:	7821      	ldrb	r1, [r4, #0]
 800a1b2:	2203      	movs	r2, #3
 800a1b4:	4650      	mov	r0, sl
 800a1b6:	f7f6 f80b 	bl	80001d0 <memchr>
 800a1ba:	b138      	cbz	r0, 800a1cc <_svfiprintf_r+0x150>
 800a1bc:	9b04      	ldr	r3, [sp, #16]
 800a1be:	eba0 000a 	sub.w	r0, r0, sl
 800a1c2:	2240      	movs	r2, #64	@ 0x40
 800a1c4:	4082      	lsls	r2, r0
 800a1c6:	4313      	orrs	r3, r2
 800a1c8:	3401      	adds	r4, #1
 800a1ca:	9304      	str	r3, [sp, #16]
 800a1cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1d0:	4824      	ldr	r0, [pc, #144]	@ (800a264 <_svfiprintf_r+0x1e8>)
 800a1d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a1d6:	2206      	movs	r2, #6
 800a1d8:	f7f5 fffa 	bl	80001d0 <memchr>
 800a1dc:	2800      	cmp	r0, #0
 800a1de:	d036      	beq.n	800a24e <_svfiprintf_r+0x1d2>
 800a1e0:	4b21      	ldr	r3, [pc, #132]	@ (800a268 <_svfiprintf_r+0x1ec>)
 800a1e2:	bb1b      	cbnz	r3, 800a22c <_svfiprintf_r+0x1b0>
 800a1e4:	9b03      	ldr	r3, [sp, #12]
 800a1e6:	3307      	adds	r3, #7
 800a1e8:	f023 0307 	bic.w	r3, r3, #7
 800a1ec:	3308      	adds	r3, #8
 800a1ee:	9303      	str	r3, [sp, #12]
 800a1f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1f2:	4433      	add	r3, r6
 800a1f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1f6:	e76a      	b.n	800a0ce <_svfiprintf_r+0x52>
 800a1f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a1fc:	460c      	mov	r4, r1
 800a1fe:	2001      	movs	r0, #1
 800a200:	e7a8      	b.n	800a154 <_svfiprintf_r+0xd8>
 800a202:	2300      	movs	r3, #0
 800a204:	3401      	adds	r4, #1
 800a206:	9305      	str	r3, [sp, #20]
 800a208:	4619      	mov	r1, r3
 800a20a:	f04f 0c0a 	mov.w	ip, #10
 800a20e:	4620      	mov	r0, r4
 800a210:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a214:	3a30      	subs	r2, #48	@ 0x30
 800a216:	2a09      	cmp	r2, #9
 800a218:	d903      	bls.n	800a222 <_svfiprintf_r+0x1a6>
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d0c6      	beq.n	800a1ac <_svfiprintf_r+0x130>
 800a21e:	9105      	str	r1, [sp, #20]
 800a220:	e7c4      	b.n	800a1ac <_svfiprintf_r+0x130>
 800a222:	fb0c 2101 	mla	r1, ip, r1, r2
 800a226:	4604      	mov	r4, r0
 800a228:	2301      	movs	r3, #1
 800a22a:	e7f0      	b.n	800a20e <_svfiprintf_r+0x192>
 800a22c:	ab03      	add	r3, sp, #12
 800a22e:	9300      	str	r3, [sp, #0]
 800a230:	462a      	mov	r2, r5
 800a232:	4b0e      	ldr	r3, [pc, #56]	@ (800a26c <_svfiprintf_r+0x1f0>)
 800a234:	a904      	add	r1, sp, #16
 800a236:	4638      	mov	r0, r7
 800a238:	f7fd fe86 	bl	8007f48 <_printf_float>
 800a23c:	1c42      	adds	r2, r0, #1
 800a23e:	4606      	mov	r6, r0
 800a240:	d1d6      	bne.n	800a1f0 <_svfiprintf_r+0x174>
 800a242:	89ab      	ldrh	r3, [r5, #12]
 800a244:	065b      	lsls	r3, r3, #25
 800a246:	f53f af2d 	bmi.w	800a0a4 <_svfiprintf_r+0x28>
 800a24a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a24c:	e72c      	b.n	800a0a8 <_svfiprintf_r+0x2c>
 800a24e:	ab03      	add	r3, sp, #12
 800a250:	9300      	str	r3, [sp, #0]
 800a252:	462a      	mov	r2, r5
 800a254:	4b05      	ldr	r3, [pc, #20]	@ (800a26c <_svfiprintf_r+0x1f0>)
 800a256:	a904      	add	r1, sp, #16
 800a258:	4638      	mov	r0, r7
 800a25a:	f7fe f90d 	bl	8008478 <_printf_i>
 800a25e:	e7ed      	b.n	800a23c <_svfiprintf_r+0x1c0>
 800a260:	0800ac4a 	.word	0x0800ac4a
 800a264:	0800ac54 	.word	0x0800ac54
 800a268:	08007f49 	.word	0x08007f49
 800a26c:	08009fc5 	.word	0x08009fc5
 800a270:	0800ac50 	.word	0x0800ac50

0800a274 <__sflush_r>:
 800a274:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a27c:	0716      	lsls	r6, r2, #28
 800a27e:	4605      	mov	r5, r0
 800a280:	460c      	mov	r4, r1
 800a282:	d454      	bmi.n	800a32e <__sflush_r+0xba>
 800a284:	684b      	ldr	r3, [r1, #4]
 800a286:	2b00      	cmp	r3, #0
 800a288:	dc02      	bgt.n	800a290 <__sflush_r+0x1c>
 800a28a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	dd48      	ble.n	800a322 <__sflush_r+0xae>
 800a290:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a292:	2e00      	cmp	r6, #0
 800a294:	d045      	beq.n	800a322 <__sflush_r+0xae>
 800a296:	2300      	movs	r3, #0
 800a298:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a29c:	682f      	ldr	r7, [r5, #0]
 800a29e:	6a21      	ldr	r1, [r4, #32]
 800a2a0:	602b      	str	r3, [r5, #0]
 800a2a2:	d030      	beq.n	800a306 <__sflush_r+0x92>
 800a2a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a2a6:	89a3      	ldrh	r3, [r4, #12]
 800a2a8:	0759      	lsls	r1, r3, #29
 800a2aa:	d505      	bpl.n	800a2b8 <__sflush_r+0x44>
 800a2ac:	6863      	ldr	r3, [r4, #4]
 800a2ae:	1ad2      	subs	r2, r2, r3
 800a2b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a2b2:	b10b      	cbz	r3, 800a2b8 <__sflush_r+0x44>
 800a2b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a2b6:	1ad2      	subs	r2, r2, r3
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a2bc:	6a21      	ldr	r1, [r4, #32]
 800a2be:	4628      	mov	r0, r5
 800a2c0:	47b0      	blx	r6
 800a2c2:	1c43      	adds	r3, r0, #1
 800a2c4:	89a3      	ldrh	r3, [r4, #12]
 800a2c6:	d106      	bne.n	800a2d6 <__sflush_r+0x62>
 800a2c8:	6829      	ldr	r1, [r5, #0]
 800a2ca:	291d      	cmp	r1, #29
 800a2cc:	d82b      	bhi.n	800a326 <__sflush_r+0xb2>
 800a2ce:	4a2a      	ldr	r2, [pc, #168]	@ (800a378 <__sflush_r+0x104>)
 800a2d0:	40ca      	lsrs	r2, r1
 800a2d2:	07d6      	lsls	r6, r2, #31
 800a2d4:	d527      	bpl.n	800a326 <__sflush_r+0xb2>
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	6062      	str	r2, [r4, #4]
 800a2da:	04d9      	lsls	r1, r3, #19
 800a2dc:	6922      	ldr	r2, [r4, #16]
 800a2de:	6022      	str	r2, [r4, #0]
 800a2e0:	d504      	bpl.n	800a2ec <__sflush_r+0x78>
 800a2e2:	1c42      	adds	r2, r0, #1
 800a2e4:	d101      	bne.n	800a2ea <__sflush_r+0x76>
 800a2e6:	682b      	ldr	r3, [r5, #0]
 800a2e8:	b903      	cbnz	r3, 800a2ec <__sflush_r+0x78>
 800a2ea:	6560      	str	r0, [r4, #84]	@ 0x54
 800a2ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a2ee:	602f      	str	r7, [r5, #0]
 800a2f0:	b1b9      	cbz	r1, 800a322 <__sflush_r+0xae>
 800a2f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a2f6:	4299      	cmp	r1, r3
 800a2f8:	d002      	beq.n	800a300 <__sflush_r+0x8c>
 800a2fa:	4628      	mov	r0, r5
 800a2fc:	f7ff f9e8 	bl	80096d0 <_free_r>
 800a300:	2300      	movs	r3, #0
 800a302:	6363      	str	r3, [r4, #52]	@ 0x34
 800a304:	e00d      	b.n	800a322 <__sflush_r+0xae>
 800a306:	2301      	movs	r3, #1
 800a308:	4628      	mov	r0, r5
 800a30a:	47b0      	blx	r6
 800a30c:	4602      	mov	r2, r0
 800a30e:	1c50      	adds	r0, r2, #1
 800a310:	d1c9      	bne.n	800a2a6 <__sflush_r+0x32>
 800a312:	682b      	ldr	r3, [r5, #0]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d0c6      	beq.n	800a2a6 <__sflush_r+0x32>
 800a318:	2b1d      	cmp	r3, #29
 800a31a:	d001      	beq.n	800a320 <__sflush_r+0xac>
 800a31c:	2b16      	cmp	r3, #22
 800a31e:	d11e      	bne.n	800a35e <__sflush_r+0xea>
 800a320:	602f      	str	r7, [r5, #0]
 800a322:	2000      	movs	r0, #0
 800a324:	e022      	b.n	800a36c <__sflush_r+0xf8>
 800a326:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a32a:	b21b      	sxth	r3, r3
 800a32c:	e01b      	b.n	800a366 <__sflush_r+0xf2>
 800a32e:	690f      	ldr	r7, [r1, #16]
 800a330:	2f00      	cmp	r7, #0
 800a332:	d0f6      	beq.n	800a322 <__sflush_r+0xae>
 800a334:	0793      	lsls	r3, r2, #30
 800a336:	680e      	ldr	r6, [r1, #0]
 800a338:	bf08      	it	eq
 800a33a:	694b      	ldreq	r3, [r1, #20]
 800a33c:	600f      	str	r7, [r1, #0]
 800a33e:	bf18      	it	ne
 800a340:	2300      	movne	r3, #0
 800a342:	eba6 0807 	sub.w	r8, r6, r7
 800a346:	608b      	str	r3, [r1, #8]
 800a348:	f1b8 0f00 	cmp.w	r8, #0
 800a34c:	dde9      	ble.n	800a322 <__sflush_r+0xae>
 800a34e:	6a21      	ldr	r1, [r4, #32]
 800a350:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a352:	4643      	mov	r3, r8
 800a354:	463a      	mov	r2, r7
 800a356:	4628      	mov	r0, r5
 800a358:	47b0      	blx	r6
 800a35a:	2800      	cmp	r0, #0
 800a35c:	dc08      	bgt.n	800a370 <__sflush_r+0xfc>
 800a35e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a362:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a366:	81a3      	strh	r3, [r4, #12]
 800a368:	f04f 30ff 	mov.w	r0, #4294967295
 800a36c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a370:	4407      	add	r7, r0
 800a372:	eba8 0800 	sub.w	r8, r8, r0
 800a376:	e7e7      	b.n	800a348 <__sflush_r+0xd4>
 800a378:	20400001 	.word	0x20400001

0800a37c <_fflush_r>:
 800a37c:	b538      	push	{r3, r4, r5, lr}
 800a37e:	690b      	ldr	r3, [r1, #16]
 800a380:	4605      	mov	r5, r0
 800a382:	460c      	mov	r4, r1
 800a384:	b913      	cbnz	r3, 800a38c <_fflush_r+0x10>
 800a386:	2500      	movs	r5, #0
 800a388:	4628      	mov	r0, r5
 800a38a:	bd38      	pop	{r3, r4, r5, pc}
 800a38c:	b118      	cbz	r0, 800a396 <_fflush_r+0x1a>
 800a38e:	6a03      	ldr	r3, [r0, #32]
 800a390:	b90b      	cbnz	r3, 800a396 <_fflush_r+0x1a>
 800a392:	f7fe fa1b 	bl	80087cc <__sinit>
 800a396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d0f3      	beq.n	800a386 <_fflush_r+0xa>
 800a39e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a3a0:	07d0      	lsls	r0, r2, #31
 800a3a2:	d404      	bmi.n	800a3ae <_fflush_r+0x32>
 800a3a4:	0599      	lsls	r1, r3, #22
 800a3a6:	d402      	bmi.n	800a3ae <_fflush_r+0x32>
 800a3a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3aa:	f7fe fb36 	bl	8008a1a <__retarget_lock_acquire_recursive>
 800a3ae:	4628      	mov	r0, r5
 800a3b0:	4621      	mov	r1, r4
 800a3b2:	f7ff ff5f 	bl	800a274 <__sflush_r>
 800a3b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a3b8:	07da      	lsls	r2, r3, #31
 800a3ba:	4605      	mov	r5, r0
 800a3bc:	d4e4      	bmi.n	800a388 <_fflush_r+0xc>
 800a3be:	89a3      	ldrh	r3, [r4, #12]
 800a3c0:	059b      	lsls	r3, r3, #22
 800a3c2:	d4e1      	bmi.n	800a388 <_fflush_r+0xc>
 800a3c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3c6:	f7fe fb29 	bl	8008a1c <__retarget_lock_release_recursive>
 800a3ca:	e7dd      	b.n	800a388 <_fflush_r+0xc>

0800a3cc <memmove>:
 800a3cc:	4288      	cmp	r0, r1
 800a3ce:	b510      	push	{r4, lr}
 800a3d0:	eb01 0402 	add.w	r4, r1, r2
 800a3d4:	d902      	bls.n	800a3dc <memmove+0x10>
 800a3d6:	4284      	cmp	r4, r0
 800a3d8:	4623      	mov	r3, r4
 800a3da:	d807      	bhi.n	800a3ec <memmove+0x20>
 800a3dc:	1e43      	subs	r3, r0, #1
 800a3de:	42a1      	cmp	r1, r4
 800a3e0:	d008      	beq.n	800a3f4 <memmove+0x28>
 800a3e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a3e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a3ea:	e7f8      	b.n	800a3de <memmove+0x12>
 800a3ec:	4402      	add	r2, r0
 800a3ee:	4601      	mov	r1, r0
 800a3f0:	428a      	cmp	r2, r1
 800a3f2:	d100      	bne.n	800a3f6 <memmove+0x2a>
 800a3f4:	bd10      	pop	{r4, pc}
 800a3f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a3fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a3fe:	e7f7      	b.n	800a3f0 <memmove+0x24>

0800a400 <_sbrk_r>:
 800a400:	b538      	push	{r3, r4, r5, lr}
 800a402:	4d06      	ldr	r5, [pc, #24]	@ (800a41c <_sbrk_r+0x1c>)
 800a404:	2300      	movs	r3, #0
 800a406:	4604      	mov	r4, r0
 800a408:	4608      	mov	r0, r1
 800a40a:	602b      	str	r3, [r5, #0]
 800a40c:	f7f7 fdac 	bl	8001f68 <_sbrk>
 800a410:	1c43      	adds	r3, r0, #1
 800a412:	d102      	bne.n	800a41a <_sbrk_r+0x1a>
 800a414:	682b      	ldr	r3, [r5, #0]
 800a416:	b103      	cbz	r3, 800a41a <_sbrk_r+0x1a>
 800a418:	6023      	str	r3, [r4, #0]
 800a41a:	bd38      	pop	{r3, r4, r5, pc}
 800a41c:	200009e8 	.word	0x200009e8

0800a420 <memcpy>:
 800a420:	440a      	add	r2, r1
 800a422:	4291      	cmp	r1, r2
 800a424:	f100 33ff 	add.w	r3, r0, #4294967295
 800a428:	d100      	bne.n	800a42c <memcpy+0xc>
 800a42a:	4770      	bx	lr
 800a42c:	b510      	push	{r4, lr}
 800a42e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a432:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a436:	4291      	cmp	r1, r2
 800a438:	d1f9      	bne.n	800a42e <memcpy+0xe>
 800a43a:	bd10      	pop	{r4, pc}

0800a43c <__assert_func>:
 800a43c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a43e:	4614      	mov	r4, r2
 800a440:	461a      	mov	r2, r3
 800a442:	4b09      	ldr	r3, [pc, #36]	@ (800a468 <__assert_func+0x2c>)
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	4605      	mov	r5, r0
 800a448:	68d8      	ldr	r0, [r3, #12]
 800a44a:	b14c      	cbz	r4, 800a460 <__assert_func+0x24>
 800a44c:	4b07      	ldr	r3, [pc, #28]	@ (800a46c <__assert_func+0x30>)
 800a44e:	9100      	str	r1, [sp, #0]
 800a450:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a454:	4906      	ldr	r1, [pc, #24]	@ (800a470 <__assert_func+0x34>)
 800a456:	462b      	mov	r3, r5
 800a458:	f000 f870 	bl	800a53c <fiprintf>
 800a45c:	f000 f880 	bl	800a560 <abort>
 800a460:	4b04      	ldr	r3, [pc, #16]	@ (800a474 <__assert_func+0x38>)
 800a462:	461c      	mov	r4, r3
 800a464:	e7f3      	b.n	800a44e <__assert_func+0x12>
 800a466:	bf00      	nop
 800a468:	20000060 	.word	0x20000060
 800a46c:	0800ac65 	.word	0x0800ac65
 800a470:	0800ac72 	.word	0x0800ac72
 800a474:	0800aca0 	.word	0x0800aca0

0800a478 <_calloc_r>:
 800a478:	b570      	push	{r4, r5, r6, lr}
 800a47a:	fba1 5402 	umull	r5, r4, r1, r2
 800a47e:	b934      	cbnz	r4, 800a48e <_calloc_r+0x16>
 800a480:	4629      	mov	r1, r5
 800a482:	f7ff f999 	bl	80097b8 <_malloc_r>
 800a486:	4606      	mov	r6, r0
 800a488:	b928      	cbnz	r0, 800a496 <_calloc_r+0x1e>
 800a48a:	4630      	mov	r0, r6
 800a48c:	bd70      	pop	{r4, r5, r6, pc}
 800a48e:	220c      	movs	r2, #12
 800a490:	6002      	str	r2, [r0, #0]
 800a492:	2600      	movs	r6, #0
 800a494:	e7f9      	b.n	800a48a <_calloc_r+0x12>
 800a496:	462a      	mov	r2, r5
 800a498:	4621      	mov	r1, r4
 800a49a:	f7fe fa32 	bl	8008902 <memset>
 800a49e:	e7f4      	b.n	800a48a <_calloc_r+0x12>

0800a4a0 <__ascii_mbtowc>:
 800a4a0:	b082      	sub	sp, #8
 800a4a2:	b901      	cbnz	r1, 800a4a6 <__ascii_mbtowc+0x6>
 800a4a4:	a901      	add	r1, sp, #4
 800a4a6:	b142      	cbz	r2, 800a4ba <__ascii_mbtowc+0x1a>
 800a4a8:	b14b      	cbz	r3, 800a4be <__ascii_mbtowc+0x1e>
 800a4aa:	7813      	ldrb	r3, [r2, #0]
 800a4ac:	600b      	str	r3, [r1, #0]
 800a4ae:	7812      	ldrb	r2, [r2, #0]
 800a4b0:	1e10      	subs	r0, r2, #0
 800a4b2:	bf18      	it	ne
 800a4b4:	2001      	movne	r0, #1
 800a4b6:	b002      	add	sp, #8
 800a4b8:	4770      	bx	lr
 800a4ba:	4610      	mov	r0, r2
 800a4bc:	e7fb      	b.n	800a4b6 <__ascii_mbtowc+0x16>
 800a4be:	f06f 0001 	mvn.w	r0, #1
 800a4c2:	e7f8      	b.n	800a4b6 <__ascii_mbtowc+0x16>

0800a4c4 <_realloc_r>:
 800a4c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4c8:	4607      	mov	r7, r0
 800a4ca:	4614      	mov	r4, r2
 800a4cc:	460d      	mov	r5, r1
 800a4ce:	b921      	cbnz	r1, 800a4da <_realloc_r+0x16>
 800a4d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a4d4:	4611      	mov	r1, r2
 800a4d6:	f7ff b96f 	b.w	80097b8 <_malloc_r>
 800a4da:	b92a      	cbnz	r2, 800a4e8 <_realloc_r+0x24>
 800a4dc:	f7ff f8f8 	bl	80096d0 <_free_r>
 800a4e0:	4625      	mov	r5, r4
 800a4e2:	4628      	mov	r0, r5
 800a4e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4e8:	f000 f841 	bl	800a56e <_malloc_usable_size_r>
 800a4ec:	4284      	cmp	r4, r0
 800a4ee:	4606      	mov	r6, r0
 800a4f0:	d802      	bhi.n	800a4f8 <_realloc_r+0x34>
 800a4f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a4f6:	d8f4      	bhi.n	800a4e2 <_realloc_r+0x1e>
 800a4f8:	4621      	mov	r1, r4
 800a4fa:	4638      	mov	r0, r7
 800a4fc:	f7ff f95c 	bl	80097b8 <_malloc_r>
 800a500:	4680      	mov	r8, r0
 800a502:	b908      	cbnz	r0, 800a508 <_realloc_r+0x44>
 800a504:	4645      	mov	r5, r8
 800a506:	e7ec      	b.n	800a4e2 <_realloc_r+0x1e>
 800a508:	42b4      	cmp	r4, r6
 800a50a:	4622      	mov	r2, r4
 800a50c:	4629      	mov	r1, r5
 800a50e:	bf28      	it	cs
 800a510:	4632      	movcs	r2, r6
 800a512:	f7ff ff85 	bl	800a420 <memcpy>
 800a516:	4629      	mov	r1, r5
 800a518:	4638      	mov	r0, r7
 800a51a:	f7ff f8d9 	bl	80096d0 <_free_r>
 800a51e:	e7f1      	b.n	800a504 <_realloc_r+0x40>

0800a520 <__ascii_wctomb>:
 800a520:	4603      	mov	r3, r0
 800a522:	4608      	mov	r0, r1
 800a524:	b141      	cbz	r1, 800a538 <__ascii_wctomb+0x18>
 800a526:	2aff      	cmp	r2, #255	@ 0xff
 800a528:	d904      	bls.n	800a534 <__ascii_wctomb+0x14>
 800a52a:	228a      	movs	r2, #138	@ 0x8a
 800a52c:	601a      	str	r2, [r3, #0]
 800a52e:	f04f 30ff 	mov.w	r0, #4294967295
 800a532:	4770      	bx	lr
 800a534:	700a      	strb	r2, [r1, #0]
 800a536:	2001      	movs	r0, #1
 800a538:	4770      	bx	lr
	...

0800a53c <fiprintf>:
 800a53c:	b40e      	push	{r1, r2, r3}
 800a53e:	b503      	push	{r0, r1, lr}
 800a540:	4601      	mov	r1, r0
 800a542:	ab03      	add	r3, sp, #12
 800a544:	4805      	ldr	r0, [pc, #20]	@ (800a55c <fiprintf+0x20>)
 800a546:	f853 2b04 	ldr.w	r2, [r3], #4
 800a54a:	6800      	ldr	r0, [r0, #0]
 800a54c:	9301      	str	r3, [sp, #4]
 800a54e:	f000 f83f 	bl	800a5d0 <_vfiprintf_r>
 800a552:	b002      	add	sp, #8
 800a554:	f85d eb04 	ldr.w	lr, [sp], #4
 800a558:	b003      	add	sp, #12
 800a55a:	4770      	bx	lr
 800a55c:	20000060 	.word	0x20000060

0800a560 <abort>:
 800a560:	b508      	push	{r3, lr}
 800a562:	2006      	movs	r0, #6
 800a564:	f000 fa08 	bl	800a978 <raise>
 800a568:	2001      	movs	r0, #1
 800a56a:	f7f7 fc85 	bl	8001e78 <_exit>

0800a56e <_malloc_usable_size_r>:
 800a56e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a572:	1f18      	subs	r0, r3, #4
 800a574:	2b00      	cmp	r3, #0
 800a576:	bfbc      	itt	lt
 800a578:	580b      	ldrlt	r3, [r1, r0]
 800a57a:	18c0      	addlt	r0, r0, r3
 800a57c:	4770      	bx	lr

0800a57e <__sfputc_r>:
 800a57e:	6893      	ldr	r3, [r2, #8]
 800a580:	3b01      	subs	r3, #1
 800a582:	2b00      	cmp	r3, #0
 800a584:	b410      	push	{r4}
 800a586:	6093      	str	r3, [r2, #8]
 800a588:	da08      	bge.n	800a59c <__sfputc_r+0x1e>
 800a58a:	6994      	ldr	r4, [r2, #24]
 800a58c:	42a3      	cmp	r3, r4
 800a58e:	db01      	blt.n	800a594 <__sfputc_r+0x16>
 800a590:	290a      	cmp	r1, #10
 800a592:	d103      	bne.n	800a59c <__sfputc_r+0x1e>
 800a594:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a598:	f000 b932 	b.w	800a800 <__swbuf_r>
 800a59c:	6813      	ldr	r3, [r2, #0]
 800a59e:	1c58      	adds	r0, r3, #1
 800a5a0:	6010      	str	r0, [r2, #0]
 800a5a2:	7019      	strb	r1, [r3, #0]
 800a5a4:	4608      	mov	r0, r1
 800a5a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5aa:	4770      	bx	lr

0800a5ac <__sfputs_r>:
 800a5ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ae:	4606      	mov	r6, r0
 800a5b0:	460f      	mov	r7, r1
 800a5b2:	4614      	mov	r4, r2
 800a5b4:	18d5      	adds	r5, r2, r3
 800a5b6:	42ac      	cmp	r4, r5
 800a5b8:	d101      	bne.n	800a5be <__sfputs_r+0x12>
 800a5ba:	2000      	movs	r0, #0
 800a5bc:	e007      	b.n	800a5ce <__sfputs_r+0x22>
 800a5be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5c2:	463a      	mov	r2, r7
 800a5c4:	4630      	mov	r0, r6
 800a5c6:	f7ff ffda 	bl	800a57e <__sfputc_r>
 800a5ca:	1c43      	adds	r3, r0, #1
 800a5cc:	d1f3      	bne.n	800a5b6 <__sfputs_r+0xa>
 800a5ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a5d0 <_vfiprintf_r>:
 800a5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d4:	460d      	mov	r5, r1
 800a5d6:	b09d      	sub	sp, #116	@ 0x74
 800a5d8:	4614      	mov	r4, r2
 800a5da:	4698      	mov	r8, r3
 800a5dc:	4606      	mov	r6, r0
 800a5de:	b118      	cbz	r0, 800a5e8 <_vfiprintf_r+0x18>
 800a5e0:	6a03      	ldr	r3, [r0, #32]
 800a5e2:	b90b      	cbnz	r3, 800a5e8 <_vfiprintf_r+0x18>
 800a5e4:	f7fe f8f2 	bl	80087cc <__sinit>
 800a5e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a5ea:	07d9      	lsls	r1, r3, #31
 800a5ec:	d405      	bmi.n	800a5fa <_vfiprintf_r+0x2a>
 800a5ee:	89ab      	ldrh	r3, [r5, #12]
 800a5f0:	059a      	lsls	r2, r3, #22
 800a5f2:	d402      	bmi.n	800a5fa <_vfiprintf_r+0x2a>
 800a5f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a5f6:	f7fe fa10 	bl	8008a1a <__retarget_lock_acquire_recursive>
 800a5fa:	89ab      	ldrh	r3, [r5, #12]
 800a5fc:	071b      	lsls	r3, r3, #28
 800a5fe:	d501      	bpl.n	800a604 <_vfiprintf_r+0x34>
 800a600:	692b      	ldr	r3, [r5, #16]
 800a602:	b99b      	cbnz	r3, 800a62c <_vfiprintf_r+0x5c>
 800a604:	4629      	mov	r1, r5
 800a606:	4630      	mov	r0, r6
 800a608:	f000 f938 	bl	800a87c <__swsetup_r>
 800a60c:	b170      	cbz	r0, 800a62c <_vfiprintf_r+0x5c>
 800a60e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a610:	07dc      	lsls	r4, r3, #31
 800a612:	d504      	bpl.n	800a61e <_vfiprintf_r+0x4e>
 800a614:	f04f 30ff 	mov.w	r0, #4294967295
 800a618:	b01d      	add	sp, #116	@ 0x74
 800a61a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a61e:	89ab      	ldrh	r3, [r5, #12]
 800a620:	0598      	lsls	r0, r3, #22
 800a622:	d4f7      	bmi.n	800a614 <_vfiprintf_r+0x44>
 800a624:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a626:	f7fe f9f9 	bl	8008a1c <__retarget_lock_release_recursive>
 800a62a:	e7f3      	b.n	800a614 <_vfiprintf_r+0x44>
 800a62c:	2300      	movs	r3, #0
 800a62e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a630:	2320      	movs	r3, #32
 800a632:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a636:	f8cd 800c 	str.w	r8, [sp, #12]
 800a63a:	2330      	movs	r3, #48	@ 0x30
 800a63c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a7ec <_vfiprintf_r+0x21c>
 800a640:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a644:	f04f 0901 	mov.w	r9, #1
 800a648:	4623      	mov	r3, r4
 800a64a:	469a      	mov	sl, r3
 800a64c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a650:	b10a      	cbz	r2, 800a656 <_vfiprintf_r+0x86>
 800a652:	2a25      	cmp	r2, #37	@ 0x25
 800a654:	d1f9      	bne.n	800a64a <_vfiprintf_r+0x7a>
 800a656:	ebba 0b04 	subs.w	fp, sl, r4
 800a65a:	d00b      	beq.n	800a674 <_vfiprintf_r+0xa4>
 800a65c:	465b      	mov	r3, fp
 800a65e:	4622      	mov	r2, r4
 800a660:	4629      	mov	r1, r5
 800a662:	4630      	mov	r0, r6
 800a664:	f7ff ffa2 	bl	800a5ac <__sfputs_r>
 800a668:	3001      	adds	r0, #1
 800a66a:	f000 80a7 	beq.w	800a7bc <_vfiprintf_r+0x1ec>
 800a66e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a670:	445a      	add	r2, fp
 800a672:	9209      	str	r2, [sp, #36]	@ 0x24
 800a674:	f89a 3000 	ldrb.w	r3, [sl]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	f000 809f 	beq.w	800a7bc <_vfiprintf_r+0x1ec>
 800a67e:	2300      	movs	r3, #0
 800a680:	f04f 32ff 	mov.w	r2, #4294967295
 800a684:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a688:	f10a 0a01 	add.w	sl, sl, #1
 800a68c:	9304      	str	r3, [sp, #16]
 800a68e:	9307      	str	r3, [sp, #28]
 800a690:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a694:	931a      	str	r3, [sp, #104]	@ 0x68
 800a696:	4654      	mov	r4, sl
 800a698:	2205      	movs	r2, #5
 800a69a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a69e:	4853      	ldr	r0, [pc, #332]	@ (800a7ec <_vfiprintf_r+0x21c>)
 800a6a0:	f7f5 fd96 	bl	80001d0 <memchr>
 800a6a4:	9a04      	ldr	r2, [sp, #16]
 800a6a6:	b9d8      	cbnz	r0, 800a6e0 <_vfiprintf_r+0x110>
 800a6a8:	06d1      	lsls	r1, r2, #27
 800a6aa:	bf44      	itt	mi
 800a6ac:	2320      	movmi	r3, #32
 800a6ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6b2:	0713      	lsls	r3, r2, #28
 800a6b4:	bf44      	itt	mi
 800a6b6:	232b      	movmi	r3, #43	@ 0x2b
 800a6b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6bc:	f89a 3000 	ldrb.w	r3, [sl]
 800a6c0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6c2:	d015      	beq.n	800a6f0 <_vfiprintf_r+0x120>
 800a6c4:	9a07      	ldr	r2, [sp, #28]
 800a6c6:	4654      	mov	r4, sl
 800a6c8:	2000      	movs	r0, #0
 800a6ca:	f04f 0c0a 	mov.w	ip, #10
 800a6ce:	4621      	mov	r1, r4
 800a6d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6d4:	3b30      	subs	r3, #48	@ 0x30
 800a6d6:	2b09      	cmp	r3, #9
 800a6d8:	d94b      	bls.n	800a772 <_vfiprintf_r+0x1a2>
 800a6da:	b1b0      	cbz	r0, 800a70a <_vfiprintf_r+0x13a>
 800a6dc:	9207      	str	r2, [sp, #28]
 800a6de:	e014      	b.n	800a70a <_vfiprintf_r+0x13a>
 800a6e0:	eba0 0308 	sub.w	r3, r0, r8
 800a6e4:	fa09 f303 	lsl.w	r3, r9, r3
 800a6e8:	4313      	orrs	r3, r2
 800a6ea:	9304      	str	r3, [sp, #16]
 800a6ec:	46a2      	mov	sl, r4
 800a6ee:	e7d2      	b.n	800a696 <_vfiprintf_r+0xc6>
 800a6f0:	9b03      	ldr	r3, [sp, #12]
 800a6f2:	1d19      	adds	r1, r3, #4
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	9103      	str	r1, [sp, #12]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	bfbb      	ittet	lt
 800a6fc:	425b      	neglt	r3, r3
 800a6fe:	f042 0202 	orrlt.w	r2, r2, #2
 800a702:	9307      	strge	r3, [sp, #28]
 800a704:	9307      	strlt	r3, [sp, #28]
 800a706:	bfb8      	it	lt
 800a708:	9204      	strlt	r2, [sp, #16]
 800a70a:	7823      	ldrb	r3, [r4, #0]
 800a70c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a70e:	d10a      	bne.n	800a726 <_vfiprintf_r+0x156>
 800a710:	7863      	ldrb	r3, [r4, #1]
 800a712:	2b2a      	cmp	r3, #42	@ 0x2a
 800a714:	d132      	bne.n	800a77c <_vfiprintf_r+0x1ac>
 800a716:	9b03      	ldr	r3, [sp, #12]
 800a718:	1d1a      	adds	r2, r3, #4
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	9203      	str	r2, [sp, #12]
 800a71e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a722:	3402      	adds	r4, #2
 800a724:	9305      	str	r3, [sp, #20]
 800a726:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a7fc <_vfiprintf_r+0x22c>
 800a72a:	7821      	ldrb	r1, [r4, #0]
 800a72c:	2203      	movs	r2, #3
 800a72e:	4650      	mov	r0, sl
 800a730:	f7f5 fd4e 	bl	80001d0 <memchr>
 800a734:	b138      	cbz	r0, 800a746 <_vfiprintf_r+0x176>
 800a736:	9b04      	ldr	r3, [sp, #16]
 800a738:	eba0 000a 	sub.w	r0, r0, sl
 800a73c:	2240      	movs	r2, #64	@ 0x40
 800a73e:	4082      	lsls	r2, r0
 800a740:	4313      	orrs	r3, r2
 800a742:	3401      	adds	r4, #1
 800a744:	9304      	str	r3, [sp, #16]
 800a746:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a74a:	4829      	ldr	r0, [pc, #164]	@ (800a7f0 <_vfiprintf_r+0x220>)
 800a74c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a750:	2206      	movs	r2, #6
 800a752:	f7f5 fd3d 	bl	80001d0 <memchr>
 800a756:	2800      	cmp	r0, #0
 800a758:	d03f      	beq.n	800a7da <_vfiprintf_r+0x20a>
 800a75a:	4b26      	ldr	r3, [pc, #152]	@ (800a7f4 <_vfiprintf_r+0x224>)
 800a75c:	bb1b      	cbnz	r3, 800a7a6 <_vfiprintf_r+0x1d6>
 800a75e:	9b03      	ldr	r3, [sp, #12]
 800a760:	3307      	adds	r3, #7
 800a762:	f023 0307 	bic.w	r3, r3, #7
 800a766:	3308      	adds	r3, #8
 800a768:	9303      	str	r3, [sp, #12]
 800a76a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a76c:	443b      	add	r3, r7
 800a76e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a770:	e76a      	b.n	800a648 <_vfiprintf_r+0x78>
 800a772:	fb0c 3202 	mla	r2, ip, r2, r3
 800a776:	460c      	mov	r4, r1
 800a778:	2001      	movs	r0, #1
 800a77a:	e7a8      	b.n	800a6ce <_vfiprintf_r+0xfe>
 800a77c:	2300      	movs	r3, #0
 800a77e:	3401      	adds	r4, #1
 800a780:	9305      	str	r3, [sp, #20]
 800a782:	4619      	mov	r1, r3
 800a784:	f04f 0c0a 	mov.w	ip, #10
 800a788:	4620      	mov	r0, r4
 800a78a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a78e:	3a30      	subs	r2, #48	@ 0x30
 800a790:	2a09      	cmp	r2, #9
 800a792:	d903      	bls.n	800a79c <_vfiprintf_r+0x1cc>
 800a794:	2b00      	cmp	r3, #0
 800a796:	d0c6      	beq.n	800a726 <_vfiprintf_r+0x156>
 800a798:	9105      	str	r1, [sp, #20]
 800a79a:	e7c4      	b.n	800a726 <_vfiprintf_r+0x156>
 800a79c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7a0:	4604      	mov	r4, r0
 800a7a2:	2301      	movs	r3, #1
 800a7a4:	e7f0      	b.n	800a788 <_vfiprintf_r+0x1b8>
 800a7a6:	ab03      	add	r3, sp, #12
 800a7a8:	9300      	str	r3, [sp, #0]
 800a7aa:	462a      	mov	r2, r5
 800a7ac:	4b12      	ldr	r3, [pc, #72]	@ (800a7f8 <_vfiprintf_r+0x228>)
 800a7ae:	a904      	add	r1, sp, #16
 800a7b0:	4630      	mov	r0, r6
 800a7b2:	f7fd fbc9 	bl	8007f48 <_printf_float>
 800a7b6:	4607      	mov	r7, r0
 800a7b8:	1c78      	adds	r0, r7, #1
 800a7ba:	d1d6      	bne.n	800a76a <_vfiprintf_r+0x19a>
 800a7bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a7be:	07d9      	lsls	r1, r3, #31
 800a7c0:	d405      	bmi.n	800a7ce <_vfiprintf_r+0x1fe>
 800a7c2:	89ab      	ldrh	r3, [r5, #12]
 800a7c4:	059a      	lsls	r2, r3, #22
 800a7c6:	d402      	bmi.n	800a7ce <_vfiprintf_r+0x1fe>
 800a7c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a7ca:	f7fe f927 	bl	8008a1c <__retarget_lock_release_recursive>
 800a7ce:	89ab      	ldrh	r3, [r5, #12]
 800a7d0:	065b      	lsls	r3, r3, #25
 800a7d2:	f53f af1f 	bmi.w	800a614 <_vfiprintf_r+0x44>
 800a7d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7d8:	e71e      	b.n	800a618 <_vfiprintf_r+0x48>
 800a7da:	ab03      	add	r3, sp, #12
 800a7dc:	9300      	str	r3, [sp, #0]
 800a7de:	462a      	mov	r2, r5
 800a7e0:	4b05      	ldr	r3, [pc, #20]	@ (800a7f8 <_vfiprintf_r+0x228>)
 800a7e2:	a904      	add	r1, sp, #16
 800a7e4:	4630      	mov	r0, r6
 800a7e6:	f7fd fe47 	bl	8008478 <_printf_i>
 800a7ea:	e7e4      	b.n	800a7b6 <_vfiprintf_r+0x1e6>
 800a7ec:	0800ac4a 	.word	0x0800ac4a
 800a7f0:	0800ac54 	.word	0x0800ac54
 800a7f4:	08007f49 	.word	0x08007f49
 800a7f8:	0800a5ad 	.word	0x0800a5ad
 800a7fc:	0800ac50 	.word	0x0800ac50

0800a800 <__swbuf_r>:
 800a800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a802:	460e      	mov	r6, r1
 800a804:	4614      	mov	r4, r2
 800a806:	4605      	mov	r5, r0
 800a808:	b118      	cbz	r0, 800a812 <__swbuf_r+0x12>
 800a80a:	6a03      	ldr	r3, [r0, #32]
 800a80c:	b90b      	cbnz	r3, 800a812 <__swbuf_r+0x12>
 800a80e:	f7fd ffdd 	bl	80087cc <__sinit>
 800a812:	69a3      	ldr	r3, [r4, #24]
 800a814:	60a3      	str	r3, [r4, #8]
 800a816:	89a3      	ldrh	r3, [r4, #12]
 800a818:	071a      	lsls	r2, r3, #28
 800a81a:	d501      	bpl.n	800a820 <__swbuf_r+0x20>
 800a81c:	6923      	ldr	r3, [r4, #16]
 800a81e:	b943      	cbnz	r3, 800a832 <__swbuf_r+0x32>
 800a820:	4621      	mov	r1, r4
 800a822:	4628      	mov	r0, r5
 800a824:	f000 f82a 	bl	800a87c <__swsetup_r>
 800a828:	b118      	cbz	r0, 800a832 <__swbuf_r+0x32>
 800a82a:	f04f 37ff 	mov.w	r7, #4294967295
 800a82e:	4638      	mov	r0, r7
 800a830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a832:	6823      	ldr	r3, [r4, #0]
 800a834:	6922      	ldr	r2, [r4, #16]
 800a836:	1a98      	subs	r0, r3, r2
 800a838:	6963      	ldr	r3, [r4, #20]
 800a83a:	b2f6      	uxtb	r6, r6
 800a83c:	4283      	cmp	r3, r0
 800a83e:	4637      	mov	r7, r6
 800a840:	dc05      	bgt.n	800a84e <__swbuf_r+0x4e>
 800a842:	4621      	mov	r1, r4
 800a844:	4628      	mov	r0, r5
 800a846:	f7ff fd99 	bl	800a37c <_fflush_r>
 800a84a:	2800      	cmp	r0, #0
 800a84c:	d1ed      	bne.n	800a82a <__swbuf_r+0x2a>
 800a84e:	68a3      	ldr	r3, [r4, #8]
 800a850:	3b01      	subs	r3, #1
 800a852:	60a3      	str	r3, [r4, #8]
 800a854:	6823      	ldr	r3, [r4, #0]
 800a856:	1c5a      	adds	r2, r3, #1
 800a858:	6022      	str	r2, [r4, #0]
 800a85a:	701e      	strb	r6, [r3, #0]
 800a85c:	6962      	ldr	r2, [r4, #20]
 800a85e:	1c43      	adds	r3, r0, #1
 800a860:	429a      	cmp	r2, r3
 800a862:	d004      	beq.n	800a86e <__swbuf_r+0x6e>
 800a864:	89a3      	ldrh	r3, [r4, #12]
 800a866:	07db      	lsls	r3, r3, #31
 800a868:	d5e1      	bpl.n	800a82e <__swbuf_r+0x2e>
 800a86a:	2e0a      	cmp	r6, #10
 800a86c:	d1df      	bne.n	800a82e <__swbuf_r+0x2e>
 800a86e:	4621      	mov	r1, r4
 800a870:	4628      	mov	r0, r5
 800a872:	f7ff fd83 	bl	800a37c <_fflush_r>
 800a876:	2800      	cmp	r0, #0
 800a878:	d0d9      	beq.n	800a82e <__swbuf_r+0x2e>
 800a87a:	e7d6      	b.n	800a82a <__swbuf_r+0x2a>

0800a87c <__swsetup_r>:
 800a87c:	b538      	push	{r3, r4, r5, lr}
 800a87e:	4b29      	ldr	r3, [pc, #164]	@ (800a924 <__swsetup_r+0xa8>)
 800a880:	4605      	mov	r5, r0
 800a882:	6818      	ldr	r0, [r3, #0]
 800a884:	460c      	mov	r4, r1
 800a886:	b118      	cbz	r0, 800a890 <__swsetup_r+0x14>
 800a888:	6a03      	ldr	r3, [r0, #32]
 800a88a:	b90b      	cbnz	r3, 800a890 <__swsetup_r+0x14>
 800a88c:	f7fd ff9e 	bl	80087cc <__sinit>
 800a890:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a894:	0719      	lsls	r1, r3, #28
 800a896:	d422      	bmi.n	800a8de <__swsetup_r+0x62>
 800a898:	06da      	lsls	r2, r3, #27
 800a89a:	d407      	bmi.n	800a8ac <__swsetup_r+0x30>
 800a89c:	2209      	movs	r2, #9
 800a89e:	602a      	str	r2, [r5, #0]
 800a8a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8a4:	81a3      	strh	r3, [r4, #12]
 800a8a6:	f04f 30ff 	mov.w	r0, #4294967295
 800a8aa:	e033      	b.n	800a914 <__swsetup_r+0x98>
 800a8ac:	0758      	lsls	r0, r3, #29
 800a8ae:	d512      	bpl.n	800a8d6 <__swsetup_r+0x5a>
 800a8b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a8b2:	b141      	cbz	r1, 800a8c6 <__swsetup_r+0x4a>
 800a8b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a8b8:	4299      	cmp	r1, r3
 800a8ba:	d002      	beq.n	800a8c2 <__swsetup_r+0x46>
 800a8bc:	4628      	mov	r0, r5
 800a8be:	f7fe ff07 	bl	80096d0 <_free_r>
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a8c6:	89a3      	ldrh	r3, [r4, #12]
 800a8c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a8cc:	81a3      	strh	r3, [r4, #12]
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	6063      	str	r3, [r4, #4]
 800a8d2:	6923      	ldr	r3, [r4, #16]
 800a8d4:	6023      	str	r3, [r4, #0]
 800a8d6:	89a3      	ldrh	r3, [r4, #12]
 800a8d8:	f043 0308 	orr.w	r3, r3, #8
 800a8dc:	81a3      	strh	r3, [r4, #12]
 800a8de:	6923      	ldr	r3, [r4, #16]
 800a8e0:	b94b      	cbnz	r3, 800a8f6 <__swsetup_r+0x7a>
 800a8e2:	89a3      	ldrh	r3, [r4, #12]
 800a8e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a8e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a8ec:	d003      	beq.n	800a8f6 <__swsetup_r+0x7a>
 800a8ee:	4621      	mov	r1, r4
 800a8f0:	4628      	mov	r0, r5
 800a8f2:	f000 f883 	bl	800a9fc <__smakebuf_r>
 800a8f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8fa:	f013 0201 	ands.w	r2, r3, #1
 800a8fe:	d00a      	beq.n	800a916 <__swsetup_r+0x9a>
 800a900:	2200      	movs	r2, #0
 800a902:	60a2      	str	r2, [r4, #8]
 800a904:	6962      	ldr	r2, [r4, #20]
 800a906:	4252      	negs	r2, r2
 800a908:	61a2      	str	r2, [r4, #24]
 800a90a:	6922      	ldr	r2, [r4, #16]
 800a90c:	b942      	cbnz	r2, 800a920 <__swsetup_r+0xa4>
 800a90e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a912:	d1c5      	bne.n	800a8a0 <__swsetup_r+0x24>
 800a914:	bd38      	pop	{r3, r4, r5, pc}
 800a916:	0799      	lsls	r1, r3, #30
 800a918:	bf58      	it	pl
 800a91a:	6962      	ldrpl	r2, [r4, #20]
 800a91c:	60a2      	str	r2, [r4, #8]
 800a91e:	e7f4      	b.n	800a90a <__swsetup_r+0x8e>
 800a920:	2000      	movs	r0, #0
 800a922:	e7f7      	b.n	800a914 <__swsetup_r+0x98>
 800a924:	20000060 	.word	0x20000060

0800a928 <_raise_r>:
 800a928:	291f      	cmp	r1, #31
 800a92a:	b538      	push	{r3, r4, r5, lr}
 800a92c:	4605      	mov	r5, r0
 800a92e:	460c      	mov	r4, r1
 800a930:	d904      	bls.n	800a93c <_raise_r+0x14>
 800a932:	2316      	movs	r3, #22
 800a934:	6003      	str	r3, [r0, #0]
 800a936:	f04f 30ff 	mov.w	r0, #4294967295
 800a93a:	bd38      	pop	{r3, r4, r5, pc}
 800a93c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a93e:	b112      	cbz	r2, 800a946 <_raise_r+0x1e>
 800a940:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a944:	b94b      	cbnz	r3, 800a95a <_raise_r+0x32>
 800a946:	4628      	mov	r0, r5
 800a948:	f000 f830 	bl	800a9ac <_getpid_r>
 800a94c:	4622      	mov	r2, r4
 800a94e:	4601      	mov	r1, r0
 800a950:	4628      	mov	r0, r5
 800a952:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a956:	f000 b817 	b.w	800a988 <_kill_r>
 800a95a:	2b01      	cmp	r3, #1
 800a95c:	d00a      	beq.n	800a974 <_raise_r+0x4c>
 800a95e:	1c59      	adds	r1, r3, #1
 800a960:	d103      	bne.n	800a96a <_raise_r+0x42>
 800a962:	2316      	movs	r3, #22
 800a964:	6003      	str	r3, [r0, #0]
 800a966:	2001      	movs	r0, #1
 800a968:	e7e7      	b.n	800a93a <_raise_r+0x12>
 800a96a:	2100      	movs	r1, #0
 800a96c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a970:	4620      	mov	r0, r4
 800a972:	4798      	blx	r3
 800a974:	2000      	movs	r0, #0
 800a976:	e7e0      	b.n	800a93a <_raise_r+0x12>

0800a978 <raise>:
 800a978:	4b02      	ldr	r3, [pc, #8]	@ (800a984 <raise+0xc>)
 800a97a:	4601      	mov	r1, r0
 800a97c:	6818      	ldr	r0, [r3, #0]
 800a97e:	f7ff bfd3 	b.w	800a928 <_raise_r>
 800a982:	bf00      	nop
 800a984:	20000060 	.word	0x20000060

0800a988 <_kill_r>:
 800a988:	b538      	push	{r3, r4, r5, lr}
 800a98a:	4d07      	ldr	r5, [pc, #28]	@ (800a9a8 <_kill_r+0x20>)
 800a98c:	2300      	movs	r3, #0
 800a98e:	4604      	mov	r4, r0
 800a990:	4608      	mov	r0, r1
 800a992:	4611      	mov	r1, r2
 800a994:	602b      	str	r3, [r5, #0]
 800a996:	f7f7 fa5f 	bl	8001e58 <_kill>
 800a99a:	1c43      	adds	r3, r0, #1
 800a99c:	d102      	bne.n	800a9a4 <_kill_r+0x1c>
 800a99e:	682b      	ldr	r3, [r5, #0]
 800a9a0:	b103      	cbz	r3, 800a9a4 <_kill_r+0x1c>
 800a9a2:	6023      	str	r3, [r4, #0]
 800a9a4:	bd38      	pop	{r3, r4, r5, pc}
 800a9a6:	bf00      	nop
 800a9a8:	200009e8 	.word	0x200009e8

0800a9ac <_getpid_r>:
 800a9ac:	f7f7 ba4c 	b.w	8001e48 <_getpid>

0800a9b0 <__swhatbuf_r>:
 800a9b0:	b570      	push	{r4, r5, r6, lr}
 800a9b2:	460c      	mov	r4, r1
 800a9b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9b8:	2900      	cmp	r1, #0
 800a9ba:	b096      	sub	sp, #88	@ 0x58
 800a9bc:	4615      	mov	r5, r2
 800a9be:	461e      	mov	r6, r3
 800a9c0:	da0d      	bge.n	800a9de <__swhatbuf_r+0x2e>
 800a9c2:	89a3      	ldrh	r3, [r4, #12]
 800a9c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a9c8:	f04f 0100 	mov.w	r1, #0
 800a9cc:	bf14      	ite	ne
 800a9ce:	2340      	movne	r3, #64	@ 0x40
 800a9d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a9d4:	2000      	movs	r0, #0
 800a9d6:	6031      	str	r1, [r6, #0]
 800a9d8:	602b      	str	r3, [r5, #0]
 800a9da:	b016      	add	sp, #88	@ 0x58
 800a9dc:	bd70      	pop	{r4, r5, r6, pc}
 800a9de:	466a      	mov	r2, sp
 800a9e0:	f000 f848 	bl	800aa74 <_fstat_r>
 800a9e4:	2800      	cmp	r0, #0
 800a9e6:	dbec      	blt.n	800a9c2 <__swhatbuf_r+0x12>
 800a9e8:	9901      	ldr	r1, [sp, #4]
 800a9ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a9ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a9f2:	4259      	negs	r1, r3
 800a9f4:	4159      	adcs	r1, r3
 800a9f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a9fa:	e7eb      	b.n	800a9d4 <__swhatbuf_r+0x24>

0800a9fc <__smakebuf_r>:
 800a9fc:	898b      	ldrh	r3, [r1, #12]
 800a9fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa00:	079d      	lsls	r5, r3, #30
 800aa02:	4606      	mov	r6, r0
 800aa04:	460c      	mov	r4, r1
 800aa06:	d507      	bpl.n	800aa18 <__smakebuf_r+0x1c>
 800aa08:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800aa0c:	6023      	str	r3, [r4, #0]
 800aa0e:	6123      	str	r3, [r4, #16]
 800aa10:	2301      	movs	r3, #1
 800aa12:	6163      	str	r3, [r4, #20]
 800aa14:	b003      	add	sp, #12
 800aa16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa18:	ab01      	add	r3, sp, #4
 800aa1a:	466a      	mov	r2, sp
 800aa1c:	f7ff ffc8 	bl	800a9b0 <__swhatbuf_r>
 800aa20:	9f00      	ldr	r7, [sp, #0]
 800aa22:	4605      	mov	r5, r0
 800aa24:	4639      	mov	r1, r7
 800aa26:	4630      	mov	r0, r6
 800aa28:	f7fe fec6 	bl	80097b8 <_malloc_r>
 800aa2c:	b948      	cbnz	r0, 800aa42 <__smakebuf_r+0x46>
 800aa2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa32:	059a      	lsls	r2, r3, #22
 800aa34:	d4ee      	bmi.n	800aa14 <__smakebuf_r+0x18>
 800aa36:	f023 0303 	bic.w	r3, r3, #3
 800aa3a:	f043 0302 	orr.w	r3, r3, #2
 800aa3e:	81a3      	strh	r3, [r4, #12]
 800aa40:	e7e2      	b.n	800aa08 <__smakebuf_r+0xc>
 800aa42:	89a3      	ldrh	r3, [r4, #12]
 800aa44:	6020      	str	r0, [r4, #0]
 800aa46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa4a:	81a3      	strh	r3, [r4, #12]
 800aa4c:	9b01      	ldr	r3, [sp, #4]
 800aa4e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aa52:	b15b      	cbz	r3, 800aa6c <__smakebuf_r+0x70>
 800aa54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa58:	4630      	mov	r0, r6
 800aa5a:	f000 f81d 	bl	800aa98 <_isatty_r>
 800aa5e:	b128      	cbz	r0, 800aa6c <__smakebuf_r+0x70>
 800aa60:	89a3      	ldrh	r3, [r4, #12]
 800aa62:	f023 0303 	bic.w	r3, r3, #3
 800aa66:	f043 0301 	orr.w	r3, r3, #1
 800aa6a:	81a3      	strh	r3, [r4, #12]
 800aa6c:	89a3      	ldrh	r3, [r4, #12]
 800aa6e:	431d      	orrs	r5, r3
 800aa70:	81a5      	strh	r5, [r4, #12]
 800aa72:	e7cf      	b.n	800aa14 <__smakebuf_r+0x18>

0800aa74 <_fstat_r>:
 800aa74:	b538      	push	{r3, r4, r5, lr}
 800aa76:	4d07      	ldr	r5, [pc, #28]	@ (800aa94 <_fstat_r+0x20>)
 800aa78:	2300      	movs	r3, #0
 800aa7a:	4604      	mov	r4, r0
 800aa7c:	4608      	mov	r0, r1
 800aa7e:	4611      	mov	r1, r2
 800aa80:	602b      	str	r3, [r5, #0]
 800aa82:	f7f7 fa49 	bl	8001f18 <_fstat>
 800aa86:	1c43      	adds	r3, r0, #1
 800aa88:	d102      	bne.n	800aa90 <_fstat_r+0x1c>
 800aa8a:	682b      	ldr	r3, [r5, #0]
 800aa8c:	b103      	cbz	r3, 800aa90 <_fstat_r+0x1c>
 800aa8e:	6023      	str	r3, [r4, #0]
 800aa90:	bd38      	pop	{r3, r4, r5, pc}
 800aa92:	bf00      	nop
 800aa94:	200009e8 	.word	0x200009e8

0800aa98 <_isatty_r>:
 800aa98:	b538      	push	{r3, r4, r5, lr}
 800aa9a:	4d06      	ldr	r5, [pc, #24]	@ (800aab4 <_isatty_r+0x1c>)
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	4604      	mov	r4, r0
 800aaa0:	4608      	mov	r0, r1
 800aaa2:	602b      	str	r3, [r5, #0]
 800aaa4:	f7f7 fa48 	bl	8001f38 <_isatty>
 800aaa8:	1c43      	adds	r3, r0, #1
 800aaaa:	d102      	bne.n	800aab2 <_isatty_r+0x1a>
 800aaac:	682b      	ldr	r3, [r5, #0]
 800aaae:	b103      	cbz	r3, 800aab2 <_isatty_r+0x1a>
 800aab0:	6023      	str	r3, [r4, #0]
 800aab2:	bd38      	pop	{r3, r4, r5, pc}
 800aab4:	200009e8 	.word	0x200009e8

0800aab8 <_init>:
 800aab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaba:	bf00      	nop
 800aabc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aabe:	bc08      	pop	{r3}
 800aac0:	469e      	mov	lr, r3
 800aac2:	4770      	bx	lr

0800aac4 <_fini>:
 800aac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aac6:	bf00      	nop
 800aac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaca:	bc08      	pop	{r3}
 800aacc:	469e      	mov	lr, r3
 800aace:	4770      	bx	lr
