# EE273_uvm_Verification
 Topics in verification with the full System Verilog language. Majortopics include classes and objects, random constrained test generation, and system-level verification.

## Rand numbers
This first assignment provides a test bench and a set of DUTs. You will be required to modify the test bench to find all the failing DUTs. To help you out, the DUTs are encrypted. They are black boxes. The working model is dut0.sv.
