$comment
	File created using the following command:
		vcd file arbiter.msim.vcd -direction
$end
$date
	Wed Oct 02 11:46:02 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module arbiter_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 1 " REQ0 $end
$var reg 1 # REQ1 $end
$var reg 1 $ Reset $end
$var wire 1 % GNT0out $end
$var wire 1 & GNT1out $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + Clock~dataout $end
$var wire 1 , Reset~dataout $end
$var wire 1 - REQ1~dataout $end
$var wire 1 . REQ0~dataout $end
$var wire 1 / inst9~dataout $end
$var wire 1 0 inst8~dataout $end
$var wire 1 1 inst6~2_dataout $end
$var wire 1 2 inst7~9_dataout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
x'
0(
1)
x*
0+
0,
0-
0.
0/
00
01
02
$end
#10000
1$
1,
0'
#25000
1!
1+
1'
#50000
1"
0!
1.
0+
0'
11
1%
#75000
1!
1+
1'
1/
#100000
1#
0"
0!
1-
0.
0+
0'
01
0%
#125000
1!
1+
1'
0/
12
1&
#150000
1"
0!
1.
0+
0'
11
02
1%
0&
#175000
1!
1+
1'
1/
#200000
0#
0"
0!
0-
0.
0+
0'
01
0%
#225000
1!
1+
1'
0/
#250000
1"
0!
1.
0+
0'
11
1%
#275000
1!
1+
1'
1/
#300000
1#
0"
0!
1-
0.
0+
0'
01
0%
#325000
1!
1+
1'
0/
12
1&
#350000
1"
0!
1.
0+
0'
11
02
1%
0&
#375000
1!
1+
1'
1/
#400000
0#
0"
0!
0-
0.
0+
0'
01
0%
#425000
1!
1+
1'
0/
#450000
1"
0!
1.
0+
0'
11
1%
#475000
1!
1+
1'
1/
#500000
1#
0"
0!
1-
0.
0+
0'
01
0%
#525000
1!
1+
1'
0/
12
1&
#550000
1"
0!
1.
0+
0'
11
02
1%
0&
#575000
1!
1+
1'
1/
#600000
0#
0"
0!
0-
0.
0+
0'
01
0%
#625000
1!
1+
1'
0/
#650000
1"
0!
1.
0+
0'
11
1%
#675000
1!
1+
1'
1/
#700000
1#
0"
0!
1-
0.
0+
0'
01
0%
#725000
1!
1+
1'
0/
12
1&
#750000
1"
0!
1.
0+
0'
11
02
1%
0&
#775000
1!
1+
1'
1/
#800000
0#
0"
0!
0-
0.
0+
0'
01
0%
#825000
1!
1+
1'
0/
#850000
1"
0!
1.
0+
0'
11
1%
#875000
1!
1+
1'
1/
#900000
1#
0"
0!
1-
0.
0+
0'
01
0%
#925000
1!
1+
1'
0/
12
1&
#950000
1"
0!
1.
0+
0'
11
02
1%
0&
#975000
1!
1+
1'
1/
#1000000
