<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: typedef_DMA_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">typedef_DMA_t Struct Reference<div class="ingroups"><a class="el" href="group__DMA.html">DMA</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Memory arrangement of the DMA peripheral.  
 <a href="structtypedef__DMA__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="STM32F401RE_8h_source.html">STM32F401RE.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a62d9d1b0c83daa3b1a240350c5462ee1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__DMA__t.html#a62d9d1b0c83daa3b1a240350c5462ee1">LISR</a></td></tr>
<tr class="memdesc:a62d9d1b0c83daa3b1a240350c5462ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Interrupt Status Register.  <a href="structtypedef__DMA__t.html#a62d9d1b0c83daa3b1a240350c5462ee1">More...</a><br /></td></tr>
<tr class="separator:a62d9d1b0c83daa3b1a240350c5462ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d133732fc73ecd94001de97b7f08538"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__DMA__t.html#a9d133732fc73ecd94001de97b7f08538">HISR</a></td></tr>
<tr class="memdesc:a9d133732fc73ecd94001de97b7f08538"><td class="mdescLeft">&#160;</td><td class="mdescRight">High Interrupt Status Register.  <a href="structtypedef__DMA__t.html#a9d133732fc73ecd94001de97b7f08538">More...</a><br /></td></tr>
<tr class="separator:a9d133732fc73ecd94001de97b7f08538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b35f808a29d827b378d6c61f3e255f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__DMA__t.html#a67b35f808a29d827b378d6c61f3e255f">LIFCR</a></td></tr>
<tr class="memdesc:a67b35f808a29d827b378d6c61f3e255f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Interrupt Flag Clear.  <a href="structtypedef__DMA__t.html#a67b35f808a29d827b378d6c61f3e255f">More...</a><br /></td></tr>
<tr class="separator:a67b35f808a29d827b378d6c61f3e255f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99e5c70ef87bf8fe913ea7b3edd7b4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__DMA__t.html#ac99e5c70ef87bf8fe913ea7b3edd7b4e">HIFCR</a></td></tr>
<tr class="memdesc:ac99e5c70ef87bf8fe913ea7b3edd7b4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">High Interrupt Flag Clear.  <a href="structtypedef__DMA__t.html#ac99e5c70ef87bf8fe913ea7b3edd7b4e">More...</a><br /></td></tr>
<tr class="separator:ac99e5c70ef87bf8fe913ea7b3edd7b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc53d34482d6a4e9bfdb02dd586ce502"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__DMA__t.html#adc53d34482d6a4e9bfdb02dd586ce502">S0CR</a></td></tr>
<tr class="memdesc:adc53d34482d6a4e9bfdb02dd586ce502"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stream X Configuration Register.  <a href="structtypedef__DMA__t.html#adc53d34482d6a4e9bfdb02dd586ce502">More...</a><br /></td></tr>
<tr class="separator:adc53d34482d6a4e9bfdb02dd586ce502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3bebdae7dca880dc464063e157717d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__DMA__t.html#abe3bebdae7dca880dc464063e157717d">SXNDTR</a></td></tr>
<tr class="memdesc:abe3bebdae7dca880dc464063e157717d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stream X Number of Data Register.  <a href="structtypedef__DMA__t.html#abe3bebdae7dca880dc464063e157717d">More...</a><br /></td></tr>
<tr class="separator:abe3bebdae7dca880dc464063e157717d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e41cf18ec9290ff2ff17144ebdab9d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__DMA__t.html#a1e41cf18ec9290ff2ff17144ebdab9d2">SXPAR</a></td></tr>
<tr class="memdesc:a1e41cf18ec9290ff2ff17144ebdab9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stream X Peripheral Address Register.  <a href="structtypedef__DMA__t.html#a1e41cf18ec9290ff2ff17144ebdab9d2">More...</a><br /></td></tr>
<tr class="separator:a1e41cf18ec9290ff2ff17144ebdab9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ab3e93421fa98ccf5cbcc31bd5d8ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__DMA__t.html#a19ab3e93421fa98ccf5cbcc31bd5d8ed">SXM0AR</a></td></tr>
<tr class="memdesc:a19ab3e93421fa98ccf5cbcc31bd5d8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stream X Memory 0 Address Register.  <a href="structtypedef__DMA__t.html#a19ab3e93421fa98ccf5cbcc31bd5d8ed">More...</a><br /></td></tr>
<tr class="separator:a19ab3e93421fa98ccf5cbcc31bd5d8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb08ddfe90ed0c39a7044e1b319e5a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__DMA__t.html#a9eb08ddfe90ed0c39a7044e1b319e5a3">SXM1AR</a></td></tr>
<tr class="memdesc:a9eb08ddfe90ed0c39a7044e1b319e5a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stream X Memory 1 Address Register.  <a href="structtypedef__DMA__t.html#a9eb08ddfe90ed0c39a7044e1b319e5a3">More...</a><br /></td></tr>
<tr class="separator:a9eb08ddfe90ed0c39a7044e1b319e5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee66e77f85acbdf06679ecf7cb33ca0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__DMA__t.html#aee66e77f85acbdf06679ecf7cb33ca0f">SXFCR</a></td></tr>
<tr class="memdesc:aee66e77f85acbdf06679ecf7cb33ca0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stream X FIFO Control Register.  <a href="structtypedef__DMA__t.html#aee66e77f85acbdf06679ecf7cb33ca0f">More...</a><br /></td></tr>
<tr class="separator:aee66e77f85acbdf06679ecf7cb33ca0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The structure contains all the registers of the Direct Memory Access peripheral. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ac99e5c70ef87bf8fe913ea7b3edd7b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac99e5c70ef87bf8fe913ea7b3edd7b4e">&#9670;&nbsp;</a></span>HIFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_DMA_t::HIFCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d133732fc73ecd94001de97b7f08538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d133732fc73ecd94001de97b7f08538">&#9670;&nbsp;</a></span>HISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_DMA_t::HISR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67b35f808a29d827b378d6c61f3e255f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67b35f808a29d827b378d6c61f3e255f">&#9670;&nbsp;</a></span>LIFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_DMA_t::LIFCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62d9d1b0c83daa3b1a240350c5462ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62d9d1b0c83daa3b1a240350c5462ee1">&#9670;&nbsp;</a></span>LISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_DMA_t::LISR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc53d34482d6a4e9bfdb02dd586ce502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc53d34482d6a4e9bfdb02dd586ce502">&#9670;&nbsp;</a></span>S0CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_DMA_t::S0CR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee66e77f85acbdf06679ecf7cb33ca0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee66e77f85acbdf06679ecf7cb33ca0f">&#9670;&nbsp;</a></span>SXFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_DMA_t::SXFCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19ab3e93421fa98ccf5cbcc31bd5d8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19ab3e93421fa98ccf5cbcc31bd5d8ed">&#9670;&nbsp;</a></span>SXM0AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_DMA_t::SXM0AR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9eb08ddfe90ed0c39a7044e1b319e5a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb08ddfe90ed0c39a7044e1b319e5a3">&#9670;&nbsp;</a></span>SXM1AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_DMA_t::SXM1AR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe3bebdae7dca880dc464063e157717d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3bebdae7dca880dc464063e157717d">&#9670;&nbsp;</a></span>SXNDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_DMA_t::SXNDTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e41cf18ec9290ff2ff17144ebdab9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e41cf18ec9290ff2ff17144ebdab9d2">&#9670;&nbsp;</a></span>SXPAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_DMA_t::SXPAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="STM32F401RE_8h_source.html">STM32F401RE.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
