Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 21 18:17:03 2019
| Host         : EmbSys18 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Testing_HDMI_wrapper_methodology_drc_routed.rpt -pb Testing_HDMI_wrapper_methodology_drc_routed.pb -rpx Testing_HDMI_wrapper_methodology_drc_routed.rpx
| Design       : Testing_HDMI_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 36
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 6          |
| TIMING-16 | Warning  | Large setup violation                          | 30         |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_Testing_HDMI_clk_wiz_0_0 and clk_out1_Testing_HDMI_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0] -to [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_Testing_HDMI_clk_wiz_0_0 and clk_out2_Testing_HDMI_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0] -to [get_clocks clk_out2_Testing_HDMI_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_out1_Testing_HDMI_clk_wiz_0_0_1 and clk_out1_Testing_HDMI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0_1] -to [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk_out1_Testing_HDMI_clk_wiz_0_0_1 and clk_out2_Testing_HDMI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0_1] -to [get_clocks clk_out2_Testing_HDMI_clk_wiz_0_0]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks clk_out2_Testing_HDMI_clk_wiz_0_0 and clk_out2_Testing_HDMI_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_Testing_HDMI_clk_wiz_0_0] -to [get_clocks clk_out2_Testing_HDMI_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks clk_out2_Testing_HDMI_clk_wiz_0_0_1 and clk_out2_Testing_HDMI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_Testing_HDMI_clk_wiz_0_0_1] -to [get_clocks clk_out2_Testing_HDMI_clk_wiz_0_0]
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.911 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.940 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.941 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.981 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.993 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.999 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -2.018 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.020 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.032 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.033 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.042 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.044 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.057 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.060 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.063 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.074 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.085 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.091 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.098 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -2.102 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -2.103 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.104 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.112 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.126 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.131 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.147 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.159 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.162 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.224 ns between Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C (clocked by clk_out1_Testing_HDMI_clk_wiz_0_0) and Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D (clocked by clk_out2_Testing_HDMI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


