#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12d2bd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12a7f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x12d3ed0 .functor NOT 1, L_0x1300d30, C4<0>, C4<0>, C4<0>;
L_0x1300ac0 .functor XOR 1, L_0x1300980, L_0x1300a20, C4<0>, C4<0>;
L_0x1300c20 .functor XOR 1, L_0x1300ac0, L_0x1300b80, C4<0>, C4<0>;
v0x12fb120_0 .net *"_ivl_10", 0 0, L_0x1300b80;  1 drivers
v0x12fb220_0 .net *"_ivl_12", 0 0, L_0x1300c20;  1 drivers
v0x12fb300_0 .net *"_ivl_2", 0 0, L_0x12fdd10;  1 drivers
v0x12fb3c0_0 .net *"_ivl_4", 0 0, L_0x1300980;  1 drivers
v0x12fb4a0_0 .net *"_ivl_6", 0 0, L_0x1300a20;  1 drivers
v0x12fb5d0_0 .net *"_ivl_8", 0 0, L_0x1300ac0;  1 drivers
v0x12fb6b0_0 .net "a", 0 0, v0x12f7360_0;  1 drivers
v0x12fb750_0 .net "b", 0 0, v0x12f7400_0;  1 drivers
v0x12fb7f0_0 .net "c", 0 0, v0x12f74a0_0;  1 drivers
v0x12fb890_0 .var "clk", 0 0;
v0x12fb930_0 .net "d", 0 0, v0x12f7610_0;  1 drivers
v0x12fb9d0_0 .net "out_dut", 0 0, L_0x1300820;  1 drivers
v0x12fba70_0 .net "out_ref", 0 0, L_0x12fc930;  1 drivers
v0x12fbb10_0 .var/2u "stats1", 159 0;
v0x12fbbb0_0 .var/2u "strobe", 0 0;
v0x12fbc50_0 .net "tb_match", 0 0, L_0x1300d30;  1 drivers
v0x12fbd10_0 .net "tb_mismatch", 0 0, L_0x12d3ed0;  1 drivers
v0x12fbdd0_0 .net "wavedrom_enable", 0 0, v0x12f7700_0;  1 drivers
v0x12fbe70_0 .net "wavedrom_title", 511 0, v0x12f77a0_0;  1 drivers
L_0x12fdd10 .concat [ 1 0 0 0], L_0x12fc930;
L_0x1300980 .concat [ 1 0 0 0], L_0x12fc930;
L_0x1300a20 .concat [ 1 0 0 0], L_0x1300820;
L_0x1300b80 .concat [ 1 0 0 0], L_0x12fc930;
L_0x1300d30 .cmp/eeq 1, L_0x12fdd10, L_0x1300c20;
S_0x12abe50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x12a7f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x12c2880 .functor NOT 1, v0x12f74a0_0, C4<0>, C4<0>, C4<0>;
L_0x12d4790 .functor NOT 1, v0x12f7400_0, C4<0>, C4<0>, C4<0>;
L_0x12fc080 .functor AND 1, L_0x12c2880, L_0x12d4790, C4<1>, C4<1>;
L_0x12fc120 .functor NOT 1, v0x12f7610_0, C4<0>, C4<0>, C4<0>;
L_0x12fc250 .functor NOT 1, v0x12f7360_0, C4<0>, C4<0>, C4<0>;
L_0x12fc350 .functor AND 1, L_0x12fc120, L_0x12fc250, C4<1>, C4<1>;
L_0x12fc430 .functor OR 1, L_0x12fc080, L_0x12fc350, C4<0>, C4<0>;
L_0x12fc4f0 .functor AND 1, v0x12f7360_0, v0x12f74a0_0, C4<1>, C4<1>;
L_0x12fc5b0 .functor AND 1, L_0x12fc4f0, v0x12f7610_0, C4<1>, C4<1>;
L_0x12fc670 .functor OR 1, L_0x12fc430, L_0x12fc5b0, C4<0>, C4<0>;
L_0x12fc7e0 .functor AND 1, v0x12f7400_0, v0x12f74a0_0, C4<1>, C4<1>;
L_0x12fc850 .functor AND 1, L_0x12fc7e0, v0x12f7610_0, C4<1>, C4<1>;
L_0x12fc930 .functor OR 1, L_0x12fc670, L_0x12fc850, C4<0>, C4<0>;
v0x12d4140_0 .net *"_ivl_0", 0 0, L_0x12c2880;  1 drivers
v0x12d41e0_0 .net *"_ivl_10", 0 0, L_0x12fc350;  1 drivers
v0x12f5b50_0 .net *"_ivl_12", 0 0, L_0x12fc430;  1 drivers
v0x12f5c10_0 .net *"_ivl_14", 0 0, L_0x12fc4f0;  1 drivers
v0x12f5cf0_0 .net *"_ivl_16", 0 0, L_0x12fc5b0;  1 drivers
v0x12f5e20_0 .net *"_ivl_18", 0 0, L_0x12fc670;  1 drivers
v0x12f5f00_0 .net *"_ivl_2", 0 0, L_0x12d4790;  1 drivers
v0x12f5fe0_0 .net *"_ivl_20", 0 0, L_0x12fc7e0;  1 drivers
v0x12f60c0_0 .net *"_ivl_22", 0 0, L_0x12fc850;  1 drivers
v0x12f61a0_0 .net *"_ivl_4", 0 0, L_0x12fc080;  1 drivers
v0x12f6280_0 .net *"_ivl_6", 0 0, L_0x12fc120;  1 drivers
v0x12f6360_0 .net *"_ivl_8", 0 0, L_0x12fc250;  1 drivers
v0x12f6440_0 .net "a", 0 0, v0x12f7360_0;  alias, 1 drivers
v0x12f6500_0 .net "b", 0 0, v0x12f7400_0;  alias, 1 drivers
v0x12f65c0_0 .net "c", 0 0, v0x12f74a0_0;  alias, 1 drivers
v0x12f6680_0 .net "d", 0 0, v0x12f7610_0;  alias, 1 drivers
v0x12f6740_0 .net "out", 0 0, L_0x12fc930;  alias, 1 drivers
S_0x12f68a0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x12a7f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x12f7360_0 .var "a", 0 0;
v0x12f7400_0 .var "b", 0 0;
v0x12f74a0_0 .var "c", 0 0;
v0x12f7570_0 .net "clk", 0 0, v0x12fb890_0;  1 drivers
v0x12f7610_0 .var "d", 0 0;
v0x12f7700_0 .var "wavedrom_enable", 0 0;
v0x12f77a0_0 .var "wavedrom_title", 511 0;
S_0x12f6b40 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x12f68a0;
 .timescale -12 -12;
v0x12f6da0_0 .var/2s "count", 31 0;
E_0x12bcc10/0 .event negedge, v0x12f7570_0;
E_0x12bcc10/1 .event posedge, v0x12f7570_0;
E_0x12bcc10 .event/or E_0x12bcc10/0, E_0x12bcc10/1;
E_0x12bce60 .event negedge, v0x12f7570_0;
E_0x12a49f0 .event posedge, v0x12f7570_0;
S_0x12f6ea0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x12f68a0;
 .timescale -12 -12;
v0x12f70a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12f7180 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x12f68a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12f7900 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x12a7f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x12fca90 .functor NOT 1, v0x12f7360_0, C4<0>, C4<0>, C4<0>;
L_0x12fcb00 .functor NOT 1, v0x12f7400_0, C4<0>, C4<0>, C4<0>;
L_0x12fcb90 .functor AND 1, L_0x12fca90, L_0x12fcb00, C4<1>, C4<1>;
L_0x12fcca0 .functor NOT 1, v0x12f74a0_0, C4<0>, C4<0>, C4<0>;
L_0x12fcd40 .functor AND 1, L_0x12fcb90, L_0x12fcca0, C4<1>, C4<1>;
L_0x12fce50 .functor NOT 1, v0x12f7610_0, C4<0>, C4<0>, C4<0>;
L_0x12fcf00 .functor AND 1, L_0x12fcd40, L_0x12fce50, C4<1>, C4<1>;
L_0x12fd010 .functor NOT 1, v0x12f7360_0, C4<0>, C4<0>, C4<0>;
L_0x12fd0d0 .functor NOT 1, v0x12f7400_0, C4<0>, C4<0>, C4<0>;
L_0x12fd140 .functor AND 1, L_0x12fd010, L_0x12fd0d0, C4<1>, C4<1>;
L_0x12fd2b0 .functor NOT 1, v0x12f74a0_0, C4<0>, C4<0>, C4<0>;
L_0x12fd430 .functor AND 1, L_0x12fd140, L_0x12fd2b0, C4<1>, C4<1>;
L_0x12fd560 .functor AND 1, L_0x12fd430, v0x12f7610_0, C4<1>, C4<1>;
L_0x12fd730 .functor NOT 1, v0x12f7360_0, C4<0>, C4<0>, C4<0>;
L_0x12fd4f0 .functor NOT 1, v0x12f7400_0, C4<0>, C4<0>, C4<0>;
L_0x12fda40 .functor AND 1, L_0x12fd730, L_0x12fd4f0, C4<1>, C4<1>;
L_0x12fdbe0 .functor AND 1, L_0x12fda40, v0x12f74a0_0, C4<1>, C4<1>;
L_0x12fdca0 .functor NOT 1, v0x12f7610_0, C4<0>, C4<0>, C4<0>;
L_0x12fddb0 .functor AND 1, L_0x12fdbe0, L_0x12fdca0, C4<1>, C4<1>;
L_0x12fdec0 .functor NOT 1, v0x12f7360_0, C4<0>, C4<0>, C4<0>;
L_0x12fdfe0 .functor NOT 1, v0x12f7400_0, C4<0>, C4<0>, C4<0>;
L_0x12fe050 .functor AND 1, L_0x12fdec0, L_0x12fdfe0, C4<1>, C4<1>;
L_0x12fe220 .functor AND 1, L_0x12fe050, v0x12f74a0_0, C4<1>, C4<1>;
L_0x12fe2e0 .functor AND 1, L_0x12fe220, v0x12f7610_0, C4<1>, C4<1>;
L_0x12fe470 .functor NOT 1, v0x12f7360_0, C4<0>, C4<0>, C4<0>;
L_0x12fe4e0 .functor AND 1, L_0x12fe470, v0x12f7400_0, C4<1>, C4<1>;
L_0x12fe680 .functor NOT 1, v0x12f74a0_0, C4<0>, C4<0>, C4<0>;
L_0x12fe6f0 .functor AND 1, L_0x12fe4e0, L_0x12fe680, C4<1>, C4<1>;
L_0x12fe8f0 .functor NOT 1, v0x12f7610_0, C4<0>, C4<0>, C4<0>;
L_0x12fe960 .functor AND 1, L_0x12fe6f0, L_0x12fe8f0, C4<1>, C4<1>;
L_0x12feb70 .functor NOT 1, v0x12f7360_0, C4<0>, C4<0>, C4<0>;
L_0x12febe0 .functor AND 1, L_0x12feb70, v0x12f7400_0, C4<1>, C4<1>;
L_0x12fedb0 .functor NOT 1, v0x12f74a0_0, C4<0>, C4<0>, C4<0>;
L_0x12fee20 .functor AND 1, L_0x12febe0, L_0x12fedb0, C4<1>, C4<1>;
L_0x12ff080 .functor AND 1, L_0x12fee20, v0x12f7610_0, C4<1>, C4<1>;
L_0x12ff140 .functor NOT 1, v0x12f7360_0, C4<0>, C4<0>, C4<0>;
L_0x12ff2e0 .functor AND 1, L_0x12ff140, v0x12f7400_0, C4<1>, C4<1>;
L_0x12ff3a0 .functor AND 1, L_0x12ff2e0, v0x12f74a0_0, C4<1>, C4<1>;
L_0x12ff1b0 .functor NOT 1, v0x12f7610_0, C4<0>, C4<0>, C4<0>;
L_0x12ff220 .functor AND 1, L_0x12ff3a0, L_0x12ff1b0, C4<1>, C4<1>;
L_0x12ff790 .functor NOT 1, v0x12f7360_0, C4<0>, C4<0>, C4<0>;
L_0x12ff800 .functor AND 1, L_0x12ff790, v0x12f7400_0, C4<1>, C4<1>;
L_0x12ffa20 .functor AND 1, L_0x12ff800, v0x12f74a0_0, C4<1>, C4<1>;
L_0x12ffae0 .functor AND 1, L_0x12ffa20, v0x12f7610_0, C4<1>, C4<1>;
L_0x12ffd10 .functor OR 1, L_0x12fcf00, L_0x12fd560, C4<0>, C4<0>;
L_0x12ffe20 .functor OR 1, L_0x12ffd10, L_0x12fddb0, C4<0>, C4<0>;
L_0x13000b0 .functor OR 1, L_0x12ffe20, L_0x12fe2e0, C4<0>, C4<0>;
L_0x13001c0 .functor OR 1, L_0x13000b0, L_0x12fe960, C4<0>, C4<0>;
L_0x1300460 .functor OR 1, L_0x13001c0, L_0x12ff080, C4<0>, C4<0>;
L_0x1300570 .functor OR 1, L_0x1300460, L_0x12ff220, C4<0>, C4<0>;
L_0x1300820 .functor OR 1, L_0x1300570, L_0x12ffae0, C4<0>, C4<0>;
v0x12f7bf0_0 .net *"_ivl_0", 0 0, L_0x12fca90;  1 drivers
v0x12f7cd0_0 .net *"_ivl_10", 0 0, L_0x12fce50;  1 drivers
v0x12f7db0_0 .net *"_ivl_14", 0 0, L_0x12fd010;  1 drivers
v0x12f7ea0_0 .net *"_ivl_16", 0 0, L_0x12fd0d0;  1 drivers
v0x12f7f80_0 .net *"_ivl_18", 0 0, L_0x12fd140;  1 drivers
v0x12f80b0_0 .net *"_ivl_2", 0 0, L_0x12fcb00;  1 drivers
v0x12f8190_0 .net *"_ivl_20", 0 0, L_0x12fd2b0;  1 drivers
v0x12f8270_0 .net *"_ivl_22", 0 0, L_0x12fd430;  1 drivers
v0x12f8350_0 .net *"_ivl_26", 0 0, L_0x12fd730;  1 drivers
v0x12f8430_0 .net *"_ivl_28", 0 0, L_0x12fd4f0;  1 drivers
v0x12f8510_0 .net *"_ivl_30", 0 0, L_0x12fda40;  1 drivers
v0x12f85f0_0 .net *"_ivl_32", 0 0, L_0x12fdbe0;  1 drivers
v0x12f86d0_0 .net *"_ivl_34", 0 0, L_0x12fdca0;  1 drivers
v0x12f87b0_0 .net *"_ivl_38", 0 0, L_0x12fdec0;  1 drivers
v0x12f8890_0 .net *"_ivl_4", 0 0, L_0x12fcb90;  1 drivers
v0x12f8970_0 .net *"_ivl_40", 0 0, L_0x12fdfe0;  1 drivers
v0x12f8a50_0 .net *"_ivl_42", 0 0, L_0x12fe050;  1 drivers
v0x12f8c40_0 .net *"_ivl_44", 0 0, L_0x12fe220;  1 drivers
v0x12f8d20_0 .net *"_ivl_48", 0 0, L_0x12fe470;  1 drivers
v0x12f8e00_0 .net *"_ivl_50", 0 0, L_0x12fe4e0;  1 drivers
v0x12f8ee0_0 .net *"_ivl_52", 0 0, L_0x12fe680;  1 drivers
v0x12f8fc0_0 .net *"_ivl_54", 0 0, L_0x12fe6f0;  1 drivers
v0x12f90a0_0 .net *"_ivl_56", 0 0, L_0x12fe8f0;  1 drivers
v0x12f9180_0 .net *"_ivl_6", 0 0, L_0x12fcca0;  1 drivers
v0x12f9260_0 .net *"_ivl_60", 0 0, L_0x12feb70;  1 drivers
v0x12f9340_0 .net *"_ivl_62", 0 0, L_0x12febe0;  1 drivers
v0x12f9420_0 .net *"_ivl_64", 0 0, L_0x12fedb0;  1 drivers
v0x12f9500_0 .net *"_ivl_66", 0 0, L_0x12fee20;  1 drivers
v0x12f95e0_0 .net *"_ivl_70", 0 0, L_0x12ff140;  1 drivers
v0x12f96c0_0 .net *"_ivl_72", 0 0, L_0x12ff2e0;  1 drivers
v0x12f97a0_0 .net *"_ivl_74", 0 0, L_0x12ff3a0;  1 drivers
v0x12f9880_0 .net *"_ivl_76", 0 0, L_0x12ff1b0;  1 drivers
v0x12f9960_0 .net *"_ivl_8", 0 0, L_0x12fcd40;  1 drivers
v0x12f9c50_0 .net *"_ivl_80", 0 0, L_0x12ff790;  1 drivers
v0x12f9d30_0 .net *"_ivl_82", 0 0, L_0x12ff800;  1 drivers
v0x12f9e10_0 .net *"_ivl_84", 0 0, L_0x12ffa20;  1 drivers
v0x12f9ef0_0 .net *"_ivl_88", 0 0, L_0x12ffd10;  1 drivers
v0x12f9fd0_0 .net *"_ivl_90", 0 0, L_0x12ffe20;  1 drivers
v0x12fa0b0_0 .net *"_ivl_92", 0 0, L_0x13000b0;  1 drivers
v0x12fa190_0 .net *"_ivl_94", 0 0, L_0x13001c0;  1 drivers
v0x12fa270_0 .net *"_ivl_96", 0 0, L_0x1300460;  1 drivers
v0x12fa350_0 .net *"_ivl_98", 0 0, L_0x1300570;  1 drivers
v0x12fa430_0 .net "a", 0 0, v0x12f7360_0;  alias, 1 drivers
v0x12fa4d0_0 .net "b", 0 0, v0x12f7400_0;  alias, 1 drivers
v0x12fa5c0_0 .net "c", 0 0, v0x12f74a0_0;  alias, 1 drivers
v0x12fa6b0_0 .net "d", 0 0, v0x12f7610_0;  alias, 1 drivers
v0x12fa7a0_0 .net "out", 0 0, L_0x1300820;  alias, 1 drivers
v0x12fa860_0 .net "w1", 0 0, L_0x12fcf00;  1 drivers
v0x12fa920_0 .net "w2", 0 0, L_0x12fd560;  1 drivers
v0x12fa9e0_0 .net "w3", 0 0, L_0x12fddb0;  1 drivers
v0x12faaa0_0 .net "w4", 0 0, L_0x12fe2e0;  1 drivers
v0x12fab60_0 .net "w5", 0 0, L_0x12fe960;  1 drivers
v0x12fac20_0 .net "w6", 0 0, L_0x12ff080;  1 drivers
v0x12face0_0 .net "w7", 0 0, L_0x12ff220;  1 drivers
v0x12fada0_0 .net "w8", 0 0, L_0x12ffae0;  1 drivers
S_0x12faf00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x12a7f20;
 .timescale -12 -12;
E_0x12bc9b0 .event anyedge, v0x12fbbb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12fbbb0_0;
    %nor/r;
    %assign/vec4 v0x12fbbb0_0, 0;
    %wait E_0x12bc9b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12f68a0;
T_3 ;
    %fork t_1, S_0x12f6b40;
    %jmp t_0;
    .scope S_0x12f6b40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f6da0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f7610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f74a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f7400_0, 0;
    %assign/vec4 v0x12f7360_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12a49f0;
    %load/vec4 v0x12f6da0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12f6da0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12f7610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f74a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f7400_0, 0;
    %assign/vec4 v0x12f7360_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x12bce60;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12f7180;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12bcc10;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x12f7360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f74a0_0, 0;
    %assign/vec4 v0x12f7610_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x12f68a0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x12a7f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fb890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fbbb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12a7f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12fb890_0;
    %inv;
    %store/vec4 v0x12fb890_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12a7f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12f7570_0, v0x12fbd10_0, v0x12fb6b0_0, v0x12fb750_0, v0x12fb7f0_0, v0x12fb930_0, v0x12fba70_0, v0x12fb9d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12a7f20;
T_7 ;
    %load/vec4 v0x12fbb10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12fbb10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12fbb10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12fbb10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12fbb10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12fbb10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12fbb10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12a7f20;
T_8 ;
    %wait E_0x12bcc10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12fbb10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fbb10_0, 4, 32;
    %load/vec4 v0x12fbc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12fbb10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fbb10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12fbb10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fbb10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12fba70_0;
    %load/vec4 v0x12fba70_0;
    %load/vec4 v0x12fb9d0_0;
    %xor;
    %load/vec4 v0x12fba70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12fbb10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fbb10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12fbb10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fbb10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/kmap2/iter5/response0/top_module.sv";
