
---------- Begin Simulation Statistics ----------
final_tick                               1049929169000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57888                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703040                       # Number of bytes of host memory used
host_op_rate                                    58078                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19102.90                       # Real time elapsed on the host
host_tick_rate                               54961756                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105829647                       # Number of instructions simulated
sim_ops                                    1109455002                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.049929                       # Number of seconds simulated
sim_ticks                                1049929169000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.944986                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              144977224                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164849903                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14393651                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        230375249                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18277617                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18601599                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          323982                       # Number of indirect misses.
system.cpu0.branchPred.lookups              291431975                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864702                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811450                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9645821                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260686708                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27469981                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441330                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       93539181                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050756804                       # Number of instructions committed
system.cpu0.commit.committedOps            1052570783                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1944496464                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.541308                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.283805                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1427188411     73.40%     73.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    304207442     15.64%     89.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81131601      4.17%     93.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     75049617      3.86%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17270761      0.89%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5049275      0.26%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3043611      0.16%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4085765      0.21%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27469981      1.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1944496464                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857467                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015947636                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326221703                       # Number of loads committed
system.cpu0.commit.membars                    3625333                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625339      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583917454     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328033145     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127153399     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052570783                       # Class of committed instruction
system.cpu0.commit.refs                     455186572                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050756804                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052570783                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.995705                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.995705                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            315395907                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4765154                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142279422                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1177100563                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               836461515                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                794694180                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9659695                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13298172                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5683921                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  291431975                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                210782324                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1129568432                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3389148                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1211992921                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          264                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               28815126                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138976                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         817918805                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         163254841                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.577965                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1961895218                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.620892                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.928302                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1123634512     57.27%     57.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               612617925     31.23%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               118218200      6.03%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                81198394      4.14%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14573608      0.74%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6685836      0.34%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1122653      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3737392      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  106698      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1961895218                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       48                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      135105558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9740674                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270626993                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.523579                       # Inst execution rate
system.cpu0.iew.exec_refs                   477753974                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133401290                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              258589436                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            359660107                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4204222                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5052065                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           139217886                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1146083458                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            344352684                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7834621                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1097944699                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1648303                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5275193                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9659695                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8790122                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       102592                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16123000                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39554                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13875                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4259146                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33438404                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10253017                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13875                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1658766                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8081908                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                463403821                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1089651347                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.877594                       # average fanout of values written-back
system.cpu0.iew.wb_producers                406680224                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.519624                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1089741912                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1345066953                       # number of integer regfile reads
system.cpu0.int_regfile_writes              693591623                       # number of integer regfile writes
system.cpu0.ipc                              0.501076                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.501076                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626851      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            610914305     55.25%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036598      0.73%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811536      0.16%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           349526129     31.61%     88.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131863847     11.92%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1105779321                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                112                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           55                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2449853                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002215                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 390524     15.94%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1849711     75.50%     91.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               209616      8.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1104602266                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4176031379                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1089651292                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1239609162                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1133478352                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1105779321                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12605106                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       93512671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           127779                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       7163776                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     56935676                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1961895218                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.563628                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.802861                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1154913220     58.87%     58.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          575267396     29.32%     88.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181661167      9.26%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37980396      1.94%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9377972      0.48%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1177909      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             941746      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             406802      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             168610      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1961895218                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.527315                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         32836668                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5469276                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           359660107                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          139217886                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1496                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2097000776                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2862913                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              277754976                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670620366                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8622146                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               848908572                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16077182                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                63145                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1419337719                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1160786945                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          744138822                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                786262424                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13308365                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9659695                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             39187903                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                73518451                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               48                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1419337671                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        121648                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4690                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 20626830                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4644                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3063117467                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2309637290                       # The number of ROB writes
system.cpu0.timesIdled                       26961099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1463                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.046328                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9793541                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10525446                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1993048                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19174797                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            340790                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         684079                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          343289                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21074317                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4686                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1166182                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12201624                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1264406                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434261                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22676830                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55072843                       # Number of instructions committed
system.cpu1.commit.committedOps              56884219                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    344124083                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.165301                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.800509                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    320397758     93.11%     93.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11847596      3.44%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3957438      1.15%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3647536      1.06%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       905875      0.26%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       311208      0.09%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1661511      0.48%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       130755      0.04%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1264406      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    344124083                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502338                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52970132                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16125266                       # Number of loads committed
system.cpu1.commit.membars                    3622525                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622525      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32008625     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17936465     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3316463      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56884219                       # Class of committed instruction
system.cpu1.commit.refs                      21252940                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55072843                       # Number of Instructions Simulated
system.cpu1.committedOps                     56884219                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.320838                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.320838                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            299931709                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               833147                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8760203                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87560253                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13599312                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28656826                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1166629                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1203549                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4383579                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21074317                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13283359                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    331048888                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                98535                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     102678273                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3986990                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060540                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14695654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10134331                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.294962                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         347738055                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.306680                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.815287                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               287631816     82.72%     82.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33002702      9.49%     92.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15980435      4.60%     96.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6507891      1.87%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1525643      0.44%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2493395      0.72%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  588966      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3994      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3213      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           347738055                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         368480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1228198                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14773946                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.185934                       # Inst execution rate
system.cpu1.iew.exec_refs                    22555779                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5221074                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              259032957                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22618468                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712370                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1725651                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7099441                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79551166                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17334705                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           911466                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64724776                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1532529                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2994556                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1166629                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6479670                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22931                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          315560                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7606                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          493                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2323                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6493202                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1971767                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           493                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       206611                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1021587                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36894255                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64301647                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.856250                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31590691                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184718                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64319594                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80836932                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42795952                       # number of integer regfile writes
system.cpu1.ipc                              0.158207                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.158207                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622620      5.52%      5.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39294939     59.87%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19296572     29.40%     94.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3421965      5.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65636242                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1913065                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029146                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 323983     16.94%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1434947     75.01%     91.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               154133      8.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63926673                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         481046890                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64301635                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102218494                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71415018                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65636242                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136148                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22666946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           123312                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701887                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15053818                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    347738055                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188752                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.638194                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          306907496     88.26%     88.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27467612      7.90%     96.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7047190      2.03%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2922509      0.84%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2476259      0.71%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             317400      0.09%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             431200      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             119625      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              48764      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      347738055                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188552                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16093739                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1947427                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22618468                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7099441                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     95                       # number of misc regfile reads
system.cpu1.numCycles                       348106535                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1751743888                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              278633108                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37992881                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11243148                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16081982                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2311778                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                37407                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102870155                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83628583                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56424244                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28818977                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8233501                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1166629                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23007970                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18431363                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102870143                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29389                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               585                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22409828                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           581                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   422420622                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162741665                       # The number of ROB writes
system.cpu1.timesIdled                           9644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11466335                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              8639677                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            21125351                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              79354                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1697364                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12440303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24820923                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       174897                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        78588                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58536201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4118360                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    117077433                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4196948                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10040275                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2796704                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9583803                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              344                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            264                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2399138                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2399136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10040276                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           394                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37260334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37260334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    975111360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               975111360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12440416                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12440416    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12440416                       # Request fanout histogram
system.membus.respLayer1.occupancy        64028066730                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         38699395768                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       357864625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   484723414.173721                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1032008500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1048497710500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1431458500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    179232450                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       179232450                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    179232450                       # number of overall hits
system.cpu0.icache.overall_hits::total      179232450                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31549874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31549874                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31549874                       # number of overall misses
system.cpu0.icache.overall_misses::total     31549874                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 415966488498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 415966488498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 415966488498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 415966488498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    210782324                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    210782324                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    210782324                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    210782324                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.149680                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.149680                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.149680                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.149680                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13184.410451                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13184.410451                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13184.410451                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13184.410451                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1990                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.340426                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29757429                       # number of writebacks
system.cpu0.icache.writebacks::total         29757429                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1792411                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1792411                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1792411                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1792411                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29757463                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29757463                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29757463                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29757463                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 369376672498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 369376672498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 369376672498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 369376672498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.141176                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.141176                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.141176                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.141176                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12412.908738                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12412.908738                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12412.908738                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12412.908738                       # average overall mshr miss latency
system.cpu0.icache.replacements              29757429                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    179232450                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      179232450                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31549874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31549874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 415966488498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 415966488498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    210782324                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    210782324                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.149680                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.149680                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13184.410451                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13184.410451                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1792411                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1792411                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29757463                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29757463                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 369376672498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 369376672498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.141176                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.141176                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12412.908738                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12412.908738                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999950                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          208989627                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29757429                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.023108                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999950                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        451322109                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       451322109                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411073636                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411073636                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411073636                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411073636                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39658252                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39658252                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39658252                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39658252                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1057031719575                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1057031719575                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1057031719575                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1057031719575                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    450731888                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    450731888                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    450731888                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    450731888                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.087986                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087986                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.087986                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087986                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26653.512605                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26653.512605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26653.512605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26653.512605                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6214970                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       418063                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           116773                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4231                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.222663                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.809501                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     26976820                       # number of writebacks
system.cpu0.dcache.writebacks::total         26976820                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13429245                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13429245                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13429245                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13429245                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26229007                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26229007                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26229007                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26229007                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 483204627526                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 483204627526                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 483204627526                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 483204627526                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058192                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058192                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058192                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058192                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18422.528444                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18422.528444                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18422.528444                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18422.528444                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26976820                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    291166004                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      291166004                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32415543                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32415543                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 717655591000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 717655591000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    323581547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    323581547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100177                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100177                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22139.243233                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22139.243233                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9119312                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9119312                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23296231                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23296231                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 373516328500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 373516328500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071995                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071995                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16033.337260                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16033.337260                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    119907632                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     119907632                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7242709                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7242709                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 339376128575                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 339376128575                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127150341                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127150341                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056962                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056962                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46857.623104                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46857.623104                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4309933                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4309933                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2932776                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2932776                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 109688299026                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 109688299026                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023065                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023065                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37400.844465                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37400.844465                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2362                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2362                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7163000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7163000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.248010                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.248010                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9195.121951                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9195.121951                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1265000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1265000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005731                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005731                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 70277.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70277.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2920                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2920                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          158                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       700000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       700000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3078                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3078                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051332                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051332                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4430.379747                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4430.379747                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          158                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       542000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       542000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.051332                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051332                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3430.379747                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3430.379747                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054127                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054127                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757323                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757323                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65484697500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65484697500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811450                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811450                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418076                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418076                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86468.650100                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86468.650100                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757323                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757323                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64727374500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64727374500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418076                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418076                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85468.650100                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85468.650100                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987755                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439117951                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26986080                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.272017                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987755                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999617                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932085226                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932085226                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29648830                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24731481                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9963                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              343430                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54733704                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29648830                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24731481                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9963                       # number of overall hits
system.l2.overall_hits::.cpu1.data             343430                       # number of overall hits
system.l2.overall_hits::total                54733704                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            108632                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2244444                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2342                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1435464                       # number of demand (read+write) misses
system.l2.demand_misses::total                3790882                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           108632                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2244444                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2342                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1435464                       # number of overall misses
system.l2.overall_misses::total               3790882                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10115516991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 231352324460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    233885490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 156159885191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     397861612132                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10115516991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 231352324460                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    233885490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 156159885191                       # number of overall miss cycles
system.l2.overall_miss_latency::total    397861612132                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29757462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        26975925                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           12305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1778894                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58524586                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29757462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       26975925                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          12305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1778894                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58524586                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003651                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.083202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.190329                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.806942                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064774                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003651                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.083202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.190329                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.806942                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064774                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93117.285800                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103077.788735                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99865.708796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108787.043904                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104952.254418                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93117.285800                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103077.788735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99865.708796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108787.043904                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104952.254418                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             615712                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     19466                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.630124                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8333043                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2796704                       # number of writebacks
system.l2.writebacks::total                   2796704                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            150                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         160235                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          71741                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              232206                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           150                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        160235                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         71741                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             232206                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       108482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2084209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1363723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3558676                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       108482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2084209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1363723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9026269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12584945                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9022162993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 198072954426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    206398991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 136007142940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 343308659350                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9022162993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 198072954426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    206398991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 136007142940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 831352677842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1174661337192                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.077262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.183828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.766613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060807                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.077262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.183828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.766613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215037                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83167.373325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95035.072983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91246.238285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99732.235168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96470.895173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83167.373325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95035.072983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91246.238285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99732.235168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92103.689558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93338.615083                       # average overall mshr miss latency
system.l2.replacements                       16413230                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6536183                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6536183                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6536183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6536183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51827551                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51827551                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51827551                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51827551                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9026269                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9026269                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 831352677842                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 831352677842                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92103.689558                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92103.689558                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 70                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        64500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       245500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3770.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2931.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3507.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       959000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       438500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1397500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19979.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19931.818182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19964.285714                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       218500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       258500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19863.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19884.615385                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2279352                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           135499                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2414851                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1404362                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1095027                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2499389                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 143690587100                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 114135697640                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  257826284740                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3683714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1230526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4914240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.381235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.889885                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.508601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102317.342039                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104230.943748                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103155.725155                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        71959                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        31195                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           103154                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1332403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1063832                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2396235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 123999728272                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100243274217                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 224243002489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.361701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.864534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.487610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93064.732121                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94228.481769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93581.390176                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29648830                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29658793                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       108632                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           110974                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10115516991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    233885490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10349402481                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29757462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        12305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29769767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.190329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003728                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93117.285800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99865.708796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93259.704805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          150                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           230                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       108482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       110744                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9022162993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    206398991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9228561984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003646                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.183828                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83167.373325                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91246.238285                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83332.388066                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     22452129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       207931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22660060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       840082                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       340437                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1180519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  87661737360                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42024187551                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 129685924911                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23292211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       548368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23840579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.036067                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.620819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104349.024690                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123441.892482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109855.008611                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        88276                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        40546                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       128822                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       751806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       299891                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1051697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  74073226154                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  35763868723                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 109837094877                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.546879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98527.048406                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 119256.225505                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104437.965381                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           88                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               103                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          426                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           92                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             518                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7814479                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1602488                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9416967                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          514                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           621                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.828794                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.859813                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.834138                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18343.847418                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 17418.347826                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18179.472973                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           24                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          124                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          326                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           68                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          394                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6563478                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1390991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7954469                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.634241                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.635514                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.634461                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20133.368098                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20455.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20189.007614                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999926                       # Cycle average of tags in use
system.l2.tags.total_refs                   125536796                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16413457                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.648407                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.520853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.545933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.746084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.969840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.210411                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.414388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.055405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.362663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 951525841                       # Number of tag accesses
system.l2.tags.data_accesses                951525841                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6942848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     133560192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        144768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      87360256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    568114240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          796122304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6942848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       144768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7087616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    178989056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       178989056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         108482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2086878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1365004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8876785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12439411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2796704                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2796704                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6612682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        127208764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           137884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         83205857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    541097682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             758262869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6612682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       137884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6750566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170477268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170477268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170477268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6612682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       127208764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          137884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        83205857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    541097682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            928740137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2749086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    108482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2025121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1340050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8866301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007989535252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168801                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168801                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21165329                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2588664                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12439412                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2796704                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12439412                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2796704                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  97196                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 47618                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            639768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            650799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            627792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            740511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1286178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            918283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            839996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            788014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            745108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            905293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           778373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           734079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           663832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           672626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           713905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           637658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            139263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            129372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            157274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            216232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            196895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            245081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           211670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           186895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           153189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           156426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           179590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           139949                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 515022432643                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61711075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            746438963893                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41728.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60478.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10047300                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1625552                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12439412                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2796704                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1998728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1959301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1398307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1060529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  694309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  662128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  628555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  581491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  508262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  420354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 453139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 883844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 401420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 203666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 168412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 140634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 108743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  61959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 122152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 150496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 162288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 167935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 170911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 173270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 176170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 180093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 186973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 179208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 176628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 172273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 168903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 168155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 167850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3418428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.539787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.546733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.006268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1110024     32.47%     32.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1131916     33.11%     65.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       262822      7.69%     73.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       187160      5.48%     78.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       203125      5.94%     84.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       119689      3.50%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56725      1.66%     89.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34355      1.00%     90.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       312612      9.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3418428                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.116220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.038885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    662.666055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       168800    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168801                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.285834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.266474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.836943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           147612     87.45%     87.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3373      2.00%     89.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11945      7.08%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3796      2.25%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1301      0.77%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              458      0.27%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              197      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               69      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               35      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168801                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              789901760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6220544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175940160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               796122368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            178989056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       752.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    758.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1049929157500                       # Total gap between requests
system.mem_ctrls.avgGap                      68910.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6942848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    129607744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       144768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     85763200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    567443200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175940160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6612682.269426500425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 123444273.982257544994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 137883.587078434619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 81684748.392774671316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 540458553.542672276497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167573361.322624593973                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       108482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2086878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1365004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8876786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2796704                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4524583281                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 111945507657                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    111487667                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  79415965671                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 550441419617                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25084867628211                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41708.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53642.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49287.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58180.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62009.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8969439.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12077417100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6419299425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         41775240360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7671807900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82880516160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     199811908560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     234910221600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       585546411105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.700870                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 608409821543                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35059217000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 406460130457                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12330158820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6553634835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46348174740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6678311400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82880516160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     333523866870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     122310680640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       610625343465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.587179                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 313860451835                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35059209500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 701009507665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10063835735.632183                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46690989857.605392                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 349118868000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   174375460000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 875553709000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13269666                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13269666                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13269666                       # number of overall hits
system.cpu1.icache.overall_hits::total       13269666                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13693                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13693                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13693                       # number of overall misses
system.cpu1.icache.overall_misses::total        13693                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    426754999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    426754999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    426754999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    426754999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13283359                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13283359                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13283359                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13283359                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001031                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 31165.924122                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 31165.924122                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 31165.924122                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 31165.924122                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        12273                       # number of writebacks
system.cpu1.icache.writebacks::total            12273                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1388                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1388                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1388                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1388                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        12305                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12305                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        12305                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12305                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    367806999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    367806999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    367806999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    367806999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000926                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000926                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000926                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000926                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29890.857294                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29890.857294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29890.857294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29890.857294                       # average overall mshr miss latency
system.cpu1.icache.replacements                 12273                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13269666                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13269666                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13693                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13693                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    426754999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    426754999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13283359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13283359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 31165.924122                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 31165.924122                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1388                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1388                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        12305                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12305                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    367806999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    367806999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000926                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000926                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29890.857294                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29890.857294                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.206142                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13127245                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12273                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1069.603601                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        322337500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.206142                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975192                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975192                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26579023                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26579023                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16272998                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16272998                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16272998                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16272998                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3967303                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3967303                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3967303                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3967303                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 387775347965                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 387775347965                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 387775347965                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 387775347965                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20240301                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20240301                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20240301                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20240301                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.196010                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.196010                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.196010                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.196010                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97742.811165                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97742.811165                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97742.811165                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97742.811165                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1418744                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       240520                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            24559                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1992                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.768802                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   120.742972                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1778679                       # number of writebacks
system.cpu1.dcache.writebacks::total          1778679                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2886383                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2886383                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2886383                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2886383                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1080920                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1080920                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1080920                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1080920                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 101213687978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 101213687978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 101213687978                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 101213687978                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053404                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053404                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053404                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053404                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93636.613235                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93636.613235                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93636.613235                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93636.613235                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1778679                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14569033                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14569033                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2355235                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2355235                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 209977173000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 209977173000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16924268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16924268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.139163                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139163                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89153.385119                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89153.385119                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1806568                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1806568                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       548667                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       548667                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  45539152500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  45539152500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032419                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032419                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82999.619988                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82999.619988                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1703965                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1703965                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1612068                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1612068                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 177798174965                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 177798174965                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3316033                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3316033                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.486144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.486144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110291.982078                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110291.982078                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1079815                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1079815                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       532253                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       532253                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55674535478                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55674535478                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160509                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160509                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104601.637714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104601.637714                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          284                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          284                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          170                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7257500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7257500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.374449                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.374449                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42691.176471                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42691.176471                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099119                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099119                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71966.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71966.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       754500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       754500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247166                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247166                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6922.018349                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6922.018349                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       646500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       646500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247166                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247166                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5931.192661                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5931.192661                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103680                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103680                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707519                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707519                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63059628000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63059628000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390636                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390636                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89127.822716                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89127.822716                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707519                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707519                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62352109000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62352109000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390636                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390636                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88127.822716                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88127.822716                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.241679                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19164176                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1788342                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.716170                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        322349000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.241679                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.913802                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913802                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45893158                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45893158                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1049929169000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53611139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9332887                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51989010                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13616526                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15163749                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             354                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            620                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4932485                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4932485                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29769767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23841373                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          621                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          621                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89272352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80939819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        36883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5346309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175595363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3808952960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3452975488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1572992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    227684480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7491185920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31596546                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180207744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         90126032                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.049599                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.221727                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               85746441     95.14%     95.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4289629      4.76%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  89343      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    619      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           90126032                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       117067421949                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40483461259                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44650021284                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2683184245                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          18504905                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1173883892500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 430345                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715488                       # Number of bytes of host memory used
host_op_rate                                   432428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2930.86                       # Real time elapsed on the host
host_tick_rate                               42293002                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261279188                       # Number of instructions simulated
sim_ops                                    1267384323                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123955                       # Number of seconds simulated
sim_ticks                                123954723500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.402258                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12651264                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14311019                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           580925                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18074542                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1473717                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1488022                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14305                       # Number of indirect misses.
system.cpu0.branchPred.lookups               24982576                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5905                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4437                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           522585                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20696175                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4061673                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2604022                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11821725                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            81979839                       # Number of instructions committed
system.cpu0.commit.committedOps              83277530                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    239838567                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.347223                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.239477                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    209333266     87.28%     87.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13068871      5.45%     92.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7109600      2.96%     95.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3716599      1.55%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1381541      0.58%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       362744      0.15%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       623517      0.26%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       180756      0.08%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4061673      1.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    239838567                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2459029                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78154332                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18876525                       # Number of loads committed
system.cpu0.commit.membars                    1947409                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1947892      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60489521     72.64%     74.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18880650     22.67%     97.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1873649      2.25%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83277530                       # Class of committed instruction
system.cpu0.commit.refs                      20754677                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   81979839                       # Number of Instructions Simulated
system.cpu0.committedOps                     83277530                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.000839                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.000839                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            186194357                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                58688                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12074327                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              96975751                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                14015231                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 39132405                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                523361                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               111349                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1791588                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   24982576                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16054932                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    220520594                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               137493                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                     100065954                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          278                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1163486                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.101552                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20554274                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14124981                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.406758                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         241656942                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.419830                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.838099                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               176276810     72.95%     72.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39245591     16.24%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20690855      8.56%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3760785      1.56%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  283372      0.12%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  683072      0.28%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   22190      0.01%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  690847      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3420      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           241656942                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1408                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     916                       # number of floating regfile writes
system.cpu0.idleCycles                        4351331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              550247                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22663875                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.376186                       # Inst execution rate
system.cpu0.iew.exec_refs                    23835818                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2074043                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                7467804                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21850085                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            699867                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           139516                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2194234                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           94983716                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21761775                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           411266                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92544871                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 85848                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             29933997                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                523361                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             30079006                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       269975                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           47882                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          195                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          515                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2813                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2973560                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       316082                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           515                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       325199                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        225048                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 70005715                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91351987                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753400                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 52742280                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.371337                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91458137                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               119498556                       # number of integer regfile reads
system.cpu0.int_regfile_writes               66906921                       # number of integer regfile writes
system.cpu0.ipc                              0.333240                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.333240                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1948313      2.10%      2.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             66921084     71.99%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28614      0.03%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57150      0.06%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 48      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                554      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                48      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21925211     23.59%     97.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2074271      2.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            354      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            67      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              92956136                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1548                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3041                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1482                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1671                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     291162                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003132                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 226323     77.73%     77.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    33      0.01%     77.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    105      0.04%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     77.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 56981     19.57%     97.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7665      2.63%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               39      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91297437                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         427885587                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91350505                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106688733                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  92276438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 92956136                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2707278                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11706189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            28251                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        103256                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4696625                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    241656942                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.384662                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.909508                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          188302904     77.92%     77.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           30413507     12.59%     90.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15162299      6.27%     96.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2745926      1.14%     97.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2966933      1.23%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             718363      0.30%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1036226      0.43%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             182922      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             127862      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      241656942                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.377858                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           864685                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          141931                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21850085                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2194234                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2078                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       246008273                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1901374                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               39211272                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60643060                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                501291                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14894119                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              20661622                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                97227                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            124605376                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              95936245                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70268837                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 39795785                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1165270                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                523361                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23334636                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9625782                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1505                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       124603871                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     123897769                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            695701                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5723858                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        695585                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   330871911                       # The number of ROB reads
system.cpu0.rob.rob_writes                  192081324                       # The number of ROB writes
system.cpu0.timesIdled                         170017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  376                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.486469                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13044353                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14258232                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           616915                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17867757                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1056411                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1058131                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1720                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24185524                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1100                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1045                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           615785                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18868003                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3464478                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2366050                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15167647                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73469702                       # Number of instructions committed
system.cpu1.commit.committedOps              74651791                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    189818658                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.393280                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.290734                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    161506072     85.08%     85.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12447044      6.56%     91.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6587678      3.47%     95.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3732867      1.97%     97.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1139415      0.60%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       263306      0.14%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       503810      0.27%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       173988      0.09%     98.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3464478      1.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    189818658                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1680895                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69740136                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16417549                       # Number of loads committed
system.cpu1.commit.membars                    1773243                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1773243      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55096718     73.80%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16418594     21.99%     98.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1363060      1.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74651791                       # Class of committed instruction
system.cpu1.commit.refs                      17781654                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73469702                       # Number of Instructions Simulated
system.cpu1.committedOps                     74651791                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.620485                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.620485                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            139711875                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1243                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12345534                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92047510                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10453056                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39755368                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                616094                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2029                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1529437                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24185524                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14895719                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    176230024                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                74415                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      95693023                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1234448                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.125622                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15218582                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14100764                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.497039                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192065830                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.505102                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.893909                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               129748258     67.55%     67.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36841343     19.18%     86.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20424687     10.63%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3553895      1.85%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  147353      0.08%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  690557      0.36%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     344      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  658953      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     440      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192065830                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         460396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              658571                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21298464                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.444349                       # Inst execution rate
system.cpu1.iew.exec_refs                    20791391                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1394181                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                8707817                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20172020                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            652705                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           136880                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1521551                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           89718115                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19397210                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           512545                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85548813                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                134024                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             16999668                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                616094                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17199286                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        64840                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             722                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3754471                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       157446                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            28                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       375741                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        282830                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65324479                       # num instructions consuming a value
system.cpu1.iew.wb_count                     84751966                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.747981                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48861437                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.440210                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      84904321                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111085229                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62110834                       # number of integer regfile writes
system.cpu1.ipc                              0.381609                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.381609                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1773539      2.06%      2.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63342009     73.60%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 100      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19551612     22.72%     98.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1394002      1.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86061358                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     315662                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003668                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 290081     91.90%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 25510      8.08%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   71      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              84603481                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         364562368                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     84751966                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        104784458                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87172736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86061358                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2545379                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15066324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            58160                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        179329                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6472096                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192065830                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.448083                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.973266                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          143560805     74.75%     74.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26327171     13.71%     88.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15111830      7.87%     96.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2539506      1.32%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2438390      1.27%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             765818      0.40%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1057820      0.55%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             153481      0.08%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             111009      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192065830                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.447011                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           833501                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          145463                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20172020                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1521551                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    296                       # number of misc regfile reads
system.cpu1.numCycles                       192526226                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    55285137                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               29623323                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54079683                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                608872                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11161110                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10004047                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                84629                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            118907291                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              90905650                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66501651                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40268139                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1140026                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                616094                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12638944                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12421968                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       118907291                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      97758220                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            653920                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3952612                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        653913                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   276172383                       # The number of ROB reads
system.cpu1.rob.rob_writes                  181962868                       # The number of ROB writes
system.cpu1.timesIdled                           4594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7049942                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2793704                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10235109                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               2238                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                656512                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8283403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16500266                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       115164                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        93401                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3311522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2330099                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6624359                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2423500                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8254605                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       260468                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7956667                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              971                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1183                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25968                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8254604                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           397                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24780839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24780839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    546626624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               546626624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1452                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8283131                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8283131    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8283131                       # Request fanout histogram
system.membus.respLayer1.occupancy        42471539745                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18911799054                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   123954723500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   123954723500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 98                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           49                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19402275.510204                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   20500806.510065                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           49    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        68000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     48416500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             49                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   123004012000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    950711500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15801512                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15801512                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15801512                       # number of overall hits
system.cpu0.icache.overall_hits::total       15801512                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       253420                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        253420                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       253420                       # number of overall misses
system.cpu0.icache.overall_misses::total       253420                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5630490500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5630490500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5630490500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5630490500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16054932                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16054932                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16054932                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16054932                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015785                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015785                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015785                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015785                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22218.019493                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22218.019493                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22218.019493                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22218.019493                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1287                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.868421                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       219813                       # number of writebacks
system.cpu0.icache.writebacks::total           219813                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        33587                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        33587                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        33587                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        33587                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       219833                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       219833                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       219833                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       219833                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4837900000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4837900000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4837900000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4837900000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013693                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013693                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013693                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013693                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22007.159981                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22007.159981                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22007.159981                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22007.159981                       # average overall mshr miss latency
system.cpu0.icache.replacements                219813                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15801512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15801512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       253420                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       253420                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5630490500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5630490500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16054932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16054932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015785                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015785                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22218.019493                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22218.019493                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        33587                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        33587                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       219833                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       219833                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4837900000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4837900000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013693                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013693                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22007.159981                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22007.159981                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.996720                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16021630                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           219866                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            72.869975                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.996720                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999898                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32329698                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32329698                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17501483                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17501483                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17501483                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17501483                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4035152                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4035152                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4035152                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4035152                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 302503775395                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 302503775395                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 302503775395                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 302503775395                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21536635                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21536635                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21536635                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21536635                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.187362                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.187362                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.187362                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.187362                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74967.132687                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74967.132687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74967.132687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74967.132687                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     21357482                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5794                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           337697                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            124                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.244512                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    46.725806                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1913345                       # number of writebacks
system.cpu0.dcache.writebacks::total          1913345                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2128112                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2128112                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2128112                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2128112                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1907040                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1907040                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1907040                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1907040                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 165480261991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 165480261991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 165480261991                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 165480261991                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088549                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088549                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088549                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088549                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86773.356611                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86773.356611                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86773.356611                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86773.356611                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1913345                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16715820                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16715820                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3598417                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3598417                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 275344603000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 275344603000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20314237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20314237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.177138                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.177138                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76518.258723                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76518.258723                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1744707                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1744707                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1853710                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1853710                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 162510357500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 162510357500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091252                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091252                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 87667.627353                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87667.627353                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       785663                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        785663                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       436735                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       436735                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  27159172395                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  27159172395                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1222398                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1222398                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.357277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.357277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62186.846474                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62186.846474                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       383405                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       383405                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53330                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53330                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2969904491                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2969904491                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043627                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043627                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55689.189781                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55689.189781                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       651490                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       651490                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12864                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12864                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    222446000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    222446000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       664354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       664354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.019363                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019363                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17292.133085                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17292.133085                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7129                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7129                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    178293000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    178293000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010731                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010731                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25009.538505                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25009.538505                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       650321                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       650321                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          994                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          994                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19619500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19619500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       651315                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       651315                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001526                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001526                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19737.927565                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19737.927565                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          994                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          994                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18626500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18626500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001526                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001526                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 18738.933602                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18738.933602                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3729                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3729                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          708                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          708                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     12172999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     12172999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4437                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4437                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.159567                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.159567                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17193.501412                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17193.501412                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          708                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          708                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     11464999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     11464999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.159567                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.159567                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16193.501412                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16193.501412                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994600                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20724869                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1914330                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.826174                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994600                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999831                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999831                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47627780                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47627780                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              196685                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              468966                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1057                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              289222                       # number of demand (read+write) hits
system.l2.demand_hits::total                   955930                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             196685                       # number of overall hits
system.l2.overall_hits::.cpu0.data             468966                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1057                       # number of overall hits
system.l2.overall_hits::.cpu1.data             289222                       # number of overall hits
system.l2.overall_hits::total                  955930                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             23137                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1443360                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            876000                       # number of demand (read+write) misses
system.l2.demand_misses::total                2346290                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            23137                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1443360                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3793                       # number of overall misses
system.l2.overall_misses::.cpu1.data           876000                       # number of overall misses
system.l2.overall_misses::total               2346290                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1998407497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 156585066761                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    338003997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 100903461728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     259824939983                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1998407497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 156585066761                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    338003997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 100903461728                       # number of overall miss cycles
system.l2.overall_miss_latency::total    259824939983                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          219822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1912326                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1165222                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3302220                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         219822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1912326                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1165222                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3302220                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.105253                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.754767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.782062                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.751788                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.710519                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.105253                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.754767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.782062                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.751788                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.710519                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86372.801011                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108486.494541                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89112.575007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115186.600146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110738.629915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86372.801011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108486.494541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89112.575007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115186.600146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110738.629915                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             731021                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     42223                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      17.313336                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5582474                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              260468                       # number of writebacks
system.l2.writebacks::total                    260468                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            195                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          86730                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          25026                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              112025                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           195                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         86730                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         25026                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             112025                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        22942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1356630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       850974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2234265                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        22942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1356630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       850974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6110257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8344522                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1756901497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 137425743501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    297167997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  90787386853                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 230267199848                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1756901497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 137425743501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    297167997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  90787386853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 542002673086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 772269872934                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.104366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.709414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.766804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.730311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.676595                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.104366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.709414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.766804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.730311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.526943                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76580.136736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101299.354652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79905.350094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106686.440306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103061.722691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76580.136736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101299.354652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79905.350094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106686.440306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88703.744063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92548.125936                       # average overall mshr miss latency
system.l2.replacements                       10567310                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       317035                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           317035                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       317035                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       317035                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2877896                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2877896                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2877896                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2877896                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6110257                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6110257                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 542002673086                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 542002673086                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88703.744063                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88703.744063                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   46                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            96                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                185                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu1.data       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              231                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.847619                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.761905                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800866                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1864.583333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   967.567568                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           185                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1783500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1918000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3701500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.847619                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.761905                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800866                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20039.325843                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19979.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20008.108108                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           150                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                160                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          491                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              521                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1786000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1815500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          641                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            681                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.765991                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.765051                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3637.474542                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   983.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3484.644914                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          491                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          521                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9969000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       596500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     10565500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.765991                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.765051                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20303.462322                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19883.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20279.270633                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            22644                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16490                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39134                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30068                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               53289                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2622215000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2134600500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4756815500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52712                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92423                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.570420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.584750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87209.491819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91925.433875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89264.491734                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        14285                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13071                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27356                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        15783                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10150                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1510898000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1130343500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2641241500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.299419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.255597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.280590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95729.455744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111363.891626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101848.667721                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        196685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1057                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             197742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        23137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            26930                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1998407497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    338003997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2336411494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       219822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         224672                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.105253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.782062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.119864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86372.801011                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89112.575007                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86758.688971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          195                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           269                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        22942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        26661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1756901497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    297167997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2054069494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.104366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.766804                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.118666                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76580.136736                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79905.350094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77043.977870                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       446322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       272732                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            719054                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1413292                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       852779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2266071                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 153962851761                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  98768861228                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 252731712989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1859614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1125511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2985125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.759992                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.757682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.759121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108939.165976                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115819.997007                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111528.594201                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        72445                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11955                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        84400                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1340847                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       840824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2181671                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 135914845501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  89657043353                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 225571888854                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.721035                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.747060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.730847                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101364.917475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106629.976491                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103394.090518                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          202                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               202                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          400                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             400                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       152000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       152000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          602                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           602                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.664452                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.664452                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data          380                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total          380                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          397                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          397                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7654000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7654000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.659468                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.659468                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19279.596977                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19279.596977                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999579                       # Cycle average of tags in use
system.l2.tags.total_refs                    12432090                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10567579                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.176437                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.679600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.266842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.824948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.637336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    43.578761                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.198119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.075390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.680918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62556963                       # Number of tag accesses
system.l2.tags.data_accesses                 62556963                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1468288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      86899904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        238016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54470528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    386879936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          529956672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1468288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       238016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1706304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16669952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16669952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          22942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1357811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         851102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6044999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8280573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       260468                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             260468                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11845357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        701061658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1920185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        439438905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3121139115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4275405221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11845357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1920185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13765542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134484201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134484201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134484201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11845357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       701061658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1920185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       439438905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3121139115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4409889422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    256229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     22939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1348506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    848280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6037566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002624291250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15457                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15457                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12147674                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             242320                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8280572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     260468                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8280572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   260468                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19562                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4239                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            406841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            416157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            405046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            416264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            415156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            634953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            844986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            772175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            617533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            626787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           518696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           469479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           431253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           422574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           429867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           433244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11706                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 334086250278                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                41305055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            488980206528                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40441.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59191.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7096196                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  232468                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8280572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               260468                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  792384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  864465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  682414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  648610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  609706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  587664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  553166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  510662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  452520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  398616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 402372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 669867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 489412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 203299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 157132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 117669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  77582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  39448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1188569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.619991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   306.499970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.344132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       124097     10.44%     10.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       368719     31.02%     41.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       122568     10.31%     51.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        98922      8.32%     60.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        95534      8.04%     68.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        51640      4.34%     72.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28270      2.38%     74.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24842      2.09%     76.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       273977     23.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1188569                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     534.458951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    159.254656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2367.979069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        15264     98.75%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           30      0.19%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           10      0.06%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            4      0.03%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            2      0.01%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            2      0.01%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335           21      0.14%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383           15      0.10%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431           18      0.12%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479           19      0.12%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527           14      0.09%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575            6      0.04%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623           10      0.06%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671           14      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            7      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            1      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            5      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            5      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15457                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.577085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.540390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.168857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11555     74.76%     74.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              533      3.45%     78.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2510     16.24%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              539      3.49%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              141      0.91%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               64      0.41%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               42      0.27%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               33      0.21%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.08%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.09%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15457                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              528704704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1251968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16398848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               529956608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16669952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4265.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       132.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4275.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  123954592500                       # Total gap between requests
system.mem_ctrls.avgGap                      14512.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1468096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     86304384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       238016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54289920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    386404288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16398848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11843808.437037900090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 696257323.344358086586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1920184.993999038590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 437981857.141571521759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3117301842.878137588501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 132297080.231879994273                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        22942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1357811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3719                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       851102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6044998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       260468                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    806708775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  81171290588                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    142095605                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  55466252454                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 351393859106                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3016588538727                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35162.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59780.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38208.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65169.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58129.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11581417.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4110126720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2184568980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         28198951620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          602816040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9784454160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      54871552740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1390909920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       101143380180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        815.970359                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3117771924                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4139163000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 116697788576                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4376327340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2326050375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30784666920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          734715000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9784454160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      55066377600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1226844000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       104299435395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        841.431714                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2696166581                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4139170500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 117119386419                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                402                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          202                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    137087680.693069                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   243864708.558121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          202    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    728211000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            202                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96263012000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  27691711500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14890578                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14890578                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14890578                       # number of overall hits
system.cpu1.icache.overall_hits::total       14890578                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5141                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5141                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5141                       # number of overall misses
system.cpu1.icache.overall_misses::total         5141                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    377825000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    377825000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    377825000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    377825000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14895719                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14895719                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14895719                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14895719                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000345                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000345                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000345                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000345                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73492.511185                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73492.511185                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73492.511185                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73492.511185                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4850                       # number of writebacks
system.cpu1.icache.writebacks::total             4850                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          291                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          291                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          291                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          291                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4850                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4850                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4850                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4850                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    357343000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    357343000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    357343000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    357343000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000326                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000326                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000326                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000326                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73678.969072                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73678.969072                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73678.969072                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73678.969072                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4850                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14890578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14890578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5141                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5141                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    377825000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    377825000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14895719                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14895719                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73492.511185                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73492.511185                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          291                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          291                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4850                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4850                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    357343000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    357343000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73678.969072                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73678.969072                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15050154                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4882                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3082.784515                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29796288                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29796288                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16045917                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16045917                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16045917                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16045917                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3345604                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3345604                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3345604                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3345604                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 258272585497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 258272585497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 258272585497                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 258272585497                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19391521                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19391521                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19391521                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19391521                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.172529                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.172529                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.172529                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.172529                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77197.595859                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77197.595859                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77197.595859                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77197.595859                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6034739                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        18891                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            74923                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            256                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.545880                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.792969                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1164745                       # number of writebacks
system.cpu1.dcache.writebacks::total          1164745                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2186987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2186987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2186987                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2186987                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1158617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1158617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1158617                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1158617                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 106449645500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 106449645500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 106449645500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 106449645500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059749                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059749                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91876.474711                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91876.474711                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91876.474711                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91876.474711                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1164745                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15661226                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15661226                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2958701                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2958701                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 233075640500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 233075640500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18619927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18619927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78776.341543                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78776.341543                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1839829                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1839829                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1118872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1118872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 104082369500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 104082369500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.060090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.060090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93024.375889                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93024.375889                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       384691                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        384691                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       386903                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       386903                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  25196944997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  25196944997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       771594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       771594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.501433                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.501433                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65124.708252                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65124.708252                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       347158                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       347158                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39745                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39745                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2367276000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2367276000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 59561.605233                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59561.605233                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583546                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583546                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8099                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8099                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    211707500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    211707500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       591645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       591645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013689                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013689                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26139.955550                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26139.955550                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7997                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7997                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    195871500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    195871500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013517                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013517                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24493.122421                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24493.122421                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       591089                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       591089                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          356                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          356                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2357000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2357000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       591445                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       591445                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000602                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000602                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6620.786517                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6620.786517                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          356                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          356                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2007000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2007000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000602                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000602                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5637.640449                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5637.640449                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       201000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       201000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       195000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       195000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          541                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          541                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      8502500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      8502500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1045                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1045                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.517703                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.517703                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15716.266174                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15716.266174                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          541                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          541                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7961500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7961500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.517703                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.517703                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14716.266174                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14716.266174                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.816245                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18390464                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1166756                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.762048                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.816245                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994258                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994258                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42318042                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42318042                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 123954723500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3212291                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       577503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2985718                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10306842                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10415710                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1013                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1343                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2356                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        224684                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2987607                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          602                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          602                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       659469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5742890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3497646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9914555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28136640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    244842944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       620800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    149117888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              422718272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20987354                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16854912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24298364                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.108402                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.323015                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21757773     89.54%     89.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2447190     10.07%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  93401      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24298364                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6621372594                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2873121516                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         329891718                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1751343283                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7311926                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
