

================================================================
== Vivado HLS Report for 'stream_deconv_387'
================================================================
* Date:           Tue Oct 30 18:59:18 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        deconv_fixed
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     16.57|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  70788|  70788|  70788|  70788|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_IH_L_IW   |  70000|  70000|       112|          -|          -|   625|    no    |
        | + L_BUF      |     32|     32|         2|          1|          1|    32|    yes   |
        | + L_KH_L_KW  |     75|     75|         6|          2|          1|    36|    yes   |
        |- Loop 2      |    785|    785|         3|          1|          1|   784|    yes   |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     32|       -|      -|
|Expression       |        -|      -|       0|    946|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    281|
|Register         |        0|      -|    2502|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        1|     32|    2502|   1259|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     14|       2|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------+----------------------+-----------+
    |           Instance          |        Module        | Expression|
    +-----------------------------+----------------------+-----------+
    |deconv_mul_mul_18cud_x_U144  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U145  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U146  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U147  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U148  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U149  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U150  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U151  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U152  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U153  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U154  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U155  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U156  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U157  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U158  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U159  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U160  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U161  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U162  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U163  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U164  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U165  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U166  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U167  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U168  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U169  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U170  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U171  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U172  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U173  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U174  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_x_U175  |deconv_mul_mul_18cud  |  i0 * i1  |
    +-----------------------------+----------------------+-----------+

    * Memory: 
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |layer3_matrix_V_U  |stream_deconv_387tde  |        1|  0|   0|   900|   18|     1|        16200|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                      |        1|  0|   0|   900|   18|     1|        16200|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ic_V_fu_931_p2                     |     +    |      0|  0|  15|           6|           1|
    |ih_V_fu_897_p2                     |     +    |      0|  0|  15|           5|           1|
    |indvar_flatten_next1_fu_2067_p2    |     +    |      0|  0|  17|          10|           1|
    |indvar_flatten_next8_fu_891_p2     |     +    |      0|  0|  17|          10|           1|
    |indvar_flatten_next_fu_1331_p2     |     +    |      0|  0|  15|           6|           1|
    |iw_V_fu_2056_p2                    |     +    |      0|  0|  15|           5|           1|
    |kh_V_fu_1337_p2                    |     +    |      0|  0|  12|           3|           1|
    |kw_V_fu_1422_p2                    |     +    |      0|  0|  12|           3|           1|
    |layer3_matrix_V_d0                 |     +    |      0|  0|  11|          18|          18|
    |oh_V_fu_2073_p2                    |     +    |      0|  0|  15|           5|           1|
    |ow_V_fu_2101_p2                    |     +    |      0|  0|  15|           5|           1|
    |r_V_fu_1932_p2                     |     +    |      0|  0|  15|           5|           5|
    |stream_o_V_V_din                   |     +    |      0|  0|  25|          18|          18|
    |tmp10_fu_1859_p2                   |     +    |      0|  0|  25|          18|          18|
    |tmp11_fu_1863_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp12_fu_1881_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp13_fu_1873_p2                   |     +    |      0|  0|  25|          18|          18|
    |tmp14_fu_1877_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp15_fu_2045_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp16_fu_1966_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp17_fu_1895_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp18_fu_1887_p2                   |     +    |      0|  0|  25|          18|          18|
    |tmp19_fu_1891_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp1_fu_2029_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp20_fu_1960_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp21_fu_1952_p2                   |     +    |      0|  0|  25|          18|          18|
    |tmp22_fu_1956_p2                   |     +    |      0|  0|  25|          18|          18|
    |tmp23_fu_2004_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp24_fu_1979_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp25_fu_1971_p2                   |     +    |      0|  0|  25|          18|          18|
    |tmp26_fu_1975_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp27_fu_1998_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp28_fu_1985_p2                   |     +    |      0|  0|  25|          18|          18|
    |tmp29_fu_1993_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp2_fu_2019_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp30_fu_1989_p2                   |     +    |      0|  0|  11|          18|          18|
    |tmp3_fu_2010_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp4_fu_2015_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp5_fu_2025_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp6_fu_1851_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp7_fu_1855_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp8_fu_2035_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp9_fu_1867_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp_10_fu_1941_p2                  |     +    |      0|  0|  11|          11|          11|
    |tmp_11_fu_1396_p2                  |     +    |      0|  0|  11|           7|           7|
    |tmp_4_fu_2138_p2                   |     +    |      0|  0|  11|          11|          11|
    |tmp_fu_2039_p2                     |     +    |      0|  0|  11|          18|          18|
    |tmp_i_i_i_mid2_v_fu_1638_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp_3_fu_2129_p2                   |     -    |      0|  0|  11|          11|          11|
    |tmp_7_fu_1923_p2                   |     -    |      0|  0|  11|          11|          11|
    |tmp_s_fu_1387_p2                   |     -    |      0|  0|  11|           7|           7|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp2_stage0_01001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_state15_pp2_stage0_iter2  |    and   |      0|  0|   8|           1|           1|
    |exitcond3_i_i_i_fu_903_p2          |   icmp   |      0|  0|  11|           5|           4|
    |exitcond4_i_i_i_fu_925_p2          |   icmp   |      0|  0|  11|           6|           7|
    |exitcond6_i_i_i_fu_1343_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_flatten1_fu_2061_p2       |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_flatten9_fu_885_p2        |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_flatten_fu_1325_p2        |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_i_i_i_fu_2079_p2          |   icmp   |      0|  0|  11|           5|           3|
    |ap_block_state1                    |    or    |      0|  0|   8|           1|           1|
    |p_2_i_i_i_mid2_fu_909_p3           |  select  |      0|  0|   5|           1|           1|
    |p_3_i_i_i_mid2_fu_2085_p3          |  select  |      0|  0|   5|           1|           1|
    |p_6_i_i_i_mid2_fu_1349_p3          |  select  |      0|  0|   3|           1|           1|
    |p_i_i_i_mid2_fu_917_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_1_i_i_i_mid2_v_fu_2093_p3      |  select  |      0|  0|   5|           1|           5|
    |tmp_i_i_i_mid2_v_v_s_fu_1357_p3    |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 946|         781|         746|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  47|         10|    1|         10|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2       |   9|          2|    1|          2|
    |indvar_flatten1_reg_852       |   9|          2|   10|         20|
    |indvar_flatten7_reg_775       |   9|          2|   10|         20|
    |indvar_flatten_phi_fu_823_p4  |   9|          2|    6|         12|
    |indvar_flatten_reg_819        |   9|          2|    6|         12|
    |layer3_matrix_V_address0      |  21|          4|   10|         40|
    |p_1_i_i_i_phi_fu_867_p4       |   9|          2|    5|         10|
    |p_1_i_i_i_reg_863             |   9|          2|    5|         10|
    |p_2_i_i_i_reg_797             |   9|          2|    5|         10|
    |p_3_i_i_i_reg_874             |   9|          2|    5|         10|
    |p_4_i_i_i_reg_808             |   9|          2|    6|         12|
    |p_5_i_i_i_phi_fu_834_p4       |   9|          2|    3|          6|
    |p_5_i_i_i_reg_830             |   9|          2|    3|          6|
    |p_6_i_i_i_phi_fu_845_p4       |   9|          2|    3|          6|
    |p_6_i_i_i_reg_841             |   9|          2|    3|          6|
    |p_i_i_i_reg_786               |   9|          2|    5|         10|
    |stream_o_V_V_blk_n            |   9|          2|    1|          2|
    |stream_res_1_V_V_blk_n        |   9|          2|    1|          2|
    |tmp_V_load_loc_blk_n          |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 281|         61|   95|        219|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |agg_result_V_i102_i_s_reg_3002                  |  18|   0|   18|          0|
    |agg_result_V_i107_i_s_reg_3007                  |  18|   0|   18|          0|
    |agg_result_V_i112_i_s_reg_3012                  |  18|   0|   18|          0|
    |agg_result_V_i117_i_s_reg_3017                  |  18|   0|   18|          0|
    |agg_result_V_i122_i_s_reg_3022                  |  18|   0|   18|          0|
    |agg_result_V_i127_i_s_reg_3048                  |  18|   0|   18|          0|
    |agg_result_V_i132_i_s_reg_3053                  |  18|   0|   18|          0|
    |agg_result_V_i137_i_s_reg_3058                  |  18|   0|   18|          0|
    |agg_result_V_i142_i_s_reg_3063                  |  18|   0|   18|          0|
    |agg_result_V_i147_i_s_reg_3068                  |  18|   0|   18|          0|
    |agg_result_V_i152_i_s_reg_3073                  |  18|   0|   18|          0|
    |agg_result_V_i157_i_s_reg_3078                  |  18|   0|   18|          0|
    |agg_result_V_i162_i_s_reg_3083                  |  18|   0|   18|          0|
    |agg_result_V_i167_i_s_reg_3088                  |  18|   0|   18|          0|
    |agg_result_V_i172_i_s_reg_3093                  |  18|   0|   18|          0|
    |agg_result_V_i177_i_s_reg_3098                  |  18|   0|   18|          0|
    |agg_result_V_i182_i_s_reg_3103                  |  18|   0|   18|          0|
    |agg_result_V_i187_i_s_reg_3108                  |  18|   0|   18|          0|
    |agg_result_V_i37_i_i_reg_3038                   |  18|   0|   18|          0|
    |agg_result_V_i42_i_i_reg_3043                   |  18|   0|   18|          0|
    |agg_result_V_i47_i_i_reg_2947                   |  18|   0|   18|          0|
    |agg_result_V_i52_i_i_reg_2952                   |  18|   0|   18|          0|
    |agg_result_V_i57_i_i_reg_2957                   |  18|   0|   18|          0|
    |agg_result_V_i62_i_i_reg_2962                   |  18|   0|   18|          0|
    |agg_result_V_i67_i_i_reg_2967                   |  18|   0|   18|          0|
    |agg_result_V_i72_i_i_reg_2972                   |  18|   0|   18|          0|
    |agg_result_V_i77_i_i_reg_2977                   |  18|   0|   18|          0|
    |agg_result_V_i82_i_i_reg_2982                   |  18|   0|   18|          0|
    |agg_result_V_i87_i_i_reg_2987                   |  18|   0|   18|          0|
    |agg_result_V_i92_i_i_reg_2992                   |  18|   0|   18|          0|
    |agg_result_V_i97_i_i_reg_2997                   |  18|   0|   18|          0|
    |agg_result_V_i_i_i_i_reg_3033                   |  18|   0|   18|          0|
    |ap_CS_fsm                                       |   9|   0|    9|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                         |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_p_6_i_i_i_mid2_reg_2747        |   3|   0|    3|          0|
    |ap_reg_pp1_iter1_tmp_i_i_i_mid2_v_v_s_reg_2754  |   3|   0|    3|          0|
    |ap_reg_pp2_iter1_exitcond_flatten1_reg_3158     |   1|   0|    1|          0|
    |exitcond_flatten1_reg_3158                      |   1|   0|    1|          0|
    |exitcond_flatten_reg_2738                       |   1|   0|    1|          0|
    |in_buf_V_0_1_i_i_i_fu_222                       |  18|   0|   18|          0|
    |in_buf_V_10_1_i_i_i_fu_262                      |  18|   0|   18|          0|
    |in_buf_V_11_1_i_i_i_fu_266                      |  18|   0|   18|          0|
    |in_buf_V_12_1_i_i_i_fu_270                      |  18|   0|   18|          0|
    |in_buf_V_13_1_i_i_i_fu_274                      |  18|   0|   18|          0|
    |in_buf_V_14_1_i_i_i_fu_278                      |  18|   0|   18|          0|
    |in_buf_V_15_1_i_i_i_fu_282                      |  18|   0|   18|          0|
    |in_buf_V_16_1_i_i_i_fu_286                      |  18|   0|   18|          0|
    |in_buf_V_17_1_i_i_i_fu_290                      |  18|   0|   18|          0|
    |in_buf_V_18_1_i_i_i_fu_294                      |  18|   0|   18|          0|
    |in_buf_V_19_1_i_i_i_fu_298                      |  18|   0|   18|          0|
    |in_buf_V_1_1_i_i_i_fu_226                       |  18|   0|   18|          0|
    |in_buf_V_20_1_i_i_i_fu_302                      |  18|   0|   18|          0|
    |in_buf_V_21_1_i_i_i_fu_306                      |  18|   0|   18|          0|
    |in_buf_V_22_1_i_i_i_fu_310                      |  18|   0|   18|          0|
    |in_buf_V_23_1_i_i_i_fu_314                      |  18|   0|   18|          0|
    |in_buf_V_24_1_i_i_i_fu_318                      |  18|   0|   18|          0|
    |in_buf_V_25_1_i_i_i_fu_322                      |  18|   0|   18|          0|
    |in_buf_V_26_1_i_i_i_fu_326                      |  18|   0|   18|          0|
    |in_buf_V_27_1_i_i_i_fu_330                      |  18|   0|   18|          0|
    |in_buf_V_28_1_i_i_i_fu_334                      |  18|   0|   18|          0|
    |in_buf_V_29_1_i_i_i_fu_338                      |  18|   0|   18|          0|
    |in_buf_V_2_1_i_i_i_fu_230                       |  18|   0|   18|          0|
    |in_buf_V_30_1_i_i_i_fu_342                      |  18|   0|   18|          0|
    |in_buf_V_31_1_i_i_i_fu_346                      |  18|   0|   18|          0|
    |in_buf_V_3_1_i_i_i_fu_234                       |  18|   0|   18|          0|
    |in_buf_V_4_1_i_i_i_fu_238                       |  18|   0|   18|          0|
    |in_buf_V_5_1_i_i_i_fu_242                       |  18|   0|   18|          0|
    |in_buf_V_6_1_i_i_i_fu_246                       |  18|   0|   18|          0|
    |in_buf_V_7_1_i_i_i_fu_250                       |  18|   0|   18|          0|
    |in_buf_V_8_1_i_i_i_fu_254                       |  18|   0|   18|          0|
    |in_buf_V_9_1_i_i_i_fu_258                       |  18|   0|   18|          0|
    |indvar_flatten1_reg_852                         |  10|   0|   10|          0|
    |indvar_flatten7_reg_775                         |  10|   0|   10|          0|
    |indvar_flatten_next8_reg_2548                   |  10|   0|   10|          0|
    |indvar_flatten_next_reg_2742                    |   6|   0|    6|          0|
    |indvar_flatten_reg_819                          |   6|   0|    6|          0|
    |kw_V_reg_2862                                   |   3|   0|    3|          0|
    |layer3_matrix_V_addr_1_reg_3138                 |  10|   0|   10|          0|
    |p_1_i_i_i_reg_863                               |   5|   0|    5|          0|
    |p_2_i_i_i_mid2_reg_2553                         |   5|   0|    5|          0|
    |p_2_i_i_i_reg_797                               |   5|   0|    5|          0|
    |p_3_i_i_i_mid2_reg_3167                         |   5|   0|    5|          0|
    |p_3_i_i_i_reg_874                               |   5|   0|    5|          0|
    |p_4_i_i_i_reg_808                               |   6|   0|    6|          0|
    |p_5_i_i_i_reg_830                               |   3|   0|    3|          0|
    |p_6_i_i_i_mid2_reg_2747                         |   3|   0|    3|          0|
    |p_6_i_i_i_reg_841                               |   3|   0|    3|          0|
    |p_i_i_i_mid2_reg_2559                           |   5|   0|    5|          0|
    |p_i_i_i_reg_786                                 |   5|   0|    5|          0|
    |tmp12_reg_3128                                  |  18|   0|   18|          0|
    |tmp16_reg_3143                                  |  18|   0|   18|          0|
    |tmp17_reg_3133                                  |  18|   0|   18|          0|
    |tmp23_reg_3148                                  |  18|   0|   18|          0|
    |tmp6_reg_3113                                   |  18|   0|   18|          0|
    |tmp7_reg_3118                                   |  18|   0|   18|          0|
    |tmp9_reg_3123                                   |  18|   0|   18|          0|
    |tmp_12_cast_reg_2762                            |  32|   0|   32|          0|
    |tmp_13_reg_2574                                 |   5|   0|    5|          0|
    |tmp_1_i_i_i_mid2_v_reg_3172                     |   5|   0|    5|          0|
    |tmp_V_load_loc_read_reg_2539                    |  18|   0|   18|          0|
    |tmp_i103_cast_i_i_i_reg_2653                    |  30|   0|   30|          0|
    |tmp_i108_cast_i_i_i_reg_2658                    |  30|   0|   30|          0|
    |tmp_i113_cast_i_i_i_reg_2663                    |  30|   0|   30|          0|
    |tmp_i118_cast_i_i_i_reg_2668                    |  30|   0|   30|          0|
    |tmp_i123_cast_i_i_i_reg_2673                    |  30|   0|   30|          0|
    |tmp_i128_cast_i_i_i_reg_2678                    |  30|   0|   30|          0|
    |tmp_i133_cast_i_i_i_reg_2683                    |  30|   0|   30|          0|
    |tmp_i138_cast_i_i_i_reg_2688                    |  30|   0|   30|          0|
    |tmp_i143_cast_i_i_i_reg_2693                    |  30|   0|   30|          0|
    |tmp_i148_cast_i_i_i_reg_2698                    |  30|   0|   30|          0|
    |tmp_i153_cast_i_i_i_reg_2703                    |  30|   0|   30|          0|
    |tmp_i158_cast_i_i_i_reg_2708                    |  30|   0|   30|          0|
    |tmp_i163_cast_i_i_i_reg_2713                    |  30|   0|   30|          0|
    |tmp_i168_cast_i_i_i_reg_2718                    |  30|   0|   30|          0|
    |tmp_i173_cast_i_i_i_reg_2723                    |  30|   0|   30|          0|
    |tmp_i178_cast_i_i_i_reg_2728                    |  30|   0|   30|          0|
    |tmp_i183_cast_i_i_i_reg_2733                    |  30|   0|   30|          0|
    |tmp_i33_cast_i_i_i_reg_2583                     |  30|   0|   30|          0|
    |tmp_i38_cast_i_i_i_reg_2588                     |  30|   0|   30|          0|
    |tmp_i43_cast_i_i_i_reg_2593                     |  30|   0|   30|          0|
    |tmp_i48_cast_i_i_i_reg_2598                     |  30|   0|   30|          0|
    |tmp_i53_cast_i_i_i_reg_2603                     |  30|   0|   30|          0|
    |tmp_i58_cast_i_i_i_reg_2608                     |  30|   0|   30|          0|
    |tmp_i63_cast_i_i_i_reg_2613                     |  30|   0|   30|          0|
    |tmp_i68_cast_i_i_i_reg_2618                     |  30|   0|   30|          0|
    |tmp_i73_cast_i_i_i_reg_2623                     |  30|   0|   30|          0|
    |tmp_i78_cast_i_i_i_reg_2628                     |  30|   0|   30|          0|
    |tmp_i83_cast_i_i_i_reg_2633                     |  30|   0|   30|          0|
    |tmp_i88_cast_i_i_i_reg_2638                     |  30|   0|   30|          0|
    |tmp_i93_cast_i_i_i_reg_2643                     |  30|   0|   30|          0|
    |tmp_i98_cast_i_i_i_reg_2648                     |  30|   0|   30|          0|
    |tmp_i_cast_i_i_i_reg_2578                       |  30|   0|   30|          0|
    |tmp_i_i_i_mid2_v_reg_3027                       |   5|   0|    5|          0|
    |tmp_i_i_i_mid2_v_v_s_reg_2754                   |   3|   0|    3|          0|
    |exitcond_flatten_reg_2738                       |  64|  32|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |2502|  32| 2439|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |  stream_deconv_387 | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |  stream_deconv_387 | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |  stream_deconv_387 | return value |
|ap_done                      | out |    1| ap_ctrl_hs |  stream_deconv_387 | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |  stream_deconv_387 | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |  stream_deconv_387 | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |  stream_deconv_387 | return value |
|stream_res_1_V_V_dout        |  in |   18|   ap_fifo  |  stream_res_1_V_V  |    pointer   |
|stream_res_1_V_V_empty_n     |  in |    1|   ap_fifo  |  stream_res_1_V_V  |    pointer   |
|stream_res_1_V_V_read        | out |    1|   ap_fifo  |  stream_res_1_V_V  |    pointer   |
|tmp_V_load_loc_dout          |  in |   18|   ap_fifo  |   tmp_V_load_loc   |    pointer   |
|tmp_V_load_loc_empty_n       |  in |    1|   ap_fifo  |   tmp_V_load_loc   |    pointer   |
|tmp_V_load_loc_read          | out |    1|   ap_fifo  |   tmp_V_load_loc   |    pointer   |
|stream_o_V_V_din             | out |   18|   ap_fifo  |    stream_o_V_V    |    pointer   |
|stream_o_V_V_full_n          |  in |    1|   ap_fifo  |    stream_o_V_V    |    pointer   |
|stream_o_V_V_write           | out |    1|   ap_fifo  |    stream_o_V_V    |    pointer   |
|layer3_kernel_V_0_address0   | out |    6|  ap_memory |  layer3_kernel_V_0 |     array    |
|layer3_kernel_V_0_ce0        | out |    1|  ap_memory |  layer3_kernel_V_0 |     array    |
|layer3_kernel_V_0_q0         |  in |   18|  ap_memory |  layer3_kernel_V_0 |     array    |
|layer3_kernel_V_1_address0   | out |    6|  ap_memory |  layer3_kernel_V_1 |     array    |
|layer3_kernel_V_1_ce0        | out |    1|  ap_memory |  layer3_kernel_V_1 |     array    |
|layer3_kernel_V_1_q0         |  in |   18|  ap_memory |  layer3_kernel_V_1 |     array    |
|layer3_kernel_V_2_address0   | out |    6|  ap_memory |  layer3_kernel_V_2 |     array    |
|layer3_kernel_V_2_ce0        | out |    1|  ap_memory |  layer3_kernel_V_2 |     array    |
|layer3_kernel_V_2_q0         |  in |   18|  ap_memory |  layer3_kernel_V_2 |     array    |
|layer3_kernel_V_3_address0   | out |    6|  ap_memory |  layer3_kernel_V_3 |     array    |
|layer3_kernel_V_3_ce0        | out |    1|  ap_memory |  layer3_kernel_V_3 |     array    |
|layer3_kernel_V_3_q0         |  in |   18|  ap_memory |  layer3_kernel_V_3 |     array    |
|layer3_kernel_V_4_address0   | out |    6|  ap_memory |  layer3_kernel_V_4 |     array    |
|layer3_kernel_V_4_ce0        | out |    1|  ap_memory |  layer3_kernel_V_4 |     array    |
|layer3_kernel_V_4_q0         |  in |   18|  ap_memory |  layer3_kernel_V_4 |     array    |
|layer3_kernel_V_5_address0   | out |    6|  ap_memory |  layer3_kernel_V_5 |     array    |
|layer3_kernel_V_5_ce0        | out |    1|  ap_memory |  layer3_kernel_V_5 |     array    |
|layer3_kernel_V_5_q0         |  in |   18|  ap_memory |  layer3_kernel_V_5 |     array    |
|layer3_kernel_V_6_address0   | out |    6|  ap_memory |  layer3_kernel_V_6 |     array    |
|layer3_kernel_V_6_ce0        | out |    1|  ap_memory |  layer3_kernel_V_6 |     array    |
|layer3_kernel_V_6_q0         |  in |   18|  ap_memory |  layer3_kernel_V_6 |     array    |
|layer3_kernel_V_7_address0   | out |    6|  ap_memory |  layer3_kernel_V_7 |     array    |
|layer3_kernel_V_7_ce0        | out |    1|  ap_memory |  layer3_kernel_V_7 |     array    |
|layer3_kernel_V_7_q0         |  in |   18|  ap_memory |  layer3_kernel_V_7 |     array    |
|layer3_kernel_V_8_address0   | out |    6|  ap_memory |  layer3_kernel_V_8 |     array    |
|layer3_kernel_V_8_ce0        | out |    1|  ap_memory |  layer3_kernel_V_8 |     array    |
|layer3_kernel_V_8_q0         |  in |   18|  ap_memory |  layer3_kernel_V_8 |     array    |
|layer3_kernel_V_9_address0   | out |    6|  ap_memory |  layer3_kernel_V_9 |     array    |
|layer3_kernel_V_9_ce0        | out |    1|  ap_memory |  layer3_kernel_V_9 |     array    |
|layer3_kernel_V_9_q0         |  in |   18|  ap_memory |  layer3_kernel_V_9 |     array    |
|layer3_kernel_V_10_address0  | out |    6|  ap_memory | layer3_kernel_V_10 |     array    |
|layer3_kernel_V_10_ce0       | out |    1|  ap_memory | layer3_kernel_V_10 |     array    |
|layer3_kernel_V_10_q0        |  in |   18|  ap_memory | layer3_kernel_V_10 |     array    |
|layer3_kernel_V_11_address0  | out |    6|  ap_memory | layer3_kernel_V_11 |     array    |
|layer3_kernel_V_11_ce0       | out |    1|  ap_memory | layer3_kernel_V_11 |     array    |
|layer3_kernel_V_11_q0        |  in |   18|  ap_memory | layer3_kernel_V_11 |     array    |
|layer3_kernel_V_12_address0  | out |    6|  ap_memory | layer3_kernel_V_12 |     array    |
|layer3_kernel_V_12_ce0       | out |    1|  ap_memory | layer3_kernel_V_12 |     array    |
|layer3_kernel_V_12_q0        |  in |   18|  ap_memory | layer3_kernel_V_12 |     array    |
|layer3_kernel_V_13_address0  | out |    6|  ap_memory | layer3_kernel_V_13 |     array    |
|layer3_kernel_V_13_ce0       | out |    1|  ap_memory | layer3_kernel_V_13 |     array    |
|layer3_kernel_V_13_q0        |  in |   18|  ap_memory | layer3_kernel_V_13 |     array    |
|layer3_kernel_V_14_address0  | out |    6|  ap_memory | layer3_kernel_V_14 |     array    |
|layer3_kernel_V_14_ce0       | out |    1|  ap_memory | layer3_kernel_V_14 |     array    |
|layer3_kernel_V_14_q0        |  in |   18|  ap_memory | layer3_kernel_V_14 |     array    |
|layer3_kernel_V_15_address0  | out |    6|  ap_memory | layer3_kernel_V_15 |     array    |
|layer3_kernel_V_15_ce0       | out |    1|  ap_memory | layer3_kernel_V_15 |     array    |
|layer3_kernel_V_15_q0        |  in |   18|  ap_memory | layer3_kernel_V_15 |     array    |
|layer3_kernel_V_16_address0  | out |    6|  ap_memory | layer3_kernel_V_16 |     array    |
|layer3_kernel_V_16_ce0       | out |    1|  ap_memory | layer3_kernel_V_16 |     array    |
|layer3_kernel_V_16_q0        |  in |   18|  ap_memory | layer3_kernel_V_16 |     array    |
|layer3_kernel_V_17_address0  | out |    6|  ap_memory | layer3_kernel_V_17 |     array    |
|layer3_kernel_V_17_ce0       | out |    1|  ap_memory | layer3_kernel_V_17 |     array    |
|layer3_kernel_V_17_q0        |  in |   18|  ap_memory | layer3_kernel_V_17 |     array    |
|layer3_kernel_V_18_address0  | out |    6|  ap_memory | layer3_kernel_V_18 |     array    |
|layer3_kernel_V_18_ce0       | out |    1|  ap_memory | layer3_kernel_V_18 |     array    |
|layer3_kernel_V_18_q0        |  in |   18|  ap_memory | layer3_kernel_V_18 |     array    |
|layer3_kernel_V_19_address0  | out |    6|  ap_memory | layer3_kernel_V_19 |     array    |
|layer3_kernel_V_19_ce0       | out |    1|  ap_memory | layer3_kernel_V_19 |     array    |
|layer3_kernel_V_19_q0        |  in |   18|  ap_memory | layer3_kernel_V_19 |     array    |
|layer3_kernel_V_20_address0  | out |    6|  ap_memory | layer3_kernel_V_20 |     array    |
|layer3_kernel_V_20_ce0       | out |    1|  ap_memory | layer3_kernel_V_20 |     array    |
|layer3_kernel_V_20_q0        |  in |   18|  ap_memory | layer3_kernel_V_20 |     array    |
|layer3_kernel_V_21_address0  | out |    6|  ap_memory | layer3_kernel_V_21 |     array    |
|layer3_kernel_V_21_ce0       | out |    1|  ap_memory | layer3_kernel_V_21 |     array    |
|layer3_kernel_V_21_q0        |  in |   18|  ap_memory | layer3_kernel_V_21 |     array    |
|layer3_kernel_V_22_address0  | out |    6|  ap_memory | layer3_kernel_V_22 |     array    |
|layer3_kernel_V_22_ce0       | out |    1|  ap_memory | layer3_kernel_V_22 |     array    |
|layer3_kernel_V_22_q0        |  in |   18|  ap_memory | layer3_kernel_V_22 |     array    |
|layer3_kernel_V_23_address0  | out |    6|  ap_memory | layer3_kernel_V_23 |     array    |
|layer3_kernel_V_23_ce0       | out |    1|  ap_memory | layer3_kernel_V_23 |     array    |
|layer3_kernel_V_23_q0        |  in |   18|  ap_memory | layer3_kernel_V_23 |     array    |
|layer3_kernel_V_24_address0  | out |    6|  ap_memory | layer3_kernel_V_24 |     array    |
|layer3_kernel_V_24_ce0       | out |    1|  ap_memory | layer3_kernel_V_24 |     array    |
|layer3_kernel_V_24_q0        |  in |   18|  ap_memory | layer3_kernel_V_24 |     array    |
|layer3_kernel_V_25_address0  | out |    6|  ap_memory | layer3_kernel_V_25 |     array    |
|layer3_kernel_V_25_ce0       | out |    1|  ap_memory | layer3_kernel_V_25 |     array    |
|layer3_kernel_V_25_q0        |  in |   18|  ap_memory | layer3_kernel_V_25 |     array    |
|layer3_kernel_V_26_address0  | out |    6|  ap_memory | layer3_kernel_V_26 |     array    |
|layer3_kernel_V_26_ce0       | out |    1|  ap_memory | layer3_kernel_V_26 |     array    |
|layer3_kernel_V_26_q0        |  in |   18|  ap_memory | layer3_kernel_V_26 |     array    |
|layer3_kernel_V_27_address0  | out |    6|  ap_memory | layer3_kernel_V_27 |     array    |
|layer3_kernel_V_27_ce0       | out |    1|  ap_memory | layer3_kernel_V_27 |     array    |
|layer3_kernel_V_27_q0        |  in |   18|  ap_memory | layer3_kernel_V_27 |     array    |
|layer3_kernel_V_28_address0  | out |    6|  ap_memory | layer3_kernel_V_28 |     array    |
|layer3_kernel_V_28_ce0       | out |    1|  ap_memory | layer3_kernel_V_28 |     array    |
|layer3_kernel_V_28_q0        |  in |   18|  ap_memory | layer3_kernel_V_28 |     array    |
|layer3_kernel_V_29_address0  | out |    6|  ap_memory | layer3_kernel_V_29 |     array    |
|layer3_kernel_V_29_ce0       | out |    1|  ap_memory | layer3_kernel_V_29 |     array    |
|layer3_kernel_V_29_q0        |  in |   18|  ap_memory | layer3_kernel_V_29 |     array    |
|layer3_kernel_V_30_address0  | out |    6|  ap_memory | layer3_kernel_V_30 |     array    |
|layer3_kernel_V_30_ce0       | out |    1|  ap_memory | layer3_kernel_V_30 |     array    |
|layer3_kernel_V_30_q0        |  in |   18|  ap_memory | layer3_kernel_V_30 |     array    |
|layer3_kernel_V_31_address0  | out |    6|  ap_memory | layer3_kernel_V_31 |     array    |
|layer3_kernel_V_31_ce0       | out |    1|  ap_memory | layer3_kernel_V_31 |     array    |
|layer3_kernel_V_31_q0        |  in |   18|  ap_memory | layer3_kernel_V_31 |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

