-- generated by newgenasym Mon Feb 18 18:15:24 2013

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \tes 2n\ is
    port (    
	\+vin\:    INOUT  STD_LOGIC;    
	\+vout\:   INOUT  STD_LOGIC;    
	\-vin\:    INOUT  STD_LOGIC;    
	\-vout\:   INOUT  STD_LOGIC);
end \tes 2n\;
