Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 55f4a1bab8d74a51a075856a2a574f57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Counter8_tb_behav xil_defaultlib.Counter8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port iData [E:/model/hw7_1/hw7_1.srcs/sources_1/new/counter8.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JK_FF
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.Counter8
Compiling module xil_defaultlib.Counter8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Counter8_tb_behav
