module partsel_00706(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire signed [7:27] x4;
  wire signed [6:26] x5;
  wire signed [24:2] x6;
  wire signed [31:6] x7;
  wire signed [29:2] x8;
  wire signed [4:24] x9;
  wire signed [5:25] x10;
  wire signed [7:25] x11;
  wire signed [3:31] x12;
  wire [4:30] x13;
  wire signed [25:2] x14;
  wire [28:2] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [25:2] p0 = 311588911;
  localparam [24:4] p1 = 112471036;
  localparam signed [5:30] p2 = 566243379;
  localparam [31:1] p3 = 145812329;
  assign x4 = p3[15 +: 3];
  assign x5 = ({2{p1[15 -: 2]}} ^ x2);
  assign x6 = (x3 & p1[9 + s3]);
  assign x7 = x3;
  assign x8 = (x4 & (x6[6 + s1] & (p1 ^ {2{x2[9 + s3 +: 5]}})));
  assign x9 = (!ctrl[0] && ctrl[1] || ctrl[3] ? p2 : x8[29 + s0 -: 6]);
  assign x10 = {2{({2{x3}} - (({x6[9 + s2 -: 4], p2} - p3) & x5[11]))}};
  assign x11 = {2{p2[21]}};
  assign x12 = p3[1 + s0 +: 8];
  assign x13 = x11[17 +: 1];
  assign x14 = (({2{(p3[18 -: 3] + {2{p1[14 + s2]}})}} & (p2 - p1[16 -: 4])) - p3[14 -: 4]);
  assign x15 = x10;
  assign y0 = (ctrl[3] || !ctrl[1] || !ctrl[1] ? ({p0[18], p3[10 + s2]} ^ ({2{(p3[4 + s3 +: 6] | (p1[13] | p1[8 + s0]))}} - (!ctrl[0] || ctrl[2] && !ctrl[2] ? (p0[22 -: 4] ^ x11[26 + s2 +: 4]) : {p0[24 + s1 -: 3], (x0[9 +: 1] & p1[6 + s1 -: 2])}))) : (x3[15 -: 1] ^ ((p2[17 + s2 -: 2] - p0[18 + s0 +: 4]) | ({2{p3[13 -: 4]}} & (p0[15 +: 1] | (p0[22] | (x6[19 -: 4] ^ x6)))))));
  assign y1 = (x13[15 + s0] ^ {((ctrl[1] || ctrl[3] || !ctrl[1] ? (ctrl[2] || ctrl[0] && ctrl[0] ? p2[25 + s2 +: 3] : p1[15]) : {x12, (((x10[12 + s0 -: 6] + p2) + (x13[8 +: 3] ^ (x1 | x9))) + x8)}) - p1[22 -: 3]), x4});
  assign y2 = ((ctrl[0] && !ctrl[3] && !ctrl[2] ? x1[12] : x14[18 + s2]) & ({x5[3 + s1 -: 8], (p3[8 +: 1] & (x8[18] | p3[16 +: 2]))} ^ (x12 | ((p3[9 + s2 +: 6] - x1) | p1[11 + s3]))));
  assign y3 = x11[21 + s0 -: 2];
endmodule
