// Seed: 1793638560
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    output wire id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    output supply1 id_7,
    output tri1 id_8
);
  assign id_7 = -1;
  logic id_10;
  wire  id_11 = 1;
  assign id_1 = id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_2 = 32'd60
) (
    input wand id_0
    , id_10,
    output tri0 _id_1,
    input supply0 _id_2
    , id_11,
    output tri0 id_3,
    input tri0 id_4,
    output wor id_5,
    input supply0 id_6,
    input wand id_7,
    output wand id_8
);
  logic [-1 : id_1] id_12[-1 : id_2];
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_8,
      id_4,
      id_0,
      id_6,
      id_5,
      id_5
  );
  assign modCall_1.id_5 = 0;
  wire id_13;
endmodule
