vendor_name = ModelSim
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_controller.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/up_down.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/digit_selector.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/debouncer.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/cnt_modn.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/clk_500m_1s.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/bcd2ss.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/lucid_ram.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/reset.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/ram_io.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/mode.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/tests/test_op.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/tests/test_pulse.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/module_failure.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/oneshot_pulse.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/eq_checker.tdf
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/block_debouncer.bdf
source_file = 1, /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.inc
source_file = 1, /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/cnt_modn.inc
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/lucid_ram.inc
source_file = 1, /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/debouncer.inc
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/clk_500m_1s.inc
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/oneshot_pulse.inc
source_file = 1, /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/db/cofre.cbx.xml
design_name = up_down
instance = comp, \clk~I\, clk, up_down, 1
instance = comp, \rst~I\, rst, up_down, 1
instance = comp, \dec~I\, dec, up_down, 1
instance = comp, \inc~I\, inc, up_down, 1
instance = comp, \op_4~0\, op_4~0, up_down, 1
instance = comp, \_~3\, _~3, up_down, 1
instance = comp, \cnt[2]~26\, cnt[2]~26, up_down, 1
instance = comp, \_~0\, _~0, up_down, 1
instance = comp, \_~2\, _~2, up_down, 1
instance = comp, \_~1\, _~1, up_down, 1
instance = comp, \cnt[2]\, cnt[2], up_down, 1
instance = comp, \cnt[4]~20\, cnt[4]~20, up_down, 1
instance = comp, \cnt[4]~18\, cnt[4]~18, up_down, 1
instance = comp, \cnt[4]~32\, cnt[4]~32, up_down, 1
instance = comp, \cnt[4]~33\, cnt[4]~33, up_down, 1
instance = comp, \cnt[4]\, cnt[4], up_down, 1
instance = comp, \_~4\, _~4, up_down, 1
instance = comp, \op_2~0\, op_2~0, up_down, 1
instance = comp, \op_4~1\, op_4~1, up_down, 1
instance = comp, \cnt[3]~28\, cnt[3]~28, up_down, 1
instance = comp, \cnt[3]\, cnt[3], up_down, 1
instance = comp, \cnt[1]~3\, cnt[1]~3, up_down, 1
instance = comp, \cnt[1]\, cnt[1], up_down, 1
instance = comp, \q[1]~I\, q[1], up_down, 1
instance = comp, \q[2]~I\, q[2], up_down, 1
instance = comp, \q[3]~I\, q[3], up_down, 1
instance = comp, \q[4]~I\, q[4], up_down, 1
