--
-- Generated by VASY
--
ENTITY sum4b_model IS
PORT(
  cix	: OUT BIT;
  vss	: IN BIT;
  vdd	: IN BIT;
  ci	: IN BIT
);
END sum4b_model;

ARCHITECTURE VBE OF sum4b_model IS

BEGIN

  cix <= ci;
END VBE;
