<!DOCTYPE html>
<html>
  <head><meta charset="UTF-8" />
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="generator" content="Hugo 0.121.1">
<meta name="viewport" content="width=device-width, initial-scale=1" /><title>Interface | EasyFormal</title>

<link
  rel="icon"
  href="/images/favicon.png"
  type="image/x-icon"
/>
<link
    rel="stylesheet"
    rel="preload"
    type="text/css"
    href="/css/main.css"
  /><link
      rel="stylesheet"
      type="text/css"
      href="/css/external/fontawesome.all.min.css"
    /><link
      rel="stylesheet"
      type="text/css"
      href="/css/external/overlay-scrollbars/overlayscrollbars.min.css"
    /><link
      rel="stylesheet"
      type="text/css"
      href="/css/shortcuts.min.css"
    />
<script async src="https://www.googletagmanager.com/gtag/js?id=G-LR9116DJ4Y"></script>
<script>
var doNotTrack = false;
if (!doNotTrack) {
	window.dataLayer = window.dataLayer || [];
	function gtag(){dataLayer.push(arguments);}
	gtag('js', new Date());
	gtag('config', 'G-LR9116DJ4Y', { 'anonymize_ip': false });
}
</script>

</head>
  <body onload="browserCompatibility()"><div id="navbarInfo" class="is-hidden modal-container">
  <div class="modal-content-box modal-text-box">
    <div class="card modal-title is-radiusless">
      <div class="card-header">
        <p class="card-header-title is-marginless">关于</p>
      </div>
    </div>
    <div class="modal-content-container">
      <div class="modal-content-block is-block"><div class="columns is-marginless is-multiline is-centered">
  <div class="column">
    <a
      class="is-itext-link"
      href="https://github.com/jgazeau/shadocs"
      target="_blank"
    >/js/theme/modules/const.min.js
      <div>
        <i class="fa-brands fa-github fa-2x"></i>
        <p></p>
      </div>
    </a>
  </div>
  <div class="column">
    <a
      class="is-itext-link"
      href="https://github.com/jgazeau/shadocs/archive/main.zip"
      target="_blank"
    >
      <div>
        <i class="fa-solid fa-download fa-2x"></i>
        <p></p>
      </div>
    </a>
  </div>
  <div class="column">
    <a
      class="is-itext-link"
      href="https://github.com/jgazeau/shadocs/issues"
      target="_blank"
    >
      <div>
        <i class="fa-solid fa-circle-info fa-2x"></i>
        <p></p>
      </div>
    </a>
  </div>
  <div class="column">
    <a
      class="is-itext-link"
      href="https://github.com/jgazeau/shadocs/fork"
      target="_blank"
    >
      <div>
        <i class="fa-solid fa-code-branch fa-2x"></i>
        <p></p>
      </div>
    </a>
  </div>
</div>
<p>(0.121.1)</p>
<p>The MIT License (MIT) Copyright © 2023 Jordan GAZEAU</p>
</div>
    </div>
  </div>
</div>
<div id="navbarShortcuts" class="is-hidden modal-container">
  <div class="modal-content-box modal-text-box"><div class="card modal-title is-radiusless">
        <div class="card-header">
          <p class="card-header-title is-marginless">Keyboard shortcuts</p>
        </div>
      </div>
      <div class="modal-content-container">
        <div class="modal-content-block"><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>q</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Show current page QR code</p>
  </div><div class="modal-content"><kbd>Escape</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Close modals</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>i</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Show website information</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>k</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Show shortcuts</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>h</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Go to homepage</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>f</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Find on website</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>m</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Collapse/Uncollapse sidebar</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>t</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Collapse/Uncollapse table of contents</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>↑</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Go to the top of the page</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>↓</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Go to the bottom of the page</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>p</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Print current page</p>
  </div></div>
      </div></div>
</div>
<div id="modalContainer" class="is-hidden modal-container">
  <div id="modal" class="modal-content-box"></div>
</div>
<nav id="navbar" class="navbar" role="navigation" aria-label="main navigation">
  <div id="navbarItemsContainer" class="navbar-brand"><div id="globalLogoContainer" class="is-flex">
  <a
    id="globalLogo"
    class="navbar-item navbar-item-standard is-paddingless"
    href="/"
  >
    <img
      alt="主页"
      src="/images/logo.png"
    />
  </a>
  <a
    id="globalTouchLogo"
    class="navbar-item navbar-item-standard is-paddingless"
    href="/"
  >
    <img
      alt="主页"
      src="/images/logoTouch.png"
    />
  </a>
</div>
<div id="navbarItems" class="is-flex">
      <div id="navbarItemsStart" class="is-flex">
        <div id="searchContainer" class="navbar-item"><div class="control has-icons-left">
  <span id="searchInput" class="autocomplete">
    <input
      id="search"
      autocomplete="off"
      class="input"
      type="search"
      placeholder="搜索"
    />
  </span>
  <span class="icon is-left">
    <i class="fa-solid fa-magnifying-glass"></i>
  </span>
  <ul id="searchList" class="is-paddingless is-hidden"></ul>
</div>
</div>
      </div>
      <div id="navbarItemsEnd" class="is-flex is-invisible"><div class="navbar-item">
  <a
    id="printButton"
    class="button navbar-item-standard"
  >
    <span class="icon-text">打印</span>
    <span class="icon">
      <i class="fa-solid fa-print fa-lg"></i>
    </span>
  </a>
</div><div class="navbar-item"><div
  id="taxonomiesSelectorContainer"
  class="dropdown is-right"
>
  <div class="dropdown-trigger">
    <button
      id="taxonomiesSelector"
      class="button navbar-item-standard"
      aria-haspopup="true"
      aria-controls="dropdown-menu"
    >
      <span class="icon-text">Taxonomies</span>
      <span class="icon">
        <i class="fa-solid fa-tags fa-lg"></i>
      </span>
    </button>
  </div>
  <div
    id="dropdown-menu-taxonomies"
    class="dropdown-menu"
    role="menu"
  >
    <div class="dropdown-content is-paddingless"><a
              href="/categories/"
              class="dropdown-item has-text-weight-bold"
            ><i class="fa-solid fa-table-cells"></i>Categories</a><a
              href="/tags/"
              class="dropdown-item has-text-weight-bold"
            ><i class="fa-solid fa-tag"></i>Tags</a></div>
  </div>
</div>
</div><div class="navbar-item">
  <a
    id="siteInfo"
    trigger="navbarInfo"
    class="button navbar-item-standard navbar-trigger"
    title="关于"
  >
    <span class="icon-text">关于</span>
    <span class="icon">
      <i class="fa-solid fa-circle-question fa-lg"></i>
    </span>
  </a>
</div>
<div id="navbarExtend" class="navbar-item">
  <div id="navbarExtendWrapper">
    <a id="navbarExtendButton" class="button navbar-item-standard">
      <span class="icon">
        <i class="fa-solid fa-ellipsis fa-lg"></i>
      </span>
    </a>
    <div id="navbarExtendItemsContainer">
      <div id="navbarExtendItemsWrapper"><div class="navbar-item">
  <a
    id="printButtonExtend"
    class="button navbar-item-standard"
  >
    <span class="icon-text">打印</span>
    <span class="icon">
      <i class="fa-solid fa-print fa-lg"></i>
    </span>
  </a>
</div><div class="navbar-item"><div
  id="taxonomiesSelectorContainerExtend"
  class="dropdown is-right"
>
  <div class="dropdown-trigger">
    <button
      id="taxonomiesSelectorExtend"
      class="button navbar-item-standard"
      aria-haspopup="true"
      aria-controls="dropdown-menu"
    >
      <span class="icon-text">Taxonomies</span>
      <span class="icon">
        <i class="fa-solid fa-tags fa-lg"></i>
      </span>
    </button>
  </div>
  <div
    id="dropdown-menu-taxonomiesExtend"
    class="dropdown-menu"
    role="menu"
  >
    <div class="dropdown-content is-paddingless"><a
              href="/categories/"
              class="dropdown-item has-text-weight-bold"
            ><i class="fa-solid fa-table-cells"></i>Categories</a><a
              href="/tags/"
              class="dropdown-item has-text-weight-bold"
            ><i class="fa-solid fa-tag"></i>Tags</a></div>
  </div>
</div>
</div><div class="navbar-item">
  <a
    id="siteInfoExtend"
    trigger="navbarInfo"
    class="button navbar-item-standard navbar-trigger"
    title="关于"
  >
    <span class="icon-text">关于</span>
    <span class="icon">
      <i class="fa-solid fa-circle-question fa-lg"></i>
    </span>
  </a>
</div>
</div>
    </div>
  </div>
</div>
</div>
    </div>
  </div>
</nav>
<div id="navbarOverlay"></div>
<div
      class="columns is-mobile is-paddingless is-marginless"
      id="mainContainer"
    ><div
  id="sidebarContainer"
  class="column is-narrow is-paddingless is-marginless"
>
  <div id="sidebarWrapper" class="is-fixed">
    <div id="sidebar" class="is-marginless">
      <aside class="menu is-paddingless is-marginless">
        <ul class="menu-list is-marginless is-paddingless"><div class="card is-fs-expandable-icon is-sidebar-active"><div class="card-header">
      <a
        href='/digital/'
        class='card-header-title'>
        <i class='fa-solid fa-microchip fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless is-tree-active is-entries-expandable is-entries-expanded"><div
            class="card"><div class="card-header">
      <a
        href='/digital/'
        class='card-header-title'
          title='数字电路基础'>
        <i class='fa-solid fa-microchip fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">数字电路基础</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-expanded">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless is-tree-active"><div class="">
      <div class=""><li class="is-marginless is-entries-expandable is-entries-expanded"><div
            class="card"><div class="card-header">
      <a
        href='/digital/systemverilog/'
        class='card-header-title'
          title='SystemVerilog 详细教程'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog 详细教程</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-expanded">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless"><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/01.data-types/'
        class='card-header-title'
          title='数据类型'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">数据类型</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/02.array/'
        class='card-header-title'
          title='数组'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">数组</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/03.structure-and-union/'
        class='card-header-title'
          title='结构体和联合体'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">结构体和联合体</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/04.user-defined/'
        class='card-header-title'
          title='用户自定义类型'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">用户自定义类型</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/05.operators/'
        class='card-header-title'
          title='运算符'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">运算符</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/06.control-flow/'
        class='card-header-title'
          title='控制流'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">控制流</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/07.functions/'
        class='card-header-title'
          title='函数'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">函数</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/08.tasks/'
        class='card-header-title'
          title='任务'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">任务</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/09.loops/'
        class='card-header-title'
          title='SystemVerilog 循环'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog 循环</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/10.scheduler-schematics/'
        class='card-header-title'
          title='Scheduler schematic'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Scheduler schematic</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/11.processes/'
        class='card-header-title'
          title='Processes'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Processes</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/12.fine-grain-process-control/'
        class='card-header-title'
          title='Fine Grain Process Control'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Fine Grain Process Control</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card is-sidebar-active"id='sidebarActiveEntry'><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/13.interface/'
        class='card-header-title'
          title='Interface'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Interface</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/14.constraint/'
        class='card-header-title'
          title='Constraint'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Constraint</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/15.classes-and-oops/'
        class='card-header-title'
          title='类和面向对象'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">类和面向对象</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/17.functional-coverage/'
        class='card-header-title'
          title='Coverage'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Coverage</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/18.assertion/'
        class='card-header-title'
          title='Assertion'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Assertion</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/19.interprocess-communication/'
        class='card-header-title'
          title='Interprocess communication  '>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Interprocess communication  </p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/20.misc-constructs/'
        class='card-header-title'
          title='Program Block'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Program Block</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/choosing-an-array/'
        class='card-header-title'
          title='Choosing-an-array'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Choosing-an-array</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/control-flow-interview-questions/'
        class='card-header-title'
          title='Control-Flow-Interview-questions'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Control-Flow-Interview-questions</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/data-type-interview-questions/'
        class='card-header-title'
          title='Data-type-Interview-questions'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Data-type-Interview-questions</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/differences-between-macros-and-parameters/'
        class='card-header-title'
          title='Differences-between-macros-and-parameters'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Differences-between-macros-and-parameters</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/interface-interview-questions/'
        class='card-header-title'
          title='Interface-Interview-Questions'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Interface-Interview-Questions</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/processes-interviewquestions/'
        class='card-header-title'
          title='Processes-InterviewQuestions'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Processes-InterviewQuestions</p></a></div>
          </div></li>
      </div>
    </div></ul></li>
      </div>
    </div></ul></li>
      </div>
    </div><div class="card is-fs-expandable-icon"><div class="card-header is-single-link">
      <a
        href='/simulation/'
        class='card-header-title'>
        <i class='fa-solid fa-code-compare fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/simulation/'
        class='card-header-title'
          title='仿真 Simulation'>
        <i class='fa-solid fa-code-compare fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">仿真 Simulation</p></a></div>
          </div></li>
      </div>
    </div><div class="card is-fs-expandable-icon"><div class="card-header">
      <a
        href='/synthesis/'
        class='card-header-title'>
        <i class='fa-solid fa-sitemap fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless is-entries-expandable is-entries-shrinked"><div
            class="card"><div class="card-header">
      <a
        href='/synthesis/'
        class='card-header-title'
          title='综合 Synthesis'>
        <i class='fa-solid fa-sitemap fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">综合 Synthesis</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-shrinked">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless"><div class="">
      <div class=""><li class="is-marginless is-entries-expandable is-entries-shrinked"><div
            class="card"><div class="card-header">
      <a
        href='/synthesis/logic_synthesis/'
        class='card-header-title'
          title='逻辑综合'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">逻辑综合</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-shrinked">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless"><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/synthesis/logic_synthesis/datapath_optimization/'
        class='card-header-title'
          title='综合优化技术：Datapath 优化'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">综合优化技术：Datapath 优化</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/synthesis/logic_synthesis/ungrouping/'
        class='card-header-title'
          title='综合优化技术：自动打平'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">综合优化技术：自动打平</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/synthesis/logic_synthesis/boundary_change/'
        class='card-header-title'
          title='综合优化技术：边界优化'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">综合优化技术：边界优化</p></a></div>
          </div></li>
      </div>
    </div></ul></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/synthesis/high_level_synthesis/'
        class='card-header-title'
          title='高阶综合'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">高阶综合</p></a></div>
          </div></li>
      </div>
    </div></ul></li>
      </div>
    </div><div class="card is-fs-expandable-icon"><div class="card-header is-single-link">
      <a
        href='/eco/'
        class='card-header-title'>
        <i class='fa-solid fa-eraser fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/eco/'
        class='card-header-title'
          title='ECO'>
        <i class='fa-solid fa-eraser fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">ECO</p></a></div>
          </div></li>
      </div>
    </div><div class="card is-fs-expandable-icon"><div class="card-header">
      <a
        href='/formal/'
        class='card-header-title'>
        <i class='fa-solid fa-bug-slash fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless is-entries-expandable is-entries-shrinked"><div
            class="card"><div class="card-header">
      <a
        href='/formal/'
        class='card-header-title'
          title='形式验证 Formal'>
        <i class='fa-solid fa-bug-slash fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">形式验证 Formal</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-shrinked">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless"><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/formal/model_checking/'
        class='card-header-title'
          title='模型检查'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">模型检查</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/formal/equivalence_checking/'
        class='card-header-title'
          title='等价性检查'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">等价性检查</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless is-entries-expandable is-entries-shrinked"><div
            class="card"><div class="card-header">
      <a
        href='/formal/theorem_proving/'
        class='card-header-title'
          title='定理证明'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">定理证明</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-shrinked">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless"><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/formal/theorem_proving/acl2/'
        class='card-header-title'
          title='一文了解定理证明器 ACL2'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">一文了解定理证明器 ACL2</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/formal/theorem_proving/acl2_hardware/'
        class='card-header-title'
          title='使用 ACL2 进行硬件验证'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">使用 ACL2 进行硬件验证</p></a></div>
          </div></li>
      </div>
    </div></ul></li>
      </div>
    </div></ul></li>
      </div>
    </div><div class="card is-fs-expandable-icon"><div class="card-header is-single-link">
      <a
        href='/pr/'
        class='card-header-title'>
        <i class='fa-solid fa-network-wired fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/pr/'
        class='card-header-title'
          title='布局布线 P&amp;R'>
        <i class='fa-solid fa-network-wired fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">布局布线 P&amp;R</p></a></div>
          </div></li>
      </div>
    </div></ul>
      </aside>
    </div>
    <div id="sidebarCollapsible" class="is-marginless">
      <div class="card is-uncollapse-action">
        <div
          id="sidebarUncollapse"
          class="card-header is-single-link"
          title="Collapse/Uncollapse sidebar"
        >
          <a class="card-header-title">
            <i class="fa-solid fa-angles-right fa-lg"></i>
          </a>
        </div>
      </div>
      <div class="card is-collapse-action">
        <div
          id="sidebarCollapse"
          class="card-header is-single-link"
          title="Collapse/Uncollapse sidebar"
        >
          <a class="card-header-title">
            <i class="fa-solid fa-angles-left fa-lg"></i>
            <p>折叠</p>
          </a>
        </div>
      </div>
    </div>
  </div>
</div>
<div id="sidebarMobileWrapper" class="column is-narrow is-hidden-desktop"></div>
<div class="columns is-mobile is-marginless is-scroll-smooth has-toc" id="contentContainer">
  <div class="column" id="content"><div id="contentTitle">Interface</div>
<p>In Verilog, the communication between blocks is specified using module ports.</p>
<p><strong><strong>Disadvantage of verilog module connections</strong></strong></p>
<ul>
<li>Declaration must be duplicated in multiple modules.</li>
<li>Risk of mismatched declaration.</li>
<li>A change in design specifications can require modifications in multiple modules.</li>
</ul>
<h1 id='interface'>Interface<a href='#interface' class='anchor'>#</a>
</h1><p>SystemVerilog adds the <strong><strong>interface</strong></strong> construct which encapsulates the communication between blocks. An <strong><strong>interface</strong></strong> is a bundle of signals or nets through which a testbench communicates with a design.</p>
<table>
<thead>
<tr>
<th style="text-align:left">sl. no.</th>
<th style="text-align:left"><strong>data type</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left">1.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/interface_error/interface_example"
    class="is-pretty-link">Interface</a
>
</td>
</tr>
<tr>
<td style="text-align:left">2.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/13.Interface#parameterized-interface"
    class="is-pretty-link">Parameterized interface</a
>
</td>
</tr>
<tr>
<td style="text-align:left">3.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/13.Interface#modport"
    class="is-pretty-link">Modports</a
>
</td>
</tr>
<tr>
<td style="text-align:left">4.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/13.Interface#clocking-block"
    class="is-pretty-link">Clocking blocks</a
>
</td>
</tr>
<tr>
<td style="text-align:left">5.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/13.Interface#virtual-interface"
    class="is-pretty-link">Virtual interface</a
>
</td>
</tr>
</tbody>
</table>
<pre><code>    Tabular column.1. Interface  
</code></pre>
<p><img
  src="https://user-images.githubusercontent.com/110443214/188564362-e80552d8-68ba-474a-a552-678f2a647c26.JPG"
  alt="interface1"
  class="interface1"/>
</p>
<pre><code>                                        Figure.1.Interface types
</code></pre>
<p>The interface construct is used to connect the design and testbench.</p>
<p><strong>Systemverilog without Interface</strong></p>
<p>Below diagram shows connecting design and testbench without interface.</p>
<p><img
  src="https://user-images.githubusercontent.com/110443214/187849761-4804babe-bebe-4c8f-8c41-b08bf7dd3e0d.jpg"
  alt="int Diagram"
  class="int Diagram"/>
</p>
<pre><code>                    Figure.2.top module without interface
</code></pre>
<p>SystemVerilog Interface</p>
<p>Below diagram shows connecting design and testbench with the interface.</p>
<p><img
  src="https://user-images.githubusercontent.com/110443214/187851196-6acc7850-4fb0-4960-9515-3a329d724e28.jpg"
  alt="interface Diagram"
  class="interface Diagram"/>
</p>
<pre><code>                    Figure.3.top module with interface
</code></pre>
<hr>
<p><strong><strong>Syntax</strong></strong>:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">interface</span> (interface_name) ([port_list]);  
</span></span><span style="display:flex;"><span> [list_of_signals]    
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endinterface</span>  
</span></span></code></pre></div><p><strong><strong>Example</strong></strong>:
<strong>Interface declaration</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">interface</span> and_if; 
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">logic</span> input_a,input_b,output_y;      
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endinterface</span>    
</span></span></code></pre></div><p><img
  src="https://user-images.githubusercontent.com/110443214/192218070-5a2e2079-73d4-4423-af0f-1028224adec1.png"
  alt="int"
  class="int"/>
</p>
<pre><code>                    Figure.4.and gate interface
</code></pre>
<p>Here the interface consist of group of signals, In test module we call the interface handle but we not declare the direction of signals. In test module we pass the value of a_input and b_input to the interface. In top module we instantiate the DUT signals with interface. Output of DUT &lsquo;y&rsquo; is sent to the test module through interface. The modport is not used in the interface.we can declare the size of the each signal by decalaring &lsquo;/&rsquo; on the signals. It is used to now the vector size of the signal.</p>
<p><strong>TOP module for AND gate</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#75715e">//Here the interface,testbench,design module are called.
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">module</span> top();
</span></span><span style="display:flex;"><span>    
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//interface module
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    and_if inf();
</span></span><span style="display:flex;"><span>    
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//design module instantiate
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    andg a1(.input_a(inf.input_a), .input_b(inf.input_b), .output_y(inf.output_y));
</span></span><span style="display:flex;"><span>    
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//testbench
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    tb a2(inf);
</span></span><span style="display:flex;"><span>    
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>top
</span></span></code></pre></div><p>Design code for AND gate</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#75715e">//module declaration  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">module</span> andg(input_a,input_b,output_y);  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">input</span> input_a,input_b;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">output</span> output_y;  
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//assign output  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">assign</span> output_y<span style="color:#f92672">=</span>input_a<span style="color:#f92672">&amp;</span>input_b;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>andg  
</span></span></code></pre></div><p>Testbench for AND gate</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#75715e">//testbench for and gate  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">module</span> tb(and_if inf);  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>  
</span></span><span style="display:flex;"><span>     $display(<span style="color:#e6db74">&#34;</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74">// and gate output&#34;</span>);  
</span></span><span style="display:flex;"><span>     $monitor(<span style="color:#e6db74">&#34;</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74">input_a=%b</span><span style="color:#ae81ff">\t</span><span style="color:#e6db74"> input_b=%b</span><span style="color:#ae81ff">\t</span><span style="color:#e6db74"> output_y=%b&#34;</span>,inf.input_a,inf.input_b,inf.output_y);  
</span></span><span style="display:flex;"><span>     inf.input_a <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>; inf.input_b <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;  
</span></span><span style="display:flex;"><span>     #<span style="color:#ae81ff">1</span>;  
</span></span><span style="display:flex;"><span>     inf.input_a <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>; inf.input_b <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;  
</span></span><span style="display:flex;"><span>     #<span style="color:#ae81ff">1</span>;  
</span></span><span style="display:flex;"><span>     inf.input_a <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>; inf.input_b <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;  
</span></span><span style="display:flex;"><span>     #<span style="color:#ae81ff">1</span>;  
</span></span><span style="display:flex;"><span>     inf.input_a <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>; inf.input_b <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>tb  
</span></span></code></pre></div><p>Below figure shows the output of <strong>and</strong> <strong>gate</strong> using interface.</p>
<p><img
  src="https://user-images.githubusercontent.com/110443214/188553269-4f18c2b3-0670-4e98-b4a2-a0f86ace3ba5.png"
  alt="interface 1png"
  class="interface 1png"/>
</p>
<pre><code>                                 Figure.5.output for AND gate with interface
</code></pre>
<p><strong><strong>Github lab code link</strong></strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/interface_error/interface_example"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/interface_error/interface_example</a
>
</p>
<p><strong><strong>Github lab output link</strong></strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/interface_example/interface.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/interface_example/interface.log</a
>
</p>
<p><strong><strong>Advantages of SystemVerilog interfaces</strong></strong></p>
<ul>
<li>In Verilog for the addition of new signals, it has to be manually changed everywhere that module has been instantiated. System Verilog made it easier to add new signals in the interface block for existing connections.</li>
<li>It has increased re-usability across the projects.</li>
<li>A set of signals can be easily shared across the components bypassing its handle.</li>
<li>It provides directional information (modports) and timing information (clocking blocks).</li>
</ul>
<hr>
<h2 id='parameterized-interface'>Parameterized interface<a href='#parameterized-interface' class='anchor'>#</a>
</h2><p>Parameters can be used in interfaces to make vector sizes and other declarations within the interface reconfigurable using Verilog’s parameter redefinition constructs.</p>
<p><strong><strong>Syntax</strong></strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">interface</span> (interface_name) #(<span style="color:#66d9ef">parameter</span> parameter_name <span style="color:#f92672">=</span> initialize);
</span></span><span style="display:flex;"><span> [list_of_signals]    
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endinterface</span>
</span></span></code></pre></div><p><strong><strong>Example</strong></strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">interface</span> count_if #(<span style="color:#66d9ef">parameter</span> N<span style="color:#f92672">=</span><span style="color:#ae81ff">2</span>) ;  
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">logic</span> reset,clk;  
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">logic</span> [N:<span style="color:#ae81ff">0</span>] counter;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endinterface</span><span style="color:#f92672">:</span>count_if
</span></span></code></pre></div><p><strong>TOP module for COUNTER</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#75715e">//Here the interface,testbench,design module are called.
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">module</span> top();
</span></span><span style="display:flex;"><span>   
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//parameterised interface
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     count_if inf();
</span></span><span style="display:flex;"><span>  
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//design code of up_counter
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    up_counter u1(.clk(inf.clk), .reset(inf.reset), .counter(inf.counter));
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//testbench for up_counter
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    upcounter_testbench u2(inf);
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>top
</span></span></code></pre></div><p>Design code for counter</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#75715e">//Design code for up counter
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">module</span> up_counter(clk,reset,counter);
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">input</span> clk, reset;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">output</span> [<span style="color:#ae81ff">2</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] counter;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">2</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] counter_up;
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//up counter
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">posedge</span> clk <span style="color:#66d9ef">or</span> <span style="color:#66d9ef">posedge</span> reset)
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//if reset=0 count will be incremented
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">if</span>(reset)
</span></span><span style="display:flex;"><span>       counter_up <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">3</span><span style="color:#ae81ff">&#39;d0</span>;
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">else</span>
</span></span><span style="display:flex;"><span>       counter_up <span style="color:#f92672">&lt;=</span> counter_up <span style="color:#f92672">+</span> <span style="color:#ae81ff">3</span><span style="color:#ae81ff">&#39;d1</span>;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">assign</span> counter <span style="color:#f92672">=</span> counter_up;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>up_counter
</span></span></code></pre></div><p>Test bench for counter</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#75715e">//testbench for up counter
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">module</span> upcounter_testbench(count_if inf);
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>     $display(<span style="color:#e6db74">&#34;</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74"> // Parameterised interface example&#34;</span>);
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//used to monitor the count values
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     $monitor(<span style="color:#e6db74">&#34;</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74">count=%0d&#34;</span>,inf.counter);
</span></span><span style="display:flex;"><span>     inf.clk<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">forever</span> #<span style="color:#ae81ff">5</span> inf.clk<span style="color:#f92672">=~</span>inf.clk;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>     inf.reset<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>     #<span style="color:#ae81ff">20</span>;
</span></span><span style="display:flex;"><span>     inf.reset<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>     #<span style="color:#ae81ff">70</span> $finish;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>upcounter_testbench
</span></span></code></pre></div><p>Here we&rsquo;re considering 3 bit output, where the counter counts from 0 to 7.</p>
<p>Below figure shows the output of counter with parameterized interface.</p>
<p><img
  src="https://user-images.githubusercontent.com/110443214/188553684-3e4dd712-73ba-4bb8-90fd-c0e64b6b1a65.png"
  alt="para_interf1"
  class="para_interf1"/>
</p>
<pre><code>                              Figure.6.Output for counter with parameterized interface
</code></pre>
<p><strong><strong>Github lab code link</strong></strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/parameter_interface"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/parameter_interface</a
>
</p>
<p><strong><strong>Github lab output link</strong></strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/parameter_interface/code.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/parameter_interface/code.log</a
>
</p>
<hr>
<p><strong>The parameter value can be updated in two ways</strong></p>
<ul>
<li>Pass constant value</li>
<li>Use the ‘defparam’ keyword</li>
</ul>
<p><strong>Pass constant value</strong></p>
<p>Here the value of the parameter is passed to the interface by the top module instantiation of interface.<br>
<code>Example: count_if#(2) intf();</code><br>
count_if is interface_name.<br>
#(2)- is the parameter value passing to interface module.</p>
<p><strong>Example:</strong></p>
<p><strong>interface module</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#66d9ef">interface</span> count_if #(<span style="color:#66d9ef">parameter</span> N);
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">logic</span> rst,clk;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">logic</span> [N:<span style="color:#ae81ff">0</span>] counter;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">logic</span> [N:<span style="color:#ae81ff">0</span>] counter_up;   
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endinterface</span><span style="color:#f92672">:</span>count_if  
</span></span></code></pre></div><p><strong>top module</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#66d9ef">module</span> top();  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//parameterised interface  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#75715e">//pass by constant value  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    count_if#(<span style="color:#ae81ff">2</span>) intf();  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//design code of up_counter  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    up_counter u1(intf);  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//testbench for up_counter  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    upcounter_testbench u2(intf);  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>top  
</span></span></code></pre></div><p><strong>OUTPUT:</strong></p>
<p>The below Figure.7,The output of up_counter it count from 0 to 7. here the value of the parameter is passed to the interface in the top module instantiation.</p>
<p><img
  src="https://user-images.githubusercontent.com/110412474/192715219-1356e176-3cf0-4dd7-8709-3e6073ec51a8.JPG"
  alt="pass_value"
  class="pass_value"/>
</p>
<pre><code>                               Fig.7: output of counter with pass by constant parameterized interface
</code></pre>
<p><strong><strong>Github lab code link</strong></strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/Types_of_parameter_passing/pass_constant_parameter"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/Types_of_parameter_passing/pass_constant_parameter</a
>
</p>
<p><strong><strong>Github lab output link</strong></strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/Types_of_parameter_passing/pass_constant_parameter/code.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/Types_of_parameter_passing/pass_constant_parameter/code.log</a
>
</p>
<hr>
<p><strong>Use the ‘defparam’ keyword</strong></p>
<p>defparam is used for overridding the parameter value by using the hierarchical name instance.defparam allow the changing of parameter value during compilation time</p>
<p><code>Example:defparam intf.N=1;</code><br>
Here intf is the handle of interface.<br>
N is the parameter.</p>
<p><strong>interface module</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#66d9ef">interface</span> count_if #(<span style="color:#66d9ef">parameter</span> N<span style="color:#f92672">=</span><span style="color:#ae81ff">4</span>);
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">// declaration of design signals
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">logic</span> rst,clk;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">logic</span> [N:<span style="color:#ae81ff">0</span>] counter;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">logic</span> [N:<span style="color:#ae81ff">0</span>] counter_up;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endinterface</span><span style="color:#f92672">:</span>count_if
</span></span></code></pre></div><p><strong>top module</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#66d9ef">module</span> top();
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//parameterised interface
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     count_if intf();
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//Declaration of defparam 
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">defparam</span> intf.N<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//instantiation of design module
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     up_counter u1(intf);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//testbench for up_counter
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     upcounter_testbench u2(intf);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>top
</span></span></code></pre></div><p><strong>OUTPUT:</strong></p>
<p>The Figure.8 below shows,The interface parameter value N=4. but at the top module instantiation by using the keyword defparam we can override the value of parameter.</p>
<p><img
  src="https://user-images.githubusercontent.com/110412474/192715387-951985e5-0e44-4e73-ab3a-96a6fba20927.JPG"
  alt="defparam_output"
  class="defparam_output"/>
</p>
<pre><code>                                Fig.8: output of counter with defparam parameterized interface
</code></pre>
<p><strong><strong>Github lab code link</strong></strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/Types_of_parameter_passing/Defpram_parameter"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/Types_of_parameter_passing/Defpram_parameter</a
>
</p>
<p><strong><strong>Github lab output link</strong></strong>: <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/Types_of_parameter_passing/Defpram_parameter/code.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/Types_of_parameter_passing/Defpram_parameter/code.log</a
>
</p>
<hr>
<h1 id='modport'>Modport:<a href='#modport' class='anchor'>#</a>
</h1><ul>
<li>Modport is used to specifies the port directions to the signals declared within the interface. modports are declared inside the interface with the keyword modport.</li>
<li>modport is abbreviated as module port.</li>
</ul>
<p><strong>Characteristics of modports:</strong></p>
<ul>
<li>It can have, input, inout and output.</li>
<li>By specifying the port directions, modport provides access restrictions for signals.</li>
<li>The Interface can have any number of modports, the signal declared in the interface can be grouped in many modports.</li>
<li>modports are sythesizable.</li>
</ul>
<p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">modport</span> identifier (<span style="color:#66d9ef">input</span> <span style="color:#f92672">&lt;</span>port_list<span style="color:#f92672">&gt;</span>, <span style="color:#66d9ef">output</span><span style="color:#f92672">&lt;</span>port_list<span style="color:#f92672">&gt;</span>);
</span></span></code></pre></div><p><strong>Example:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">interface</span> and_intr;    
</span></span><span style="display:flex;"><span>  <span style="color:#66d9ef">logic</span> p,q;  
</span></span><span style="display:flex;"><span>  <span style="color:#66d9ef">logic</span> r;  
</span></span><span style="display:flex;"><span>  <span style="color:#66d9ef">modport</span> DUT_MP(<span style="color:#66d9ef">input</span> p,<span style="color:#66d9ef">input</span> q,<span style="color:#66d9ef">output</span> r);   
</span></span><span style="display:flex;"><span>  <span style="color:#66d9ef">modport</span> TB_MP(<span style="color:#66d9ef">output</span> p,<span style="color:#66d9ef">output</span> q,<span style="color:#66d9ef">input</span> r);  
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endinterface</span> <span style="color:#f92672">:</span> and_intr  
</span></span></code></pre></div><p><strong>Top module for AND gate while calling modport name in testbench and design file:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#75715e">// creating top module 
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#75715e">// in this file design,testbench,interface modules are called
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">module</span> top();
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">// interfce module called
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     and_intr inf();
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">// design module called
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     and_gate a1(inf);
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">// testbench module called   
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     tb a2(inf);
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span> <span style="color:#f92672">:</span> top
</span></span></code></pre></div><p><strong>design file for AND gate:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#75715e">// and gate design file  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#75715e">// module defination for and gate with interface instanciation  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">module</span> and_gate(and_intr inf);
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">// assign the output using continuous assignment
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       <span style="color:#66d9ef">assign</span> inf.DUT_MP.r <span style="color:#f92672">=</span> (inf.DUT_MP.p) <span style="color:#f92672">&amp;</span> (inf.DUT_MP.q); 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span> <span style="color:#f92672">:</span> and_gate   
</span></span></code></pre></div><p><strong>testbench file for AND gate:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#75715e">// testbench file for and gate design
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#75715e">// module defination for testbench with interface instanciation
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">module</span> tb(and_intr inf);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span>
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>          $display(<span style="color:#e6db74">&#34;// and gate output using modports</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74">&#34;</span>);
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">repeat</span>(<span style="color:#ae81ff">5</span>)
</span></span><span style="display:flex;"><span>            <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>              inf.TB_MP.p <span style="color:#f92672">=</span> $random;
</span></span><span style="display:flex;"><span>              #<span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>              inf.TB_MP.q <span style="color:#f92672">=</span> $random;
</span></span><span style="display:flex;"><span>              #<span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>              $display(<span style="color:#e6db74">&#34;input_p=%b</span><span style="color:#ae81ff">\t</span><span style="color:#e6db74"> input_q=%b</span><span style="color:#ae81ff">\t</span><span style="color:#e6db74"> output_r=%b&#34;</span>,inf.TB_MP.p,inf.TB_MP.q,inf.TB_MP.r);
</span></span><span style="display:flex;"><span>            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">endmodule</span> <span style="color:#f92672">:</span> tb
</span></span></code></pre></div><p>Output of AND gate using modports in interface remains same for both of the above mentioned ways. it showing in below figure.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448056/192599390-0c6f992d-b21c-4dff-b8bb-0638d9db17cd.png"
  alt="modport_andgate"
  class="modport_andgate"/>
</p>
<pre><code>                            Figure.9 AND gate Output
</code></pre>
<p><strong>Github lab code link:</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/modports"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/modports</a
>
</p>
<p><strong>Github lab output link:</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/modports/modport.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/modports/modport.log</a
>
</p>
<hr>
<h1 id='clocking-block'>Clocking Block<a href='#clocking-block' class='anchor'>#</a>
</h1><p>The clocking block is defined that the mechanism to  synchronize sampling and driving of input and output signal with respect to clock event. It is  quite useful to use clocking blocks inside a testbench to avoid race condition in simulation. We can make  timing  explicitly when signals are synchronous to a particular clock. Clocking block can only declared inside a module ,interface. Clocking block only deals with  how the inputs and outputs are sampled and synchronized. Assigning  a value to a variable is done by  module, interface not the clocking block.</p>
<h2 id='clocking-block-terminologies'><strong>Clocking block terminologies</strong><a href='#clocking-block-terminologies' class='anchor'>#</a>
</h2><p><strong>1. Clocking event</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">clocking</span>  clockingblock_name  @(<span style="color:#66d9ef">posedge</span> clk);
</span></span></code></pre></div><p>The event specification used to synchronize the clocking block, @(posedge clk) is the clocking event.</p>
<p><strong>2. Clocking signal</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">input</span>  from_Dut;  
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">output</span> to_Dut; 
</span></span></code></pre></div><p>Signals sampled and driven by the clocking block, from_DUT and to_DUT are the clocking signals,</p>
<p><strong>3. Clocking skew</strong></p>
<p>Clocking skew specifies  with respect to at which input and output clocking signals are to be sampled or driven respectively. A skew must be a constant expression and can be specified as a parameter.</p>
<p><strong>Input and Output skews</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">default</span> <span style="color:#66d9ef">input</span> #<span style="color:#ae81ff">1</span>step <span style="color:#66d9ef">output</span> #<span style="color:#ae81ff">0</span>;
</span></span></code></pre></div><p>The default input skew and output skew is declared  like this,  <code>default input #1step output #0;</code> .Here default input skew takes #1step delay for sampling process to get the stable input. The output skew takes only #0 delay means that we get the stable output at the current time slot itself.</p>
<p>The below  figure shows that default input and output skew</p>
<p><img
  src="https://user-images.githubusercontent.com/110484152/192749942-5cd2b731-ca24-47b4-83bf-1d92255b4282.png"
  alt="image"
  class="image"/>
</p>
<pre><code>                                    Fig.10: default input #1step output #0  
</code></pre>
<p>The below figure shows the Input skew and output skew</p>
<p><img
  src="https://user-images.githubusercontent.com/110484152/188549973-1030d92b-3525-460f-a83a-eb51cc694689.png"
  alt="image"
  class="image"/>
</p>
<pre><code>                                     Fig.11: Input skew and output skew    
</code></pre>
<p>Input  signals are sampling with respect to the clock event. If an input skew is specified then the signal is sampled at skew time units before the clock event. Then the  output signals are driving skew simulation time units after the corresponding clock event. Input  skew is implicitly negative because it happens before the clock.</p>
<p>Eg. default input #3ps output #2</p>
<p><strong>Syntax:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">clocking</span> cb @(<span style="color:#66d9ef">posedge</span> clk); 
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">default</span> <span style="color:#66d9ef">input</span> #<span style="color:#ae81ff">1</span>step <span style="color:#66d9ef">output</span> #<span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span>  from_Dut; 
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">output</span> to_Dut; 
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endclocking</span>     
</span></span></code></pre></div><hr>
<p><strong>Example:D_flipflop</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110412474/192989538-bd811dba-1f46-4f29-908b-7ae59a4b500f.jpg"
  alt="clocking block (1)"
  class="clocking block (1)"/>
</p>
<pre><code>                       Fig.12: Block diagram of d_ff design
</code></pre>
<p>The above figure.13 shows the design block diagram for d_ff. The Interface connect the DUT and test. The test provide the randomized value d. it is driven to DUT through interface. The DUT gives the sampled value q. The sampled value q is given as input to the test. Here the top module consist of all blocks such as test, interface and DUT. The instance of each block is created in top module.</p>
<hr>
<p><img
  src="https://user-images.githubusercontent.com/110448382/190957995-a87993b5-0aeb-491f-80b4-caf6775d81ff.png"
  alt="posedge_df_cb"
  class="posedge_df_cb"/>
</p>
<pre><code>           Fig.13: Block diagram for triggering the DUT and Test at posedge clock 
</code></pre>
<p>In this example both DUT (clocking block clock) and Test is triggered at positive edge (interface clock).<br>
Here in this scenario, the wave form output and display statement output is mismatching.<br>
the output is shown in the below Figure.12</p>
<p><strong>Example code:</strong></p>
<p><strong>DUT code:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#75715e">// module:d_flipflop   
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">module</span> d_flipflop(dff.dut intf);  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>       <span style="color:#75715e">//clocking block cd  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       <span style="color:#66d9ef">always</span> @(intf.cd)  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#75715e">//Non-Blocking assignment   
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       intf.cd.q <span style="color:#f92672">&lt;=</span> intf.cd.d;  
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span> <span style="color:#f92672">:</span> d_flipflop    
</span></span></code></pre></div><p><strong>Interface code:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#75715e">//module: Interface  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">interface</span> dff(<span style="color:#66d9ef">input</span> clk);    
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#75715e">//declare the signals    
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       <span style="color:#66d9ef">logic</span> d;   
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">logic</span> q;   
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#75715e">//Clocking block for dut    
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       <span style="color:#66d9ef">clocking</span> cd @(<span style="color:#66d9ef">posedge</span> clk);   
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">default</span> <span style="color:#66d9ef">input</span> #<span style="color:#ae81ff">1</span>step <span style="color:#66d9ef">output</span> #<span style="color:#ae81ff">0</span>;   
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">output</span> q;   
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">input</span> d;    
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">endclocking</span>     
</span></span><span style="display:flex;"><span>  
</span></span><span style="display:flex;"><span>       <span style="color:#75715e">//modport for dut    
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       <span style="color:#66d9ef">modport</span> dut(<span style="color:#66d9ef">clocking</span> cd);    
</span></span><span style="display:flex;"><span>       <span style="color:#75715e">//modport for tb     
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       <span style="color:#66d9ef">modport</span> tb(<span style="color:#66d9ef">input</span> q, <span style="color:#66d9ef">output</span> d, <span style="color:#66d9ef">input</span> clk);<span style="color:#960050;background-color:#1e0010">`</span>   
</span></span><span style="display:flex;"><span>   
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endinterface</span><span style="color:#f92672">:</span> dff    
</span></span></code></pre></div><p><strong>Test code:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#75715e">//module: test
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">module</span> test(dff.tb intf);
</span></span><span style="display:flex;"><span>  
</span></span><span style="display:flex;"><span>       <span style="color:#75715e">//task:drv
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       <span style="color:#66d9ef">task</span> drv;
</span></span><span style="display:flex;"><span>         <span style="color:#75715e">//loop
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>         <span style="color:#66d9ef">repeat</span>(<span style="color:#ae81ff">10</span>)
</span></span><span style="display:flex;"><span>           <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>           <span style="color:#75715e">//test triggering at posedge
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>           @(<span style="color:#66d9ef">posedge</span> intf.clk )
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>           <span style="color:#75715e">//randomzing the d
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>           intf.d <span style="color:#f92672">&lt;=</span> $random;
</span></span><span style="display:flex;"><span>           $display(<span style="color:#e6db74">&#34;test side[%0t]=d_tb_drive:%d q_dut_sample:%d&#34;</span>,$time,intf.d, intf.q);
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>         $finish;
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">endtask</span> 
</span></span><span style="display:flex;"><span>  
</span></span><span style="display:flex;"><span>       <span style="color:#75715e">//calling the task drv
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>         drv();
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">end</span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span> <span style="color:#f92672">:</span>test
</span></span></code></pre></div><p><strong>Top module</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#75715e">//including the file test.sv and interface.sv  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">`include</span> <span style="color:#e6db74">&#34;test.sv&#34;</span>      
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">`include</span> <span style="color:#e6db74">&#34;interface.sv&#34;</span>    
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">module</span> top;
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">bit</span> clk<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">initial</span>
</span></span><span style="display:flex;"><span>         <span style="color:#66d9ef">forever</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#75715e">//creating interface instance
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       dff intf(clk);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#75715e">//d_flipflop instance
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       d_flipflop t1(intf);  
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#75715e">//test Instance
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       test t2(intf);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>       <span style="color:#66d9ef">initial</span>
</span></span><span style="display:flex;"><span>         $monitor(<span style="color:#e6db74">&#34;DUT side [%0t]=d_tb_drive:%d q_dut_sample:%d&#34;</span>,$time,intf.cd.d, intf.cd.q);
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endmodule</span> <span style="color:#f92672">:</span> top
</span></span></code></pre></div><p>Figure:14,In below output, first give posedge for both DUT and test. In this example at 0 time both DUT and test output is x, after at 10ns test randomize d value x to 0, that time Dut get 0 and give sample q output to 0, this clock cycle test(tb) only randomize value d = 0 but test(tb) take sampled previous value q = x.<br>
At 10ns my DUT give output d = 0 and q = 0, and at that time my test(tb) give output d = 0 and q = x.
Now, at 20ns test randomize d value 0 to 1, At that time DUT get 1 and give sampled q output to 1, this clock cycle test(tb) only randomize value d = 1 but test(tb) takes sampled previous value q = 0. at 20ns my DUT give output d = 1 and q = 1, and at that time my test give output d = 1 and q = 0.</p>
<p><strong>Transcript output</strong></p>
<p>The below Figure.14 shows the output of dflipflop.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/192749012-dfca24a7-f893-481a-b2d0-02f203dae858.png"
  alt="case_t1"
  class="case_t1"/>
</p>
<pre><code>                  Fig.14: Transcript output of above example.
</code></pre>
<p><strong>output of d_ff for all clock cycles</strong></p>
<p>The below figure.15 shows the output waveform of d_flipflop.</p>
<p><img
  src="https://user-images.githubusercontent.com/110448382/191226229-04947bc6-b25a-4572-946d-28b00d0d0193.png"
  alt="case1"
  class="case1"/>
</p>
<pre><code>                     Fig.15: output waveform of case1.
</code></pre>
<p><strong>Github lab code link:</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/Clocking_Block/clocking_block_example"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/Clocking_Block/clocking_block_example</a
>
</p>
<p><strong>Github lab output link:</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/Clocking_Block/clocking_block_example/top.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/Clocking_Block/clocking_block_example/top.log</a
>
</p>
<hr>
<p><strong>Advantages of Clocking Block</strong></p>
<ul>
<li>Clocking block provides  race free condition between testbench and DUT.</li>
<li>Clocking block can be declared inside interface, module.</li>
<li>Clocking block helps the user to write testbenches with higher level of abstraction.</li>
<li>Simulation is more faster.</li>
<li>Separating clocking activities of design from its data assignments activities.</li>
<li>Save amount of code and time in design execution.</li>
</ul>
<hr>
<h1 id='virtual-interface'>Virtual Interface<a href='#virtual-interface' class='anchor'>#</a>
</h1><ul>
<li>
<p>The virtual interface is a variable that represent the interface instance.</p>
</li>
<li>
<p>The virtual interface is used to create a interface instance in the class because the interface is a static component and the system verilog test bench is a dynamic component. we cannot directly declare the interface in the class by using the variable <strong>virtual</strong> we can declare the interface instance in the class</p>
<p><code>synatax: virtual interface_name instance_name;</code></p>
</li>
</ul>
<p>interface_name: name of the interface<br>
instance_name: name of the virtual interface instance can be used in the class with variables Ex: vif.variable;</p>
<ul>
<li>
<p>The virtual interface must be initialized in the class pointing to actual interface.
Declaration of virtual interface in the class
<code>Example: Virtual intf vif;</code></p>
</li>
<li>
<p>Accessing of uninitialized virtual interface result in fatal error.</p>
</li>
<li>
<p>The virtual interface can be passed as argument to the task and function methods.</p>
</li>
<li>
<p>The virtual interface can be a property of class and which is  initialized by using the function argument i.e it can call the actual interface in the particular class and create the instance of interface in that class</p>
<p><code>Example: function new(virtual intf vif);</code></p>
</li>
<li>
<p>The virtual interface can be passed as argument to the function method
Calling the actual interface &lsquo;intf&rsquo;  to declare the virtual interface in the class using the procedure or in function argument by using  new() construct.</p>
</li>
<li>
<p>The interface variables can be accessed by  virtual interface handles inside the class function and task methods as <strong>virtual_instance_name.variable</strong>;</p>
</li>
</ul>
<p><code>Example : vif.a</code></p>
<p>vif is a virtual_instance_name;<br>
a is the variable/property of class</p>
<ul>
<li>
<p>The keyword/signal virtual interface variable represent the different interface instance in different time through out the simulation time</p>
<p><strong>syntax:</strong></p>
</li>
</ul>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">interface</span> <span style="color:#f92672">&lt;</span>interface_name<span style="color:#f92672">&gt;</span>(); 
</span></span><span style="display:flex;"><span>               <span style="color:#f92672">&lt;</span>port_list<span style="color:#f92672">&gt;</span>; 
</span></span><span style="display:flex;"><span>                .......... 
</span></span><span style="display:flex;"><span>                <span style="color:#66d9ef">endmodule</span> 
</span></span><span style="display:flex;"><span>           To connect <span style="color:#66d9ef">static</span>(<span style="color:#66d9ef">interface</span> <span style="color:#66d9ef">module</span>) to
</span></span><span style="display:flex;"><span>           to dynamic(<span style="color:#66d9ef">class</span>) we <span style="color:#66d9ef">use</span> <span style="color:#66d9ef">virtual</span> <span style="color:#66d9ef">interface</span>  
</span></span><span style="display:flex;"><span>            <span style="color:#66d9ef">class</span> clase_name;  
</span></span><span style="display:flex;"><span>             <span style="color:#66d9ef">virtual</span> <span style="color:#f92672">&lt;</span>interface_name<span style="color:#f92672">&gt;</span> <span style="color:#f92672">&lt;</span>interface_instance<span style="color:#f92672">&gt;</span>;  
</span></span><span style="display:flex;"><span>             ....... 
</span></span><span style="display:flex;"><span>           properties; 
</span></span><span style="display:flex;"><span>             ..... 
</span></span><span style="display:flex;"><span>           <span style="color:#66d9ef">function</span>() 
</span></span><span style="display:flex;"><span>            .....
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">endfunction</span> 
</span></span><span style="display:flex;"><span>            <span style="color:#66d9ef">task</span>();  
</span></span><span style="display:flex;"><span>             ...... 
</span></span><span style="display:flex;"><span>             <span style="color:#66d9ef">endtask</span> 
</span></span><span style="display:flex;"><span>             <span style="color:#66d9ef">endclass</span>   
</span></span></code></pre></div><p>Example1: Fulladder</p>
<p><strong>Design code of Full adder</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#75715e">//Module:fullinput_adder  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">module</span> fulladder(in_a,in_b,in_c,out_sum,out_carry) ;    
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//Declaration of input variables
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">input</span> in_a,in_b,in_c;
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//Declaration of output variables
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">output</span> out_sum;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">output</span> out_carry;
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//continuous input_assignment statement
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">assign</span> out_sum <span style="color:#f92672">=</span> in_a<span style="color:#f92672">^</span>in_b<span style="color:#f92672">^</span>in_c;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">assign</span> out_carry <span style="color:#f92672">=</span> (in_a<span style="color:#f92672">&amp;</span>in_b)<span style="color:#f92672">|</span>(in_b<span style="color:#f92672">&amp;</span>in_c)<span style="color:#f92672">|</span> (in_c<span style="color:#f92672">&amp;</span>in_a);  
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>fulladder  
</span></span></code></pre></div><p><strong>Interface module of full adder</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#66d9ef">interface</span> adder();
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//declaring the signals
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">logic</span> in_a,in_b,in_c;
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">logic</span> out_sum,out_carry;
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endinterface</span>
</span></span></code></pre></div><p><strong>Virtual Interface declaration inside the class</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>     <span style="color:#75715e">//class:driver  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">class</span> driver;  
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">//Declaration of virtual interface  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#75715e">//syntax: virtual interface_name interface_instance;
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">virtual</span> adder vif;
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">//constructor  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">function</span> <span style="color:#66d9ef">new</span>(<span style="color:#66d9ef">virtual</span> adder vif);  
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">//this.vif refer to class driver  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#75715e">//vif refer to the function argument  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">this</span>.vif <span style="color:#f92672">=</span> vif;  
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endfunction</span>  
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">//task  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">task</span> run();  
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">repeat</span>(<span style="color:#ae81ff">10</span>) <span style="color:#66d9ef">begin</span>  
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">//interface_instance.variable  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      vif.in_a <span style="color:#f92672">=</span> $random;  
</span></span><span style="display:flex;"><span>      vif.in_b <span style="color:#f92672">=</span> $random;  
</span></span><span style="display:flex;"><span>      vif.in_c <span style="color:#f92672">=</span> $random;  
</span></span><span style="display:flex;"><span>      $display(<span style="color:#e6db74">&#34;&#34;</span>);  
</span></span><span style="display:flex;"><span>      $display(<span style="color:#e6db74">&#34;//INPUT:Inputs of full adder  </span><span style="color:#ae81ff">\n</span><span style="color:#e6db74"> a=%0b, b=%0b, cin =%0b&#34;</span>, vif.in_a,vif.in_b, vif.in_c);  
</span></span><span style="display:flex;"><span>      #<span style="color:#ae81ff">5</span>;  
</span></span><span style="display:flex;"><span>      $display(<span style="color:#e6db74">&#34;&#34;</span>);  
</span></span><span style="display:flex;"><span>      $display(<span style="color:#e6db74">&#34;//OUTPUT:Outputs of full adder </span><span style="color:#ae81ff">\n</span><span style="color:#e6db74"> sum=%0b, carry = %0b</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74">&#34;</span>, vif.out_sum, vif.out_carry);  
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">end</span>  
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">endtask</span>  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">endclass</span>  
</span></span></code></pre></div><p><strong>Test module of full adder</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#960050;background-color:#1e0010">`</span><span style="color:#75715e">//include the driver file  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">include</span> <span style="color:#e6db74">&#34;driver.sv&#34;</span>  
</span></span><span style="display:flex;"><span>      <span style="color:#75715e">//module:test  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">module</span> test(adder intf);  
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//declaring the driver instance  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     driver drv;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">initial</span>  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">begin</span>  
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//creating the driver instance  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     drv <span style="color:#f92672">=</span> <span style="color:#66d9ef">new</span>(intf);  
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//calling the task run  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     drv.run();  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>  
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">endmodule</span><span style="color:#f92672">:</span>test  
</span></span></code></pre></div><p><strong>Top module of full adder</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>      <span style="color:#75715e">//including the test.sv and interface.sv files
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">`include</span> <span style="color:#e6db74">&#34;test.sv&#34;</span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">`include</span> <span style="color:#e6db74">&#34;interface.sv&#34;</span>
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>     <span style="color:#75715e">//module:top
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     <span style="color:#66d9ef">module</span> top;
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//creating  an instance of interface
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     adder intf();
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// the instance of test  t1.
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>     test t1(intf);
</span></span><span style="display:flex;"><span> 
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">//fulladder DUT instance , connecting the interface signal to instance DUT
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    fulladder dut(.in_a(intf.in_a), .in_b(intf.in_b), .in_c(intf.in_c), .out_sum(intf.out_sum), .out_carry(intf.out_carry));
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><p><strong>Below figure shows the design block of the code:</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110412474/189057965-1d4bdfbf-9bdc-4d18-b843-e10d7a2fb26f.jpg"
  alt="fulladder"
  class="fulladder"/>
</p>
<pre><code>                                 Fig.16: Design Block diagram
</code></pre>
<p>Here in the Figure:16, the driver is a class here we declare the virtual interface because inside the class we cannot call the interface directly because interface is static component and class is dynamic component. so this virtual keyword is used to create the instance in the class (it will create the virtual interface) inside the class. In driver we generates the random stimulus and send to the interface, the DUT is connected to interface. The DUT output is given to the interface. The test block consist of class component i.e (driver.sv)  and the top module consist of all the component such as test, interface and DUT. The instance of all component is created in the Top module/block.</p>
<p><strong>Below figure shows the output of full adder:</strong><br>
Here in the Figure.17 shows the output of full adder where a, b &amp; cin are the input of the full adder, sum and carry are the output of the fulladder</p>
<p><img
  src="https://user-images.githubusercontent.com/110412474/189060495-1def6aff-2ef9-4597-83e5-47db63e09aa8.jpg"
  alt="fulladder2"
  class="fulladder2"/>
</p>
<pre><code>                                Fig.17: Output of Full adder 
</code></pre>
<p><strong>Github lab code link:</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/Virtual_interface"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/tree/production/interface/Virtual_interface</a
>
</p>
<p><strong>Github output code link:</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/Virtual_interface/top.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/interface/Virtual_interface/top.log</a
>
</p>
<hr>
</div><div class="column is-sticky is-paddingless" id="tocWrapper">
  <div class="is-paddingless" id="tocContainer">
    <div class="toc-header">
      <h6 class="toc-title is-marginless">On this page:</h6>
      <i
        title="Back to top"
        id="tocBackToTop"
        class="fa-solid fa-circle-arrow-up"
      ></i>
    </div>
    <div id="tocContent">
      <div id="toc"><nav id="TableOfContents">
  <ul>
    <li><a href="#interface">Interface</a>
      <ul>
        <li><a href="#parameterized-interface">Parameterized interface</a></li>
      </ul>
    </li>
    <li><a href="#modport">Modport:</a></li>
    <li><a href="#clocking-block">Clocking Block</a>
      <ul>
        <li><a href="#clocking-block-terminologies"><strong>Clocking block terminologies</strong></a></li>
      </ul>
    </li>
    <li><a href="#virtual-interface">Virtual Interface</a></li>
  </ul>
</nav></div>
      <div id="taxonomies"><div class="taxonomy-wrapper"><div class="toc-header">
                  <h6 class="toc-title is-marginless">Categories</h6>
                </div><a href="/categories/systemverilog/" class="taxonomy"
                    ><i class="fa-solid fa-circle-dot"></i>SystemVerilog</a
                  ></div><div class="taxonomy-wrapper"><div class="toc-header">
                  <h6 class="toc-title is-marginless">Tags</h6>
                </div><a href="/tags/sv/" class="taxonomy"
                    ><i class="fa-solid fa-circle-dot"></i>sv</a
                  ></div></div>
    </div>
  </div>
  <div
    class="is-paddingless"
    id="tocCollapsible"
    title="Collapse/Uncollapse table of contents"
  >
    <i class="fa-solid fa-angles-right fa-lg"></i>
  </div>
</div>
</div>
</div><script type='text/javascript'>
  const baseUrl = '\/';
  const codeCopyBefore = 'Copy to clipboard';
  const codeCopyAfter = 'Copied to clipboard';
  const svgDownloadLabel = 'Download as SVG';
  const helperLoadingLabel = 'Loading';
  const searchNoResults = '没有找到';
  const introNextLabel = 'Next';
  const introPrevLabel = 'Previous';
  const introSkipLabel = '✗';
  const introDoneLabel = 'Done';
  const printLabel = 'Print current page';
  const qrCodeLabel = 'Show current page QR code';
  const naCommonLabel = 'Not available';
</script>
<script
      type="module"
      src="/js/theme/modules/const.min.js"
    ></script><script
      type="module"
      src="/js/theme/modules/helpers.min.js"
    ></script><script
      type="module"
      src="/js/theme/modules/helpersGlobal.min.js"
    ></script><script
      type="module"
      src="/js/theme/init.min.js"
    ></script><script
      type="module"
      src="/js/theme/navbar.min.js"
    ></script><script
      type="module"
      src="/js/theme/print.min.js"
    ></script><script
      type="module"
      src="/js/theme/qrcode.min.js"
    ></script><script
      type="module"
      src="/js/theme/search.min.js"
    ></script><script
      type="module"
      src="/js/theme/shortcuts.min.js"
    ></script><script
      type="module"
      src="/js/theme/sidebar.min.js"
    ></script><script
      type="module"
      src="/js/theme/toc.min.js"
    ></script><script
      type="module"
      src="/js/shortcuts.min.js"
    ></script><script
      type="text/javascript"
      src="/js/theme/browserCompatibility.min.js"
    ></script><script
      type="text/javascript"
      src="/js/external/flexsearch/flexsearch.bundle.min.js"
    ></script><script
      type="text/javascript"
      src="/js/external/qrious/qrious.min.js"
    ></script><script
      type="text/javascript"
      src="/js/external/overlay-scrollbars/overlayscrollbars.min.js"
    ></script>
</body>
</html>
