<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <title>Projects - UC Davis Research Group</title>
    <link rel="stylesheet" href="styles.css" />
  </head>
  <body>
    <!-- Navbar -->
    <header class="topnav">
      <div class="nav-container">
        <ul class="nav-menu">
          <li><a href="index.html">Home</a></li>
          <li><a href="people.html">People</a></li>
          <li class="active"><a href="projects.html">Projects</a></li>
          <li><a href="publication.html">Publications</a></li>
        </ul>
      </div>
    </header>

    <main class="two-column fixed-container">
      <div class="main-wrap">
        <div class="main-box">
          <div class="remove-margin-top group-font-size">Project</div>
          <h1 class="project">Current Projects</h1>
          <div>
            <h2>RISC-V Verification Automation Framework</h2>
            <p class="members">
              <span class="label"><i>Members:</i></span>
              Pavan Dheeraj Kota, Kilho Chang, and Savita Patil
            </p>
          </div>
          <div>
            <h2>FPGA-Emulated Framework for RTL Verification of RISC-V Processors</h2>
            <p class="members">
              <p class="members">(FERIVer-Inspired Replication & Extension)</p>
              <span class="label members"><i>Members:</i></span>
             Pranjal Trivedi, YaTing Chang, Kanvar Austin Sidhu, Bo Lu, Anthony Yan, and Savita Patil 
            </p>
          </div>
          <div>
            <h2>Testing Digital Systems Using Machine Learning â€“ A Comparative Study</h2>
            <p class="members">
              <span class="label"><i>Members:</i></span>
             Jasem Ali, Lisa Verma, Tsenbujin Tsendjav, Manya Bhuvan Murali, and Savita Patil
            </p>
          </div>
          <div>
            <h2>Functional Verification and Fault Modeling of a RISC-V Register File</h2>
            <p class="members">
              <span class="label"><i>Members:</i></span>
             Camille Chang and Savita Patil
            </p>
          </div>
          <div>
            <h2>Enhancing RISC-V Verification and Coverage Using Imperas DV and Synopsys Tools</h2>
            <p class="members">
              <span class="label"><i>Members:</i></span>
              Open to graduate and undergraduate students with Savita Patil
            </p>
          </div>

          <div>
            <h2>Deploying and Accelerating Object Detection Models on Resource-Constrained Devices</h2>
            <p class="members">
              <span class="label"><i>Members:</i></span>
              Arunima Saxena
            </p>
          </div>
          <!-- past porjects -->
          <h1 class="project">Past Projects</h1>
          
            <h2>Simulation-Based Design Verification</h2>
            <h2>Mutation-Based Validation</h2>
            <h2>Post-Silicon Verification</h2>
            <h2>On-Line Testing</h2>
            <h2>Global Fault Collapsing</h2>
            <h2>Functional Testing and Verification</h2>
            <h2>Fault-Tolerant Computing</h2>
            <h2>Low-Power Design</h2>
            <h2>Backup and Recovery in Data Centers</h2>
            <h2>Circuit Failure Prediction</h2>

         
          </div>
        </div>
      </div>
    </main>

    <!-- Footer -->
    <footer class="ucd-footer">
      <div class="footer-top">
        <img src="script.svg" class="script-logo" alt="UC Davis Script Logo" />
        <p>Digital System Design-Test-Verification and Fault Tolerance Research Group</p>
      </div>
      <div class="footer-links">
        <p>
          <a href="https://ucdavis.edu">University of California, Davis</a>, One Shields Avenue,
          Davis, CA 95616 | 530-752-1011
        </p>
      </div>
    </footer>
  </body>
</html>
