read_verilog ../../hdl/counter.v
synth_xilinx -top counter -family xc6s -ise
write_edif -pvector bra counter.edif
