# Loading project transmissao_7O1
# reading /home/victor/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project exp3
# Compile of contador_bcd_3digitos.v was successful.
# Compile of contador_bcd_3digitos_tb.v was successful.
# Compile of contador_cm.v was successful.
# Compile of contador_cm_fd.v was successful.
# Compile of contador_cm_uc.v was successful.
# Compile of contador_m.v was successful.
# Compile of edge_detector.v was successful.
# Compile of exp3_sensor.v was successful.
# Compile of gerador_pulso.v was successful.
# Compile of hexa7seg.v was successful.
# Compile of interface_hcsr04.v was successful.
# Compile of interface_hcsr04_fd.v was successful.
# Compile of interface_hcsr04_tb.v was successful.
# Compile of interface_hcsr04_uc.v was successful.
# Compile of registrador_n.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.interface_hcsr04_tb
# vsim work.interface_hcsr04_tb 
# Start time: 16:21:17 on Sep 15,2024
# Loading work.interface_hcsr04_tb
# Loading work.interface_hcsr04
# Loading work.interface_hcsr04_uc
# Loading work.interface_hcsr04_fd
# Loading work.gerador_pulso
# Loading work.contador_cm
# Loading work.contador_cm_fd
# Loading work.contador_m
# Loading work.contador_bcd_3digitos
# Loading work.contador_cm_uc
# Loading work.registrador_n
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/interface_hcsr04_tb/clock_in \
sim:/interface_hcsr04_tb/reset_in \
sim:/interface_hcsr04_tb/medir_in \
sim:/interface_hcsr04_tb/echo_in \
sim:/interface_hcsr04_tb/trigger_out \
sim:/interface_hcsr04_tb/medida_out \
sim:/interface_hcsr04_tb/pronto_out \
sim:/interface_hcsr04_tb/db_estado_out \
sim:/interface_hcsr04_tb/casos_teste \
sim:/interface_hcsr04_tb/caso \
sim:/interface_hcsr04_tb/larguraPulso
run -all
# Inicio das simulacoes
# Caso de teste 1: 5882us
# Fim do caso 1
# Caso de teste 2: 5899us
# Fim do caso 2
# Caso de teste 3: 4353us
# Fim do caso 3
# Caso de teste 4: 4399us
# Fim do caso 4
# Fim das simulacoes
# ** Note: $stop    : /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana 3/exp3_t3b01_restored/interface_hcsr04_tb.v(109)
#    Time: 22635670 ns  Iteration: 0  Instance: /interface_hcsr04_tb
# Break in Module interface_hcsr04_tb at /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana 3/exp3_t3b01_restored/interface_hcsr04_tb.v line 109
# couldn't load file "/home/victor/intelFPGA/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# list element in quotes followed by ":" instead of space
add wave -position insertpoint  \
{sim:/interface_hcsr04_tb/casos_teste[0]} \
{sim:/interface_hcsr04_tb/casos_teste[1]} \
{sim:/interface_hcsr04_tb/casos_teste[2]} \
{sim:/interface_hcsr04_tb/casos_teste[3]}
add wave -position insertpoint  \
sim:/interface_hcsr04_tb/dut/U2/U2/FD/digito0 \
sim:/interface_hcsr04_tb/dut/U2/U2/FD/digito1 \
sim:/interface_hcsr04_tb/dut/U2/U2/FD/digito2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# Inicio das simulacoes
# Caso de teste 1: 5882us
# Fim do caso 1
# Caso de teste 2: 5899us
# Fim do caso 2
# Caso de teste 3: 4353us
# Fim do caso 3
# Caso de teste 4: 4399us
# Fim do caso 4
# Fim das simulacoes
# ** Note: $stop    : /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana 3/exp3_t3b01_restored/interface_hcsr04_tb.v(109)
#    Time: 22635670 ns  Iteration: 0  Instance: /interface_hcsr04_tb
# Break in Module interface_hcsr04_tb at /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana 3/exp3_t3b01_restored/interface_hcsr04_tb.v line 109
# couldn't load file "/home/victor/intelFPGA/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# list element in quotes followed by ":" instead of space
run 10000
run 100000
run 10000000
# End time: 18:06:21 on Sep 15,2024, Elapsed time: 1:45:04
# Errors: 0, Warnings: 1
