Analysis & Synthesis report for teste
Thu Nov 29 14:39:00 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: trabalho_pratico2:F_trabalho_pratico2
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 29 14:39:00 2018       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; teste                                       ;
; Top-level Entity Name              ; teste                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 270                                         ;
;     Total combinational functions  ; 269                                         ;
;     Dedicated logic registers      ; 73                                          ;
; Total registers                    ; 73                                          ;
; Total pins                         ; 525                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; teste              ; teste              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                             ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------+---------+
; teste.v                          ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v             ;         ;
; trabalho_pratico2.v              ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v ;         ;
; mux2x1.v                         ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Micro/Desktop/tp_27_11/FPGA/mux2x1.v            ;         ;
; display7segmentos.v              ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Micro/Desktop/tp_27_11/FPGA/display7segmentos.v ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 270          ;
;                                             ;              ;
; Total combinational functions               ; 269          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 115          ;
;     -- 3 input functions                    ; 11           ;
;     -- <=2 input functions                  ; 143          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 208          ;
;     -- arithmetic mode                      ; 61           ;
;                                             ;              ;
; Total registers                             ; 73           ;
;     -- Dedicated logic registers            ; 73           ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 525          ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; SW[17]~input ;
; Maximum fan-out                             ; 62           ;
; Total fan-out                               ; 1809         ;
; Average fan-out                             ; 1.13         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                       ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                           ; Entity Name       ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------+-------------------+--------------+
; |teste                                      ; 269 (63)            ; 73 (27)                   ; 0           ; 0            ; 0       ; 0         ; 525  ; 0            ; |teste                                        ; teste             ; work         ;
;    |display7segmentos:F1_display7segmentos| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|display7segmentos:F1_display7segmentos ; display7segmentos ; work         ;
;    |display7segmentos:F2_display7segmentos| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|display7segmentos:F2_display7segmentos ; display7segmentos ; work         ;
;    |display7segmentos:F3_display7segmentos| ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|display7segmentos:F3_display7segmentos ; display7segmentos ; work         ;
;    |display7segmentos:F4_display7segmentos| ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|display7segmentos:F4_display7segmentos ; display7segmentos ; work         ;
;    |display7segmentos:F5_display7segmentos| ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|display7segmentos:F5_display7segmentos ; display7segmentos ; work         ;
;    |display7segmentos:F6_display7segmentos| ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|display7segmentos:F6_display7segmentos ; display7segmentos ; work         ;
;    |display7segmentos:F7_display7segmentos| ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|display7segmentos:F7_display7segmentos ; display7segmentos ; work         ;
;    |display7segmentos:F8_display7segmentos| ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|display7segmentos:F8_display7segmentos ; display7segmentos ; work         ;
;    |mux_2x1:F_mux_2x1|                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|mux_2x1:F_mux_2x1                      ; mux_2x1           ; work         ;
;    |trabalho_pratico2:F_trabalho_pratico2|  ; 100 (100)           ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|trabalho_pratico2:F_trabalho_pratico2  ; trabalho_pratico2 ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                ;
+-----------------------------------------------------+-----------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------------------------+------------------------+
; trabalho_pratico2:F_trabalho_pratico2|next_state[0] ; trabalho_pratico2:F_trabalho_pratico2|next_state[3] ; yes                    ;
; trabalho_pratico2:F_trabalho_pratico2|next_state[1] ; trabalho_pratico2:F_trabalho_pratico2|next_state[3] ; yes                    ;
; trabalho_pratico2:F_trabalho_pratico2|next_state[2] ; trabalho_pratico2:F_trabalho_pratico2|next_state[3] ; yes                    ;
; trabalho_pratico2:F_trabalho_pratico2|next_state[3] ; trabalho_pratico2:F_trabalho_pratico2|next_state[3] ; yes                    ;
; Number of user-specified and inferred latches = 4   ;                                                     ;                        ;
+-----------------------------------------------------+-----------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; contaclock[26..31]                    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 6 ;                                        ;
+---------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                         ;
+----------------+---------------------------+----------------------------------------+
; Register name  ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------+---------------------------+----------------------------------------+
; contaclock[31] ; Stuck at GND              ; contaclock[27], contaclock[26]         ;
;                ; due to stuck port data_in ;                                        ;
+----------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 73    ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 45    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |teste|trabalho_pratico2:F_trabalho_pratico2|state[0]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |teste|trabalho_pratico2:F_trabalho_pratico2|totalvotos_matheus[6]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |teste|trabalho_pratico2:F_trabalho_pratico2|totalvotos_luis[7]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |teste|trabalho_pratico2:F_trabalho_pratico2|totalvotos_vinicius[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |teste|trabalho_pratico2:F_trabalho_pratico2|totalvotos_random[4]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |teste|trabalho_pratico2:F_trabalho_pratico2|totalvotos_nulos[1]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |teste|mux_2x1:F_mux_2x1|saida[5]                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trabalho_pratico2:F_trabalho_pratico2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; q0             ; 0000  ; Unsigned Binary                                           ;
; q1             ; 0001  ; Unsigned Binary                                           ;
; q2             ; 0010  ; Unsigned Binary                                           ;
; q3             ; 0011  ; Unsigned Binary                                           ;
; q4             ; 0100  ; Unsigned Binary                                           ;
; q5             ; 0101  ; Unsigned Binary                                           ;
; q6             ; 0110  ; Unsigned Binary                                           ;
; q7             ; 0111  ; Unsigned Binary                                           ;
; q8             ; 1000  ; Unsigned Binary                                           ;
; q9             ; 1001  ; Unsigned Binary                                           ;
; q10            ; 1010  ; Unsigned Binary                                           ;
; q11            ; 1011  ; Unsigned Binary                                           ;
; q12            ; 1100  ; Unsigned Binary                                           ;
; q13            ; 1101  ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 525                         ;
; cycloneiii_ff         ; 73                          ;
;     ENA               ; 4                           ;
;     ENA SCLR          ; 41                          ;
;     plain             ; 28                          ;
; cycloneiii_io_obuf    ; 213                         ;
; cycloneiii_lcell_comb ; 278                         ;
;     arith             ; 61                          ;
;         2 data inputs ; 61                          ;
;     normal            ; 217                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 76                          ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 115                         ;
;                       ;                             ;
; Max LUT depth         ; 9.10                        ;
; Average LUT depth     ; 2.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Nov 29 14:38:38 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at teste.v(532): ignored dangling comma in List of Port Connections File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 532
Warning (12125): Using design file teste.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info (12023): Found entity 1: trabalho_pratico2 File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 1
    Info (12023): Found entity 2: mux_2x1 File: C:/Users/Micro/Desktop/tp_27_11/FPGA/mux2x1.v Line: 1
    Info (12023): Found entity 3: display7segmentos File: C:/Users/Micro/Desktop/tp_27_11/FPGA/display7segmentos.v Line: 1
    Info (12023): Found entity 4: teste File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 10
Info (12127): Elaborating entity "teste" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at teste.v(511): variable "SW" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 511
Warning (10235): Verilog HDL Always Construct warning at teste.v(512): variable "totalvotos_nulos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 512
Warning (10235): Verilog HDL Always Construct warning at teste.v(513): variable "totalvotos_matheus" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 513
Warning (10235): Verilog HDL Always Construct warning at teste.v(514): variable "totalvotos_luis" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 514
Warning (10235): Verilog HDL Always Construct warning at teste.v(515): variable "totalvotos_vinicius" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 515
Warning (10235): Verilog HDL Always Construct warning at teste.v(516): variable "totalvotos_random" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 516
Warning (10034): Output port "LEDG[7..4]" at teste.v(227) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 227
Warning (10034): Output port "LEDR[13..12]" at teste.v(228) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
Warning (10034): Output port "LEDR[10..7]" at teste.v(228) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
Warning (10034): Output port "LEDR[5..0]" at teste.v(228) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
Warning (10034): Output port "VGA_B" at teste.v(276) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 276
Warning (10034): Output port "VGA_G" at teste.v(279) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 279
Warning (10034): Output port "VGA_R" at teste.v(281) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 281
Warning (10034): Output port "ENET0_TX_DATA" at teste.v(315) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 315
Warning (10034): Output port "ENET1_TX_DATA" at teste.v(334) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 334
Warning (10034): Output port "OTG_ADDR" at teste.v(346) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 346
Warning (10034): Output port "OTG_DACK_N" at teste.v(348) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 348
Warning (10034): Output port "DRAM_ADDR" at teste.v(362) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
Warning (10034): Output port "DRAM_BA" at teste.v(363) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 363
Warning (10034): Output port "DRAM_DQM" at teste.v(369) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 369
Warning (10034): Output port "SRAM_ADDR" at teste.v(374) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
Warning (10034): Output port "FL_ADDR" at teste.v(383) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
Warning (10034): Output port "SMA_CLKOUT" at teste.v(224) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 224
Warning (10034): Output port "LCD_BLON" at teste.v(250) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 250
Warning (10034): Output port "LCD_EN" at teste.v(252) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 252
Warning (10034): Output port "LCD_ON" at teste.v(253) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 253
Warning (10034): Output port "LCD_RS" at teste.v(254) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 254
Warning (10034): Output port "LCD_RW" at teste.v(255) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 255
Warning (10034): Output port "UART_CTS" at teste.v(258) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 258
Warning (10034): Output port "UART_TXD" at teste.v(261) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 261
Warning (10034): Output port "SD_CLK" at teste.v(270) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 270
Warning (10034): Output port "VGA_BLANK_N" at teste.v(277) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 277
Warning (10034): Output port "VGA_CLK" at teste.v(278) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 278
Warning (10034): Output port "VGA_HS" at teste.v(280) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 280
Warning (10034): Output port "VGA_SYNC_N" at teste.v(282) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 282
Warning (10034): Output port "VGA_VS" at teste.v(283) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 283
Warning (10034): Output port "AUD_DACDAT" at teste.v(289) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 289
Warning (10034): Output port "AUD_XCK" at teste.v(291) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 291
Warning (10034): Output port "EEP_I2C_SCLK" at teste.v(294) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 294
Warning (10034): Output port "I2C_SCLK" at teste.v(298) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 298
Warning (10034): Output port "ENET0_GTX_CLK" at teste.v(302) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 302
Warning (10034): Output port "ENET0_MDC" at teste.v(305) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 305
Warning (10034): Output port "ENET0_RST_N" at teste.v(307) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 307
Warning (10034): Output port "ENET0_TX_EN" at teste.v(316) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 316
Warning (10034): Output port "ENET0_TX_ER" at teste.v(317) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 317
Warning (10034): Output port "ENET1_GTX_CLK" at teste.v(321) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 321
Warning (10034): Output port "ENET1_MDC" at teste.v(324) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 324
Warning (10034): Output port "ENET1_RST_N" at teste.v(326) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 326
Warning (10034): Output port "ENET1_TX_EN" at teste.v(335) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 335
Warning (10034): Output port "ENET1_TX_ER" at teste.v(336) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 336
Warning (10034): Output port "TD_RESET_N" at teste.v(342) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 342
Warning (10034): Output port "OTG_CS_N" at teste.v(347) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 347
Warning (10034): Output port "OTG_RD_N" at teste.v(354) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 354
Warning (10034): Output port "OTG_RST_N" at teste.v(355) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 355
Warning (10034): Output port "OTG_WE_N" at teste.v(356) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 356
Warning (10034): Output port "DRAM_CAS_N" at teste.v(364) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 364
Warning (10034): Output port "DRAM_CKE" at teste.v(365) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 365
Warning (10034): Output port "DRAM_CLK" at teste.v(366) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 366
Warning (10034): Output port "DRAM_CS_N" at teste.v(367) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 367
Warning (10034): Output port "DRAM_RAS_N" at teste.v(370) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 370
Warning (10034): Output port "DRAM_WE_N" at teste.v(371) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 371
Warning (10034): Output port "SRAM_CE_N" at teste.v(375) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 375
Warning (10034): Output port "SRAM_LB_N" at teste.v(377) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 377
Warning (10034): Output port "SRAM_OE_N" at teste.v(378) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 378
Warning (10034): Output port "SRAM_UB_N" at teste.v(379) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 379
Warning (10034): Output port "SRAM_WE_N" at teste.v(380) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 380
Warning (10034): Output port "FL_CE_N" at teste.v(384) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 384
Warning (10034): Output port "FL_OE_N" at teste.v(386) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 386
Warning (10034): Output port "FL_RST_N" at teste.v(387) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 387
Warning (10034): Output port "FL_WE_N" at teste.v(389) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 389
Warning (10034): Output port "FL_WP_N" at teste.v(390) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 390
Warning (10034): Output port "hCLKOUT_N1" at teste.v(401) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 401
Warning (10034): Output port "hCLKOUT_N2" at teste.v(402) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 402
Warning (10034): Output port "hCLKOUT_P1" at teste.v(403) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 403
Warning (10034): Output port "hCLKOUT_P2" at teste.v(404) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 404
Warning (10034): Output port "hCLKOUT0" at teste.v(405) has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 405
Info (12128): Elaborating entity "display7segmentos" for hierarchy "display7segmentos:F1_display7segmentos" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 457
Info (12128): Elaborating entity "mux_2x1" for hierarchy "mux_2x1:F_mux_2x1" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 532
Info (12128): Elaborating entity "trabalho_pratico2" for hierarchy "trabalho_pratico2:F_trabalho_pratico2" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 548
Warning (10230): Verilog HDL assignment warning at trabalho_pratico2.v(67): truncated value with size 32 to match size of target (8) File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 67
Warning (10230): Verilog HDL assignment warning at trabalho_pratico2.v(70): truncated value with size 32 to match size of target (8) File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 70
Warning (10230): Verilog HDL assignment warning at trabalho_pratico2.v(73): truncated value with size 32 to match size of target (8) File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 73
Warning (10230): Verilog HDL assignment warning at trabalho_pratico2.v(76): truncated value with size 32 to match size of target (8) File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 76
Warning (10230): Verilog HDL assignment warning at trabalho_pratico2.v(81): truncated value with size 32 to match size of target (8) File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 81
Warning (10235): Verilog HDL Always Construct warning at trabalho_pratico2.v(123): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 123
Warning (10235): Verilog HDL Always Construct warning at trabalho_pratico2.v(125): variable "digit" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 125
Warning (10235): Verilog HDL Always Construct warning at trabalho_pratico2.v(128): variable "digit" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 128
Warning (10235): Verilog HDL Always Construct warning at trabalho_pratico2.v(137): variable "digit" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 137
Warning (10235): Verilog HDL Always Construct warning at trabalho_pratico2.v(145): variable "digit" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 145
Warning (10235): Verilog HDL Always Construct warning at trabalho_pratico2.v(148): variable "digit" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 148
Warning (10235): Verilog HDL Always Construct warning at trabalho_pratico2.v(156): variable "digit" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at trabalho_pratico2.v(167): variable "digit" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 167
Warning (10235): Verilog HDL Always Construct warning at trabalho_pratico2.v(193): variable "digit" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 193
Warning (10235): Verilog HDL Always Construct warning at trabalho_pratico2.v(201): variable "digit" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 201
Warning (10235): Verilog HDL Always Construct warning at trabalho_pratico2.v(204): variable "digit" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 204
Warning (10235): Verilog HDL Always Construct warning at trabalho_pratico2.v(212): variable "digit" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 212
Warning (10235): Verilog HDL Always Construct warning at trabalho_pratico2.v(222): variable "digit" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 222
Warning (10270): Verilog HDL Case Statement warning at trabalho_pratico2.v(123): incomplete case statement has no default case item File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 123
Warning (10240): Verilog HDL Always Construct warning at trabalho_pratico2.v(111): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 111
Info (10041): Inferred latch for "next_state[0]" at trabalho_pratico2.v(122) File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 122
Info (10041): Inferred latch for "next_state[1]" at trabalho_pratico2.v(122) File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 122
Info (10041): Inferred latch for "next_state[2]" at trabalho_pratico2.v(122) File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 122
Info (10041): Inferred latch for "next_state[3]" at trabalho_pratico2.v(122) File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 122
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 234
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 234
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 234
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 234
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 234
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 234
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 234
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 251
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 251
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 251
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 251
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 251
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 251
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 251
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 251
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 264
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 265
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 266
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 267
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 271
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 272
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 272
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 272
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 272
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 287
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 288
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 290
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 295
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 299
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 306
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 349
    Warning (13040): bidirectional pin "OTG_FSPEED" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 351
    Warning (13040): bidirectional pin "OTG_LSPEED" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 353
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 368
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 376
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 385
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 385
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 385
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 385
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 385
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 385
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 385
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 385
    Warning (13040): bidirectional pin "GPIOGPIO[0]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[1]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[2]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[3]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[4]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[5]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[6]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[7]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[8]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[9]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[10]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[11]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[12]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[13]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[14]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[15]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[16]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[17]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[18]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[19]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[20]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[21]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[22]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[23]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[24]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[25]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[26]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[27]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[28]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[29]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[30]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[31]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[32]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[33]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[34]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "GPIOGPIO[35]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 393
    Warning (13040): bidirectional pin "hD[0]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 406
    Warning (13040): bidirectional pin "hD[1]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 406
    Warning (13040): bidirectional pin "hD[2]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 406
    Warning (13040): bidirectional pin "hD[3]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 406
    Warning (13040): bidirectional pin "hRX_D_N[0]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[1]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[2]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[3]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[4]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[5]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[6]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[7]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[8]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[9]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[10]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[11]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[12]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[13]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[14]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[15]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_N[16]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 407
    Warning (13040): bidirectional pin "hRX_D_P[0]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[1]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[2]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[3]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[4]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[5]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[6]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[7]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[8]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[9]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[10]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[11]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[12]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[13]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[14]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[15]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hRX_D_P[16]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 408
    Warning (13040): bidirectional pin "hTX_D_N[0]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[1]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[2]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[3]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[4]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[5]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[6]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[7]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[8]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[9]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[10]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[11]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[12]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[13]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[14]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[15]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_N[16]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 409
    Warning (13040): bidirectional pin "hTX_D_P[0]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[1]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[2]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[3]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[4]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[5]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[6]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[7]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[8]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[9]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[10]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[11]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[12]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[13]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[14]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[15]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
    Warning (13040): bidirectional pin "hTX_D_P[16]" has no driver File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 410
Warning (13012): Latch trabalho_pratico2:F_trabalho_pratico2|next_state[0] has unsafe behavior File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 122
    Warning (13013): Ports D and ENA on the latch are fed by the same signal trabalho_pratico2:F_trabalho_pratico2|state[2] File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 57
Warning (13012): Latch trabalho_pratico2:F_trabalho_pratico2|next_state[1] has unsafe behavior File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 122
    Warning (13013): Ports D and ENA on the latch are fed by the same signal trabalho_pratico2:F_trabalho_pratico2|state[1] File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 57
Warning (13012): Latch trabalho_pratico2:F_trabalho_pratico2|next_state[2] has unsafe behavior File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 122
    Warning (13013): Ports D and ENA on the latch are fed by the same signal trabalho_pratico2:F_trabalho_pratico2|state[2] File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 57
Warning (13012): Latch trabalho_pratico2:F_trabalho_pratico2|next_state[3] has unsafe behavior File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 122
    Warning (13013): Ports D and ENA on the latch are fed by the same signal trabalho_pratico2:F_trabalho_pratico2|state[2] File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 57
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 224
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 227
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 227
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 227
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 227
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 228
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 250
    Warning (13410): Pin "LCD_EN" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 252
    Warning (13410): Pin "LCD_ON" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 253
    Warning (13410): Pin "LCD_RS" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 254
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 255
    Warning (13410): Pin "UART_CTS" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 258
    Warning (13410): Pin "UART_TXD" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 261
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 270
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 276
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 276
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 276
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 276
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 276
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 276
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 276
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 276
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 277
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 278
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 279
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 279
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 279
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 279
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 279
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 279
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 279
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 279
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 280
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 281
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 281
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 281
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 281
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 281
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 281
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 281
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 281
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 282
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 283
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 289
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 291
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 294
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 298
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 302
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 305
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 307
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 315
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 315
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 315
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 315
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 316
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 317
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 321
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 324
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 326
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 334
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 334
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 334
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 334
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 335
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 336
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 342
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 346
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 346
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 347
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 348
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 348
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 354
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 355
    Warning (13410): Pin "OTG_WE_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 356
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 362
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 363
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 363
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 364
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 365
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 366
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 367
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 369
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 369
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 369
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 369
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 370
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 371
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 374
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 375
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 377
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 378
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 379
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 380
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 383
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 384
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 386
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 387
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 389
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 390
    Warning (13410): Pin "hCLKOUT_N1" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 401
    Warning (13410): Pin "hCLKOUT_N2" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 402
    Warning (13410): Pin "hCLKOUT_P1" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 403
    Warning (13410): Pin "hCLKOUT_P2" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 404
    Warning (13410): Pin "hCLKOUT0" is stuck at GND File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 405
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 69 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 219
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 220
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 223
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 231
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 231
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 231
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 231
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 237
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 237
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 237
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 237
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 237
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 237
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 237
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 237
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 237
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 237
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 237
    Warning (15610): No output dependent on input pin "UART_RTS" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 259
    Warning (15610): No output dependent on input pin "UART_RXD" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 260
    Warning (15610): No output dependent on input pin "SD_WP_N" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 273
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 286
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 303
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 304
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 308
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 309
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 310
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 311
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 311
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 311
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 311
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 312
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 313
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 314
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 318
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 322
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 323
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 327
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 328
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 329
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 330
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 330
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 330
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 330
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 331
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 332
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 333
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 339
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 340
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 340
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 340
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 340
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 340
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 340
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 340
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 340
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 341
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 343
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 350
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 350
    Warning (15610): No output dependent on input pin "OTG_INT[0]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 352
    Warning (15610): No output dependent on input pin "OTG_INT[1]" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 352
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 359
    Warning (15610): No output dependent on input pin "FL_RY" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 388
    Warning (15610): No output dependent on input pin "hCLKIN_N1" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 396
    Warning (15610): No output dependent on input pin "hCLKIN_N2" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 397
    Warning (15610): No output dependent on input pin "hCLKIN_P1" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 398
    Warning (15610): No output dependent on input pin "hCLKIN_P2" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 399
    Warning (15610): No output dependent on input pin "hCLKIN0" File: C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.v Line: 400
Info (21057): Implemented 795 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 77 input pins
    Info (21059): Implemented 235 output pins
    Info (21060): Implemented 213 bidirectional pins
    Info (21061): Implemented 270 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 560 warnings
    Info: Peak virtual memory: 4774 megabytes
    Info: Processing ended: Thu Nov 29 14:39:00 2018
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Micro/Desktop/tp_27_11/FPGA/teste.map.smsg.


