
-----------------------t40:NW----------------------------

**input**: rule:NW.W.1, comment:Width  >=  0.34  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.34'}
**input**: rule:NW.S.1, comment:Space  >=  0.34  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.34'}
**input**: rule:NW.S.2, comment:Space of two NW1V with different potentials (*)  >=  0.8  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.8'}
**input**: rule:NW.S.3, comment:NW1V space to NW2V with different potentials (*)  >=  1  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '1'}
**input**: rule:NW.S.4, comment:Space of two NW2V with different potentials (*)  >=  1  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '1'}
**input**: rule:NW.S.5, comment:Space to PW STRAP  >=  0.08  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.08'}
**input**: rule:NW.S.6, comment:Space to N+ ACTIVE (except NW resistor)  >=  0.08  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.08'}
**input**: rule:NW.S.6.1, comment:Space to N+ ACTIVE [at least one edge at each corner] (except NW resistor)  >=  0.16  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.16'}
**input**: rule:NW.S.7, comment:Space to {N+ ACTIVE interact with OD2}  >=  0.22  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.22'}
**input**: rule:NW.EN.1, comment:Enclosure of NW STRAP (except NW resistor)  >=  0.08  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.08'}
**input**: rule:NW.EN.2, comment:Enclosure of P+ ACTIVE  >=  0.08  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.08'}
**input**: rule:NW.EN.2.1, comment:Enclosure of P+ ACTIVE [at least one edge at each corner]  >=  0.16  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.16'}
**input**: rule:NW.EN.3, comment:Enclosure of {P+ ACTIVE interact with OD2}  >=  0.22  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.22'}
**input**: rule:NW.A.1, comment:Area  >=  0.64  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.64'}
**input**: rule:NW.A.2, comment:Enclosed area  >=  0.64  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.64'}

-----------------------t40:OD----------------------------

**input**: rule:OD.W.1, comment:Width  >=  0.06  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.06'}
**input**: rule:OD.W.2, comment:Channel width of core device  >=  0.12  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.12'}
**input**: rule:OD.W.2.1, comment:Maximum channel width of core NMOS device for GS and LPG G device  <=  10 (This rule doesn't include the NT_N ,  SR_ESD ,  VAR)  
**ouput**: {'classification': 'Width', 'symbol': '<=', 'value': '10'}
**input**: rule:OD.W.2.2, comment:Maximum channel width for core PMOS device for GS  <=  1.5 (This rule doesn't include the NT_N ,  SR_ESD ,  VAR)  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.212'}
**input**: rule:OD.W.3, comment:Channel width of MOS [for I/O device]  >=  0.32  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.32'}
**input**: rule:OD.W.4, comment:Min. width of 45 degree bent OD 0.17 um  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.17'}
**input**: rule:OD.S.1, comment:Space  >=  0.08  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.08'}
**input**: rule:OD.S.2, comment:Space (inside OD2)  >=  0.15 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.15'}
**input**: rule:OD.S.3, comment:Space to OD [width  >  0.12 um] if the parallel length  >=  0.14 um (P)  >=  0.10  
**ouput**: {'classification': 'Spacing', 'symbol': '>', 'value': '0.12'}
**input**: rule:OD.S.3.1, comment:Space to OD [width  >  0.12 um] if the parallel length  >=  0.14 um (P1) in PO gate direction  >=  0.11  
**ouput**: {'classification': 'Spacing', 'symbol': '>', 'value': '0.12'}
**input**: rule:OD.S.4, comment:Space to 45-degree bent OD  >=  0.17  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.17'}
**input**: rule:OD.S.5, comment:Space between two segments of a U-shape or an O-shape OD (notch only)  >=  0.15  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.15'}
**input**: rule:OD.A.1, comment:Area (This check doesn't include the patterns filling 0.06 um x 0.26 um rectangular tile)  >=  0.035  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.035'}
**input**: rule:OD.A.2, comment:Area [with all of edge length  <  0.21 um]  >=  0.055  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.055'}
**input**: rule:OD.A.3, comment:Enclosed area  >=  0.04  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.04'}
**input**: rule:OD.A.4, comment:Enclosed area [with all of inner edge length  <  0.21 um]  >=  0.077  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.077'}
**input**: rule:OD.A.5, comment:Maximum ACTIVE area sum of ((checking Area INTERACT PO) NOT (PO OR SR_DPO)) in same checking Area  <=  300. Checking area is defined by size 0.22um in S/D direction and 0.08um in endcap direction from gate  
**ouput**: {'classification': 'Area', 'symbol': '<=', 'value': '300'}
**input**: rule:OD.L.1, comment:Length of active with width  <  0.12 um ,  connected to butted strap  <=  0.4 um  
**ouput**: {'classification': 'Length', 'symbol': '<=', 'value': '0.4'}
**input**: rule:OD.L.2, comment:Max. OD length between 2 CO or CO to OD line end when OD width  <=  0.12 um  60.0 um  
**ouput**: {'classification': 'Length', 'symbol': '<=', 'value': '60.0'}
**input**: rule:OD.R.1, comment:OD must be fully covered by {NP OR PP} except for {(DOD OR SR_DOD) OR NWDMY}  
**ouput**: {'classification': 'Enclosure', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:OD.DN.1, comment:{OD OR DOD} density across full chip  >=  25%  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '25'}
**input**: rule:OD.DN.1.1, comment:{OD OR DOD} density across full chip  <=  75%  
**ouput**: {'classification': 'Area', 'symbol': '<=', 'value': '75'}
**input**: rule:OD.DN.2, comment:Min. OD density over window 150 step 75  >=  20%  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '20'}
**input**: rule:OD.DN.2.2, comment:Max. OD density over window 150 step 75  <=  90%  
**ouput**: {'classification': 'Area', 'symbol': '<=', 'value': '90'}
**input**: rule:OD.DN.2.1, comment:Max. OD density over window 150 step 75  <=  80% in core  
**ouput**: {'classification': 'Area', 'symbol': '<=', 'value': '80'}
**input**: rule:OD.DN.3, comment:Min. OD density over window 150 step 75  >=  20% (within ODBLK)  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '20'}
**input**: rule:OD.DN.3.2, comment:Max. OD density over window 150 step 75  <=  90% (within ODBLK)  
**ouput**: {'classification': 'Area', 'symbol': '<=', 'value': '90'}
**input**: rule:OD.DN.3.1, comment:Max. OD density over window 150 step 75  <=  80% in core (within ODBLK)  
**ouput**: {'classification': 'Area', 'symbol': '<=', 'value': '80'}

-----------------------t40:PO----------------------------

**input**: rule:PO.W.1, comment:Width  >=  0.04  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.04'}
**input**: rule:PO.W.2, comment:Channel length of 2.5V MOS (for 2.5V overdrive to 3.3V ,  please refer to section OD25_33 Layout Rules)  >=  0.27  
**ouput**: {'classification': 'Length', 'symbol': '>=', 'value': '0.27'}
**input**: rule:PO.W.3, comment:Channel length of 3.3V MOS  >=  0.42 um  
**ouput**: {'classification': 'Length', 'symbol': '>=', 'value': '0.42'}
**input**: rule:PO.W.4, comment:Channel length of 1.8 V MOS (For 2.5V underdrive to 1.8V ,  please refer to section OD25_18 Layout Rules. For 1.8V underdrive to 1.5V ,  please refer to section OD18_15 Layout Rules.)  >=  0.15  
**ouput**: {'classification': 'Length', 'symbol': '>=', 'value': '0.15'}
**input**: rule:PO.W.6, comment:Channel length of core device for GS (This check doesn't include the regions covered by layers of NT_N ,  SDI ,  and VAR.)  =  0.04 / 0.045 / 0.05 / 0.06 / 0.07 / 0.08~10  
**ouput**: {'classification': 'Length', 'symbol': '=', 'value': '0.04~10'}
**input**: rule:PO.W.7, comment:Width of 45-degree FIELD PO (except PO fuse element ,  POFUSE ,  156;0). (Please make sure the vertex of 45 degree pattern is on 5nm grid (refer to the rule ,  G.6U ,  in section 3.7))  >=  0.17  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.17'}
**input**: rule:PO.S.1, comment:Space  >=  0.10  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.10'}
**input**: rule:PO.S.3, comment:{GATE inside OD2} space in the same OD  >=  0.22  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.22'}
**input**: rule:PO.S.4, comment:FIELD PO space to OD (except CSRDMY (166;0) region)  >=  0.03  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.03'}
**input**: rule:PO.S.4.1, comment:Gate space [L-shape OD and L-shape PO enclosed area  <  0.0121 um2 ]  >=  0.11  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.11'}
**input**: rule:PO.S.6, comment:L-shape PO space to OD when PO and OD are in the same MOS L-shape PO length (R1)  <=  0.06 um]  >=  0.04  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.04'}
**input**: rule:PO.S.6.1, comment:L-shape PO space to OD when PO and OD are in the same MOS [L-shape PO length  >  0.06 um (R1) and L-shape PO length  <=  0.1 um (R1)]  >=  0.05  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.05'}
**input**: rule:PO.S.7, comment:Space if at least one {PO OR SR_DPO} width  >  0.12 um ,  and the {PO OR SR_DPO} parallel run length  >  0.14 um (individual projection).  >=  0.16  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.16'}
**input**: rule:PO.S.9, comment:Space [in same RPO]  >=  0.18  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.18'}
**input**: rule:PO.S.10, comment:Space at {PO OR SR_DPO} line-end (W  < 0.07 um (Q1)) in a dense-line-end configuration  If {PO OR SR_DPO} has parallel run length with opposite {PO OR SR_DPO} (measured with T1  =  0.035 um extension) along 2 adjacent edges of {PO OR SR_DPO} [any one edge  <  Q1 distance from the corner of the two edges] ,  then one of the space (S1 or S2) needs to be at least this value (This check doesn't include small jog with edge length  <  0.04 um (R))  >=  0.11  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.11'}
**input**: rule:PO.S.15, comment:Large PO to gate [channel length  <=  0.08 um] space. The large PO is defined as PO area  >=  630 um2 and interact with regions of density  >  70% in window 30 um x 30 um ,  stepping 15 um. DPO will be excluded from density check. 1.0  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '630'}
**input**: rule:PO.S.16, comment:Space to 45-degree bent {PO OR SR_DPO}  >=  0.17  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.17'}
**input**: rule:PO.EX.1, comment:Extension on OD (end-cap)  >=  0.09  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.09'}
**input**: rule:PO.EX.2, comment:OD extension on PO  >=  0.09  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.09'}
**input**: rule:PO.EX.3, comment:Extension on OD (end-cap) when the PO to L-shape OD (in the same MOS) space  <  0.1 um. (This check doesn't include ACTIVE jog  <=  0.02 um.)  >=  0.11  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.11'}
**input**: rule:PO.L.1, comment:Maximum PO length between two contacts ,  as well as the length from any point inside PO gate to nearest CO when the PO width <  0.08 um.(This check doesn't include ESD protection devices.)  <=  18  
**ouput**: {'classification': 'Length', 'symbol': '<=', 'value': '18'}
**input**: rule:PO.A.1, comment:Area (This check doesn't include the pattern filling0.04 um x 0.3 um rectangular tile)  >=  0.022  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.022'}
**input**: rule:PO.A.2, comment:Area [with all of edge length <  0.21 um]  >=  0.055  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.055'}
**input**: rule:PO.A.3, comment:Enclosed area  >=  0.04  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.04'}
**input**: rule:PO.A.4, comment:Enclosed area [with all of inner edge length <  0.21 um]  >=  0.077  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.077'}
**input**: rule:PO.DN.1, comment:Min. POLY density across full chip 14%  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '14'}
**input**: rule:PO.DN.1.1, comment:Max. poly density across full chip 40%  
**ouput**: {'classification': 'Area', 'symbol': '<=', 'value': '40'}
**input**: rule:PO.DN.2, comment:{OD OR DOD OR PO OR DPO } local density (minimun) over window 20um x 20um stepping 10um  >=  0.1%  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.1'}
**input**: rule:PO.DN.3, comment:PO density within POBLK. (except {RFDMY AND RFIP_DMY} ,  MOMDMY(155;21)) 14%  
**ouput**: {'classification': 'Area', 'symbol': 'N/A', 'value': '14'}
**input**: rule:PO.R.1, comment:GATE must be a rectangle orthogonal to grid. (Both bent GATE and gate with jog are not allowed). (Except CSRDMY region)  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PO.R.4, comment:PO intersecting OD must form two or more diffusions. (Except CSRDMY region)  
**ouput**: {'classification': 'Restrictions', 'symbol': '>=', 'value': '2'}
**input**: rule:PO.R.7_V, comment:Poly gates of all SRAM cells (50;0 OR 186;0) must be uni-directional in a chip. (This check doesn't include the regions covered by layer 49 (RODMY) and RAM1TDMY (160;0)) Chips on MPW or shuttles may be rotated due to this rule  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PO.R.7_H, comment:Poly gates of all SRAM cells (50;0 OR 186;0) must be uni-directional in a chip. (This check doesn't include the regions covered by layer 49 (RODMY) and RAM1TDMY (160;0)) Chips on MPW or shuttles may be rotated due to this rule  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PO.R.6, comment:H-gate that fulfills the following conditions at the same time is not allowed. [inner space  <  0.43 um (U) ,  channel length  <  0.10 um (V) ,  interconnect PO width  <  0.25 um (W) ,  and interconnect PO length  >  0.065 um(X)]  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PO.R.8, comment:It is prohibited for Floating Gate if the effective source/drain is not connected together  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PO.R.8.SRAM, comment:It is prohibited for Floating Gate if the effective source/drain is not connected together  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PO.S.2, comment:The poly gate space range to neighboring {PO OR SR_DPO} [for channel length  <  0.06um]. It allows the violation with length ratio  <  30% on one side and one segment. The length ratio  =  violation length / device width. The 0.12 ~ 0.125 are not shrinkable. This rule is for poly gate CDU control (Except SRAM (186;0) region)  =  0.12 ~ 0.22 or 0.32  
**parse_error**: 

{"spacing": 0.32}
**input**: rule:PO.S.2_SkipBoundary, comment:The poly gate space range to neighboring {PO OR SR_DPO} [for channel length  <  0.06um]. It allows the violation with length ratio  <  30% on one side and one segment. The length ratio  =  violation length / device width. The 0.12 ~ 0.125 are not shrinkable. This rule is for poly gate CDU control (Except SRAM (186;0) region)  =  0.12 ~ 0.22 or 0.32  
**ouput**: {'classification': 'Spacing', 'symbol': '<', 'value': '30'}
**input**: rule:PO.S.2.1, comment:Gate space [either one channel length  >=  0.06 ]  >=  0.14  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.14'}
**input**: rule:PO.S.2.1.1__PO.EX.2.1, comment:Maximum OD extension on the edge gate [channel length >=  0.08 ] and gate space [either one channel length  >=  0.08 ] in core device regions  <=  0.32 . This check doesn't include the regions covered by SR_ESD.  
**ouput**: {'classification': 'Extension', 'symbol': '<=', 'value': '0.32'}

-----------------------t40:PP----------------------------

**input**: rule:PP.W.1, comment:Width  >=  0.18  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.18'}
**input**: rule:PP.S.1, comment:Space  >=  0.18  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.18'}
**input**: rule:PP.S.2, comment:Space to N+ACTIVE (non-butted)  >=  0.08  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.08'}
**input**: rule:PP.S.4, comment:Space to NW STRAP (non-butted)  >=  0.02  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.02'}
**input**: rule:PP.S.5, comment:{PP edge on OD} space to NMOS GATE  >=  0.23  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.23'}
**input**: rule:PP.S.6, comment:Butted PW STRAP space to PO in the same OD [the butted N+ ACTIVE extending   <  J1  <  0.13 um]  >=  0.23  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.23'}
**input**: rule:PP.S.7, comment:Space to N-type unsilicided OD/PO resistor  >=  0.14  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.14'}
**input**: rule:PP.EN.1, comment:{NP OR PP} enclosure of PO (except DPO)  >=  0.11  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.11'}
**input**: rule:PP.EX.1, comment:Extension on P+ACTIVE  >=  0.08  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.08'}
**input**: rule:PP.EX.2, comment:Extension on PW STRAP (except sealring(162;2))  >=  0.02  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.02'}
**input**: rule:PP.EX.3, comment:Extension on P-type unsilicided OD/PO resistor  >=  0.14  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.14'}
**input**: rule:PP.EX.4, comment:{PP edge on OD} extension on PMOS GATE  >=  0.23  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.23'}
**input**: rule:PP.O.1, comment:Overlap of OD  >=  0.10  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.10'}
**input**: rule:PP.A.1, comment:Area  >=  0.11  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.11'}
**input**: rule:PP.A.2, comment:Enclosed area  >=  0.11  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.11'}
**input**: rule:PP.A.3, comment:Area of butted PW STRAP  >=  0.021  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.021'}
**input**: rule:PP.R.1, comment:PP must fully cover {PMOS GATE SIZING 0.08 um}  >=  0.08  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.08'}
**input**: rule:PP.R.2, comment:Overlap of NP is not allowed.  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PP.L.1, comment:45-degree edge length 0.5  
**ouput**: {'classification': 'Length', 'symbol': '>=', 'value': '0.5'}

-----------------------t40:NP----------------------------

**input**: rule:NP.W.1, comment:Width  >=  0.18  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.18'}
**input**: rule:NP.S.1, comment:Space  >=  0.18  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.18'}
**input**: rule:NP.S.2, comment:Space to P+ACTIVE (non-butted)  >=  0.08  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.08'}
**input**: rule:NP.S.4, comment:Space to PW STRAP (non-butted)  >=  0.02  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.02'}
**input**: rule:NP.S.5, comment:{NP edge on OD} space to PMOS GATE  >=  0.23  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.23'}
**input**: rule:NP.S.6, comment:Butted NW STRAP space to PO in the same OD [the butted P+ ACTIVE extending   <  J1  <  0.13 um]  >=  0.23  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.23'}
**input**: rule:NP.S.7, comment:Space to P-type unsilicided OD/PO resistor  >=  0.14  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.14'}
**input**: rule:NP.EX.1, comment:Extension on N+ACTIVE (except NWROD)  >=  0.08  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.08'}
**input**: rule:NP.EX.2, comment:Extension on NW STRAP (except NWROD)  >=  0.02  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.02'}
**input**: rule:NP.EX.3, comment:Extension on N-type unsilicided OD/PO resistor  >=  0.14  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.14'}
**input**: rule:NP.EX.4, comment:{NP edge on OD} extension on NMOS GATE  >=  0.23  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.23'}
**input**: rule:NP.O.1, comment:Overlap of OD  >=  0.10  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.10'}
**input**: rule:NP.A.1, comment:Area  >=  0.11  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.11'}
**input**: rule:NP.A.2, comment:Enclosed area  >=  0.11  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.11'}
**input**: rule:NP.A.3, comment:Area of butted NW STRAP  >=  0.021  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.021'}
**input**: rule:NP.R.1, comment:NP must fully cover {NMOS GATE SIZING 0.08 um}  >=  0.08  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.08'}
**input**: rule:NP.L.1, comment:45-degree edge length 0.5  
**ouput**: {'classification': 'Length', 'symbol': '>=', 'value': '0.5'}

-----------------------t40:CO----------------------------

**input**: rule:CO.W.1, comment:Width (maximum  =  minimum) (Except butted CO in SRAM (186;0) region only)  =  0.06  
**ouput**: {'classification': 'Width', 'symbol': '==', 'value': '0.06'}
**input**: rule:CO.S.1, comment:Space (Except SRAM (186;0) region)  >=  0.08  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.08'}
**input**: rule:CO.S.2, comment:Space to 3-neighboring CO (distance  <  0.11 um) (Except SRAM (186;0) region)  >=  0.10  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.10'}
**input**: rule:CO.S.2.1, comment:Space [different net] (Except SRAM (186;0) region)  >=  0.11  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.11'}
**input**: rule:CO.S.3, comment:Space to GATE (Overlap of GATE is not allowed) [space  >=  0.035 um is allowed inside SRAM word line driver covered by layer 186;5 or 186;4] (Except SRAM (186;0) region)  >=  0.04  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.04'}
**input**: rule:CO.S.4, comment:{CO inside PO} space to OD (Except SRAM (186;0) region)  >=  0.05  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.05'}
**input**: rule:CO.S.5, comment:{CO inside OD} space to I/O GATE  >=  0.08  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.08'}
**input**: rule:CO.S.5.1, comment:{CO inside drain side OD} space to HVD GATE  =  0.6  
**ouput**: {'classification': 'Spacing', 'symbol': '=', 'value': '0.6'}
**input**: rule:CO.S.6, comment:Space to butted PP/NP edge on OD (overlap of NP/PP boundary on OD is not allowed.)  >=  0.04  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.04'}
**input**: rule:CO.EN.1, comment:Enclosure by OD (Except SRAM (186;0) region)  >=  0.01  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.01'}
**input**: rule:CO.EN.1.1_CO.EN.1.3, comment:Enclosure by OD [at least two opposite sides]  >=  0.03 or [four sides]  >=  ^CO_EN_1_3 ,  do not check butted contact  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.03'}
**input**: rule:CO.EN.1.2, comment:Enclosure by OD for STRAP NOT VAR [at least two opposite sides]  >=  0.02  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.02'}
**input**: rule:CO.EN.0, comment:Enclosure by PO is defined by either {CO.EN.2 and CO.EN.3} or {CO.EN.5 and CO.EN.6} ,  that is enclosure by poly must meet either 10/20/10/20nm or 5/30/15/30nm  
**ouput**: {'classification': 'Enclosure', 'symbol': 'N/A', 'value': '10,20,10,20,5,30,15,30'}
**input**: rule:CO.W.2, comment:Width of CO bar. CO bar is only allowed in seal ring and SLDB.  ==  0.06  
**ouput**: {'classification': 'Width', 'symbol': '==', 'value': '0.06'}

-----------------------t40:M1----------------------------

**input**: rule:M1.W.1, comment:Width  >=  0.07  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.07'}
**input**: rule:M1.W.2, comment:Width of 45-degree bent M1. (Please make sure the vertex of 45 degree pattern is on 0.005 um grid (refer to the guideline ,  G.6gU ,  in section 3.7))  >=  0.17  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.17'}
**input**: rule:M1.W.3, comment:Maximum width (This check doesn't include the sealring (162;2) region)  <=  4.50  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.212'}
**input**: rule:M1.S.1, comment:Space  >=  0.07  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.07'}
**input**: rule:M1.S.2, comment:Min. Metal space (for W >  0.17 um & parallel length  >  0.27 um)  >=  0.08 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.08'}
**input**: rule:M1.S.2.1, comment:Min. Metal space (for W >  0.24 um & parallel length  >  0.27 um)  >=  0.12 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.12'}
**input**: rule:M1.S.2.2, comment:Min. Metal space (for W >  0.31 um & parallel length  >  0.4 um)  >=  0.14 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.14'}
**input**: rule:M1.S.2.3, comment:Min. Metal space (for W >  0.62 um & parallel length  >  0.62 um)  >=  0.21 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.21'}
**input**: rule:M1.S.3, comment:Min. Metal space (for W >  1.5 um & parallel length  >  1.5 um)  >=  0.5 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.5'}
**input**: rule:M1.S.5, comment:If M1 has parallel run length with opposite M1 along two adjacent edges of M1 [any one edge  <  0.09 Q  =  0.07 um and its opposite extension <  0.025 distance from the corner of the two edges of M1] ,  then one of the space (S1 or S2) to opposite M1 must be  >=  0.08 um.  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.08'}
**input**: rule:M1.S.6, comment:Space to 45-degree bent M1  >=  0.17  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.17'}
**input**: rule:M1.S.1.1, comment:Space [any one of Mx connect to  >  3.3V and  <=  5V net]  >=  0.09  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.09'}
**input**: rule:M1.S.8.2, comment:Space to neighboring {VIAx-1 or VIAx} [either VIAx-1 ,  VIAx or Mx connects to  >  3.3V and  <=  5V net]  >=  0.18  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.18'}
**input**: rule:M1.S.8, comment:Space to VIA1 [different net ,  either VIA1 or M1 connects to 1.8V ~ 3.3V net] 0.1  
**parse_error**: 

To address the problem, we need to extract a numerical value and its corresponding comparison symbol from a given rule. If either is not applicable, both should be marked as N/A.

**Step-by-Step Explanation:**

1. **Identify Numerical Value:** Look for any numbers in the rule. In this case, the number found is 0.1.
2. **Determine Comparison Symbol:** Analyze the context to infer the comparison operator. The phrase "is" implies equality, so we use "==".
3. **Check Applicability:** Since both a numerical value and an applicable comparison symbol are identified, extract them.

**Answer:**

```json
{
  "extracted_value": 0.1,
  "comparison_symbol": "=="
}
```
**input**: rule:M1.S.9, comment:This rule is to check Metal (A) space to neighboring VIA1 [either VIA1 or M1 connects to  > 3.3V and  <=  5V net]. DRC methodology to find Metal (A) Find a edge (B) of metal line end [edge length  <=  0.12um] Run length (C) from edge (B) inside metal  >=  0.13um Jog length (D)  <=  0.01um within 0.13um run length Extend 0.06um outside from edge (B) to form a polygon metal (A) Metal (A) is defined if conditions 1~4 are all satisfied.  >=  0.15  
**parse_error**: 

The classification for this rule is based on ensuring a minimum run length inside the metal, making it fall under Length requirements.

**Step-by-Step Explanation:**

1. **Identify Key Conditions:** The rule specifies multiple conditions including edge length, run length, and extension. Among these, the run length requirement of >=0.13um is crucial as it determines if Metal A is defined.
2. **Determine Classification:** Since this condition sets a minimum required length for a portion of the metal line, it falls under Length classification.
3. **Extract Relevant Information:** The symbol and value associated with this condition are >= and 0.13 respectively.

**Answer:**

The rule is classified under Length, focusing on ensuring a minimum run length inside the metal.

Classification: Length  
Symbol: >=  
Value: 0.13um
**input**: rule:M1.S.8.1, comment:Space to VIA1 [different net ,  either VIA1 or M1 connects to  >=  1.5V and  <  1.8V net] 0.08  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.08'}
**input**: rule:M1.EN.1, comment:Enclosure of CO  >=  0.00 ,  do not check butted contact in SRAM  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.00'}
Traceback (most recent call last):
  File "/data/icdesign/ams/ip_migration/users/leiyuan/ipmigration/run_rule.py", line 34, in <module>
    rf.extract_rules()
  File "/data/icdesign/ams/ip_migration/users/leiyuan/ipmigration/ipmigration/rule/svrf_reader.py", line 559, in extract_rules
    self.parse_data(df)
  File "/data/icdesign/ams/ip_migration/users/leiyuan/ipmigration/ipmigration/rule/svrf_reader.py", line 599, in parse_data
    response = client.chat(self.model, messages)
               ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/ollama/_client.py", line 333, in chat
    return self._request(
           ^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/ollama/_client.py", line 178, in _request
    return cls(**self._request_raw(*args, **kwargs).json())
                 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/ollama/_client.py", line 118, in _request_raw
    r = self._client.request(*args, **kwargs)
        ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpx/_client.py", line 825, in request
    return self.send(request, auth=auth, follow_redirects=follow_redirects)
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpx/_client.py", line 914, in send
    response = self._send_handling_auth(
               ^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpx/_client.py", line 942, in _send_handling_auth
    response = self._send_handling_redirects(
               ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpx/_client.py", line 979, in _send_handling_redirects
    response = self._send_single_request(request)
               ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpx/_client.py", line 1014, in _send_single_request
    response = transport.handle_request(request)
               ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpx/_transports/default.py", line 250, in handle_request
    resp = self._pool.handle_request(req)
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpcore/_sync/connection_pool.py", line 256, in handle_request
    raise exc from None
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpcore/_sync/connection_pool.py", line 236, in handle_request
    response = connection.handle_request(
               ^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpcore/_sync/connection.py", line 103, in handle_request
    return self._connection.handle_request(request)
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpcore/_sync/http11.py", line 136, in handle_request
    raise exc
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpcore/_sync/http11.py", line 106, in handle_request
    ) = self._receive_response_headers(**kwargs)
        ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpcore/_sync/http11.py", line 177, in _receive_response_headers
    event = self._receive_event(timeout=timeout)
            ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpcore/_sync/http11.py", line 217, in _receive_event
    data = self._network_stream.read(
           ^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/data/icdesign/ams/ip_migration/tools/anaconda3/lib/python3.11/site-packages/httpcore/_backends/sync.py", line 128, in read
    return self._sock.recv(max_bytes)
           ^^^^^^^^^^^^^^^^^^^^^^^^^^
KeyboardInterrupt
