#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018936e4e790 .scope module, "suma_4bit_tb" "suma_4bit_tb" 2 5;
 .timescale -9 -12;
v0000018936ef57a0_0 .var "A_tb", 3 0;
v0000018936ef4a80_0 .var "B_tb", 3 0;
v0000018936ef58e0_0 .var "Ci_tb", 0 0;
v0000018936ef5fc0_0 .net "Co_tb", 0 0, L_0000018936e91510;  1 drivers
v0000018936ef4120_0 .net "So_tb", 3 0, L_0000018936ef5e80;  1 drivers
S_0000018936e4e920 .scope module, "uut" "suma_4bit" 2 16, 3 1 0, S_0000018936e4e790;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Co";
v0000018936ef4d00_0 .net "A", 3 0, v0000018936ef57a0_0;  1 drivers
v0000018936ef5200_0 .net "B", 3 0, v0000018936ef4a80_0;  1 drivers
v0000018936ef5660_0 .net "Ci", 0 0, v0000018936ef58e0_0;  1 drivers
v0000018936ef4da0_0 .net "Co", 0 0, L_0000018936e91510;  alias, 1 drivers
v0000018936ef4620_0 .net "S", 3 0, L_0000018936ef5e80;  alias, 1 drivers
v0000018936ef4f80_0 .net "c1", 0 0, L_0000018936e91040;  1 drivers
v0000018936ef5340_0 .net "c2", 0 0, L_0000018936e914a0;  1 drivers
v0000018936ef5700_0 .net "c3", 0 0, L_0000018936e90f60;  1 drivers
L_0000018936ef5980 .part v0000018936ef57a0_0, 0, 1;
L_0000018936ef5ca0 .part v0000018936ef4a80_0, 0, 1;
L_0000018936ef5ac0 .part v0000018936ef57a0_0, 1, 1;
L_0000018936ef4440 .part v0000018936ef4a80_0, 1, 1;
L_0000018936ef5b60 .part v0000018936ef57a0_0, 2, 1;
L_0000018936ef5c00 .part v0000018936ef4a80_0, 2, 1;
L_0000018936ef5d40 .part v0000018936ef57a0_0, 3, 1;
L_0000018936ef5de0 .part v0000018936ef4a80_0, 3, 1;
L_0000018936ef5e80 .concat8 [ 1 1 1 1], L_0000018936e919e0, L_0000018936e91820, L_0000018936e916d0, L_0000018936e91120;
S_0000018936e4d8a0 .scope module, "FA0" "suma_1bit2" 3 12, 4 1 0, S_0000018936e4e920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Co";
    .port_info 4 /OUTPUT 1 "So";
L_0000018936e910b0 .functor XOR 1, L_0000018936ef5980, L_0000018936ef5ca0, C4<0>, C4<0>;
L_0000018936e90ef0 .functor AND 1, L_0000018936ef5980, L_0000018936ef5ca0, C4<1>, C4<1>;
L_0000018936e919e0 .functor XOR 1, L_0000018936e910b0, v0000018936ef58e0_0, C4<0>, C4<0>;
L_0000018936e91350 .functor AND 1, L_0000018936e910b0, v0000018936ef58e0_0, C4<1>, C4<1>;
L_0000018936e91040 .functor OR 1, L_0000018936e91350, L_0000018936e90ef0, C4<0>, C4<0>;
v0000018936e8fdf0_0 .net "A", 0 0, L_0000018936ef5980;  1 drivers
v0000018936e8fb70_0 .net "AND_AB", 0 0, L_0000018936e90ef0;  1 drivers
v0000018936e8ff30_0 .net "AND_XOR_AB_Ci", 0 0, L_0000018936e91350;  1 drivers
v0000018936e90070_0 .net "B", 0 0, L_0000018936ef5ca0;  1 drivers
v0000018936e8f490_0 .net "Ci", 0 0, v0000018936ef58e0_0;  alias, 1 drivers
v0000018936e901b0_0 .net "Co", 0 0, L_0000018936e91040;  alias, 1 drivers
v0000018936e8f530_0 .net "So", 0 0, L_0000018936e919e0;  1 drivers
v0000018936e8f850_0 .net "XOR_AB", 0 0, L_0000018936e910b0;  1 drivers
S_0000018936e4da30 .scope module, "FA1" "suma_1bit2" 3 13, 4 1 0, S_0000018936e4e920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Co";
    .port_info 4 /OUTPUT 1 "So";
L_0000018936e917b0 .functor XOR 1, L_0000018936ef5ac0, L_0000018936ef4440, C4<0>, C4<0>;
L_0000018936e913c0 .functor AND 1, L_0000018936ef5ac0, L_0000018936ef4440, C4<1>, C4<1>;
L_0000018936e91820 .functor XOR 1, L_0000018936e917b0, L_0000018936e91040, C4<0>, C4<0>;
L_0000018936e91970 .functor AND 1, L_0000018936e917b0, L_0000018936e91040, C4<1>, C4<1>;
L_0000018936e914a0 .functor OR 1, L_0000018936e91970, L_0000018936e913c0, C4<0>, C4<0>;
v0000018936e8f5d0_0 .net "A", 0 0, L_0000018936ef5ac0;  1 drivers
v0000018936e8f8f0_0 .net "AND_AB", 0 0, L_0000018936e913c0;  1 drivers
v0000018936e8f670_0 .net "AND_XOR_AB_Ci", 0 0, L_0000018936e91970;  1 drivers
v0000018936e8f990_0 .net "B", 0 0, L_0000018936ef4440;  1 drivers
v0000018936ef4bc0_0 .net "Ci", 0 0, L_0000018936e91040;  alias, 1 drivers
v0000018936ef5020_0 .net "Co", 0 0, L_0000018936e914a0;  alias, 1 drivers
v0000018936ef4c60_0 .net "So", 0 0, L_0000018936e91820;  1 drivers
v0000018936ef52a0_0 .net "XOR_AB", 0 0, L_0000018936e917b0;  1 drivers
S_0000018936e94020 .scope module, "FA2" "suma_1bit2" 3 14, 4 1 0, S_0000018936e4e920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Co";
    .port_info 4 /OUTPUT 1 "So";
L_0000018936e91660 .functor XOR 1, L_0000018936ef5b60, L_0000018936ef5c00, C4<0>, C4<0>;
L_0000018936e91200 .functor AND 1, L_0000018936ef5b60, L_0000018936ef5c00, C4<1>, C4<1>;
L_0000018936e916d0 .functor XOR 1, L_0000018936e91660, L_0000018936e914a0, C4<0>, C4<0>;
L_0000018936e91270 .functor AND 1, L_0000018936e91660, L_0000018936e914a0, C4<1>, C4<1>;
L_0000018936e90f60 .functor OR 1, L_0000018936e91270, L_0000018936e91200, C4<0>, C4<0>;
v0000018936ef5520_0 .net "A", 0 0, L_0000018936ef5b60;  1 drivers
v0000018936ef53e0_0 .net "AND_AB", 0 0, L_0000018936e91200;  1 drivers
v0000018936ef5840_0 .net "AND_XOR_AB_Ci", 0 0, L_0000018936e91270;  1 drivers
v0000018936ef41c0_0 .net "B", 0 0, L_0000018936ef5c00;  1 drivers
v0000018936ef5480_0 .net "Ci", 0 0, L_0000018936e914a0;  alias, 1 drivers
v0000018936ef55c0_0 .net "Co", 0 0, L_0000018936e90f60;  alias, 1 drivers
v0000018936ef4e40_0 .net "So", 0 0, L_0000018936e916d0;  1 drivers
v0000018936ef4b20_0 .net "XOR_AB", 0 0, L_0000018936e91660;  1 drivers
S_0000018936e941b0 .scope module, "FA3" "suma_1bit2" 3 15, 4 1 0, S_0000018936e4e920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Co";
    .port_info 4 /OUTPUT 1 "So";
L_0000018936e91890 .functor XOR 1, L_0000018936ef5d40, L_0000018936ef5de0, C4<0>, C4<0>;
L_0000018936e91900 .functor AND 1, L_0000018936ef5d40, L_0000018936ef5de0, C4<1>, C4<1>;
L_0000018936e91120 .functor XOR 1, L_0000018936e91890, L_0000018936e90f60, C4<0>, C4<0>;
L_0000018936e91430 .functor AND 1, L_0000018936e91890, L_0000018936e90f60, C4<1>, C4<1>;
L_0000018936e91510 .functor OR 1, L_0000018936e91430, L_0000018936e91900, C4<0>, C4<0>;
v0000018936ef5f20_0 .net "A", 0 0, L_0000018936ef5d40;  1 drivers
v0000018936ef4300_0 .net "AND_AB", 0 0, L_0000018936e91900;  1 drivers
v0000018936ef43a0_0 .net "AND_XOR_AB_Ci", 0 0, L_0000018936e91430;  1 drivers
v0000018936ef4940_0 .net "B", 0 0, L_0000018936ef5de0;  1 drivers
v0000018936ef4ee0_0 .net "Ci", 0 0, L_0000018936e90f60;  alias, 1 drivers
v0000018936ef5160_0 .net "Co", 0 0, L_0000018936e91510;  alias, 1 drivers
v0000018936ef50c0_0 .net "So", 0 0, L_0000018936e91120;  1 drivers
v0000018936ef5a20_0 .net "XOR_AB", 0 0, L_0000018936e91890;  1 drivers
    .scope S_0000018936e4e790;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018936ef57a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018936ef4a80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018936ef58e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018936ef4a80_0, 0, 4;
T_0.0 ;
    %load/vec4 v0000018936ef4a80_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz T_0.1, 5;
    %delay 10000, 0;
    %load/vec4 v0000018936ef4a80_0;
    %addi 1, 0, 4;
    %store/vec4 v0000018936ef4a80_0, 0, 4;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018936ef4a80_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018936ef4a80_0, 0, 4;
T_0.2 ;
    %load/vec4 v0000018936ef4a80_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0000018936ef4a80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000018936ef57a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000018936ef57a0_0, 0, 4;
T_0.4 ;
    %delay 10000, 0;
    %load/vec4 v0000018936ef4a80_0;
    %addi 1, 0, 4;
    %store/vec4 v0000018936ef4a80_0, 0, 4;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .thread T_0;
    .scope S_0000018936e4e790;
T_1 ;
    %vpi_call 2 45 "$dumpfile", "suma_4bit_tb.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb11111111111111111111111111111111, S_0000018936e4e790 {0 0 0};
    %delay 2500000, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Sumador_4bit\suma_4bit_tb.v";
    "./Sumador_4bit/suma_4bit.v";
    "./Sumador_4bit/suma_1bit2.v";
