{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600650485227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600650485227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 20 18:08:04 2020 " "Processing started: Sun Sep 20 18:08:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600650485227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600650485227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off example_dac_MAX542 -c example_dac_MAX542 " "Command: quartus_map --read_settings_files=on --write_settings_files=off example_dac_MAX542 -c example_dac_MAX542" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600650485228 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1600650486460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tyler/workspace/spi-dac/spi_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tyler/workspace/spi-dac/spi_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_dac-RTL " "Found design unit 1: spi_dac-RTL" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600650487364 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_dac " "Found entity 1: spi_dac" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600650487364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600650487364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example_dac_max542_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example_dac_max542_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 example_dac_MAX542_top-behavioral " "Found design unit 1: example_dac_MAX542_top-behavioral" {  } { { "example_dac_MAX542_top.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/example_project/example_dac_MAX542_top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600650487662 ""} { "Info" "ISGN_ENTITY_NAME" "1 example_dac_MAX542_top " "Found entity 1: example_dac_MAX542_top" {  } { { "example_dac_MAX542_top.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/example_project/example_dac_MAX542_top.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600650487662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600650487662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "example_dac_MAX542_top " "Elaborating entity \"example_dac_MAX542_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1600650487739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_dac spi_dac:spi_dac_test " "Elaborating entity \"spi_dac\" for hierarchy \"spi_dac:spi_dac_test\"" {  } { { "example_dac_MAX542_top.vhd" "spi_dac_test" { Text "C:/Users/tyler/workspace/spi-dac/example_project/example_dac_MAX542_top.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600650487745 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din spi_dac.vhd(51) " "VHDL Process Statement warning at spi_dac.vhd(51): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1600650487747 "|example_dac_MAX542_top|spi_dac:spi_dac_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idx spi_dac.vhd(51) " "VHDL Process Statement warning at spi_dac.vhd(51): signal \"idx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1600650487748 "|example_dac_MAX542_top|spi_dac:spi_dac_test"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "idx\[0\] spi_dac.vhd(53) " "Can't infer register for \"idx\[0\]\" at spi_dac.vhd(53) because it does not hold its value outside the clock edge" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1600650487748 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idx\[0\] spi_dac.vhd(49) " "Inferred latch for \"idx\[0\]\" at spi_dac.vhd(49)" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600650487748 "|example_dac_MAX542_top|spi_dac:spi_dac_test"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "idx\[1\] spi_dac.vhd(53) " "Can't infer register for \"idx\[1\]\" at spi_dac.vhd(53) because it does not hold its value outside the clock edge" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1600650487749 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idx\[1\] spi_dac.vhd(49) " "Inferred latch for \"idx\[1\]\" at spi_dac.vhd(49)" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600650487749 "|example_dac_MAX542_top|spi_dac:spi_dac_test"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "idx\[2\] spi_dac.vhd(53) " "Can't infer register for \"idx\[2\]\" at spi_dac.vhd(53) because it does not hold its value outside the clock edge" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1600650487749 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idx\[2\] spi_dac.vhd(49) " "Inferred latch for \"idx\[2\]\" at spi_dac.vhd(49)" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600650487749 "|example_dac_MAX542_top|spi_dac:spi_dac_test"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "idx\[3\] spi_dac.vhd(53) " "Can't infer register for \"idx\[3\]\" at spi_dac.vhd(53) because it does not hold its value outside the clock edge" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1600650487749 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idx\[3\] spi_dac.vhd(49) " "Inferred latch for \"idx\[3\]\" at spi_dac.vhd(49)" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600650487749 "|example_dac_MAX542_top|spi_dac:spi_dac_test"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "spi_dac.vhd(53) " "HDL error at spi_dac.vhd(53): couldn't implement registers for assignments on this clock edge" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 53 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1600650487749 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "spi_dac:spi_dac_test " "Can't elaborate user hierarchy \"spi_dac:spi_dac_test\"" {  } { { "example_dac_MAX542_top.vhd" "spi_dac_test" { Text "C:/Users/tyler/workspace/spi-dac/example_project/example_dac_MAX542_top.vhd" 67 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600650487750 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600650487933 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 20 18:08:07 2020 " "Processing ended: Sun Sep 20 18:08:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600650487933 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600650487933 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600650487933 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600650487933 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 3 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600650488569 ""}
