@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":13:7:13:18|Synthesizing work.copyvideotop.rtl 
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":132:0:132:3|Port startupddr3 of entity work.seqblk is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":132:0:132:3|Port startupddr2 of entity work.seqblk is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":132:0:132:3|Port startupsdr of entity work.seqblk is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":132:0:132:3|Port startuppcs of entity work.seqblk is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":132:0:132:3|Port ce1us of entity work.seqblk is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":132:0:132:3|Port ce1ms of entity work.seqblk is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":132:0:132:3|Port ce7 of entity work.seqblk is unconnected
@W: CD280 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":75:10:75:17|Unbound component pmi_fifo mapped to black box
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":210:0:210:9|Port almostfull of entity work.pmi_fifo_work_copyvideotop_rtl_0 is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":210:0:210:9|Port almostempty of entity work.pmi_fifo_work_copyvideotop_rtl_0 is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":210:0:210:9|Port full of entity work.pmi_fifo_work_copyvideotop_rtl_0 is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":210:0:210:9|Port empty of entity work.pmi_fifo_work_copyvideotop_rtl_0 is unconnected
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":75:10:75:17|Synthesizing work.pmi_fifo_work_copyvideotop_rtl_0.syn_black_box 
Post processing for work.pmi_fifo_work_copyvideotop_rtl_0.syn_black_box
@N: CD630 :"/usr/local/diamond/1.4/cae_library/synthesis/vhdl/xp2.vhd":1835:10:1835:15|Synthesizing work.oddrxc.syn_black_box 
Post processing for work.oddrxc.syn_black_box
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":9:7:9:23|Synthesizing work.i2cmastercommands.rtl 
@W: CD280 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":51:10:51:17|Unbound component pmi_fifo mapped to black box
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":194:0:194:9|Port almostfull of entity work.pmi_fifo_work_copyvideotop_rtl_1 is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":194:0:194:9|Port almostempty of entity work.pmi_fifo_work_copyvideotop_rtl_1 is unconnected
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":51:10:51:17|Synthesizing work.pmi_fifo_work_copyvideotop_rtl_1.syn_black_box 
Post processing for work.pmi_fifo_work_copyvideotop_rtl_1.syn_black_box
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2CMasterDevice.vhd":6:7:6:21|Synthesizing work.i2cmasterdevice.rtl 
Post processing for work.i2cmasterdevice.rtl
Post processing for work.i2cmastercommands.rtl
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Register bit DeviceIdR(0) is always 1, optimizing ...
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Register bit DeviceIdW(0) is always 0, optimizing ...
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":112:0:112:1|Register bit CmdState(2) is always 0, optimizing ...
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":112:0:112:1|Register bit CmdState(3) is always 0, optimizing ...
@W: CL279 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":112:0:112:1|Pruning register bits 3 to 2 of CmdState(3 downto 0)  
@W: CL260 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Pruning register bit 0 of DeviceIdR(7 downto 0)  
@W: CL260 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Pruning register bit 0 of DeviceIdW(7 downto 0)  
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/Forth.vhd":33:7:33:11|Synthesizing work.forth.rtl 
@W: CD280 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/Forth.vhd":85:10:85:19|Unbound component pmi_ram_dq mapped to black box
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/Forth.vhd":85:10:85:19|Synthesizing work.pmi_ram_dq_work_copyvideotop_rtl_0.syn_black_box 
Post processing for work.pmi_ram_dq_work_copyvideotop_rtl_0.syn_black_box
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/UartTss.vhd":6:7:6:10|Synthesizing work.uart.rtl 
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/Tx.vhd":59:7:59:8|Synthesizing work.tx.behavioral 
Post processing for work.tx.behavioral
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/Rx.vhd":64:7:64:8|Synthesizing work.rx.behavioral 
Post processing for work.rx.behavioral
Post processing for work.uart.rtl
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":29:7:29:10|Synthesizing work.ep32.behavioral 
Post processing for work.ep32.behavioral
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Pruning bits 31 to 30 of i(31 downto 0) -- not in use ... 
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Pruning bits 7 to 5 of rp(7 downto 0) -- not in use ... 
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Pruning bits 7 to 5 of rp1(7 downto 0) -- not in use ... 
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Pruning bits 7 to 5 of sp(7 downto 0) -- not in use ... 
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Pruning bits 7 to 5 of sp1(7 downto 0) -- not in use ... 
Post processing for work.forth.rtl
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":60:7:60:12|Synthesizing work.seqblk.behavioral 
Post processing for work.seqblk.behavioral
@N: CL177 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":236:2:236:3|Sharing sequential element StartupDDR3.
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/IpxLpc/Pll125to50.vhd":14:7:14:16|Synthesizing work.pll125to50.structure 
@N: CD630 :"/usr/local/diamond/1.4/cae_library/synthesis/vhdl/xp2.vhd":765:10:765:15|Synthesizing work.eplld1.syn_black_box 
Post processing for work.eplld1.syn_black_box
@N: CD630 :"/usr/local/diamond/1.4/cae_library/synthesis/vhdl/xp2.vhd":1535:10:1535:12|Synthesizing work.vlo.syn_black_box 
Post processing for work.vlo.syn_black_box
Post processing for work.pll125to50.structure
Post processing for work.copyvideotop.rtl
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(6) is always 0, optimizing ...
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(7) is always 0, optimizing ...
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(8) is always 0, optimizing ...
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(9) is always 0, optimizing ...
@W: CL279 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":149:0:149:1|Pruning register bits 9 to 6 of CntUs(9 downto 0)  
@N: CL134 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Found RAM s_stack, depth=32, width=33
@N: CL134 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Found RAM r_stack, depth=32, width=33
@W: CL246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/UartTss.vhd":13:4:13:9|Input port bits 31 to 8 of data_i(31 downto 0) are unused 
@W: CL159 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/UartTss.vhd":10:4:10:9|Input read_i is unused
@N: CL201 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2CMasterDevice.vhd":47:0:47:1|Trying to extract state machine for register State
Extracted state machine for register State
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
@W: CL260 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":112:0:112:1|Pruning register bit 3 of CmdStateD(3 downto 0)  
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":112:0:112:1|Register bit CmdStateD(2) is always 0, optimizing ...
@W: CL260 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":112:0:112:1|Pruning register bit 2 of CmdStateD(2 downto 0)  
@N: CL201 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":152:0:152:1|Trying to extract state machine for register State
Extracted state machine for register State
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
@W: CL247 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":19:4:19:11|Input port bit 0 of deviceid(7 downto 0) is unused 
@N: CL135 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":231:2:231:3|Found seqShift PinDat410, depth=3, width=24
@N: CL135 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":231:2:231:3|Found seqShift PinDe410, depth=3, width=1
@N: CL135 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":231:2:231:3|Found seqShift PinHSync410, depth=3, width=1
@N: CL135 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":231:2:231:3|Found seqShift PinVSync410, depth=3, width=1
