static int F_1 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 )\r\n{\r\nstruct V_5 * V_6 = V_4 -> V_6 ;\r\nstruct V_7 * V_8 = V_4 -> V_8 ;\r\nstruct V_9 * V_10 ;\r\nstruct V_11 V_12 ;\r\nint V_13 = F_2 ( 1 , 8 ) ;\r\nint V_14 = F_2 ( 8 , 1 ) ;\r\nif ( ! V_8 || ! V_6 )\r\nreturn 0 ;\r\nV_10 = F_3 ( V_4 -> V_15 ,\r\nV_8 ) ;\r\nif ( F_4 ( ! V_10 ) )\r\nreturn - V_16 ;\r\nif ( ! V_10 -> V_17 )\r\nreturn 0 ;\r\nif ( ! V_4 -> V_8 )\r\nreturn - V_16 ;\r\nV_12 . V_18 = 0 ;\r\nV_12 . y1 = 0 ;\r\nV_12 . V_19 = V_10 -> V_20 . V_21 ;\r\nV_12 . V_22 = V_10 -> V_20 . V_23 ;\r\nreturn F_5 ( V_4 , & V_12 ,\r\nV_13 , V_14 ,\r\ntrue , true ) ;\r\n}\r\nstatic int F_6 ( T_1 V_24 )\r\n{\r\nswitch ( V_24 ) {\r\ncase V_25 :\r\nreturn V_26 ;\r\ncase V_27 :\r\nreturn V_28 | V_26 ;\r\ncase V_29 :\r\nreturn V_30 | V_31 ;\r\ncase V_32 :\r\nreturn V_33 | V_31 ;\r\ncase V_34 :\r\nreturn V_35 | V_31 ;\r\ncase V_36 :\r\nreturn V_37 | V_31 ;\r\ncase V_38 :\r\nreturn V_39 ;\r\ndefault:\r\nF_7 ( 1 , L_1 , V_24 ) ;\r\nreturn - V_16 ;\r\n}\r\n}\r\nstatic inline void F_8 ( struct V_40 * V_41 )\r\n{\r\nvoid T_2 * V_42 = V_41 -> V_42 ;\r\nF_9 ( V_42 + V_43 , V_44 , V_44 ) ;\r\n}\r\nstatic inline void F_10 ( struct V_40 * V_41 )\r\n{\r\nF_11 ( V_41 -> V_45 + V_46 , 1 ) ;\r\n}\r\nstatic int F_12 ( T_1 V_24 )\r\n{\r\nswitch ( V_24 ) {\r\ncase V_25 :\r\ncase V_27 :\r\nreturn V_47 ;\r\ncase V_29 :\r\ncase V_32 :\r\ncase V_34 :\r\ncase V_36 :\r\nreturn V_48 ;\r\ncase V_38 :\r\nreturn V_49 ;\r\ndefault:\r\nF_7 ( 1 , L_1 , V_24 ) ;\r\nreturn - V_16 ;\r\n}\r\n}\r\nstatic inline T_3 F_13 ( T_3 V_50 , T_3 V_51 )\r\n{\r\nT_3 V_52 = 0 ;\r\nif ( V_50 == V_51 )\r\nV_52 = 0 ;\r\nelse if ( V_50 < V_51 )\r\nV_52 = F_14 ( ( V_50 << 16 ) / V_51 ) ;\r\nelse if ( V_50 > V_51 )\r\nV_52 = F_15 ( V_50 / V_51 ) |\r\nF_14 ( ( ( V_50 << 16 ) / V_51 ) & 0xffff ) ;\r\nreturn V_52 ;\r\n}\r\nstatic void F_16 ( struct V_40 * V_41 , T_1 V_24 ,\r\nT_3 V_53 , T_3 V_54 , T_3 V_55 , T_3 V_56 )\r\n{\r\nvoid T_2 * V_45 = V_41 -> V_45 ;\r\nT_3 V_57 = V_53 ;\r\nT_3 V_58 = V_54 ;\r\nint V_59 ;\r\nF_11 ( V_45 + V_60 , F_17 ( V_54 - 1 ) | F_18 ( V_53 - 1 ) ) ;\r\nF_11 ( V_45 + V_61 , F_17 ( V_56 - 1 ) | F_18 ( V_55 - 1 ) ) ;\r\nV_59 = F_12 ( V_24 ) ;\r\nif ( V_59 >= 0 )\r\nF_9 ( V_45 + V_62 , V_63 , V_59 ) ;\r\nif ( V_59 == V_47 ) {\r\nV_57 = V_53 >> 1 ;\r\nV_58 = V_54 >> 1 ;\r\n} else if ( V_59 == V_48 ) {\r\nV_57 = V_53 >> 1 ;\r\n}\r\nF_11 ( V_45 + V_64 , F_13 ( V_53 , V_55 ) ) ;\r\nF_11 ( V_45 + V_65 , F_13 ( V_54 , V_56 ) ) ;\r\nF_11 ( V_45 + V_66 , F_13 ( V_57 , V_55 ) ) ;\r\nF_11 ( V_45 + V_67 , F_13 ( V_58 , V_56 ) ) ;\r\nF_10 ( V_41 ) ;\r\n}\r\nstatic void F_19 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_68 )\r\n{\r\nstruct V_40 * V_41 = F_20 ( V_2 ) ;\r\nstruct V_3 * V_15 = V_2 -> V_15 ;\r\nstruct V_5 * V_6 = V_15 -> V_6 ;\r\nstruct V_11 * V_50 = & V_15 -> V_50 ;\r\nstruct V_11 * V_51 = & V_15 -> V_51 ;\r\nstruct V_69 * V_70 ;\r\nvoid T_2 * V_42 = V_41 -> V_42 ;\r\nvoid T_2 * V_71 = V_41 -> V_71 ;\r\nvoid T_2 * V_72 ;\r\nT_4 V_73 ;\r\nT_3 V_74 , V_75 , V_53 , V_54 ;\r\nT_3 V_76 , V_77 , V_55 , V_56 ;\r\nT_1 V_24 ;\r\nint V_59 ;\r\nint V_78 ;\r\nint V_79 ;\r\nif ( ! V_6 )\r\nreturn;\r\nV_24 = V_6 -> V_24 -> V_24 ;\r\nV_74 = V_50 -> V_18 >> 16 ;\r\nV_75 = V_50 -> y1 >> 16 ;\r\nV_53 = F_21 ( V_50 ) >> 16 ;\r\nV_54 = F_22 ( V_50 ) >> 16 ;\r\nV_76 = V_51 -> V_18 ;\r\nV_77 = V_51 -> y1 ;\r\nV_55 = F_21 ( V_51 ) ;\r\nV_56 = F_22 ( V_51 ) ;\r\nV_78 = F_23 ( V_24 ) ;\r\nV_72 = V_42 + V_80 ;\r\nfor ( V_79 = 0 ; V_79 < V_78 ; V_79 ++ ) {\r\nV_70 = F_24 ( V_6 , V_79 ) ;\r\nV_73 = V_70 -> V_73 + V_6 -> V_81 [ V_79 ] ;\r\nV_73 += V_75 * V_6 -> V_82 [ V_79 ] ;\r\nV_73 += V_74 * F_25 ( V_24 , V_79 ) ;\r\nF_11 ( V_72 , V_73 ) ;\r\nV_72 += 4 ;\r\n}\r\nF_11 ( V_42 + V_83 , F_26 ( V_53 ) | F_27 ( V_54 ) ) ;\r\nF_11 ( V_42 + V_84 , F_28 ( V_76 ) | F_29 ( V_77 ) ) ;\r\nF_11 ( V_42 + V_85 ,\r\nF_28 ( V_76 + V_55 ) | F_29 ( V_77 + V_56 ) ) ;\r\nF_11 ( V_42 + V_86 , F_30 ( V_6 -> V_82 [ 0 ] ) |\r\nF_31 ( V_6 -> V_82 [ 1 ] ) ) ;\r\nV_59 = F_6 ( V_24 ) ;\r\nif ( V_59 >= 0 )\r\nF_11 ( V_42 + V_87 , V_59 ) ;\r\nF_9 ( V_42 + V_88 , V_89 ,\r\nV_89 ) ;\r\nF_16 ( V_41 , V_24 , V_53 , V_54 , V_55 , V_56 ) ;\r\nF_9 ( V_71 + V_90 , V_91 , V_91 ) ;\r\nF_32 ( V_2 ) ;\r\nF_8 ( V_41 ) ;\r\n}\r\nstatic void F_33 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_68 )\r\n{\r\nstruct V_40 * V_41 = F_20 ( V_2 ) ;\r\nvoid T_2 * V_71 = V_41 -> V_71 ;\r\nF_34 ( V_2 ) ;\r\nF_9 ( V_71 + V_90 , V_91 , 0 ) ;\r\n}\r\nstatic int F_35 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 )\r\n{\r\nstruct V_5 * V_6 = V_4 -> V_6 ;\r\nstruct V_7 * V_8 = V_4 -> V_8 ;\r\nstruct V_9 * V_10 ;\r\nstruct V_11 V_12 ;\r\nif ( ! V_8 || ! V_6 )\r\nreturn 0 ;\r\nV_10 = F_3 ( V_4 -> V_15 ,\r\nV_8 ) ;\r\nif ( F_4 ( ! V_10 ) )\r\nreturn - V_16 ;\r\nif ( ! V_10 -> V_17 )\r\nreturn 0 ;\r\nif ( ! V_4 -> V_8 )\r\nreturn - V_16 ;\r\nV_12 . V_18 = 0 ;\r\nV_12 . y1 = 0 ;\r\nV_12 . V_19 = V_10 -> V_20 . V_21 ;\r\nV_12 . V_22 = V_10 -> V_20 . V_23 ;\r\nreturn F_5 ( V_4 , & V_12 ,\r\nV_92 ,\r\nV_92 ,\r\nfalse , true ) ;\r\n}\r\nstatic int F_36 ( T_1 V_24 )\r\n{\r\nswitch ( V_24 ) {\r\ncase V_93 :\r\ncase V_94 :\r\nreturn V_95 ;\r\ncase V_96 :\r\nreturn V_97 ;\r\ncase V_98 :\r\nreturn V_99 ;\r\ncase V_100 :\r\nreturn V_101 ;\r\ncase V_102 :\r\nreturn V_103 ;\r\ndefault:\r\nF_7 ( 1 , L_1 , V_24 ) ;\r\nreturn - V_16 ;\r\n}\r\n}\r\nstatic inline void F_37 ( struct V_40 * V_41 )\r\n{\r\nvoid T_2 * V_42 = V_41 -> V_42 ;\r\nF_9 ( V_42 + V_104 , V_105 , V_105 ) ;\r\n}\r\nstatic inline void F_38 ( struct V_40 * V_41 )\r\n{\r\nF_11 ( V_41 -> V_45 + V_106 , 1 ) ;\r\n}\r\nstatic void F_39 ( struct V_40 * V_41 , T_3 V_53 , T_3 V_54 ,\r\nT_3 V_55 , T_3 V_56 )\r\n{\r\nvoid T_2 * V_45 = V_41 -> V_45 ;\r\nF_11 ( V_45 + V_60 , F_17 ( V_54 - 1 ) | F_18 ( V_53 - 1 ) ) ;\r\nF_11 ( V_45 + V_61 , F_17 ( V_56 - 1 ) | F_18 ( V_55 - 1 ) ) ;\r\nF_38 ( V_41 ) ;\r\n}\r\nstatic void F_40 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_68 )\r\n{\r\nstruct V_40 * V_41 = F_20 ( V_2 ) ;\r\nstruct V_5 * V_6 = V_2 -> V_15 -> V_6 ;\r\nstruct V_69 * V_70 ;\r\nvoid T_2 * V_42 = V_41 -> V_42 ;\r\nvoid T_2 * V_107 = V_41 -> V_107 ;\r\nvoid T_2 * V_71 = V_41 -> V_71 ;\r\nT_3 V_74 , V_75 , V_53 , V_54 ;\r\nT_3 V_76 , V_77 , V_55 , V_56 ;\r\nunsigned int V_108 ;\r\nT_1 V_24 ;\r\nT_4 V_73 ;\r\nT_3 V_109 ;\r\nint V_59 ;\r\nif ( ! V_6 )\r\nreturn;\r\nV_24 = V_6 -> V_24 -> V_24 ;\r\nV_109 = V_6 -> V_82 [ 0 ] ;\r\nV_74 = V_2 -> V_15 -> V_74 >> 16 ;\r\nV_75 = V_2 -> V_15 -> V_75 >> 16 ;\r\nV_53 = V_2 -> V_15 -> V_53 >> 16 ;\r\nV_54 = V_2 -> V_15 -> V_54 >> 16 ;\r\nV_76 = V_2 -> V_15 -> V_110 ;\r\nV_77 = V_2 -> V_15 -> V_111 ;\r\nV_55 = V_2 -> V_15 -> V_112 ;\r\nV_56 = V_2 -> V_15 -> V_113 ;\r\nV_108 = V_6 -> V_24 -> V_114 [ 0 ] ;\r\nV_70 = F_24 ( V_6 , 0 ) ;\r\nV_73 = V_70 -> V_73 + V_6 -> V_81 [ 0 ] ;\r\nV_73 += V_75 * V_109 + V_74 * V_108 / 8 ;\r\nF_11 ( V_42 + V_115 , V_73 ) ;\r\nF_11 ( V_42 + V_116 , F_26 ( V_53 ) | F_27 ( V_54 ) ) ;\r\nF_11 ( V_42 + V_117 , F_28 ( V_76 ) | F_29 ( V_77 ) ) ;\r\nF_11 ( V_42 + V_118 ,\r\nF_28 ( V_76 + V_55 ) | F_29 ( V_77 + V_56 ) ) ;\r\nF_11 ( V_42 + V_119 , V_109 & 0xffff ) ;\r\nV_59 = F_36 ( V_24 ) ;\r\nif ( V_59 >= 0 )\r\nF_9 ( V_42 + V_120 , V_121 ,\r\nV_59 << V_122 ) ;\r\nF_9 ( V_42 + V_123 , V_124 ,\r\n0xff << V_125 ) ;\r\nif ( V_56 > 720 )\r\nF_9 ( V_107 + V_126 , V_127 ,\r\nV_128 << V_129 ) ;\r\nelse\r\nF_9 ( V_107 + V_126 , V_127 ,\r\nV_130 << V_129 ) ;\r\nF_9 ( V_107 + V_126 , V_131 , V_131 ) ;\r\nF_9 ( V_42 + V_132 , V_133 ,\r\nV_133 ) ;\r\nF_39 ( V_41 , V_53 , V_54 , V_55 , V_56 ) ;\r\nF_9 ( V_71 + V_90 , V_91 , V_91 ) ;\r\nF_32 ( V_2 ) ;\r\nF_37 ( V_41 ) ;\r\n}\r\nstatic void F_41 ( struct V_1 * V_2 )\r\n{\r\nF_42 ( V_2 ) ;\r\nF_43 ( V_2 ) ;\r\n}\r\nvoid F_44 ( struct V_1 * V_2 )\r\n{\r\nstruct V_40 * V_41 = F_20 ( V_2 ) ;\r\nif ( ! V_2 -> V_15 -> V_8 )\r\nreturn;\r\nswitch ( V_2 -> type ) {\r\ncase V_134 :\r\nF_38 ( V_41 ) ;\r\nF_37 ( V_41 ) ;\r\nbreak;\r\ncase V_135 :\r\nF_10 ( V_41 ) ;\r\nF_8 ( V_41 ) ;\r\nbreak;\r\ndefault:\r\nF_7 ( 1 , L_2 , V_2 -> type ) ;\r\n}\r\n}\r\nstatic void F_45 ( struct V_40 * V_41 )\r\n{\r\nvoid T_2 * V_71 = V_41 -> V_71 ;\r\nF_11 ( V_71 + V_136 , 0x200 ) ;\r\nF_11 ( V_71 + V_137 , 0x0 ) ;\r\nF_11 ( V_71 + V_138 , 0x0 ) ;\r\nF_11 ( V_71 + V_139 , 0x200 ) ;\r\nF_11 ( V_71 + V_140 , ( 0x3ac << 16 ) | 0x40 ) ;\r\nF_11 ( V_71 + V_141 , ( 0x3c0 << 16 ) | 0x40 ) ;\r\nF_11 ( V_71 + V_142 , ( 0x3c0 << 16 ) | 0x40 ) ;\r\n}\r\nint F_46 ( struct V_143 * V_144 , struct V_40 * V_41 ,\r\nenum V_145 type )\r\n{\r\nconst struct V_146 * V_147 ;\r\nstruct V_1 * V_2 = & V_41 -> V_2 ;\r\nstruct V_148 * V_149 = V_41 -> V_149 ;\r\nconst T_1 * V_150 ;\r\nunsigned int V_151 ;\r\nint V_152 ;\r\nF_45 ( V_41 ) ;\r\nswitch ( type ) {\r\ncase V_134 :\r\nV_147 = & V_153 ;\r\nV_150 = V_154 ;\r\nV_151 = F_47 ( V_154 ) ;\r\nbreak;\r\ncase V_135 :\r\nV_147 = & V_155 ;\r\nV_150 = V_156 ;\r\nV_151 = F_47 ( V_156 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_157 ;\r\n}\r\nV_152 = F_48 ( V_144 , V_2 , V_158 ,\r\n& V_159 , V_150 , V_151 ,\r\ntype , NULL ) ;\r\nif ( V_152 ) {\r\nF_49 ( V_149 , L_3 , V_152 ) ;\r\nreturn V_152 ;\r\n}\r\nF_50 ( V_2 , V_147 ) ;\r\nreturn 0 ;\r\n}
