Design and simulate a 2-stage 
pipelined 8 bit processor which 
executes 3 address format 
code snippet using Indirect 
addressing mode
16 REGISTERS
8 BIT ALU AND 16 OPERATIONS.
