v 20150930 2
C 40700 41200 1 0 0 CY7C68013A.sym
{
T 44100 48000 5 10 0 0 0 0 1
footprint=SSOP56
T 44100 48200 5 10 0 0 0 0 1
device=CY7C68013A
T 42600 46700 5 10 1 1 0 3 1
refdes=U1
}
C 30800 39800 1 0 0 5M570ZT100.sym
{
T 34200 49700 5 10 0 0 0 0 1
footprint=TQFP100_14
T 34200 49900 5 10 0 0 0 0 1
device=5M570ZT100
T 32700 48200 5 10 1 1 0 3 1
refdes=U2
}
C 29400 48300 1 0 0 input-2.sym
{
T 29400 48500 5 10 0 0 0 0 1
net=TDI:1
T 30000 49000 5 10 0 0 0 0 1
device=none
T 29900 48400 5 10 1 1 0 7 1
value=TDI
}
C 29400 48100 1 0 0 input-2.sym
{
T 29400 48300 5 10 0 0 0 0 1
net=TCK:1
T 30000 48800 5 10 0 0 0 0 1
device=none
T 29900 48200 5 10 1 1 0 7 1
value=TCK
}
C 29400 48500 1 0 0 input-2.sym
{
T 29400 48700 5 10 0 1 0 0 1
net=TMS:1
T 30000 49200 5 10 0 0 0 0 1
device=none
T 29900 48600 5 10 1 1 0 7 1
value=TMS
}
C 30800 48100 1 180 0 output-2.sym
{
T 29900 47900 5 10 0 0 180 0 1
net=TDO:1
T 30600 47400 5 10 0 0 180 0 1
device=none
T 29900 48000 5 10 1 1 180 1 1
value=TDO
}
C 20800 45000 1 0 0 header20-2.sym
{
T 21050 44750 5 10 0 1 0 0 1
device=HEADER20
T 21400 49100 5 10 1 1 0 0 1
refdes=J1
T 20800 45000 5 10 0 0 0 0 1
footprint=HEADER20_2
}
C 20800 40300 1 0 0 header20-2.sym
{
T 21050 40050 5 10 0 1 0 0 1
device=HEADER20
T 21400 44400 5 10 1 1 0 0 1
refdes=J2
T 20800 40300 5 10 0 0 0 0 1
footprint=HEADER20_2
}
C 27000 48300 1 0 0 switch-pushbutton-spdt-1.sym
{
T 26550 48175 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_SPDT
T 27400 48700 5 10 1 1 0 0 1
refdes=SW1
T 27000 48300 5 10 0 0 0 0 1
footprint=PB
}
C 27000 46700 1 0 0 switch-pushbutton-spdt-1.sym
{
T 26550 46575 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_SPDT
T 27400 47100 5 10 1 1 0 0 1
refdes=SW2
T 27000 46700 5 10 0 0 0 0 1
footprint=PB
}
C 33200 49900 1 0 0 generic-power.sym
{
T 33400 50150 5 10 1 1 0 3 1
net=VCCINT:1
}
N 31900 49900 32900 49900 4
N 33100 49900 33700 49900 4
C 32200 49900 1 0 0 3.3V-plus-1.sym
N 42000 48200 43400 48200 4
C 42500 48200 1 0 0 3.3V-plus-1.sym
N 31700 39800 33900 39800 4
C 32700 39500 1 0 0 gnd-1.sym
C 42700 40900 1 0 0 gnd-1.sym
N 42000 41200 43400 41200 4
C 20700 40200 1 0 0 gnd-1.sym
C 22100 40200 1 0 0 gnd-1.sym
C 39800 46200 1 180 0 io-1.sym
{
T 38900 46000 5 10 0 0 180 0 1
net=USB_D+:1
T 39600 45600 5 10 0 0 180 0 1
device=none
T 38900 46100 5 10 1 1 180 1 1
value=USB_D+
}
C 39800 46000 1 180 0 io-1.sym
{
T 38900 45800 5 10 0 0 180 0 1
net=USB_D-:1
T 39600 45400 5 10 0 0 180 0 1
device=none
T 38900 45900 5 10 1 1 180 1 1
value=USB_D-
}
C 40700 46200 1 180 0 resistor-1.sym
{
T 40400 45800 5 10 0 0 180 0 1
device=RESISTOR
T 40700 46200 5 10 0 1 90 0 1
footprint=RESC2012L
T 40100 46400 5 10 1 1 180 0 1
refdes=R5
T 40600 46400 5 10 1 1 180 0 1
value=20
}
C 40700 46000 1 180 0 resistor-1.sym
{
T 40400 45600 5 10 0 0 180 0 1
device=RESISTOR
T 40700 46000 5 10 0 1 90 0 1
footprint=RESC2012L
T 40100 45800 5 10 1 1 180 0 1
refdes=R6
T 40600 45800 5 10 1 1 180 0 1
value=20
}
C 22100 44900 1 0 0 gnd-1.sym
C 20700 44900 1 0 0 gnd-1.sym
C 20800 43000 1 180 0 io-1.sym
{
T 19900 42800 5 10 0 0 180 0 1
net=IO2B:1
T 20600 42400 5 10 0 0 180 0 1
device=none
T 19900 42900 5 10 1 1 180 1 1
value=IO2B
}
C 20800 42600 1 180 0 io-1.sym
{
T 19900 42400 5 10 0 0 180 0 1
net=IO29:1
T 20600 42000 5 10 0 0 180 0 1
device=none
T 19900 42500 5 10 1 1 180 1 1
value=IO29
}
C 20800 42200 1 180 0 io-1.sym
{
T 19900 42000 5 10 0 0 180 0 1
net=IO27:1
T 20600 41600 5 10 0 0 180 0 1
device=none
T 19900 42100 5 10 1 1 180 1 1
value=IO27
}
C 20800 41800 1 180 0 io-1.sym
{
T 19900 41600 5 10 0 0 180 0 1
net=IO25:1
T 20600 41200 5 10 0 0 180 0 1
device=none
T 19900 41700 5 10 1 1 180 1 1
value=IO25
}
C 20800 41400 1 180 0 io-1.sym
{
T 19900 41200 5 10 0 0 180 0 1
net=IO23:1
T 20600 40800 5 10 0 0 180 0 1
device=none
T 19900 41300 5 10 1 1 180 1 1
value=IO23
}
C 20800 41000 1 180 0 io-1.sym
{
T 19900 40800 5 10 0 0 180 0 1
net=IO21:1
T 20600 40400 5 10 0 0 180 0 1
device=none
T 19900 40900 5 10 1 1 180 1 1
value=IO21
}
C 22200 40800 1 0 0 io-1.sym
{
T 23100 41000 5 10 0 0 0 0 1
net=IO20:1
T 22400 41400 5 10 0 0 0 0 1
device=none
T 23100 40900 5 10 1 1 0 1 1
value=IO20
}
C 22200 41200 1 0 0 io-1.sym
{
T 23100 41400 5 10 0 0 0 0 1
net=IO22:1
T 22400 41800 5 10 0 0 0 0 1
device=none
T 23100 41300 5 10 1 1 0 1 1
value=IO22
}
C 22200 41600 1 0 0 io-1.sym
{
T 23100 41800 5 10 0 0 0 0 1
net=IO24:1
T 22400 42200 5 10 0 0 0 0 1
device=none
T 23100 41700 5 10 1 1 0 1 1
value=IO24
}
C 22200 42000 1 0 0 io-1.sym
{
T 23100 42200 5 10 0 0 0 0 1
net=IO26:1
T 22400 42600 5 10 0 0 0 0 1
device=none
T 23100 42100 5 10 1 1 0 1 1
value=IO26
}
C 22200 42400 1 0 0 io-1.sym
{
T 23100 42600 5 10 0 0 0 0 1
net=IO28:1
T 22400 43000 5 10 0 0 0 0 1
device=none
T 23100 42500 5 10 1 1 0 1 1
value=IO28
}
C 22200 42800 1 0 0 io-1.sym
{
T 23100 43000 5 10 0 0 0 0 1
net=IO2A:1
T 22400 43400 5 10 0 0 0 0 1
device=none
T 23100 42900 5 10 1 1 0 1 1
value=IO2A
}
C 20600 44100 1 0 0 3.3V-plus-1.sym
C 22000 44100 1 0 0 3.3V-plus-1.sym
C 20600 48800 1 0 0 3.3V-plus-1.sym
C 22000 48800 1 0 0 3.3V-plus-1.sym
C 20800 43400 1 180 0 io-1.sym
{
T 19900 43200 5 10 0 0 180 0 1
net=IO2D:1
T 20600 42800 5 10 0 0 180 0 1
device=none
T 19900 43300 5 10 1 1 180 1 1
value=IO2D
}
C 22200 43200 1 0 0 io-1.sym
{
T 23100 43400 5 10 0 0 0 0 1
net=IO2C:1
T 22400 43800 5 10 0 0 0 0 1
device=none
T 23100 43300 5 10 1 1 0 1 1
value=IO2C
}
C 22200 43600 1 0 0 io-1.sym
{
T 23100 43800 5 10 0 0 0 0 1
net=IO2E:1
T 22400 44200 5 10 0 0 0 0 1
device=none
T 23100 43700 5 10 1 1 0 1 1
value=IO2E
}
C 20800 43800 1 180 0 io-1.sym
{
T 19900 43600 5 10 0 0 180 0 1
net=IO2F:1
T 20600 43200 5 10 0 0 180 0 1
device=none
T 19900 43700 5 10 1 1 180 1 1
value=IO2F
}
C 20800 47700 1 180 0 io-1.sym
{
T 19900 47500 5 10 0 0 180 0 1
net=IO1B:1
T 20600 47100 5 10 0 0 180 0 1
device=none
T 19900 47600 5 10 1 1 180 1 1
value=IO1B
}
C 20800 47300 1 180 0 io-1.sym
{
T 19900 47100 5 10 0 0 180 0 1
net=IO19:1
T 20600 46700 5 10 0 0 180 0 1
device=none
T 19900 47200 5 10 1 1 180 1 1
value=IO19
}
C 20800 46900 1 180 0 io-1.sym
{
T 19900 46700 5 10 0 0 180 0 1
net=IO17:1
T 20600 46300 5 10 0 0 180 0 1
device=none
T 19900 46800 5 10 1 1 180 1 1
value=IO17
}
C 20800 46500 1 180 0 io-1.sym
{
T 19900 46300 5 10 0 0 180 0 1
net=IO15:1
T 20600 45900 5 10 0 0 180 0 1
device=none
T 19900 46400 5 10 1 1 180 1 1
value=IO15
}
C 20800 46100 1 180 0 io-1.sym
{
T 19900 45900 5 10 0 0 180 0 1
net=IO13:1
T 20600 45500 5 10 0 0 180 0 1
device=none
T 19900 46000 5 10 1 1 180 1 1
value=IO13
}
C 20800 45700 1 180 0 io-1.sym
{
T 19900 45500 5 10 0 0 180 0 1
net=IO11:1
T 20600 45100 5 10 0 0 180 0 1
device=none
T 19900 45600 5 10 1 1 180 1 1
value=IO11
}
C 20800 48100 1 180 0 io-1.sym
{
T 19900 47900 5 10 0 0 180 0 1
net=IO1D:1
T 20600 47500 5 10 0 0 180 0 1
device=none
T 19900 48000 5 10 1 1 180 1 1
value=IO1D
}
C 20800 48500 1 180 0 io-1.sym
{
T 19900 48300 5 10 0 0 180 0 1
net=IO1F:1
T 20600 47900 5 10 0 0 180 0 1
device=none
T 19900 48400 5 10 1 1 180 1 1
value=IO1F
}
C 22200 45500 1 0 0 io-1.sym
{
T 23100 45700 5 10 0 0 0 0 1
net=IO10:1
T 22400 46100 5 10 0 0 0 0 1
device=none
T 23100 45600 5 10 1 1 0 1 1
value=IO10
}
C 22200 45900 1 0 0 io-1.sym
{
T 23100 46100 5 10 0 0 0 0 1
net=IO12:1
T 22400 46500 5 10 0 0 0 0 1
device=none
T 23100 46000 5 10 1 1 0 1 1
value=IO12
}
C 22200 46300 1 0 0 io-1.sym
{
T 23100 46500 5 10 0 0 0 0 1
net=IO14:1
T 22400 46900 5 10 0 0 0 0 1
device=none
T 23100 46400 5 10 1 1 0 1 1
value=IO14
}
C 22200 46700 1 0 0 io-1.sym
{
T 23100 46900 5 10 0 0 0 0 1
net=IO16:1
T 22400 47300 5 10 0 0 0 0 1
device=none
T 23100 46800 5 10 1 1 0 1 1
value=IO16
}
C 22200 47100 1 0 0 io-1.sym
{
T 23100 47300 5 10 0 0 0 0 1
net=IO18:1
T 22400 47700 5 10 0 0 0 0 1
device=none
T 23100 47200 5 10 1 1 0 1 1
value=IO18
}
C 22200 47500 1 0 0 io-1.sym
{
T 23100 47700 5 10 0 0 0 0 1
net=IO1A:1
T 22400 48100 5 10 0 0 0 0 1
device=none
T 23100 47600 5 10 1 1 0 1 1
value=IO1A
}
C 22200 47900 1 0 0 io-1.sym
{
T 23100 48100 5 10 0 0 0 0 1
net=IO1C:1
T 22400 48500 5 10 0 0 0 0 1
device=none
T 23100 48000 5 10 1 1 0 1 1
value=IO1C
}
C 22200 48300 1 0 0 io-1.sym
{
T 23100 48500 5 10 0 0 0 0 1
net=IO1E:1
T 22400 48900 5 10 0 0 0 0 1
device=none
T 23100 48400 5 10 1 1 0 1 1
value=IO1E
}
C 34500 40900 1 0 0 io-1.sym
{
T 35400 41100 5 10 0 0 0 0 1
net=IO21:1
T 34700 41500 5 10 0 0 0 0 1
device=none
T 35400 41000 5 10 1 1 0 1 1
value=IO21
}
C 34500 41100 1 0 0 io-1.sym
{
T 35400 41300 5 10 0 0 0 0 1
net=IO20:1
T 34700 41700 5 10 0 0 0 0 1
device=none
T 35400 41200 5 10 1 1 0 1 1
value=IO20
}
C 34500 41300 1 0 0 io-1.sym
{
T 35400 41500 5 10 0 0 0 0 1
net=IO23:1
T 34700 41900 5 10 0 0 0 0 1
device=none
T 35400 41400 5 10 1 1 0 1 1
value=IO23
}
C 34500 41500 1 0 0 io-1.sym
{
T 35400 41700 5 10 0 0 0 0 1
net=IO22:1
T 34700 42100 5 10 0 0 0 0 1
device=none
T 35400 41600 5 10 1 1 0 1 1
value=IO22
}
C 34500 41700 1 0 0 io-1.sym
{
T 35400 41900 5 10 0 0 0 0 1
net=IO25:1
T 34700 42300 5 10 0 0 0 0 1
device=none
T 35400 41800 5 10 1 1 0 1 1
value=IO25
}
C 34500 41900 1 0 0 io-1.sym
{
T 35400 42100 5 10 0 0 0 0 1
net=IO24:1
T 34700 42500 5 10 0 0 0 0 1
device=none
T 35400 42000 5 10 1 1 0 1 1
value=IO24
}
C 34500 42100 1 0 0 io-1.sym
{
T 35400 42300 5 10 0 0 0 0 1
net=IO27:1
T 34700 42700 5 10 0 0 0 0 1
device=none
T 35400 42200 5 10 1 1 0 1 1
value=IO27
}
C 34500 42300 1 0 0 io-1.sym
{
T 35400 42500 5 10 0 0 0 0 1
net=IO26:1
T 34700 42900 5 10 0 0 0 0 1
device=none
T 35400 42400 5 10 1 1 0 1 1
value=IO26
}
C 34500 42500 1 0 0 io-1.sym
{
T 35400 42700 5 10 0 0 0 0 1
net=IO29:1
T 34700 43100 5 10 0 0 0 0 1
device=none
T 35400 42600 5 10 1 1 0 1 1
value=IO29
}
C 34500 42700 1 0 0 io-1.sym
{
T 35400 42900 5 10 0 0 0 0 1
net=IO28:1
T 34700 43300 5 10 0 0 0 0 1
device=none
T 35400 42800 5 10 1 1 0 1 1
value=IO28
}
C 34500 42900 1 0 0 io-1.sym
{
T 35400 43100 5 10 0 0 0 0 1
net=IO2B:1
T 34700 43500 5 10 0 0 0 0 1
device=none
T 35400 43000 5 10 1 1 0 1 1
value=IO2B
}
C 34500 43100 1 0 0 io-1.sym
{
T 35400 43300 5 10 0 0 0 0 1
net=IO2A:1
T 34700 43700 5 10 0 0 0 0 1
device=none
T 35400 43200 5 10 1 1 0 1 1
value=IO2A
}
C 34500 43300 1 0 0 io-1.sym
{
T 35400 43500 5 10 0 0 0 0 1
net=IO2D:1
T 34700 43900 5 10 0 0 0 0 1
device=none
T 35400 43400 5 10 1 1 0 1 1
value=IO2D
}
C 34500 43500 1 0 0 io-1.sym
{
T 35400 43700 5 10 0 0 0 0 1
net=IO2C:1
T 34700 44100 5 10 0 0 0 0 1
device=none
T 35400 43600 5 10 1 1 0 1 1
value=IO2C
}
C 34500 43700 1 0 0 io-1.sym
{
T 35400 43900 5 10 0 0 0 0 1
net=IO2F:1
T 34700 44300 5 10 0 0 0 0 1
device=none
T 35400 43800 5 10 1 1 0 1 1
value=IO2F
}
C 34500 43900 1 0 0 io-1.sym
{
T 35400 44100 5 10 0 0 0 0 1
net=IO2E:1
T 34700 44500 5 10 0 0 0 0 1
device=none
T 35400 44000 5 10 1 1 0 1 1
value=IO2E
}
C 30800 44500 1 180 0 io-1.sym
{
T 29900 44300 5 10 0 0 180 0 1
net=IO11:1
T 30600 43900 5 10 0 0 180 0 1
device=none
T 29900 44400 5 10 1 1 180 1 1
value=IO11
}
C 30800 44300 1 180 0 io-1.sym
{
T 29900 44100 5 10 0 0 180 0 1
net=IO10:1
T 30600 43700 5 10 0 0 180 0 1
device=none
T 29900 44200 5 10 1 1 180 1 1
value=IO10
}
C 30800 44100 1 180 0 io-1.sym
{
T 29900 43900 5 10 0 0 180 0 1
net=IO13:1
T 30600 43500 5 10 0 0 180 0 1
device=none
T 29900 44000 5 10 1 1 180 1 1
value=IO13
}
C 30800 43900 1 180 0 io-1.sym
{
T 29900 43700 5 10 0 0 180 0 1
net=IO12:1
T 30600 43300 5 10 0 0 180 0 1
device=none
T 29900 43800 5 10 1 1 180 1 1
value=IO12
}
C 30800 43700 1 180 0 io-1.sym
{
T 29900 43500 5 10 0 0 180 0 1
net=IO15:1
T 30600 43100 5 10 0 0 180 0 1
device=none
T 29900 43600 5 10 1 1 180 1 1
value=IO15
}
C 30800 43500 1 180 0 io-1.sym
{
T 29900 43300 5 10 0 0 180 0 1
net=IO14:1
T 30600 42900 5 10 0 0 180 0 1
device=none
T 29900 43400 5 10 1 1 180 1 1
value=IO14
}
C 30800 43300 1 180 0 io-1.sym
{
T 29900 43100 5 10 0 0 180 0 1
net=IO17:1
T 30600 42700 5 10 0 0 180 0 1
device=none
T 29900 43200 5 10 1 1 180 1 1
value=IO17
}
C 30800 43100 1 180 0 io-1.sym
{
T 29900 42900 5 10 0 0 180 0 1
net=IO16:1
T 30600 42500 5 10 0 0 180 0 1
device=none
T 29900 43000 5 10 1 1 180 1 1
value=IO16
}
C 30800 42900 1 180 0 io-1.sym
{
T 29900 42700 5 10 0 0 180 0 1
net=IO19:1
T 30600 42300 5 10 0 0 180 0 1
device=none
T 29900 42800 5 10 1 1 180 1 1
value=IO19
}
C 30800 42700 1 180 0 io-1.sym
{
T 29900 42500 5 10 0 0 180 0 1
net=IO18:1
T 30600 42100 5 10 0 0 180 0 1
device=none
T 29900 42600 5 10 1 1 180 1 1
value=IO18
}
C 30800 42500 1 180 0 io-1.sym
{
T 29900 42300 5 10 0 0 180 0 1
net=IO1B:1
T 30600 41900 5 10 0 0 180 0 1
device=none
T 29900 42400 5 10 1 1 180 1 1
value=IO1B
}
C 30800 42300 1 180 0 io-1.sym
{
T 29900 42100 5 10 0 0 180 0 1
net=IO1A:1
T 30600 41700 5 10 0 0 180 0 1
device=none
T 29900 42200 5 10 1 1 180 1 1
value=IO1A
}
C 30800 42100 1 180 0 io-1.sym
{
T 29900 41900 5 10 0 0 180 0 1
net=IO1D:1
T 30600 41500 5 10 0 0 180 0 1
device=none
T 29900 42000 5 10 1 1 180 1 1
value=IO1D
}
C 30800 41500 1 180 0 io-1.sym
{
T 29900 41300 5 10 0 0 180 0 1
net=IO1C:1
T 30600 40900 5 10 0 0 180 0 1
device=none
T 29900 41400 5 10 1 1 180 1 1
value=IO1C
}
C 30800 41300 1 180 0 io-1.sym
{
T 29900 41100 5 10 0 0 180 0 1
net=IO1F:1
T 30600 40700 5 10 0 0 180 0 1
device=none
T 29900 41200 5 10 1 1 180 1 1
value=IO1F
}
C 30800 41100 1 180 0 io-1.sym
{
T 29900 40900 5 10 0 0 180 0 1
net=IO1E:1
T 30600 40500 5 10 0 0 180 0 1
device=none
T 29900 41000 5 10 1 1 180 1 1
value=IO1E
}
C 37600 46800 1 180 0 output-2.sym
{
T 36700 46600 5 10 0 0 180 0 1
net=CLK:1
T 37400 46100 5 10 0 0 180 0 1
device=none
T 36700 46700 5 10 1 1 180 1 1
value=CLK
}
C 29400 47500 1 0 0 input-2.sym
{
T 29400 47700 5 10 0 0 0 0 1
net=CLK:1
T 30000 48200 5 10 0 0 0 0 1
device=none
T 29900 47600 5 10 1 1 0 7 1
value=CLK
}
C 29400 47300 1 0 0 input-2.sym
{
T 29400 47500 5 10 0 0 0 0 1
net=CLK:1
T 30000 48000 5 10 0 0 0 0 1
device=none
T 29900 47400 5 10 1 1 0 7 1
value=CLK
}
C 35900 48700 1 180 0 input-2.sym
{
T 35900 48500 5 10 0 0 180 0 1
net=CLK:1
T 35300 48000 5 10 0 0 180 0 1
device=none
T 35400 48600 5 10 1 1 180 7 1
value=CLK
}
C 35900 48500 1 180 0 input-2.sym
{
T 35900 48300 5 10 0 0 180 0 1
net=CLK:1
T 35300 47800 5 10 0 0 180 0 1
device=none
T 35400 48400 5 10 1 1 180 7 1
value=CLK
}
C 37600 46600 1 180 0 io-1.sym
{
T 36700 46400 5 10 0 0 180 0 1
net=IFCLK:1
T 37400 46000 5 10 0 0 180 0 1
device=none
T 36700 46500 5 10 1 1 180 1 1
value=IFCLK
}
C 40700 45400 1 180 0 io-1.sym
{
T 39800 45200 5 10 0 0 180 0 1
net=SDA:1
T 40500 44800 5 10 0 0 180 0 1
device=none
T 39800 45300 5 10 1 1 180 1 1
value=SDA
}
C 44400 47000 1 0 0 io-1.sym
{
T 45300 47200 5 10 0 0 0 0 1
net=FD0:1
T 44600 47600 5 10 0 0 0 0 1
device=none
T 45300 47100 5 10 1 1 0 1 1
value=FD0
}
C 44400 46800 1 0 0 io-1.sym
{
T 45300 47000 5 10 0 0 0 0 1
net=FD1:1
T 44600 47400 5 10 0 0 0 0 1
device=none
T 45300 46900 5 10 1 1 0 1 1
value=FD1
}
C 44400 46600 1 0 0 io-1.sym
{
T 45300 46800 5 10 0 0 0 0 1
net=FD2:1
T 44600 47200 5 10 0 0 0 0 1
device=none
T 45300 46700 5 10 1 1 0 1 1
value=FD2
}
C 44400 46400 1 0 0 io-1.sym
{
T 45300 46600 5 10 0 0 0 0 1
net=FD3:1
T 44600 47000 5 10 0 0 0 0 1
device=none
T 45300 46500 5 10 1 1 0 1 1
value=FD3
}
C 44400 46200 1 0 0 io-1.sym
{
T 45300 46400 5 10 0 0 0 0 1
net=FD4:1
T 44600 46800 5 10 0 0 0 0 1
device=none
T 45300 46300 5 10 1 1 0 1 1
value=FD4
}
C 44400 46000 1 0 0 io-1.sym
{
T 45300 46200 5 10 0 0 0 0 1
net=FD5:1
T 44600 46600 5 10 0 0 0 0 1
device=none
T 45300 46100 5 10 1 1 0 1 1
value=FD5
}
C 44400 45800 1 0 0 io-1.sym
{
T 45300 46000 5 10 0 0 0 0 1
net=FD6:1
T 44600 46400 5 10 0 0 0 0 1
device=none
T 45300 45900 5 10 1 1 0 1 1
value=FD6
}
C 44400 45600 1 0 0 io-1.sym
{
T 45300 45800 5 10 0 0 0 0 1
net=FD7:1
T 44600 46200 5 10 0 0 0 0 1
device=none
T 45300 45700 5 10 1 1 0 1 1
value=FD7
}
C 40700 45600 1 180 0 output-2.sym
{
T 39800 45400 5 10 0 0 180 0 1
net=SCL:1
T 40500 44900 5 10 0 0 180 0 1
device=none
T 39800 45500 5 10 1 1 180 1 1
value=SCL
}
C 40700 45000 1 180 0 output-2.sym
{
T 39800 44800 5 10 0 0 180 0 1
net=CTL2:1
T 40500 44300 5 10 0 0 180 0 1
device=none
T 39800 44900 5 10 1 1 180 1 1
value=CTL2
}
C 40700 44800 1 180 0 output-2.sym
{
T 39800 44600 5 10 0 0 180 0 1
net=CTL1:1
T 40500 44100 5 10 0 0 180 0 1
device=none
T 39800 44700 5 10 1 1 180 1 1
value=CTL1
}
C 40700 44600 1 180 0 output-2.sym
{
T 39800 44400 5 10 0 0 180 0 1
net=CTL0:1
T 40500 43900 5 10 0 0 180 0 1
device=none
T 39800 44500 5 10 1 1 180 1 1
value=CTL0
}
C 39300 44000 1 0 0 input-2.sym
{
T 39300 44200 5 10 0 0 0 0 1
net=RDY0:1
T 39900 44700 5 10 0 0 0 0 1
device=none
T 39800 44100 5 10 1 1 0 7 1
value=RDY0
}
C 39300 43800 1 0 0 input-2.sym
{
T 39300 44000 5 10 0 0 0 0 1
net=RDY1:1
T 39900 44500 5 10 0 0 0 0 1
device=none
T 39800 43900 5 10 1 1 0 7 1
value=RDY1
}
C 39300 43200 1 0 0 input-2.sym
{
T 39300 43400 5 10 0 0 0 0 1
net=RESET:1
T 39900 43900 5 10 0 0 0 0 1
device=none
T 39800 43300 5 10 1 1 0 7 1
value=RESET
}
C 45800 43600 1 180 0 input-2.sym
{
T 45800 43400 5 10 0 0 180 0 1
net=INT0:1
T 45200 42900 5 10 0 0 180 0 1
device=none
T 45300 43500 5 10 1 1 180 7 1
value=INT0
}
C 45800 43400 1 180 0 input-2.sym
{
T 45800 43200 5 10 0 0 180 0 1
net=INT1:1
T 45200 42700 5 10 0 0 180 0 1
device=none
T 45300 43300 5 10 1 1 180 7 1
value=INT1
}
C 34500 44900 1 0 0 io-1.sym
{
T 35400 45100 5 10 0 0 0 0 1
net=IFCLK:1
T 34700 45500 5 10 0 0 0 0 1
device=none
T 35400 45000 5 10 1 1 0 1 1
value=IFCLK
}
C 34500 44500 1 0 0 output-2.sym
{
T 35400 44700 5 10 0 0 0 0 1
net=RDY0:1
T 34700 45200 5 10 0 0 0 0 1
device=none
T 35400 44600 5 10 1 1 0 1 1
value=RDY0
}
C 34500 44700 1 0 0 output-2.sym
{
T 35400 44900 5 10 0 0 0 0 1
net=RDY1:1
T 34700 45400 5 10 0 0 0 0 1
device=none
T 35400 44800 5 10 1 1 0 1 1
value=RDY1
}
C 34500 45100 1 0 0 io-1.sym
{
T 35400 45300 5 10 0 0 0 0 1
net=FD0:1
T 34700 45700 5 10 0 0 0 0 1
device=none
T 35400 45200 5 10 1 1 0 1 1
value=FD0
}
C 34500 45300 1 0 0 io-1.sym
{
T 35400 45500 5 10 0 0 0 0 1
net=FD1:1
T 34700 45900 5 10 0 0 0 0 1
device=none
T 35400 45400 5 10 1 1 0 1 1
value=FD1
}
C 34500 45500 1 0 0 io-1.sym
{
T 35400 45700 5 10 0 0 0 0 1
net=FD2:1
T 34700 46100 5 10 0 0 0 0 1
device=none
T 35400 45600 5 10 1 1 0 1 1
value=FD2
}
C 34500 45700 1 0 0 io-1.sym
{
T 35400 45900 5 10 0 0 0 0 1
net=FD3:1
T 34700 46300 5 10 0 0 0 0 1
device=none
T 35400 45800 5 10 1 1 0 1 1
value=FD3
}
C 30800 46300 1 180 0 output-2.sym
{
T 29900 46100 5 10 0 0 180 0 1
net=INT1:1
T 30600 45600 5 10 0 0 180 0 1
device=none
T 29900 46200 5 10 1 1 180 1 1
value=INT1
}
C 30800 46100 1 180 0 output-2.sym
{
T 29900 45900 5 10 0 0 180 0 1
net=INT0:1
T 30600 45400 5 10 0 0 180 0 1
device=none
T 29900 46000 5 10 1 1 180 1 1
value=INT0
}
C 29400 45700 1 0 0 input-2.sym
{
T 29400 45900 5 10 0 0 0 0 1
net=CTL2:1
T 30000 46400 5 10 0 0 0 0 1
device=none
T 29900 45800 5 10 1 1 0 7 1
value=CTL2
}
C 29400 45500 1 0 0 input-2.sym
{
T 29400 45700 5 10 0 0 0 0 1
net=CTL1:1
T 30000 46200 5 10 0 0 0 0 1
device=none
T 29900 45600 5 10 1 1 0 7 1
value=CTL1
}
C 29400 45300 1 0 0 input-2.sym
{
T 29400 45500 5 10 0 0 0 0 1
net=CTL0:1
T 30000 46000 5 10 0 0 0 0 1
device=none
T 29900 45400 5 10 1 1 0 7 1
value=CTL0
}
C 30800 45300 1 180 0 io-1.sym
{
T 29900 45100 5 10 0 0 180 0 1
net=FD7:1
T 30600 44700 5 10 0 0 180 0 1
device=none
T 29900 45200 5 10 1 1 180 1 1
value=FD7
}
C 30800 45100 1 180 0 io-1.sym
{
T 29900 44900 5 10 0 0 180 0 1
net=FD6:1
T 30600 44500 5 10 0 0 180 0 1
device=none
T 29900 45000 5 10 1 1 180 1 1
value=FD6
}
C 30800 44900 1 180 0 io-1.sym
{
T 29900 44700 5 10 0 0 180 0 1
net=FD5:1
T 30600 44300 5 10 0 0 180 0 1
device=none
T 29900 44800 5 10 1 1 180 1 1
value=FD5
}
C 30800 44700 1 180 0 io-1.sym
{
T 29900 44500 5 10 0 0 180 0 1
net=FD4:1
T 30600 44100 5 10 0 0 180 0 1
device=none
T 29900 44600 5 10 1 1 180 1 1
value=FD4
}
C 46000 43000 1 0 0 output-2.sym
{
T 46900 43200 5 10 0 0 0 0 1
net=JTAGE:1
T 46200 43700 5 10 0 0 0 0 1
device=none
T 46900 43100 5 10 1 1 0 1 1
value=JTAGE
}
C 27600 52100 1 180 0 resistor-1.sym
{
T 27300 51700 5 10 0 0 180 0 1
device=RESISTOR
T 27600 52100 5 10 0 1 90 0 1
footprint=RESC2012L
T 27200 51800 5 10 1 1 180 0 1
refdes=R7
T 27300 52400 5 10 1 1 180 0 1
value=121
}
C 27600 51900 1 0 0 led-2.sym
{
T 27700 52500 5 10 0 0 0 0 1
device=LED
T 27600 51900 5 10 0 0 90 0 1
footprint=SMD_DIODE 60 30
T 28300 52200 5 10 1 1 0 0 1
refdes=D2
}
C 26700 51800 1 90 0 3.3V-plus-1.sym
C 29900 52100 1 180 0 input-2.sym
{
T 29900 51900 5 10 0 0 180 0 1
net=LED1:1
T 29300 51400 5 10 0 0 180 0 1
device=none
T 29400 52000 5 10 1 1 180 7 1
value=LED1
}
C 27600 51200 1 180 0 resistor-1.sym
{
T 27300 50800 5 10 0 0 180 0 1
device=RESISTOR
T 27600 51200 5 10 0 1 90 0 1
footprint=RESC2012L
T 27200 50900 5 10 1 1 180 0 1
refdes=R8
T 27300 51500 5 10 1 1 180 0 1
value=121
}
C 27600 51000 1 0 0 led-2.sym
{
T 27700 51600 5 10 0 0 0 0 1
device=LED
T 27600 51000 5 10 0 0 90 0 1
footprint=SMD_DIODE 60 30
T 28300 51300 5 10 1 1 0 0 1
refdes=D3
}
C 26700 50900 1 90 0 3.3V-plus-1.sym
C 29900 51200 1 180 0 input-2.sym
{
T 29900 51000 5 10 0 0 180 0 1
net=LED2:1
T 29300 50500 5 10 0 0 180 0 1
device=none
T 29400 51100 5 10 1 1 180 7 1
value=LED2
}
C 34500 47900 1 0 0 output-2.sym
{
T 35400 48100 5 10 0 0 0 0 1
net=LED1:1
T 34700 48600 5 10 0 0 0 0 1
device=none
T 35400 48000 5 10 1 1 0 1 1
value=LED1
}
C 34500 47700 1 0 0 output-2.sym
{
T 35400 47900 5 10 0 0 0 0 1
net=LED2:1
T 34700 48400 5 10 0 0 0 0 1
device=none
T 35400 47800 5 10 1 1 0 1 1
value=LED2
}
C 29400 46500 1 0 0 input-2.sym
{
T 29400 46700 5 10 0 0 0 0 1
net=RESET:1
T 30000 47200 5 10 0 0 0 0 1
device=none
T 29900 46600 5 10 1 1 0 7 1
value=RESET
}
C 29400 46300 1 0 0 input-2.sym
{
T 29400 46500 5 10 0 0 0 0 1
net=SW:1
T 30000 47000 5 10 0 0 0 0 1
device=none
T 29900 46400 5 10 1 1 0 7 1
value=SW
}
N 28000 48500 28000 48300 4
N 28000 46900 28000 46700 4
C 27900 48000 1 0 0 gnd-1.sym
C 27900 46400 1 0 0 gnd-1.sym
C 26500 49200 1 270 0 resistor-1.sym
{
T 26900 48900 5 10 0 0 270 0 1
device=RESISTOR
T 26500 49200 5 10 0 1 180 0 1
footprint=RESC2012L
T 26800 48700 5 10 1 1 0 0 1
refdes=R9
T 26200 48900 5 10 1 1 270 0 1
value=10k
}
N 27000 48300 26600 48300 4
C 26400 49200 1 0 0 3.3V-plus-1.sym
C 26500 47600 1 270 0 resistor-1.sym
{
T 26900 47300 5 10 0 0 270 0 1
device=RESISTOR
T 26500 47600 5 10 0 1 180 0 1
footprint=RESC2012L
T 26800 47100 5 10 1 1 0 0 1
refdes=R10
T 26200 47300 5 10 1 1 270 0 1
value=10k
}
N 27000 46700 26600 46700 4
C 26400 47600 1 0 0 3.3V-plus-1.sym
C 26600 48400 1 180 0 output-2.sym
{
T 25700 48200 5 10 0 0 180 0 1
net=RESET:1
T 26400 47700 5 10 0 0 180 0 1
device=none
T 25700 48300 5 10 1 1 180 1 1
value=RESET
}
C 26600 46800 1 180 0 output-2.sym
{
T 25700 46600 5 10 0 0 180 0 1
net=SW:1
T 26400 46100 5 10 0 0 180 0 1
device=none
T 25700 46700 5 10 1 1 180 1 1
value=SW
}
C 40100 47200 1 90 0 crystal-1.sym
{
T 39600 47400 5 10 0 0 90 0 1
device=CRYSTAL
T 39800 47400 5 10 1 1 90 0 1
refdes=U6
T 39400 47400 5 10 0 0 90 0 1
symversion=0.1
T 40100 47200 5 10 0 0 0 0 1
footprint=CRYSTAL
}
N 40000 46900 40000 47200 4
N 40000 46900 40700 46900 4
N 40700 47100 40700 48000 4
N 40700 48000 40000 48000 4
N 40000 48000 40000 47900 4
C 39100 47800 1 0 0 capacitor-1.sym
{
T 39300 48500 5 10 0 0 0 0 1
device=CAPACITOR
T 39300 48300 5 10 1 1 0 0 1
refdes=C6
T 39300 48700 5 10 0 0 0 0 1
symversion=0.1
T 39100 47800 5 10 1 1 0 0 1
value=20p
T 39100 47800 5 10 0 0 0 0 1
footprint=CAPC2012L
}
C 39100 46900 1 0 0 capacitor-1.sym
{
T 39300 47600 5 10 0 0 0 0 1
device=CAPACITOR
T 39300 47400 5 10 1 1 0 0 1
refdes=C7
T 39300 47800 5 10 0 0 0 0 1
symversion=0.1
T 39100 47200 5 10 1 1 0 0 1
value=20p
T 39100 46900 5 10 0 0 0 0 1
footprint=CAPC2012L
}
N 38800 48000 38800 47100 4
C 38700 46800 1 0 0 gnd-1.sym
N 38800 47100 39100 47100 4
N 38800 48000 39100 48000 4
C 37500 50700 1 270 0 capacitor-1.sym
{
T 38200 50500 5 10 0 0 270 0 1
device=CAPACITOR
T 38400 50500 5 10 0 0 270 0 1
symversion=0.1
T 37500 50700 5 10 0 1 0 0 1
footprint=CAPC2012L
T 37500 50700 5 10 0 0 0 0 1
url=http://fr.farnell.com/multicomp/mc0805b104k160ct/condensateur-mlcc-x7r-100nf-0805/dp/1759143
T 37900 50400 5 10 1 1 0 0 1
refdes=C9
T 37800 49900 5 10 1 1 0 0 1
value=100n
}
C 36900 50700 1 270 0 capacitor-1.sym
{
T 37600 50500 5 10 0 0 270 0 1
device=CAPACITOR
T 37800 50500 5 10 0 0 270 0 1
symversion=0.1
T 36900 50700 5 10 0 1 0 0 1
footprint=CAPC2012L
T 36900 50700 5 10 0 0 0 0 1
url=http://fr.farnell.com/multicomp/mc0805b104k160ct/condensateur-mlcc-x7r-100nf-0805/dp/1759143
T 37300 50400 5 10 1 1 0 0 1
refdes=C8
T 37200 49900 5 10 1 1 0 0 1
value=100n
}
C 38500 50700 1 0 0 3.3V-plus-1.sym
N 37100 50700 41100 50700 4
C 38600 49500 1 0 0 gnd-1.sym
N 37100 49800 41100 49800 4
C 38100 50700 1 270 0 capacitor-1.sym
{
T 38800 50500 5 10 0 0 270 0 1
device=CAPACITOR
T 39000 50500 5 10 0 0 270 0 1
symversion=0.1
T 38100 50700 5 10 0 1 0 0 1
footprint=CAPC2012L
T 38100 50700 5 10 0 0 0 0 1
url=http://fr.farnell.com/multicomp/mc0805b104k160ct/condensateur-mlcc-x7r-100nf-0805/dp/1759143
T 38500 50400 5 10 1 1 0 0 1
refdes=C10
T 38400 49900 5 10 1 1 0 0 1
value=100n
}
C 38800 50700 1 270 0 capacitor-1.sym
{
T 39500 50500 5 10 0 0 270 0 1
device=CAPACITOR
T 39700 50500 5 10 0 0 270 0 1
symversion=0.1
T 38800 50700 5 10 0 1 0 0 1
footprint=CAPC2012L
T 38800 50700 5 10 0 0 0 0 1
url=http://fr.farnell.com/multicomp/mc0805b104k160ct/condensateur-mlcc-x7r-100nf-0805/dp/1759143
T 39200 50400 5 10 1 1 0 0 1
refdes=C11
T 39100 49900 5 10 1 1 0 0 1
value=100n
}
C 35400 50700 1 270 0 capacitor-1.sym
{
T 36100 50500 5 10 0 0 270 0 1
device=CAPACITOR
T 36300 50500 5 10 0 0 270 0 1
symversion=0.1
T 35400 50700 5 10 0 1 0 0 1
footprint=CAPC2012L
T 35400 50700 5 10 0 0 0 0 1
url=http://fr.farnell.com/multicomp/mc0805b104k160ct/condensateur-mlcc-x7r-100nf-0805/dp/1759143
T 35800 50400 5 10 1 1 0 0 1
refdes=C12
T 35700 49900 5 10 1 1 0 0 1
value=100n
}
C 39500 50700 1 270 0 capacitor-1.sym
{
T 40200 50500 5 10 0 0 270 0 1
device=CAPACITOR
T 40400 50500 5 10 0 0 270 0 1
symversion=0.1
T 39500 50700 5 10 0 1 0 0 1
footprint=CAPC2012L
T 39500 50700 5 10 0 0 0 0 1
url=http://fr.farnell.com/multicomp/mc0805b104k160ct/condensateur-mlcc-x7r-100nf-0805/dp/1759143
T 39900 50400 5 10 1 1 0 0 1
refdes=C13
T 39800 49900 5 10 1 1 0 0 1
value=100n
}
C 35400 50700 1 0 0 generic-power.sym
{
T 35600 50950 5 10 1 1 0 3 1
net=VCCINT:1
}
C 35500 49500 1 0 0 gnd-1.sym
C 27600 50300 1 180 0 resistor-1.sym
{
T 27300 49900 5 10 0 0 180 0 1
device=RESISTOR
T 27600 50300 5 10 0 1 90 0 1
footprint=RESC2012L
T 27200 50000 5 10 1 1 180 0 1
refdes=R13
T 27300 50600 5 10 1 1 180 0 1
value=121
}
C 27600 50100 1 0 0 led-2.sym
{
T 27700 50700 5 10 0 0 0 0 1
device=LED
T 27600 50100 5 10 0 0 90 0 1
footprint=SMD_DIODE 60 30
T 28300 50400 5 10 1 1 0 0 1
refdes=D4
}
C 26700 50000 1 90 0 3.3V-plus-1.sym
C 29900 50300 1 180 0 input-2.sym
{
T 29900 50100 5 10 0 0 180 0 1
net=LED3:1
T 29300 49600 5 10 0 0 180 0 1
device=none
T 29400 50200 5 10 1 1 180 7 1
value=LED3
}
C 44400 44200 1 0 0 output-2.sym
{
T 45300 44400 5 10 0 0 0 0 1
net=LED3:1
T 44600 44900 5 10 0 0 0 0 1
device=none
T 45300 44300 5 10 1 1 0 1 1
value=LED3
}
C 38700 43200 1 0 0 gnd-1.sym
N 38800 43500 40700 43500 4
C 37900 47100 1 0 0 testpt-1.sym
{
T 38000 47500 5 10 1 1 0 0 1
refdes=TP6
T 38300 48000 5 10 0 0 0 0 1
device=TESTPOINT
T 38300 47800 5 10 0 0 0 0 1
footprint=tp-40
}
N 37600 46700 40700 46700 4
N 37600 46500 40700 46500 4
C 37600 47100 1 0 0 testpt-1.sym
{
T 37300 47500 5 10 1 1 0 0 1
refdes=TP7
T 38000 48000 5 10 0 0 0 0 1
device=TESTPOINT
T 38000 47800 5 10 0 0 0 0 1
footprint=tp-40
}
N 38000 47100 38000 46700 4
N 37700 47100 37700 46500 4
N 46000 43100 44400 43100 4
C 45800 43100 1 180 0 testpt-1.sym
{
T 46100 42700 5 10 1 1 180 0 1
refdes=TP8
T 45400 42200 5 10 0 0 180 0 1
device=TESTPOINT
T 45400 42400 5 10 0 0 180 0 1
footprint=tp-40
}
C 40600 42800 1 0 0 gnd-1.sym
C 40200 50700 1 270 0 capacitor-1.sym
{
T 40900 50500 5 10 0 0 270 0 1
device=CAPACITOR
T 41100 50500 5 10 0 0 270 0 1
symversion=0.1
T 40200 50700 5 10 0 1 0 0 1
footprint=CAPC2012L
T 40200 50700 5 10 0 0 0 0 1
url=http://fr.farnell.com/multicomp/mc0805b104k160ct/condensateur-mlcc-x7r-100nf-0805/dp/1759143
T 40600 50400 5 10 1 1 0 0 1
refdes=C14
T 40500 49900 5 10 1 1 0 0 1
value=100n
}
C 40900 50700 1 270 0 capacitor-1.sym
{
T 41600 50500 5 10 0 0 270 0 1
device=CAPACITOR
T 41800 50500 5 10 0 0 270 0 1
symversion=0.1
T 40900 50700 5 10 0 1 0 0 1
footprint=CAPC2012L
T 40900 50700 5 10 0 0 0 0 1
url=http://fr.farnell.com/multicomp/mc0805b104k160ct/condensateur-mlcc-x7r-100nf-0805/dp/1759143
T 41300 50400 5 10 1 1 0 0 1
refdes=C15
T 41200 49900 5 10 1 1 0 0 1
value=100n
}
C 28200 42800 1 270 0 resistor-1.sym
{
T 28600 42500 5 10 0 0 270 0 1
device=RESISTOR
T 28200 42800 5 10 0 1 180 0 1
footprint=RESC2012L
T 28500 42300 5 10 1 1 0 0 1
refdes=R14
T 27900 42500 5 10 1 1 270 0 1
value=10k
}
C 28100 42800 1 0 0 3.3V-plus-1.sym
N 30800 41800 28300 41800 4
N 28300 41800 28300 41900 4
C 29400 41500 1 0 0 input-2.sym
{
T 29400 41700 5 10 0 0 0 0 1
net=RESET:1
T 30000 42200 5 10 0 0 0 0 1
device=none
T 29900 41600 5 10 1 1 0 7 1
value=RESET
}
