
*** Running vivado
    with args -log Error_Tolerant_Adder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Error_Tolerant_Adder.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2.1 (64-bit)
  **** SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
  **** IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
  **** SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Error_Tolerant_Adder.tcl -notrace
Command: synth_design -top Error_Tolerant_Adder -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28588
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 931.965 ; gain = 442.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Error_Tolerant_Adder' [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'carry_generator' [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/carry_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'carry_generator' (0#1) [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/carry_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'sum_generator' [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/sum_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'Full_Adder' [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Full_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder' (0#1) [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Full_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sum_generator' (0#1) [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/sum_generator.v:23]
WARNING: [Synth 8-7071] port 'C_out' of module 'sum_generator' is unconnected for instance 't5' [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:34]
WARNING: [Synth 8-7023] instance 't5' of module 'sum_generator' has 5 connections declared, but only 4 given [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:34]
WARNING: [Synth 8-7071] port 'C_out' of module 'sum_generator' is unconnected for instance 't6' [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:35]
WARNING: [Synth 8-7023] instance 't6' of module 'sum_generator' has 5 connections declared, but only 4 given [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:35]
WARNING: [Synth 8-7071] port 'C_out' of module 'sum_generator' is unconnected for instance 't7' [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:36]
WARNING: [Synth 8-7023] instance 't7' of module 'sum_generator' has 5 connections declared, but only 4 given [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:36]
WARNING: [Synth 8-7071] port 'C_out' of module 'sum_generator' is unconnected for instance 't8' [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:37]
WARNING: [Synth 8-7023] instance 't8' of module 'sum_generator' has 5 connections declared, but only 4 given [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:37]
INFO: [Synth 8-6155] done synthesizing module 'Error_Tolerant_Adder' (0#1) [C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:23]
WARNING: [Synth 8-7129] Port Cout[0] in module carry_generator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.758 ; gain = 549.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.758 ; gain = 549.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.758 ; gain = 549.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.758 ; gain = 549.703
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port C_in in module Error_Tolerant_Adder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.508 ; gain = 737.453
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.508 ; gain = 737.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.508 ; gain = 737.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1226.508 ; gain = 737.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1226.508 ; gain = 737.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1226.508 ; gain = 737.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1226.508 ; gain = 737.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1226.508 ; gain = 737.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1226.508 ; gain = 737.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     5|
|3     |LUT5 |     3|
|4     |LUT6 |     3|
|5     |IBUF |    16|
|6     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    37|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1226.508 ; gain = 737.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1226.508 ; gain = 737.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1226.508 ; gain = 737.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Synth Design complete | Checksum: a6e4eb68
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1329.312 ; gain = 844.199
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1329.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.runs/synth_1/Error_Tolerant_Adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Error_Tolerant_Adder_utilization_synth.rpt -pb Error_Tolerant_Adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 21:05:48 2024...
