MANIFEST.in
README.md
setup.py
pythondata_cpu_picorv32/__init__.py
pythondata_cpu_picorv32.egg-info/PKG-INFO
pythondata_cpu_picorv32.egg-info/SOURCES.txt
pythondata_cpu_picorv32.egg-info/dependency_links.txt
pythondata_cpu_picorv32.egg-info/not-zip-safe
pythondata_cpu_picorv32.egg-info/top_level.txt
pythondata_cpu_picorv32/verilog/.gitignore
pythondata_cpu_picorv32/verilog/Makefile
pythondata_cpu_picorv32/verilog/README.md
pythondata_cpu_picorv32/verilog/picorv32.core
pythondata_cpu_picorv32/verilog/picorv32.v
pythondata_cpu_picorv32/verilog/shell.nix
pythondata_cpu_picorv32/verilog/showtrace.py
pythondata_cpu_picorv32/verilog/testbench.cc
pythondata_cpu_picorv32/verilog/testbench.v
pythondata_cpu_picorv32/verilog/testbench_ez.v
pythondata_cpu_picorv32/verilog/testbench_wb.v
pythondata_cpu_picorv32/verilog/dhrystone/Makefile
pythondata_cpu_picorv32/verilog/dhrystone/README
pythondata_cpu_picorv32/verilog/dhrystone/dhry.h
pythondata_cpu_picorv32/verilog/dhrystone/dhry_1.c
pythondata_cpu_picorv32/verilog/dhrystone/dhry_1_orig.c
pythondata_cpu_picorv32/verilog/dhrystone/dhry_2.c
pythondata_cpu_picorv32/verilog/dhrystone/sections.lds
pythondata_cpu_picorv32/verilog/dhrystone/start.S
pythondata_cpu_picorv32/verilog/dhrystone/stdlib.c
pythondata_cpu_picorv32/verilog/dhrystone/syscalls.c
pythondata_cpu_picorv32/verilog/dhrystone/testbench.v
pythondata_cpu_picorv32/verilog/dhrystone/testbench_nola.v
pythondata_cpu_picorv32/verilog/firmware/README
pythondata_cpu_picorv32/verilog/firmware/custom_ops.S
pythondata_cpu_picorv32/verilog/firmware/firmware.h
pythondata_cpu_picorv32/verilog/firmware/hello.c
pythondata_cpu_picorv32/verilog/firmware/irq.c
pythondata_cpu_picorv32/verilog/firmware/makehex.py
pythondata_cpu_picorv32/verilog/firmware/multest.c
pythondata_cpu_picorv32/verilog/firmware/print.c
pythondata_cpu_picorv32/verilog/firmware/riscv.ld
pythondata_cpu_picorv32/verilog/firmware/riscv.ld.orig
pythondata_cpu_picorv32/verilog/firmware/sections.lds
pythondata_cpu_picorv32/verilog/firmware/sieve.c
pythondata_cpu_picorv32/verilog/firmware/start.S
pythondata_cpu_picorv32/verilog/firmware/stats.c
pythondata_cpu_picorv32/verilog/picosoc/.gitignore
pythondata_cpu_picorv32/verilog/picosoc/Makefile
pythondata_cpu_picorv32/verilog/picosoc/README.md
pythondata_cpu_picorv32/verilog/picosoc/firmware.c
pythondata_cpu_picorv32/verilog/picosoc/hx8kdemo.core
pythondata_cpu_picorv32/verilog/picosoc/hx8kdemo.pcf
pythondata_cpu_picorv32/verilog/picosoc/hx8kdemo.v
pythondata_cpu_picorv32/verilog/picosoc/hx8kdemo_tb.v
pythondata_cpu_picorv32/verilog/picosoc/ice40up5k_spram.v
pythondata_cpu_picorv32/verilog/picosoc/icebreaker.core
pythondata_cpu_picorv32/verilog/picosoc/icebreaker.pcf
pythondata_cpu_picorv32/verilog/picosoc/icebreaker.v
pythondata_cpu_picorv32/verilog/picosoc/icebreaker_tb.v
pythondata_cpu_picorv32/verilog/picosoc/overview.svg
pythondata_cpu_picorv32/verilog/picosoc/performance.png
pythondata_cpu_picorv32/verilog/picosoc/performance.py
pythondata_cpu_picorv32/verilog/picosoc/picosoc.core
pythondata_cpu_picorv32/verilog/picosoc/picosoc.v
pythondata_cpu_picorv32/verilog/picosoc/sections.lds
pythondata_cpu_picorv32/verilog/picosoc/simpleuart.v
pythondata_cpu_picorv32/verilog/picosoc/spiflash.core
pythondata_cpu_picorv32/verilog/picosoc/spiflash.v
pythondata_cpu_picorv32/verilog/picosoc/spiflash_tb.v
pythondata_cpu_picorv32/verilog/picosoc/spimemio.v
pythondata_cpu_picorv32/verilog/picosoc/start.s
pythondata_cpu_picorv32/verilog/scripts/csmith/.gitignore
pythondata_cpu_picorv32/verilog/scripts/csmith/Makefile
pythondata_cpu_picorv32/verilog/scripts/csmith/riscv-isa-sim.diff
pythondata_cpu_picorv32/verilog/scripts/csmith/start.S
pythondata_cpu_picorv32/verilog/scripts/csmith/syscalls.c
pythondata_cpu_picorv32/verilog/scripts/csmith/testbench.cc
pythondata_cpu_picorv32/verilog/scripts/csmith/testbench.v
pythondata_cpu_picorv32/verilog/scripts/cxxdemo/.gitignore
pythondata_cpu_picorv32/verilog/scripts/cxxdemo/Makefile
pythondata_cpu_picorv32/verilog/scripts/cxxdemo/firmware.cc
pythondata_cpu_picorv32/verilog/scripts/cxxdemo/hex8tohex32.py
pythondata_cpu_picorv32/verilog/scripts/cxxdemo/start.S
pythondata_cpu_picorv32/verilog/scripts/cxxdemo/start.ld
pythondata_cpu_picorv32/verilog/scripts/cxxdemo/syscalls.c
pythondata_cpu_picorv32/verilog/scripts/cxxdemo/testbench.v
pythondata_cpu_picorv32/verilog/scripts/icestorm/.gitignore
pythondata_cpu_picorv32/verilog/scripts/icestorm/Makefile
pythondata_cpu_picorv32/verilog/scripts/icestorm/example.pcf
pythondata_cpu_picorv32/verilog/scripts/icestorm/example.v
pythondata_cpu_picorv32/verilog/scripts/icestorm/example_tb.v
pythondata_cpu_picorv32/verilog/scripts/icestorm/firmware.S
pythondata_cpu_picorv32/verilog/scripts/icestorm/firmware.c
pythondata_cpu_picorv32/verilog/scripts/icestorm/firmware.lds
pythondata_cpu_picorv32/verilog/scripts/icestorm/readme.md
pythondata_cpu_picorv32/verilog/scripts/presyn/.gitignore
pythondata_cpu_picorv32/verilog/scripts/presyn/Makefile
pythondata_cpu_picorv32/verilog/scripts/presyn/README
pythondata_cpu_picorv32/verilog/scripts/presyn/firmware.S
pythondata_cpu_picorv32/verilog/scripts/presyn/firmware.c
pythondata_cpu_picorv32/verilog/scripts/presyn/firmware.lds
pythondata_cpu_picorv32/verilog/scripts/presyn/picorv32_presyn.ys
pythondata_cpu_picorv32/verilog/scripts/presyn/picorv32_regs.txt
pythondata_cpu_picorv32/verilog/scripts/presyn/testbench.v
pythondata_cpu_picorv32/verilog/scripts/quartus/.gitignore
pythondata_cpu_picorv32/verilog/scripts/quartus/Makefile
pythondata_cpu_picorv32/verilog/scripts/quartus/firmware.S
pythondata_cpu_picorv32/verilog/scripts/quartus/firmware.c
pythondata_cpu_picorv32/verilog/scripts/quartus/firmware.lds
pythondata_cpu_picorv32/verilog/scripts/quartus/synth_area.sdc
pythondata_cpu_picorv32/verilog/scripts/quartus/synth_area_large.qsf
pythondata_cpu_picorv32/verilog/scripts/quartus/synth_area_regular.qsf
pythondata_cpu_picorv32/verilog/scripts/quartus/synth_area_small.qsf
pythondata_cpu_picorv32/verilog/scripts/quartus/synth_area_top.v
pythondata_cpu_picorv32/verilog/scripts/quartus/synth_speed.qsf
pythondata_cpu_picorv32/verilog/scripts/quartus/synth_speed.sdc
pythondata_cpu_picorv32/verilog/scripts/quartus/synth_system.qsf
pythondata_cpu_picorv32/verilog/scripts/quartus/synth_system.sdc
pythondata_cpu_picorv32/verilog/scripts/quartus/synth_system.tcl
pythondata_cpu_picorv32/verilog/scripts/quartus/system.v
pythondata_cpu_picorv32/verilog/scripts/quartus/system_tb.v
pythondata_cpu_picorv32/verilog/scripts/quartus/table.sh
pythondata_cpu_picorv32/verilog/scripts/quartus/tabtest.sh
pythondata_cpu_picorv32/verilog/scripts/quartus/tabtest.v
pythondata_cpu_picorv32/verilog/scripts/romload/.gitignore
pythondata_cpu_picorv32/verilog/scripts/romload/Makefile
pythondata_cpu_picorv32/verilog/scripts/romload/firmware.c
pythondata_cpu_picorv32/verilog/scripts/romload/hex8tohex32.py
pythondata_cpu_picorv32/verilog/scripts/romload/map2debug.py
pythondata_cpu_picorv32/verilog/scripts/romload/sections.ld
pythondata_cpu_picorv32/verilog/scripts/romload/start.S
pythondata_cpu_picorv32/verilog/scripts/romload/syscalls.c
pythondata_cpu_picorv32/verilog/scripts/romload/testbench.v
pythondata_cpu_picorv32/verilog/scripts/smtbmc/.gitignore
pythondata_cpu_picorv32/verilog/scripts/smtbmc/axicheck.sh
pythondata_cpu_picorv32/verilog/scripts/smtbmc/axicheck.v
pythondata_cpu_picorv32/verilog/scripts/smtbmc/axicheck2.sh
pythondata_cpu_picorv32/verilog/scripts/smtbmc/axicheck2.smtc
pythondata_cpu_picorv32/verilog/scripts/smtbmc/axicheck2.v
pythondata_cpu_picorv32/verilog/scripts/smtbmc/mulcmp.sh
pythondata_cpu_picorv32/verilog/scripts/smtbmc/mulcmp.v
pythondata_cpu_picorv32/verilog/scripts/smtbmc/notrap_validop.sh
pythondata_cpu_picorv32/verilog/scripts/smtbmc/notrap_validop.v
pythondata_cpu_picorv32/verilog/scripts/smtbmc/opcode.v
pythondata_cpu_picorv32/verilog/scripts/smtbmc/tracecmp.gtkw
pythondata_cpu_picorv32/verilog/scripts/smtbmc/tracecmp.sh
pythondata_cpu_picorv32/verilog/scripts/smtbmc/tracecmp.smtc
pythondata_cpu_picorv32/verilog/scripts/smtbmc/tracecmp.v
pythondata_cpu_picorv32/verilog/scripts/smtbmc/tracecmp2.sh
pythondata_cpu_picorv32/verilog/scripts/smtbmc/tracecmp2.smtc
pythondata_cpu_picorv32/verilog/scripts/smtbmc/tracecmp2.v
pythondata_cpu_picorv32/verilog/scripts/smtbmc/tracecmp3.sh
pythondata_cpu_picorv32/verilog/scripts/smtbmc/tracecmp3.v
pythondata_cpu_picorv32/verilog/scripts/tomthumbtg/.gitignore
pythondata_cpu_picorv32/verilog/scripts/tomthumbtg/README
pythondata_cpu_picorv32/verilog/scripts/tomthumbtg/run.sh
pythondata_cpu_picorv32/verilog/scripts/tomthumbtg/sections.lds
pythondata_cpu_picorv32/verilog/scripts/tomthumbtg/start.S
pythondata_cpu_picorv32/verilog/scripts/tomthumbtg/testbench.v
pythondata_cpu_picorv32/verilog/scripts/torture/.gitignore
pythondata_cpu_picorv32/verilog/scripts/torture/Makefile
pythondata_cpu_picorv32/verilog/scripts/torture/README
pythondata_cpu_picorv32/verilog/scripts/torture/asmcheck.py
pythondata_cpu_picorv32/verilog/scripts/torture/config.py
pythondata_cpu_picorv32/verilog/scripts/torture/riscv-isa-sim-notrap.diff
pythondata_cpu_picorv32/verilog/scripts/torture/riscv-isa-sim-sbreak.diff
pythondata_cpu_picorv32/verilog/scripts/torture/riscv-torture-genloop.diff
pythondata_cpu_picorv32/verilog/scripts/torture/riscv-torture-rv32.diff
pythondata_cpu_picorv32/verilog/scripts/torture/riscv_test.h
pythondata_cpu_picorv32/verilog/scripts/torture/sections.lds
pythondata_cpu_picorv32/verilog/scripts/torture/test.sh
pythondata_cpu_picorv32/verilog/scripts/torture/testbench.cc
pythondata_cpu_picorv32/verilog/scripts/torture/testbench.v
pythondata_cpu_picorv32/verilog/scripts/vivado/.gitignore
pythondata_cpu_picorv32/verilog/scripts/vivado/Makefile
pythondata_cpu_picorv32/verilog/scripts/vivado/firmware.S
pythondata_cpu_picorv32/verilog/scripts/vivado/firmware.c
pythondata_cpu_picorv32/verilog/scripts/vivado/firmware.lds
pythondata_cpu_picorv32/verilog/scripts/vivado/synth_area.tcl
pythondata_cpu_picorv32/verilog/scripts/vivado/synth_area.xdc
pythondata_cpu_picorv32/verilog/scripts/vivado/synth_area_large.tcl
pythondata_cpu_picorv32/verilog/scripts/vivado/synth_area_regular.tcl
pythondata_cpu_picorv32/verilog/scripts/vivado/synth_area_small.tcl
pythondata_cpu_picorv32/verilog/scripts/vivado/synth_area_top.v
pythondata_cpu_picorv32/verilog/scripts/vivado/synth_speed.tcl
pythondata_cpu_picorv32/verilog/scripts/vivado/synth_speed.xdc
pythondata_cpu_picorv32/verilog/scripts/vivado/synth_system.tcl
pythondata_cpu_picorv32/verilog/scripts/vivado/synth_system.xdc
pythondata_cpu_picorv32/verilog/scripts/vivado/system.v
pythondata_cpu_picorv32/verilog/scripts/vivado/system_tb.v
pythondata_cpu_picorv32/verilog/scripts/vivado/table.sh
pythondata_cpu_picorv32/verilog/scripts/vivado/tabtest.sh
pythondata_cpu_picorv32/verilog/scripts/vivado/tabtest.v
pythondata_cpu_picorv32/verilog/scripts/yosys/.gitignore
pythondata_cpu_picorv32/verilog/scripts/yosys/synth_gates.lib
pythondata_cpu_picorv32/verilog/scripts/yosys/synth_gates.v
pythondata_cpu_picorv32/verilog/scripts/yosys/synth_gates.ys
pythondata_cpu_picorv32/verilog/scripts/yosys/synth_osu018.sh
pythondata_cpu_picorv32/verilog/scripts/yosys/synth_sim.ys
pythondata_cpu_picorv32/verilog/scripts/yosys-cmp/README.md
pythondata_cpu_picorv32/verilog/scripts/yosys-cmp/lse.sh
pythondata_cpu_picorv32/verilog/scripts/yosys-cmp/synplify.sh
pythondata_cpu_picorv32/verilog/scripts/yosys-cmp/vivado.tcl
pythondata_cpu_picorv32/verilog/scripts/yosys-cmp/yosys_ice40.ys
pythondata_cpu_picorv32/verilog/scripts/yosys-cmp/yosys_xilinx.ys
pythondata_cpu_picorv32/verilog/tests/LICENSE
pythondata_cpu_picorv32/verilog/tests/README
pythondata_cpu_picorv32/verilog/tests/add.S
pythondata_cpu_picorv32/verilog/tests/addi.S
pythondata_cpu_picorv32/verilog/tests/and.S
pythondata_cpu_picorv32/verilog/tests/andi.S
pythondata_cpu_picorv32/verilog/tests/auipc.S
pythondata_cpu_picorv32/verilog/tests/beq.S
pythondata_cpu_picorv32/verilog/tests/bge.S
pythondata_cpu_picorv32/verilog/tests/bgeu.S
pythondata_cpu_picorv32/verilog/tests/blt.S
pythondata_cpu_picorv32/verilog/tests/bltu.S
pythondata_cpu_picorv32/verilog/tests/bne.S
pythondata_cpu_picorv32/verilog/tests/div.S
pythondata_cpu_picorv32/verilog/tests/divu.S
pythondata_cpu_picorv32/verilog/tests/j.S
pythondata_cpu_picorv32/verilog/tests/jal.S
pythondata_cpu_picorv32/verilog/tests/jalr.S
pythondata_cpu_picorv32/verilog/tests/lb.S
pythondata_cpu_picorv32/verilog/tests/lbu.S
pythondata_cpu_picorv32/verilog/tests/lh.S
pythondata_cpu_picorv32/verilog/tests/lhu.S
pythondata_cpu_picorv32/verilog/tests/lui.S
pythondata_cpu_picorv32/verilog/tests/lw.S
pythondata_cpu_picorv32/verilog/tests/mul.S
pythondata_cpu_picorv32/verilog/tests/mulh.S
pythondata_cpu_picorv32/verilog/tests/mulhsu.S
pythondata_cpu_picorv32/verilog/tests/mulhu.S
pythondata_cpu_picorv32/verilog/tests/or.S
pythondata_cpu_picorv32/verilog/tests/ori.S
pythondata_cpu_picorv32/verilog/tests/rem.S
pythondata_cpu_picorv32/verilog/tests/remu.S
pythondata_cpu_picorv32/verilog/tests/riscv_test.h
pythondata_cpu_picorv32/verilog/tests/sb.S
pythondata_cpu_picorv32/verilog/tests/sh.S
pythondata_cpu_picorv32/verilog/tests/simple.S
pythondata_cpu_picorv32/verilog/tests/sll.S
pythondata_cpu_picorv32/verilog/tests/slli.S
pythondata_cpu_picorv32/verilog/tests/slt.S
pythondata_cpu_picorv32/verilog/tests/slti.S
pythondata_cpu_picorv32/verilog/tests/sra.S
pythondata_cpu_picorv32/verilog/tests/srai.S
pythondata_cpu_picorv32/verilog/tests/srl.S
pythondata_cpu_picorv32/verilog/tests/srli.S
pythondata_cpu_picorv32/verilog/tests/sub.S
pythondata_cpu_picorv32/verilog/tests/sw.S
pythondata_cpu_picorv32/verilog/tests/test_macros.h
pythondata_cpu_picorv32/verilog/tests/xor.S
pythondata_cpu_picorv32/verilog/tests/xori.S