vendor_name = ModelSim
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/microprocessador2/simulation/modelsim/microprocessador2.vht
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/UnitatControl/UnitatControl.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/ControlALU/ControlALU.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/sumador.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/mux2x1_5bits.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/mux2x1.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/MemInst.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/memData.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/extSig.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/ComptadorPrograma.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/BancRegistres.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/ALU32.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/microprocessador2/microprocessador2.vhd
source_file = 1, /home/comnu/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/comnu/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/comnu/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/comnu/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/microprocessador2/db/microprocessador2.cbx.xml
design_name = hard_block
design_name = microprocessador2
instance = comp, \Reset~input\, Reset~input, microprocessador2, 1
instance = comp, \CLK~input\, CLK~input, microprocessador2, 1
