{"position": "Design Engineering Manager", "company": "Intel Corporation", "profiles": ["Summary \u2022 Unique experience in leading worldwide multi-cultural organizations to deliver extraordinary results in USA, Vietnam and Malaysia. \n \n\u2022 Directly led Intel's largest Assembly & Test Factory startup and ramp in a new site (Vietnam) transforming a rice field to a high tech manufacturing facility.  \n \n\u2022 Over 15 years management experience that includes design, development and transfer of technology to manufacturing ramp for CPU's, Chipsets & motherboard products. \n \n\u2022 Proven skills in semiconductor test, yield engineering, program/project management, stakeholder management, influencing and effective & inventive problem solving.  \n \n\u2022 Multilingual, results-oriented professional with over 15 years experience managing and collaborating with worldwide teams in USA, Malaysia, China, Costa Rica, Philippines and Vietnam.  \n \n\u2022 Possess unique understanding & experience in semiconductor component & board/system manufacturing, board Design & Debug/Failure Analysis, Lean Six Sigma, numerous problem solving methodologies, process improvements, technology transfer and product development. \n \nSpecialties: Program/Project Management, Lean Six Sigma, Problem Solving (TRIZ), Operations Management, High Volume Manufacturing, Yield Engineering, New Product Introduction, Technology Transfer, Semiconductor Assembly & Test process, Semiconductor Testing, Product & Process Development, Product Engineering, Employee Development, Resource & Budget Planning, Technical Leadership Development Summary \u2022 Unique experience in leading worldwide multi-cultural organizations to deliver extraordinary results in USA, Vietnam and Malaysia. \n \n\u2022 Directly led Intel's largest Assembly & Test Factory startup and ramp in a new site (Vietnam) transforming a rice field to a high tech manufacturing facility.  \n \n\u2022 Over 15 years management experience that includes design, development and transfer of technology to manufacturing ramp for CPU's, Chipsets & motherboard products. \n \n\u2022 Proven skills in semiconductor test, yield engineering, program/project management, stakeholder management, influencing and effective & inventive problem solving.  \n \n\u2022 Multilingual, results-oriented professional with over 15 years experience managing and collaborating with worldwide teams in USA, Malaysia, China, Costa Rica, Philippines and Vietnam.  \n \n\u2022 Possess unique understanding & experience in semiconductor component & board/system manufacturing, board Design & Debug/Failure Analysis, Lean Six Sigma, numerous problem solving methodologies, process improvements, technology transfer and product development. \n \nSpecialties: Program/Project Management, Lean Six Sigma, Problem Solving (TRIZ), Operations Management, High Volume Manufacturing, Yield Engineering, New Product Introduction, Technology Transfer, Semiconductor Assembly & Test process, Semiconductor Testing, Product & Process Development, Product Engineering, Employee Development, Resource & Budget Planning, Technical Leadership Development \u2022 Unique experience in leading worldwide multi-cultural organizations to deliver extraordinary results in USA, Vietnam and Malaysia. \n \n\u2022 Directly led Intel's largest Assembly & Test Factory startup and ramp in a new site (Vietnam) transforming a rice field to a high tech manufacturing facility.  \n \n\u2022 Over 15 years management experience that includes design, development and transfer of technology to manufacturing ramp for CPU's, Chipsets & motherboard products. \n \n\u2022 Proven skills in semiconductor test, yield engineering, program/project management, stakeholder management, influencing and effective & inventive problem solving.  \n \n\u2022 Multilingual, results-oriented professional with over 15 years experience managing and collaborating with worldwide teams in USA, Malaysia, China, Costa Rica, Philippines and Vietnam.  \n \n\u2022 Possess unique understanding & experience in semiconductor component & board/system manufacturing, board Design & Debug/Failure Analysis, Lean Six Sigma, numerous problem solving methodologies, process improvements, technology transfer and product development. \n \nSpecialties: Program/Project Management, Lean Six Sigma, Problem Solving (TRIZ), Operations Management, High Volume Manufacturing, Yield Engineering, New Product Introduction, Technology Transfer, Semiconductor Assembly & Test process, Semiconductor Testing, Product & Process Development, Product Engineering, Employee Development, Resource & Budget Planning, Technical Leadership Development \u2022 Unique experience in leading worldwide multi-cultural organizations to deliver extraordinary results in USA, Vietnam and Malaysia. \n \n\u2022 Directly led Intel's largest Assembly & Test Factory startup and ramp in a new site (Vietnam) transforming a rice field to a high tech manufacturing facility.  \n \n\u2022 Over 15 years management experience that includes design, development and transfer of technology to manufacturing ramp for CPU's, Chipsets & motherboard products. \n \n\u2022 Proven skills in semiconductor test, yield engineering, program/project management, stakeholder management, influencing and effective & inventive problem solving.  \n \n\u2022 Multilingual, results-oriented professional with over 15 years experience managing and collaborating with worldwide teams in USA, Malaysia, China, Costa Rica, Philippines and Vietnam.  \n \n\u2022 Possess unique understanding & experience in semiconductor component & board/system manufacturing, board Design & Debug/Failure Analysis, Lean Six Sigma, numerous problem solving methodologies, process improvements, technology transfer and product development. \n \nSpecialties: Program/Project Management, Lean Six Sigma, Problem Solving (TRIZ), Operations Management, High Volume Manufacturing, Yield Engineering, New Product Introduction, Technology Transfer, Semiconductor Assembly & Test process, Semiconductor Testing, Product & Process Development, Product Engineering, Employee Development, Resource & Budget Planning, Technical Leadership Development Experience Yield, Debug & Design Engineering Manager Intel Corporation September 2011  \u2013 Present (4 years) Kulim, Malaysia \u2022 Responsible for the yield and quality of the board Reference Design Vehicle and Tester manufacturing operations to various internal business units.  \n\u2022 Develop & drive the implementation of appropriate product & process quality systems from technology development, incoming materials, assembly/test builds and system integration.  \n\u2022 Drive outsource contractor yield and quality performance through effective problem solving, PCS(Process Control System) and quality systems implementations.  \n\u2022 Drive systemic product/process yield improvement and address the integrated technology-materials-process-product challenges of internal and outsource contractors.  \n\u2022 Develop certification methodologies & requirements for test boards, tester & integrated final testing module. \n\u2022 Implement Design changes to for high volume products to support quality improvements, part EOL etc. \n\u2022 Responsible to support all debug and failure analysis activities. Engineering Manager Intel January 2008  \u2013  August 2011  (3 years 8 months) Intel Corporation, Ho Chi Minh City, Vietnam \u2022\tResponsible for the program to successfully develop and transfer the Flip Chip Ball Grid Array (FCBGA) technology and startup Intel\u2019s largest (US$1B) Assembly and Test facility.  \n\u2022\tManaged key stakeholders in Technology development and manufacturing to ensure key milestones and deliverables are met while maintaining cost. \n\u2022\tNew paradigms using Lean Six Sigma DMAIC framework were implemented such as Andon System, Learning Cards and waste elimination projects (Retest and AVI elimination) which resulted in 40% improvement in cycle time.  \n\u2022\tLed Yield and Quality Management Team (YQMT) which developed the factory quality vision. Developed strategies and drive stakeholders to meet yield and quality indicators through pareto analysis, PCS(Process Control System) and inventive problem solving which resulted in the factory hitting record yields (4% improvement) within 10wks of startup. The team was recognized with the Intel\u2019s TMG(Technology & Manufacturing Group) Excellence Award. \n\u2022\tAdvisor to TLP (Technical Leadership Pipeline) Team responsible to strategize and develop Intel\u2019s technical talent. Invited as a Speaker to the Asia Academic Forum (AAF) to share strategies and experience with Asia\u2019s top academicians which includes professors from top asian universities. Program Manager Intel January 2006  \u2013  December 2007  (2 years) Intel Corporation, Arizona, USA. \u2022\tLed the program to develop and transfer the 1266 Assembly process (FCBGA, FCPGA) for the 45nm CPU products to High Volume Manufacturing.  \n\u2022\tManage the EIT (Early Involvement Team) and the RT (Receiving Team) from respective manufacturing sites which are involved in the development and transfer of the assembly process to manufacturing.  \n\u2022\tWorked closely with key stakeholders such as ATD (Assembly Technology Development) team to ensure the assembly process and tools meet the TTS (Technology Target Specifications) and the transfer goals by addressing key quality and output risks.  \n\u2022\tUsed effective project management and technology transfer methodologies to successfully transfer & certify new technologies as well as meet affordability & manufacturability targets. Test Engineering Group Leader Intel Corporation December 2001  \u2013  December 2006  (5 years 1 month) Intel Corporation, Rio Rancho, New Mexico, USA \u2022\tManaged culturally diverse test engineering groups at the Fab 7 Test factory in New Mexico, USA and Malaysia with members from 5 different countries (Malaysia, Costa Rica, China, Philippines & USA) to help startup and ramp the factory in New Mexico. \n\u2022\tThrough effective leadership and excellent communication, the team was able to achieve excellent results in Safety, Quality (Highest Yields) and Output (consistently meeting max runrate).  \n\u2022\tImplemented Module Team and specification merger and peer training system which resulted in best in industry performance indicators. \n\u2022\tPanel member at the 2006 SIETAR (Society of Intercultural Education Training and Research) Plenary representing Intel on the topic of: Achieving Outstanding Business Results by Leveraging Cultural Diversity in a Technical Organization in recognition for the outstanding results in the startup and ramp of Fab 7 Test. Yield, Debug & Design Engineering Manager Intel Corporation September 2011  \u2013 Present (4 years) Kulim, Malaysia \u2022 Responsible for the yield and quality of the board Reference Design Vehicle and Tester manufacturing operations to various internal business units.  \n\u2022 Develop & drive the implementation of appropriate product & process quality systems from technology development, incoming materials, assembly/test builds and system integration.  \n\u2022 Drive outsource contractor yield and quality performance through effective problem solving, PCS(Process Control System) and quality systems implementations.  \n\u2022 Drive systemic product/process yield improvement and address the integrated technology-materials-process-product challenges of internal and outsource contractors.  \n\u2022 Develop certification methodologies & requirements for test boards, tester & integrated final testing module. \n\u2022 Implement Design changes to for high volume products to support quality improvements, part EOL etc. \n\u2022 Responsible to support all debug and failure analysis activities. Yield, Debug & Design Engineering Manager Intel Corporation September 2011  \u2013 Present (4 years) Kulim, Malaysia \u2022 Responsible for the yield and quality of the board Reference Design Vehicle and Tester manufacturing operations to various internal business units.  \n\u2022 Develop & drive the implementation of appropriate product & process quality systems from technology development, incoming materials, assembly/test builds and system integration.  \n\u2022 Drive outsource contractor yield and quality performance through effective problem solving, PCS(Process Control System) and quality systems implementations.  \n\u2022 Drive systemic product/process yield improvement and address the integrated technology-materials-process-product challenges of internal and outsource contractors.  \n\u2022 Develop certification methodologies & requirements for test boards, tester & integrated final testing module. \n\u2022 Implement Design changes to for high volume products to support quality improvements, part EOL etc. \n\u2022 Responsible to support all debug and failure analysis activities. Engineering Manager Intel January 2008  \u2013  August 2011  (3 years 8 months) Intel Corporation, Ho Chi Minh City, Vietnam \u2022\tResponsible for the program to successfully develop and transfer the Flip Chip Ball Grid Array (FCBGA) technology and startup Intel\u2019s largest (US$1B) Assembly and Test facility.  \n\u2022\tManaged key stakeholders in Technology development and manufacturing to ensure key milestones and deliverables are met while maintaining cost. \n\u2022\tNew paradigms using Lean Six Sigma DMAIC framework were implemented such as Andon System, Learning Cards and waste elimination projects (Retest and AVI elimination) which resulted in 40% improvement in cycle time.  \n\u2022\tLed Yield and Quality Management Team (YQMT) which developed the factory quality vision. Developed strategies and drive stakeholders to meet yield and quality indicators through pareto analysis, PCS(Process Control System) and inventive problem solving which resulted in the factory hitting record yields (4% improvement) within 10wks of startup. The team was recognized with the Intel\u2019s TMG(Technology & Manufacturing Group) Excellence Award. \n\u2022\tAdvisor to TLP (Technical Leadership Pipeline) Team responsible to strategize and develop Intel\u2019s technical talent. Invited as a Speaker to the Asia Academic Forum (AAF) to share strategies and experience with Asia\u2019s top academicians which includes professors from top asian universities. Engineering Manager Intel January 2008  \u2013  August 2011  (3 years 8 months) Intel Corporation, Ho Chi Minh City, Vietnam \u2022\tResponsible for the program to successfully develop and transfer the Flip Chip Ball Grid Array (FCBGA) technology and startup Intel\u2019s largest (US$1B) Assembly and Test facility.  \n\u2022\tManaged key stakeholders in Technology development and manufacturing to ensure key milestones and deliverables are met while maintaining cost. \n\u2022\tNew paradigms using Lean Six Sigma DMAIC framework were implemented such as Andon System, Learning Cards and waste elimination projects (Retest and AVI elimination) which resulted in 40% improvement in cycle time.  \n\u2022\tLed Yield and Quality Management Team (YQMT) which developed the factory quality vision. Developed strategies and drive stakeholders to meet yield and quality indicators through pareto analysis, PCS(Process Control System) and inventive problem solving which resulted in the factory hitting record yields (4% improvement) within 10wks of startup. The team was recognized with the Intel\u2019s TMG(Technology & Manufacturing Group) Excellence Award. \n\u2022\tAdvisor to TLP (Technical Leadership Pipeline) Team responsible to strategize and develop Intel\u2019s technical talent. Invited as a Speaker to the Asia Academic Forum (AAF) to share strategies and experience with Asia\u2019s top academicians which includes professors from top asian universities. Program Manager Intel January 2006  \u2013  December 2007  (2 years) Intel Corporation, Arizona, USA. \u2022\tLed the program to develop and transfer the 1266 Assembly process (FCBGA, FCPGA) for the 45nm CPU products to High Volume Manufacturing.  \n\u2022\tManage the EIT (Early Involvement Team) and the RT (Receiving Team) from respective manufacturing sites which are involved in the development and transfer of the assembly process to manufacturing.  \n\u2022\tWorked closely with key stakeholders such as ATD (Assembly Technology Development) team to ensure the assembly process and tools meet the TTS (Technology Target Specifications) and the transfer goals by addressing key quality and output risks.  \n\u2022\tUsed effective project management and technology transfer methodologies to successfully transfer & certify new technologies as well as meet affordability & manufacturability targets. Program Manager Intel January 2006  \u2013  December 2007  (2 years) Intel Corporation, Arizona, USA. \u2022\tLed the program to develop and transfer the 1266 Assembly process (FCBGA, FCPGA) for the 45nm CPU products to High Volume Manufacturing.  \n\u2022\tManage the EIT (Early Involvement Team) and the RT (Receiving Team) from respective manufacturing sites which are involved in the development and transfer of the assembly process to manufacturing.  \n\u2022\tWorked closely with key stakeholders such as ATD (Assembly Technology Development) team to ensure the assembly process and tools meet the TTS (Technology Target Specifications) and the transfer goals by addressing key quality and output risks.  \n\u2022\tUsed effective project management and technology transfer methodologies to successfully transfer & certify new technologies as well as meet affordability & manufacturability targets. Test Engineering Group Leader Intel Corporation December 2001  \u2013  December 2006  (5 years 1 month) Intel Corporation, Rio Rancho, New Mexico, USA \u2022\tManaged culturally diverse test engineering groups at the Fab 7 Test factory in New Mexico, USA and Malaysia with members from 5 different countries (Malaysia, Costa Rica, China, Philippines & USA) to help startup and ramp the factory in New Mexico. \n\u2022\tThrough effective leadership and excellent communication, the team was able to achieve excellent results in Safety, Quality (Highest Yields) and Output (consistently meeting max runrate).  \n\u2022\tImplemented Module Team and specification merger and peer training system which resulted in best in industry performance indicators. \n\u2022\tPanel member at the 2006 SIETAR (Society of Intercultural Education Training and Research) Plenary representing Intel on the topic of: Achieving Outstanding Business Results by Leveraging Cultural Diversity in a Technical Organization in recognition for the outstanding results in the startup and ramp of Fab 7 Test. Test Engineering Group Leader Intel Corporation December 2001  \u2013  December 2006  (5 years 1 month) Intel Corporation, Rio Rancho, New Mexico, USA \u2022\tManaged culturally diverse test engineering groups at the Fab 7 Test factory in New Mexico, USA and Malaysia with members from 5 different countries (Malaysia, Costa Rica, China, Philippines & USA) to help startup and ramp the factory in New Mexico. \n\u2022\tThrough effective leadership and excellent communication, the team was able to achieve excellent results in Safety, Quality (Highest Yields) and Output (consistently meeting max runrate).  \n\u2022\tImplemented Module Team and specification merger and peer training system which resulted in best in industry performance indicators. \n\u2022\tPanel member at the 2006 SIETAR (Society of Intercultural Education Training and Research) Plenary representing Intel on the topic of: Achieving Outstanding Business Results by Leveraging Cultural Diversity in a Technical Organization in recognition for the outstanding results in the startup and ramp of Fab 7 Test. Languages English Punjabi Tamil Chinese Hindi Urdu Malay English Punjabi Tamil Chinese Hindi Urdu Malay English Punjabi Tamil Chinese Hindi Urdu Malay Skills Manufacturing Program Management Product Development Product Engineering Operations Management Reliability Technology Transfer Yield Semiconductors Six Sigma Design of Experiments SPC Cross-functional Team... Electronics Lean Manufacturing Engineering Process Improvement Quality System See 3+ \u00a0 \u00a0 See less Skills  Manufacturing Program Management Product Development Product Engineering Operations Management Reliability Technology Transfer Yield Semiconductors Six Sigma Design of Experiments SPC Cross-functional Team... Electronics Lean Manufacturing Engineering Process Improvement Quality System See 3+ \u00a0 \u00a0 See less Manufacturing Program Management Product Development Product Engineering Operations Management Reliability Technology Transfer Yield Semiconductors Six Sigma Design of Experiments SPC Cross-functional Team... Electronics Lean Manufacturing Engineering Process Improvement Quality System See 3+ \u00a0 \u00a0 See less Manufacturing Program Management Product Development Product Engineering Operations Management Reliability Technology Transfer Yield Semiconductors Six Sigma Design of Experiments SPC Cross-functional Team... Electronics Lean Manufacturing Engineering Process Improvement Quality System See 3+ \u00a0 \u00a0 See less Education UUM MBA,  Business Administration and Management , General 1999  \u2013 2001 University of Toledo BSEE,  VLSI 1989  \u2013 1993 Bachelor of Science in Electrical Engineering st xaviers institution st xaviers institution UUM MBA,  Business Administration and Management , General 1999  \u2013 2001 UUM MBA,  Business Administration and Management , General 1999  \u2013 2001 UUM MBA,  Business Administration and Management , General 1999  \u2013 2001 University of Toledo BSEE,  VLSI 1989  \u2013 1993 Bachelor of Science in Electrical Engineering University of Toledo BSEE,  VLSI 1989  \u2013 1993 Bachelor of Science in Electrical Engineering University of Toledo BSEE,  VLSI 1989  \u2013 1993 Bachelor of Science in Electrical Engineering st xaviers institution st xaviers institution st xaviers institution st xaviers institution st xaviers institution st xaviers institution ", "Summary Following a long career in Hi-Tech, established a family owned business of Architecture, supervision and management of residential home projects in Israel. \n \nEngineering manager with over 20 years of high tech, computer design, computer components and telecom industry expertise. Led multidisciplinary engineering groups, creating and reorganizing R&D teams designing semiconductor and system products. \n \nSpecialties: Acumen relative to technology and management of computer architecture, micro-architecture, logic design, circuit design, backend implementation, embedded and functional software, design automation, modeling and verification. Summary Following a long career in Hi-Tech, established a family owned business of Architecture, supervision and management of residential home projects in Israel. \n \nEngineering manager with over 20 years of high tech, computer design, computer components and telecom industry expertise. Led multidisciplinary engineering groups, creating and reorganizing R&D teams designing semiconductor and system products. \n \nSpecialties: Acumen relative to technology and management of computer architecture, micro-architecture, logic design, circuit design, backend implementation, embedded and functional software, design automation, modeling and verification. Following a long career in Hi-Tech, established a family owned business of Architecture, supervision and management of residential home projects in Israel. \n \nEngineering manager with over 20 years of high tech, computer design, computer components and telecom industry expertise. Led multidisciplinary engineering groups, creating and reorganizing R&D teams designing semiconductor and system products. \n \nSpecialties: Acumen relative to technology and management of computer architecture, micro-architecture, logic design, circuit design, backend implementation, embedded and functional software, design automation, modeling and verification. Following a long career in Hi-Tech, established a family owned business of Architecture, supervision and management of residential home projects in Israel. \n \nEngineering manager with over 20 years of high tech, computer design, computer components and telecom industry expertise. Led multidisciplinary engineering groups, creating and reorganizing R&D teams designing semiconductor and system products. \n \nSpecialties: Acumen relative to technology and management of computer architecture, micro-architecture, logic design, circuit design, backend implementation, embedded and functional software, design automation, modeling and verification. Experience Business & Technology Mgr Tamar Asher-Avnon, Architects January 2008  \u2013 Present (7 years 8 months) Co-Founder and CEO NeuroVibes Corporation March 2004  \u2013  September 2007  (3 years 7 months) Director Broadcom Corporation May 2002  \u2013  November 2003  (1 year 7 months) VP of Engineering Mobilian Corporation 2001  \u2013  2002  (1 year) Director of Applications GalileoTechnology 1999  \u2013  2000  (1 year) VP Engineering Associative Computing 1998  \u2013  1999  (1 year) VP Engineering Raycer Graphics 1997  \u2013  1998  (1 year) Design Engineering Manager Intel Corporation 1990  \u2013  1997  (7 years) Engineering Manager National Semiconductor 1985  \u2013  1989  (4 years) Design Engineer CCI 1981  \u2013  1985  (4 years) Design Engineer Elscint Ltd. 1978  \u2013  1981  (3 years) Business & Technology Mgr Tamar Asher-Avnon, Architects January 2008  \u2013 Present (7 years 8 months) Business & Technology Mgr Tamar Asher-Avnon, Architects January 2008  \u2013 Present (7 years 8 months) Co-Founder and CEO NeuroVibes Corporation March 2004  \u2013  September 2007  (3 years 7 months) Co-Founder and CEO NeuroVibes Corporation March 2004  \u2013  September 2007  (3 years 7 months) Director Broadcom Corporation May 2002  \u2013  November 2003  (1 year 7 months) Director Broadcom Corporation May 2002  \u2013  November 2003  (1 year 7 months) VP of Engineering Mobilian Corporation 2001  \u2013  2002  (1 year) VP of Engineering Mobilian Corporation 2001  \u2013  2002  (1 year) Director of Applications GalileoTechnology 1999  \u2013  2000  (1 year) Director of Applications GalileoTechnology 1999  \u2013  2000  (1 year) VP Engineering Associative Computing 1998  \u2013  1999  (1 year) VP Engineering Associative Computing 1998  \u2013  1999  (1 year) VP Engineering Raycer Graphics 1997  \u2013  1998  (1 year) VP Engineering Raycer Graphics 1997  \u2013  1998  (1 year) Design Engineering Manager Intel Corporation 1990  \u2013  1997  (7 years) Design Engineering Manager Intel Corporation 1990  \u2013  1997  (7 years) Engineering Manager National Semiconductor 1985  \u2013  1989  (4 years) Engineering Manager National Semiconductor 1985  \u2013  1989  (4 years) Design Engineer CCI 1981  \u2013  1985  (4 years) Design Engineer CCI 1981  \u2013  1985  (4 years) Design Engineer Elscint Ltd. 1978  \u2013  1981  (3 years) Design Engineer Elscint Ltd. 1978  \u2013  1981  (3 years) Languages English Native or bilingual proficiency Hebrew Native or bilingual proficiency English Native or bilingual proficiency Hebrew Native or bilingual proficiency English Native or bilingual proficiency Hebrew Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Semiconductors Embedded Systems Architecture SoC Verilog ASIC Simulations Product Management Telecommunications EDA Go-to-market Strategy Digital Signal... Start-ups Mobile Devices Hardware Architecture Integrated Circuit... Software Development Engineering Logic Design IC Microarchitecture Circuit Design System Architecture Debugging See 9+ \u00a0 \u00a0 See less Skills  Semiconductors Embedded Systems Architecture SoC Verilog ASIC Simulations Product Management Telecommunications EDA Go-to-market Strategy Digital Signal... Start-ups Mobile Devices Hardware Architecture Integrated Circuit... Software Development Engineering Logic Design IC Microarchitecture Circuit Design System Architecture Debugging See 9+ \u00a0 \u00a0 See less Semiconductors Embedded Systems Architecture SoC Verilog ASIC Simulations Product Management Telecommunications EDA Go-to-market Strategy Digital Signal... Start-ups Mobile Devices Hardware Architecture Integrated Circuit... Software Development Engineering Logic Design IC Microarchitecture Circuit Design System Architecture Debugging See 9+ \u00a0 \u00a0 See less Semiconductors Embedded Systems Architecture SoC Verilog ASIC Simulations Product Management Telecommunications EDA Go-to-market Strategy Digital Signal... Start-ups Mobile Devices Hardware Architecture Integrated Circuit... Software Development Engineering Logic Design IC Microarchitecture Circuit Design System Architecture Debugging See 9+ \u00a0 \u00a0 See less Education Technion-Machon Technologi Le' Israel BSc 1973  \u2013 1978 Technion-Machon Technologi Le' Israel BSc 1973  \u2013 1978 Technion-Machon Technologi Le' Israel BSc 1973  \u2013 1978 Technion-Machon Technologi Le' Israel BSc 1973  \u2013 1978 ", "Summary Dedicated Computer Hardware Engineering Manager with excellent technical, analytical, and communication skills demonstrated by more than 18 years of experience in management and technical roles on multiple state of the art microprocessor and SOC projects. Summary Dedicated Computer Hardware Engineering Manager with excellent technical, analytical, and communication skills demonstrated by more than 18 years of experience in management and technical roles on multiple state of the art microprocessor and SOC projects. Dedicated Computer Hardware Engineering Manager with excellent technical, analytical, and communication skills demonstrated by more than 18 years of experience in management and technical roles on multiple state of the art microprocessor and SOC projects. Dedicated Computer Hardware Engineering Manager with excellent technical, analytical, and communication skills demonstrated by more than 18 years of experience in management and technical roles on multiple state of the art microprocessor and SOC projects. Experience Design Engineering Manager Intel Corporation August 1995  \u2013 Present (20 years 1 month) Hillsboro, OR Leading a team of 10-15 engineers in the integration and design implementation of IPs on leading edge SOC designs. Directed development and implementation of key functional blocks on multiple generations of state of the art microprocessors from initial definition through tape-in on multiple generations of processes.  Design Engineering Manager Intel Corporation August 1995  \u2013 Present (20 years 1 month) Hillsboro, OR Leading a team of 10-15 engineers in the integration and design implementation of IPs on leading edge SOC designs. Directed development and implementation of key functional blocks on multiple generations of state of the art microprocessors from initial definition through tape-in on multiple generations of processes.  Design Engineering Manager Intel Corporation August 1995  \u2013 Present (20 years 1 month) Hillsboro, OR Leading a team of 10-15 engineers in the integration and design implementation of IPs on leading edge SOC designs. Directed development and implementation of key functional blocks on multiple generations of state of the art microprocessors from initial definition through tape-in on multiple generations of processes.  Skills Physical Design SoC VLSI ASIC Verilog Semiconductors Static Timing Analysis Management Program Management Processors Microprocessors Skills  Physical Design SoC VLSI ASIC Verilog Semiconductors Static Timing Analysis Management Program Management Processors Microprocessors Physical Design SoC VLSI ASIC Verilog Semiconductors Static Timing Analysis Management Program Management Processors Microprocessors Physical Design SoC VLSI ASIC Verilog Semiconductors Static Timing Analysis Management Program Management Processors Microprocessors Education Purdue University Bachelor of Science: Computer and Electrical Engineering,  Computer Engineering , 4.0/4.0 1991  \u2013 1995 Activities and Societies:\u00a0 Editor-In-Chief - Debris Yearbook\nTau Beta Pi\nEta Kappa Nu Purdue University Bachelor of Science: Computer and Electrical Engineering,  Computer Engineering , 4.0/4.0 1991  \u2013 1995 Activities and Societies:\u00a0 Editor-In-Chief - Debris Yearbook\nTau Beta Pi\nEta Kappa Nu Purdue University Bachelor of Science: Computer and Electrical Engineering,  Computer Engineering , 4.0/4.0 1991  \u2013 1995 Activities and Societies:\u00a0 Editor-In-Chief - Debris Yearbook\nTau Beta Pi\nEta Kappa Nu Purdue University Bachelor of Science: Computer and Electrical Engineering,  Computer Engineering , 4.0/4.0 1991  \u2013 1995 Activities and Societies:\u00a0 Editor-In-Chief - Debris Yearbook\nTau Beta Pi\nEta Kappa Nu ", "Skills SystemVerilog VLSI ASIC Verilog IC RTL design SoC Semiconductors Processors Engineering Management Microprocessors Low-power Design EDA Skills  SystemVerilog VLSI ASIC Verilog IC RTL design SoC Semiconductors Processors Engineering Management Microprocessors Low-power Design EDA SystemVerilog VLSI ASIC Verilog IC RTL design SoC Semiconductors Processors Engineering Management Microprocessors Low-power Design EDA SystemVerilog VLSI ASIC Verilog IC RTL design SoC Semiconductors Processors Engineering Management Microprocessors Low-power Design EDA ", "Skills Intel Semiconductors Technical Marketing ASIC IC Semiconductor Industry Hardware Architecture Oracle Enterprise... SoC Strategic Partnerships Processors Embedded Systems Product Management Electronics Go-to-market Strategy Analog System Architecture EDA Storage Cross-functional Team... Wireless Product Marketing FPGA See 8+ \u00a0 \u00a0 See less Skills  Intel Semiconductors Technical Marketing ASIC IC Semiconductor Industry Hardware Architecture Oracle Enterprise... SoC Strategic Partnerships Processors Embedded Systems Product Management Electronics Go-to-market Strategy Analog System Architecture EDA Storage Cross-functional Team... Wireless Product Marketing FPGA See 8+ \u00a0 \u00a0 See less Intel Semiconductors Technical Marketing ASIC IC Semiconductor Industry Hardware Architecture Oracle Enterprise... SoC Strategic Partnerships Processors Embedded Systems Product Management Electronics Go-to-market Strategy Analog System Architecture EDA Storage Cross-functional Team... Wireless Product Marketing FPGA See 8+ \u00a0 \u00a0 See less Intel Semiconductors Technical Marketing ASIC IC Semiconductor Industry Hardware Architecture Oracle Enterprise... SoC Strategic Partnerships Processors Embedded Systems Product Management Electronics Go-to-market Strategy Analog System Architecture EDA Storage Cross-functional Team... Wireless Product Marketing FPGA See 8+ \u00a0 \u00a0 See less ", "Skills Verilog VLSI ASIC Logic Synthesis Formal Verification Skills  Verilog VLSI ASIC Logic Synthesis Formal Verification Verilog VLSI ASIC Logic Synthesis Formal Verification Verilog VLSI ASIC Logic Synthesis Formal Verification ", "Skills Eclipse Spring JSP Oracle Debugging Computer Architecture Java Semiconductors C Testing SQL Linux ASIC Unix Cross-functional Team... Intel System Architecture Processors Hardware Architecture Project Management VLSI Requirements Analysis Program Management Product Management Microprocessors Perl See 11+ \u00a0 \u00a0 See less Skills  Eclipse Spring JSP Oracle Debugging Computer Architecture Java Semiconductors C Testing SQL Linux ASIC Unix Cross-functional Team... Intel System Architecture Processors Hardware Architecture Project Management VLSI Requirements Analysis Program Management Product Management Microprocessors Perl See 11+ \u00a0 \u00a0 See less Eclipse Spring JSP Oracle Debugging Computer Architecture Java Semiconductors C Testing SQL Linux ASIC Unix Cross-functional Team... Intel System Architecture Processors Hardware Architecture Project Management VLSI Requirements Analysis Program Management Product Management Microprocessors Perl See 11+ \u00a0 \u00a0 See less Eclipse Spring JSP Oracle Debugging Computer Architecture Java Semiconductors C Testing SQL Linux ASIC Unix Cross-functional Team... Intel System Architecture Processors Hardware Architecture Project Management VLSI Requirements Analysis Program Management Product Management Microprocessors Perl See 11+ \u00a0 \u00a0 See less ", "Summary Logic design & verification manager proficient in ASIC design flows with strong technical competency. Development of mixed-signal IP RTL designs on leading edge 14nm & 10nm process for multiple internal & external (foundry) product segments. Leading cross geo team and familiar with contingent workforce management. Proven ability to excel in dynamic and challenging environment. Passionate about leadership, team development and problem solving. Summary Logic design & verification manager proficient in ASIC design flows with strong technical competency. Development of mixed-signal IP RTL designs on leading edge 14nm & 10nm process for multiple internal & external (foundry) product segments. Leading cross geo team and familiar with contingent workforce management. Proven ability to excel in dynamic and challenging environment. Passionate about leadership, team development and problem solving. Logic design & verification manager proficient in ASIC design flows with strong technical competency. Development of mixed-signal IP RTL designs on leading edge 14nm & 10nm process for multiple internal & external (foundry) product segments. Leading cross geo team and familiar with contingent workforce management. Proven ability to excel in dynamic and challenging environment. Passionate about leadership, team development and problem solving. Logic design & verification manager proficient in ASIC design flows with strong technical competency. Development of mixed-signal IP RTL designs on leading edge 14nm & 10nm process for multiple internal & external (foundry) product segments. Leading cross geo team and familiar with contingent workforce management. Proven ability to excel in dynamic and challenging environment. Passionate about leadership, team development and problem solving. Languages English Professional working proficiency Malay Professional working proficiency English Professional working proficiency Malay Professional working proficiency English Professional working proficiency Malay Professional working proficiency Professional working proficiency Professional working proficiency Skills ASIC Verilog Hiring Logic Design Team Management Digital IC Design RTL design PMP RTL coding RTL verification Contingent Workforce Project Management Interviews Logic Synthesis Static Timing Analysis Certified Project... RTL Design See 2+ \u00a0 \u00a0 See less Skills  ASIC Verilog Hiring Logic Design Team Management Digital IC Design RTL design PMP RTL coding RTL verification Contingent Workforce Project Management Interviews Logic Synthesis Static Timing Analysis Certified Project... RTL Design See 2+ \u00a0 \u00a0 See less ASIC Verilog Hiring Logic Design Team Management Digital IC Design RTL design PMP RTL coding RTL verification Contingent Workforce Project Management Interviews Logic Synthesis Static Timing Analysis Certified Project... RTL Design See 2+ \u00a0 \u00a0 See less ASIC Verilog Hiring Logic Design Team Management Digital IC Design RTL design PMP RTL coding RTL verification Contingent Workforce Project Management Interviews Logic Synthesis Static Timing Analysis Certified Project... RTL Design See 2+ \u00a0 \u00a0 See less Education Engineering (1st Class Honours),  Electronics Engineering 2000  \u2013 2003 Engineering (1st Class Honours),  Electronics Engineering 2000  \u2013 2003 Engineering (1st Class Honours),  Electronics Engineering 2000  \u2013 2003 Engineering (1st Class Honours),  Electronics Engineering 2000  \u2013 2003 ", "Experience Design Engineering Manager Intel Corporation Design Engineering Manager Intel Corporation Design Engineering Manager Intel Corporation Skills ASIC RTL design VLSI Verilog Static Timing Analysis Skills  ASIC RTL design VLSI Verilog Static Timing Analysis ASIC RTL design VLSI Verilog Static Timing Analysis ASIC RTL design VLSI Verilog Static Timing Analysis Education Purdue University Master of Science (MS),  Electrical and Electronics Engineering 1996  \u2013 1998 Purdue University Master of Science (MS),  Electrical and Electronics Engineering 1996  \u2013 1998 Purdue University Master of Science (MS),  Electrical and Electronics Engineering 1996  \u2013 1998 Purdue University Master of Science (MS),  Electrical and Electronics Engineering 1996  \u2013 1998 ", "Summary Established in 1986 and located in Cambridge, MA, O\u2019Brien Management, LLC is a premier fee-only wealth management firm serving a select group of individuals and families. In this age of uncertainty, we help our clients to make their money last so they can do what they want with it. We offer comprehensive financial planning to guide our clients in making smart financial decisions as they save for future goals, and we devise tax-efficient distribution strategies as they move towards retirement. We invest to achieve client objectives and monitor investments and progress towards goals continuously. Summary Established in 1986 and located in Cambridge, MA, O\u2019Brien Management, LLC is a premier fee-only wealth management firm serving a select group of individuals and families. In this age of uncertainty, we help our clients to make their money last so they can do what they want with it. We offer comprehensive financial planning to guide our clients in making smart financial decisions as they save for future goals, and we devise tax-efficient distribution strategies as they move towards retirement. We invest to achieve client objectives and monitor investments and progress towards goals continuously. Established in 1986 and located in Cambridge, MA, O\u2019Brien Management, LLC is a premier fee-only wealth management firm serving a select group of individuals and families. In this age of uncertainty, we help our clients to make their money last so they can do what they want with it. We offer comprehensive financial planning to guide our clients in making smart financial decisions as they save for future goals, and we devise tax-efficient distribution strategies as they move towards retirement. We invest to achieve client objectives and monitor investments and progress towards goals continuously. Established in 1986 and located in Cambridge, MA, O\u2019Brien Management, LLC is a premier fee-only wealth management firm serving a select group of individuals and families. In this age of uncertainty, we help our clients to make their money last so they can do what they want with it. We offer comprehensive financial planning to guide our clients in making smart financial decisions as they save for future goals, and we devise tax-efficient distribution strategies as they move towards retirement. We invest to achieve client objectives and monitor investments and progress towards goals continuously. Experience Design Engineering Manager Intel Corporation 2008  \u2013  2012  (4 years) Hudson, MA - Engineering manager responsible for team developing hardware emulation model of Xeon Haswell Server microprocessor; also managed engineers doing co-simulation, multi-socket simulation and DFx logic design and validation. \n- Engineering manager for team developing test content to improve test coverage of Itanium Poulson microprocessor. \n- Engineering manager for team performing pre-silicon validation of DFx features on Itanium Poulson microprocessor. Test Technologist / DFT Engineer Intel Corporation 2003  \u2013  2008  (5 years) Hudson, MA - DFT engineer working on Itanium Tukwila microprocessor testability: testability tracking, development of methodology to support structural content generation via ATPG tools, and ATPG pre-silicon content validation and deployment at power-on/debug. \n- Team lead of Xeon Tulsa microprocessor pre-silicon design-for-debug and design-for-test (DFx) validation team (remote team supporting Santa Clara design team.) Test Technologist / DFT Engineer Hewlett-Packard (formerly Compaq Computer) 1998  \u2013  2003  (5 years) Shrewsbury, MA - DFT engineer working as project lead for Alpha EV7 microprocessor test pattern generation, fault grading, coverage improvement, and silicon debug. \n- DFT / CAD engineer working to develop scan methodology and tools for Alpha EV7 microprocessor. \n- DFT / test engineer working as project lead for Alpha EV6 microprocessor manufacturing pattern improvement, fault grading, and coverage improvement. Test Engineer Digital Equipment Corp 1990  \u2013  1998  (8 years) Hudson, MA - Hardware engineer working on Alpha EV6 microprocessor I-box pre-silicon design validation. \n- Hardware engineer working on Alpha EV6 microprocessor LFSR evaluation, MICA, Keystone fault grading effort, and StrongARM pattern generation. \n- Hardware engineer working on Alpha EV5 microprocessor fault grading and coverage improvement; hardware engineer working on Alpha EV4 microprocessor fault grading (Zycad) and coverage improvement. \n- Software engineer developing test technology tools (TEMPEST, a pattern post-processor; CATALYST, a test program generation tool; laser repair language and laser post-test processor; TIDALWAVE, a waveform editor.) Design Engineering Manager Intel Corporation 2008  \u2013  2012  (4 years) Hudson, MA - Engineering manager responsible for team developing hardware emulation model of Xeon Haswell Server microprocessor; also managed engineers doing co-simulation, multi-socket simulation and DFx logic design and validation. \n- Engineering manager for team developing test content to improve test coverage of Itanium Poulson microprocessor. \n- Engineering manager for team performing pre-silicon validation of DFx features on Itanium Poulson microprocessor. Design Engineering Manager Intel Corporation 2008  \u2013  2012  (4 years) Hudson, MA - Engineering manager responsible for team developing hardware emulation model of Xeon Haswell Server microprocessor; also managed engineers doing co-simulation, multi-socket simulation and DFx logic design and validation. \n- Engineering manager for team developing test content to improve test coverage of Itanium Poulson microprocessor. \n- Engineering manager for team performing pre-silicon validation of DFx features on Itanium Poulson microprocessor. Test Technologist / DFT Engineer Intel Corporation 2003  \u2013  2008  (5 years) Hudson, MA - DFT engineer working on Itanium Tukwila microprocessor testability: testability tracking, development of methodology to support structural content generation via ATPG tools, and ATPG pre-silicon content validation and deployment at power-on/debug. \n- Team lead of Xeon Tulsa microprocessor pre-silicon design-for-debug and design-for-test (DFx) validation team (remote team supporting Santa Clara design team.) Test Technologist / DFT Engineer Intel Corporation 2003  \u2013  2008  (5 years) Hudson, MA - DFT engineer working on Itanium Tukwila microprocessor testability: testability tracking, development of methodology to support structural content generation via ATPG tools, and ATPG pre-silicon content validation and deployment at power-on/debug. \n- Team lead of Xeon Tulsa microprocessor pre-silicon design-for-debug and design-for-test (DFx) validation team (remote team supporting Santa Clara design team.) Test Technologist / DFT Engineer Hewlett-Packard (formerly Compaq Computer) 1998  \u2013  2003  (5 years) Shrewsbury, MA - DFT engineer working as project lead for Alpha EV7 microprocessor test pattern generation, fault grading, coverage improvement, and silicon debug. \n- DFT / CAD engineer working to develop scan methodology and tools for Alpha EV7 microprocessor. \n- DFT / test engineer working as project lead for Alpha EV6 microprocessor manufacturing pattern improvement, fault grading, and coverage improvement. Test Technologist / DFT Engineer Hewlett-Packard (formerly Compaq Computer) 1998  \u2013  2003  (5 years) Shrewsbury, MA - DFT engineer working as project lead for Alpha EV7 microprocessor test pattern generation, fault grading, coverage improvement, and silicon debug. \n- DFT / CAD engineer working to develop scan methodology and tools for Alpha EV7 microprocessor. \n- DFT / test engineer working as project lead for Alpha EV6 microprocessor manufacturing pattern improvement, fault grading, and coverage improvement. Test Engineer Digital Equipment Corp 1990  \u2013  1998  (8 years) Hudson, MA - Hardware engineer working on Alpha EV6 microprocessor I-box pre-silicon design validation. \n- Hardware engineer working on Alpha EV6 microprocessor LFSR evaluation, MICA, Keystone fault grading effort, and StrongARM pattern generation. \n- Hardware engineer working on Alpha EV5 microprocessor fault grading and coverage improvement; hardware engineer working on Alpha EV4 microprocessor fault grading (Zycad) and coverage improvement. \n- Software engineer developing test technology tools (TEMPEST, a pattern post-processor; CATALYST, a test program generation tool; laser repair language and laser post-test processor; TIDALWAVE, a waveform editor.) Test Engineer Digital Equipment Corp 1990  \u2013  1998  (8 years) Hudson, MA - Hardware engineer working on Alpha EV6 microprocessor I-box pre-silicon design validation. \n- Hardware engineer working on Alpha EV6 microprocessor LFSR evaluation, MICA, Keystone fault grading effort, and StrongARM pattern generation. \n- Hardware engineer working on Alpha EV5 microprocessor fault grading and coverage improvement; hardware engineer working on Alpha EV4 microprocessor fault grading (Zycad) and coverage improvement. \n- Software engineer developing test technology tools (TEMPEST, a pattern post-processor; CATALYST, a test program generation tool; laser repair language and laser post-test processor; TIDALWAVE, a waveform editor.) Languages English Native or bilingual proficiency French Elementary proficiency English Native or bilingual proficiency French Elementary proficiency English Native or bilingual proficiency French Elementary proficiency Native or bilingual proficiency Elementary proficiency Skills Microprocessors DFT Debugging Computer Architecture RTL design VLSI ATPG ASIC SoC Verilog Processors Simulations Microarchitecture EDA Logic Design SystemVerilog Veritas Cluster Server Unix Team Leadership See 4+ \u00a0 \u00a0 See less Skills  Microprocessors DFT Debugging Computer Architecture RTL design VLSI ATPG ASIC SoC Verilog Processors Simulations Microarchitecture EDA Logic Design SystemVerilog Veritas Cluster Server Unix Team Leadership See 4+ \u00a0 \u00a0 See less Microprocessors DFT Debugging Computer Architecture RTL design VLSI ATPG ASIC SoC Verilog Processors Simulations Microarchitecture EDA Logic Design SystemVerilog Veritas Cluster Server Unix Team Leadership See 4+ \u00a0 \u00a0 See less Microprocessors DFT Debugging Computer Architecture RTL design VLSI ATPG ASIC SoC Verilog Processors Simulations Microarchitecture EDA Logic Design SystemVerilog Veritas Cluster Server Unix Team Leadership See 4+ \u00a0 \u00a0 See less Education Boston University Certificate in Financial Planning 2013  \u2013 2014 Northeastern University Master of Science (MS),  Computer Engineering 1990  \u2013 1993 University of Cincinnati BSEE,  Electrical & Computer Engineering 1985  \u2013 1990 Lakota High School, West Chester, OH Center Square / Blue Bell, PA Orchard Park, NY Boston University Certificate in Financial Planning 2013  \u2013 2014 Boston University Certificate in Financial Planning 2013  \u2013 2014 Boston University Certificate in Financial Planning 2013  \u2013 2014 Northeastern University Master of Science (MS),  Computer Engineering 1990  \u2013 1993 Northeastern University Master of Science (MS),  Computer Engineering 1990  \u2013 1993 Northeastern University Master of Science (MS),  Computer Engineering 1990  \u2013 1993 University of Cincinnati BSEE,  Electrical & Computer Engineering 1985  \u2013 1990 University of Cincinnati BSEE,  Electrical & Computer Engineering 1985  \u2013 1990 University of Cincinnati BSEE,  Electrical & Computer Engineering 1985  \u2013 1990 Lakota High School, West Chester, OH Lakota High School, West Chester, OH Lakota High School, West Chester, OH Center Square / Blue Bell, PA Center Square / Blue Bell, PA Center Square / Blue Bell, PA Orchard Park, NY Orchard Park, NY Orchard Park, NY ", "Experience Design Engineering Manager Intel Corporation Design Engineering Manager Texas Instruments 2004  \u2013  2012  (8 years) Dallas, Texas Design Engineering Manager Intel Corporation Design Engineering Manager Intel Corporation Design Engineering Manager Texas Instruments 2004  \u2013  2012  (8 years) Dallas, Texas Design Engineering Manager Texas Instruments 2004  \u2013  2012  (8 years) Dallas, Texas Education Indian Institute of Technology, Delhi Indian Institute of Technology, Delhi Indian Institute of Technology, Delhi Indian Institute of Technology, Delhi ", "Experience Platform Design Engineering Manager Intel Corporation Platform Design Engineering Manager Intel Corporation Platform Design Engineering Manager Intel Corporation Education Washington State University BSEE 1974  \u2013 1978 Washington State University BSEE 1974  \u2013 1978 Washington State University BSEE 1974  \u2013 1978 Washington State University BSEE 1974  \u2013 1978 ", "Summary 27 years experience in the technology industry delivering cutting-edge, complex, multi-disciplinary technical programs across multiple geographies. Excellent problem solving, planning, organizational, and communication skills. History of helping to launch startups within a large company. Available for the next opportunity June 1. US citizen. \n \nI have enjoyed leading silicon design, silicon validation, and product development teams on projects as diverse as microprocessors, microcontrollers, SoCs, driver development, CMOS sensors, video decryption and display, platforms, and cable modems. \n \nI am fascinated by cryptography and security, and the increasing importance their issues play in today's society. I am currently writing a short eBook that instructs non-technical people how to employ the very best password practices - nobody knows this stuff. Summary 27 years experience in the technology industry delivering cutting-edge, complex, multi-disciplinary technical programs across multiple geographies. Excellent problem solving, planning, organizational, and communication skills. History of helping to launch startups within a large company. Available for the next opportunity June 1. US citizen. \n \nI have enjoyed leading silicon design, silicon validation, and product development teams on projects as diverse as microprocessors, microcontrollers, SoCs, driver development, CMOS sensors, video decryption and display, platforms, and cable modems. \n \nI am fascinated by cryptography and security, and the increasing importance their issues play in today's society. I am currently writing a short eBook that instructs non-technical people how to employ the very best password practices - nobody knows this stuff. 27 years experience in the technology industry delivering cutting-edge, complex, multi-disciplinary technical programs across multiple geographies. Excellent problem solving, planning, organizational, and communication skills. History of helping to launch startups within a large company. Available for the next opportunity June 1. US citizen. \n \nI have enjoyed leading silicon design, silicon validation, and product development teams on projects as diverse as microprocessors, microcontrollers, SoCs, driver development, CMOS sensors, video decryption and display, platforms, and cable modems. \n \nI am fascinated by cryptography and security, and the increasing importance their issues play in today's society. I am currently writing a short eBook that instructs non-technical people how to employ the very best password practices - nobody knows this stuff. 27 years experience in the technology industry delivering cutting-edge, complex, multi-disciplinary technical programs across multiple geographies. Excellent problem solving, planning, organizational, and communication skills. History of helping to launch startups within a large company. Available for the next opportunity June 1. US citizen. \n \nI have enjoyed leading silicon design, silicon validation, and product development teams on projects as diverse as microprocessors, microcontrollers, SoCs, driver development, CMOS sensors, video decryption and display, platforms, and cable modems. \n \nI am fascinated by cryptography and security, and the increasing importance their issues play in today's society. I am currently writing a short eBook that instructs non-technical people how to employ the very best password practices - nobody knows this stuff. Languages   Skills Skills     Honors & Awards ", "Experience Design Engineering Manager Intel Corporation August 2013  \u2013 Present (2 years 1 month) Design Engineering Manager Intel Corporation August 2013  \u2013 Present (2 years 1 month) Design Engineering Manager Intel Corporation August 2013  \u2013 Present (2 years 1 month) Skills Skills     ", "Experience Design Engineering Manager Intel Corporation Design Engineering Manager Intel Corporation Design Engineering Manager Intel Corporation Skills Semiconductors Skills  Semiconductors Semiconductors Semiconductors ", "Experience Design Engineering Manager Intel Corporation December 2014  \u2013 Present (9 months) Mexico Senior Hardware Engineer Freescale Semiconductor September 2012  \u2013  November 2014  (2 years 3 months) Guadalajara Area, Mexico Designed, ran and debugged over 600 different digital test cases for a SERDES integrated circuit \nDesigned, ran and debugged functional AMS tests for 7 different analog designs to prove digital/analog boundary functionality and interoperability and test digital vs analog models as well as redesigned the AMS testing methodology which improved the AMS average testing runtime by 20% as well as average test writing by 30% \nPorted existing testbench and coverage from an ad-hoc methodology to UVM methodology getting a complete \nRedisigned the functional coverage regression run methodology improving the average runtime by 900% \nOwner and responsible of STA for full-chip and block timing and sub-block routing \nParticipated in 5 different tape-outs as Verification Engineer/Back-End Engineer, hold 2 patent disclosures and founder of the ams-ip brainfactory innovation group Hardware Engineer Intel Corporation April 2010  \u2013  September 2012  (2 years 6 months) Verification lead including verification plan development, execution and delivery of results with a team of 4 engineers for a DFX sub-block for DDR3.5 (Intel proprietary) in the server CPU team \nPorted previous testbench from system verilog to OVMe Methodology to enable compatibility with the server CPU verification methodology pulling in the project's expected duration by 8 weeks \nCo-Owner of DFX architecture for serial and parallel interfaces which enabled an approximate 4 month pull-in of interface power-up schedule in CPUs \nContributed as a consultant and owner of the synthesis flow for 4 SoC sub-blocks as well as an STA consutlant in both methodology and general concepts for several internal groups Hardware Engineer INTEL (JUEGO TECNOLOGICO) April 2009  \u2013  April 2010  (1 year 1 month) Guadalajara Area, Mexico STA team lead, created and mantained STA scripts and did RC extractions for top level as well as trained other engineers in STA. \nPhysical Design local team lead, created the base scripts for all blocks enabling first-time PD engineers to easily do the design of their blocks as well as formal verification between rtl - synthesised netlist - post routed netlist for each block and top level \nVideo capture interface block owner taking it from description to RTL to physical design to GDS including functional verification Software Engineer Teleperformance Mexico March 2006  \u2013  January 2007  (11 months) Monterrey Area, Mexico Implemented a knowledge database with AJAX technology for agent use as well as for the SW engineering team \nDeveloped a visual basic interface with the PBX to compare actual call time with call invoices from comunications provider \nRedisigned the agent databases that made the system 25% more efficient as well as organized in a hierarchihal manner \nDesigned and owned an online chat system for agents and customers for companies such as Nextel Mexico Operations Manager INDUSTRIAL METAL SYSTEMS July 2005  \u2013  March 2006  (9 months) Monterrey Area, Mexico Supervised all operations as well as all supplies and coordinated with the sales team to provide the product at the specified time \nDecreased supply costs by an average of 10% as well as incremented production output time by 30% \nNew projects manager which produced over 10 new CNC metal cutting machinery \nGeneral automation, electronic design, implementation and repair of machinery Family owned business TAXIMETRO EXPRESS January 2002  \u2013  July 2005  (3 years 7 months) Torreon, Mexico Planing, development and implementation of a logistics system for personnel transportation for Caterpillar Mexico and Lincoln Electric Mexico \nManagement and direct supervision taxi based personnel transportation Design Engineering Manager Intel Corporation December 2014  \u2013 Present (9 months) Mexico Design Engineering Manager Intel Corporation December 2014  \u2013 Present (9 months) Mexico Senior Hardware Engineer Freescale Semiconductor September 2012  \u2013  November 2014  (2 years 3 months) Guadalajara Area, Mexico Designed, ran and debugged over 600 different digital test cases for a SERDES integrated circuit \nDesigned, ran and debugged functional AMS tests for 7 different analog designs to prove digital/analog boundary functionality and interoperability and test digital vs analog models as well as redesigned the AMS testing methodology which improved the AMS average testing runtime by 20% as well as average test writing by 30% \nPorted existing testbench and coverage from an ad-hoc methodology to UVM methodology getting a complete \nRedisigned the functional coverage regression run methodology improving the average runtime by 900% \nOwner and responsible of STA for full-chip and block timing and sub-block routing \nParticipated in 5 different tape-outs as Verification Engineer/Back-End Engineer, hold 2 patent disclosures and founder of the ams-ip brainfactory innovation group Senior Hardware Engineer Freescale Semiconductor September 2012  \u2013  November 2014  (2 years 3 months) Guadalajara Area, Mexico Designed, ran and debugged over 600 different digital test cases for a SERDES integrated circuit \nDesigned, ran and debugged functional AMS tests for 7 different analog designs to prove digital/analog boundary functionality and interoperability and test digital vs analog models as well as redesigned the AMS testing methodology which improved the AMS average testing runtime by 20% as well as average test writing by 30% \nPorted existing testbench and coverage from an ad-hoc methodology to UVM methodology getting a complete \nRedisigned the functional coverage regression run methodology improving the average runtime by 900% \nOwner and responsible of STA for full-chip and block timing and sub-block routing \nParticipated in 5 different tape-outs as Verification Engineer/Back-End Engineer, hold 2 patent disclosures and founder of the ams-ip brainfactory innovation group Hardware Engineer Intel Corporation April 2010  \u2013  September 2012  (2 years 6 months) Verification lead including verification plan development, execution and delivery of results with a team of 4 engineers for a DFX sub-block for DDR3.5 (Intel proprietary) in the server CPU team \nPorted previous testbench from system verilog to OVMe Methodology to enable compatibility with the server CPU verification methodology pulling in the project's expected duration by 8 weeks \nCo-Owner of DFX architecture for serial and parallel interfaces which enabled an approximate 4 month pull-in of interface power-up schedule in CPUs \nContributed as a consultant and owner of the synthesis flow for 4 SoC sub-blocks as well as an STA consutlant in both methodology and general concepts for several internal groups Hardware Engineer Intel Corporation April 2010  \u2013  September 2012  (2 years 6 months) Verification lead including verification plan development, execution and delivery of results with a team of 4 engineers for a DFX sub-block for DDR3.5 (Intel proprietary) in the server CPU team \nPorted previous testbench from system verilog to OVMe Methodology to enable compatibility with the server CPU verification methodology pulling in the project's expected duration by 8 weeks \nCo-Owner of DFX architecture for serial and parallel interfaces which enabled an approximate 4 month pull-in of interface power-up schedule in CPUs \nContributed as a consultant and owner of the synthesis flow for 4 SoC sub-blocks as well as an STA consutlant in both methodology and general concepts for several internal groups Hardware Engineer INTEL (JUEGO TECNOLOGICO) April 2009  \u2013  April 2010  (1 year 1 month) Guadalajara Area, Mexico STA team lead, created and mantained STA scripts and did RC extractions for top level as well as trained other engineers in STA. \nPhysical Design local team lead, created the base scripts for all blocks enabling first-time PD engineers to easily do the design of their blocks as well as formal verification between rtl - synthesised netlist - post routed netlist for each block and top level \nVideo capture interface block owner taking it from description to RTL to physical design to GDS including functional verification Hardware Engineer INTEL (JUEGO TECNOLOGICO) April 2009  \u2013  April 2010  (1 year 1 month) Guadalajara Area, Mexico STA team lead, created and mantained STA scripts and did RC extractions for top level as well as trained other engineers in STA. \nPhysical Design local team lead, created the base scripts for all blocks enabling first-time PD engineers to easily do the design of their blocks as well as formal verification between rtl - synthesised netlist - post routed netlist for each block and top level \nVideo capture interface block owner taking it from description to RTL to physical design to GDS including functional verification Software Engineer Teleperformance Mexico March 2006  \u2013  January 2007  (11 months) Monterrey Area, Mexico Implemented a knowledge database with AJAX technology for agent use as well as for the SW engineering team \nDeveloped a visual basic interface with the PBX to compare actual call time with call invoices from comunications provider \nRedisigned the agent databases that made the system 25% more efficient as well as organized in a hierarchihal manner \nDesigned and owned an online chat system for agents and customers for companies such as Nextel Mexico Software Engineer Teleperformance Mexico March 2006  \u2013  January 2007  (11 months) Monterrey Area, Mexico Implemented a knowledge database with AJAX technology for agent use as well as for the SW engineering team \nDeveloped a visual basic interface with the PBX to compare actual call time with call invoices from comunications provider \nRedisigned the agent databases that made the system 25% more efficient as well as organized in a hierarchihal manner \nDesigned and owned an online chat system for agents and customers for companies such as Nextel Mexico Operations Manager INDUSTRIAL METAL SYSTEMS July 2005  \u2013  March 2006  (9 months) Monterrey Area, Mexico Supervised all operations as well as all supplies and coordinated with the sales team to provide the product at the specified time \nDecreased supply costs by an average of 10% as well as incremented production output time by 30% \nNew projects manager which produced over 10 new CNC metal cutting machinery \nGeneral automation, electronic design, implementation and repair of machinery Operations Manager INDUSTRIAL METAL SYSTEMS July 2005  \u2013  March 2006  (9 months) Monterrey Area, Mexico Supervised all operations as well as all supplies and coordinated with the sales team to provide the product at the specified time \nDecreased supply costs by an average of 10% as well as incremented production output time by 30% \nNew projects manager which produced over 10 new CNC metal cutting machinery \nGeneral automation, electronic design, implementation and repair of machinery Family owned business TAXIMETRO EXPRESS January 2002  \u2013  July 2005  (3 years 7 months) Torreon, Mexico Planing, development and implementation of a logistics system for personnel transportation for Caterpillar Mexico and Lincoln Electric Mexico \nManagement and direct supervision taxi based personnel transportation Family owned business TAXIMETRO EXPRESS January 2002  \u2013  July 2005  (3 years 7 months) Torreon, Mexico Planing, development and implementation of a logistics system for personnel transportation for Caterpillar Mexico and Lincoln Electric Mexico \nManagement and direct supervision taxi based personnel transportation Skills Static Timing Analysis RTL design Logic Synthesis Formal Verification Specman SoC ASIC Verilog VHDL TCL Perl Microcontrollers SystemVerilog C VLSI EDA Logic Design Integrated Circuit... IC ModelSim RTL Low-power Design Functional Verification Analog Hardware Architecture Debugging Computer Architecture CMOS Semiconductors Circuit Design Intel Digital Electronics RTL coding Physical Design Synopsys tools Cadence Virtuoso Simulations Electronics FPGA Timing UVM SERDES RTL verification Digital IC Design Cadence Mixed Signal FPGA prototyping Timing Closure Silicon Microelectronics See 35+ \u00a0 \u00a0 See less Skills  Static Timing Analysis RTL design Logic Synthesis Formal Verification Specman SoC ASIC Verilog VHDL TCL Perl Microcontrollers SystemVerilog C VLSI EDA Logic Design Integrated Circuit... IC ModelSim RTL Low-power Design Functional Verification Analog Hardware Architecture Debugging Computer Architecture CMOS Semiconductors Circuit Design Intel Digital Electronics RTL coding Physical Design Synopsys tools Cadence Virtuoso Simulations Electronics FPGA Timing UVM SERDES RTL verification Digital IC Design Cadence Mixed Signal FPGA prototyping Timing Closure Silicon Microelectronics See 35+ \u00a0 \u00a0 See less Static Timing Analysis RTL design Logic Synthesis Formal Verification Specman SoC ASIC Verilog VHDL TCL Perl Microcontrollers SystemVerilog C VLSI EDA Logic Design Integrated Circuit... IC ModelSim RTL Low-power Design Functional Verification Analog Hardware Architecture Debugging Computer Architecture CMOS Semiconductors Circuit Design Intel Digital Electronics RTL coding Physical Design Synopsys tools Cadence Virtuoso Simulations Electronics FPGA Timing UVM SERDES RTL verification Digital IC Design Cadence Mixed Signal FPGA prototyping Timing Closure Silicon Microelectronics See 35+ \u00a0 \u00a0 See less Static Timing Analysis RTL design Logic Synthesis Formal Verification Specman SoC ASIC Verilog VHDL TCL Perl Microcontrollers SystemVerilog C VLSI EDA Logic Design Integrated Circuit... IC ModelSim RTL Low-power Design Functional Verification Analog Hardware Architecture Debugging Computer Architecture CMOS Semiconductors Circuit Design Intel Digital Electronics RTL coding Physical Design Synopsys tools Cadence Virtuoso Simulations Electronics FPGA Timing UVM SERDES RTL verification Digital IC Design Cadence Mixed Signal FPGA prototyping Timing Closure Silicon Microelectronics See 35+ \u00a0 \u00a0 See less Education Stanford University Graduate School of Business Graduate Certificate,  Advanced Project Management 2013  \u2013 2013 Project Management Institute Associate's Degree,  Project Management Profesional (PMP) 2014 Project Management Institute Associate's Degree,  Certified Associate in Project Management 2014  \u2013 2014 RMIT University Master's Degree,  Microelectronic Engineering 2007  \u2013 2008 Tecnol\u00f3gico de Monterrey Bachelor's Degree,  Electronic Systems Engineer 2000  \u2013 2005 Colegio Americano de Torreon High-School 1988  \u2013 2000 Stanford University Graduate School of Business Graduate Certificate,  Advanced Project Management 2013  \u2013 2013 Stanford University Graduate School of Business Graduate Certificate,  Advanced Project Management 2013  \u2013 2013 Stanford University Graduate School of Business Graduate Certificate,  Advanced Project Management 2013  \u2013 2013 Project Management Institute Associate's Degree,  Project Management Profesional (PMP) 2014 Project Management Institute Associate's Degree,  Project Management Profesional (PMP) 2014 Project Management Institute Associate's Degree,  Project Management Profesional (PMP) 2014 Project Management Institute Associate's Degree,  Certified Associate in Project Management 2014  \u2013 2014 Project Management Institute Associate's Degree,  Certified Associate in Project Management 2014  \u2013 2014 Project Management Institute Associate's Degree,  Certified Associate in Project Management 2014  \u2013 2014 RMIT University Master's Degree,  Microelectronic Engineering 2007  \u2013 2008 RMIT University Master's Degree,  Microelectronic Engineering 2007  \u2013 2008 RMIT University Master's Degree,  Microelectronic Engineering 2007  \u2013 2008 Tecnol\u00f3gico de Monterrey Bachelor's Degree,  Electronic Systems Engineer 2000  \u2013 2005 Tecnol\u00f3gico de Monterrey Bachelor's Degree,  Electronic Systems Engineer 2000  \u2013 2005 Tecnol\u00f3gico de Monterrey Bachelor's Degree,  Electronic Systems Engineer 2000  \u2013 2005 Colegio Americano de Torreon High-School 1988  \u2013 2000 Colegio Americano de Torreon High-School 1988  \u2013 2000 Colegio Americano de Torreon High-School 1988  \u2013 2000 ", "Experience Design Engineering Manager Intel Corporation Component Design Engineer Intel July 1995  \u2013  January 2009  (13 years 7 months) Design Engineering Manager Intel Corporation Design Engineering Manager Intel Corporation Component Design Engineer Intel July 1995  \u2013  January 2009  (13 years 7 months) Component Design Engineer Intel July 1995  \u2013  January 2009  (13 years 7 months) Skills Logic Design Verilog RTL design ASIC SoC PCIe Processors Silicon EDA CMOS VLSI Static Timing Analysis RTL Design Skills  Logic Design Verilog RTL design ASIC SoC PCIe Processors Silicon EDA CMOS VLSI Static Timing Analysis RTL Design Logic Design Verilog RTL design ASIC SoC PCIe Processors Silicon EDA CMOS VLSI Static Timing Analysis RTL Design Logic Design Verilog RTL design ASIC SoC PCIe Processors Silicon EDA CMOS VLSI Static Timing Analysis RTL Design Education University of California, Davis BS Dual Degrees,  Electrical Engineering; Materials Science and Engineering 1991  \u2013 1995 University of California, Davis BS Dual Degrees,  Electrical Engineering; Materials Science and Engineering 1991  \u2013 1995 University of California, Davis BS Dual Degrees,  Electrical Engineering; Materials Science and Engineering 1991  \u2013 1995 University of California, Davis BS Dual Degrees,  Electrical Engineering; Materials Science and Engineering 1991  \u2013 1995 ", "Experience VP, Head of Patterning Division Applied Materials March 2013  \u2013 Present (2 years 6 months) rehovot, israel Director - Thunderbolt Technology Intel Corporation June 2008  \u2013  March 2013  (4 years 10 months) Haifa, Israel The force behind Thunderbolt Technology at Intel. \nDrove for the implementation and deployment of Thunderbolt technology (AKA Light Peak) Eng., marketing and business aspects.  \nUnder my leadership Thunderbolt moved from a great idea developed by Intel LABs to reality. Director - LAN Access Division Si Eng. Intel June 2005  \u2013  March 2012  (6 years 10 months) Haifa, Israel Leading a team of 375 employees in VLSI responsible for delivering LAN products for Intel Program Manager Intel January 2004  \u2013  June 2005  (1 year 6 months) Haifa, Israel Manage CPU programs Post Si Department Manager Intel Corporation July 1998  \u2013  June 2004  (6 years) Haifa, Israel Managed multidisciplinary team of engineers and technicians across all post Si areas Design Engineering Manager Intel Corporation September 1992  \u2013  July 1998  (5 years 11 months) Haifa, Israel Manage a team of VLSI engineers, developing various units in Intel CPUs VP, Head of Patterning Division Applied Materials March 2013  \u2013 Present (2 years 6 months) rehovot, israel VP, Head of Patterning Division Applied Materials March 2013  \u2013 Present (2 years 6 months) rehovot, israel Director - Thunderbolt Technology Intel Corporation June 2008  \u2013  March 2013  (4 years 10 months) Haifa, Israel The force behind Thunderbolt Technology at Intel. \nDrove for the implementation and deployment of Thunderbolt technology (AKA Light Peak) Eng., marketing and business aspects.  \nUnder my leadership Thunderbolt moved from a great idea developed by Intel LABs to reality. Director - Thunderbolt Technology Intel Corporation June 2008  \u2013  March 2013  (4 years 10 months) Haifa, Israel The force behind Thunderbolt Technology at Intel. \nDrove for the implementation and deployment of Thunderbolt technology (AKA Light Peak) Eng., marketing and business aspects.  \nUnder my leadership Thunderbolt moved from a great idea developed by Intel LABs to reality. Director - LAN Access Division Si Eng. Intel June 2005  \u2013  March 2012  (6 years 10 months) Haifa, Israel Leading a team of 375 employees in VLSI responsible for delivering LAN products for Intel Director - LAN Access Division Si Eng. Intel June 2005  \u2013  March 2012  (6 years 10 months) Haifa, Israel Leading a team of 375 employees in VLSI responsible for delivering LAN products for Intel Program Manager Intel January 2004  \u2013  June 2005  (1 year 6 months) Haifa, Israel Manage CPU programs Program Manager Intel January 2004  \u2013  June 2005  (1 year 6 months) Haifa, Israel Manage CPU programs Post Si Department Manager Intel Corporation July 1998  \u2013  June 2004  (6 years) Haifa, Israel Managed multidisciplinary team of engineers and technicians across all post Si areas Post Si Department Manager Intel Corporation July 1998  \u2013  June 2004  (6 years) Haifa, Israel Managed multidisciplinary team of engineers and technicians across all post Si areas Design Engineering Manager Intel Corporation September 1992  \u2013  July 1998  (5 years 11 months) Haifa, Israel Manage a team of VLSI engineers, developing various units in Intel CPUs Design Engineering Manager Intel Corporation September 1992  \u2013  July 1998  (5 years 11 months) Haifa, Israel Manage a team of VLSI engineers, developing various units in Intel CPUs Languages Hebrew Hebrew Hebrew Skills Engineering Management Intel Program Management Processors Semiconductors SoC ASIC Debugging IC Embedded Systems Hardware Architecture System Architecture FPGA Embedded Software Analog Management Semiconductor Industry VLSI Microprocessors Product Management Electronics Digital Signal... Device Drivers ARM RF PCB design Firmware EDA Verilog Failure Analysis Signal Processing See 16+ \u00a0 \u00a0 See less Skills  Engineering Management Intel Program Management Processors Semiconductors SoC ASIC Debugging IC Embedded Systems Hardware Architecture System Architecture FPGA Embedded Software Analog Management Semiconductor Industry VLSI Microprocessors Product Management Electronics Digital Signal... Device Drivers ARM RF PCB design Firmware EDA Verilog Failure Analysis Signal Processing See 16+ \u00a0 \u00a0 See less Engineering Management Intel Program Management Processors Semiconductors SoC ASIC Debugging IC Embedded Systems Hardware Architecture System Architecture FPGA Embedded Software Analog Management Semiconductor Industry VLSI Microprocessors Product Management Electronics Digital Signal... Device Drivers ARM RF PCB design Firmware EDA Verilog Failure Analysis Signal Processing See 16+ \u00a0 \u00a0 See less Engineering Management Intel Program Management Processors Semiconductors SoC ASIC Debugging IC Embedded Systems Hardware Architecture System Architecture FPGA Embedded Software Analog Management Semiconductor Industry VLSI Microprocessors Product Management Electronics Digital Signal... Device Drivers ARM RF PCB design Firmware EDA Verilog Failure Analysis Signal Processing See 16+ \u00a0 \u00a0 See less Education Technion - Israel Institute of Technology BSc,  EE 1976  \u2013 1980 Technion - Israel Institute of Technology BSc,  EE 1976  \u2013 1980 Technion - Israel Institute of Technology BSc,  EE 1976  \u2013 1980 Technion - Israel Institute of Technology BSc,  EE 1976  \u2013 1980 ", "Skills Timing Logic Synthesis APR of logic blocks IP backend sign off SoC Static Timing Analysis EDA Logic Design Signal Integrity Analog Intel Semiconductors Skills  Timing Logic Synthesis APR of logic blocks IP backend sign off SoC Static Timing Analysis EDA Logic Design Signal Integrity Analog Intel Semiconductors Timing Logic Synthesis APR of logic blocks IP backend sign off SoC Static Timing Analysis EDA Logic Design Signal Integrity Analog Intel Semiconductors Timing Logic Synthesis APR of logic blocks IP backend sign off SoC Static Timing Analysis EDA Logic Design Signal Integrity Analog Intel Semiconductors ", "Skills Semiconductors Manufacturing Product Development Engineering Management Manufacturing... Engineering Integration Program Management Cross-functional Team... Design for Manufacturing Product Management SPC Design of Experiments Lean Manufacturing Intel Debugging Continuous Improvement Electronics Product Design Semiconductor Industry FMEA Embedded Systems See 7+ \u00a0 \u00a0 See less Skills  Semiconductors Manufacturing Product Development Engineering Management Manufacturing... Engineering Integration Program Management Cross-functional Team... Design for Manufacturing Product Management SPC Design of Experiments Lean Manufacturing Intel Debugging Continuous Improvement Electronics Product Design Semiconductor Industry FMEA Embedded Systems See 7+ \u00a0 \u00a0 See less Semiconductors Manufacturing Product Development Engineering Management Manufacturing... Engineering Integration Program Management Cross-functional Team... Design for Manufacturing Product Management SPC Design of Experiments Lean Manufacturing Intel Debugging Continuous Improvement Electronics Product Design Semiconductor Industry FMEA Embedded Systems See 7+ \u00a0 \u00a0 See less Semiconductors Manufacturing Product Development Engineering Management Manufacturing... Engineering Integration Program Management Cross-functional Team... Design for Manufacturing Product Management SPC Design of Experiments Lean Manufacturing Intel Debugging Continuous Improvement Electronics Product Design Semiconductor Industry FMEA Embedded Systems See 7+ \u00a0 \u00a0 See less ", "Skills Semiconductors Intellectual Property Product Development Circuit Design Semiconductor Industry Electronics Start-ups Mixed Signal Product Marketing IC EDA Microprocessors Design of Experiments Product Management System Architecture Product Engineering Strategic Partnerships R&D Processors Engineering Management Cross-functional Team... ASIC Characterization Manufacturing SoC Patents Digital Signal... FPGA Analog See 14+ \u00a0 \u00a0 See less Skills  Semiconductors Intellectual Property Product Development Circuit Design Semiconductor Industry Electronics Start-ups Mixed Signal Product Marketing IC EDA Microprocessors Design of Experiments Product Management System Architecture Product Engineering Strategic Partnerships R&D Processors Engineering Management Cross-functional Team... ASIC Characterization Manufacturing SoC Patents Digital Signal... FPGA Analog See 14+ \u00a0 \u00a0 See less Semiconductors Intellectual Property Product Development Circuit Design Semiconductor Industry Electronics Start-ups Mixed Signal Product Marketing IC EDA Microprocessors Design of Experiments Product Management System Architecture Product Engineering Strategic Partnerships R&D Processors Engineering Management Cross-functional Team... ASIC Characterization Manufacturing SoC Patents Digital Signal... FPGA Analog See 14+ \u00a0 \u00a0 See less Semiconductors Intellectual Property Product Development Circuit Design Semiconductor Industry Electronics Start-ups Mixed Signal Product Marketing IC EDA Microprocessors Design of Experiments Product Management System Architecture Product Engineering Strategic Partnerships R&D Processors Engineering Management Cross-functional Team... ASIC Characterization Manufacturing SoC Patents Digital Signal... FPGA Analog See 14+ \u00a0 \u00a0 See less "]}