# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../src_files/mcdecoder.vhd" \
"../../../../src_files/myuart.vhd" \
"../../../../project_tmp.srcs/sources_1/new/signal_preprocessing.vhd" \
"../../../../src_files/sim_top.vhd" \
"../../../../src_files/symb_det.vhd" \
"../../../../tb/sim_top_tb.vhd" \

# Do not sort compile order
nosort
