
*** Running vivado
    with args -log design_1_Final_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Final_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_Final_0_0.tcl -notrace
Command: synth_design -top design_1_Final_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 600116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 388.520 ; gain = 100.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Final_0_0' [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ip/design_1_Final_0_0_4/synth/design_1_Final_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Final_v1_0' [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/hdl/Final_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Final_v1_0_S00_AXI' [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/hdl/Final_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/hdl/Final_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/hdl/Final_v1_0_S00_AXI.v:375]
INFO: [Synth 8-6157] synthesizing module 'final' [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/src/final.v:2]
INFO: [Synth 8-4471] merging register 'led5_b_reg' into 'led4_b_reg' [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/src/final.v:28]
WARNING: [Synth 8-6014] Unused sequential element led5_b_reg was removed.  [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/src/final.v:28]
INFO: [Synth 8-6155] done synthesizing module 'final' (1#1) [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/src/final.v:2]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/hdl/Final_v1_0_S00_AXI.v:228]
INFO: [Synth 8-6155] done synthesizing module 'Final_v1_0_S00_AXI' (2#1) [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/hdl/Final_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Final_v1_0' (3#1) [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/hdl/Final_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Final_0_0' (4#1) [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ip/design_1_Final_0_0_4/synth/design_1_Final_0_0.v:57]
WARNING: [Synth 8-3331] design Final_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Final_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Final_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Final_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Final_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Final_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 443.121 ; gain = 155.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 443.121 ; gain = 155.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 443.121 ; gain = 155.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 790.926 ; gain = 2.113
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 790.926 ; gain = 502.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 790.926 ; gain = 502.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 790.926 ; gain = 502.848
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "led4_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led4_g" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 790.926 ; gain = 502.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module final 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module Final_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_Final_0_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3331] design design_1_Final_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_Final_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_Final_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_Final_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_Final_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_Final_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/Final_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/Final_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Final_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Final_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/Final_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Final_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Final_v1_0_S00_AXI_inst/f/led4_b_reg )
INFO: [Synth 8-3332] Sequential element (inst/Final_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_Final_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Final_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_Final_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Final_v1_0_S00_AXI_inst/f/led4_b_reg) is unused and will be removed from module design_1_Final_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Final_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_Final_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Final_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_Final_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Final_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_Final_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Final_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_Final_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 790.926 ; gain = 502.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 790.926 ; gain = 502.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 790.926 ; gain = 502.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 799.867 ; gain = 511.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 799.867 ; gain = 511.789
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net led[2] with 1st driver pin 'i_78/O' [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/hdl/Final_v1_0_S00_AXI.v:375]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led[2] with 2nd driver pin 'inst/Final_v1_0_S00_AXI_inst/f/count_reg[2]/Q' [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/src/final.v:26]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led[1] with 1st driver pin 'i_79/O' [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/hdl/Final_v1_0_S00_AXI.v:375]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led[1] with 2nd driver pin 'inst/Final_v1_0_S00_AXI_inst/f/count_reg[1]/Q' [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/src/final.v:26]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led[0] with 1st driver pin 'i_80/O' [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/hdl/Final_v1_0_S00_AXI.v:375]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led[0] with 2nd driver pin 'inst/Final_v1_0_S00_AXI_inst/f/count_reg[0]/Q' [d:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ipshared/44db/src/final.v:26]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        3|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 799.867 ; gain = 511.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 799.867 ; gain = 511.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 799.867 ; gain = 511.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 799.867 ; gain = 511.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 799.867 ; gain = 511.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |     5|
|5     |LUT4   |    35|
|6     |LUT5   |    28|
|7     |LUT6   |    12|
|8     |FDRE   |   144|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |   229|
|2     |  inst                      |Final_v1_0         |   229|
|3     |    Final_v1_0_S00_AXI_inst |Final_v1_0_S00_AXI |   229|
|4     |      f                     |final              |    33|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 799.867 ; gain = 511.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 799.867 ; gain = 163.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 799.867 ; gain = 511.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 15 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 811.707 ; gain = 529.418
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Users/user/Documents/GitHub/Final_4/final/final.runs/design_1_Final_0_0_synth_1/design_1_Final_0_0.dcp' has been generated.
