###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Wed Mar 22 15:10:03 2023
#  Design:            top
#  Command:           ccopt_design
###############################################################
Path 1: MET (5.136 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.211 (P)          0.076 (P)
          Arrival:=         10.043              5.013
 
Clock Gating Setup:-         0.000
    Required Time:=         10.043
     Launch Clock:-          5.013
        Data Path:-         -0.105
            Slack:=          5.136
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.134    5.013  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.105    4.908  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/B      -      B       R     AND2X4          1  0.044   0.022    4.908  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/A  -      A       R     AND2X4          9  0.711   0.695   10.043  
#-------------------------------------------------------------------------------------------------------------------------------
Path 2: MET (5.140 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.211 (P)          0.077 (P)
          Arrival:=         10.043              5.014
 
Clock Gating Setup:-         0.000
    Required Time:=         10.043
     Launch Clock:-          5.014
        Data Path:-         -0.110
            Slack:=          5.140
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.133    5.014  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.110    4.904  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/B      -      B       R     AND2X4          1  0.037   0.019    4.904  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/A  -      A       R     AND2X4          9  0.702   0.695   10.043  
#-------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (5.140 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.211 (P)          0.079 (P)
          Arrival:=         10.043              5.016
 
Clock Gating Setup:-         0.000
    Required Time:=         10.043
     Launch Clock:-          5.016
        Data Path:-         -0.112
            Slack:=          5.140
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.131    5.016  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.112    4.904  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/B      -      B       R     AND2X4          1  0.035   0.018    4.904  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/A  -      A       R     AND2X4          9  0.701   0.695   10.043  
#-------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (5.140 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.211 (P)          0.079 (P)
          Arrival:=         10.043              5.016
 
Clock Gating Setup:-         0.000
    Required Time:=         10.043
     Launch Clock:-          5.016
        Data Path:-         -0.113
            Slack:=          5.140
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.131    5.016  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.113    4.903  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/B      -      B       R     AND2X4          1  0.034   0.017    4.903  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/A  -      A       R     AND2X4          9  0.697   0.695   10.043  
#-------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (5.143 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.211 (P)          0.076 (P)
          Arrival:=         10.043              5.013
 
Clock Gating Setup:-         0.000
    Required Time:=         10.043
     Launch Clock:-          5.013
        Data Path:-         -0.113
            Slack:=          5.143
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.134    5.013  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.113    4.900  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/B      -      B       R     AND2X4          1  0.034   0.017    4.900  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/A  -      A       R     AND2X4          9  0.698   0.695   10.043  
#-------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (5.144 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.211 (P)          0.077 (P)
          Arrival:=         10.043              5.014
 
Clock Gating Setup:-         0.000
    Required Time:=         10.043
     Launch Clock:-          5.014
        Data Path:-         -0.115
            Slack:=          5.144
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.133    5.014  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.115    4.899  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/B      -      B       R     AND2X4          1  0.034   0.016    4.899  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/A  -      A       R     AND2X4          9  0.697   0.695   10.043  
#-------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (5.148 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.211 (P)          0.080 (P)
          Arrival:=         10.043              5.017
 
Clock Gating Setup:-         0.000
    Required Time:=         10.043
     Launch Clock:-          5.017
        Data Path:-         -0.121
            Slack:=          5.148
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.044    5.137  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.280  -0.120    5.017  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.087  -0.121    4.896  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/B      -      B       R     AND2X4          1  0.030   0.015    4.896  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/A  -      A       R     AND2X4          9  0.734   0.695   10.043  
#--------------------------------------------------------------------------------------------------------------------------
Path 8: MET (5.149 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.200 (P)          0.083 (P)
          Arrival:=         10.033              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         10.033
     Launch Clock:-          5.020
        Data Path:-         -0.136
            Slack:=          5.149
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.127    5.020  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.136    4.884  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/B      -      B       R     AND2X4          1  0.014   0.007    4.884  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.010   10.033  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/A  -      A       R     AND2X4         32  0.121   0.045   10.033  
#-------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (5.150 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.203 (P)          0.083 (P)
          Arrival:=         10.035              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         10.035
     Launch Clock:-          5.020
        Data Path:-         -0.134
            Slack:=          5.150
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.127    5.020  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.134    4.886  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/B      -      B       R     AND2X4          1  0.015   0.008    4.886  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.008   10.035  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/A  -      A       R     AND2X4         32  0.121   0.047   10.035  
#-------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (5.151 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.201 (P)          0.083 (P)
          Arrival:=         10.034              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         10.034
     Launch Clock:-          5.020
        Data Path:-         -0.137
            Slack:=          5.151
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.127    5.020  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.137    4.883  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/B      -      B       R     AND2X4          1  0.013   0.007    4.883  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.009   10.034  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/A  -      A       R     AND2X4         32  0.121   0.046   10.034  
#-------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (5.153 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.201 (P)          0.077 (P)
          Arrival:=         10.034              5.014
 
Clock Gating Setup:-         0.000
    Required Time:=         10.034
     Launch Clock:-          5.014
        Data Path:-         -0.133
            Slack:=          5.153
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.133    5.014  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.133    4.881  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/B      -      B       R     AND2X4          1  0.016   0.008    4.881  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.010   10.034  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/A  -      A       R     AND2X4         32  0.121   0.046   10.034  
#-------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (5.154 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.083 (P)
          Arrival:=         10.036              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.020
        Data Path:-         -0.138
            Slack:=          5.154
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.127    5.020  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.138    4.882  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/B      -      B       R     AND2X4          1  0.013   0.006    4.882  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.036  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (5.155 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.202 (P)          0.082 (P)
          Arrival:=         10.035              5.018
 
Clock Gating Setup:-         0.000
    Required Time:=         10.035
     Launch Clock:-          5.018
        Data Path:-         -0.138
            Slack:=          5.155
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.128    5.018  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.138    4.880  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/B      -      B       R     AND2X4          1  0.013   0.006    4.880  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.008   10.035  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/A  -      A       R     AND2X4         32  0.121   0.047   10.035  
#-------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (5.156 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.202 (P)          0.077 (P)
          Arrival:=         10.035              5.014
 
Clock Gating Setup:-         0.000
    Required Time:=         10.035
     Launch Clock:-          5.014
        Data Path:-         -0.135
            Slack:=          5.156
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.133    5.014  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.135    4.879  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/B      -      B       R     AND2X4          1  0.014   0.007    4.879  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.009   10.035  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/A  -      A       R     AND2X4         32  0.121   0.047   10.035  
#-------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (5.156 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.083 (P)
          Arrival:=         10.037              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         10.037
     Launch Clock:-          5.020
        Data Path:-         -0.139
            Slack:=          5.156
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.127    5.020  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.139    4.881  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/B      -      B       R     AND2X4          1  0.012   0.006    4.881  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.037  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.037  
#-------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (5.157 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.202 (P)          0.080 (P)
          Arrival:=         10.035              5.016
 
Clock Gating Setup:-         0.000
    Required Time:=         10.035
     Launch Clock:-          5.016
        Data Path:-         -0.138
            Slack:=          5.157
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.130    5.016  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.138    4.878  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/B      -      B       R     AND2X4          1  0.013   0.006    4.878  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.008   10.035  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/A  -      A       R     AND2X4         32  0.121   0.047   10.035  
#-------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (5.157 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.083 (P)
          Arrival:=         10.037              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         10.037
     Launch Clock:-          5.020
        Data Path:-         -0.141
            Slack:=          5.157
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.127    5.020  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.141    4.879  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/B      -      B       R     AND2X4          1  0.012   0.006    4.879  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.037  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.037  
#-------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (5.158 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.082 (P)
          Arrival:=         10.036              5.018
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.018
        Data Path:-         -0.140
            Slack:=          5.158
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.128    5.018  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.140    4.879  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/B      -      B       R     AND2X4          1  0.013   0.006    4.879  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.036  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (5.158 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.202 (P)          0.077 (P)
          Arrival:=         10.035              5.014
 
Clock Gating Setup:-         0.000
    Required Time:=         10.035
     Launch Clock:-          5.014
        Data Path:-         -0.137
            Slack:=          5.158
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.133    5.014  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.137    4.877  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/B      -      B       R     AND2X4          1  0.015   0.007    4.877  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.008   10.035  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/A  -      A       R     AND2X4         32  0.121   0.047   10.035  
#-------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (5.159 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.083 (P)
          Arrival:=         10.036              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.020
        Data Path:-         -0.143
            Slack:=          5.159
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.127    5.020  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.143    4.877  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/B      -      B       R     AND2X4          1  0.010   0.005    4.877  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.036  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (5.160 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.083 (P)
          Arrival:=         10.036              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.020
        Data Path:-         -0.143
            Slack:=          5.160
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.127    5.020  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.143    4.877  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/B      -      B       R     AND2X4          1  0.010   0.005    4.877  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.036  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (5.160 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.080 (P)
          Arrival:=         10.036              5.017
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.017
        Data Path:-         -0.140
            Slack:=          5.160
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.130    5.017  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.140    4.876  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/B      -      B       R     AND2X4          1  0.013   0.006    4.876  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.036  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (5.160 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.082 (P)
          Arrival:=         10.037              5.018
 
Clock Gating Setup:-         0.000
    Required Time:=         10.037
     Launch Clock:-          5.018
        Data Path:-         -0.142
            Slack:=          5.160
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.129    5.018  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.142    4.876  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/B      -      B       R     AND2X4          1  0.011   0.005    4.876  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.037  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.037  
#-------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (5.160 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.078 (P)
          Arrival:=         10.036              5.015
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.015
        Data Path:-         -0.139
            Slack:=          5.160
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.132    5.015  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.139    4.876  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/B      -      B       R     AND2X4          1  0.012   0.006    4.876  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.036  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (5.161 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.083 (P)
          Arrival:=         10.037              5.019
 
Clock Gating Setup:-         0.000
    Required Time:=         10.037
     Launch Clock:-          5.019
        Data Path:-         -0.144
            Slack:=          5.161
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.127    5.019  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.144    4.876  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/B      -      B       R     AND2X4          1  0.010   0.005    4.876  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.037  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.037  
#-------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (5.161 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.083 (P)
          Arrival:=         10.037              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         10.037
     Launch Clock:-          5.020
        Data Path:-         -0.144
            Slack:=          5.161
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.127    5.020  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.144    4.875  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/B      -      B       R     AND2X4          1  0.010   0.005    4.875  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.037  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.037  
#-------------------------------------------------------------------------------------------------------------------------------
Path 27: MET (5.161 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.080 (P)
          Arrival:=         10.037              5.016
 
Clock Gating Setup:-         0.000
    Required Time:=         10.037
     Launch Clock:-          5.016
        Data Path:-         -0.141
            Slack:=          5.161
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.130    5.016  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.141    4.875  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/B      -      B       R     AND2X4          1  0.011   0.005    4.875  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.037  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.037  
#-------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (5.161 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.203 (P)          0.078 (P)
          Arrival:=         10.036              5.015
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.015
        Data Path:-         -0.141
            Slack:=          5.161
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.132    5.015  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.140    4.874  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/B      -      B       R     AND2X4          1  0.011   0.006    4.874  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.036  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/A  -      A       R     AND2X4         32  0.121   0.048   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (5.162 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.080 (P)
          Arrival:=         10.037              5.016
 
Clock Gating Setup:-         0.000
    Required Time:=         10.037
     Launch Clock:-          5.016
        Data Path:-         -0.142
            Slack:=          5.162
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.130    5.016  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.142    4.875  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/B      -      B       R     AND2X4          1  0.012   0.005    4.875  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.037  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.037  
#-------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (5.164 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.080 (P)
          Arrival:=         10.037              5.017
 
Clock Gating Setup:-         0.000
    Required Time:=         10.037
     Launch Clock:-          5.017
        Data Path:-         -0.144
            Slack:=          5.164
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.130    5.017  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.144    4.873  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/B      -      B       R     AND2X4          1  0.010   0.005    4.873  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.037  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.037  
#-------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (5.164 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.078 (P)
          Arrival:=         10.036              5.015
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.015
        Data Path:-         -0.143
            Slack:=          5.164
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.132    5.015  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.143    4.872  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/B      -      B       R     AND2X4          1  0.010   0.005    4.872  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.036  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/A  -      A       R     AND2X4         32  0.121   0.048   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (5.168 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.076 (P)
          Arrival:=         10.037              5.013
 
Clock Gating Setup:-         0.000
    Required Time:=         10.037
     Launch Clock:-          5.013
        Data Path:-         -0.144
            Slack:=          5.168
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.055    5.147  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.280  -0.134    5.013  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.144    4.869  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/B      -      B       R     AND2X4          1  0.010   0.005    4.869  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.695  -0.007   10.037  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/A  -      A       R     AND2X4         32  0.121   0.049   10.037  
#-------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (5.182 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.230 (P)          0.067 (P)
          Arrival:=         10.063              5.004
 
Clock Gating Setup:-         0.000
    Required Time:=         10.063
     Launch Clock:-          5.004
        Data Path:-         -0.123
            Slack:=          5.182
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.044    5.137  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.280  -0.133    5.004  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.046  -0.123    4.881  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/B      -      B       R     AND2X1          1  0.004   0.001    4.881  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q            -      A->Q    R     BUX2            1  0.788  -0.081    9.963  
  RISCV_STEEL_INST/CTS_338                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q           -      A->Q    R     BUX12           8  0.004   0.100   10.063  
  RISCV_STEEL_INST/CTS_337                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/A  -      A       R     AND2X1          8  0.280   0.126   10.063  
#--------------------------------------------------------------------------------------------------------------------------
Path 34: MET (5.183 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.203 (P)          0.056 (P)
          Arrival:=         10.035              4.993
 
Clock Gating Setup:-         0.000
    Required Time:=         10.035
     Launch Clock:-          4.993
        Data Path:-         -0.141
            Slack:=          5.183
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.044    5.137  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.280  -0.144    4.993  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.038  -0.141    4.852  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/B      -      B       R     AND2X2          1  0.004   0.001    4.852  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX8           32  0.695  -0.008   10.035  
  RISCV_STEEL_INST/CTS_331                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/A  -      A       R     AND2X2         32  0.121   0.047   10.035  
#--------------------------------------------------------------------------------------------------------------------------
Path 35: MET (5.184 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.201 (P)          0.057 (P)
          Arrival:=         10.033              4.993
 
Clock Gating Setup:-         0.000
    Required Time:=         10.033
     Launch Clock:-          4.993
        Data Path:-         -0.144
            Slack:=          5.184
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.044    5.137  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.280  -0.143    4.993  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.037  -0.144    4.849  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/B      -      B       R     AND2X2          1  0.004   0.002    4.849  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX8           32  0.695  -0.010   10.033  
  RISCV_STEEL_INST/CTS_331                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/A  -      A       R     AND2X2         32  0.121   0.046   10.033  
#--------------------------------------------------------------------------------------------------------------------------
Path 36: MET (5.190 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.203 (P)          0.056 (P)
          Arrival:=         10.036              4.993
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          4.993
        Data Path:-         -0.148
            Slack:=          5.190
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.044    5.137  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.280  -0.144    4.993  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.038  -0.148    4.845  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/B      -      B       R     AND2X2          1  0.004   0.001    4.845  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX8           32  0.695  -0.008   10.036  
  RISCV_STEEL_INST/CTS_331                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/A  -      A       R     AND2X2         32  0.121   0.048   10.036  
#--------------------------------------------------------------------------------------------------------------------------
Path 37: MET (5.193 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.230 (P)          0.068 (P)
          Arrival:=         10.063              5.005
 
Clock Gating Setup:-         0.000
    Required Time:=         10.063
     Launch Clock:-          5.005
        Data Path:-         -0.135
            Slack:=          5.193
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.044    5.137  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.280  -0.132    5.005  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.047  -0.135    4.870  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/B      -      B       R     AND2X1          1  0.004   0.001    4.870  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q            -      A->Q    R     BUX2            1  0.788  -0.081    9.963  
  RISCV_STEEL_INST/CTS_338                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q           -      A->Q    R     BUX12           8  0.004   0.100   10.063  
  RISCV_STEEL_INST/CTS_337                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/A  -      A       R     AND2X1          8  0.280   0.126   10.063  
#--------------------------------------------------------------------------------------------------------------------------
Path 38: MET (5.203 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.204 (P)          0.057 (P)
          Arrival:=         10.036              4.994
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          4.994
        Data Path:-         -0.161
            Slack:=          5.203
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.044    5.137  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.280  -0.143    4.994  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.046  -0.161    4.833  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/B      -      B       R     AND2X2          1  0.004   0.001    4.833  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX8           32  0.695  -0.007   10.036  
  RISCV_STEEL_INST/CTS_331                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/A  -      A       R     AND2X2         32  0.121   0.048   10.036  
#--------------------------------------------------------------------------------------------------------------------------
Path 39: MET (5.204 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.229 (P)          0.059 (P)
          Arrival:=         10.062              4.996
 
Clock Gating Setup:-         0.000
    Required Time:=         10.062
     Launch Clock:-          4.996
        Data Path:-         -0.139
            Slack:=          5.204
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.191  -0.180    5.092  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.053    5.145  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_34/Q               -      A->Q    F     BUX8           67  0.280  -0.149    4.996  
  RISCV_STEEL_INST/CTS_334                                       -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.004  -0.139    4.857  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/B      -      B       R     AND2X1          1  0.004   0.001    4.857  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q            -      A->Q    R     BUX2            1  0.788  -0.081    9.963  
  RISCV_STEEL_INST/CTS_338                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q           -      A->Q    R     BUX12           8  0.004   0.099   10.062  
  RISCV_STEEL_INST/CTS_337                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/A  -      A       R     AND2X1          8  0.280   0.125   10.062  
#--------------------------------------------------------------------------------------------------------------------------
Path 40: MET (5.221 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -1.167             -0.063
      Net Latency:+          1.203 (P)          0.014 (P)
          Arrival:=         10.036              4.950
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          4.950
        Data Path:-         -0.136
            Slack:=          5.221
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX8           32  0.283  -0.106    5.165  
  RISCV_STEEL_INST/CTS_331                                       -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L2_9/Q                -      A->Q    F     BUX2            1  0.121  -0.160    5.005  
  RISCV_STEEL_INST/CTS_330                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_31/Q               -      A->Q    F     BUX12          96  0.004  -0.055    4.950  
  RISCV_STEEL_INST/CTS_329                                       -      -       -     (net)          96      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.086  -0.136    4.814  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/B      -      B       R     AND2X2          1  0.004   0.001    4.814  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    8.833  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.160   1.211   10.043  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX8           32  0.695  -0.008   10.036  
  RISCV_STEEL_INST/CTS_331                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/A  -      A       R     AND2X2         32  0.121   0.048   10.036  
#--------------------------------------------------------------------------------------------------------------------------

