INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/UART/uart_receive_transmit/uart_receive_transmit.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/UART/uart_receive_transmit/uart_receive_transmit.srcs/sources_1/new/uart_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/UART/uart_receive_transmit/uart_receive_transmit.srcs/sources_1/new/uart_transmit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/UART/uart_receive_transmit/uart_receive_transmit.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top_tb
