

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Mar 16 11:40:09 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        MATRIX_MULTIPLICATION_16_PIPELINE_3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   22|   22|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   19|   19|         4|          2|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.17ns
ST_1: StgValue_7 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !7

ST_1: StgValue_8 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !14

ST_1: StgValue_9 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !20

ST_1: StgValue_10 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %a_2), !map !26

ST_1: StgValue_11 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %a_1), !map !30

ST_1: StgValue_12 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %a_0), !map !34

ST_1: StgValue_13 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res), !map !38

ST_1: StgValue_14 (15)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: b_0_addr (16)  [1/1] 0.00ns
:8  %b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 0

ST_1: b_1_addr (17)  [1/1] 0.00ns
:9  %b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 0

ST_1: b_2_addr (18)  [1/1] 0.00ns
:10  %b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 0

ST_1: b_0_addr_1 (19)  [1/1] 0.00ns
:11  %b_0_addr_1 = getelementptr [3 x i8]* %b_0, i64 0, i64 1

ST_1: b_1_addr_1 (20)  [1/1] 0.00ns
:12  %b_1_addr_1 = getelementptr [3 x i8]* %b_1, i64 0, i64 1

ST_1: b_2_addr_1 (21)  [1/1] 0.00ns
:13  %b_2_addr_1 = getelementptr [3 x i8]* %b_2, i64 0, i64 1

ST_1: b_0_addr_2 (22)  [1/1] 0.00ns
:14  %b_0_addr_2 = getelementptr [3 x i8]* %b_0, i64 0, i64 2

ST_1: b_1_addr_2 (23)  [1/1] 0.00ns
:15  %b_1_addr_2 = getelementptr [3 x i8]* %b_1, i64 0, i64 2

ST_1: b_2_addr_2 (24)  [1/1] 0.00ns
:16  %b_2_addr_2 = getelementptr [3 x i8]* %b_2, i64 0, i64 2

ST_1: StgValue_24 (25)  [1/1] 1.17ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:11
:17  br label %1


 <State 2>: 4.65ns
ST_2: indvar_flatten (27)  [1/1] 0.00ns
:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: i (28)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
:1  %i = phi i2 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]

ST_2: j (29)  [1/1] 0.00ns
:2  %j = phi i2 [ 0, %0 ], [ %j_1, %.reset ]

ST_2: exitcond_flatten (30)  [1/1] 2.11ns
:3  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

ST_2: indvar_flatten_next (31)  [1/1] 1.69ns
:4  %indvar_flatten_next = add i4 %indvar_flatten, 1

ST_2: StgValue_30 (32)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: i_1 (34)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:11
.reset:0  %i_1 = add i2 %i, 1

ST_2: exitcond (37)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:3  %exitcond = icmp eq i2 %j, -1

ST_2: j_mid2 (38)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:4  %j_mid2 = select i1 %exitcond, i2 0, i2 %j

ST_2: tmp_mid2_v (39)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:5  %tmp_mid2_v = select i1 %exitcond, i2 %i_1, i2 %i

ST_2: tmp_mid2 (40)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:6  %tmp_mid2 = zext i2 %tmp_mid2_v to i64

ST_2: a_0_addr (52)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:18  %a_0_addr = getelementptr [3 x i8]* %a_0, i64 0, i64 %tmp_mid2

ST_2: a_0_load (53)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:19  %a_0_load = load i8* %a_0_addr, align 1

ST_2: b_0_load (55)  [2/2] 1.57ns
.reset:21  %b_0_load = load i8* %b_0_addr, align 1

ST_2: b_1_load (56)  [2/2] 1.57ns
.reset:22  %b_1_load = load i8* %b_1_addr, align 1

ST_2: b_2_load (57)  [2/2] 1.57ns
.reset:23  %b_2_load = load i8* %b_2_addr, align 1

ST_2: a_1_addr (61)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:27  %a_1_addr = getelementptr [3 x i8]* %a_1, i64 0, i64 %tmp_mid2

ST_2: a_1_load (62)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:28  %a_1_load = load i8* %a_1_addr, align 1

ST_2: a_2_addr (70)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:36  %a_2_addr = getelementptr [3 x i8]* %a_2, i64 0, i64 %tmp_mid2

ST_2: a_2_load (71)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:37  %a_2_load = load i8* %a_2_addr, align 1

ST_2: b_0_load_2 (73)  [2/2] 1.57ns
.reset:39  %b_0_load_2 = load i8* %b_0_addr_2, align 1

ST_2: b_1_load_2 (74)  [2/2] 1.57ns
.reset:40  %b_1_load_2 = load i8* %b_1_addr_2, align 1

ST_2: b_2_load_2 (75)  [2/2] 1.57ns
.reset:41  %b_2_load_2 = load i8* %b_2_addr_2, align 1


 <State 3>: 2.86ns
ST_3: a_0_load (53)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:19  %a_0_load = load i8* %a_0_addr, align 1

ST_3: b_0_load (55)  [1/2] 1.57ns
.reset:21  %b_0_load = load i8* %b_0_addr, align 1

ST_3: b_1_load (56)  [1/2] 1.57ns
.reset:22  %b_1_load = load i8* %b_1_addr, align 1

ST_3: b_2_load (57)  [1/2] 1.57ns
.reset:23  %b_2_load = load i8* %b_2_addr, align 1

ST_3: tmp_4 (58)  [1/1] 1.30ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:24  %tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_0_load, i8 %b_1_load, i8 %b_2_load, i2 %j_mid2)

ST_3: a_1_load (62)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:28  %a_1_load = load i8* %a_1_addr, align 1

ST_3: b_0_load_1 (64)  [2/2] 1.57ns
.reset:30  %b_0_load_1 = load i8* %b_0_addr_1, align 1

ST_3: b_1_load_1 (65)  [2/2] 1.57ns
.reset:31  %b_1_load_1 = load i8* %b_1_addr_1, align 1

ST_3: b_2_load_1 (66)  [2/2] 1.57ns
.reset:32  %b_2_load_1 = load i8* %b_2_addr_1, align 1

ST_3: a_2_load (71)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:37  %a_2_load = load i8* %a_2_addr, align 1

ST_3: b_0_load_2 (73)  [1/2] 1.57ns
.reset:39  %b_0_load_2 = load i8* %b_0_addr_2, align 1

ST_3: b_1_load_2 (74)  [1/2] 1.57ns
.reset:40  %b_1_load_2 = load i8* %b_1_addr_2, align 1

ST_3: b_2_load_2 (75)  [1/2] 1.57ns
.reset:41  %b_2_load_2 = load i8* %b_2_addr_2, align 1

ST_3: tmp_9 (76)  [1/1] 1.30ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:42  %tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_0_load_2, i8 %b_1_load_2, i8 %b_2_load_2, i2 %j_mid2)

ST_3: j_1 (83)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:49  %j_1 = add i2 %j_mid2, 1


 <State 4>: 8.00ns
ST_4: tmp_5 (54)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:20  %tmp_5 = sext i8 %a_0_load to i16

ST_4: tmp_6 (59)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:25  %tmp_6 = sext i8 %tmp_4 to i16

ST_4: tmp_7 (60)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:26  %tmp_7 = mul i16 %tmp_6, %tmp_5

ST_4: b_0_load_1 (64)  [1/2] 1.57ns
.reset:30  %b_0_load_1 = load i8* %b_0_addr_1, align 1

ST_4: b_1_load_1 (65)  [1/2] 1.57ns
.reset:31  %b_1_load_1 = load i8* %b_1_addr_1, align 1

ST_4: b_2_load_1 (66)  [1/2] 1.57ns
.reset:32  %b_2_load_1 = load i8* %b_2_addr_1, align 1

ST_4: tmp_8 (67)  [1/1] 1.30ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:33  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_0_load_1, i8 %b_1_load_1, i8 %b_2_load_1, i2 %j_mid2)

ST_4: tmp_5_2 (72)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:38  %tmp_5_2 = sext i8 %a_2_load to i16

ST_4: tmp_6_2 (77)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:43  %tmp_6_2 = sext i8 %tmp_9 to i16

ST_4: tmp_7_2 (78)  [1/1] 4.67ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:44  %tmp_7_2 = mul i16 %tmp_6_2, %tmp_5_2

ST_4: tmp1 (79)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:45  %tmp1 = add i16 %tmp_7_2, %tmp_7


 <State 5>: 7.36ns
ST_5: StgValue_74 (35)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)

ST_5: empty (36)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_5: tmp_mid2_cast (41)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:7  %tmp_mid2_cast = zext i2 %tmp_mid2_v to i5

ST_5: tmp (42)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:8  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_mid2_v, i2 0)

ST_5: p_shl_cast (43)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:9  %p_shl_cast = zext i4 %tmp to i5

ST_5: tmp_1 (44)  [1/1] 1.20ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:10  %tmp_1 = sub i5 %p_shl_cast, %tmp_mid2_cast

ST_5: StgValue_80 (45)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind

ST_5: tmp_3 (46)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:12  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind

ST_5: StgValue_82 (47)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:15
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: tmp_2_cast (48)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:14  %tmp_2_cast = zext i2 %j_mid2 to i5

ST_5: tmp_s (49)  [1/1] 1.20ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:15  %tmp_s = add i5 %tmp_1, %tmp_2_cast

ST_5: tmp_10_cast (50)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:16  %tmp_10_cast = sext i5 %tmp_s to i64

ST_5: res_addr (51)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:17  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_10_cast

ST_5: tmp_5_1 (63)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:29  %tmp_5_1 = sext i8 %a_1_load to i16

ST_5: tmp_6_1 (68)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:34  %tmp_6_1 = sext i8 %tmp_8 to i16

ST_5: tmp_7_1 (69)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:35  %tmp_7_1 = mul i16 %tmp_6_1, %tmp_5_1

ST_5: tmp_8_2 (80)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:46  %tmp_8_2 = add i16 %tmp_7_1, %tmp1

ST_5: StgValue_91 (81)  [1/1] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:47  store i16 %tmp_8_2, i16* %res_addr, align 2

ST_5: empty_2 (82)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:22
.reset:48  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_3) nounwind

ST_5: StgValue_93 (84)  [1/1] 0.00ns
.reset:50  br label %1


 <State 6>: 0.00ns
ST_6: StgValue_94 (86)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:24
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [27]  (1.17 ns)

 <State 2>: 4.65ns
The critical path consists of the following:
	'phi' operation ('i', ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17) with incoming values : ('tmp_mid2_v', ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17) [28]  (0 ns)
	'add' operation ('i', ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:11) [34]  (1.58 ns)
	'select' operation ('tmp_mid2_v', ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17) [39]  (1.5 ns)
	'getelementptr' operation ('a_0_addr', ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17) [52]  (0 ns)
	'load' operation ('a_0_load', ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20) on array 'a_0' [53]  (1.57 ns)

 <State 3>: 2.86ns
The critical path consists of the following:
	'load' operation ('b_0_load') on array 'b_0' [55]  (1.57 ns)
	'mux' operation ('tmp_4', ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14) [58]  (1.3 ns)

 <State 4>: 8ns
The critical path consists of the following:
	'mul' operation ('tmp_7_2', ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20) [78]  (4.67 ns)
	'add' operation ('tmp1', ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20) [79]  (3.33 ns)

 <State 5>: 7.36ns
The critical path consists of the following:
	'mul' operation ('tmp_7_1', ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20) [69]  (2.46 ns)
	'add' operation ('tmp_8_2', ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20) [80]  (3.33 ns)
	'store' operation (../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20) of variable 'tmp_8_2', ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20 on array 'res' [81]  (1.57 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
