Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 24 02:38:01 2020
| Host         : DESKTOP-RBSJL6K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.731        0.000                      0                 3345        0.091        0.000                      0                 3345        3.000        0.000                       0                   804  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.281        0.000                      0                  882        0.091        0.000                      0                  882        4.020        0.000                       0                   406  
  clkout3          53.716        0.000                      0                 2462        0.263        0.000                      0                 2462       38.750        0.000                       0                   394  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       clkout0             3.731        0.000                      0                   32        0.558        0.000                      0                   32  
clkout0       clkout3             5.189        0.000                      0                   53        0.194        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 display/V/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.120ns (26.682%)  route 3.078ns (73.318%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.695    -0.845    display/V/xy/clk100
    SLICE_X2Y128         FDRE                                         r  display/V/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  display/V/xy/x_reg[4]/Q
                         net (fo=68, routed)          1.076     0.749    display/V/xy/Q[4]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.150     0.899 r  display/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.871     1.770    display/V/xy/x[9]_i_4_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I3_O)        0.328     2.098 r  display/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.639     2.737    display/V/xy/x[9]_i_1_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.124     2.861 r  display/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.492     3.353    display/V/xy/y[9]_i_1_n_0
    SLICE_X0Y132         FDRE                                         r  display/V/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.581     8.560    display/V/xy/clk100
    SLICE_X0Y132         FDRE                                         r  display/V/xy/y_reg[6]/C
                         clock pessimism              0.576     9.136    
                         clock uncertainty           -0.074     9.062    
    SLICE_X0Y132         FDRE (Setup_fdre_C_R)       -0.429     8.633    display/V/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 display/V/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.120ns (26.682%)  route 3.078ns (73.318%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.695    -0.845    display/V/xy/clk100
    SLICE_X2Y128         FDRE                                         r  display/V/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  display/V/xy/x_reg[4]/Q
                         net (fo=68, routed)          1.076     0.749    display/V/xy/Q[4]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.150     0.899 r  display/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.871     1.770    display/V/xy/x[9]_i_4_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I3_O)        0.328     2.098 r  display/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.639     2.737    display/V/xy/x[9]_i_1_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.124     2.861 r  display/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.492     3.353    display/V/xy/y[9]_i_1_n_0
    SLICE_X0Y132         FDRE                                         r  display/V/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.581     8.560    display/V/xy/clk100
    SLICE_X0Y132         FDRE                                         r  display/V/xy/y_reg[7]/C
                         clock pessimism              0.576     9.136    
                         clock uncertainty           -0.074     9.062    
    SLICE_X0Y132         FDRE (Setup_fdre_C_R)       -0.429     8.633    display/V/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 display/V/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.120ns (26.682%)  route 3.078ns (73.318%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.695    -0.845    display/V/xy/clk100
    SLICE_X2Y128         FDRE                                         r  display/V/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  display/V/xy/x_reg[4]/Q
                         net (fo=68, routed)          1.076     0.749    display/V/xy/Q[4]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.150     0.899 r  display/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.871     1.770    display/V/xy/x[9]_i_4_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I3_O)        0.328     2.098 r  display/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.639     2.737    display/V/xy/x[9]_i_1_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.124     2.861 r  display/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.492     3.353    display/V/xy/y[9]_i_1_n_0
    SLICE_X0Y132         FDRE                                         r  display/V/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.581     8.560    display/V/xy/clk100
    SLICE_X0Y132         FDRE                                         r  display/V/xy/y_reg[8]/C
                         clock pessimism              0.576     9.136    
                         clock uncertainty           -0.074     9.062    
    SLICE_X0Y132         FDRE (Setup_fdre_C_R)       -0.429     8.633    display/V/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 display/V/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.120ns (26.682%)  route 3.078ns (73.318%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.695    -0.845    display/V/xy/clk100
    SLICE_X2Y128         FDRE                                         r  display/V/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  display/V/xy/x_reg[4]/Q
                         net (fo=68, routed)          1.076     0.749    display/V/xy/Q[4]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.150     0.899 r  display/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.871     1.770    display/V/xy/x[9]_i_4_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I3_O)        0.328     2.098 r  display/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.639     2.737    display/V/xy/x[9]_i_1_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.124     2.861 r  display/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.492     3.353    display/V/xy/y[9]_i_1_n_0
    SLICE_X0Y132         FDRE                                         r  display/V/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.581     8.560    display/V/xy/clk100
    SLICE_X0Y132         FDRE                                         r  display/V/xy/y_reg[9]/C
                         clock pessimism              0.576     9.136    
                         clock uncertainty           -0.074     9.062    
    SLICE_X0Y132         FDRE (Setup_fdre_C_R)       -0.429     8.633    display/V/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 keyb/timeout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.937ns (24.638%)  route 2.866ns (75.362%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.812    -0.728    keyb/clk100
    SLICE_X22Y154        FDRE                                         r  keyb/timeout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  keyb/timeout_reg[19]/Q
                         net (fo=2, routed)           1.140     0.869    keyb/timeout_reg[19]
    SLICE_X23Y151        LUT5 (Prop_lut5_I4_O)        0.154     1.023 r  keyb/temp_char[21]_i_1/O
                         net (fo=19, routed)          0.971     1.994    keyb/count0
    SLICE_X14Y150        LUT6 (Prop_lut6_I0_O)        0.327     2.321 r  keyb/keyb_char[29]_i_1/O
                         net (fo=5, routed)           0.755     3.075    keyb/keyb_char[29]_i_1_n_0
    SLICE_X12Y149        FDRE                                         r  keyb/keyb_char_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.509     8.488    keyb/clk100
    SLICE_X12Y149        FDRE                                         r  keyb/keyb_char_reg[20]/C
                         clock pessimism              0.488     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X12Y149        FDRE (Setup_fdre_C_R)       -0.524     8.379    keyb/keyb_char_reg[20]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 keyb/timeout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.937ns (24.638%)  route 2.866ns (75.362%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.812    -0.728    keyb/clk100
    SLICE_X22Y154        FDRE                                         r  keyb/timeout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  keyb/timeout_reg[19]/Q
                         net (fo=2, routed)           1.140     0.869    keyb/timeout_reg[19]
    SLICE_X23Y151        LUT5 (Prop_lut5_I4_O)        0.154     1.023 r  keyb/temp_char[21]_i_1/O
                         net (fo=19, routed)          0.971     1.994    keyb/count0
    SLICE_X14Y150        LUT6 (Prop_lut6_I0_O)        0.327     2.321 r  keyb/keyb_char[29]_i_1/O
                         net (fo=5, routed)           0.755     3.075    keyb/keyb_char[29]_i_1_n_0
    SLICE_X12Y149        FDRE                                         r  keyb/keyb_char_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.509     8.488    keyb/clk100
    SLICE_X12Y149        FDRE                                         r  keyb/keyb_char_reg[28]/C
                         clock pessimism              0.488     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X12Y149        FDRE (Setup_fdre_C_R)       -0.524     8.379    keyb/keyb_char_reg[28]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.952ns (22.121%)  route 3.352ns (77.879%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.812    -0.728    accel/accel/ADXL_Control/clk100
    SLICE_X22Y155        FDRE                                         r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/Q
                         net (fo=2, routed)           0.823     0.551    accel/accel/ADXL_Control/Sample_Rate_Div[16]
    SLICE_X22Y156        LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.425     1.100    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X22Y155        LUT5 (Prop_lut5_I4_O)        0.124     1.224 f  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10/O
                         net (fo=1, routed)           0.578     1.802    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10_n_0
    SLICE_X24Y152        LUT6 (Prop_lut6_I4_O)        0.124     1.926 f  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_6/O
                         net (fo=20, routed)          1.042     2.968    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_6_n_0
    SLICE_X17Y155        LUT6 (Prop_lut6_I5_O)        0.124     3.092 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.484     3.576    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X17Y154        FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.682     8.662    accel/accel/ADXL_Control/clk100
    SLICE_X17Y154        FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
                         clock pessimism              0.569     9.230    
                         clock uncertainty           -0.074     9.157    
    SLICE_X17Y154        FDRE (Setup_fdre_C_CE)      -0.205     8.952    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.952ns (22.121%)  route 3.352ns (77.879%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.812    -0.728    accel/accel/ADXL_Control/clk100
    SLICE_X22Y155        FDRE                                         r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/Q
                         net (fo=2, routed)           0.823     0.551    accel/accel/ADXL_Control/Sample_Rate_Div[16]
    SLICE_X22Y156        LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.425     1.100    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X22Y155        LUT5 (Prop_lut5_I4_O)        0.124     1.224 f  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10/O
                         net (fo=1, routed)           0.578     1.802    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10_n_0
    SLICE_X24Y152        LUT6 (Prop_lut6_I4_O)        0.124     1.926 f  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_6/O
                         net (fo=20, routed)          1.042     2.968    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_6_n_0
    SLICE_X17Y155        LUT6 (Prop_lut6_I5_O)        0.124     3.092 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.484     3.576    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X17Y154        FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.682     8.662    accel/accel/ADXL_Control/clk100
    SLICE_X17Y154        FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/C
                         clock pessimism              0.569     9.230    
                         clock uncertainty           -0.074     9.157    
    SLICE_X17Y154        FDRE (Setup_fdre_C_CE)      -0.205     8.952    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 display/V/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.120ns (27.465%)  route 2.958ns (72.535%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.695    -0.845    display/V/xy/clk100
    SLICE_X2Y128         FDRE                                         r  display/V/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  display/V/xy/x_reg[4]/Q
                         net (fo=68, routed)          1.076     0.749    display/V/xy/Q[4]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.150     0.899 r  display/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.871     1.770    display/V/xy/x[9]_i_4_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I3_O)        0.328     2.098 r  display/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.639     2.737    display/V/xy/x[9]_i_1_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.124     2.861 r  display/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.372     3.233    display/V/xy/y[9]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  display/V/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.578     8.557    display/V/xy/clk100
    SLICE_X0Y130         FDRE                                         r  display/V/xy/y_reg[1]/C
                         clock pessimism              0.576     9.133    
                         clock uncertainty           -0.074     9.059    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.429     8.630    display/V/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 display/V/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.120ns (27.465%)  route 2.958ns (72.535%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.695    -0.845    display/V/xy/clk100
    SLICE_X2Y128         FDRE                                         r  display/V/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  display/V/xy/x_reg[4]/Q
                         net (fo=68, routed)          1.076     0.749    display/V/xy/Q[4]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.150     0.899 r  display/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.871     1.770    display/V/xy/x[9]_i_4_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I3_O)        0.328     2.098 r  display/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.639     2.737    display/V/xy/x[9]_i_1_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.124     2.861 r  display/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.372     3.233    display/V/xy/y[9]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  display/V/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.578     8.557    display/V/xy/clk100
    SLICE_X0Y130         FDRE                                         r  display/V/xy/y_reg[2]/C
                         clock pessimism              0.576     9.133    
                         clock uncertainty           -0.074     9.059    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.429     8.630    display/V/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  5.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.392ns (71.429%)  route 0.157ns (28.571%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.570    -0.594    accel/accel/ADXL_Control/clk100
    SLICE_X15Y149        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.297    accel/accel/ADXL_Control/ACCEL_X_SUM_reg_n_0_[0]
    SLICE_X15Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.252 r  accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.252    accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_6_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.100 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.099    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.045 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.045    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_7
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X15Y150        FDRE (Hold_fdre_C_D)         0.105    -0.137    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.403ns (71.990%)  route 0.157ns (28.010%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.570    -0.594    accel/accel/ADXL_Control/clk100
    SLICE_X15Y149        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.297    accel/accel/ADXL_Control/ACCEL_X_SUM_reg_n_0_[0]
    SLICE_X15Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.252 r  accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.252    accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_6_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.100 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.099    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.034 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.034    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_5
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[6]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X15Y150        FDRE (Hold_fdre_C_D)         0.105    -0.137    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 keyb/temp_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.056%)  route 0.230ns (61.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.651    -0.513    keyb/clk100
    SLICE_X19Y150        FDRE                                         r  keyb/temp_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  keyb/temp_char_reg[4]/Q
                         net (fo=2, routed)           0.230    -0.142    keyb/temp_char_reg_n_0_[4]
    SLICE_X13Y149        FDRE                                         r  keyb/keyb_char_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.841    -0.832    keyb/clk100
    SLICE_X13Y149        FDRE                                         r  keyb/keyb_char_reg[12]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X13Y149        FDRE (Hold_fdre_C_D)         0.070    -0.258    keyb/keyb_char_reg[12]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_SUM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.428ns (73.188%)  route 0.157ns (26.812%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.570    -0.594    accel/accel/ADXL_Control/clk100
    SLICE_X15Y149        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.297    accel/accel/ADXL_Control/ACCEL_X_SUM_reg_n_0_[0]
    SLICE_X15Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.252 r  accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.252    accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_6_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.100 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.099    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.009 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.009    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_6
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[5]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X15Y150        FDRE (Hold_fdre_C_D)         0.105    -0.137    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[5]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_SUM_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.428ns (73.188%)  route 0.157ns (26.812%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.570    -0.594    accel/accel/ADXL_Control/clk100
    SLICE_X15Y149        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.297    accel/accel/ADXL_Control/ACCEL_X_SUM_reg_n_0_[0]
    SLICE_X15Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.252 r  accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.252    accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_6_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.100 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.099    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.009 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.009    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_4
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[7]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X15Y150        FDRE (Hold_fdre_C_D)         0.105    -0.137    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[7]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.431ns (73.325%)  route 0.157ns (26.675%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.570    -0.594    accel/accel/ADXL_Control/clk100
    SLICE_X15Y149        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.297    accel/accel/ADXL_Control/ACCEL_X_SUM_reg_n_0_[0]
    SLICE_X15Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.252 r  accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.252    accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_6_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.100 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.099    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.060 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_0
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.006 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.006    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1_n_7
    SLICE_X15Y151        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X15Y151        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.105    -0.137    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.651    -0.513    accel/accel/ADXL_Control/clk100
    SLICE_X17Y152        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  accel/accel/ADXL_Control/Data_Reg_reg[5][7]/Q
                         net (fo=3, routed)           0.068    -0.304    accel/accel/ADXL_Control/Data_Reg_reg[5]_4[7]
    SLICE_X17Y152        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X17Y152        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][7]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X17Y152        FDRE (Hold_fdre_C_D)         0.078    -0.435    accel/accel/ADXL_Control/Data_Reg_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.651    -0.513    accel/accel/ADXL_Control/clk100
    SLICE_X17Y152        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  accel/accel/ADXL_Control/Data_Reg_reg[5][6]/Q
                         net (fo=3, routed)           0.068    -0.304    accel/accel/ADXL_Control/Data_Reg_reg[5]_4[6]
    SLICE_X17Y152        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X17Y152        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][6]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X17Y152        FDRE (Hold_fdre_C_D)         0.076    -0.437    accel/accel/ADXL_Control/Data_Reg_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 keyb/temp_char_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.913%)  route 0.210ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.651    -0.513    keyb/clk100
    SLICE_X19Y150        FDRE                                         r  keyb/temp_char_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  keyb/temp_char_reg[21]/Q
                         net (fo=1, routed)           0.210    -0.175    keyb/temp_char_reg_n_0_[21]
    SLICE_X13Y149        FDRE                                         r  keyb/keyb_char_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.841    -0.832    keyb/clk100
    SLICE_X13Y149        FDRE                                         r  keyb/keyb_char_reg[29]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X13Y149        FDRE (Hold_fdre_C_D)         0.016    -0.312    keyb/keyb_char_reg[29]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.651    -0.513    accel/accel/ADXL_Control/clk100
    SLICE_X17Y152        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  accel/accel/ADXL_Control/Data_Reg_reg[5][5]/Q
                         net (fo=3, routed)           0.068    -0.304    accel/accel/ADXL_Control/Data_Reg_reg[5]_4[5]
    SLICE_X17Y152        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X17Y152        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][5]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X17Y152        FDRE (Hold_fdre_C_D)         0.071    -0.442    accel/accel/ADXL_Control/Data_Reg_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clkdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y157    accel/accel/ADXL_Control/Cmd_Reg_reg[1][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y158    accel/accel/ADXL_Control/Cmd_Reg_reg[1][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y155    accel/accel/ADXL_Control/Cmd_Reg_reg[2][0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X20Y156    accel/accel/ADXL_Control/Cmd_Reg_reg[2][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X23Y156    accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X23Y156    accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y156    accel/accel/ADXL_Control/Cmd_Reg_reg[2][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y152    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y152    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y153    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y153    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y153    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y153    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y153    accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y153    accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y152    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y152    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y153    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y153    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y153    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y153    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y153    accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y153    accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y152    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y152    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y152    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y153    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       53.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.716ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.884ns  (logic 3.325ns (12.846%)  route 22.559ns (87.154%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT5=7 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.706    -0.834    mips/dp/clk12
    SLICE_X7Y139         FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  mips/dp/pc_reg[7]/Q
                         net (fo=182, routed)         2.741     2.326    imem/pc[5]
    SLICE_X13Y132        LUT6 (Prop_lut6_I1_O)        0.299     2.625 f  imem/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=2, routed)           0.682     3.307    imem/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I2_O)        0.124     3.431 f  imem/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=40, routed)          2.027     5.457    mips/dp/ALU/L/instr[25]
    SLICE_X13Y144        LUT5 (Prop_lut5_I3_O)        0.124     5.581 r  mips/dp/ALU/L/pc[31]_i_6/O
                         net (fo=64, routed)          2.736     8.317    mips/dp/ALU_n_60
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.124     8.441 r  mips/dp/R3_carry_i_9/O
                         net (fo=87, routed)          2.785    11.226    mips/dp/R3_carry_i_9_n_0
    SLICE_X4Y152         LUT2 (Prop_lut2_I1_O)        0.150    11.376 f  mips/dp/mem_reg_0_127_0_0_i_94/O
                         net (fo=31, routed)          1.381    12.757    mips/dp/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.326    13.083 f  mips/dp/mem_reg_0_127_0_0_i_126/O
                         net (fo=3, routed)           0.480    13.563    mips/dp/mem_reg_0_127_0_0_i_126_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I2_O)        0.124    13.687 f  mips/dp/mem_reg_0_127_0_0_i_106/O
                         net (fo=2, routed)           0.445    14.132    mips/dp/mem_reg_0_127_0_0_i_106_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I4_O)        0.124    14.256 f  mips/dp/mem_reg_0_127_0_0_i_82/O
                         net (fo=2, routed)           1.170    15.426    mips/dp/mem_reg_0_127_0_0_i_82_n_0
    SLICE_X1Y141         LUT3 (Prop_lut3_I0_O)        0.150    15.576 f  mips/dp/mem_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.805    16.381    mips/dp/ALU/L/mem_reg_0_127_31_31_2
    SLICE_X1Y143         LUT5 (Prop_lut5_I2_O)        0.326    16.707 r  mips/dp/ALU/L/mem_reg_0_127_0_0_i_6/O
                         net (fo=246, routed)         2.832    19.539    memIO/smem/mem_reg_128_255_1_1/A3
    SLICE_X10Y128        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    19.663 r  memIO/smem/mem_reg_128_255_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    19.663    memIO/smem/mem_reg_128_255_1_1/SPO0
    SLICE_X10Y128        MUXF7 (Prop_muxf7_I0_O)      0.241    19.904 r  memIO/smem/mem_reg_128_255_1_1/F7.SP/O
                         net (fo=1, routed)           0.870    20.774    memIO/smem/mem_reg_128_255_1_1_n_1
    SLICE_X9Y131         LUT6 (Prop_lut6_I3_O)        0.298    21.072 r  memIO/smem/rf_reg_r1_0_31_0_5_i_155/O
                         net (fo=1, routed)           1.248    22.320    memIO/smem/rf_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I4_O)        0.124    22.444 r  memIO/smem/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.983    23.427    mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_2_2[0]
    SLICE_X13Y144        LUT6 (Prop_lut6_I3_O)        0.124    23.551 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.891    24.442    mips/dp/ALU/L/mem_readdata[1]
    SLICE_X7Y138         LUT5 (Prop_lut5_I2_O)        0.124    24.566 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.484    25.050    dp/RF/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.587    78.566    dp/RF/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.560    79.126    
                         clock uncertainty           -0.102    79.024    
    SLICE_X2Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.766    dp/RF/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.766    
                         arrival time                         -25.050    
  -------------------------------------------------------------------
                         slack                                 53.716    

Slack (MET) :             53.742ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.973ns  (logic 3.428ns (13.198%)  route 22.545ns (86.802%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 78.564 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.706    -0.834    mips/dp/clk12
    SLICE_X7Y139         FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  mips/dp/pc_reg[7]/Q
                         net (fo=182, routed)         2.741     2.326    imem/pc[5]
    SLICE_X13Y132        LUT6 (Prop_lut6_I1_O)        0.299     2.625 f  imem/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=2, routed)           0.682     3.307    imem/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I2_O)        0.124     3.431 f  imem/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=40, routed)          2.027     5.457    mips/dp/ALU/L/instr[25]
    SLICE_X13Y144        LUT5 (Prop_lut5_I3_O)        0.124     5.581 r  mips/dp/ALU/L/pc[31]_i_6/O
                         net (fo=64, routed)          2.736     8.317    mips/dp/ALU_n_60
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.124     8.441 r  mips/dp/R3_carry_i_9/O
                         net (fo=87, routed)          2.785    11.226    mips/dp/R3_carry_i_9_n_0
    SLICE_X4Y152         LUT2 (Prop_lut2_I1_O)        0.150    11.376 f  mips/dp/mem_reg_0_127_0_0_i_94/O
                         net (fo=31, routed)          1.217    12.593    mips/dp/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X2Y142         LUT5 (Prop_lut5_I4_O)        0.326    12.919 r  mips/dp/mem_reg_0_127_0_0_i_118/O
                         net (fo=4, routed)           0.648    13.567    mips/dp/mem_reg_0_127_0_0_i_118_n_0
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.124    13.691 f  mips/dp/mem_reg_0_127_0_0_i_107/O
                         net (fo=2, routed)           0.806    14.496    mips/dp/mem_reg_0_127_0_0_i_107_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I5_O)        0.124    14.620 f  mips/dp/mem_reg_0_127_0_0_i_70/O
                         net (fo=2, routed)           0.952    15.573    mips/dp/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X2Y150         LUT3 (Prop_lut3_I0_O)        0.124    15.697 f  mips/dp/mem_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000    15.697    mips/dp/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X2Y150         MUXF7 (Prop_muxf7_I0_O)      0.209    15.906 f  mips/dp/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           1.021    16.926    mips/dp/ALU/L/mem_reg_0_127_31_31_7
    SLICE_X2Y145         LUT5 (Prop_lut5_I3_O)        0.297    17.223 r  mips/dp/ALU/L/mem_reg_0_127_0_0_i_3/O
                         net (fo=238, routed)         2.772    19.995    memIO/smem/mem_reg_896_1023_0_0/A6
    SLICE_X6Y127         MUXF7 (Prop_muxf7_S_O)       0.314    20.309 r  memIO/smem/mem_reg_896_1023_0_0/F7.SP/O
                         net (fo=1, routed)           0.692    21.001    memIO/smem/mem_reg_896_1023_0_0_n_1
    SLICE_X7Y131         LUT6 (Prop_lut6_I0_O)        0.298    21.299 r  memIO/smem/rf_reg_r1_0_31_0_5_i_161/O
                         net (fo=1, routed)           0.802    22.101    memIO/smem/rf_reg_r1_0_31_0_5_i_161_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I2_O)        0.124    22.225 r  memIO/smem/rf_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           1.466    23.691    memIO/dmem/dout1[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I3_O)        0.124    23.815 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.723    24.538    mips/dp/dp/RF/rf_reg_r2_0_31_24_29[0]
    SLICE_X5Y139         LUT5 (Prop_lut5_I2_O)        0.124    24.662 r  mips/dp/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.477    25.139    dp/RF/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X6Y139         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.585    78.564    dp/RF/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y139         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.580    79.144    
                         clock uncertainty           -0.102    79.042    
    SLICE_X6Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.881    dp/RF/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.881    
                         arrival time                         -25.139    
  -------------------------------------------------------------------
                         slack                                 53.742    

Slack (MET) :             53.802ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.056ns  (logic 3.436ns (13.187%)  route 22.620ns (86.813%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 78.487 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.706    -0.834    mips/dp/clk12
    SLICE_X7Y139         FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  mips/dp/pc_reg[7]/Q
                         net (fo=182, routed)         2.741     2.326    imem/pc[5]
    SLICE_X13Y132        LUT6 (Prop_lut6_I1_O)        0.299     2.625 f  imem/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=2, routed)           0.682     3.307    imem/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I2_O)        0.124     3.431 f  imem/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=40, routed)          2.027     5.457    mips/dp/ALU/L/instr[25]
    SLICE_X13Y144        LUT5 (Prop_lut5_I3_O)        0.124     5.581 r  mips/dp/ALU/L/pc[31]_i_6/O
                         net (fo=64, routed)          2.736     8.317    mips/dp/ALU_n_60
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.124     8.441 r  mips/dp/R3_carry_i_9/O
                         net (fo=87, routed)          2.785    11.226    mips/dp/R3_carry_i_9_n_0
    SLICE_X4Y152         LUT2 (Prop_lut2_I1_O)        0.150    11.376 f  mips/dp/mem_reg_0_127_0_0_i_94/O
                         net (fo=31, routed)          1.217    12.593    mips/dp/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X2Y142         LUT5 (Prop_lut5_I4_O)        0.326    12.919 r  mips/dp/mem_reg_0_127_0_0_i_118/O
                         net (fo=4, routed)           0.648    13.567    mips/dp/mem_reg_0_127_0_0_i_118_n_0
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.124    13.691 f  mips/dp/mem_reg_0_127_0_0_i_107/O
                         net (fo=2, routed)           0.806    14.496    mips/dp/mem_reg_0_127_0_0_i_107_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I5_O)        0.124    14.620 f  mips/dp/mem_reg_0_127_0_0_i_70/O
                         net (fo=2, routed)           0.952    15.573    mips/dp/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X2Y150         LUT3 (Prop_lut3_I0_O)        0.124    15.697 f  mips/dp/mem_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000    15.697    mips/dp/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X2Y150         MUXF7 (Prop_muxf7_I0_O)      0.209    15.906 f  mips/dp/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           1.021    16.926    mips/dp/ALU/L/mem_reg_0_127_31_31_7
    SLICE_X2Y145         LUT5 (Prop_lut5_I3_O)        0.297    17.223 r  mips/dp/ALU/L/mem_reg_0_127_0_0_i_3/O
                         net (fo=238, routed)         0.929    18.152    mips/dp/ALU/L/mem_reg_0_127_0_0_i_20_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I5_O)        0.124    18.276 r  mips/dp/ALU/L/pc[31]_i_17/O
                         net (fo=1, routed)           0.499    18.775    mips/dp/ALU/L/pc[31]_i_17_n_0
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124    18.899 r  mips/dp/ALU/L/pc[31]_i_16/O
                         net (fo=1, routed)           0.579    19.478    mips/dp/ALU/L/pc[31]_i_16_n_0
    SLICE_X5Y142         LUT4 (Prop_lut4_I2_O)        0.124    19.602 r  mips/dp/ALU/L/pc[31]_i_15/O
                         net (fo=1, routed)           1.105    20.707    mips/dp/ALU/L/pc[31]_i_15_n_0
    SLICE_X8Y147         LUT6 (Prop_lut6_I3_O)        0.124    20.831 r  mips/dp/ALU/L/pc[31]_i_14/O
                         net (fo=1, routed)           0.422    21.252    mips/dp/ALU/L/pc[31]_i_14_n_0
    SLICE_X10Y148        LUT6 (Prop_lut6_I3_O)        0.124    21.376 r  mips/dp/ALU/L/pc[31]_i_13/O
                         net (fo=1, routed)           0.415    21.791    mips/dp/ALU/L/pc[31]_i_13_n_0
    SLICE_X9Y148         LUT6 (Prop_lut6_I4_O)        0.124    21.915 r  mips/dp/ALU/L/pc[31]_i_9/O
                         net (fo=1, routed)           1.124    23.040    mips/dp/ALU/L/pc[31]_i_9_n_0
    SLICE_X4Y141         LUT6 (Prop_lut6_I4_O)        0.124    23.164 r  mips/dp/ALU/L/pc[31]_i_4/O
                         net (fo=31, routed)          1.935    25.098    mips/dp/ALU/L/pc[31]_i_4_n_0
    SLICE_X12Y143        LUT6 (Prop_lut6_I2_O)        0.124    25.222 r  mips/dp/ALU/L/pc[24]_i_1/O
                         net (fo=1, routed)           0.000    25.222    mips/dp/p_1_in[24]
    SLICE_X12Y143        FDRE                                         r  mips/dp/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.508    78.487    mips/dp/clk12
    SLICE_X12Y143        FDRE                                         r  mips/dp/pc_reg[24]/C
                         clock pessimism              0.560    79.047    
                         clock uncertainty           -0.102    78.945    
    SLICE_X12Y143        FDRE (Setup_fdre_C_D)        0.079    79.024    mips/dp/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         79.024    
                         arrival time                         -25.222    
  -------------------------------------------------------------------
                         slack                                 53.802    

Slack (MET) :             53.827ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.791ns  (logic 3.325ns (12.892%)  route 22.466ns (87.108%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT5=7 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 78.564 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.706    -0.834    mips/dp/clk12
    SLICE_X7Y139         FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  mips/dp/pc_reg[7]/Q
                         net (fo=182, routed)         2.741     2.326    imem/pc[5]
    SLICE_X13Y132        LUT6 (Prop_lut6_I1_O)        0.299     2.625 f  imem/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=2, routed)           0.682     3.307    imem/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I2_O)        0.124     3.431 f  imem/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=40, routed)          2.027     5.457    mips/dp/ALU/L/instr[25]
    SLICE_X13Y144        LUT5 (Prop_lut5_I3_O)        0.124     5.581 r  mips/dp/ALU/L/pc[31]_i_6/O
                         net (fo=64, routed)          2.736     8.317    mips/dp/ALU_n_60
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.124     8.441 r  mips/dp/R3_carry_i_9/O
                         net (fo=87, routed)          2.785    11.226    mips/dp/R3_carry_i_9_n_0
    SLICE_X4Y152         LUT2 (Prop_lut2_I1_O)        0.150    11.376 f  mips/dp/mem_reg_0_127_0_0_i_94/O
                         net (fo=31, routed)          1.381    12.757    mips/dp/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.326    13.083 f  mips/dp/mem_reg_0_127_0_0_i_126/O
                         net (fo=3, routed)           0.480    13.563    mips/dp/mem_reg_0_127_0_0_i_126_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I2_O)        0.124    13.687 f  mips/dp/mem_reg_0_127_0_0_i_106/O
                         net (fo=2, routed)           0.445    14.132    mips/dp/mem_reg_0_127_0_0_i_106_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I4_O)        0.124    14.256 f  mips/dp/mem_reg_0_127_0_0_i_82/O
                         net (fo=2, routed)           1.170    15.426    mips/dp/mem_reg_0_127_0_0_i_82_n_0
    SLICE_X1Y141         LUT3 (Prop_lut3_I0_O)        0.150    15.576 f  mips/dp/mem_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.805    16.381    mips/dp/ALU/L/mem_reg_0_127_31_31_2
    SLICE_X1Y143         LUT5 (Prop_lut5_I2_O)        0.326    16.707 r  mips/dp/ALU/L/mem_reg_0_127_0_0_i_6/O
                         net (fo=246, routed)         2.832    19.539    memIO/smem/mem_reg_128_255_1_1/A3
    SLICE_X10Y128        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    19.663 r  memIO/smem/mem_reg_128_255_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    19.663    memIO/smem/mem_reg_128_255_1_1/SPO0
    SLICE_X10Y128        MUXF7 (Prop_muxf7_I0_O)      0.241    19.904 r  memIO/smem/mem_reg_128_255_1_1/F7.SP/O
                         net (fo=1, routed)           0.870    20.774    memIO/smem/mem_reg_128_255_1_1_n_1
    SLICE_X9Y131         LUT6 (Prop_lut6_I3_O)        0.298    21.072 r  memIO/smem/rf_reg_r1_0_31_0_5_i_155/O
                         net (fo=1, routed)           1.248    22.320    memIO/smem/rf_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I4_O)        0.124    22.444 r  memIO/smem/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.983    23.427    mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_2_2[0]
    SLICE_X13Y144        LUT6 (Prop_lut6_I3_O)        0.124    23.551 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.891    24.442    mips/dp/ALU/L/mem_readdata[1]
    SLICE_X7Y138         LUT5 (Prop_lut5_I2_O)        0.124    24.566 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.391    24.957    dp/RF/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X6Y139         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.585    78.564    dp/RF/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y139         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.580    79.144    
                         clock uncertainty           -0.102    79.042    
    SLICE_X6Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.784    dp/RF/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.784    
                         arrival time                         -24.957    
  -------------------------------------------------------------------
                         slack                                 53.827    

Slack (MET) :             53.836ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.861ns  (logic 3.428ns (13.255%)  route 22.433ns (86.745%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.706    -0.834    mips/dp/clk12
    SLICE_X7Y139         FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  mips/dp/pc_reg[7]/Q
                         net (fo=182, routed)         2.741     2.326    imem/pc[5]
    SLICE_X13Y132        LUT6 (Prop_lut6_I1_O)        0.299     2.625 f  imem/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=2, routed)           0.682     3.307    imem/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I2_O)        0.124     3.431 f  imem/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=40, routed)          2.027     5.457    mips/dp/ALU/L/instr[25]
    SLICE_X13Y144        LUT5 (Prop_lut5_I3_O)        0.124     5.581 r  mips/dp/ALU/L/pc[31]_i_6/O
                         net (fo=64, routed)          2.736     8.317    mips/dp/ALU_n_60
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.124     8.441 r  mips/dp/R3_carry_i_9/O
                         net (fo=87, routed)          2.785    11.226    mips/dp/R3_carry_i_9_n_0
    SLICE_X4Y152         LUT2 (Prop_lut2_I1_O)        0.150    11.376 f  mips/dp/mem_reg_0_127_0_0_i_94/O
                         net (fo=31, routed)          1.217    12.593    mips/dp/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X2Y142         LUT5 (Prop_lut5_I4_O)        0.326    12.919 r  mips/dp/mem_reg_0_127_0_0_i_118/O
                         net (fo=4, routed)           0.648    13.567    mips/dp/mem_reg_0_127_0_0_i_118_n_0
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.124    13.691 f  mips/dp/mem_reg_0_127_0_0_i_107/O
                         net (fo=2, routed)           0.806    14.496    mips/dp/mem_reg_0_127_0_0_i_107_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I5_O)        0.124    14.620 f  mips/dp/mem_reg_0_127_0_0_i_70/O
                         net (fo=2, routed)           0.952    15.573    mips/dp/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X2Y150         LUT3 (Prop_lut3_I0_O)        0.124    15.697 f  mips/dp/mem_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000    15.697    mips/dp/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X2Y150         MUXF7 (Prop_muxf7_I0_O)      0.209    15.906 f  mips/dp/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           1.021    16.926    mips/dp/ALU/L/mem_reg_0_127_31_31_7
    SLICE_X2Y145         LUT5 (Prop_lut5_I3_O)        0.297    17.223 r  mips/dp/ALU/L/mem_reg_0_127_0_0_i_3/O
                         net (fo=238, routed)         2.772    19.995    memIO/smem/mem_reg_896_1023_0_0/A6
    SLICE_X6Y127         MUXF7 (Prop_muxf7_S_O)       0.314    20.309 r  memIO/smem/mem_reg_896_1023_0_0/F7.SP/O
                         net (fo=1, routed)           0.692    21.001    memIO/smem/mem_reg_896_1023_0_0_n_1
    SLICE_X7Y131         LUT6 (Prop_lut6_I0_O)        0.298    21.299 r  memIO/smem/rf_reg_r1_0_31_0_5_i_161/O
                         net (fo=1, routed)           0.802    22.101    memIO/smem/rf_reg_r1_0_31_0_5_i_161_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I2_O)        0.124    22.225 r  memIO/smem/rf_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           1.466    23.691    memIO/dmem/dout1[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I3_O)        0.124    23.815 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.723    24.538    mips/dp/dp/RF/rf_reg_r2_0_31_24_29[0]
    SLICE_X5Y139         LUT5 (Prop_lut5_I2_O)        0.124    24.662 r  mips/dp/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.365    25.027    dp/RF/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.587    78.566    dp/RF/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.560    79.126    
                         clock uncertainty           -0.102    79.024    
    SLICE_X2Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.863    dp/RF/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.863    
                         arrival time                         -25.027    
  -------------------------------------------------------------------
                         slack                                 53.836    

Slack (MET) :             53.903ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.770ns  (logic 3.428ns (13.302%)  route 22.342ns (86.698%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.706    -0.834    mips/dp/clk12
    SLICE_X7Y139         FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  mips/dp/pc_reg[7]/Q
                         net (fo=182, routed)         2.741     2.326    imem/pc[5]
    SLICE_X13Y132        LUT6 (Prop_lut6_I1_O)        0.299     2.625 f  imem/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=2, routed)           0.682     3.307    imem/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I2_O)        0.124     3.431 f  imem/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=40, routed)          2.027     5.457    mips/dp/ALU/L/instr[25]
    SLICE_X13Y144        LUT5 (Prop_lut5_I3_O)        0.124     5.581 r  mips/dp/ALU/L/pc[31]_i_6/O
                         net (fo=64, routed)          2.736     8.317    mips/dp/ALU_n_60
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.124     8.441 r  mips/dp/R3_carry_i_9/O
                         net (fo=87, routed)          2.785    11.226    mips/dp/R3_carry_i_9_n_0
    SLICE_X4Y152         LUT2 (Prop_lut2_I1_O)        0.150    11.376 f  mips/dp/mem_reg_0_127_0_0_i_94/O
                         net (fo=31, routed)          1.217    12.593    mips/dp/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X2Y142         LUT5 (Prop_lut5_I4_O)        0.326    12.919 r  mips/dp/mem_reg_0_127_0_0_i_118/O
                         net (fo=4, routed)           0.648    13.567    mips/dp/mem_reg_0_127_0_0_i_118_n_0
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.124    13.691 f  mips/dp/mem_reg_0_127_0_0_i_107/O
                         net (fo=2, routed)           0.806    14.496    mips/dp/mem_reg_0_127_0_0_i_107_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I5_O)        0.124    14.620 f  mips/dp/mem_reg_0_127_0_0_i_70/O
                         net (fo=2, routed)           0.952    15.573    mips/dp/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X2Y150         LUT3 (Prop_lut3_I0_O)        0.124    15.697 f  mips/dp/mem_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000    15.697    mips/dp/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X2Y150         MUXF7 (Prop_muxf7_I0_O)      0.209    15.906 f  mips/dp/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           1.021    16.926    mips/dp/ALU/L/mem_reg_0_127_31_31_7
    SLICE_X2Y145         LUT5 (Prop_lut5_I3_O)        0.297    17.223 r  mips/dp/ALU/L/mem_reg_0_127_0_0_i_3/O
                         net (fo=238, routed)         2.758    19.981    memIO/smem/mem_reg_896_1023_2_2/A6
    SLICE_X6Y128         MUXF7 (Prop_muxf7_S_O)       0.314    20.295 r  memIO/smem/mem_reg_896_1023_2_2/F7.SP/O
                         net (fo=1, routed)           0.863    21.157    memIO/smem/mem_reg_896_1023_2_2_n_1
    SLICE_X7Y131         LUT6 (Prop_lut6_I0_O)        0.298    21.455 r  memIO/smem/rf_reg_r1_0_31_0_5_i_169/O
                         net (fo=1, routed)           0.404    21.859    mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_31_0
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.124    21.983 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           1.373    23.356    mips/dp/ALU/L/memIO/dout1[2]
    SLICE_X13Y138        LUT6 (Prop_lut6_I3_O)        0.124    23.480 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.602    24.082    mips/dp/ALU/L/mem_readdata[2]
    SLICE_X9Y137         LUT5 (Prop_lut5_I2_O)        0.124    24.206 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.730    24.936    dp/RF/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.587    78.566    dp/RF/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.560    79.126    
                         clock uncertainty           -0.102    79.024    
    SLICE_X2Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.839    dp/RF/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.839    
                         arrival time                         -24.936    
  -------------------------------------------------------------------
                         slack                                 53.903    

Slack (MET) :             54.073ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.618ns  (logic 3.428ns (13.381%)  route 22.190ns (86.619%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 78.564 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.706    -0.834    mips/dp/clk12
    SLICE_X7Y139         FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  mips/dp/pc_reg[7]/Q
                         net (fo=182, routed)         2.741     2.326    imem/pc[5]
    SLICE_X13Y132        LUT6 (Prop_lut6_I1_O)        0.299     2.625 f  imem/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=2, routed)           0.682     3.307    imem/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I2_O)        0.124     3.431 f  imem/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=40, routed)          2.027     5.457    mips/dp/ALU/L/instr[25]
    SLICE_X13Y144        LUT5 (Prop_lut5_I3_O)        0.124     5.581 r  mips/dp/ALU/L/pc[31]_i_6/O
                         net (fo=64, routed)          2.736     8.317    mips/dp/ALU_n_60
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.124     8.441 r  mips/dp/R3_carry_i_9/O
                         net (fo=87, routed)          2.785    11.226    mips/dp/R3_carry_i_9_n_0
    SLICE_X4Y152         LUT2 (Prop_lut2_I1_O)        0.150    11.376 f  mips/dp/mem_reg_0_127_0_0_i_94/O
                         net (fo=31, routed)          1.217    12.593    mips/dp/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X2Y142         LUT5 (Prop_lut5_I4_O)        0.326    12.919 r  mips/dp/mem_reg_0_127_0_0_i_118/O
                         net (fo=4, routed)           0.648    13.567    mips/dp/mem_reg_0_127_0_0_i_118_n_0
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.124    13.691 f  mips/dp/mem_reg_0_127_0_0_i_107/O
                         net (fo=2, routed)           0.806    14.496    mips/dp/mem_reg_0_127_0_0_i_107_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I5_O)        0.124    14.620 f  mips/dp/mem_reg_0_127_0_0_i_70/O
                         net (fo=2, routed)           0.952    15.573    mips/dp/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X2Y150         LUT3 (Prop_lut3_I0_O)        0.124    15.697 f  mips/dp/mem_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000    15.697    mips/dp/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X2Y150         MUXF7 (Prop_muxf7_I0_O)      0.209    15.906 f  mips/dp/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           1.021    16.926    mips/dp/ALU/L/mem_reg_0_127_31_31_7
    SLICE_X2Y145         LUT5 (Prop_lut5_I3_O)        0.297    17.223 r  mips/dp/ALU/L/mem_reg_0_127_0_0_i_3/O
                         net (fo=238, routed)         2.758    19.981    memIO/smem/mem_reg_896_1023_2_2/A6
    SLICE_X6Y128         MUXF7 (Prop_muxf7_S_O)       0.314    20.295 r  memIO/smem/mem_reg_896_1023_2_2/F7.SP/O
                         net (fo=1, routed)           0.863    21.157    memIO/smem/mem_reg_896_1023_2_2_n_1
    SLICE_X7Y131         LUT6 (Prop_lut6_I0_O)        0.298    21.455 r  memIO/smem/rf_reg_r1_0_31_0_5_i_169/O
                         net (fo=1, routed)           0.404    21.859    mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_31_0
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.124    21.983 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           1.373    23.356    mips/dp/ALU/L/memIO/dout1[2]
    SLICE_X13Y138        LUT6 (Prop_lut6_I3_O)        0.124    23.480 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.602    24.082    mips/dp/ALU/L/mem_readdata[2]
    SLICE_X9Y137         LUT5 (Prop_lut5_I2_O)        0.124    24.206 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.578    24.784    dp/RF/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X6Y139         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.585    78.564    dp/RF/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y139         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.580    79.144    
                         clock uncertainty           -0.102    79.042    
    SLICE_X6Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.857    dp/RF/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.857    
                         arrival time                         -24.784    
  -------------------------------------------------------------------
                         slack                                 54.073    

Slack (MET) :             54.076ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.731ns  (logic 3.436ns (13.353%)  route 22.295ns (86.647%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 78.487 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.706    -0.834    mips/dp/clk12
    SLICE_X7Y139         FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  mips/dp/pc_reg[7]/Q
                         net (fo=182, routed)         2.741     2.326    imem/pc[5]
    SLICE_X13Y132        LUT6 (Prop_lut6_I1_O)        0.299     2.625 f  imem/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=2, routed)           0.682     3.307    imem/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I2_O)        0.124     3.431 f  imem/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=40, routed)          2.027     5.457    mips/dp/ALU/L/instr[25]
    SLICE_X13Y144        LUT5 (Prop_lut5_I3_O)        0.124     5.581 r  mips/dp/ALU/L/pc[31]_i_6/O
                         net (fo=64, routed)          2.736     8.317    mips/dp/ALU_n_60
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.124     8.441 r  mips/dp/R3_carry_i_9/O
                         net (fo=87, routed)          2.785    11.226    mips/dp/R3_carry_i_9_n_0
    SLICE_X4Y152         LUT2 (Prop_lut2_I1_O)        0.150    11.376 f  mips/dp/mem_reg_0_127_0_0_i_94/O
                         net (fo=31, routed)          1.217    12.593    mips/dp/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X2Y142         LUT5 (Prop_lut5_I4_O)        0.326    12.919 r  mips/dp/mem_reg_0_127_0_0_i_118/O
                         net (fo=4, routed)           0.648    13.567    mips/dp/mem_reg_0_127_0_0_i_118_n_0
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.124    13.691 f  mips/dp/mem_reg_0_127_0_0_i_107/O
                         net (fo=2, routed)           0.806    14.496    mips/dp/mem_reg_0_127_0_0_i_107_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I5_O)        0.124    14.620 f  mips/dp/mem_reg_0_127_0_0_i_70/O
                         net (fo=2, routed)           0.952    15.573    mips/dp/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X2Y150         LUT3 (Prop_lut3_I0_O)        0.124    15.697 f  mips/dp/mem_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000    15.697    mips/dp/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X2Y150         MUXF7 (Prop_muxf7_I0_O)      0.209    15.906 f  mips/dp/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           1.021    16.926    mips/dp/ALU/L/mem_reg_0_127_31_31_7
    SLICE_X2Y145         LUT5 (Prop_lut5_I3_O)        0.297    17.223 r  mips/dp/ALU/L/mem_reg_0_127_0_0_i_3/O
                         net (fo=238, routed)         0.929    18.152    mips/dp/ALU/L/mem_reg_0_127_0_0_i_20_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I5_O)        0.124    18.276 r  mips/dp/ALU/L/pc[31]_i_17/O
                         net (fo=1, routed)           0.499    18.775    mips/dp/ALU/L/pc[31]_i_17_n_0
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124    18.899 r  mips/dp/ALU/L/pc[31]_i_16/O
                         net (fo=1, routed)           0.579    19.478    mips/dp/ALU/L/pc[31]_i_16_n_0
    SLICE_X5Y142         LUT4 (Prop_lut4_I2_O)        0.124    19.602 r  mips/dp/ALU/L/pc[31]_i_15/O
                         net (fo=1, routed)           1.105    20.707    mips/dp/ALU/L/pc[31]_i_15_n_0
    SLICE_X8Y147         LUT6 (Prop_lut6_I3_O)        0.124    20.831 r  mips/dp/ALU/L/pc[31]_i_14/O
                         net (fo=1, routed)           0.422    21.252    mips/dp/ALU/L/pc[31]_i_14_n_0
    SLICE_X10Y148        LUT6 (Prop_lut6_I3_O)        0.124    21.376 r  mips/dp/ALU/L/pc[31]_i_13/O
                         net (fo=1, routed)           0.415    21.791    mips/dp/ALU/L/pc[31]_i_13_n_0
    SLICE_X9Y148         LUT6 (Prop_lut6_I4_O)        0.124    21.915 r  mips/dp/ALU/L/pc[31]_i_9/O
                         net (fo=1, routed)           1.124    23.040    mips/dp/ALU/L/pc[31]_i_9_n_0
    SLICE_X4Y141         LUT6 (Prop_lut6_I4_O)        0.124    23.164 r  mips/dp/ALU/L/pc[31]_i_4/O
                         net (fo=31, routed)          1.610    24.773    mips/dp/ALU/L/pc[31]_i_4_n_0
    SLICE_X9Y146         LUT6 (Prop_lut6_I2_O)        0.124    24.897 r  mips/dp/ALU/L/pc[21]_i_1/O
                         net (fo=1, routed)           0.000    24.897    mips/dp/p_1_in[21]
    SLICE_X9Y146         FDRE                                         r  mips/dp/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.508    78.487    mips/dp/clk12
    SLICE_X9Y146         FDRE                                         r  mips/dp/pc_reg[21]/C
                         clock pessimism              0.560    79.047    
                         clock uncertainty           -0.102    78.945    
    SLICE_X9Y146         FDRE (Setup_fdre_C_D)        0.029    78.974    mips/dp/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         78.974    
                         arrival time                         -24.897    
  -------------------------------------------------------------------
                         slack                                 54.076    

Slack (MET) :             54.106ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.583ns  (logic 2.682ns (10.483%)  route 22.901ns (89.517%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 78.565 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.706    -0.834    mips/dp/clk12
    SLICE_X7Y139         FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  mips/dp/pc_reg[7]/Q
                         net (fo=182, routed)         2.741     2.326    imem/pc[5]
    SLICE_X13Y132        LUT6 (Prop_lut6_I1_O)        0.299     2.625 f  imem/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=2, routed)           0.682     3.307    imem/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I2_O)        0.124     3.431 f  imem/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=40, routed)          2.027     5.457    mips/dp/ALU/L/instr[25]
    SLICE_X13Y144        LUT5 (Prop_lut5_I3_O)        0.124     5.581 r  mips/dp/ALU/L/pc[31]_i_6/O
                         net (fo=64, routed)          2.736     8.317    mips/dp/ALU_n_60
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.124     8.441 r  mips/dp/R3_carry_i_9/O
                         net (fo=87, routed)          2.785    11.226    mips/dp/R3_carry_i_9_n_0
    SLICE_X4Y152         LUT2 (Prop_lut2_I1_O)        0.150    11.376 f  mips/dp/mem_reg_0_127_0_0_i_94/O
                         net (fo=31, routed)          1.217    12.593    mips/dp/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X2Y142         LUT5 (Prop_lut5_I4_O)        0.326    12.919 r  mips/dp/mem_reg_0_127_0_0_i_118/O
                         net (fo=4, routed)           0.657    13.576    mips/dp/mem_reg_0_127_0_0_i_118_n_0
    SLICE_X1Y147         LUT6 (Prop_lut6_I1_O)        0.124    13.700 f  mips/dp/rf_reg_r1_0_31_0_5_i_207/O
                         net (fo=2, routed)           0.311    14.011    mips/dp/rf_reg_r1_0_31_0_5_i_207_n_0
    SLICE_X0Y148         LUT3 (Prop_lut3_I2_O)        0.124    14.135 f  mips/dp/mem_reg_0_127_0_0_i_127/O
                         net (fo=2, routed)           0.355    14.490    mips/dp/mem_reg_0_127_0_0_i_127_n_0
    SLICE_X1Y148         LUT5 (Prop_lut5_I4_O)        0.124    14.614 f  mips/dp/mem_reg_0_127_0_0_i_91/O
                         net (fo=2, routed)           0.416    15.030    mips/dp/mem_reg_0_127_0_0_i_91_n_0
    SLICE_X1Y148         LUT6 (Prop_lut6_I3_O)        0.124    15.154 f  mips/dp/mem_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           0.799    15.953    mips/dp/ALU/L/period_reg[31]_5
    SLICE_X1Y142         LUT6 (Prop_lut6_I4_O)        0.124    16.077 r  mips/dp/ALU/L/mem_reg_0_127_0_0_i_9/O
                         net (fo=267, routed)         4.682    20.759    mips/dp/ALU/L/mem_reg_0_127_0_0_i_43
    SLICE_X11Y150        LUT3 (Prop_lut3_I2_O)        0.124    20.883 f  mips/dp/ALU/L/rf_reg_r1_0_31_12_17_i_17/O
                         net (fo=26, routed)          1.234    22.117    mips/dp/ALU/L/memIO/cpu_readdata4
    SLICE_X14Y149        LUT5 (Prop_lut5_I4_O)        0.124    22.241 r  mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_15/O
                         net (fo=1, routed)           0.798    23.039    mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_15_n_0
    SLICE_X14Y137        LUT5 (Prop_lut5_I0_O)        0.124    23.163 r  mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.615    23.777    mips/dp/ALU/L/mem_readdata[8]
    SLICE_X8Y137         LUT5 (Prop_lut5_I2_O)        0.124    23.901 r  mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.848    24.749    dp/RF/rf_reg_r1_0_31_6_11/DIB0
    SLICE_X6Y141         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.586    78.565    dp/RF/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y141         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.577    79.142    
                         clock uncertainty           -0.102    79.040    
    SLICE_X6Y141         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.855    dp/RF/rf_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         78.855    
                         arrival time                         -24.749    
  -------------------------------------------------------------------
                         slack                                 54.106    

Slack (MET) :             54.125ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.686ns  (logic 3.436ns (13.377%)  route 22.250ns (86.623%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 78.490 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.706    -0.834    mips/dp/clk12
    SLICE_X7Y139         FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  mips/dp/pc_reg[7]/Q
                         net (fo=182, routed)         2.741     2.326    imem/pc[5]
    SLICE_X13Y132        LUT6 (Prop_lut6_I1_O)        0.299     2.625 f  imem/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=2, routed)           0.682     3.307    imem/rf_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I2_O)        0.124     3.431 f  imem/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=40, routed)          2.027     5.457    mips/dp/ALU/L/instr[25]
    SLICE_X13Y144        LUT5 (Prop_lut5_I3_O)        0.124     5.581 r  mips/dp/ALU/L/pc[31]_i_6/O
                         net (fo=64, routed)          2.736     8.317    mips/dp/ALU_n_60
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.124     8.441 r  mips/dp/R3_carry_i_9/O
                         net (fo=87, routed)          2.785    11.226    mips/dp/R3_carry_i_9_n_0
    SLICE_X4Y152         LUT2 (Prop_lut2_I1_O)        0.150    11.376 f  mips/dp/mem_reg_0_127_0_0_i_94/O
                         net (fo=31, routed)          1.217    12.593    mips/dp/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X2Y142         LUT5 (Prop_lut5_I4_O)        0.326    12.919 r  mips/dp/mem_reg_0_127_0_0_i_118/O
                         net (fo=4, routed)           0.648    13.567    mips/dp/mem_reg_0_127_0_0_i_118_n_0
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.124    13.691 f  mips/dp/mem_reg_0_127_0_0_i_107/O
                         net (fo=2, routed)           0.806    14.496    mips/dp/mem_reg_0_127_0_0_i_107_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I5_O)        0.124    14.620 f  mips/dp/mem_reg_0_127_0_0_i_70/O
                         net (fo=2, routed)           0.952    15.573    mips/dp/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X2Y150         LUT3 (Prop_lut3_I0_O)        0.124    15.697 f  mips/dp/mem_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000    15.697    mips/dp/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X2Y150         MUXF7 (Prop_muxf7_I0_O)      0.209    15.906 f  mips/dp/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           1.021    16.926    mips/dp/ALU/L/mem_reg_0_127_31_31_7
    SLICE_X2Y145         LUT5 (Prop_lut5_I3_O)        0.297    17.223 r  mips/dp/ALU/L/mem_reg_0_127_0_0_i_3/O
                         net (fo=238, routed)         0.929    18.152    mips/dp/ALU/L/mem_reg_0_127_0_0_i_20_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I5_O)        0.124    18.276 r  mips/dp/ALU/L/pc[31]_i_17/O
                         net (fo=1, routed)           0.499    18.775    mips/dp/ALU/L/pc[31]_i_17_n_0
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124    18.899 r  mips/dp/ALU/L/pc[31]_i_16/O
                         net (fo=1, routed)           0.579    19.478    mips/dp/ALU/L/pc[31]_i_16_n_0
    SLICE_X5Y142         LUT4 (Prop_lut4_I2_O)        0.124    19.602 r  mips/dp/ALU/L/pc[31]_i_15/O
                         net (fo=1, routed)           1.105    20.707    mips/dp/ALU/L/pc[31]_i_15_n_0
    SLICE_X8Y147         LUT6 (Prop_lut6_I3_O)        0.124    20.831 r  mips/dp/ALU/L/pc[31]_i_14/O
                         net (fo=1, routed)           0.422    21.252    mips/dp/ALU/L/pc[31]_i_14_n_0
    SLICE_X10Y148        LUT6 (Prop_lut6_I3_O)        0.124    21.376 r  mips/dp/ALU/L/pc[31]_i_13/O
                         net (fo=1, routed)           0.415    21.791    mips/dp/ALU/L/pc[31]_i_13_n_0
    SLICE_X9Y148         LUT6 (Prop_lut6_I4_O)        0.124    21.915 r  mips/dp/ALU/L/pc[31]_i_9/O
                         net (fo=1, routed)           1.124    23.040    mips/dp/ALU/L/pc[31]_i_9_n_0
    SLICE_X4Y141         LUT6 (Prop_lut6_I4_O)        0.124    23.164 r  mips/dp/ALU/L/pc[31]_i_4/O
                         net (fo=31, routed)          1.564    24.728    mips/dp/ALU/L/pc[31]_i_4_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I2_O)        0.124    24.852 r  mips/dp/ALU/L/pc[25]_i_1/O
                         net (fo=1, routed)           0.000    24.852    mips/dp/p_1_in[25]
    SLICE_X11Y145        FDRE                                         r  mips/dp/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.511    78.490    mips/dp/clk12
    SLICE_X11Y145        FDRE                                         r  mips/dp/pc_reg[25]/C
                         clock pessimism              0.560    79.050    
                         clock uncertainty           -0.102    78.948    
    SLICE_X11Y145        FDRE (Setup_fdre_C_D)        0.029    78.977    mips/dp/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         78.977    
                         arrival time                         -24.852    
  -------------------------------------------------------------------
                         slack                                 54.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.595    -0.569    mips/dp/clk12
    SLICE_X5Y139         FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.260    mips/dp/pc_reg_n_0_[0]
    SLICE_X5Y139         LUT6 (Prop_lut6_I3_O)        0.045    -0.215 r  mips/dp/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    mips/dp/pc[0]_i_1_n_0
    SLICE_X5Y139         FDRE                                         r  mips/dp/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.866    -0.807    mips/dp/clk12
    SLICE_X5Y139         FDRE                                         r  mips/dp/pc_reg[0]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X5Y139         FDRE (Hold_fdre_C_D)         0.091    -0.478    mips/dp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.425%)  route 0.274ns (59.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.595    -0.569    mips/dp/clk12
    SLICE_X5Y139         FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.147    -0.281    mips/dp/pc_reg_n_0_[0]
    SLICE_X5Y139         LUT5 (Prop_lut5_I0_O)        0.045    -0.236 r  mips/dp/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.127    -0.109    dp/RF/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.869    -0.804    dp/RF/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.275    -0.529    
    SLICE_X2Y139         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.382    dp/RF/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.125%)  route 0.315ns (62.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.595    -0.569    mips/dp/clk12
    SLICE_X5Y139         FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.147    -0.281    mips/dp/pc_reg_n_0_[0]
    SLICE_X5Y139         LUT5 (Prop_lut5_I0_O)        0.045    -0.236 r  mips/dp/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.168    -0.068    dp/RF/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X6Y139         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.866    -0.807    dp/RF/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y139         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.553    
    SLICE_X6Y139         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.406    dp/RF/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 memIO/digit_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.231ns (34.235%)  route 0.444ns (65.765%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.570    -0.594    memIO/clk12
    SLICE_X13Y148        FDRE                                         r  memIO/digit_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  memIO/digit_reg[28]/Q
                         net (fo=2, routed)           0.070    -0.383    mips/dp/ALU/L/Q[24]
    SLICE_X12Y148        LUT6 (Prop_lut6_I4_O)        0.045    -0.338 r  mips/dp/ALU/L/rf_reg_r1_0_31_24_29_i_17/O
                         net (fo=1, routed)           0.193    -0.144    mips/dp/ALU/L/mem_readdata[28]
    SLICE_X11Y147        LUT5 (Prop_lut5_I2_O)        0.045    -0.099 r  mips/dp/ALU/L/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.180     0.081    dp/RF/rf_reg_r2_0_31_24_29/DIC0
    SLICE_X10Y146        RAMD32                                       r  dp/RF/rf_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.840    -0.833    dp/RF/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X10Y146        RAMD32                                       r  dp/RF/rf_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.275    -0.558    
    SLICE_X10Y146        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.414    dp/RF/rf_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 memIO/digit_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.231ns (32.933%)  route 0.470ns (67.067%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.570    -0.594    memIO/clk12
    SLICE_X13Y148        FDRE                                         r  memIO/digit_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  memIO/digit_reg[28]/Q
                         net (fo=2, routed)           0.070    -0.383    mips/dp/ALU/L/Q[24]
    SLICE_X12Y148        LUT6 (Prop_lut6_I4_O)        0.045    -0.338 r  mips/dp/ALU/L/rf_reg_r1_0_31_24_29_i_17/O
                         net (fo=1, routed)           0.193    -0.144    mips/dp/ALU/L/mem_readdata[28]
    SLICE_X11Y147        LUT5 (Prop_lut5_I2_O)        0.045    -0.099 r  mips/dp/ALU/L/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.207     0.107    dp/RF/rf_reg_r1_0_31_24_29/DIC0
    SLICE_X10Y145        RAMD32                                       r  dp/RF/rf_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.840    -0.833    dp/RF/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y145        RAMD32                                       r  dp/RF/rf_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.275    -0.558    
    SLICE_X10Y145        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.414    dp/RF/rf_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 memIO/digit_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.231ns (32.592%)  route 0.478ns (67.408%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.570    -0.594    memIO/clk12
    SLICE_X13Y148        FDRE                                         r  memIO/digit_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  memIO/digit_reg[21]/Q
                         net (fo=2, routed)           0.105    -0.348    mips/dp/ALU/L/Q[20]
    SLICE_X12Y148        LUT5 (Prop_lut5_I3_O)        0.045    -0.303 r  mips/dp/ALU/L/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.186    -0.117    mips/dp/ALU/L/mem_readdata[21]
    SLICE_X9Y147         LUT5 (Prop_lut5_I2_O)        0.045    -0.072 r  mips/dp/ALU/L/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.186     0.115    dp/RF/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X8Y146         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.840    -0.833    dp/RF/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y146         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.275    -0.558    
    SLICE_X8Y146         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.434    dp/RF/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 memIO/digit_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.231ns (30.768%)  route 0.520ns (69.232%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.569    -0.595    memIO/clk12
    SLICE_X13Y146        FDRE                                         r  memIO/digit_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  memIO/digit_reg[22]/Q
                         net (fo=2, routed)           0.149    -0.305    mips/dp/ALU/L/Q[21]
    SLICE_X13Y147        LUT5 (Prop_lut5_I3_O)        0.045    -0.260 r  mips/dp/ALU/L/rf_reg_r1_0_31_18_23_i_17/O
                         net (fo=1, routed)           0.183    -0.077    mips/dp/ALU/L/mem_readdata[22]
    SLICE_X9Y147         LUT5 (Prop_lut5_I2_O)        0.045    -0.032 r  mips/dp/ALU/L/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.188     0.156    dp/RF/rf_reg_r2_0_31_18_23/DIC0
    SLICE_X8Y146         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.840    -0.833    dp/RF/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y146         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.275    -0.558    
    SLICE_X8Y146         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.414    dp/RF/rf_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 dp/RF/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.431ns (56.029%)  route 0.338ns (43.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.569    -0.595    dp/RF/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y145        RAMD32                                       r  dp/RF/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.209 r  dp/RF/rf_reg_r1_0_31_24_29/RAMC_D1/O
                         net (fo=2, routed)           0.338     0.129    mips/dp/ALU/L/ReadData10[1]
    SLICE_X8Y147         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  mips/dp/ALU/L/pc[29]_i_1/O
                         net (fo=1, routed)           0.000     0.174    mips/dp/p_1_in[29]
    SLICE_X8Y147         FDRE                                         r  mips/dp/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.841    -0.832    mips/dp/clk12
    SLICE_X8Y147         FDRE                                         r  mips/dp/pc_reg[29]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X8Y147         FDRE (Hold_fdre_C_D)         0.120    -0.437    mips/dp/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 dp/RF/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/mem_reg_0_127_23_23/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.431ns (52.804%)  route 0.385ns (47.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.569    -0.595    dp/RF/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y146         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.209 r  dp/RF/rf_reg_r2_0_31_18_23/RAMC_D1/O
                         net (fo=2, routed)           0.206    -0.003    memIO/dmem/ReadData20[19]
    SLICE_X10Y147        LUT2 (Prop_lut2_I0_O)        0.045     0.042 r  memIO/dmem/digit[23]_i_1/O
                         net (fo=4, routed)           0.179     0.221    memIO/dmem/mem_reg_0_127_23_23/D
    SLICE_X12Y146        RAMS64E                                      r  memIO/dmem/mem_reg_0_127_23_23/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.840    -0.833    memIO/dmem/mem_reg_0_127_23_23/WCLK
    SLICE_X12Y146        RAMS64E                                      r  memIO/dmem/mem_reg_0_127_23_23/LOW/CLK
                         clock pessimism              0.275    -0.558    
    SLICE_X12Y146        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146    -0.412    memIO/dmem/mem_reg_0_127_23_23/LOW
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 dp/RF/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/mem_reg_0_127_27_27/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.433ns (52.954%)  route 0.385ns (47.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.569    -0.595    dp/RF/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X10Y146        RAMD32                                       r  dp/RF/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.207 r  dp/RF/rf_reg_r2_0_31_24_29/RAMB_D1/O
                         net (fo=2, routed)           0.211     0.004    memIO/dmem/ReadData20[23]
    SLICE_X13Y146        LUT2 (Prop_lut2_I0_O)        0.045     0.049 r  memIO/dmem/digit[27]_i_1/O
                         net (fo=4, routed)           0.174     0.223    memIO/dmem/mem_reg_0_127_27_27/D
    SLICE_X14Y146        RAMS64E                                      r  memIO/dmem/mem_reg_0_127_27_27/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.840    -0.833    memIO/dmem/mem_reg_0_127_27_27/WCLK
    SLICE_X14Y146        RAMS64E                                      r  memIO/dmem/mem_reg_0_127_27_27/LOW/CLK
                         clock pessimism              0.275    -0.558    
    SLICE_X14Y146        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146    -0.412    memIO/dmem/mem_reg_0_127_27_27/LOW
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.635    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y17   clkdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X11Y142    memIO/period_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X11Y143    memIO/period_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X11Y144    memIO/period_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X13Y147    memIO/period_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X13Y143    memIO/period_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X13Y147    memIO/period_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X11Y138    memIO/period_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X13Y143    memIO/period_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y128     memIO/smem/mem_reg_128_255_2_2/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y128     memIO/smem/mem_reg_128_255_2_2/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y128     memIO/smem/mem_reg_128_255_2_2/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y135     memIO/smem/mem_reg_640_767_2_2/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X6Y130     memIO/smem/mem_reg_768_895_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X6Y130     memIO/smem/mem_reg_768_895_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X6Y130     memIO/smem/mem_reg_768_895_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X6Y130     memIO/smem/mem_reg_768_895_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X10Y145    dp/RF/rf_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X10Y145    dp/RF/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X6Y143     dp/RF/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X6Y143     dp/RF/rf_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X6Y143     dp/RF/rf_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X6Y144     dp/RF/rf_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X6Y144     dp/RF/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X6Y144     dp/RF/rf_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X6Y144     dp/RF/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X6Y144     dp/RF/rf_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X6Y146     dp/RF/rf_reg_r2_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X6Y146     dp/RF/rf_reg_r2_0_31_30_31/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 2.809ns (51.857%)  route 2.608ns (48.143%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.628    -0.912    memIO/clk12
    SLICE_X13Y139        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.735     0.279    memIO/period[1]
    SLICE_X11Y137        LUT1 (Prop_lut1_I0_O)        0.124     0.403 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.403    memIO/count[0]_i_77_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.935 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.935    memIO/count_reg[0]_i_65_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.049 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.049    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.163 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.163    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.277    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.391    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.505 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.505    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.619 r  memIO/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.619    memIO/count_reg[0]_i_23_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.953 r  memIO/count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.831     2.784    sound/count1[29]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.303     3.087 r  sound/count[0]_i_8/O
                         net (fo=1, routed)           0.000     3.087    sound/count[0]_i_8_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.463 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.042     4.505    sound/clear
    SLICE_X10Y139        FDRE                                         r  sound/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.509     8.488    sound/clk100
    SLICE_X10Y139        FDRE                                         r  sound/count_reg[10]/C
                         clock pessimism              0.395     8.883    
                         clock uncertainty           -0.222     8.661    
    SLICE_X10Y139        FDRE (Setup_fdre_C_R)       -0.426     8.235    sound/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 2.809ns (51.857%)  route 2.608ns (48.143%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.628    -0.912    memIO/clk12
    SLICE_X13Y139        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.735     0.279    memIO/period[1]
    SLICE_X11Y137        LUT1 (Prop_lut1_I0_O)        0.124     0.403 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.403    memIO/count[0]_i_77_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.935 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.935    memIO/count_reg[0]_i_65_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.049 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.049    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.163 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.163    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.277    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.391    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.505 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.505    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.619 r  memIO/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.619    memIO/count_reg[0]_i_23_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.953 r  memIO/count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.831     2.784    sound/count1[29]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.303     3.087 r  sound/count[0]_i_8/O
                         net (fo=1, routed)           0.000     3.087    sound/count[0]_i_8_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.463 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.042     4.505    sound/clear
    SLICE_X10Y139        FDRE                                         r  sound/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.509     8.488    sound/clk100
    SLICE_X10Y139        FDRE                                         r  sound/count_reg[11]/C
                         clock pessimism              0.395     8.883    
                         clock uncertainty           -0.222     8.661    
    SLICE_X10Y139        FDRE (Setup_fdre_C_R)       -0.426     8.235    sound/count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 2.809ns (51.857%)  route 2.608ns (48.143%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.628    -0.912    memIO/clk12
    SLICE_X13Y139        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.735     0.279    memIO/period[1]
    SLICE_X11Y137        LUT1 (Prop_lut1_I0_O)        0.124     0.403 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.403    memIO/count[0]_i_77_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.935 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.935    memIO/count_reg[0]_i_65_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.049 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.049    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.163 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.163    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.277    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.391    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.505 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.505    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.619 r  memIO/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.619    memIO/count_reg[0]_i_23_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.953 r  memIO/count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.831     2.784    sound/count1[29]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.303     3.087 r  sound/count[0]_i_8/O
                         net (fo=1, routed)           0.000     3.087    sound/count[0]_i_8_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.463 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.042     4.505    sound/clear
    SLICE_X10Y139        FDRE                                         r  sound/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.509     8.488    sound/clk100
    SLICE_X10Y139        FDRE                                         r  sound/count_reg[8]/C
                         clock pessimism              0.395     8.883    
                         clock uncertainty           -0.222     8.661    
    SLICE_X10Y139        FDRE (Setup_fdre_C_R)       -0.426     8.235    sound/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 2.809ns (51.857%)  route 2.608ns (48.143%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.628    -0.912    memIO/clk12
    SLICE_X13Y139        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.735     0.279    memIO/period[1]
    SLICE_X11Y137        LUT1 (Prop_lut1_I0_O)        0.124     0.403 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.403    memIO/count[0]_i_77_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.935 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.935    memIO/count_reg[0]_i_65_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.049 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.049    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.163 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.163    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.277    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.391    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.505 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.505    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.619 r  memIO/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.619    memIO/count_reg[0]_i_23_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.953 r  memIO/count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.831     2.784    sound/count1[29]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.303     3.087 r  sound/count[0]_i_8/O
                         net (fo=1, routed)           0.000     3.087    sound/count[0]_i_8_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.463 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.042     4.505    sound/clear
    SLICE_X10Y139        FDRE                                         r  sound/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.509     8.488    sound/clk100
    SLICE_X10Y139        FDRE                                         r  sound/count_reg[9]/C
                         clock pessimism              0.395     8.883    
                         clock uncertainty           -0.222     8.661    
    SLICE_X10Y139        FDRE (Setup_fdre_C_R)       -0.426     8.235    sound/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 2.809ns (52.128%)  route 2.580ns (47.872%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.628    -0.912    memIO/clk12
    SLICE_X13Y139        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.735     0.279    memIO/period[1]
    SLICE_X11Y137        LUT1 (Prop_lut1_I0_O)        0.124     0.403 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.403    memIO/count[0]_i_77_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.935 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.935    memIO/count_reg[0]_i_65_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.049 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.049    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.163 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.163    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.277    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.391    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.505 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.505    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.619 r  memIO/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.619    memIO/count_reg[0]_i_23_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.953 r  memIO/count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.831     2.784    sound/count1[29]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.303     3.087 r  sound/count[0]_i_8/O
                         net (fo=1, routed)           0.000     3.087    sound/count[0]_i_8_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.463 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.013     4.477    sound/clear
    SLICE_X10Y140        FDRE                                         r  sound/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.509     8.488    sound/clk100
    SLICE_X10Y140        FDRE                                         r  sound/count_reg[12]/C
                         clock pessimism              0.395     8.883    
                         clock uncertainty           -0.222     8.661    
    SLICE_X10Y140        FDRE (Setup_fdre_C_R)       -0.426     8.235    sound/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 2.809ns (52.128%)  route 2.580ns (47.872%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.628    -0.912    memIO/clk12
    SLICE_X13Y139        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.735     0.279    memIO/period[1]
    SLICE_X11Y137        LUT1 (Prop_lut1_I0_O)        0.124     0.403 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.403    memIO/count[0]_i_77_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.935 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.935    memIO/count_reg[0]_i_65_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.049 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.049    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.163 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.163    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.277    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.391    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.505 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.505    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.619 r  memIO/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.619    memIO/count_reg[0]_i_23_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.953 r  memIO/count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.831     2.784    sound/count1[29]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.303     3.087 r  sound/count[0]_i_8/O
                         net (fo=1, routed)           0.000     3.087    sound/count[0]_i_8_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.463 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.013     4.477    sound/clear
    SLICE_X10Y140        FDRE                                         r  sound/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.509     8.488    sound/clk100
    SLICE_X10Y140        FDRE                                         r  sound/count_reg[13]/C
                         clock pessimism              0.395     8.883    
                         clock uncertainty           -0.222     8.661    
    SLICE_X10Y140        FDRE (Setup_fdre_C_R)       -0.426     8.235    sound/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 2.809ns (52.128%)  route 2.580ns (47.872%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.628    -0.912    memIO/clk12
    SLICE_X13Y139        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.735     0.279    memIO/period[1]
    SLICE_X11Y137        LUT1 (Prop_lut1_I0_O)        0.124     0.403 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.403    memIO/count[0]_i_77_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.935 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.935    memIO/count_reg[0]_i_65_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.049 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.049    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.163 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.163    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.277    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.391    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.505 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.505    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.619 r  memIO/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.619    memIO/count_reg[0]_i_23_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.953 r  memIO/count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.831     2.784    sound/count1[29]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.303     3.087 r  sound/count[0]_i_8/O
                         net (fo=1, routed)           0.000     3.087    sound/count[0]_i_8_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.463 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.013     4.477    sound/clear
    SLICE_X10Y140        FDRE                                         r  sound/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.509     8.488    sound/clk100
    SLICE_X10Y140        FDRE                                         r  sound/count_reg[14]/C
                         clock pessimism              0.395     8.883    
                         clock uncertainty           -0.222     8.661    
    SLICE_X10Y140        FDRE (Setup_fdre_C_R)       -0.426     8.235    sound/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 2.809ns (52.128%)  route 2.580ns (47.872%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.628    -0.912    memIO/clk12
    SLICE_X13Y139        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.735     0.279    memIO/period[1]
    SLICE_X11Y137        LUT1 (Prop_lut1_I0_O)        0.124     0.403 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.403    memIO/count[0]_i_77_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.935 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.935    memIO/count_reg[0]_i_65_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.049 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.049    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.163 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.163    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.277    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.391    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.505 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.505    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.619 r  memIO/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.619    memIO/count_reg[0]_i_23_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.953 r  memIO/count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.831     2.784    sound/count1[29]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.303     3.087 r  sound/count[0]_i_8/O
                         net (fo=1, routed)           0.000     3.087    sound/count[0]_i_8_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.463 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.013     4.477    sound/clear
    SLICE_X10Y140        FDRE                                         r  sound/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.509     8.488    sound/clk100
    SLICE_X10Y140        FDRE                                         r  sound/count_reg[15]/C
                         clock pessimism              0.395     8.883    
                         clock uncertainty           -0.222     8.661    
    SLICE_X10Y140        FDRE (Setup_fdre_C_R)       -0.426     8.235    sound/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 2.809ns (52.143%)  route 2.578ns (47.857%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.628    -0.912    memIO/clk12
    SLICE_X13Y139        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.735     0.279    memIO/period[1]
    SLICE_X11Y137        LUT1 (Prop_lut1_I0_O)        0.124     0.403 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.403    memIO/count[0]_i_77_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.935 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.935    memIO/count_reg[0]_i_65_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.049 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.049    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.163 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.163    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.277    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.391    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.505 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.505    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.619 r  memIO/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.619    memIO/count_reg[0]_i_23_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.953 r  memIO/count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.831     2.784    sound/count1[29]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.303     3.087 r  sound/count[0]_i_8/O
                         net (fo=1, routed)           0.000     3.087    sound/count[0]_i_8_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.463 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.012     4.475    sound/clear
    SLICE_X10Y144        FDRE                                         r  sound/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.511     8.490    sound/clk100
    SLICE_X10Y144        FDRE                                         r  sound/count_reg[28]/C
                         clock pessimism              0.395     8.885    
                         clock uncertainty           -0.222     8.663    
    SLICE_X10Y144        FDRE (Setup_fdre_C_R)       -0.426     8.237    sound/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 2.809ns (52.143%)  route 2.578ns (47.857%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=392, routed)         1.628    -0.912    memIO/clk12
    SLICE_X13Y139        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.735     0.279    memIO/period[1]
    SLICE_X11Y137        LUT1 (Prop_lut1_I0_O)        0.124     0.403 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.403    memIO/count[0]_i_77_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.935 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.935    memIO/count_reg[0]_i_65_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.049 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.049    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.163 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.163    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.277    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.391 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.391    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.505 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.505    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.619 r  memIO/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.619    memIO/count_reg[0]_i_23_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.953 r  memIO/count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.831     2.784    sound/count1[29]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.303     3.087 r  sound/count[0]_i_8/O
                         net (fo=1, routed)           0.000     3.087    sound/count[0]_i_8_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.463 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.012     4.475    sound/clear
    SLICE_X10Y144        FDRE                                         r  sound/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.511     8.490    sound/clk100
    SLICE_X10Y144        FDRE                                         r  sound/count_reg[29]/C
                         clock pessimism              0.395     8.885    
                         clock uncertainty           -0.222     8.663    
    SLICE_X10Y144        FDRE (Setup_fdre_C_R)       -0.426     8.237    sound/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                  3.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 memIO/period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.506ns (44.401%)  route 0.634ns (55.599%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.568    -0.596    memIO/clk12
    SLICE_X11Y142        FDRE                                         r  memIO/period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memIO/period_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.387    memIO/period[23]
    SLICE_X11Y142        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.260 f  memIO/count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.220    -0.041    sound/count1[23]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.111     0.070 r  sound/count[0]_i_7/O
                         net (fo=1, routed)           0.000     0.070    sound/count[0]_i_7_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.197 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.346     0.543    sound/clear
    SLICE_X10Y143        FDRE                                         r  sound/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.840    -0.833    sound/clk100
    SLICE_X10Y143        FDRE                                         r  sound/count_reg[24]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.055    
    SLICE_X10Y143        FDRE (Hold_fdre_C_R)         0.040    -0.015    sound/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 memIO/period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.506ns (44.401%)  route 0.634ns (55.599%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.568    -0.596    memIO/clk12
    SLICE_X11Y142        FDRE                                         r  memIO/period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memIO/period_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.387    memIO/period[23]
    SLICE_X11Y142        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.260 f  memIO/count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.220    -0.041    sound/count1[23]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.111     0.070 r  sound/count[0]_i_7/O
                         net (fo=1, routed)           0.000     0.070    sound/count[0]_i_7_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.197 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.346     0.543    sound/clear
    SLICE_X10Y143        FDRE                                         r  sound/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.840    -0.833    sound/clk100
    SLICE_X10Y143        FDRE                                         r  sound/count_reg[25]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.055    
    SLICE_X10Y143        FDRE (Hold_fdre_C_R)         0.040    -0.015    sound/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 memIO/period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.506ns (44.401%)  route 0.634ns (55.599%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.568    -0.596    memIO/clk12
    SLICE_X11Y142        FDRE                                         r  memIO/period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memIO/period_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.387    memIO/period[23]
    SLICE_X11Y142        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.260 f  memIO/count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.220    -0.041    sound/count1[23]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.111     0.070 r  sound/count[0]_i_7/O
                         net (fo=1, routed)           0.000     0.070    sound/count[0]_i_7_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.197 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.346     0.543    sound/clear
    SLICE_X10Y143        FDRE                                         r  sound/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.840    -0.833    sound/clk100
    SLICE_X10Y143        FDRE                                         r  sound/count_reg[26]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.055    
    SLICE_X10Y143        FDRE (Hold_fdre_C_R)         0.040    -0.015    sound/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 memIO/period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.506ns (44.401%)  route 0.634ns (55.599%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.568    -0.596    memIO/clk12
    SLICE_X11Y142        FDRE                                         r  memIO/period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memIO/period_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.387    memIO/period[23]
    SLICE_X11Y142        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.260 f  memIO/count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.220    -0.041    sound/count1[23]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.111     0.070 r  sound/count[0]_i_7/O
                         net (fo=1, routed)           0.000     0.070    sound/count[0]_i_7_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.197 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.346     0.543    sound/clear
    SLICE_X10Y143        FDRE                                         r  sound/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.840    -0.833    sound/clk100
    SLICE_X10Y143        FDRE                                         r  sound/count_reg[27]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.055    
    SLICE_X10Y143        FDRE (Hold_fdre_C_R)         0.040    -0.015    sound/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 memIO/period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.506ns (44.449%)  route 0.632ns (55.551%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.568    -0.596    memIO/clk12
    SLICE_X11Y142        FDRE                                         r  memIO/period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memIO/period_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.387    memIO/period[23]
    SLICE_X11Y142        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.260 f  memIO/count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.220    -0.041    sound/count1[23]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.111     0.070 r  sound/count[0]_i_7/O
                         net (fo=1, routed)           0.000     0.070    sound/count[0]_i_7_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.197 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.345     0.542    sound/clear
    SLICE_X10Y138        FDRE                                         r  sound/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.838    -0.835    sound/clk100
    SLICE_X10Y138        FDRE                                         r  sound/count_reg[4]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.222    -0.057    
    SLICE_X10Y138        FDRE (Hold_fdre_C_R)         0.040    -0.017    sound/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 memIO/period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.506ns (44.449%)  route 0.632ns (55.551%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.568    -0.596    memIO/clk12
    SLICE_X11Y142        FDRE                                         r  memIO/period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memIO/period_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.387    memIO/period[23]
    SLICE_X11Y142        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.260 f  memIO/count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.220    -0.041    sound/count1[23]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.111     0.070 r  sound/count[0]_i_7/O
                         net (fo=1, routed)           0.000     0.070    sound/count[0]_i_7_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.197 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.345     0.542    sound/clear
    SLICE_X10Y138        FDRE                                         r  sound/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.838    -0.835    sound/clk100
    SLICE_X10Y138        FDRE                                         r  sound/count_reg[5]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.222    -0.057    
    SLICE_X10Y138        FDRE (Hold_fdre_C_R)         0.040    -0.017    sound/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 memIO/period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.506ns (44.449%)  route 0.632ns (55.551%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.568    -0.596    memIO/clk12
    SLICE_X11Y142        FDRE                                         r  memIO/period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memIO/period_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.387    memIO/period[23]
    SLICE_X11Y142        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.260 f  memIO/count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.220    -0.041    sound/count1[23]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.111     0.070 r  sound/count[0]_i_7/O
                         net (fo=1, routed)           0.000     0.070    sound/count[0]_i_7_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.197 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.345     0.542    sound/clear
    SLICE_X10Y138        FDRE                                         r  sound/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.838    -0.835    sound/clk100
    SLICE_X10Y138        FDRE                                         r  sound/count_reg[6]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.222    -0.057    
    SLICE_X10Y138        FDRE (Hold_fdre_C_R)         0.040    -0.017    sound/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 memIO/period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.506ns (44.449%)  route 0.632ns (55.551%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.568    -0.596    memIO/clk12
    SLICE_X11Y142        FDRE                                         r  memIO/period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memIO/period_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.387    memIO/period[23]
    SLICE_X11Y142        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.260 f  memIO/count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.220    -0.041    sound/count1[23]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.111     0.070 r  sound/count[0]_i_7/O
                         net (fo=1, routed)           0.000     0.070    sound/count[0]_i_7_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.197 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.345     0.542    sound/clear
    SLICE_X10Y138        FDRE                                         r  sound/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.838    -0.835    sound/clk100
    SLICE_X10Y138        FDRE                                         r  sound/count_reg[7]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.222    -0.057    
    SLICE_X10Y138        FDRE (Hold_fdre_C_R)         0.040    -0.017    sound/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 memIO/period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.506ns (43.946%)  route 0.645ns (56.054%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.568    -0.596    memIO/clk12
    SLICE_X11Y142        FDRE                                         r  memIO/period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memIO/period_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.387    memIO/period[23]
    SLICE_X11Y142        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.260 f  memIO/count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.220    -0.041    sound/count1[23]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.111     0.070 r  sound/count[0]_i_7/O
                         net (fo=1, routed)           0.000     0.070    sound/count[0]_i_7_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.197 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.358     0.555    sound/clear
    SLICE_X10Y142        FDRE                                         r  sound/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.839    -0.834    sound/clk100
    SLICE_X10Y142        FDRE                                         r  sound/count_reg[20]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.222    -0.056    
    SLICE_X10Y142        FDRE (Hold_fdre_C_R)         0.040    -0.016    sound/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 memIO/period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.506ns (43.946%)  route 0.645ns (56.054%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=392, routed)         0.568    -0.596    memIO/clk12
    SLICE_X11Y142        FDRE                                         r  memIO/period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memIO/period_reg[23]/Q
                         net (fo=4, routed)           0.068    -0.387    memIO/period[23]
    SLICE_X11Y142        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.260 f  memIO/count_reg[0]_i_24/O[3]
                         net (fo=2, routed)           0.220    -0.041    sound/count1[23]
    SLICE_X12Y142        LUT4 (Prop_lut4_I1_O)        0.111     0.070 r  sound/count[0]_i_7/O
                         net (fo=1, routed)           0.000     0.070    sound/count[0]_i_7_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.197 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.358     0.555    sound/clear
    SLICE_X10Y142        FDRE                                         r  sound/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.839    -0.834    sound/clk100
    SLICE_X10Y142        FDRE                                         r  sound/count_reg[21]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.222    -0.056    
    SLICE_X10Y142        FDRE (Hold_fdre_C_R)         0.040    -0.016    sound/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.571    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.026ns  (logic 1.093ns (27.148%)  route 2.933ns (72.852%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 69.275 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.815    69.275    keyb/clk100
    SLICE_X12Y151        FDRE                                         r  keyb/keyb_char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDRE (Prop_fdre_C_Q)         0.518    69.793 r  keyb/keyb_char_reg[5]/Q
                         net (fo=1, routed)           0.819    70.613    mips/dp/ALU/L/keyb_char[5]
    SLICE_X11Y150        LUT6 (Prop_lut6_I3_O)        0.124    70.737 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_84/O
                         net (fo=1, routed)           0.903    71.639    mips/dp/ALU/L/memIO/cpu_readdata2[5]
    SLICE_X15Y142        LUT5 (Prop_lut5_I0_O)        0.119    71.758 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_32/O
                         net (fo=1, routed)           0.857    72.616    mips/dp/ALU/L/mem_readdata[5]
    SLICE_X7Y139         LUT5 (Prop_lut5_I2_O)        0.332    72.948 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.354    73.301    dp/RF/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.587    78.566    dp/RF/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.395    78.961    
                         clock uncertainty           -0.222    78.739    
    SLICE_X2Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.490    dp/RF/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.490    
                         arrival time                         -73.301    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.796%)  route 3.154ns (79.204%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 78.565 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 69.275 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.815    69.275    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y151        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.456    69.731 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/Q
                         net (fo=1, routed)           0.893    70.625    mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_10_0[8]
    SLICE_X14Y149        LUT5 (Prop_lut5_I3_O)        0.124    70.749 r  mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_15/O
                         net (fo=1, routed)           0.798    71.546    mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_15_n_0
    SLICE_X14Y137        LUT5 (Prop_lut5_I0_O)        0.124    71.670 r  mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.615    72.285    mips/dp/ALU/L/mem_readdata[8]
    SLICE_X8Y137         LUT5 (Prop_lut5_I2_O)        0.124    72.409 r  mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.848    73.257    dp/RF/rf_reg_r1_0_31_6_11/DIB0
    SLICE_X6Y141         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.586    78.565    dp/RF/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y141         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.395    78.960    
                         clock uncertainty           -0.222    78.738    
    SLICE_X6Y141         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.553    dp/RF/rf_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         78.553    
                         arrival time                         -73.257    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.875ns  (logic 1.093ns (28.206%)  route 2.782ns (71.794%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 78.564 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 69.275 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.815    69.275    keyb/clk100
    SLICE_X12Y151        FDRE                                         r  keyb/keyb_char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDRE (Prop_fdre_C_Q)         0.518    69.793 r  keyb/keyb_char_reg[5]/Q
                         net (fo=1, routed)           0.819    70.613    mips/dp/ALU/L/keyb_char[5]
    SLICE_X11Y150        LUT6 (Prop_lut6_I3_O)        0.124    70.737 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_84/O
                         net (fo=1, routed)           0.903    71.639    mips/dp/ALU/L/memIO/cpu_readdata2[5]
    SLICE_X15Y142        LUT5 (Prop_lut5_I0_O)        0.119    71.758 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_32/O
                         net (fo=1, routed)           0.857    72.616    mips/dp/ALU/L/mem_readdata[5]
    SLICE_X7Y139         LUT5 (Prop_lut5_I2_O)        0.332    72.948 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.203    73.150    dp/RF/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X6Y139         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.585    78.564    dp/RF/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y139         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.395    78.959    
                         clock uncertainty           -0.222    78.737    
    SLICE_X6Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.488    dp/RF/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.488    
                         arrival time                         -73.150    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        2.264ns  (logic 0.743ns (32.816%)  route 1.521ns (67.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 76.888 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 69.070 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    67.460 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.610    69.070    clkdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.419    69.489 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.697    70.186    clkdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.324    70.510 f  clkdv/I1_i_1/O
                         net (fo=4, routed)           0.824    71.334    clkdv/not_clock_enable
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clkdv/buf12/I0
                         clock pessimism              0.395    77.284    
                         clock uncertainty           -0.222    77.062    
    BUFGCTRL_X0Y17       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.388    76.674    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         76.674    
                         arrival time                         -71.334    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.858ns  (logic 0.890ns (23.071%)  route 2.968ns (76.929%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 69.275 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.815    69.275    keyb/clk100
    SLICE_X14Y150        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y150        FDRE (Prop_fdre_C_Q)         0.518    69.793 r  keyb/keyb_char_reg[1]/Q
                         net (fo=1, routed)           0.791    70.584    mips/dp/ALU/L/keyb_char[1]
    SLICE_X13Y150        LUT6 (Prop_lut6_I3_O)        0.124    70.708 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_68/O
                         net (fo=1, routed)           0.802    71.510    mips/dp/ALU/L/memIO/cpu_readdata2[1]
    SLICE_X13Y144        LUT6 (Prop_lut6_I0_O)        0.124    71.634 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.891    72.525    mips/dp/ALU/L/mem_readdata[1]
    SLICE_X7Y138         LUT5 (Prop_lut5_I2_O)        0.124    72.649 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.484    73.133    dp/RF/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.587    78.566    dp/RF/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.395    78.961    
                         clock uncertainty           -0.222    78.739    
    SLICE_X2Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.481    dp/RF/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.481    
                         arrival time                         -73.133    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.783ns  (logic 1.027ns (27.145%)  route 2.756ns (72.855%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 78.565 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 69.275 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.815    69.275    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y150        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.478    69.753 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]/Q
                         net (fo=1, routed)           0.715    70.468    mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_10_0[7]
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.301    70.769 r  mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_13/O
                         net (fo=1, routed)           0.723    71.492    mips/dp/ALU/L/memIO/cpu_readdata2[7]
    SLICE_X14Y137        LUT5 (Prop_lut5_I0_O)        0.124    71.616 r  mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.692    72.309    mips/dp/mem_readdata[7]
    SLICE_X7Y137         LUT5 (Prop_lut5_I2_O)        0.124    72.433 r  mips/dp/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.626    73.059    dp/RF/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X6Y141         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.586    78.565    dp/RF/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y141         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.395    78.960    
                         clock uncertainty           -0.222    78.738    
    SLICE_X6Y141         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.480    dp/RF/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.480    
                         arrival time                         -73.059    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.781ns  (logic 1.027ns (27.161%)  route 2.754ns (72.839%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 78.564 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 69.275 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.815    69.275    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y150        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.478    69.753 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]/Q
                         net (fo=1, routed)           0.715    70.468    mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_10_0[7]
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.301    70.769 r  mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_13/O
                         net (fo=1, routed)           0.723    71.492    mips/dp/ALU/L/memIO/cpu_readdata2[7]
    SLICE_X14Y137        LUT5 (Prop_lut5_I0_O)        0.124    71.616 r  mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.692    72.309    mips/dp/mem_readdata[7]
    SLICE_X7Y137         LUT5 (Prop_lut5_I2_O)        0.124    72.433 r  mips/dp/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.624    73.056    dp/RF/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X6Y140         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.585    78.564    dp/RF/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y140         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.395    78.959    
                         clock uncertainty           -0.222    78.737    
    SLICE_X6Y140         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.479    dp/RF/rf_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.479    
                         arrival time                         -73.056    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.840ns  (logic 0.828ns (21.564%)  route 3.012ns (78.436%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 78.564 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 69.275 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.815    69.275    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y151        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.456    69.731 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/Q
                         net (fo=1, routed)           0.893    70.625    mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_10_0[8]
    SLICE_X14Y149        LUT5 (Prop_lut5_I3_O)        0.124    70.749 r  mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_15/O
                         net (fo=1, routed)           0.798    71.546    mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_15_n_0
    SLICE_X14Y137        LUT5 (Prop_lut5_I0_O)        0.124    71.670 r  mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.615    72.285    mips/dp/ALU/L/mem_readdata[8]
    SLICE_X8Y137         LUT5 (Prop_lut5_I2_O)        0.124    72.409 r  mips/dp/ALU/L/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.706    73.115    dp/RF/rf_reg_r2_0_31_6_11/DIB0
    SLICE_X6Y140         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.585    78.564    dp/RF/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y140         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.395    78.959    
                         clock uncertainty           -0.222    78.737    
    SLICE_X6Y140         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.552    dp/RF/rf_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         78.552    
                         arrival time                         -73.115    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.765ns  (logic 0.890ns (23.640%)  route 2.875ns (76.360%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 78.564 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 69.275 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.815    69.275    keyb/clk100
    SLICE_X14Y150        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y150        FDRE (Prop_fdre_C_Q)         0.518    69.793 r  keyb/keyb_char_reg[1]/Q
                         net (fo=1, routed)           0.791    70.584    mips/dp/ALU/L/keyb_char[1]
    SLICE_X13Y150        LUT6 (Prop_lut6_I3_O)        0.124    70.708 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_68/O
                         net (fo=1, routed)           0.802    71.510    mips/dp/ALU/L/memIO/cpu_readdata2[1]
    SLICE_X13Y144        LUT6 (Prop_lut6_I0_O)        0.124    71.634 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.891    72.525    mips/dp/ALU/L/mem_readdata[1]
    SLICE_X7Y138         LUT5 (Prop_lut5_I2_O)        0.124    72.649 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.391    73.040    dp/RF/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X6Y139         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.585    78.564    dp/RF/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y139         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.395    78.959    
                         clock uncertainty           -0.222    78.737    
    SLICE_X6Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.479    dp/RF/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.479    
                         arrival time                         -73.040    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.813ns  (logic 0.890ns (23.341%)  route 2.923ns (76.659%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 69.275 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.815    69.275    keyb/clk100
    SLICE_X12Y151        FDRE                                         r  keyb/keyb_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDRE (Prop_fdre_C_Q)         0.518    69.793 r  keyb/keyb_char_reg[2]/Q
                         net (fo=1, routed)           0.607    70.400    mips/dp/ALU/L/keyb_char[2]
    SLICE_X12Y150        LUT6 (Prop_lut6_I3_O)        0.124    70.524 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_82/O
                         net (fo=1, routed)           0.984    71.509    mips/dp/ALU/L/memIO/cpu_readdata2[2]
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.124    71.633 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.602    72.235    mips/dp/ALU/L/mem_readdata[2]
    SLICE_X9Y137         LUT5 (Prop_lut5_I2_O)        0.124    72.359 r  mips/dp/ALU/L/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.730    73.088    dp/RF/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=392, routed)         1.587    78.566    dp/RF/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.395    78.961    
                         clock uncertainty           -0.222    78.739    
    SLICE_X2Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.554    dp/RF/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.554    
                         arrival time                         -73.088    
  -------------------------------------------------------------------
                         slack                                  5.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.254ns (28.943%)  route 0.624ns (71.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.570    -0.594    keyb/clk100
    SLICE_X12Y149        FDRE                                         r  keyb/keyb_char_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  keyb/keyb_char_reg[28]/Q
                         net (fo=1, routed)           0.250    -0.180    mips/dp/ALU/L/keyb_char[12]
    SLICE_X12Y148        LUT6 (Prop_lut6_I1_O)        0.045    -0.135 r  mips/dp/ALU/L/rf_reg_r1_0_31_24_29_i_17/O
                         net (fo=1, routed)           0.193     0.058    mips/dp/ALU/L/mem_readdata[28]
    SLICE_X11Y147        LUT5 (Prop_lut5_I2_O)        0.045     0.103 r  mips/dp/ALU/L/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.180     0.283    dp/RF/rf_reg_r2_0_31_24_29/DIC0
    SLICE_X10Y146        RAMD32                                       r  dp/RF/rf_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.840    -0.833    dp/RF/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X10Y146        RAMD32                                       r  dp/RF/rf_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.055    
    SLICE_X10Y146        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.089    dp/RF/rf_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.254ns (28.089%)  route 0.650ns (71.911%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.570    -0.594    keyb/clk100
    SLICE_X12Y149        FDRE                                         r  keyb/keyb_char_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  keyb/keyb_char_reg[28]/Q
                         net (fo=1, routed)           0.250    -0.180    mips/dp/ALU/L/keyb_char[12]
    SLICE_X12Y148        LUT6 (Prop_lut6_I1_O)        0.045    -0.135 r  mips/dp/ALU/L/rf_reg_r1_0_31_24_29_i_17/O
                         net (fo=1, routed)           0.193     0.058    mips/dp/ALU/L/mem_readdata[28]
    SLICE_X11Y147        LUT5 (Prop_lut5_I2_O)        0.045     0.103 r  mips/dp/ALU/L/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.207     0.310    dp/RF/rf_reg_r1_0_31_24_29/DIC0
    SLICE_X10Y145        RAMD32                                       r  dp/RF/rf_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.840    -0.833    dp/RF/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y145        RAMD32                                       r  dp/RF/rf_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.055    
    SLICE_X10Y145        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.089    dp/RF/rf_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.299ns (30.813%)  route 0.671ns (69.187%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.570    -0.594    keyb/clk100
    SLICE_X12Y149        FDRE                                         r  keyb/keyb_char_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  keyb/keyb_char_reg[20]/Q
                         net (fo=1, routed)           0.163    -0.267    mips/dp/ALU/L/keyb_char[10]
    SLICE_X12Y149        LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  mips/dp/ALU/L/rf_reg_r1_0_31_18_23_i_32/O
                         net (fo=1, routed)           0.108    -0.114    mips/dp/ALU/L/memIO/cpu_readdata2[20]
    SLICE_X12Y148        LUT5 (Prop_lut5_I0_O)        0.045    -0.069 r  mips/dp/ALU/L/rf_reg_r1_0_31_18_23_i_13/O
                         net (fo=1, routed)           0.225     0.155    mips/dp/ALU/L/mem_readdata[20]
    SLICE_X8Y147         LUT5 (Prop_lut5_I2_O)        0.045     0.200 r  mips/dp/ALU/L/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.176     0.376    dp/RF/rf_reg_r2_0_31_18_23/DIB0
    SLICE_X8Y146         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.840    -0.833    dp/RF/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y146         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.055    
    SLICE_X8Y146         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.091    dp/RF/rf_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.276ns (28.467%)  route 0.694ns (71.533%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.570    -0.594    keyb/clk100
    SLICE_X13Y149        FDRE                                         r  keyb/keyb_char_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  keyb/keyb_char_reg[21]/Q
                         net (fo=3, routed)           0.231    -0.222    mips/dp/ALU/L/keyb_char[11]
    SLICE_X13Y149        LUT6 (Prop_lut6_I3_O)        0.045    -0.177 r  mips/dp/ALU/L/rf_reg_r1_0_31_18_23_i_37/O
                         net (fo=1, routed)           0.108    -0.069    mips/dp/ALU/L/memIO/cpu_readdata2[23]
    SLICE_X13Y148        LUT5 (Prop_lut5_I0_O)        0.045    -0.024 r  mips/dp/ALU/L/rf_reg_r1_0_31_18_23_i_15/O
                         net (fo=1, routed)           0.168     0.144    mips/dp/ALU/L/mem_readdata[23]
    SLICE_X10Y148        LUT5 (Prop_lut5_I2_O)        0.045     0.189 r  mips/dp/ALU/L/rf_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.186     0.375    dp/RF/rf_reg_r2_0_31_18_23/DIC1
    SLICE_X8Y146         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.840    -0.833    dp/RF/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y146         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.055    
    SLICE_X8Y146         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.059    dp/RF/rf_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.231ns (21.129%)  route 0.862ns (78.871%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.570    -0.594    keyb/clk100
    SLICE_X13Y149        FDRE                                         r  keyb/keyb_char_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  keyb/keyb_char_reg[29]/Q
                         net (fo=3, routed)           0.312    -0.141    mips/dp/ALU/L/keyb_char[13]
    SLICE_X13Y146        LUT6 (Prop_lut6_I1_O)        0.045    -0.096 r  mips/dp/ALU/L/rf_reg_r1_0_31_30_31_i_5/O
                         net (fo=1, routed)           0.226     0.130    mips/dp/ALU/L/mem_readdata[30]
    SLICE_X9Y148         LUT5 (Prop_lut5_I2_O)        0.045     0.175 r  mips/dp/ALU/L/rf_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.324     0.499    dp/RF/rf_reg_r2_0_31_30_31/DIA0
    SLICE_X6Y146         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.867    -0.805    dp/RF/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X6Y146         RAMD32                                       r  dp/RF/rf_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.027    
    SLICE_X6Y146         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.120    dp/RF/rf_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.231ns (21.029%)  route 0.868ns (78.971%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.570    -0.594    keyb/clk100
    SLICE_X13Y149        FDRE                                         r  keyb/keyb_char_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  keyb/keyb_char_reg[29]/Q
                         net (fo=3, routed)           0.312    -0.141    mips/dp/ALU/L/keyb_char[13]
    SLICE_X13Y146        LUT6 (Prop_lut6_I1_O)        0.045    -0.096 r  mips/dp/ALU/L/rf_reg_r1_0_31_30_31_i_5/O
                         net (fo=1, routed)           0.226     0.130    mips/dp/ALU/L/mem_readdata[30]
    SLICE_X9Y148         LUT5 (Prop_lut5_I2_O)        0.045     0.175 r  mips/dp/ALU/L/rf_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.329     0.504    dp/RF/rf_reg_r1_0_31_30_31/DIA0
    SLICE_X6Y145         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.867    -0.805    dp/RF/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y145         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.027    
    SLICE_X6Y145         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.120    dp/RF/rf_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.254ns (25.511%)  route 0.742ns (74.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.652    -0.512    keyb/clk100
    SLICE_X14Y150        FDRE                                         r  keyb/keyb_char_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  keyb/keyb_char_reg[13]/Q
                         net (fo=3, routed)           0.303    -0.045    mips/dp/ALU/L/keyb_char[9]
    SLICE_X13Y143        LUT6 (Prop_lut6_I1_O)        0.045     0.000 r  mips/dp/ALU/L/rf_reg_r1_0_31_12_17_i_7/O
                         net (fo=1, routed)           0.328     0.328    mips/dp/ALU/L/mem_readdata[13]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.045     0.373 r  mips/dp/ALU/L/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.111     0.484    dp/RF/rf_reg_r1_0_31_12_17/DIA1
    SLICE_X6Y143         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.867    -0.805    dp/RF/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y143         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.027    
    SLICE_X6Y143         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.093    dp/RF/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.231ns (20.626%)  route 0.889ns (79.374%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.570    -0.594    keyb/clk100
    SLICE_X13Y149        FDRE                                         r  keyb/keyb_char_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  keyb/keyb_char_reg[29]/Q
                         net (fo=3, routed)           0.437    -0.016    mips/dp/ALU/L/keyb_char[13]
    SLICE_X13Y145        LUT6 (Prop_lut6_I1_O)        0.045     0.029 r  mips/dp/ALU/L/rf_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.328     0.357    mips/dp/ALU/L/mem_readdata[31]
    SLICE_X7Y145         LUT5 (Prop_lut5_I2_O)        0.045     0.402 r  mips/dp/ALU/L/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.124     0.526    dp/RF/rf_reg_r1_0_31_30_31/DIA1
    SLICE_X6Y145         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.867    -0.805    dp/RF/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y145         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.027    
    SLICE_X6Y145         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.093    dp/RF/rf_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.276ns (24.596%)  route 0.846ns (75.404%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.570    -0.594    keyb/clk100
    SLICE_X13Y149        FDRE                                         r  keyb/keyb_char_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  keyb/keyb_char_reg[21]/Q
                         net (fo=3, routed)           0.231    -0.222    mips/dp/ALU/L/keyb_char[11]
    SLICE_X13Y149        LUT6 (Prop_lut6_I3_O)        0.045    -0.177 r  mips/dp/ALU/L/rf_reg_r1_0_31_18_23_i_37/O
                         net (fo=1, routed)           0.108    -0.069    mips/dp/ALU/L/memIO/cpu_readdata2[23]
    SLICE_X13Y148        LUT5 (Prop_lut5_I0_O)        0.045    -0.024 r  mips/dp/ALU/L/rf_reg_r1_0_31_18_23_i_15/O
                         net (fo=1, routed)           0.168     0.144    mips/dp/ALU/L/mem_readdata[23]
    SLICE_X10Y148        LUT5 (Prop_lut5_I2_O)        0.045     0.189 r  mips/dp/ALU/L/rf_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.339     0.528    dp/RF/rf_reg_r1_0_31_18_23/DIC1
    SLICE_X6Y144         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.867    -0.805    dp/RF/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X6Y144         RAMD32                                       r  dp/RF/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.027    
    SLICE_X6Y144         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.087    dp/RF/rf_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/RF/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.316ns (30.052%)  route 0.736ns (69.948%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.652    -0.512    accel/accel/Accel_Calculation/clk100
    SLICE_X9Y151         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.128    -0.384 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/Q
                         net (fo=1, routed)           0.272    -0.112    mips/dp/ALU/L/rf_reg_r1_0_31_24_29_i_9_0[8]
    SLICE_X13Y149        LUT5 (Prop_lut5_I3_O)        0.098    -0.014 r  mips/dp/ALU/L/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.141     0.127    mips/dp/ALU/L/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X13Y147        LUT5 (Prop_lut5_I0_O)        0.045     0.172 r  mips/dp/ALU/L/rf_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.082     0.254    mips/dp/ALU/L/mem_readdata[24]
    SLICE_X13Y147        LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  mips/dp/ALU/L/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.241     0.540    dp/RF/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X10Y146        RAMD32                                       r  dp/RF/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=392, routed)         0.840    -0.833    dp/RF/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X10Y146        RAMD32                                       r  dp/RF/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.055    
    SLICE_X10Y146        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.092    dp/RF/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.447    





