// Seed: 1335787697
module module_0 (
    input wand id_0,
    output wand id_1,
    input wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input wand id_6
);
  parameter id_8 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_1
  );
  assign module_1.id_1 = 0;
  logic id_9 = id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input wire id_2,
    output tri id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2
  );
endmodule
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input tri1 module_2,
    output tri0 id_3
);
  assign id_0 = -1 / -1 == id_2;
  wire id_5 = id_2;
  assign id_0 = -1'd0;
  assign module_0.id_4 = 0;
endmodule
