Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\altera\15.0\Projects\DE1_SOC_D8M_VIP_HPS_MIX\Qsys.qsys --block-symbol-file --output-directory=C:\altera\15.0\Projects\DE1_SOC_D8M_VIP_HPS_MIX\Qsys --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SOC_D8M_VIP_HPS_MIX/Qsys.qsys
Progress: Reading input file
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_cpr_0 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_0
Progress: Adding alt_vip_cpr_1 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_1
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Progress: Parameterizing module alt_vip_mix_0
Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Progress: Parameterizing module alt_vip_vfb_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding key [altera_avalon_pio 15.0]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding mipi_pwdn_n [altera_avalon_pio 15.0]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 15.0]
Progress: Parameterizing module mipi_reset_n
Progress: Adding pll_sys [altera_pll 15.0]
Progress: Parameterizing module pll_sys
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: Qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: Qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Qsys.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Qsys.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: Qsys.pll_sys: Able to implement PLL - Actual settings differ from Requested settings
Info: Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: Qsys.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: Qsys.i2c_opencores_camera: Interrupt sender i2c_opencores_camera.interrupt_sender is not connected to an interrupt receiver
Warning: Qsys.i2c_opencores_mipi: Interrupt sender i2c_opencores_mipi.interrupt_sender is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\altera\15.0\Projects\DE1_SOC_D8M_VIP_HPS_MIX\Qsys.qsys --synthesis=VERILOG --output-directory=C:\altera\15.0\Projects\DE1_SOC_D8M_VIP_HPS_MIX\Qsys\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SOC_D8M_VIP_HPS_MIX/Qsys.qsys
Progress: Reading input file
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_cpr_0 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_0
Progress: Adding alt_vip_cpr_1 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_1
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Progress: Parameterizing module alt_vip_mix_0
Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Progress: Parameterizing module alt_vip_vfb_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding key [altera_avalon_pio 15.0]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding mipi_pwdn_n [altera_avalon_pio 15.0]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 15.0]
Progress: Parameterizing module mipi_reset_n
Progress: Adding pll_sys [altera_pll 15.0]
Progress: Parameterizing module pll_sys
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: Qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: Qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Qsys.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Qsys.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: Qsys.pll_sys: Able to implement PLL - Actual settings differ from Requested settings
Info: Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: Qsys.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: Qsys.i2c_opencores_camera: Interrupt sender i2c_opencores_camera.interrupt_sender is not connected to an interrupt receiver
Warning: Qsys.i2c_opencores_mipi: Interrupt sender i2c_opencores_mipi.interrupt_sender is not connected to an interrupt receiver
Info: Qsys: Generating Qsys "Qsys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: TERASIC_CAMERA_0: "Qsys" instantiated TERASIC_CAMERA "TERASIC_CAMERA_0"
Info: alt_vip_cpr_0: "Qsys" instantiated alt_vip_cpr "alt_vip_cpr_0"
Info: alt_vip_cpr_1: "Qsys" instantiated alt_vip_cpr "alt_vip_cpr_1"
Info: alt_vip_itc_0: "Qsys" instantiated alt_vip_itc "alt_vip_itc_0"
Info: alt_vip_mix_0: "Qsys" instantiated alt_vip_mix "alt_vip_mix_0"
Info: alt_vip_vfb_0: "Qsys" instantiated alt_vip_vfb "alt_vip_vfb_0"
Info: alt_vip_vfr_0: "Qsys" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "Qsys" instantiated altera_hps "hps_0"
Info: i2c_opencores_camera: "Qsys" instantiated i2c_opencores "i2c_opencores_camera"
Info: key: Starting RTL generation for module 'Qsys_key'
Info: key:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/Philip/AppData/Local/Temp/alt7318_8418820662090105887.dir/0008_key_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Philip/AppData/Local/Temp/alt7318_8418820662090105887.dir/0008_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'Qsys_key'
Info: key: "Qsys" instantiated altera_avalon_pio "key"
Info: led: Starting RTL generation for module 'Qsys_led'
Info: led:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/Philip/AppData/Local/Temp/alt7318_8418820662090105887.dir/0009_led_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Philip/AppData/Local/Temp/alt7318_8418820662090105887.dir/0009_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'Qsys_led'
Info: led: "Qsys" instantiated altera_avalon_pio "led"
Info: mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n'
Info: mipi_pwdn_n:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=C:/Users/Philip/AppData/Local/Temp/alt7318_8418820662090105887.dir/0010_mipi_pwdn_n_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Philip/AppData/Local/Temp/alt7318_8418820662090105887.dir/0010_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  ]
Info: mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n'
Info: mipi_pwdn_n: "Qsys" instantiated altera_avalon_pio "mipi_pwdn_n"
Info: pll_sys: "Qsys" instantiated altera_pll "pll_sys"
Info: sdram: Starting RTL generation for module 'Qsys_sdram'
Info: sdram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/Philip/AppData/Local/Temp/alt7318_8418820662090105887.dir/0012_sdram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Philip/AppData/Local/Temp/alt7318_8418820662090105887.dir/0012_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'Qsys_sdram'
Info: sdram: "Qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sw: Starting RTL generation for module 'Qsys_sw'
Info: sw:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/Philip/AppData/Local/Temp/alt7318_8418820662090105887.dir/0013_sw_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Philip/AppData/Local/Temp/alt7318_8418820662090105887.dir/0013_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'Qsys_sw'
Info: sw: "Qsys" instantiated altera_avalon_pio "sw"
Info: sysid_qsys: "Qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: mm_interconnect_0: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "Qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Qsys" instantiated altera_reset_controller "rst_controller"
Info: din0: "alt_vip_cpr_0" instantiated alt_avalon_st_input "din0"
Info: dout0_takeb_muxinst: "alt_vip_cpr_0" instantiated alt_cusp_muxbin2 "dout0_takeb_muxinst"
Info: dout0_wdata_muxinst: "alt_vip_cpr_0" instantiated alt_cusp_muxhot16 "dout0_wdata_muxinst"
Info: dout0: "alt_vip_cpr_0" instantiated alt_avalon_st_output "dout0"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_package.vhd
Info: din0_non_img_buffer_regs: "alt_vip_cpr_0" instantiated alt_reg "din0_non_img_buffer_regs"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_package.vhd
Info: pc: "alt_vip_cpr_0" instantiated alt_pc "pc"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_package.vhd
Info: ctrl_cnt_id_1008_line254: "alt_vip_cpr_0" instantiated alt_au "ctrl_cnt_id_1008_line254"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_package.vhd
Info: fu_id_1314_line242_28: "alt_vip_cpr_0" instantiated alt_cmp "fu_id_1314_line242_28"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_package.vhd
Info: clocksource: "alt_vip_cpr_0" instantiated alt_cusp_testbench_clock "clocksource"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_package.vhd
Info: to_output: "alt_vip_mix_0" instantiated alt_fifo "to_output"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_package.vhd
Info: control: "alt_vip_mix_0" instantiated alt_avalon_mm_mem_slave "control"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_package.vhd
Info: read_master: "alt_vip_vfb_0" instantiated alt_avalon_mm_bursting_master_fifo "read_master"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_package.vhd
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo.vhd
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_gray_clock_crosser.vhd
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_logic_fifo.vhd
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_one_bit_delay.vhd
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_std_logic_vector_delay.vhd
Info: read_master_pull: "alt_vip_vfb_0" instantiated alt_cusp_pulling_width_adapter "read_master_pull"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_package.vhd
Info: write_master_push: "alt_vip_vfb_0" instantiated alt_cusp_pushing_width_adapter "write_master_push"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_package.vhd
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: alt_vip_vfr_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: alt_vip_vfr_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "alt_vip_vfr_0_avalon_master_limiter"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: hps_0_f2h_axi_slave_wr_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "hps_0_f2h_axi_slave_wr_burst_adapter"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: alt_vip_vfr_0_avalon_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "alt_vip_vfr_0_avalon_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: alt_vip_vfr_0_avalon_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "alt_vip_vfr_0_avalon_slave_agent"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: alt_vip_vfr_0_avalon_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "alt_vip_vfr_0_avalon_slave_agent_rsp_fifo"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_2" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Qsys: Done "Qsys" with 73 modules, 204 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
