<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineIRBuilder.h source code [llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::DstOp,llvm::FlagsOp,llvm::MachineIRBuilder,llvm::MachineIRBuilderState,llvm::SrcOp "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>include</a>/<a href='../..'>llvm</a>/<a href='..'>CodeGen</a>/<a href='./'>GlobalISel</a>/<a href='MachineIRBuilder.h.html'>MachineIRBuilder.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- llvm/CodeGen/GlobalISel/MachineIRBuilder.h - MIBuilder --*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file declares the MachineIRBuilder class.</i></td></tr>
<tr><th id="10">10</th><td><i>/// This is a helper class to build MachineInstr.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H">LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H">LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="CSEInfo.h.html">"llvm/CodeGen/GlobalISel/CSEInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="Types.h.html">"llvm/CodeGen/GlobalISel/Types.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../LowLevelType.h.html">"llvm/CodeGen/LowLevelType.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>// Forward declarations.</i></td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" id="llvm::TargetInstrInfo">TargetInstrInfo</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" id="llvm::GISelChangeObserver">GISelChangeObserver</a>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i class="doc">/// Class which stores all the state required in a MachineIRBuilder.</i></td></tr>
<tr><th id="36">36</th><td><i class="doc">/// Since MachineIRBuilders will only store state in this object, it allows</i></td></tr>
<tr><th id="37">37</th><td><i class="doc">/// to transfer BuilderState between different kinds of MachineIRBuilders.</i></td></tr>
<tr><th id="38">38</th><td><b>struct</b> <dfn class="type def" id="llvm::MachineIRBuilderState" title='llvm::MachineIRBuilderState' data-ref="llvm::MachineIRBuilderState">MachineIRBuilderState</dfn> {</td></tr>
<tr><th id="39">39</th><td>  <i class="doc">/// MachineFunction under construction.</i></td></tr>
<tr><th id="40">40</th><td>  <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::MachineIRBuilderState::MF" title='llvm::MachineIRBuilderState::MF' data-ref="llvm::MachineIRBuilderState::MF">MF</dfn>;</td></tr>
<tr><th id="41">41</th><td>  <i class="doc">/// Information used to access the description of the opcodes.</i></td></tr>
<tr><th id="42">42</th><td>  <em>const</em> <a class="type" href="../PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="decl" id="llvm::MachineIRBuilderState::TII" title='llvm::MachineIRBuilderState::TII' data-ref="llvm::MachineIRBuilderState::TII">TII</dfn>;</td></tr>
<tr><th id="43">43</th><td>  <i class="doc">/// Information used to verify types are consistent and to create virtual registers.</i></td></tr>
<tr><th id="44">44</th><td>  <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl" id="llvm::MachineIRBuilderState::MRI" title='llvm::MachineIRBuilderState::MRI' data-ref="llvm::MachineIRBuilderState::MRI">MRI</dfn>;</td></tr>
<tr><th id="45">45</th><td>  <i class="doc">/// Debug location to be set to any instruction we create.</i></td></tr>
<tr><th id="46">46</th><td>  <a class="type" href="../../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="decl" id="llvm::MachineIRBuilderState::DL" title='llvm::MachineIRBuilderState::DL' data-ref="llvm::MachineIRBuilderState::DL">DL</dfn>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <i class="doc">/// <span class="command">\name</span> <span class="verb">Fields describing the insertion point.</span></i></td></tr>
<tr><th id="49">49</th><td><i class="doc">  /// @{</i></td></tr>
<tr><th id="50">50</th><td>  <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="llvm::MachineIRBuilderState::MBB" title='llvm::MachineIRBuilderState::MBB' data-ref="llvm::MachineIRBuilderState::MBB">MBB</dfn>;</td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl" id="llvm::MachineIRBuilderState::II" title='llvm::MachineIRBuilderState::II' data-ref="llvm::MachineIRBuilderState::II">II</dfn>;</td></tr>
<tr><th id="52">52</th><td>  <i class="doc">/// @}</i></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver">GISelChangeObserver</a> *<dfn class="decl" id="llvm::MachineIRBuilderState::Observer" title='llvm::MachineIRBuilderState::Observer' data-ref="llvm::MachineIRBuilderState::Observer">Observer</dfn>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <a class="type" href="CSEInfo.h.html#llvm::GISelCSEInfo" title='llvm::GISelCSEInfo' data-ref="llvm::GISelCSEInfo">GISelCSEInfo</a> *<dfn class="decl" id="llvm::MachineIRBuilderState::CSEInfo" title='llvm::MachineIRBuilderState::CSEInfo' data-ref="llvm::MachineIRBuilderState::CSEInfo">CSEInfo</dfn>;</td></tr>
<tr><th id="57">57</th><td>};</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><b>class</b> <dfn class="type def" id="llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</dfn> {</td></tr>
<tr><th id="60">60</th><td>  <b>union</b> {</td></tr>
<tr><th id="61">61</th><td>    <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="decl" id="llvm::DstOp::(anonymous)::LLTTy" title='llvm::DstOp::(anonymous union)::LLTTy' data-ref="llvm::DstOp::(anonymous)::LLTTy">LLTTy</dfn>;</td></tr>
<tr><th id="62">62</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::DstOp::(anonymous)::Reg" title='llvm::DstOp::(anonymous union)::Reg' data-ref="llvm::DstOp::(anonymous)::Reg">Reg</dfn>;</td></tr>
<tr><th id="63">63</th><td>    <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="llvm::DstOp::(anonymous)::RC" title='llvm::DstOp::(anonymous union)::RC' data-ref="llvm::DstOp::(anonymous)::RC">RC</dfn>;</td></tr>
<tr><th id="64">64</th><td>  };</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>public</b>:</td></tr>
<tr><th id="67">67</th><td>  <b>enum</b> <b>class</b> <dfn class="type def" id="llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</dfn> { <dfn class="enum" id="llvm::DstOp::DstType::Ty_LLT" title='llvm::DstOp::DstType::Ty_LLT' data-ref="llvm::DstOp::DstType::Ty_LLT">Ty_LLT</dfn>, <dfn class="enum" id="llvm::DstOp::DstType::Ty_Reg" title='llvm::DstOp::DstType::Ty_Reg' data-ref="llvm::DstOp::DstType::Ty_Reg">Ty_Reg</dfn>, <dfn class="enum" id="llvm::DstOp::DstType::Ty_RC" title='llvm::DstOp::DstType::Ty_RC' data-ref="llvm::DstOp::DstType::Ty_RC">Ty_RC</dfn> };</td></tr>
<tr><th id="68">68</th><td>  <dfn class="decl def" id="_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej">DstOp</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1R" title='R' data-type='unsigned int' data-ref="1R">R</dfn>) : <a class="ref" href="#llvm::DstOp::(anonymous)::Reg" title='llvm::DstOp::(anonymous union)::Reg' data-ref="llvm::DstOp::(anonymous)::Reg">Reg</a>(<a class="local col1 ref" href="#1R" title='R' data-ref="1R">R</a>), <a class="member" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty">Ty</a>(<a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_Reg" title='llvm::DstOp::DstType::Ty_Reg' data-ref="llvm::DstOp::DstType::Ty_Reg">Ty_Reg</a>) {}</td></tr>
<tr><th id="69">69</th><td>  <dfn class="decl def" id="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE">DstOp</dfn>(<em>const</em> <a class="type" href="../MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="2Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="2Op">Op</dfn>) : <a class="ref" href="#llvm::DstOp::(anonymous)::Reg" title='llvm::DstOp::(anonymous union)::Reg' data-ref="llvm::DstOp::(anonymous)::Reg">Reg</a>(<a class="local col2 ref" href="#2Op" title='Op' data-ref="2Op">Op</a>.<a class="ref" href="../MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <a class="member" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty">Ty</a>(<a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_Reg" title='llvm::DstOp::DstType::Ty_Reg' data-ref="llvm::DstOp::DstType::Ty_Reg">Ty_Reg</a>) {}</td></tr>
<tr><th id="70">70</th><td>  <dfn class="decl def" id="_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE">DstOp</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col3 decl" id="3T" title='T' data-type='const llvm::LLT &amp;' data-ref="3T">T</dfn>) : <a class="ref" href="#llvm::DstOp::(anonymous)::LLTTy" title='llvm::DstOp::(anonymous union)::LLTTy' data-ref="llvm::DstOp::(anonymous)::LLTTy">LLTTy</a><a class="ref" href="../../Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_">(</a><a class="local col3 ref" href="#3T" title='T' data-ref="3T">T</a>), <a class="member" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty">Ty</a>(<a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_LLT" title='llvm::DstOp::DstType::Ty_LLT' data-ref="llvm::DstOp::DstType::Ty_LLT">Ty_LLT</a>) {}</td></tr>
<tr><th id="71">71</th><td>  <dfn class="decl def" id="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE">DstOp</dfn>(<em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="4TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="4TRC">TRC</dfn>) : <a class="ref" href="#llvm::DstOp::(anonymous)::RC" title='llvm::DstOp::(anonymous union)::RC' data-ref="llvm::DstOp::(anonymous)::RC">RC</a>(<a class="local col4 ref" href="#4TRC" title='TRC' data-ref="4TRC">TRC</a>), <a class="member" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty">Ty</a>(<a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_RC" title='llvm::DstOp::DstType::Ty_RC' data-ref="llvm::DstOp::DstType::Ty_RC">Ty_RC</a>) {}</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE" title='llvm::DstOp::addDefToMIB' data-ref="_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE">addDefToMIB</dfn>(<a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="5MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="5MRI">MRI</dfn>, <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="6MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="6MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="74">74</th><td>    <b>switch</b> (<a class="member" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty">Ty</a>) {</td></tr>
<tr><th id="75">75</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_Reg" title='llvm::DstOp::DstType::Ty_Reg' data-ref="llvm::DstOp::DstType::Ty_Reg">Ty_Reg</a>:</td></tr>
<tr><th id="76">76</th><td>      <a class="local col6 ref" href="#6MIB" title='MIB' data-ref="6MIB">MIB</a>.<a class="ref" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="ref" href="#llvm::DstOp::(anonymous)::Reg" title='llvm::DstOp::(anonymous union)::Reg' data-ref="llvm::DstOp::(anonymous)::Reg">Reg</a>);</td></tr>
<tr><th id="77">77</th><td>      <b>break</b>;</td></tr>
<tr><th id="78">78</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_LLT" title='llvm::DstOp::DstType::Ty_LLT' data-ref="llvm::DstOp::DstType::Ty_LLT">Ty_LLT</a>:</td></tr>
<tr><th id="79">79</th><td>      <a class="local col6 ref" href="#6MIB" title='MIB' data-ref="6MIB">MIB</a>.<a class="ref" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col5 ref" href="#5MRI" title='MRI' data-ref="5MRI">MRI</a>.<a class="ref" href="../MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref" href="#llvm::DstOp::(anonymous)::LLTTy" title='llvm::DstOp::(anonymous union)::LLTTy' data-ref="llvm::DstOp::(anonymous)::LLTTy">LLTTy</a>));</td></tr>
<tr><th id="80">80</th><td>      <b>break</b>;</td></tr>
<tr><th id="81">81</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_RC" title='llvm::DstOp::DstType::Ty_RC' data-ref="llvm::DstOp::DstType::Ty_RC">Ty_RC</a>:</td></tr>
<tr><th id="82">82</th><td>      <a class="local col6 ref" href="#6MIB" title='MIB' data-ref="6MIB">MIB</a>.<a class="ref" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col5 ref" href="#5MRI" title='MRI' data-ref="5MRI">MRI</a>.<a class="ref" href="../MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="ref" href="#llvm::DstOp::(anonymous)::RC" title='llvm::DstOp::(anonymous union)::RC' data-ref="llvm::DstOp::(anonymous)::RC">RC</a>));</td></tr>
<tr><th id="83">83</th><td>      <b>break</b>;</td></tr>
<tr><th id="84">84</th><td>    }</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="decl def" id="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</dfn>(<em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="7MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="7MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="88">88</th><td>    <b>switch</b> (<a class="member" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty">Ty</a>) {</td></tr>
<tr><th id="89">89</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_RC" title='llvm::DstOp::DstType::Ty_RC' data-ref="llvm::DstOp::DstType::Ty_RC">Ty_RC</a>:</td></tr>
<tr><th id="90">90</th><td>      <b>return</b> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a><a class="ref" href="../../Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev">{</a>};</td></tr>
<tr><th id="91">91</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_LLT" title='llvm::DstOp::DstType::Ty_LLT' data-ref="llvm::DstOp::DstType::Ty_LLT">Ty_LLT</a>:</td></tr>
<tr><th id="92">92</th><td>      <b>return</b> <a class="ref fake" href="../../Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref" href="#llvm::DstOp::(anonymous)::LLTTy" title='llvm::DstOp::(anonymous union)::LLTTy' data-ref="llvm::DstOp::(anonymous)::LLTTy">LLTTy</a>;</td></tr>
<tr><th id="93">93</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_Reg" title='llvm::DstOp::DstType::Ty_Reg' data-ref="llvm::DstOp::DstType::Ty_Reg">Ty_Reg</a>:</td></tr>
<tr><th id="94">94</th><td>      <b>return</b> <a class="local col7 ref" href="#7MRI" title='MRI' data-ref="7MRI">MRI</a>.<a class="ref" href="../MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="ref" href="#llvm::DstOp::(anonymous)::Reg" title='llvm::DstOp::(anonymous union)::Reg' data-ref="llvm::DstOp::(anonymous)::Reg">Reg</a>);</td></tr>
<tr><th id="95">95</th><td>    }</td></tr>
<tr><th id="96">96</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unrecognised DstOp::DstType enum&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;, 96)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognised DstOp::DstType enum"</q>);</td></tr>
<tr><th id="97">97</th><td>  }</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm5DstOp6getRegEv" title='llvm::DstOp::getReg' data-ref="_ZNK4llvm5DstOp6getRegEv">getReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="100">100</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ty == DstType::Ty_Reg &amp;&amp; &quot;Not a register&quot;) ? void (0) : __assert_fail (&quot;Ty == DstType::Ty_Reg &amp;&amp; \&quot;Not a register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;, 100, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty">Ty</a> == <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_Reg" title='llvm::DstOp::DstType::Ty_Reg' data-ref="llvm::DstOp::DstType::Ty_Reg">Ty_Reg</a> &amp;&amp; <q>"Not a register"</q>);</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> <a class="ref" href="#llvm::DstOp::(anonymous)::Reg" title='llvm::DstOp::(anonymous union)::Reg' data-ref="llvm::DstOp::(anonymous)::Reg">Reg</a>;</td></tr>
<tr><th id="102">102</th><td>  }</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl def" id="_ZNK4llvm5DstOp11getRegClassEv" title='llvm::DstOp::getRegClass' data-ref="_ZNK4llvm5DstOp11getRegClassEv">getRegClass</dfn>() <em>const</em> {</td></tr>
<tr><th id="105">105</th><td>    <b>switch</b> (<a class="member" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty">Ty</a>) {</td></tr>
<tr><th id="106">106</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_RC" title='llvm::DstOp::DstType::Ty_RC' data-ref="llvm::DstOp::DstType::Ty_RC">Ty_RC</a>:</td></tr>
<tr><th id="107">107</th><td>      <b>return</b> <a class="ref" href="#llvm::DstOp::(anonymous)::RC" title='llvm::DstOp::(anonymous union)::RC' data-ref="llvm::DstOp::(anonymous)::RC">RC</a>;</td></tr>
<tr><th id="108">108</th><td>    <b>default</b>:</td></tr>
<tr><th id="109">109</th><td>      <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Not a RC Operand&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;, 109)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not a RC Operand"</q>);</td></tr>
<tr><th id="110">110</th><td>    }</td></tr>
<tr><th id="111">111</th><td>  }</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a> <dfn class="decl def" id="_ZNK4llvm5DstOp12getDstOpKindEv" title='llvm::DstOp::getDstOpKind' data-ref="_ZNK4llvm5DstOp12getDstOpKindEv">getDstOpKind</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty">Ty</a>; }</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><b>private</b>:</td></tr>
<tr><th id="116">116</th><td>  <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType">DstType</a> <dfn class="decl" id="llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty">Ty</dfn>;</td></tr>
<tr><th id="117">117</th><td>};</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><b>class</b> <dfn class="type def" id="llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</dfn> {</td></tr>
<tr><th id="120">120</th><td>  <b>union</b> {</td></tr>
<tr><th id="121">121</th><td>    <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="llvm::SrcOp::(anonymous)::SrcMIB" title='llvm::SrcOp::(anonymous union)::SrcMIB' data-ref="llvm::SrcOp::(anonymous)::SrcMIB">SrcMIB</dfn>;</td></tr>
<tr><th id="122">122</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SrcOp::(anonymous)::Reg" title='llvm::SrcOp::(anonymous union)::Reg' data-ref="llvm::SrcOp::(anonymous)::Reg">Reg</dfn>;</td></tr>
<tr><th id="123">123</th><td>    <a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="decl" id="llvm::SrcOp::(anonymous)::Pred" title='llvm::SrcOp::(anonymous union)::Pred' data-ref="llvm::SrcOp::(anonymous)::Pred">Pred</dfn>;</td></tr>
<tr><th id="124">124</th><td>  };</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><b>public</b>:</td></tr>
<tr><th id="127">127</th><td>  <b>enum</b> <b>class</b> <dfn class="type def" id="llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</dfn> { <dfn class="enum" id="llvm::SrcOp::SrcType::Ty_Reg" title='llvm::SrcOp::SrcType::Ty_Reg' data-ref="llvm::SrcOp::SrcType::Ty_Reg">Ty_Reg</dfn>, <dfn class="enum" id="llvm::SrcOp::SrcType::Ty_MIB" title='llvm::SrcOp::SrcType::Ty_MIB' data-ref="llvm::SrcOp::SrcType::Ty_MIB">Ty_MIB</dfn>, <dfn class="enum" id="llvm::SrcOp::SrcType::Ty_Predicate" title='llvm::SrcOp::SrcType::Ty_Predicate' data-ref="llvm::SrcOp::SrcType::Ty_Predicate">Ty_Predicate</dfn> };</td></tr>
<tr><th id="128">128</th><td>  <dfn class="decl def" id="_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej">SrcOp</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="8R" title='R' data-type='unsigned int' data-ref="8R">R</dfn>) : <a class="ref" href="#llvm::SrcOp::(anonymous)::Reg" title='llvm::SrcOp::(anonymous union)::Reg' data-ref="llvm::SrcOp::(anonymous)::Reg">Reg</a>(<a class="local col8 ref" href="#8R" title='R' data-ref="8R">R</a>), <a class="member" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty">Ty</a>(<a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Reg" title='llvm::SrcOp::SrcType::Ty_Reg' data-ref="llvm::SrcOp::SrcType::Ty_Reg">Ty_Reg</a>) {}</td></tr>
<tr><th id="129">129</th><td>  <dfn class="decl def" id="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE">SrcOp</dfn>(<em>const</em> <a class="type" href="../MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="9Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="9Op">Op</dfn>) : <a class="ref" href="#llvm::SrcOp::(anonymous)::Reg" title='llvm::SrcOp::(anonymous union)::Reg' data-ref="llvm::SrcOp::(anonymous)::Reg">Reg</a>(<a class="local col9 ref" href="#9Op" title='Op' data-ref="9Op">Op</a>.<a class="ref" href="../MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <a class="member" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty">Ty</a>(<a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Reg" title='llvm::SrcOp::SrcType::Ty_Reg' data-ref="llvm::SrcOp::SrcType::Ty_Reg">Ty_Reg</a>) {}</td></tr>
<tr><th id="130">130</th><td>  <dfn class="decl def" id="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE">SrcOp</dfn>(<em>const</em> <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="10MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="10MIB">MIB</dfn>) : <a class="ref" href="#llvm::SrcOp::(anonymous)::SrcMIB" title='llvm::SrcOp::(anonymous union)::SrcMIB' data-ref="llvm::SrcOp::(anonymous)::SrcMIB">SrcMIB</a><a class="ref" href="../MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_">(</a><a class="local col0 ref" href="#10MIB" title='MIB' data-ref="10MIB">MIB</a>), <a class="member" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty">Ty</a>(<a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_MIB" title='llvm::SrcOp::SrcType::Ty_MIB' data-ref="llvm::SrcOp::SrcType::Ty_MIB">Ty_MIB</a>) {}</td></tr>
<tr><th id="131">131</th><td>  <dfn class="decl def" id="_ZN4llvm5SrcOpC1ENS_7CmpInst9PredicateE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_7CmpInst9PredicateE">SrcOp</dfn>(<em>const</em> <a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col1 decl" id="11P" title='P' data-type='const CmpInst::Predicate' data-ref="11P">P</dfn>) : <a class="ref" href="#llvm::SrcOp::(anonymous)::Pred" title='llvm::SrcOp::(anonymous union)::Pred' data-ref="llvm::SrcOp::(anonymous)::Pred">Pred</a>(<a class="local col1 ref" href="#11P" title='P' data-ref="11P">P</a>), <a class="member" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty">Ty</a>(<a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Predicate" title='llvm::SrcOp::SrcType::Ty_Predicate' data-ref="llvm::SrcOp::SrcType::Ty_Predicate">Ty_Predicate</a>) {}</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm5SrcOp11addSrcToMIBERNS_19MachineInstrBuilderE" title='llvm::SrcOp::addSrcToMIB' data-ref="_ZNK4llvm5SrcOp11addSrcToMIBERNS_19MachineInstrBuilderE">addSrcToMIB</dfn>(<a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="12MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="12MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="134">134</th><td>    <b>switch</b> (<a class="member" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty">Ty</a>) {</td></tr>
<tr><th id="135">135</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Predicate" title='llvm::SrcOp::SrcType::Ty_Predicate' data-ref="llvm::SrcOp::SrcType::Ty_Predicate">Ty_Predicate</a>:</td></tr>
<tr><th id="136">136</th><td>      <a class="local col2 ref" href="#12MIB" title='MIB' data-ref="12MIB">MIB</a>.<a class="ref" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12addPredicateENS_7CmpInst9PredicateE" title='llvm::MachineInstrBuilder::addPredicate' data-ref="_ZNK4llvm19MachineInstrBuilder12addPredicateENS_7CmpInst9PredicateE">addPredicate</a>(<a class="ref" href="#llvm::SrcOp::(anonymous)::Pred" title='llvm::SrcOp::(anonymous union)::Pred' data-ref="llvm::SrcOp::(anonymous)::Pred">Pred</a>);</td></tr>
<tr><th id="137">137</th><td>      <b>break</b>;</td></tr>
<tr><th id="138">138</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Reg" title='llvm::SrcOp::SrcType::Ty_Reg' data-ref="llvm::SrcOp::SrcType::Ty_Reg">Ty_Reg</a>:</td></tr>
<tr><th id="139">139</th><td>      <a class="local col2 ref" href="#12MIB" title='MIB' data-ref="12MIB">MIB</a>.<a class="ref" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="ref" href="#llvm::SrcOp::(anonymous)::Reg" title='llvm::SrcOp::(anonymous union)::Reg' data-ref="llvm::SrcOp::(anonymous)::Reg">Reg</a>);</td></tr>
<tr><th id="140">140</th><td>      <b>break</b>;</td></tr>
<tr><th id="141">141</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_MIB" title='llvm::SrcOp::SrcType::Ty_MIB' data-ref="llvm::SrcOp::SrcType::Ty_MIB">Ty_MIB</a>:</td></tr>
<tr><th id="142">142</th><td>      <a class="local col2 ref" href="#12MIB" title='MIB' data-ref="12MIB">MIB</a>.<a class="ref" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="ref" href="#llvm::SrcOp::(anonymous)::SrcMIB" title='llvm::SrcOp::(anonymous union)::SrcMIB' data-ref="llvm::SrcOp::(anonymous)::SrcMIB">SrcMIB</a><a class="ref" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="143">143</th><td>      <b>break</b>;</td></tr>
<tr><th id="144">144</th><td>    }</td></tr>
<tr><th id="145">145</th><td>  }</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="decl def" id="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</dfn>(<em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="13MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="13MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="148">148</th><td>    <b>switch</b> (<a class="member" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty">Ty</a>) {</td></tr>
<tr><th id="149">149</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Predicate" title='llvm::SrcOp::SrcType::Ty_Predicate' data-ref="llvm::SrcOp::SrcType::Ty_Predicate">Ty_Predicate</a>:</td></tr>
<tr><th id="150">150</th><td>      <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Not a register operand&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;, 150)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not a register operand"</q>);</td></tr>
<tr><th id="151">151</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Reg" title='llvm::SrcOp::SrcType::Ty_Reg' data-ref="llvm::SrcOp::SrcType::Ty_Reg">Ty_Reg</a>:</td></tr>
<tr><th id="152">152</th><td>      <b>return</b> <a class="local col3 ref" href="#13MRI" title='MRI' data-ref="13MRI">MRI</a>.<a class="ref" href="../MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="ref" href="#llvm::SrcOp::(anonymous)::Reg" title='llvm::SrcOp::(anonymous union)::Reg' data-ref="llvm::SrcOp::(anonymous)::Reg">Reg</a>);</td></tr>
<tr><th id="153">153</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_MIB" title='llvm::SrcOp::SrcType::Ty_MIB' data-ref="llvm::SrcOp::SrcType::Ty_MIB">Ty_MIB</a>:</td></tr>
<tr><th id="154">154</th><td>      <b>return</b> <a class="local col3 ref" href="#13MRI" title='MRI' data-ref="13MRI">MRI</a>.<a class="ref" href="../MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="ref" href="#llvm::SrcOp::(anonymous)::SrcMIB" title='llvm::SrcOp::(anonymous union)::SrcMIB' data-ref="llvm::SrcOp::(anonymous)::SrcMIB">SrcMIB</a><a class="ref" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="155">155</th><td>    }</td></tr>
<tr><th id="156">156</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unrecognised SrcOp::SrcType enum&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;, 156)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognised SrcOp::SrcType enum"</q>);</td></tr>
<tr><th id="157">157</th><td>  }</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm5SrcOp6getRegEv" title='llvm::SrcOp::getReg' data-ref="_ZNK4llvm5SrcOp6getRegEv">getReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="160">160</th><td>    <b>switch</b> (<a class="member" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty">Ty</a>) {</td></tr>
<tr><th id="161">161</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Predicate" title='llvm::SrcOp::SrcType::Ty_Predicate' data-ref="llvm::SrcOp::SrcType::Ty_Predicate">Ty_Predicate</a>:</td></tr>
<tr><th id="162">162</th><td>      <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Not a register operand&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;, 162)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not a register operand"</q>);</td></tr>
<tr><th id="163">163</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Reg" title='llvm::SrcOp::SrcType::Ty_Reg' data-ref="llvm::SrcOp::SrcType::Ty_Reg">Ty_Reg</a>:</td></tr>
<tr><th id="164">164</th><td>      <b>return</b> <a class="ref" href="#llvm::SrcOp::(anonymous)::Reg" title='llvm::SrcOp::(anonymous union)::Reg' data-ref="llvm::SrcOp::(anonymous)::Reg">Reg</a>;</td></tr>
<tr><th id="165">165</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_MIB" title='llvm::SrcOp::SrcType::Ty_MIB' data-ref="llvm::SrcOp::SrcType::Ty_MIB">Ty_MIB</a>:</td></tr>
<tr><th id="166">166</th><td>      <b>return</b> <a class="ref" href="#llvm::SrcOp::(anonymous)::SrcMIB" title='llvm::SrcOp::(anonymous union)::SrcMIB' data-ref="llvm::SrcOp::(anonymous)::SrcMIB">SrcMIB</a><a class="ref" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="167">167</th><td>    }</td></tr>
<tr><th id="168">168</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unrecognised SrcOp::SrcType enum&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;, 168)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognised SrcOp::SrcType enum"</q>);</td></tr>
<tr><th id="169">169</th><td>  }</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="decl def" id="_ZNK4llvm5SrcOp12getPredicateEv" title='llvm::SrcOp::getPredicate' data-ref="_ZNK4llvm5SrcOp12getPredicateEv">getPredicate</dfn>() <em>const</em> {</td></tr>
<tr><th id="172">172</th><td>    <b>switch</b> (<a class="member" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty">Ty</a>) {</td></tr>
<tr><th id="173">173</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Predicate" title='llvm::SrcOp::SrcType::Ty_Predicate' data-ref="llvm::SrcOp::SrcType::Ty_Predicate">Ty_Predicate</a>:</td></tr>
<tr><th id="174">174</th><td>      <b>return</b> <a class="ref" href="#llvm::SrcOp::(anonymous)::Pred" title='llvm::SrcOp::(anonymous union)::Pred' data-ref="llvm::SrcOp::(anonymous)::Pred">Pred</a>;</td></tr>
<tr><th id="175">175</th><td>    <b>default</b>:</td></tr>
<tr><th id="176">176</th><td>      <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Not a register operand&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;, 176)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not a register operand"</q>);</td></tr>
<tr><th id="177">177</th><td>    }</td></tr>
<tr><th id="178">178</th><td>  }</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a> <dfn class="decl def" id="_ZNK4llvm5SrcOp12getSrcOpKindEv" title='llvm::SrcOp::getSrcOpKind' data-ref="_ZNK4llvm5SrcOp12getSrcOpKindEv">getSrcOpKind</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty">Ty</a>; }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><b>private</b>:</td></tr>
<tr><th id="183">183</th><td>  <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a> <dfn class="decl" id="llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty">Ty</dfn>;</td></tr>
<tr><th id="184">184</th><td>};</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><b>class</b> <dfn class="type def" id="llvm::FlagsOp" title='llvm::FlagsOp' data-ref="llvm::FlagsOp">FlagsOp</dfn> {</td></tr>
<tr><th id="187">187</th><td>  <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::FlagsOp::Flags" title='llvm::FlagsOp::Flags' data-ref="llvm::FlagsOp::Flags">Flags</dfn>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><b>public</b>:</td></tr>
<tr><th id="190">190</th><td>  <b>explicit</b> <dfn class="decl def" id="_ZN4llvm7FlagsOpC1Ej" title='llvm::FlagsOp::FlagsOp' data-ref="_ZN4llvm7FlagsOpC1Ej">FlagsOp</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="14F" title='F' data-type='unsigned int' data-ref="14F">F</dfn>) : <a class="member" href="#llvm::FlagsOp::Flags" title='llvm::FlagsOp::Flags' data-ref="llvm::FlagsOp::Flags">Flags</a><a class="ref" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_">(</a><a class="local col4 ref" href="#14F" title='F' data-ref="14F">F</a>) {}</td></tr>
<tr><th id="191">191</th><td>  <dfn class="decl def" id="_ZN4llvm7FlagsOpC1Ev" title='llvm::FlagsOp::FlagsOp' data-ref="_ZN4llvm7FlagsOpC1Ev">FlagsOp</dfn>() : <a class="member" href="#llvm::FlagsOp::Flags" title='llvm::FlagsOp::Flags' data-ref="llvm::FlagsOp::Flags">Flags</a><a class="ref" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE">(</a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>) {}</td></tr>
<tr><th id="192">192</th><td>  <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="decl def" id="_ZNK4llvm7FlagsOp8getFlagsEv" title='llvm::FlagsOp::getFlags' data-ref="_ZNK4llvm7FlagsOp8getFlagsEv">getFlags</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="member" href="#llvm::FlagsOp::Flags" title='llvm::FlagsOp::Flags' data-ref="llvm::FlagsOp::Flags">Flags</a>; }</td></tr>
<tr><th id="193">193</th><td>};</td></tr>
<tr><th id="194">194</th><td><i class="doc">/// Helper class to build MachineInstr.</i></td></tr>
<tr><th id="195">195</th><td><i class="doc">/// It keeps internally the insertion point and debug location for all</i></td></tr>
<tr><th id="196">196</th><td><i class="doc">/// the new instructions we want to create.</i></td></tr>
<tr><th id="197">197</th><td><i class="doc">/// This information can be modify via the related setters.</i></td></tr>
<tr><th id="198">198</th><td><b>class</b> <dfn class="type def" id="llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</dfn> {</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <a class="type" href="#llvm::MachineIRBuilderState" title='llvm::MachineIRBuilderState' data-ref="llvm::MachineIRBuilderState">MachineIRBuilderState</a> <dfn class="decl" id="llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</dfn>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><b>protected</b>:</td></tr>
<tr><th id="203">203</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder16validateTruncExtERKNS_3LLTES3_b" title='llvm::MachineIRBuilder::validateTruncExt' data-ref="_ZN4llvm16MachineIRBuilder16validateTruncExtERKNS_3LLTES3_b">validateTruncExt</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col5 decl" id="15Dst" title='Dst' data-type='const llvm::LLT &amp;' data-ref="15Dst">Dst</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col6 decl" id="16Src" title='Src' data-type='const llvm::LLT &amp;' data-ref="16Src">Src</dfn>, <em>bool</em> <dfn class="local col7 decl" id="17IsExtend" title='IsExtend' data-type='bool' data-ref="17IsExtend">IsExtend</dfn>);</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder16validateBinaryOpERKNS_3LLTES3_S3_" title='llvm::MachineIRBuilder::validateBinaryOp' data-ref="_ZN4llvm16MachineIRBuilder16validateBinaryOpERKNS_3LLTES3_S3_">validateBinaryOp</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col8 decl" id="18Res" title='Res' data-type='const llvm::LLT &amp;' data-ref="18Res">Res</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col9 decl" id="19Op0" title='Op0' data-type='const llvm::LLT &amp;' data-ref="19Op0">Op0</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col0 decl" id="20Op1" title='Op1' data-type='const llvm::LLT &amp;' data-ref="20Op1">Op1</dfn>);</td></tr>
<tr><th id="206">206</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder15validateShiftOpERKNS_3LLTES3_S3_" title='llvm::MachineIRBuilder::validateShiftOp' data-ref="_ZN4llvm16MachineIRBuilder15validateShiftOpERKNS_3LLTES3_S3_">validateShiftOp</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col1 decl" id="21Res" title='Res' data-type='const llvm::LLT &amp;' data-ref="21Res">Res</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col2 decl" id="22Op0" title='Op0' data-type='const llvm::LLT &amp;' data-ref="22Op0">Op0</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col3 decl" id="23Op1" title='Op1' data-type='const llvm::LLT &amp;' data-ref="23Op1">Op1</dfn>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder16validateSelectOpERKNS_3LLTES3_S3_S3_" title='llvm::MachineIRBuilder::validateSelectOp' data-ref="_ZN4llvm16MachineIRBuilder16validateSelectOpERKNS_3LLTES3_S3_S3_">validateSelectOp</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col4 decl" id="24ResTy" title='ResTy' data-type='const llvm::LLT &amp;' data-ref="24ResTy">ResTy</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col5 decl" id="25TstTy" title='TstTy' data-type='const llvm::LLT &amp;' data-ref="25TstTy">TstTy</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col6 decl" id="26Op0Ty" title='Op0Ty' data-type='const llvm::LLT &amp;' data-ref="26Op0Ty">Op0Ty</dfn>,</td></tr>
<tr><th id="209">209</th><td>                        <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col7 decl" id="27Op1Ty" title='Op1Ty' data-type='const llvm::LLT &amp;' data-ref="27Op1Ty">Op1Ty</dfn>);</td></tr>
<tr><th id="210">210</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16MachineIRBuilder15recordInsertionEPNS_12MachineInstrE" title='llvm::MachineIRBuilder::recordInsertion' data-ref="_ZNK4llvm16MachineIRBuilder15recordInsertionEPNS_12MachineInstrE">recordInsertion</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="28MI" title='MI' data-type='llvm::MachineInstr *' data-ref="28MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><b>public</b>:</td></tr>
<tr><th id="213">213</th><td>  <i class="doc">/// Some constructors for easy use.</i></td></tr>
<tr><th id="214">214</th><td>  <dfn class="decl" id="_ZN4llvm16MachineIRBuilderC1Ev" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1Ev">MachineIRBuilder</dfn>() = <b>default</b>;</td></tr>
<tr><th id="215">215</th><td>  <dfn class="decl def" id="_ZN4llvm16MachineIRBuilderC1ERNS_15MachineFunctionE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_15MachineFunctionE">MachineIRBuilder</dfn>(<a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="29MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="29MF">MF</dfn>) { <a class="member" href="#_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE" title='llvm::MachineIRBuilder::setMF' data-ref="_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE">setMF</a>(<span class='refarg'><a class="local col9 ref" href="#29MF" title='MF' data-ref="29MF">MF</a></span>); }</td></tr>
<tr><th id="216">216</th><td>  <dfn class="decl def" id="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">MachineIRBuilder</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="30MI">MI</dfn>) : <a class="type" href="#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a><a class="ref" href="#_ZN4llvm16MachineIRBuilderC1ERNS_15MachineFunctionE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_15MachineFunctionE">(</a>*<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()) {</td></tr>
<tr><th id="217">217</th><td>    <a class="member" href="#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a></span>);</td></tr>
<tr><th id="218">218</th><td>  }</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <b>virtual</b> <dfn class="virtual decl def" id="_ZN4llvm16MachineIRBuilderD1Ev" title='llvm::MachineIRBuilder::~MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderD1Ev">~MachineIRBuilder</dfn>() = <b>default</b>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <dfn class="decl def" id="_ZN4llvm16MachineIRBuilderC1ERKNS_21MachineIRBuilderStateE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERKNS_21MachineIRBuilderStateE">MachineIRBuilder</dfn>(<em>const</em> <a class="type" href="#llvm::MachineIRBuilderState" title='llvm::MachineIRBuilderState' data-ref="llvm::MachineIRBuilderState">MachineIRBuilderState</a> &amp;<dfn class="local col1 decl" id="31BState" title='BState' data-type='const llvm::MachineIRBuilderState &amp;' data-ref="31BState">BState</dfn>) : <a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a><a class="ref" href="#38" title='llvm::MachineIRBuilderState::MachineIRBuilderState' data-ref="_ZN4llvm21MachineIRBuilderStateC1ERKS0_">(</a><a class="local col1 ref" href="#31BState" title='BState' data-ref="31BState">BState</a>) {}</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <em>const</em> <a class="type" href="../PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder6getTIIEv" title='llvm::MachineIRBuilder::getTII' data-ref="_ZN4llvm16MachineIRBuilder6getTIIEv">getTII</dfn>() {</td></tr>
<tr><th id="225">225</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (State.TII &amp;&amp; &quot;TargetInstrInfo is not set&quot;) ? void (0) : __assert_fail (&quot;State.TII &amp;&amp; \&quot;TargetInstrInfo is not set\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;, 225, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::TII" title='llvm::MachineIRBuilderState::TII' data-ref="llvm::MachineIRBuilderState::TII">TII</a> &amp;&amp; <q>"TargetInstrInfo is not set"</q>);</td></tr>
<tr><th id="226">226</th><td>    <b>return</b> *<a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::TII" title='llvm::MachineIRBuilderState::TII' data-ref="llvm::MachineIRBuilderState::TII">TII</a>;</td></tr>
<tr><th id="227">227</th><td>  }</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i class="doc">/// Getter for the function we currently build.</i></td></tr>
<tr><th id="230">230</th><td>  <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</dfn>() {</td></tr>
<tr><th id="231">231</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (State.MF &amp;&amp; &quot;MachineFunction is not set&quot;) ? void (0) : __assert_fail (&quot;State.MF &amp;&amp; \&quot;MachineFunction is not set\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;, 231, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::MF" title='llvm::MachineIRBuilderState::MF' data-ref="llvm::MachineIRBuilderState::MF">MF</a> &amp;&amp; <q>"MachineFunction is not set"</q>);</td></tr>
<tr><th id="232">232</th><td>    <b>return</b> *<a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::MF" title='llvm::MachineIRBuilderState::MF' data-ref="llvm::MachineIRBuilderState::MF">MF</a>;</td></tr>
<tr><th id="233">233</th><td>  }</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <em>const</em> <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="decl def" id="_ZNK4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZNK4llvm16MachineIRBuilder5getMFEv">getMF</dfn>() <em>const</em> {</td></tr>
<tr><th id="236">236</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (State.MF &amp;&amp; &quot;MachineFunction is not set&quot;) ? void (0) : __assert_fail (&quot;State.MF &amp;&amp; \&quot;MachineFunction is not set\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;, 236, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::MF" title='llvm::MachineIRBuilderState::MF' data-ref="llvm::MachineIRBuilderState::MF">MF</a> &amp;&amp; <q>"MachineFunction is not set"</q>);</td></tr>
<tr><th id="237">237</th><td>    <b>return</b> *<a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::MF" title='llvm::MachineIRBuilderState::MF' data-ref="llvm::MachineIRBuilderState::MF">MF</a>;</td></tr>
<tr><th id="238">238</th><td>  }</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <em>const</em> <a class="type" href="../../IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="decl def" id="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv" title='llvm::MachineIRBuilder::getDataLayout' data-ref="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv">getDataLayout</dfn>() <em>const</em> {</td></tr>
<tr><th id="241">241</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZNK4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="242">242</th><td>  }</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <i class="doc">/// Getter for DebugLoc</i></td></tr>
<tr><th id="245">245</th><td>  <em>const</em> <a class="type" href="../../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder5getDLEv" title='llvm::MachineIRBuilder::getDL' data-ref="_ZN4llvm16MachineIRBuilder5getDLEv">getDL</dfn>() { <b>return</b> <a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::DL" title='llvm::MachineIRBuilderState::DL' data-ref="llvm::MachineIRBuilderState::DL">DL</a>; }</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <i class="doc">/// Getter for MRI</i></td></tr>
<tr><th id="248">248</th><td>  <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</dfn>() { <b>return</b> <a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::MRI" title='llvm::MachineIRBuilderState::MRI' data-ref="llvm::MachineIRBuilderState::MRI">MRI</a>; }</td></tr>
<tr><th id="249">249</th><td>  <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl def" id="_ZNK4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZNK4llvm16MachineIRBuilder6getMRIEv">getMRI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::MRI" title='llvm::MachineIRBuilderState::MRI' data-ref="llvm::MachineIRBuilderState::MRI">MRI</a>; }</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i class="doc">/// Getter for the State</i></td></tr>
<tr><th id="252">252</th><td>  <a class="type" href="#llvm::MachineIRBuilderState" title='llvm::MachineIRBuilderState' data-ref="llvm::MachineIRBuilderState">MachineIRBuilderState</a> &amp;<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder8getStateEv" title='llvm::MachineIRBuilder::getState' data-ref="_ZN4llvm16MachineIRBuilder8getStateEv">getState</dfn>() { <b>return</b> <a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>; }</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i class="doc">/// Getter for the basic block we currently build.</i></td></tr>
<tr><th id="255">255</th><td>  <em>const</em> <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="decl def" id="_ZNK4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZNK4llvm16MachineIRBuilder6getMBBEv">getMBB</dfn>() <em>const</em> {</td></tr>
<tr><th id="256">256</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (State.MBB &amp;&amp; &quot;MachineBasicBlock is not set&quot;) ? void (0) : __assert_fail (&quot;State.MBB &amp;&amp; \&quot;MachineBasicBlock is not set\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;, 256, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::MBB" title='llvm::MachineIRBuilderState::MBB' data-ref="llvm::MachineIRBuilderState::MBB">MBB</a> &amp;&amp; <q>"MachineBasicBlock is not set"</q>);</td></tr>
<tr><th id="257">257</th><td>    <b>return</b> *<a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::MBB" title='llvm::MachineIRBuilderState::MBB' data-ref="llvm::MachineIRBuilderState::MBB">MBB</a>;</td></tr>
<tr><th id="258">258</th><td>  }</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</dfn>() {</td></tr>
<tr><th id="261">261</th><td>    <b>return</b> <b>const_cast</b>&lt;<a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;&gt;(</td></tr>
<tr><th id="262">262</th><td>        <b>const_cast</b>&lt;<em>const</em> <a class="type" href="#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> *&gt;(<b>this</b>)-&gt;<a class="member" href="#_ZNK4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZNK4llvm16MachineIRBuilder6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="263">263</th><td>  }</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <a class="type" href="CSEInfo.h.html#llvm::GISelCSEInfo" title='llvm::GISelCSEInfo' data-ref="llvm::GISelCSEInfo">GISelCSEInfo</a> *<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder10getCSEInfoEv" title='llvm::MachineIRBuilder::getCSEInfo' data-ref="_ZN4llvm16MachineIRBuilder10getCSEInfoEv">getCSEInfo</dfn>() { <b>return</b> <a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::CSEInfo" title='llvm::MachineIRBuilderState::CSEInfo' data-ref="llvm::MachineIRBuilderState::CSEInfo">CSEInfo</a>; }</td></tr>
<tr><th id="266">266</th><td>  <em>const</em> <a class="type" href="CSEInfo.h.html#llvm::GISelCSEInfo" title='llvm::GISelCSEInfo' data-ref="llvm::GISelCSEInfo">GISelCSEInfo</a> *<dfn class="decl def" id="_ZNK4llvm16MachineIRBuilder10getCSEInfoEv" title='llvm::MachineIRBuilder::getCSEInfo' data-ref="_ZNK4llvm16MachineIRBuilder10getCSEInfoEv">getCSEInfo</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::CSEInfo" title='llvm::MachineIRBuilderState::CSEInfo' data-ref="llvm::MachineIRBuilderState::CSEInfo">CSEInfo</a>; }</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <i class="doc">/// Current insertion point for new instructions.</i></td></tr>
<tr><th id="269">269</th><td>  <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder11getInsertPtEv" title='llvm::MachineIRBuilder::getInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11getInsertPtEv">getInsertPt</dfn>() { <b>return</b> <a class="ref fake" href="../MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::II" title='llvm::MachineIRBuilderState::II' data-ref="llvm::MachineIRBuilderState::II">II</a>; }</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <i class="doc">/// Set the insertion point before the specified position.</i></td></tr>
<tr><th id="272">272</th><td><i class="doc">  /// <span class="command">\pre</span> MBB must be in getMF().</i></td></tr>
<tr><th id="273">273</th><td><i class="doc">  /// <span class="command">\pre</span> II must be a valid iterator in MBB.</i></td></tr>
<tr><th id="274">274</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</dfn>(<a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="32MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="32MBB">MBB</dfn>, <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="33II" title='II' data-type='MachineBasicBlock::iterator' data-ref="33II">II</dfn>);</td></tr>
<tr><th id="275">275</th><td>  <i class="doc">/// @}</i></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder10setCSEInfoEPNS_12GISelCSEInfoE" title='llvm::MachineIRBuilder::setCSEInfo' data-ref="_ZN4llvm16MachineIRBuilder10setCSEInfoEPNS_12GISelCSEInfoE">setCSEInfo</dfn>(<a class="type" href="CSEInfo.h.html#llvm::GISelCSEInfo" title='llvm::GISelCSEInfo' data-ref="llvm::GISelCSEInfo">GISelCSEInfo</a> *<dfn class="local col4 decl" id="34Info" title='Info' data-type='llvm::GISelCSEInfo *' data-ref="34Info">Info</dfn>);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i class="doc">/// <span class="command">\name</span> <span class="verb">Setters for the insertion point.</span></i></td></tr>
<tr><th id="280">280</th><td><i class="doc">  /// @{</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">  /// Set the MachineFunction where to build instructions.</i></td></tr>
<tr><th id="282">282</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE" title='llvm::MachineIRBuilder::setMF' data-ref="_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE">setMF</dfn>(<a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="35MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="35MF">MF</dfn>);</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i class="doc">/// Set the insertion point to the  end of<span class="command"> \p</span> <span class="arg">MBB.</span></i></td></tr>
<tr><th id="285">285</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">MBB</span> must be contained by getMF().</i></td></tr>
<tr><th id="286">286</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::setMBB' data-ref="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE">setMBB</dfn>(<a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="36MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="36MBB">MBB</dfn>);</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <i class="doc">/// Set the insertion point to before MI.</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">  /// <span class="command">\pre</span> MI must be in getMF().</i></td></tr>
<tr><th id="290">290</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="37MI">MI</dfn>);</td></tr>
<tr><th id="291">291</th><td>  <i class="doc">/// @}</i></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::setChangeObserver' data-ref="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE">setChangeObserver</dfn>(<a class="type" href="GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col8 decl" id="38Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="38Observer">Observer</dfn>);</td></tr>
<tr><th id="294">294</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder20stopObservingChangesEv" title='llvm::MachineIRBuilder::stopObservingChanges' data-ref="_ZN4llvm16MachineIRBuilder20stopObservingChangesEv">stopObservingChanges</dfn>();</td></tr>
<tr><th id="295">295</th><td>  <i class="doc">/// @}</i></td></tr>
<tr><th id="296">296</th><td><i class="doc"></i></td></tr>
<tr><th id="297">297</th><td><i class="doc">  /// Set the debug location to<span class="command"> \p</span> <span class="arg">DL</span> for all the next build instructions.</i></td></tr>
<tr><th id="298">298</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder11setDebugLocERKNS_8DebugLocE" title='llvm::MachineIRBuilder::setDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder11setDebugLocERKNS_8DebugLocE">setDebugLoc</dfn>(<em>const</em> <a class="type" href="../../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="39DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="39DL">DL</dfn>) { <b>this</b>-&gt;<a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::DL" title='llvm::MachineIRBuilderState::DL' data-ref="llvm::MachineIRBuilderState::DL">DL</a> <a class="ref" href="../../IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col9 ref" href="#39DL" title='DL' data-ref="39DL">DL</a>; }</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i class="doc">/// Get the current instruction's debug location.</i></td></tr>
<tr><th id="301">301</th><td>  <a class="type" href="../../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder11getDebugLocEv" title='llvm::MachineIRBuilder::getDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder11getDebugLocEv">getDebugLoc</dfn>() { <b>return</b> <a class="ref fake" href="../../IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="member" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="#llvm::MachineIRBuilderState::DL" title='llvm::MachineIRBuilderState::DL' data-ref="llvm::MachineIRBuilderState::DL">DL</a>; }</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <i class="doc">/// Build and insert &lt;empty&gt; =<span class="command"> \p</span> <span class="arg">Opcode</span> &lt;empty&gt;.</i></td></tr>
<tr><th id="304">304</th><td><i class="doc">  /// The insertion point is the one set by the last call of either</i></td></tr>
<tr><th id="305">305</th><td><i class="doc">  /// setBasicBlock or setMI.</i></td></tr>
<tr><th id="306">306</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="308">308</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="309">309</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="310">310</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="40Opcode" title='Opcode' data-type='unsigned int' data-ref="40Opcode">Opcode</dfn>);</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <i class="doc">/// Build but don't insert &lt;empty&gt; =<span class="command"> \p</span> <span class="arg">Opcode</span> &lt;empty&gt;.</i></td></tr>
<tr><th id="313">313</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="314">314</th><td><i class="doc">  /// <span class="command">\pre</span> setMF, setBasicBlock or setMI  must have been called.</i></td></tr>
<tr><th id="315">315</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="316">316</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="317">317</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" title='llvm::MachineIRBuilder::buildInstrNoInsert' data-ref="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj">buildInstrNoInsert</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="41Opcode" title='Opcode' data-type='unsigned int' data-ref="41Opcode">Opcode</dfn>);</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <i class="doc">/// Insert an existing instruction at the insertion point.</i></td></tr>
<tr><th id="320">320</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" title='llvm::MachineIRBuilder::insertInstr' data-ref="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE">insertInstr</dfn>(<a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="42MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="42MIB">MIB</dfn>);</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <i class="doc">/// Build and insert a DBG_VALUE instruction expressing the fact that the</i></td></tr>
<tr><th id="323">323</th><td><i class="doc">  /// associated<span class="command"> \p</span> <span class="arg">Variable</span> lives in<span class="command"> \p</span> <span class="arg">Reg</span> (suitably modified by<span class="command"> \p</span> <span class="arg">Expr).</span></i></td></tr>
<tr><th id="324">324</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder19buildDirectDbgValueEjPKNS_6MDNodeES3_" title='llvm::MachineIRBuilder::buildDirectDbgValue' data-ref="_ZN4llvm16MachineIRBuilder19buildDirectDbgValueEjPKNS_6MDNodeES3_">buildDirectDbgValue</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="43Reg" title='Reg' data-type='unsigned int' data-ref="43Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col4 decl" id="44Variable" title='Variable' data-type='const llvm::MDNode *' data-ref="44Variable">Variable</dfn>,</td></tr>
<tr><th id="325">325</th><td>                                          <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col5 decl" id="45Expr" title='Expr' data-type='const llvm::MDNode *' data-ref="45Expr">Expr</dfn>);</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <i class="doc">/// Build and insert a DBG_VALUE instruction expressing the fact that the</i></td></tr>
<tr><th id="328">328</th><td><i class="doc">  /// associated<span class="command"> \p</span> <span class="arg">Variable</span> lives in memory at<span class="command"> \p</span> <span class="arg">Reg</span> (suitably modified by<span class="command"> \p</span></i></td></tr>
<tr><th id="329">329</th><td><i class="doc">  /// <span class="arg">Expr).</span></i></td></tr>
<tr><th id="330">330</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder21buildIndirectDbgValueEjPKNS_6MDNodeES3_" title='llvm::MachineIRBuilder::buildIndirectDbgValue' data-ref="_ZN4llvm16MachineIRBuilder21buildIndirectDbgValueEjPKNS_6MDNodeES3_">buildIndirectDbgValue</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="46Reg" title='Reg' data-type='unsigned int' data-ref="46Reg">Reg</dfn>,</td></tr>
<tr><th id="331">331</th><td>                                            <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col7 decl" id="47Variable" title='Variable' data-type='const llvm::MDNode *' data-ref="47Variable">Variable</dfn>,</td></tr>
<tr><th id="332">332</th><td>                                            <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col8 decl" id="48Expr" title='Expr' data-type='const llvm::MDNode *' data-ref="48Expr">Expr</dfn>);</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <i class="doc">/// Build and insert a DBG_VALUE instruction expressing the fact that the</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">  /// associated<span class="command"> \p</span> <span class="arg">Variable</span> lives in the stack slot specified by<span class="command"> \p</span> <span class="arg">FI</span></i></td></tr>
<tr><th id="336">336</th><td><i class="doc">  /// (suitably modified by<span class="command"> \p</span> <span class="arg">Expr).</span></i></td></tr>
<tr><th id="337">337</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder15buildFIDbgValueEiPKNS_6MDNodeES3_" title='llvm::MachineIRBuilder::buildFIDbgValue' data-ref="_ZN4llvm16MachineIRBuilder15buildFIDbgValueEiPKNS_6MDNodeES3_">buildFIDbgValue</dfn>(<em>int</em> <dfn class="local col9 decl" id="49FI" title='FI' data-type='int' data-ref="49FI">FI</dfn>, <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col0 decl" id="50Variable" title='Variable' data-type='const llvm::MDNode *' data-ref="50Variable">Variable</dfn>,</td></tr>
<tr><th id="338">338</th><td>                                      <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col1 decl" id="51Expr" title='Expr' data-type='const llvm::MDNode *' data-ref="51Expr">Expr</dfn>);</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <i class="doc">/// Build and insert a DBG_VALUE instructions specifying that<span class="command"> \p</span> <span class="arg">Variable</span> is</i></td></tr>
<tr><th id="341">341</th><td><i class="doc">  /// given by<span class="command"> \p</span> <span class="arg">C</span> (suitably modified by<span class="command"> \p</span> <span class="arg">Expr).</span></i></td></tr>
<tr><th id="342">342</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder18buildConstDbgValueERKNS_8ConstantEPKNS_6MDNodeES6_" title='llvm::MachineIRBuilder::buildConstDbgValue' data-ref="_ZN4llvm16MachineIRBuilder18buildConstDbgValueERKNS_8ConstantEPKNS_6MDNodeES6_">buildConstDbgValue</dfn>(<em>const</em> <a class="type" href="../../IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> &amp;<dfn class="local col2 decl" id="52C" title='C' data-type='const llvm::Constant &amp;' data-ref="52C">C</dfn>,</td></tr>
<tr><th id="343">343</th><td>                                         <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col3 decl" id="53Variable" title='Variable' data-type='const llvm::MDNode *' data-ref="53Variable">Variable</dfn>,</td></tr>
<tr><th id="344">344</th><td>                                         <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col4 decl" id="54Expr" title='Expr' data-type='const llvm::MDNode *' data-ref="54Expr">Expr</dfn>);</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <i class="doc">/// Build and insert a DBG_LABEL instructions specifying that<span class="command"> \p</span> <span class="arg">Label</span> is</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">  /// given. Convert "llvm.dbg.label Label" to "DBG_LABEL Label".</i></td></tr>
<tr><th id="348">348</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder13buildDbgLabelEPKNS_6MDNodeE" title='llvm::MachineIRBuilder::buildDbgLabel' data-ref="_ZN4llvm16MachineIRBuilder13buildDbgLabelEPKNS_6MDNodeE">buildDbgLabel</dfn>(<em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col5 decl" id="55Label" title='Label' data-type='const llvm::MDNode *' data-ref="55Label">Label</dfn>);</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FRAME_INDEX<span class="command"> \p</span> <span class="arg">Idx</span></i></td></tr>
<tr><th id="351">351</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="352">352</th><td><i class="doc">  /// G_FRAME_INDEX materializes the address of an alloca value or other</i></td></tr>
<tr><th id="353">353</th><td><i class="doc">  /// stack-based object.</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="355">355</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="356">356</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="357">357</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="358">358</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="359">359</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder15buildFrameIndexEji" title='llvm::MachineIRBuilder::buildFrameIndex' data-ref="_ZN4llvm16MachineIRBuilder15buildFrameIndexEji">buildFrameIndex</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="56Res" title='Res' data-type='unsigned int' data-ref="56Res">Res</dfn>, <em>int</em> <dfn class="local col7 decl" id="57Idx" title='Idx' data-type='int' data-ref="57Idx">Idx</dfn>);</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_GLOBAL_VALUE<span class="command"> \p</span> <span class="arg">GV</span></i></td></tr>
<tr><th id="362">362</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="363">363</th><td><i class="doc">  /// G_GLOBAL_VALUE materializes the address of the specified global</i></td></tr>
<tr><th id="364">364</th><td><i class="doc">  /// into<span class="command"> \p</span> <span class="arg">Res.</span></i></td></tr>
<tr><th id="365">365</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="366">366</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="367">367</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with pointer type</i></td></tr>
<tr><th id="368">368</th><td><i class="doc">  ///      in the same address space as<span class="command"> \p</span> <span class="arg">GV.</span></i></td></tr>
<tr><th id="369">369</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="371">371</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder16buildGlobalValueEjPKNS_11GlobalValueE" title='llvm::MachineIRBuilder::buildGlobalValue' data-ref="_ZN4llvm16MachineIRBuilder16buildGlobalValueEjPKNS_11GlobalValueE">buildGlobalValue</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="58Res" title='Res' data-type='unsigned int' data-ref="58Res">Res</dfn>, <em>const</em> <a class="type" href="../../IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col9 decl" id="59GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="59GV">GV</dfn>);</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_GEP<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="375">375</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">  /// G_GEP adds<span class="command"> \p</span> <span class="arg">Op1</span> bytes to the pointer specified by<span class="command"> \p</span> <span class="arg">Op0,</span></i></td></tr>
<tr><th id="377">377</th><td><i class="doc">  /// storing the resulting pointer in<span class="command"> \p</span> <span class="arg">Res.</span></i></td></tr>
<tr><th id="378">378</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="380">380</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> and<span class="command"> \p</span> <span class="arg">Op0</span> must be generic virtual registers with pointer</i></td></tr>
<tr><th id="381">381</th><td><i class="doc">  ///      type.</i></td></tr>
<tr><th id="382">382</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op1</span> must be a generic virtual register with scalar type.</i></td></tr>
<tr><th id="383">383</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="384">384</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="385">385</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder8buildGEPEjjj" title='llvm::MachineIRBuilder::buildGEP' data-ref="_ZN4llvm16MachineIRBuilder8buildGEPEjjj">buildGEP</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="60Res" title='Res' data-type='unsigned int' data-ref="60Res">Res</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="61Op0" title='Op0' data-type='unsigned int' data-ref="61Op0">Op0</dfn>,</td></tr>
<tr><th id="386">386</th><td>                               <em>unsigned</em> <dfn class="local col2 decl" id="62Op1" title='Op1' data-type='unsigned int' data-ref="62Op1">Op1</dfn>);</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <i class="doc">/// Materialize and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_GEP<span class="command"> \p</span> <span class="arg">Op0,</span> (G_CONSTANT<span class="command"> \p</span> <span class="arg">Value)</span></i></td></tr>
<tr><th id="389">389</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="390">390</th><td><i class="doc">  /// G_GEP adds<span class="command"> \p</span> <span class="arg">Value</span> bytes to the pointer specified by<span class="command"> \p</span> <span class="arg">Op0,</span></i></td></tr>
<tr><th id="391">391</th><td><i class="doc">  /// storing the resulting pointer in<span class="command"> \p</span> <span class="arg">Res.</span> If<span class="command"> \p</span> <span class="arg">Value</span> is zero then no</i></td></tr>
<tr><th id="392">392</th><td><i class="doc">  /// G_GEP or G_CONSTANT will be created and <span class="command">\pre</span> Op0 will be assigned to</i></td></tr>
<tr><th id="393">393</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Res.</span></i></td></tr>
<tr><th id="394">394</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="395">395</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="396">396</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op0</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="397">397</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">ValueTy</span> must be a scalar type.</i></td></tr>
<tr><th id="398">398</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be 0. This is to detect confusion between</i></td></tr>
<tr><th id="399">399</th><td><i class="doc">  ///      materializeGEP() and buildGEP().</i></td></tr>
<tr><th id="400">400</th><td><i class="doc">  /// <span class="command">\post</span><span class="command"> \p</span> <span class="arg">Res</span> will either be a new generic virtual register of the same</i></td></tr>
<tr><th id="401">401</th><td><i class="doc">  ///       type as<span class="command"> \p</span> <span class="arg">Op0</span> or<span class="command"> \p</span> <span class="arg">Op0</span> itself.</i></td></tr>
<tr><th id="402">402</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="403">403</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="404">404</th><td>  <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a>&gt; <dfn class="decl" id="_ZN4llvm16MachineIRBuilder14materializeGEPERjjRKNS_3LLTEm" title='llvm::MachineIRBuilder::materializeGEP' data-ref="_ZN4llvm16MachineIRBuilder14materializeGEPERjjRKNS_3LLTEm">materializeGEP</dfn>(<em>unsigned</em> &amp;<dfn class="local col3 decl" id="63Res" title='Res' data-type='unsigned int &amp;' data-ref="63Res">Res</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="64Op0" title='Op0' data-type='unsigned int' data-ref="64Op0">Op0</dfn>,</td></tr>
<tr><th id="405">405</th><td>                                               <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col5 decl" id="65ValueTy" title='ValueTy' data-type='const llvm::LLT &amp;' data-ref="65ValueTy">ValueTy</dfn>,</td></tr>
<tr><th id="406">406</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="66Value" title='Value' data-type='uint64_t' data-ref="66Value">Value</dfn>);</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_PTR_MASK<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">NumBits</span></i></td></tr>
<tr><th id="409">409</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="410">410</th><td><i class="doc">  /// G_PTR_MASK clears the low bits of a pointer operand without destroying its</i></td></tr>
<tr><th id="411">411</th><td><i class="doc">  /// pointer properties. This has the effect of rounding the address *down* to</i></td></tr>
<tr><th id="412">412</th><td><i class="doc">  /// a specified alignment in bits.</i></td></tr>
<tr><th id="413">413</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="414">414</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="415">415</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> and<span class="command"> \p</span> <span class="arg">Op0</span> must be generic virtual registers with pointer</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">  ///      type.</i></td></tr>
<tr><th id="417">417</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">NumBits</span> must be an integer representing the number of low bits to</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">  ///      be cleared in<span class="command"> \p</span> <span class="arg">Op0.</span></i></td></tr>
<tr><th id="419">419</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="420">420</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="421">421</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder12buildPtrMaskEjjj" title='llvm::MachineIRBuilder::buildPtrMask' data-ref="_ZN4llvm16MachineIRBuilder12buildPtrMaskEjjj">buildPtrMask</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="67Res" title='Res' data-type='unsigned int' data-ref="67Res">Res</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="68Op0" title='Op0' data-type='unsigned int' data-ref="68Op0">Op0</dfn>,</td></tr>
<tr><th id="422">422</th><td>                                   <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="69NumBits" title='NumBits' data-type='uint32_t' data-ref="69NumBits">NumBits</dfn>);</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">CarryOut</span> = G_UADDO<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="425">425</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="426">426</th><td><i class="doc">  /// G_UADDO sets<span class="command"> \p</span> <span class="arg">Res</span> to<span class="command"> \p</span> <span class="arg">Op0</span> +<span class="command"> \p</span> <span class="arg">Op1</span> (truncated to the bit width) and</i></td></tr>
<tr><th id="427">427</th><td><i class="doc">  /// sets<span class="command"> \p</span> <span class="arg">CarryOut</span> to 1 if the result overflowed in unsigned arithmetic.</i></td></tr>
<tr><th id="428">428</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="429">429</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="430">430</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers with the</i></td></tr>
<tr><th id="431">431</th><td><i class="doc">  /// same scalar type.</i></td></tr>
<tr><th id="432">432</th><td><i class="doc">  ////<span class="command">\pre</span><span class="command"> \p</span> <span class="arg">CarryOut</span> must be generic virtual register with scalar type</i></td></tr>
<tr><th id="433">433</th><td><i class="doc">  ///(typically s1)</i></td></tr>
<tr><th id="434">434</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="435">435</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="436">436</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder10buildUAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildUAddo' data-ref="_ZN4llvm16MachineIRBuilder10buildUAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_">buildUAddo</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="70Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="70Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="71CarryOut" title='CarryOut' data-type='const llvm::DstOp &amp;' data-ref="71CarryOut">CarryOut</dfn>,</td></tr>
<tr><th id="437">437</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="72Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="72Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="73Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="73Op1">Op1</dfn>);</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">CarryOut</span> = G_UADDE<span class="command"> \p</span> <span class="arg">Op0,</span></i></td></tr>
<tr><th id="440">440</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Op1,</span><span class="command"> \p</span> <span class="arg">CarryIn</span></i></td></tr>
<tr><th id="441">441</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="442">442</th><td><i class="doc">  /// G_UADDE sets<span class="command"> \p</span> <span class="arg">Res</span> to<span class="command"> \p</span> <span class="arg">Op0</span> +<span class="command"> \p</span> <span class="arg">Op1</span> +<span class="command"> \p</span> <span class="arg">CarryIn</span> (truncated to the bit</i></td></tr>
<tr><th id="443">443</th><td><i class="doc">  /// width) and sets<span class="command"> \p</span> <span class="arg">CarryOut</span> to 1 if the result overflowed in unsigned</i></td></tr>
<tr><th id="444">444</th><td><i class="doc">  /// arithmetic.</i></td></tr>
<tr><th id="445">445</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="446">446</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="447">447</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="448">448</th><td><i class="doc">  ///      with the same scalar type.</i></td></tr>
<tr><th id="449">449</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">CarryOut</span> and<span class="command"> \p</span> <span class="arg">CarryIn</span> must be generic virtual</i></td></tr>
<tr><th id="450">450</th><td><i class="doc">  ///      registers with the same scalar type (typically s1)</i></td></tr>
<tr><th id="451">451</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="452">452</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="453">453</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildUAdde' data-ref="_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildUAdde</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="74Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="74Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="75CarryOut" title='CarryOut' data-type='const llvm::DstOp &amp;' data-ref="75CarryOut">CarryOut</dfn>,</td></tr>
<tr><th id="454">454</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="76Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="76Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="77Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="77Op1">Op1</dfn>,</td></tr>
<tr><th id="455">455</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="78CarryIn" title='CarryIn' data-type='const llvm::SrcOp &amp;' data-ref="78CarryIn">CarryIn</dfn>);</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_ANYEXT<span class="command"> \p</span> <span class="arg">Op0</span></i></td></tr>
<tr><th id="458">458</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="459">459</th><td><i class="doc">  /// G_ANYEXT produces a register of the specified width, with bits 0 to</i></td></tr>
<tr><th id="460">460</th><td><i class="doc">  /// sizeof<span class="command">(\p</span> <span class="arg">Ty)</span> * 8 set to<span class="command"> \p</span> <span class="arg">Op.</span> The remaining bits are unspecified</i></td></tr>
<tr><th id="461">461</th><td><i class="doc">  /// (i.e. this is neither zero nor sign-extension). For a vector register,</i></td></tr>
<tr><th id="462">462</th><td><i class="doc">  /// each element is extended individually.</i></td></tr>
<tr><th id="463">463</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="464">464</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="465">465</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="466">466</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="467">467</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be smaller than<span class="command"> \p</span> <span class="arg">Res</span></i></td></tr>
<tr><th id="468">468</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="469">469</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExt' data-ref="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE">buildAnyExt</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="79Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="79Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="80Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="80Op">Op</dfn>);</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SEXT<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="474">474</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="475">475</th><td><i class="doc">  /// G_SEXT produces a register of the specified width, with bits 0 to</i></td></tr>
<tr><th id="476">476</th><td><i class="doc">  /// sizeof<span class="command">(\p</span> <span class="arg">Ty)</span> * 8 set to<span class="command"> \p</span> <span class="arg">Op.</span> The remaining bits are duplicated from the</i></td></tr>
<tr><th id="477">477</th><td><i class="doc">  /// high bit of<span class="command"> \p</span> <span class="arg">Op</span> (i.e. 2s-complement sign extended).</i></td></tr>
<tr><th id="478">478</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="479">479</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="480">480</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="481">481</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="482">482</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be smaller than<span class="command"> \p</span> <span class="arg">Res</span></i></td></tr>
<tr><th id="483">483</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="484">484</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="485">485</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSExt' data-ref="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE">buildSExt</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="81Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="81Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="82Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="82Op">Op</dfn>);</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <i class="doc">/// Build and insert a G_PTRTOINT instruction.</i></td></tr>
<tr><th id="488">488</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder13buildPtrToIntERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildPtrToInt' data-ref="_ZN4llvm16MachineIRBuilder13buildPtrToIntERKNS_5DstOpERKNS_5SrcOpE">buildPtrToInt</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="83Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="83Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="84Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="84Src">Src</dfn>) {</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#273" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT">G_PTRTOINT</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col3 ref" href="#83Dst" title='Dst' data-ref="83Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col4 ref" href="#84Src" title='Src' data-ref="84Src">Src</a>});</td></tr>
<tr><th id="490">490</th><td>  }</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Dst</span> = G_BITCAST<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="493">493</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="85Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="85Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="86Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="86Src">Src</dfn>) {</td></tr>
<tr><th id="494">494</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#280" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST">G_BITCAST</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col5 ref" href="#85Dst" title='Dst' data-ref="85Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col6 ref" href="#86Src" title='Src' data-ref="86Src">Src</a>});</td></tr>
<tr><th id="495">495</th><td>  }</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <i class="doc">/// <span class="command">\return</span> The opcode of the extension the target wants to use for boolean</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">  /// values.</i></td></tr>
<tr><th id="499">499</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16MachineIRBuilder12getBoolExtOpEbb" title='llvm::MachineIRBuilder::getBoolExtOp' data-ref="_ZNK4llvm16MachineIRBuilder12getBoolExtOpEbb">getBoolExtOp</dfn>(<em>bool</em> <dfn class="local col7 decl" id="87IsVec" title='IsVec' data-type='bool' data-ref="87IsVec">IsVec</dfn>, <em>bool</em> <dfn class="local col8 decl" id="88IsFP" title='IsFP' data-type='bool' data-ref="88IsFP">IsFP</dfn>) <em>const</em>;</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <i>// Build and insert \p Res = G_ANYEXT \p Op, \p Res = G_SEXT \p Op, or \p Res</i></td></tr>
<tr><th id="502">502</th><td><i>  // = G_ZEXT \p Op depending on how the target wants to extend boolean values.</i></td></tr>
<tr><th id="503">503</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder12buildBoolExtERKNS_5DstOpERKNS_5SrcOpEb" title='llvm::MachineIRBuilder::buildBoolExt' data-ref="_ZN4llvm16MachineIRBuilder12buildBoolExtERKNS_5DstOpERKNS_5SrcOpEb">buildBoolExt</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="89Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="89Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="90Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="90Op">Op</dfn>,</td></tr>
<tr><th id="504">504</th><td>                                   <em>bool</em> <dfn class="local col1 decl" id="91IsFP" title='IsFP' data-type='bool' data-ref="91IsFP">IsFP</dfn>);</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_ZEXT<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="507">507</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="508">508</th><td><i class="doc">  /// G_ZEXT produces a register of the specified width, with bits 0 to</i></td></tr>
<tr><th id="509">509</th><td><i class="doc">  /// sizeof<span class="command">(\p</span> <span class="arg">Ty)</span> * 8 set to<span class="command"> \p</span> <span class="arg">Op.</span> The remaining bits are 0. For a vector</i></td></tr>
<tr><th id="510">510</th><td><i class="doc">  /// register, each element is extended individually.</i></td></tr>
<tr><th id="511">511</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="512">512</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="513">513</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="514">514</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="515">515</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be smaller than<span class="command"> \p</span> <span class="arg">Res</span></i></td></tr>
<tr><th id="516">516</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="517">517</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="518">518</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildZExt' data-ref="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE">buildZExt</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="92Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="92Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="93Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="93Op">Op</dfn>);</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SEXT<span class="command"> \p</span> <span class="arg">Op,</span><span class="command"> \p</span> <span class="arg">Res</span> = G_TRUNC<span class="command"> \p</span> <span class="arg">Op,</span> or</i></td></tr>
<tr><th id="521">521</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Res</span> = COPY<span class="command"> \p</span> <span class="arg">Op</span> depending on the differing sizes of<span class="command"> \p</span> <span class="arg">Res</span> and<span class="command"> \p</span> <span class="arg">Op.</span></i></td></tr>
<tr><th id="522">522</th><td><i class="doc">  ///  ///</i></td></tr>
<tr><th id="523">523</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="524">524</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="525">525</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="526">526</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="527">527</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="528">528</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder16buildSExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder16buildSExtOrTruncERKNS_5DstOpERKNS_5SrcOpE">buildSExtOrTrunc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="94Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="94Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="95Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="95Op">Op</dfn>);</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_ZEXT<span class="command"> \p</span> <span class="arg">Op,</span><span class="command"> \p</span> <span class="arg">Res</span> = G_TRUNC<span class="command"> \p</span> <span class="arg">Op,</span> or</i></td></tr>
<tr><th id="531">531</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Res</span> = COPY<span class="command"> \p</span> <span class="arg">Op</span> depending on the differing sizes of<span class="command"> \p</span> <span class="arg">Res</span> and<span class="command"> \p</span> <span class="arg">Op.</span></i></td></tr>
<tr><th id="532">532</th><td><i class="doc">  ///  ///</i></td></tr>
<tr><th id="533">533</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="534">534</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="535">535</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="536">536</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="537">537</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="538">538</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder16buildZExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildZExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder16buildZExtOrTruncERKNS_5DstOpERKNS_5SrcOpE">buildZExtOrTrunc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="96Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="96Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="97Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="97Op">Op</dfn>);</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <i>// Build and insert \p Res = G_ANYEXT \p Op, \p Res = G_TRUNC \p Op, or</i></td></tr>
<tr><th id="541">541</th><td><i>  /// \p Res = COPY \p Op depending on the differing sizes of \p Res and \p Op.</i></td></tr>
<tr><th id="542">542</th><td><i>  ///  ///</i></td></tr>
<tr><th id="543">543</th><td><i>  /// \pre setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="544">544</th><td><i>  /// \pre \p Res must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="545">545</th><td><i>  /// \pre \p Op must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="546">546</th><td><i>  ///</i></td></tr>
<tr><th id="547">547</th><td><i>  /// \return The newly created instruction.</i></td></tr>
<tr><th id="548">548</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder18buildAnyExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder18buildAnyExtOrTruncERKNS_5DstOpERKNS_5SrcOpE">buildAnyExtOrTrunc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="98Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="98Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="99Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="99Op">Op</dfn>);</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> =<span class="command"> \p</span> <span class="arg">ExtOpc,</span><span class="command"> \p</span> <span class="arg">Res</span> = G_TRUNC<span class="command"> \p</span></i></td></tr>
<tr><th id="551">551</th><td><i class="doc">  /// <span class="arg">Op,</span> or<span class="command"> \p</span> <span class="arg">Res</span> = COPY<span class="command"> \p</span> <span class="arg">Op</span> depending on the differing sizes of<span class="command"> \p</span> <span class="arg">Res</span> and</i></td></tr>
<tr><th id="552">552</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Op.</span></i></td></tr>
<tr><th id="553">553</th><td><i class="doc">  ///  ///</i></td></tr>
<tr><th id="554">554</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="555">555</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="556">556</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="557">557</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="558">558</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="559">559</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE">buildExtOrTrunc</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="100ExtOpc" title='ExtOpc' data-type='unsigned int' data-ref="100ExtOpc">ExtOpc</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="101Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="101Res">Res</dfn>,</td></tr>
<tr><th id="560">560</th><td>                                      <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="102Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="102Op">Op</dfn>);</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <i class="doc">/// Build and insert an appropriate cast between two registers of equal size.</i></td></tr>
<tr><th id="563">563</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCast' data-ref="_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE">buildCast</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="103Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="103Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="104Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="104Src">Src</dfn>);</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>  <i class="doc">/// Build and insert G_BR<span class="command"> \p</span> <span class="arg">Dest</span></i></td></tr>
<tr><th id="566">566</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="567">567</th><td><i class="doc">  /// G_BR is an unconditional branch to<span class="command"> \p</span> <span class="arg">Dest.</span></i></td></tr>
<tr><th id="568">568</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="569">569</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="570">570</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="571">571</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="572">572</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::buildBr' data-ref="_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE">buildBr</dfn>(<a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="105Dest" title='Dest' data-type='llvm::MachineBasicBlock &amp;' data-ref="105Dest">Dest</dfn>);</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>  <i class="doc">/// Build and insert G_BRCOND<span class="command"> \p</span> <span class="arg">Tst,</span><span class="command"> \p</span> <span class="arg">Dest</span></i></td></tr>
<tr><th id="575">575</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="576">576</th><td><i class="doc">  /// G_BRCOND is a conditional branch to<span class="command"> \p</span> <span class="arg">Dest.</span></i></td></tr>
<tr><th id="577">577</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="578">578</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="579">579</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Tst</span> must be a generic virtual register with scalar</i></td></tr>
<tr><th id="580">580</th><td><i class="doc">  ///      type. At the beginning of legalization, this will be a single</i></td></tr>
<tr><th id="581">581</th><td><i class="doc">  ///      bit (s1). Targets with interesting flags registers may change</i></td></tr>
<tr><th id="582">582</th><td><i class="doc">  ///      this. For a wider type, whether the branch is taken must only</i></td></tr>
<tr><th id="583">583</th><td><i class="doc">  ///      depend on bit 0 (for now).</i></td></tr>
<tr><th id="584">584</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="585">585</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="586">586</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder11buildBrCondEjRNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::buildBrCond' data-ref="_ZN4llvm16MachineIRBuilder11buildBrCondEjRNS_17MachineBasicBlockE">buildBrCond</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="106Tst" title='Tst' data-type='unsigned int' data-ref="106Tst">Tst</dfn>, <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="107Dest" title='Dest' data-type='llvm::MachineBasicBlock &amp;' data-ref="107Dest">Dest</dfn>);</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <i class="doc">/// Build and insert G_BRINDIRECT<span class="command"> \p</span> <span class="arg">Tgt</span></i></td></tr>
<tr><th id="589">589</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="590">590</th><td><i class="doc">  /// G_BRINDIRECT is an indirect branch to<span class="command"> \p</span> <span class="arg">Tgt.</span></i></td></tr>
<tr><th id="591">591</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="592">592</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="593">593</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Tgt</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="594">594</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="595">595</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="596">596</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder15buildBrIndirectEj" title='llvm::MachineIRBuilder::buildBrIndirect' data-ref="_ZN4llvm16MachineIRBuilder15buildBrIndirectEj">buildBrIndirect</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="108Tgt" title='Tgt' data-type='unsigned int' data-ref="108Tgt">Tgt</dfn>);</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CONSTANT<span class="command"> \p</span> <span class="arg">Val</span></i></td></tr>
<tr><th id="599">599</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="600">600</th><td><i class="doc">  /// G_CONSTANT is an integer constant with the specified size and value.<span class="command"> \p</span></i></td></tr>
<tr><th id="601">601</th><td><i class="doc">  /// <span class="arg">Val</span> will be extended or truncated to the size of<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="602">602</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="603">603</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="604">604</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or pointer</i></td></tr>
<tr><th id="605">605</th><td><i class="doc">  ///      type.</i></td></tr>
<tr><th id="606">606</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="607">607</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="608">608</th><td>  <b>virtual</b> <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="virtual decl" id="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE">buildConstant</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="109Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="109Res">Res</dfn>,</td></tr>
<tr><th id="609">609</th><td>                                            <em>const</em> <a class="type" href="../../IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> &amp;<dfn class="local col0 decl" id="110Val" title='Val' data-type='const llvm::ConstantInt &amp;' data-ref="110Val">Val</dfn>);</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CONSTANT<span class="command"> \p</span> <span class="arg">Val</span></i></td></tr>
<tr><th id="612">612</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="613">613</th><td><i class="doc">  /// G_CONSTANT is an integer constant with the specified size and value.</i></td></tr>
<tr><th id="614">614</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="615">615</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="616">616</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar type.</i></td></tr>
<tr><th id="617">617</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="618">618</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="619">619</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="111Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="111Res">Res</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="112Val" title='Val' data-type='int64_t' data-ref="112Val">Val</dfn>);</td></tr>
<tr><th id="620">620</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_5APIntE" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_5APIntE">buildConstant</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="113Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="113Res">Res</dfn>, <em>const</em> <a class="type" href="../../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col4 decl" id="114Val" title='Val' data-type='const llvm::APInt &amp;' data-ref="114Val">Val</dfn>);</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FCONSTANT<span class="command"> \p</span> <span class="arg">Val</span></i></td></tr>
<tr><th id="623">623</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="624">624</th><td><i class="doc">  /// G_FCONSTANT is a floating-point constant with the specified size and</i></td></tr>
<tr><th id="625">625</th><td><i class="doc">  /// value.</i></td></tr>
<tr><th id="626">626</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="627">627</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="628">628</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar type.</i></td></tr>
<tr><th id="629">629</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="630">630</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="631">631</th><td>  <b>virtual</b> <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="virtual decl" id="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE">buildFConstant</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="115Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="115Res">Res</dfn>,</td></tr>
<tr><th id="632">632</th><td>                                             <em>const</em> <a class="type" href="../../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> &amp;<dfn class="local col6 decl" id="116Val" title='Val' data-type='const llvm::ConstantFP &amp;' data-ref="116Val">Val</dfn>);</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="117Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="117Res">Res</dfn>, <em>double</em> <dfn class="local col8 decl" id="118Val" title='Val' data-type='double' data-ref="118Val">Val</dfn>);</td></tr>
<tr><th id="635">635</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE">buildFConstant</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="119Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="119Res">Res</dfn>, <em>const</em> <a class="type" href="../../ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col0 decl" id="120Val" title='Val' data-type='const llvm::APFloat &amp;' data-ref="120Val">Val</dfn>);</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = COPY Op</i></td></tr>
<tr><th id="638">638</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="639">639</th><td><i class="doc">  /// Register-to-register COPY sets<span class="command"> \p</span> <span class="arg">Res</span> to<span class="command"> \p</span> <span class="arg">Op.</span></i></td></tr>
<tr><th id="640">640</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="641">641</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="642">642</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="643">643</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="644">644</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="121Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="121Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="122Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="122Op">Op</dfn>);</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>  <i class="doc">/// Build and insert `Res = G_LOAD Addr, MMO`.</i></td></tr>
<tr><th id="647">647</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="648">648</th><td><i class="doc">  /// Loads the value stored at<span class="command"> \p</span> <span class="arg">Addr.</span> Puts the result in<span class="command"> \p</span> <span class="arg">Res.</span></i></td></tr>
<tr><th id="649">649</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="650">650</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="651">651</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register.</i></td></tr>
<tr><th id="652">652</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="653">653</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="654">654</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="655">655</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder9buildLoadEjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadEjjRNS_17MachineMemOperandE">buildLoad</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="123Res" title='Res' data-type='unsigned int' data-ref="123Res">Res</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="124Addr" title='Addr' data-type='unsigned int' data-ref="124Addr">Addr</dfn>,</td></tr>
<tr><th id="656">656</th><td>                                <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col5 decl" id="125MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="125MMO">MMO</dfn>);</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>  <i class="doc">/// Build and insert `Res = &lt;opcode&gt; Addr, MMO`.</i></td></tr>
<tr><th id="659">659</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="660">660</th><td><i class="doc">  /// Loads the value stored at<span class="command"> \p</span> <span class="arg">Addr.</span> Puts the result in<span class="command"> \p</span> <span class="arg">Res.</span></i></td></tr>
<tr><th id="661">661</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="662">662</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="663">663</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register.</i></td></tr>
<tr><th id="664">664</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="665">665</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="666">666</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="667">667</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder14buildLoadInstrEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoadInstr' data-ref="_ZN4llvm16MachineIRBuilder14buildLoadInstrEjjjRNS_17MachineMemOperandE">buildLoadInstr</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="126Opcode" title='Opcode' data-type='unsigned int' data-ref="126Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="127Res" title='Res' data-type='unsigned int' data-ref="127Res">Res</dfn>,</td></tr>
<tr><th id="668">668</th><td>                                     <em>unsigned</em> <dfn class="local col8 decl" id="128Addr" title='Addr' data-type='unsigned int' data-ref="128Addr">Addr</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col9 decl" id="129MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="129MMO">MMO</dfn>);</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <i class="doc">/// Build and insert `G_STORE Val, Addr, MMO`.</i></td></tr>
<tr><th id="671">671</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="672">672</th><td><i class="doc">  /// Stores the value<span class="command"> \p</span> <span class="arg">Val</span> to<span class="command"> \p</span> <span class="arg">Addr.</span></i></td></tr>
<tr><th id="673">673</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="674">674</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="675">675</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Val</span> must be a generic virtual register.</i></td></tr>
<tr><th id="676">676</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="677">677</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="678">678</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="679">679</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder10buildStoreEjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildStore' data-ref="_ZN4llvm16MachineIRBuilder10buildStoreEjjRNS_17MachineMemOperandE">buildStore</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="130Val" title='Val' data-type='unsigned int' data-ref="130Val">Val</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="131Addr" title='Addr' data-type='unsigned int' data-ref="131Addr">Addr</dfn>,</td></tr>
<tr><th id="680">680</th><td>                                 <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col2 decl" id="132MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="132MMO">MMO</dfn>);</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>  <i class="doc">/// Build and insert `Res0, ... = G_EXTRACT Src, Idx0`.</i></td></tr>
<tr><th id="683">683</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="684">684</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="685">685</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> and<span class="command"> \p</span> <span class="arg">Src</span> must be generic virtual registers.</i></td></tr>
<tr><th id="686">686</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="687">687</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="688">688</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" title='llvm::MachineIRBuilder::buildExtract' data-ref="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm">buildExtract</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="133Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="133Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="134Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="134Src">Src</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="135Index" title='Index' data-type='uint64_t' data-ref="135Index">Index</dfn>);</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = IMPLICIT_DEF.</i></td></tr>
<tr><th id="691">691</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="136Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="136Res">Res</dfn>);</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <i class="doc">/// Build and insert instructions to put<span class="command"> \p</span> <span class="arg">Ops</span> together at the specified p</i></td></tr>
<tr><th id="694">694</th><td><i class="doc">  /// Indices to form a larger register.</i></td></tr>
<tr><th id="695">695</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="696">696</th><td><i class="doc">  /// If the types of the input registers are uniform and cover the entirity of</i></td></tr>
<tr><th id="697">697</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Res</span> then a G_MERGE_VALUES will be produced. Otherwise an IMPLICIT_DEF</i></td></tr>
<tr><th id="698">698</th><td><i class="doc">  /// followed by a sequence of G_INSERT instructions.</i></td></tr>
<tr><th id="699">699</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="700">700</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="701">701</th><td><i class="doc">  /// <span class="command">\pre</span> The final element of the sequence must not extend past the end of the</i></td></tr>
<tr><th id="702">702</th><td><i class="doc">  ///      destination register.</i></td></tr>
<tr><th id="703">703</th><td><i class="doc">  /// <span class="command">\pre</span> The bits defined by each Op (derived from index and scalar size) must</i></td></tr>
<tr><th id="704">704</th><td><i class="doc">  ///      not overlap.</i></td></tr>
<tr><th id="705">705</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Indices</span> must be in ascending order of bit position.</i></td></tr>
<tr><th id="706">706</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder13buildSequenceEjNS_8ArrayRefIjEENS1_ImEE" title='llvm::MachineIRBuilder::buildSequence' data-ref="_ZN4llvm16MachineIRBuilder13buildSequenceEjNS_8ArrayRefIjEENS1_ImEE">buildSequence</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="137Res" title='Res' data-type='unsigned int' data-ref="137Res">Res</dfn>, <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="138Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="138Ops">Ops</dfn>,</td></tr>
<tr><th id="707">707</th><td>                     <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt; <dfn class="local col9 decl" id="139Indices" title='Indices' data-type='ArrayRef&lt;uint64_t&gt;' data-ref="139Indices">Indices</dfn>);</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_MERGE_VALUES<span class="command"> \p</span> <span class="arg">Op0,</span> ...</i></td></tr>
<tr><th id="710">710</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="711">711</th><td><i class="doc">  /// G_MERGE_VALUES combines the input elements contiguously into a larger</i></td></tr>
<tr><th id="712">712</th><td><i class="doc">  /// register.</i></td></tr>
<tr><th id="713">713</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="714">714</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="715">715</th><td><i class="doc">  /// <span class="command">\pre</span> The entire register<span class="command"> \p</span> <span class="arg">Res</span> (and no more) must be covered by the input</i></td></tr>
<tr><th id="716">716</th><td><i class="doc">  ///      registers.</i></td></tr>
<tr><th id="717">717</th><td><i class="doc">  /// <span class="command">\pre</span> The type of all<span class="command"> \p</span> <span class="arg">Ops</span> registers must be identical.</i></td></tr>
<tr><th id="718">718</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="719">719</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="720">720</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE">buildMerge</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="140Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="140Res">Res</dfn>, <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="141Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="141Ops">Ops</dfn>);</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res0,</span> ... = G_UNMERGE_VALUES<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="723">723</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="724">724</th><td><i class="doc">  /// G_UNMERGE_VALUES splits contiguous bits of the input into multiple</i></td></tr>
<tr><th id="725">725</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="726">726</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="727">727</th><td><i class="doc">  /// <span class="command">\pre</span> The entire register<span class="command"> \p</span> <span class="arg">Res</span> (and no more) must be covered by the input</i></td></tr>
<tr><th id="728">728</th><td><i class="doc">  ///      registers.</i></td></tr>
<tr><th id="729">729</th><td><i class="doc">  /// <span class="command">\pre</span> The type of all<span class="command"> \p</span> <span class="arg">Res</span> registers must be identical.</i></td></tr>
<tr><th id="730">730</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="731">731</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="732">732</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE">buildUnmerge</dfn>(<a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>&gt; <dfn class="local col2 decl" id="142Res" title='Res' data-type='ArrayRef&lt;llvm::LLT&gt;' data-ref="142Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="143Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="143Op">Op</dfn>);</td></tr>
<tr><th id="733">733</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefIjEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefIjEERKNS_5SrcOpE">buildUnmerge</dfn>(<a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="144Res" title='Res' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="144Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="145Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="145Op">Op</dfn>);</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>  <i class="doc">/// Build and insert an unmerge of<span class="command"> \p</span> <span class="arg">Res</span> sized pieces to cover<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="736">736</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</dfn>(<a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="146Res" title='Res' data-type='llvm::LLT' data-ref="146Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="147Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="147Op">Op</dfn>);</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_BUILD_VECTOR<span class="command"> \p</span> <span class="arg">Op0,</span> ...</i></td></tr>
<tr><th id="739">739</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="740">740</th><td><i class="doc">  /// G_BUILD_VECTOR creates a vector value from multiple scalar registers.</i></td></tr>
<tr><th id="741">741</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="742">742</th><td><i class="doc">  /// <span class="command">\pre</span> The entire register<span class="command"> \p</span> <span class="arg">Res</span> (and no more) must be covered by the</i></td></tr>
<tr><th id="743">743</th><td><i class="doc">  ///      input scalar registers.</i></td></tr>
<tr><th id="744">744</th><td><i class="doc">  /// <span class="command">\pre</span> The type of all<span class="command"> \p</span> <span class="arg">Ops</span> registers must be identical.</i></td></tr>
<tr><th id="745">745</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="746">746</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="747">747</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefIjEE">buildBuildVector</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="148Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="148Res">Res</dfn>,</td></tr>
<tr><th id="748">748</th><td>                                       <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="149Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="149Ops">Ops</dfn>);</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_BUILD_VECTOR with<span class="command"> \p</span> <span class="arg">Src</span> replicated to fill</i></td></tr>
<tr><th id="751">751</th><td><i class="doc">  /// the number of elements</i></td></tr>
<tr><th id="752">752</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder16buildSplatVectorERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSplatVector' data-ref="_ZN4llvm16MachineIRBuilder16buildSplatVectorERKNS_5DstOpERKNS_5SrcOpE">buildSplatVector</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="150Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="150Res">Res</dfn>,</td></tr>
<tr><th id="753">753</th><td>                                       <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="151Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="151Src">Src</dfn>);</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_BUILD_VECTOR_TRUNC<span class="command"> \p</span> <span class="arg">Op0,</span> ...</i></td></tr>
<tr><th id="756">756</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="757">757</th><td><i class="doc">  /// G_BUILD_VECTOR_TRUNC creates a vector value from multiple scalar registers</i></td></tr>
<tr><th id="758">758</th><td><i class="doc">  /// which have types larger than the destination vector element type, and</i></td></tr>
<tr><th id="759">759</th><td><i class="doc">  /// truncates the values to fit.</i></td></tr>
<tr><th id="760">760</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="761">761</th><td><i class="doc">  /// If the operands given are already the same size as the vector elt type,</i></td></tr>
<tr><th id="762">762</th><td><i class="doc">  /// then this method will instead create a G_BUILD_VECTOR instruction.</i></td></tr>
<tr><th id="763">763</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="764">764</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="765">765</th><td><i class="doc">  /// <span class="command">\pre</span> The type of all<span class="command"> \p</span> <span class="arg">Ops</span> registers must be identical.</i></td></tr>
<tr><th id="766">766</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="767">767</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="768">768</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder21buildBuildVectorTruncERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildBuildVectorTrunc' data-ref="_ZN4llvm16MachineIRBuilder21buildBuildVectorTruncERKNS_5DstOpENS_8ArrayRefIjEE">buildBuildVectorTrunc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="152Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="152Res">Res</dfn>,</td></tr>
<tr><th id="769">769</th><td>                                            <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="153Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="153Ops">Ops</dfn>);</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CONCAT_VECTORS<span class="command"> \p</span> <span class="arg">Op0,</span> ...</i></td></tr>
<tr><th id="772">772</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="773">773</th><td><i class="doc">  /// G_CONCAT_VECTORS creates a vector from the concatenation of 2 or more</i></td></tr>
<tr><th id="774">774</th><td><i class="doc">  /// vectors.</i></td></tr>
<tr><th id="775">775</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="776">776</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="777">777</th><td><i class="doc">  /// <span class="command">\pre</span> The entire register<span class="command"> \p</span> <span class="arg">Res</span> (and no more) must be covered by the input</i></td></tr>
<tr><th id="778">778</th><td><i class="doc">  ///      registers.</i></td></tr>
<tr><th id="779">779</th><td><i class="doc">  /// <span class="command">\pre</span> The type of all source operands must be identical.</i></td></tr>
<tr><th id="780">780</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="781">781</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="782">782</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildConcatVectors' data-ref="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefIjEE">buildConcatVectors</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="154Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="154Res">Res</dfn>,</td></tr>
<tr><th id="783">783</th><td>                                         <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col5 decl" id="155Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="155Ops">Ops</dfn>);</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder11buildInsertEjjjj" title='llvm::MachineIRBuilder::buildInsert' data-ref="_ZN4llvm16MachineIRBuilder11buildInsertEjjjj">buildInsert</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="156Res" title='Res' data-type='unsigned int' data-ref="156Res">Res</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="157Src" title='Src' data-type='unsigned int' data-ref="157Src">Src</dfn>,</td></tr>
<tr><th id="786">786</th><td>                                  <em>unsigned</em> <dfn class="local col8 decl" id="158Op" title='Op' data-type='unsigned int' data-ref="158Op">Op</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="159Index" title='Index' data-type='unsigned int' data-ref="159Index">Index</dfn>);</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td>  <i class="doc">/// Build and insert either a G_INTRINSIC (if<span class="command"> \p</span> <span class="arg">HasSideEffects</span> is false) or</i></td></tr>
<tr><th id="789">789</th><td><i class="doc">  /// G_INTRINSIC_W_SIDE_EFFECTS instruction. Its first operand will be the</i></td></tr>
<tr><th id="790">790</th><td><i class="doc">  /// result register definition unless<span class="command"> \p</span> <span class="arg">Reg</span> is NoReg (== 0). The second</i></td></tr>
<tr><th id="791">791</th><td><i class="doc">  /// operand will be the intrinsic's ID.</i></td></tr>
<tr><th id="792">792</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="793">793</th><td><i class="doc">  /// Callers are expected to add the required definitions and uses afterwards.</i></td></tr>
<tr><th id="794">794</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="795">795</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="796">796</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="797">797</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="798">798</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder14buildIntrinsicENS_9Intrinsic2IDENS_8ArrayRefIjEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicENS_9Intrinsic2IDENS_8ArrayRefIjEEb">buildIntrinsic</dfn>(<span class="namespace">Intrinsic::</span><a class="type" href="../../IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-ref="llvm::Intrinsic::ID">ID</a> <dfn class="local col0 decl" id="160ID" title='ID' data-type='Intrinsic::ID' data-ref="160ID">ID</dfn>, <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="161Res" title='Res' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="161Res">Res</dfn>,</td></tr>
<tr><th id="799">799</th><td>                                     <em>bool</em> <dfn class="local col2 decl" id="162HasSideEffects" title='HasSideEffects' data-type='bool' data-ref="162HasSideEffects">HasSideEffects</dfn>);</td></tr>
<tr><th id="800">800</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder14buildIntrinsicENS_9Intrinsic2IDENS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicENS_9Intrinsic2IDENS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</dfn>(<span class="namespace">Intrinsic::</span><a class="type" href="../../IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-ref="llvm::Intrinsic::ID">ID</a> <dfn class="local col3 decl" id="163ID" title='ID' data-type='Intrinsic::ID' data-ref="163ID">ID</dfn>, <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a>&gt; <dfn class="local col4 decl" id="164Res" title='Res' data-type='ArrayRef&lt;llvm::DstOp&gt;' data-ref="164Res">Res</dfn>,</td></tr>
<tr><th id="801">801</th><td>                                     <em>bool</em> <dfn class="local col5 decl" id="165HasSideEffects" title='HasSideEffects' data-type='bool' data-ref="165HasSideEffects">HasSideEffects</dfn>);</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FPTRUNC<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="804">804</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="805">805</th><td><i class="doc">  /// G_FPTRUNC converts a floating-point value into one with a smaller type.</i></td></tr>
<tr><th id="806">806</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="807">807</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="808">808</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="809">809</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="810">810</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be smaller than<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="811">811</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="812">812</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="813">813</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFPTrunc' data-ref="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpE">buildFPTrunc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="166Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="166Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="167Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="167Op">Op</dfn>);</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_TRUNC<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="816">816</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="817">817</th><td><i class="doc">  /// G_TRUNC extracts the low bits of a type. For a vector type each element is</i></td></tr>
<tr><th id="818">818</th><td><i class="doc">  /// truncated independently before being packed into the destination.</i></td></tr>
<tr><th id="819">819</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="820">820</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="821">821</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="822">822</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="823">823</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be smaller than<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="824">824</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="825">825</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="826">826</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="168Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="168Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="169Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="169Op">Op</dfn>);</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>  <i class="doc">/// Build and insert a<span class="command"> \p</span> <span class="arg">Res</span> = G_ICMP<span class="command"> \p</span> <span class="arg">Pred,</span><span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="829">829</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="830">830</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="831">831</th><td><i class="doc"></i></td></tr>
<tr><th id="832">832</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or</i></td></tr>
<tr><th id="833">833</th><td><i class="doc">  ///      vector type. Typically this starts as s1 or &lt;N x s1&gt;.</i></td></tr>
<tr><th id="834">834</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op0</span> and Op1 must be generic virtual registers with the</i></td></tr>
<tr><th id="835">835</th><td><i class="doc">  ///      same number of elements as<span class="command"> \p</span> <span class="arg">Res.</span> If<span class="command"> \p</span> <span class="arg">Res</span> is a scalar,</i></td></tr>
<tr><th id="836">836</th><td><i class="doc">  ///     <span class="command"> \p</span> <span class="arg">Op0</span> must be either a scalar or pointer.</i></td></tr>
<tr><th id="837">837</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Pred</span> must be an integer predicate.</i></td></tr>
<tr><th id="838">838</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="839">839</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="840">840</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</dfn>(<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col0 decl" id="170Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="170Pred">Pred</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="171Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="171Res">Res</dfn>,</td></tr>
<tr><th id="841">841</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="172Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="172Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="173Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="173Op1">Op1</dfn>);</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td>  <i class="doc">/// Build and insert a<span class="command"> \p</span> <span class="arg">Res</span> = G_FCMP<span class="command"> \p</span> <span class="arg">Pre<span class="command">d\p</span></span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="844">844</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="845">845</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="846">846</th><td><i class="doc"></i></td></tr>
<tr><th id="847">847</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or</i></td></tr>
<tr><th id="848">848</th><td><i class="doc">  ///      vector type. Typically this starts as s1 or &lt;N x s1&gt;.</i></td></tr>
<tr><th id="849">849</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op0</span> and Op1 must be generic virtual registers with the</i></td></tr>
<tr><th id="850">850</th><td><i class="doc">  ///      same number of elements as<span class="command"> \p</span> <span class="arg">Res</span> (or scalar, if<span class="command"> \p</span> <span class="arg">Res</span> is</i></td></tr>
<tr><th id="851">851</th><td><i class="doc">  ///      scalar).</i></td></tr>
<tr><th id="852">852</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Pred</span> must be a floating-point predicate.</i></td></tr>
<tr><th id="853">853</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="854">854</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="855">855</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildFCmp' data-ref="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildFCmp</dfn>(<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col4 decl" id="174Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="174Pred">Pred</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="175Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="175Res">Res</dfn>,</td></tr>
<tr><th id="856">856</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="176Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="176Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="177Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="177Op1">Op1</dfn>);</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td>  <i class="doc">/// Build and insert a<span class="command"> \p</span> <span class="arg">Res</span> = G_SELECT<span class="command"> \p</span> <span class="arg">Tst,</span><span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="859">859</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="860">860</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="861">861</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="862">862</th><td><i class="doc">  ///      with the same type.</i></td></tr>
<tr><th id="863">863</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Tst</span> must be a generic virtual register with scalar, pointer or</i></td></tr>
<tr><th id="864">864</th><td><i class="doc">  ///      vector type. If vector then it must have the same number of</i></td></tr>
<tr><th id="865">865</th><td><i class="doc">  ///      elements as the other parameters.</i></td></tr>
<tr><th id="866">866</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="867">867</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="868">868</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_">buildSelect</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="178Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="178Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="179Tst" title='Tst' data-type='const llvm::SrcOp &amp;' data-ref="179Tst">Tst</dfn>,</td></tr>
<tr><th id="869">869</th><td>                                  <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="180Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="180Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="181Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="181Op1">Op1</dfn>);</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_INSERT_VECTOR_ELT<span class="command"> \p</span> <span class="arg">Val,</span></i></td></tr>
<tr><th id="872">872</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Elt,</span><span class="command"> \p</span> <span class="arg">Idx</span></i></td></tr>
<tr><th id="873">873</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="874">874</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="875">875</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be a generic virtual register</i></td></tr>
<tr><th id="876">876</th><td><i class="doc">  //       with the same vector type.</i></td></tr>
<tr><th id="877">877</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Elt</span> and<span class="command"> \p</span> <span class="arg">Idx</span> must be a generic virtual register</i></td></tr>
<tr><th id="878">878</th><td><i class="doc">  ///      with scalar type.</i></td></tr>
<tr><th id="879">879</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="880">880</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="881">881</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder24buildInsertVectorElementERKNS_5DstOpERKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildInsertVectorElement' data-ref="_ZN4llvm16MachineIRBuilder24buildInsertVectorElementERKNS_5DstOpERKNS_5SrcOpES6_S6_">buildInsertVectorElement</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="182Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="182Res">Res</dfn>,</td></tr>
<tr><th id="882">882</th><td>                                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="183Val" title='Val' data-type='const llvm::SrcOp &amp;' data-ref="183Val">Val</dfn>,</td></tr>
<tr><th id="883">883</th><td>                                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="184Elt" title='Elt' data-type='const llvm::SrcOp &amp;' data-ref="184Elt">Elt</dfn>,</td></tr>
<tr><th id="884">884</th><td>                                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="185Idx" title='Idx' data-type='const llvm::SrcOp &amp;' data-ref="185Idx">Idx</dfn>);</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_EXTRACT_VECTOR_ELT<span class="command"> \p</span> <span class="arg">Val,</span><span class="command"> \p</span> <span class="arg">Idx</span></i></td></tr>
<tr><th id="887">887</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="888">888</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="889">889</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar type.</i></td></tr>
<tr><th id="890">890</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Val</span> must be a generic virtual register with vector type.</i></td></tr>
<tr><th id="891">891</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Idx</span> must be a generic virtual register with scalar type.</i></td></tr>
<tr><th id="892">892</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="893">893</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="894">894</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildExtractVectorElement' data-ref="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_">buildExtractVectorElement</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="186Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="186Res">Res</dfn>,</td></tr>
<tr><th id="895">895</th><td>                                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="187Val" title='Val' data-type='const llvm::SrcOp &amp;' data-ref="187Val">Val</dfn>,</td></tr>
<tr><th id="896">896</th><td>                                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="188Idx" title='Idx' data-type='const llvm::SrcOp &amp;' data-ref="188Idx">Idx</dfn>);</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt;, SuccessRes&lt;def&gt; =</i></td></tr>
<tr><th id="899">899</th><td><i class="doc">  /// G_ATOMIC_CMPXCHG_WITH_SUCCESS Addr, CmpVal, NewVal, MMO`.</i></td></tr>
<tr><th id="900">900</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="901">901</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with<span class="command"> \p</span> <span class="arg">NewVal</span> if it is currently</i></td></tr>
<tr><th id="902">902</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">CmpVal</span> otherwise leaves it unchanged. Puts the original value from<span class="command"> \p</span></i></td></tr>
<tr><th id="903">903</th><td><i class="doc">  /// <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">Res,</span> along with an s1 indicating whether it was replaced.</i></td></tr>
<tr><th id="904">904</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="905">905</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="906">906</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register of scalar type.</i></td></tr>
<tr><th id="907">907</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">SuccessRes</span> must be a generic virtual register of scalar type. It</i></td></tr>
<tr><th id="908">908</th><td><i class="doc">  ///      will be assigned 0 on failure and 1 on success.</i></td></tr>
<tr><th id="909">909</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="910">910</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span><span class="command"> \p</span> <span class="arg">CmpVal,</span> and<span class="command"> \p</span> <span class="arg">NewVal</span> must be generic virtual</i></td></tr>
<tr><th id="911">911</th><td><i class="doc">  ///      registers of the same type.</i></td></tr>
<tr><th id="912">912</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="913">913</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="914">914</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="915">915</th><td>  <dfn class="decl" id="_ZN4llvm16MachineIRBuilder29buildAtomicCmpXchgWithSuccessEjjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicCmpXchgWithSuccess' data-ref="_ZN4llvm16MachineIRBuilder29buildAtomicCmpXchgWithSuccessEjjjjjRNS_17MachineMemOperandE">buildAtomicCmpXchgWithSuccess</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="189OldValRes" title='OldValRes' data-type='unsigned int' data-ref="189OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="190SuccessRes" title='SuccessRes' data-type='unsigned int' data-ref="190SuccessRes">SuccessRes</dfn>,</td></tr>
<tr><th id="916">916</th><td>                                <em>unsigned</em> <dfn class="local col1 decl" id="191Addr" title='Addr' data-type='unsigned int' data-ref="191Addr">Addr</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="192CmpVal" title='CmpVal' data-type='unsigned int' data-ref="192CmpVal">CmpVal</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="193NewVal" title='NewVal' data-type='unsigned int' data-ref="193NewVal">NewVal</dfn>,</td></tr>
<tr><th id="917">917</th><td>                                <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col4 decl" id="194MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="194MMO">MMO</dfn>);</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMIC_CMPXCHG Addr, CmpVal, NewVal,</i></td></tr>
<tr><th id="920">920</th><td><i class="doc">  /// MMO`.</i></td></tr>
<tr><th id="921">921</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="922">922</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with<span class="command"> \p</span> <span class="arg">NewVal</span> if it is currently</i></td></tr>
<tr><th id="923">923</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">CmpVal</span> otherwise leaves it unchanged. Puts the original value from<span class="command"> \p</span></i></td></tr>
<tr><th id="924">924</th><td><i class="doc">  /// <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">Res.</span></i></td></tr>
<tr><th id="925">925</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="926">926</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="927">927</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register of scalar type.</i></td></tr>
<tr><th id="928">928</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="929">929</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span><span class="command"> \p</span> <span class="arg">CmpVal,</span> and<span class="command"> \p</span> <span class="arg">NewVal</span> must be generic virtual</i></td></tr>
<tr><th id="930">930</th><td><i class="doc">  ///      registers of the same type.</i></td></tr>
<tr><th id="931">931</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="932">932</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="933">933</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder18buildAtomicCmpXchgEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicCmpXchg' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicCmpXchgEjjjjRNS_17MachineMemOperandE">buildAtomicCmpXchg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="195OldValRes" title='OldValRes' data-type='unsigned int' data-ref="195OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="196Addr" title='Addr' data-type='unsigned int' data-ref="196Addr">Addr</dfn>,</td></tr>
<tr><th id="934">934</th><td>                                         <em>unsigned</em> <dfn class="local col7 decl" id="197CmpVal" title='CmpVal' data-type='unsigned int' data-ref="197CmpVal">CmpVal</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="198NewVal" title='NewVal' data-type='unsigned int' data-ref="198NewVal">NewVal</dfn>,</td></tr>
<tr><th id="935">935</th><td>                                         <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col9 decl" id="199MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="199MMO">MMO</dfn>);</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_&lt;Opcode&gt; Addr, Val, MMO`.</i></td></tr>
<tr><th id="938">938</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="939">939</th><td><i class="doc">  /// Atomically read-modify-update the value at<span class="command"> \p</span> <span class="arg">Addr</span> with<span class="command"> \p</span> <span class="arg">Val.</span> Puts the</i></td></tr>
<tr><th id="940">940</th><td><i class="doc">  /// original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span> The modification is</i></td></tr>
<tr><th id="941">941</th><td><i class="doc">  /// determined by the opcode.</i></td></tr>
<tr><th id="942">942</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="943">943</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="944">944</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="945">945</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="946">946</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="947">947</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="948">948</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="949">949</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="950">950</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE">buildAtomicRMW</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="200Opcode" title='Opcode' data-type='unsigned int' data-ref="200Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="201OldValRes" title='OldValRes' data-type='unsigned int' data-ref="201OldValRes">OldValRes</dfn>,</td></tr>
<tr><th id="951">951</th><td>                                     <em>unsigned</em> <dfn class="local col2 decl" id="202Addr" title='Addr' data-type='unsigned int' data-ref="202Addr">Addr</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="203Val" title='Val' data-type='unsigned int' data-ref="203Val">Val</dfn>,</td></tr>
<tr><th id="952">952</th><td>                                     <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col4 decl" id="204MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="204MMO">MMO</dfn>);</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_XCHG Addr, Val, MMO`.</i></td></tr>
<tr><th id="955">955</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="956">956</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with<span class="command"> \p</span> <span class="arg">Val.</span> Puts the original</i></td></tr>
<tr><th id="957">957</th><td><i class="doc">  /// value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="958">958</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="959">959</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="960">960</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="961">961</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="962">962</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="963">963</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="964">964</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="965">965</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="966">966</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWXchgEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWXchg' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWXchgEjjjRNS_17MachineMemOperandE">buildAtomicRMWXchg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="205OldValRes" title='OldValRes' data-type='unsigned int' data-ref="205OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="206Addr" title='Addr' data-type='unsigned int' data-ref="206Addr">Addr</dfn>,</td></tr>
<tr><th id="967">967</th><td>                                         <em>unsigned</em> <dfn class="local col7 decl" id="207Val" title='Val' data-type='unsigned int' data-ref="207Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col8 decl" id="208MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="208MMO">MMO</dfn>);</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_ADD Addr, Val, MMO`.</i></td></tr>
<tr><th id="970">970</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="971">971</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the addition of<span class="command"> \p</span> <span class="arg">Val</span> and</i></td></tr>
<tr><th id="972">972</th><td><i class="doc">  /// the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="973">973</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="974">974</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="975">975</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="976">976</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="977">977</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="978">978</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="979">979</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="980">980</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="981">981</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAddEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWAdd' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAddEjjjRNS_17MachineMemOperandE">buildAtomicRMWAdd</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="209OldValRes" title='OldValRes' data-type='unsigned int' data-ref="209OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="210Addr" title='Addr' data-type='unsigned int' data-ref="210Addr">Addr</dfn>,</td></tr>
<tr><th id="982">982</th><td>                                         <em>unsigned</em> <dfn class="local col1 decl" id="211Val" title='Val' data-type='unsigned int' data-ref="211Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col2 decl" id="212MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="212MMO">MMO</dfn>);</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_SUB Addr, Val, MMO`.</i></td></tr>
<tr><th id="985">985</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="986">986</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the subtraction of<span class="command"> \p</span> <span class="arg">Val</span> and</i></td></tr>
<tr><th id="987">987</th><td><i class="doc">  /// the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="988">988</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="989">989</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="990">990</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="991">991</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="992">992</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="993">993</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="994">994</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="995">995</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="996">996</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWSubEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWSub' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWSubEjjjRNS_17MachineMemOperandE">buildAtomicRMWSub</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="213OldValRes" title='OldValRes' data-type='unsigned int' data-ref="213OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="214Addr" title='Addr' data-type='unsigned int' data-ref="214Addr">Addr</dfn>,</td></tr>
<tr><th id="997">997</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="215Val" title='Val' data-type='unsigned int' data-ref="215Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col6 decl" id="216MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="216MMO">MMO</dfn>);</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_AND Addr, Val, MMO`.</i></td></tr>
<tr><th id="1000">1000</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1001">1001</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the bitwise and of<span class="command"> \p</span> <span class="arg">Val</span> and</i></td></tr>
<tr><th id="1002">1002</th><td><i class="doc">  /// the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1003">1003</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1004">1004</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1005">1005</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1006">1006</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1007">1007</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1008">1008</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1009">1009</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1010">1010</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1011">1011</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAndEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWAnd' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAndEjjjRNS_17MachineMemOperandE">buildAtomicRMWAnd</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="217OldValRes" title='OldValRes' data-type='unsigned int' data-ref="217OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="218Addr" title='Addr' data-type='unsigned int' data-ref="218Addr">Addr</dfn>,</td></tr>
<tr><th id="1012">1012</th><td>                                         <em>unsigned</em> <dfn class="local col9 decl" id="219Val" title='Val' data-type='unsigned int' data-ref="219Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col0 decl" id="220MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="220MMO">MMO</dfn>);</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_NAND Addr, Val, MMO`.</i></td></tr>
<tr><th id="1015">1015</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1016">1016</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the bitwise nand of<span class="command"> \p</span> <span class="arg">Val</span></i></td></tr>
<tr><th id="1017">1017</th><td><i class="doc">  /// and the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span></i></td></tr>
<tr><th id="1018">1018</th><td><i class="doc">  /// <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1019">1019</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1020">1020</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1021">1021</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1022">1022</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1023">1023</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1024">1024</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1025">1025</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1026">1026</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1027">1027</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWNandEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWNand' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWNandEjjjRNS_17MachineMemOperandE">buildAtomicRMWNand</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="221OldValRes" title='OldValRes' data-type='unsigned int' data-ref="221OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="222Addr" title='Addr' data-type='unsigned int' data-ref="222Addr">Addr</dfn>,</td></tr>
<tr><th id="1028">1028</th><td>                                         <em>unsigned</em> <dfn class="local col3 decl" id="223Val" title='Val' data-type='unsigned int' data-ref="223Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col4 decl" id="224MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="224MMO">MMO</dfn>);</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_OR Addr, Val, MMO`.</i></td></tr>
<tr><th id="1031">1031</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1032">1032</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the bitwise or of<span class="command"> \p</span> <span class="arg">Val</span> and</i></td></tr>
<tr><th id="1033">1033</th><td><i class="doc">  /// the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1034">1034</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1035">1035</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1036">1036</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1037">1037</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1038">1038</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1039">1039</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1040">1040</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1041">1041</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1042">1042</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder16buildAtomicRMWOrEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWOr' data-ref="_ZN4llvm16MachineIRBuilder16buildAtomicRMWOrEjjjRNS_17MachineMemOperandE">buildAtomicRMWOr</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="225OldValRes" title='OldValRes' data-type='unsigned int' data-ref="225OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="226Addr" title='Addr' data-type='unsigned int' data-ref="226Addr">Addr</dfn>,</td></tr>
<tr><th id="1043">1043</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="227Val" title='Val' data-type='unsigned int' data-ref="227Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col8 decl" id="228MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="228MMO">MMO</dfn>);</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_XOR Addr, Val, MMO`.</i></td></tr>
<tr><th id="1046">1046</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1047">1047</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the bitwise xor of<span class="command"> \p</span> <span class="arg">Val</span> and</i></td></tr>
<tr><th id="1048">1048</th><td><i class="doc">  /// the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1049">1049</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1050">1050</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1051">1051</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1052">1052</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1053">1053</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1054">1054</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1055">1055</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1056">1056</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1057">1057</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWXorEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWXor' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWXorEjjjRNS_17MachineMemOperandE">buildAtomicRMWXor</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="229OldValRes" title='OldValRes' data-type='unsigned int' data-ref="229OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="230Addr" title='Addr' data-type='unsigned int' data-ref="230Addr">Addr</dfn>,</td></tr>
<tr><th id="1058">1058</th><td>                                        <em>unsigned</em> <dfn class="local col1 decl" id="231Val" title='Val' data-type='unsigned int' data-ref="231Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col2 decl" id="232MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="232MMO">MMO</dfn>);</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_MAX Addr, Val, MMO`.</i></td></tr>
<tr><th id="1061">1061</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1062">1062</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the signed maximum of<span class="command"> \p</span></i></td></tr>
<tr><th id="1063">1063</th><td><i class="doc">  /// <span class="arg">Val</span> and the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span></i></td></tr>
<tr><th id="1064">1064</th><td><i class="doc">  /// <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1065">1065</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1066">1066</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1067">1067</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1068">1068</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1069">1069</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1070">1070</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1071">1071</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1072">1072</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1073">1073</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMaxEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWMax' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMaxEjjjRNS_17MachineMemOperandE">buildAtomicRMWMax</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="233OldValRes" title='OldValRes' data-type='unsigned int' data-ref="233OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="234Addr" title='Addr' data-type='unsigned int' data-ref="234Addr">Addr</dfn>,</td></tr>
<tr><th id="1074">1074</th><td>                                        <em>unsigned</em> <dfn class="local col5 decl" id="235Val" title='Val' data-type='unsigned int' data-ref="235Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col6 decl" id="236MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="236MMO">MMO</dfn>);</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_MIN Addr, Val, MMO`.</i></td></tr>
<tr><th id="1077">1077</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1078">1078</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the signed minimum of<span class="command"> \p</span></i></td></tr>
<tr><th id="1079">1079</th><td><i class="doc">  /// <span class="arg">Val</span> and the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span></i></td></tr>
<tr><th id="1080">1080</th><td><i class="doc">  /// <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1081">1081</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1082">1082</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1083">1083</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1084">1084</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1085">1085</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1086">1086</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1087">1087</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1088">1088</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1089">1089</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMinEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWMin' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMinEjjjRNS_17MachineMemOperandE">buildAtomicRMWMin</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="237OldValRes" title='OldValRes' data-type='unsigned int' data-ref="237OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="238Addr" title='Addr' data-type='unsigned int' data-ref="238Addr">Addr</dfn>,</td></tr>
<tr><th id="1090">1090</th><td>                                        <em>unsigned</em> <dfn class="local col9 decl" id="239Val" title='Val' data-type='unsigned int' data-ref="239Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col0 decl" id="240MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="240MMO">MMO</dfn>);</td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_UMAX Addr, Val, MMO`.</i></td></tr>
<tr><th id="1093">1093</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1094">1094</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the unsigned maximum of<span class="command"> \p</span></i></td></tr>
<tr><th id="1095">1095</th><td><i class="doc">  /// <span class="arg">Val</span> and the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span></i></td></tr>
<tr><th id="1096">1096</th><td><i class="doc">  /// <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1097">1097</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1098">1098</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1099">1099</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1100">1100</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1101">1101</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1102">1102</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1103">1103</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1104">1104</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1105">1105</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUmaxEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWUmax' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUmaxEjjjRNS_17MachineMemOperandE">buildAtomicRMWUmax</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="241OldValRes" title='OldValRes' data-type='unsigned int' data-ref="241OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="242Addr" title='Addr' data-type='unsigned int' data-ref="242Addr">Addr</dfn>,</td></tr>
<tr><th id="1106">1106</th><td>                                         <em>unsigned</em> <dfn class="local col3 decl" id="243Val" title='Val' data-type='unsigned int' data-ref="243Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col4 decl" id="244MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="244MMO">MMO</dfn>);</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_UMIN Addr, Val, MMO`.</i></td></tr>
<tr><th id="1109">1109</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1110">1110</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the unsigned minimum of<span class="command"> \p</span></i></td></tr>
<tr><th id="1111">1111</th><td><i class="doc">  /// <span class="arg">Val</span> and the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span></i></td></tr>
<tr><th id="1112">1112</th><td><i class="doc">  /// <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1113">1113</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1114">1114</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1115">1115</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1116">1116</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1117">1117</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1118">1118</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1119">1119</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1120">1120</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1121">1121</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUminEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWUmin' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUminEjjjRNS_17MachineMemOperandE">buildAtomicRMWUmin</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="245OldValRes" title='OldValRes' data-type='unsigned int' data-ref="245OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="246Addr" title='Addr' data-type='unsigned int' data-ref="246Addr">Addr</dfn>,</td></tr>
<tr><th id="1122">1122</th><td>                                         <em>unsigned</em> <dfn class="local col7 decl" id="247Val" title='Val' data-type='unsigned int' data-ref="247Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col8 decl" id="248MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="248MMO">MMO</dfn>);</td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_BLOCK_ADDR<span class="command"> \p</span> <span class="arg">BA</span></i></td></tr>
<tr><th id="1125">1125</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1126">1126</th><td><i class="doc">  /// G_BLOCK_ADDR computes the address of a basic block.</i></td></tr>
<tr><th id="1127">1127</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1128">1128</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1129">1129</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register of a pointer type.</i></td></tr>
<tr><th id="1130">1130</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1131">1131</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="1132">1132</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder17buildBlockAddressEjPKNS_12BlockAddressE" title='llvm::MachineIRBuilder::buildBlockAddress' data-ref="_ZN4llvm16MachineIRBuilder17buildBlockAddressEjPKNS_12BlockAddressE">buildBlockAddress</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="249Res" title='Res' data-type='unsigned int' data-ref="249Res">Res</dfn>, <em>const</em> <a class="type" href="../../IR/Constants.h.html#llvm::BlockAddress" title='llvm::BlockAddress' data-ref="llvm::BlockAddress">BlockAddress</a> *<dfn class="local col0 decl" id="250BA" title='BA' data-type='const llvm::BlockAddress *' data-ref="250BA">BA</dfn>);</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_ADD<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1135">1135</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1136">1136</th><td><i class="doc">  /// G_ADD sets<span class="command"> \p</span> <span class="arg">Res</span> to the sum of integer parameters<span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1,</span></i></td></tr>
<tr><th id="1137">1137</th><td><i class="doc">  /// truncated to their width.</i></td></tr>
<tr><th id="1138">1138</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1139">1139</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1140">1140</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="1141">1141</th><td><i class="doc">  ///      with the same (scalar or vector) type).</i></td></tr>
<tr><th id="1142">1142</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1143">1143</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="251Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="251Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="252Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="252Src0">Src0</dfn>,</td></tr>
<tr><th id="1146">1146</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="253Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="253Src1">Src1</dfn>,</td></tr>
<tr><th id="1147">1147</th><td>                               <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="254Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="254Flags">Flags</dfn> = <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>) {</td></tr>
<tr><th id="1148">1148</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#204" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD">G_ADD</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col1 ref" href="#251Dst" title='Dst' data-ref="251Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col2 ref" href="#252Src0" title='Src0' data-ref="252Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col3 ref" href="#253Src1" title='Src1' data-ref="253Src1">Src1</a>}, <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col4 ref" href="#254Flags" title='Flags' data-ref="254Flags">Flags</a>);</td></tr>
<tr><th id="1149">1149</th><td>  }</td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SUB<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1152">1152</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1153">1153</th><td><i class="doc">  /// G_SUB sets<span class="command"> \p</span> <span class="arg">Res</span> to the sum of integer parameters<span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1,</span></i></td></tr>
<tr><th id="1154">1154</th><td><i class="doc">  /// truncated to their width.</i></td></tr>
<tr><th id="1155">1155</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1156">1156</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1157">1157</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="1158">1158</th><td><i class="doc">  ///      with the same (scalar or vector) type).</i></td></tr>
<tr><th id="1159">1159</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1160">1160</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSub' data-ref="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildSub</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="255Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="255Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="256Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="256Src0">Src0</dfn>,</td></tr>
<tr><th id="1163">1163</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="257Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="257Src1">Src1</dfn>,</td></tr>
<tr><th id="1164">1164</th><td>                               <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="258Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="258Flags">Flags</dfn> = <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>) {</td></tr>
<tr><th id="1165">1165</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#208" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB">G_SUB</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col5 ref" href="#255Dst" title='Dst' data-ref="255Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col6 ref" href="#256Src0" title='Src0' data-ref="256Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col7 ref" href="#257Src1" title='Src1' data-ref="257Src1">Src1</a>}, <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col8 ref" href="#258Flags" title='Flags' data-ref="258Flags">Flags</a>);</td></tr>
<tr><th id="1166">1166</th><td>  }</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_MUL<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1169">1169</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1170">1170</th><td><i class="doc">  /// G_MUL sets<span class="command"> \p</span> <span class="arg">Res</span> to the sum of integer parameters<span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1,</span></i></td></tr>
<tr><th id="1171">1171</th><td><i class="doc">  /// truncated to their width.</i></td></tr>
<tr><th id="1172">1172</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1173">1173</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1174">1174</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="1175">1175</th><td><i class="doc">  ///      with the same (scalar or vector) type).</i></td></tr>
<tr><th id="1176">1176</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1177">1177</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1178">1178</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildMul' data-ref="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildMul</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="259Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="259Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="260Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="260Src0">Src0</dfn>,</td></tr>
<tr><th id="1179">1179</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="261Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="261Src1">Src1</dfn>,</td></tr>
<tr><th id="1180">1180</th><td>                               <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="262Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="262Flags">Flags</dfn> = <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>) {</td></tr>
<tr><th id="1181">1181</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#211" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL">G_MUL</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col9 ref" href="#259Dst" title='Dst' data-ref="259Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col0 ref" href="#260Src0" title='Src0' data-ref="260Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col1 ref" href="#261Src1" title='Src1' data-ref="261Src1">Src1</a>}, <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col2 ref" href="#262Flags" title='Flags' data-ref="262Flags">Flags</a>);</td></tr>
<tr><th id="1182">1182</th><td>  }</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildUMulH' data-ref="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildUMulH</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="263Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="263Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="264Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="264Src0">Src0</dfn>,</td></tr>
<tr><th id="1185">1185</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="265Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="265Src1">Src1</dfn>,</td></tr>
<tr><th id="1186">1186</th><td>                                 <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="266Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="266Flags">Flags</dfn> = <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>) {</td></tr>
<tr><th id="1187">1187</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#418" title='llvm::TargetOpcode::G_UMULH' data-ref="llvm::TargetOpcode::G_UMULH">G_UMULH</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col3 ref" href="#263Dst" title='Dst' data-ref="263Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col4 ref" href="#264Src0" title='Src0' data-ref="264Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col5 ref" href="#265Src1" title='Src1' data-ref="265Src1">Src1</a>}, <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col6 ref" href="#266Flags" title='Flags' data-ref="266Flags">Flags</a>);</td></tr>
<tr><th id="1188">1188</th><td>  }</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder10buildSMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSMulH' data-ref="_ZN4llvm16MachineIRBuilder10buildSMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildSMulH</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="267Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="267Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="268Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="268Src0">Src0</dfn>,</td></tr>
<tr><th id="1191">1191</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="269Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="269Src1">Src1</dfn>,</td></tr>
<tr><th id="1192">1192</th><td>                                 <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col0 decl" id="270Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="270Flags">Flags</dfn> = <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>) {</td></tr>
<tr><th id="1193">1193</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#422" title='llvm::TargetOpcode::G_SMULH' data-ref="llvm::TargetOpcode::G_SMULH">G_SMULH</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col7 ref" href="#267Dst" title='Dst' data-ref="267Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col8 ref" href="#268Src0" title='Src0' data-ref="268Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col9 ref" href="#269Src1" title='Src1' data-ref="269Src1">Src1</a>}, <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col0 ref" href="#270Flags" title='Flags' data-ref="270Flags">Flags</a>);</td></tr>
<tr><th id="1194">1194</th><td>  }</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildShl' data-ref="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildShl</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="271Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="271Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="272Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="272Src0">Src0</dfn>,</td></tr>
<tr><th id="1197">1197</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="273Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="273Src1">Src1</dfn>,</td></tr>
<tr><th id="1198">1198</th><td>                               <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="274Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="274Flags">Flags</dfn> = <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>) {</td></tr>
<tr><th id="1199">1199</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col1 ref" href="#271Dst" title='Dst' data-ref="271Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col2 ref" href="#272Src0" title='Src0' data-ref="272Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col3 ref" href="#273Src1" title='Src1' data-ref="273Src1">Src1</a>}, <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col4 ref" href="#274Flags" title='Flags' data-ref="274Flags">Flags</a>);</td></tr>
<tr><th id="1200">1200</th><td>  }</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildLShr' data-ref="_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildLShr</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="275Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="275Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="276Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="276Src0">Src0</dfn>,</td></tr>
<tr><th id="1203">1203</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="277Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="277Src1">Src1</dfn>,</td></tr>
<tr><th id="1204">1204</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="278Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="278Flags">Flags</dfn> = <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>) {</td></tr>
<tr><th id="1205">1205</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR">G_LSHR</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col5 ref" href="#275Dst" title='Dst' data-ref="275Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col6 ref" href="#276Src0" title='Src0' data-ref="276Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col7 ref" href="#277Src1" title='Src1' data-ref="277Src1">Src1</a>}, <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col8 ref" href="#278Flags" title='Flags' data-ref="278Flags">Flags</a>);</td></tr>
<tr><th id="1206">1206</th><td>  }</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAShr' data-ref="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAShr</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="279Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="279Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="280Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="280Src0">Src0</dfn>,</td></tr>
<tr><th id="1209">1209</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="281Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="281Src1">Src1</dfn>,</td></tr>
<tr><th id="1210">1210</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="282Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="282Flags">Flags</dfn> = <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>) {</td></tr>
<tr><th id="1211">1211</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR">G_ASHR</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col9 ref" href="#279Dst" title='Dst' data-ref="279Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col0 ref" href="#280Src0" title='Src0' data-ref="280Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col1 ref" href="#281Src1" title='Src1' data-ref="281Src1">Src1</a>}, <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col2 ref" href="#282Flags" title='Flags' data-ref="282Flags">Flags</a>);</td></tr>
<tr><th id="1212">1212</th><td>  }</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_AND<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1215">1215</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1216">1216</th><td><i class="doc">  /// G_AND sets<span class="command"> \p</span> <span class="arg">Res</span> to the bitwise and of integer parameters<span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span></i></td></tr>
<tr><th id="1217">1217</th><td><i class="doc">  /// <span class="arg">Op1.</span></i></td></tr>
<tr><th id="1218">1218</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1219">1219</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1220">1220</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="1221">1221</th><td><i class="doc">  ///      with the same (scalar or vector) type).</i></td></tr>
<tr><th id="1222">1222</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1223">1223</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1224">1224</th><td></td></tr>
<tr><th id="1225">1225</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildAnd' data-ref="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_">buildAnd</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="283Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="283Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="284Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="284Src0">Src0</dfn>,</td></tr>
<tr><th id="1226">1226</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="285Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="285Src1">Src1</dfn>) {</td></tr>
<tr><th id="1227">1227</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#226" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND">G_AND</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col3 ref" href="#283Dst" title='Dst' data-ref="283Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col4 ref" href="#284Src0" title='Src0' data-ref="284Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col5 ref" href="#285Src1" title='Src1' data-ref="285Src1">Src1</a>});</td></tr>
<tr><th id="1228">1228</th><td>  }</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_OR<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1231">1231</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1232">1232</th><td><i class="doc">  /// G_OR sets<span class="command"> \p</span> <span class="arg">Res</span> to the bitwise or of integer parameters<span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span></i></td></tr>
<tr><th id="1233">1233</th><td><i class="doc">  /// <span class="arg">Op1.</span></i></td></tr>
<tr><th id="1234">1234</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1235">1235</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1236">1236</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="1237">1237</th><td><i class="doc">  ///      with the same (scalar or vector) type).</i></td></tr>
<tr><th id="1238">1238</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1239">1239</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1240">1240</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildOr' data-ref="_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_">buildOr</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="286Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="286Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="287Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="287Src0">Src0</dfn>,</td></tr>
<tr><th id="1241">1241</th><td>                              <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="288Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="288Src1">Src1</dfn>) {</td></tr>
<tr><th id="1242">1242</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#229" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR">G_OR</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col6 ref" href="#286Dst" title='Dst' data-ref="286Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col7 ref" href="#287Src0" title='Src0' data-ref="287Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col8 ref" href="#288Src1" title='Src1' data-ref="288Src1">Src1</a>});</td></tr>
<tr><th id="1243">1243</th><td>  }</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_XOR<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1246">1246</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildXor' data-ref="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_">buildXor</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="289Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="289Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="290Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="290Src0">Src0</dfn>,</td></tr>
<tr><th id="1247">1247</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="291Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="291Src1">Src1</dfn>) {</td></tr>
<tr><th id="1248">1248</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#232" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR">G_XOR</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col9 ref" href="#289Dst" title='Dst' data-ref="289Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col0 ref" href="#290Src0" title='Src0' data-ref="290Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col1 ref" href="#291Src1" title='Src1' data-ref="291Src1">Src1</a>});</td></tr>
<tr><th id="1249">1249</th><td>  }</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td>  <i class="doc">/// Build and insert a bitwise not,</i></td></tr>
<tr><th id="1252">1252</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">NegOne</span> = G_CONSTANT -1</i></td></tr>
<tr><th id="1253">1253</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Res</span> = G_OR<span class="command"> \p</span> <span class="arg">Op0,</span> NegOne</i></td></tr>
<tr><th id="1254">1254</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder8buildNotERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildNot' data-ref="_ZN4llvm16MachineIRBuilder8buildNotERKNS_5DstOpERKNS_5SrcOpE">buildNot</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="292Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="292Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="293Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="293Src0">Src0</dfn>) {</td></tr>
<tr><th id="1255">1255</th><td>    <em>auto</em> <dfn class="local col4 decl" id="294NegOne" title='NegOne' data-type='llvm::MachineInstrBuilder' data-ref="294NegOne">NegOne</dfn> = <a class="member" href="#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fake" href="#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="local col2 ref" href="#292Dst" title='Dst' data-ref="292Dst">Dst</a>.<a class="ref" href="#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()), -<var>1</var>);</td></tr>
<tr><th id="1256">1256</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#232" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR">G_XOR</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col2 ref" href="#292Dst" title='Dst' data-ref="292Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col3 ref" href="#293Src0" title='Src0' data-ref="293Src0">Src0</a>, <a class="ref fake" href="#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#294NegOne" title='NegOne' data-ref="294NegOne">NegOne</a>});</td></tr>
<tr><th id="1257">1257</th><td>  }</td></tr>
<tr><th id="1258">1258</th><td></td></tr>
<tr><th id="1259">1259</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CTPOP<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1260">1260</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder10buildCTPOPERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCTPOP' data-ref="_ZN4llvm16MachineIRBuilder10buildCTPOPERKNS_5DstOpERKNS_5SrcOpE">buildCTPOP</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="295Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="295Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="296Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="296Src0">Src0</dfn>) {</td></tr>
<tr><th id="1261">1261</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#537" title='llvm::TargetOpcode::G_CTPOP' data-ref="llvm::TargetOpcode::G_CTPOP">G_CTPOP</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col5 ref" href="#295Dst" title='Dst' data-ref="295Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col6 ref" href="#296Src0" title='Src0' data-ref="296Src0">Src0</a>});</td></tr>
<tr><th id="1262">1262</th><td>  }</td></tr>
<tr><th id="1263">1263</th><td></td></tr>
<tr><th id="1264">1264</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CTLZ<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1265">1265</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildCTLZERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCTLZ' data-ref="_ZN4llvm16MachineIRBuilder9buildCTLZERKNS_5DstOpERKNS_5SrcOpE">buildCTLZ</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="297Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="297Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="298Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="298Src0">Src0</dfn>) {</td></tr>
<tr><th id="1266">1266</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#531" title='llvm::TargetOpcode::G_CTLZ' data-ref="llvm::TargetOpcode::G_CTLZ">G_CTLZ</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col7 ref" href="#297Dst" title='Dst' data-ref="297Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col8 ref" href="#298Src0" title='Src0' data-ref="298Src0">Src0</a>});</td></tr>
<tr><th id="1267">1267</th><td>  }</td></tr>
<tr><th id="1268">1268</th><td></td></tr>
<tr><th id="1269">1269</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CTLZ_ZERO_UNDEF<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1270">1270</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder20buildCTLZ_ZERO_UNDEFERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCTLZ_ZERO_UNDEF' data-ref="_ZN4llvm16MachineIRBuilder20buildCTLZ_ZERO_UNDEFERKNS_5DstOpERKNS_5SrcOpE">buildCTLZ_ZERO_UNDEF</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="299Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="299Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="300Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="300Src0">Src0</dfn>) {</td></tr>
<tr><th id="1271">1271</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#534" title='llvm::TargetOpcode::G_CTLZ_ZERO_UNDEF' data-ref="llvm::TargetOpcode::G_CTLZ_ZERO_UNDEF">G_CTLZ_ZERO_UNDEF</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col9 ref" href="#299Dst" title='Dst' data-ref="299Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col0 ref" href="#300Src0" title='Src0' data-ref="300Src0">Src0</a>});</td></tr>
<tr><th id="1272">1272</th><td>  }</td></tr>
<tr><th id="1273">1273</th><td></td></tr>
<tr><th id="1274">1274</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CTTZ<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1275">1275</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildCTTZERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCTTZ' data-ref="_ZN4llvm16MachineIRBuilder9buildCTTZERKNS_5DstOpERKNS_5SrcOpE">buildCTTZ</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="301Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="301Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="302Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="302Src0">Src0</dfn>) {</td></tr>
<tr><th id="1276">1276</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#525" title='llvm::TargetOpcode::G_CTTZ' data-ref="llvm::TargetOpcode::G_CTTZ">G_CTTZ</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col1 ref" href="#301Dst" title='Dst' data-ref="301Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col2 ref" href="#302Src0" title='Src0' data-ref="302Src0">Src0</a>});</td></tr>
<tr><th id="1277">1277</th><td>  }</td></tr>
<tr><th id="1278">1278</th><td></td></tr>
<tr><th id="1279">1279</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CTTZ_ZERO_UNDEF<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1280">1280</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder20buildCTTZ_ZERO_UNDEFERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCTTZ_ZERO_UNDEF' data-ref="_ZN4llvm16MachineIRBuilder20buildCTTZ_ZERO_UNDEFERKNS_5DstOpERKNS_5SrcOpE">buildCTTZ_ZERO_UNDEF</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="303Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="303Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="304Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="304Src0">Src0</dfn>) {</td></tr>
<tr><th id="1281">1281</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#528" title='llvm::TargetOpcode::G_CTTZ_ZERO_UNDEF' data-ref="llvm::TargetOpcode::G_CTTZ_ZERO_UNDEF">G_CTTZ_ZERO_UNDEF</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col3 ref" href="#303Dst" title='Dst' data-ref="303Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col4 ref" href="#304Src0" title='Src0' data-ref="304Src0">Src0</a>});</td></tr>
<tr><th id="1282">1282</th><td>  }</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FADD<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1285">1285</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildFAdd' data-ref="_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_">buildFAdd</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="305Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="305Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="306Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="306Src0">Src0</dfn>,</td></tr>
<tr><th id="1286">1286</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="307Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="307Src1">Src1</dfn>) {</td></tr>
<tr><th id="1287">1287</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#425" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD">G_FADD</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col5 ref" href="#305Dst" title='Dst' data-ref="305Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col6 ref" href="#306Src0" title='Src0' data-ref="306Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col7 ref" href="#307Src1" title='Src1' data-ref="307Src1">Src1</a>});</td></tr>
<tr><th id="1288">1288</th><td>  }</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FSUB<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1291">1291</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildFSub' data-ref="_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_">buildFSub</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="308Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="308Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="309Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="309Src0">Src0</dfn>,</td></tr>
<tr><th id="1292">1292</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="310Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="310Src1">Src1</dfn>) {</td></tr>
<tr><th id="1293">1293</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#428" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB">G_FSUB</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col8 ref" href="#308Dst" title='Dst' data-ref="308Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col9 ref" href="#309Src0" title='Src0' data-ref="309Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col0 ref" href="#310Src1" title='Src1' data-ref="310Src1">Src1</a>});</td></tr>
<tr><th id="1294">1294</th><td>  }</td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FMA<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1,</span><span class="command"> \p</span> <span class="arg">Op2</span></i></td></tr>
<tr><th id="1297">1297</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_">buildFMA</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="311Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="311Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="312Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="312Src0">Src0</dfn>,</td></tr>
<tr><th id="1298">1298</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="313Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="313Src1">Src1</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="314Src2" title='Src2' data-type='const llvm::SrcOp &amp;' data-ref="314Src2">Src2</dfn>) {</td></tr>
<tr><th id="1299">1299</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#434" title='llvm::TargetOpcode::G_FMA' data-ref="llvm::TargetOpcode::G_FMA">G_FMA</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col1 ref" href="#311Dst" title='Dst' data-ref="311Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col2 ref" href="#312Src0" title='Src0' data-ref="312Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col3 ref" href="#313Src1" title='Src1' data-ref="313Src1">Src1</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col4 ref" href="#314Src2" title='Src2' data-ref="314Src2">Src2</a>});</td></tr>
<tr><th id="1300">1300</th><td>  }</td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FNEG<span class="command"> \p</span> <span class="arg">Op0</span></i></td></tr>
<tr><th id="1303">1303</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFNeg' data-ref="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpE">buildFNeg</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="315Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="315Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="316Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="316Src0">Src0</dfn>) {</td></tr>
<tr><th id="1304">1304</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#461" title='llvm::TargetOpcode::G_FNEG' data-ref="llvm::TargetOpcode::G_FNEG">G_FNEG</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col5 ref" href="#315Dst" title='Dst' data-ref="315Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col6 ref" href="#316Src0" title='Src0' data-ref="316Src0">Src0</a>});</td></tr>
<tr><th id="1305">1305</th><td>  }</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FABS<span class="command"> \p</span> <span class="arg">Op0</span></i></td></tr>
<tr><th id="1308">1308</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildFAbsERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFAbs' data-ref="_ZN4llvm16MachineIRBuilder9buildFAbsERKNS_5DstOpERKNS_5SrcOpE">buildFAbs</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="317Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="317Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="318Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="318Src0">Src0</dfn>) {</td></tr>
<tr><th id="1309">1309</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#482" title='llvm::TargetOpcode::G_FABS' data-ref="llvm::TargetOpcode::G_FABS">G_FABS</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col7 ref" href="#317Dst" title='Dst' data-ref="317Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col8 ref" href="#318Src0" title='Src0' data-ref="318Src0">Src0</a>});</td></tr>
<tr><th id="1310">1310</th><td>  }</td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FCOPYSIGN<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1313">1313</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder14buildFCopysignERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildFCopysign' data-ref="_ZN4llvm16MachineIRBuilder14buildFCopysignERKNS_5DstOpERKNS_5SrcOpES6_">buildFCopysign</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="319Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="319Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="320Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="320Src0">Src0</dfn>,</td></tr>
<tr><th id="1314">1314</th><td>                                     <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="321Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="321Src1">Src1</dfn>) {</td></tr>
<tr><th id="1315">1315</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#488" title='llvm::TargetOpcode::G_FCOPYSIGN' data-ref="llvm::TargetOpcode::G_FCOPYSIGN">G_FCOPYSIGN</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col9 ref" href="#319Dst" title='Dst' data-ref="319Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col0 ref" href="#320Src0" title='Src0' data-ref="320Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col1 ref" href="#321Src1" title='Src1' data-ref="321Src1">Src1</a>});</td></tr>
<tr><th id="1316">1316</th><td>  }</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_UITOFP<span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1319">1319</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUITOFP' data-ref="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE">buildUITOFP</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="322Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="322Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="323Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="323Src0">Src0</dfn>) {</td></tr>
<tr><th id="1320">1320</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#479" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP">G_UITOFP</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col2 ref" href="#322Dst" title='Dst' data-ref="322Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col3 ref" href="#323Src0" title='Src0' data-ref="323Src0">Src0</a>});</td></tr>
<tr><th id="1321">1321</th><td>  }</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SITOFP<span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1324">1324</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder11buildSITOFPERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSITOFP' data-ref="_ZN4llvm16MachineIRBuilder11buildSITOFPERKNS_5DstOpERKNS_5SrcOpE">buildSITOFP</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="324Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="324Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="325Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="325Src0">Src0</dfn>) {</td></tr>
<tr><th id="1325">1325</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#476" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP">G_SITOFP</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col4 ref" href="#324Dst" title='Dst' data-ref="324Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col5 ref" href="#325Src0" title='Src0' data-ref="325Src0">Src0</a>});</td></tr>
<tr><th id="1326">1326</th><td>  }</td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FPTOUI<span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1329">1329</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFPTOUI' data-ref="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE">buildFPTOUI</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="326Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="326Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="327Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="327Src0">Src0</dfn>) {</td></tr>
<tr><th id="1330">1330</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#473" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI">G_FPTOUI</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col6 ref" href="#326Dst" title='Dst' data-ref="326Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col7 ref" href="#327Src0" title='Src0' data-ref="327Src0">Src0</a>});</td></tr>
<tr><th id="1331">1331</th><td>  }</td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FPTOSI<span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1334">1334</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder11buildFPTOSIERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFPTOSI' data-ref="_ZN4llvm16MachineIRBuilder11buildFPTOSIERKNS_5DstOpERKNS_5SrcOpE">buildFPTOSI</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="328Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="328Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="329Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="329Src0">Src0</dfn>) {</td></tr>
<tr><th id="1335">1335</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#470" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI">G_FPTOSI</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col8 ref" href="#328Dst" title='Dst' data-ref="328Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col9 ref" href="#329Src0" title='Src0' data-ref="329Src0">Src0</a>});</td></tr>
<tr><th id="1336">1336</th><td>  }</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SMIN<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1339">1339</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildSMinERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildSMin' data-ref="_ZN4llvm16MachineIRBuilder9buildSMinERKNS_5DstOpERKNS_5SrcOpES6_">buildSMin</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="330Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="330Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="331Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="331Src0">Src0</dfn>,</td></tr>
<tr><th id="1340">1340</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="332Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="332Src1">Src1</dfn>) {</td></tr>
<tr><th id="1341">1341</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#501" title='llvm::TargetOpcode::G_SMIN' data-ref="llvm::TargetOpcode::G_SMIN">G_SMIN</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col0 ref" href="#330Dst" title='Dst' data-ref="330Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col1 ref" href="#331Src0" title='Src0' data-ref="331Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col2 ref" href="#332Src1" title='Src1' data-ref="332Src1">Src1</a>});</td></tr>
<tr><th id="1342">1342</th><td>  }</td></tr>
<tr><th id="1343">1343</th><td></td></tr>
<tr><th id="1344">1344</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SMAX<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1345">1345</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildSMaxERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildSMax' data-ref="_ZN4llvm16MachineIRBuilder9buildSMaxERKNS_5DstOpERKNS_5SrcOpES6_">buildSMax</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="333Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="333Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="334Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="334Src0">Src0</dfn>,</td></tr>
<tr><th id="1346">1346</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="335Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="335Src1">Src1</dfn>) {</td></tr>
<tr><th id="1347">1347</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#504" title='llvm::TargetOpcode::G_SMAX' data-ref="llvm::TargetOpcode::G_SMAX">G_SMAX</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col3 ref" href="#333Dst" title='Dst' data-ref="333Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col4 ref" href="#334Src0" title='Src0' data-ref="334Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col5 ref" href="#335Src1" title='Src1' data-ref="335Src1">Src1</a>});</td></tr>
<tr><th id="1348">1348</th><td>  }</td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_UMIN<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1351">1351</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildUMinERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildUMin' data-ref="_ZN4llvm16MachineIRBuilder9buildUMinERKNS_5DstOpERKNS_5SrcOpES6_">buildUMin</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="336Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="336Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="337Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="337Src0">Src0</dfn>,</td></tr>
<tr><th id="1352">1352</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="338Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="338Src1">Src1</dfn>) {</td></tr>
<tr><th id="1353">1353</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#507" title='llvm::TargetOpcode::G_UMIN' data-ref="llvm::TargetOpcode::G_UMIN">G_UMIN</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col6 ref" href="#336Dst" title='Dst' data-ref="336Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col7 ref" href="#337Src0" title='Src0' data-ref="337Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col8 ref" href="#338Src1" title='Src1' data-ref="338Src1">Src1</a>});</td></tr>
<tr><th id="1354">1354</th><td>  }</td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_UMAX<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1357">1357</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildUMaxERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildUMax' data-ref="_ZN4llvm16MachineIRBuilder9buildUMaxERKNS_5DstOpERKNS_5SrcOpES6_">buildUMax</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="339Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="339Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="340Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="340Src0">Src0</dfn>,</td></tr>
<tr><th id="1358">1358</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="341Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="341Src1">Src1</dfn>) {</td></tr>
<tr><th id="1359">1359</th><td>    <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#510" title='llvm::TargetOpcode::G_UMAX' data-ref="llvm::TargetOpcode::G_UMAX">G_UMAX</a>, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col9 ref" href="#339Dst" title='Dst' data-ref="339Dst">Dst</a>}, <a class="ref fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col0 ref" href="#340Src0" title='Src0' data-ref="340Src0">Src0</a>, <a class="ref fake" href="#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col1 ref" href="#341Src1" title='Src1' data-ref="341Src1">Src1</a>});</td></tr>
<tr><th id="1360">1360</th><td>  }</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_JUMP_TABLE<span class="command"> \p</span> <span class="arg">JTI</span></i></td></tr>
<tr><th id="1363">1363</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1364">1364</th><td><i class="doc">  /// G_JUMP_TABLE sets<span class="command"> \p</span> <span class="arg">Res</span> to the address of the jump table specified by</i></td></tr>
<tr><th id="1365">1365</th><td><i class="doc">  /// the jump table index<span class="command"> \p</span> <span class="arg">JTI.</span></i></td></tr>
<tr><th id="1366">1366</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1367">1367</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1368">1368</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZN4llvm16MachineIRBuilder14buildJumpTableENS_3LLTEj" title='llvm::MachineIRBuilder::buildJumpTable' data-ref="_ZN4llvm16MachineIRBuilder14buildJumpTableENS_3LLTEj">buildJumpTable</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="342PtrTy" title='PtrTy' data-type='const llvm::LLT' data-ref="342PtrTy">PtrTy</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="343JTI" title='JTI' data-type='unsigned int' data-ref="343JTI">JTI</dfn>);</td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td>  <b>virtual</b> <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="virtual decl" id="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="344Opc" title='Opc' data-type='unsigned int' data-ref="344Opc">Opc</dfn>, <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a>&gt; <dfn class="local col5 decl" id="345DstOps" title='DstOps' data-type='ArrayRef&lt;llvm::DstOp&gt;' data-ref="345DstOps">DstOps</dfn>,</td></tr>
<tr><th id="1371">1371</th><td>                                         <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a>&gt; <dfn class="local col6 decl" id="346SrcOps" title='SrcOps' data-type='ArrayRef&lt;llvm::SrcOp&gt;' data-ref="346SrcOps">SrcOps</dfn>,</td></tr>
<tr><th id="1372">1372</th><td>                                         <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="347Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="347Flags">Flags</dfn> = <a class="ref fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>);</td></tr>
<tr><th id="1373">1373</th><td>};</td></tr>
<tr><th id="1374">1374</th><td></td></tr>
<tr><th id="1375">1375</th><td>} <i>// End namespace llvm.</i></td></tr>
<tr><th id="1376">1376</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H</u></td></tr>
<tr><th id="1377">1377</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp.html'>llvm/llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
