Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 29 03:11:52 2023
| Host         : lwj running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_1s/clk_1s_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.418        0.000                      0                   72        0.125        0.000                      0                   72        4.650        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.418        0.000                      0                   72        0.125        0.000                      0                   72        4.650        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 clk_div_1s/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.352ns (15.892%)  route 1.863ns (84.108%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.678     4.693    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  clk_div_1s/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.223     4.916 r  clk_div_1s/cnt_reg[10]/Q
                         net (fo=2, routed)           0.474     5.390    clk_div_1s/cnt_reg[10]
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.043     5.433 f  clk_div_1s/cnt[0]_i_6/O
                         net (fo=2, routed)           0.463     5.896    clk_div_1s/cnt[0]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.043     5.939 f  clk_div_1s/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248     6.187    clk_div_1s/cnt[0]_i_3_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.043     6.230 r  clk_div_1s/cnt[0]_i_1/O
                         net (fo=26, routed)          0.678     6.908    clk_div_1s/clear
    SLICE_X7Y16          FDRE                                         r  clk_div_1s/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.538    14.313    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  clk_div_1s/cnt_reg[24]/C
                         clock pessimism              0.352    14.665    
                         clock uncertainty           -0.035    14.630    
    SLICE_X7Y16          FDRE (Setup_fdre_C_R)       -0.304    14.326    clk_div_1s/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 clk_div_1s/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.352ns (15.892%)  route 1.863ns (84.108%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.678     4.693    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  clk_div_1s/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.223     4.916 r  clk_div_1s/cnt_reg[10]/Q
                         net (fo=2, routed)           0.474     5.390    clk_div_1s/cnt_reg[10]
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.043     5.433 f  clk_div_1s/cnt[0]_i_6/O
                         net (fo=2, routed)           0.463     5.896    clk_div_1s/cnt[0]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.043     5.939 f  clk_div_1s/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248     6.187    clk_div_1s/cnt[0]_i_3_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.043     6.230 r  clk_div_1s/cnt[0]_i_1/O
                         net (fo=26, routed)          0.678     6.908    clk_div_1s/clear
    SLICE_X7Y16          FDRE                                         r  clk_div_1s/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.538    14.313    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  clk_div_1s/cnt_reg[25]/C
                         clock pessimism              0.352    14.665    
                         clock uncertainty           -0.035    14.630    
    SLICE_X7Y16          FDRE (Setup_fdre_C_R)       -0.304    14.326    clk_div_1s/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 clk_div_1s/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.352ns (16.519%)  route 1.779ns (83.482%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.678     4.693    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  clk_div_1s/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.223     4.916 r  clk_div_1s/cnt_reg[10]/Q
                         net (fo=2, routed)           0.474     5.390    clk_div_1s/cnt_reg[10]
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.043     5.433 f  clk_div_1s/cnt[0]_i_6/O
                         net (fo=2, routed)           0.463     5.896    clk_div_1s/cnt[0]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.043     5.939 f  clk_div_1s/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248     6.187    clk_div_1s/cnt[0]_i_3_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.043     6.230 r  clk_div_1s/cnt[0]_i_1/O
                         net (fo=26, routed)          0.594     6.824    clk_div_1s/clear
    SLICE_X7Y15          FDRE                                         r  clk_div_1s/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.539    14.314    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  clk_div_1s/cnt_reg[20]/C
                         clock pessimism              0.352    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X7Y15          FDRE (Setup_fdre_C_R)       -0.304    14.327    clk_div_1s/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 clk_div_1s/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.352ns (16.519%)  route 1.779ns (83.482%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.678     4.693    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  clk_div_1s/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.223     4.916 r  clk_div_1s/cnt_reg[10]/Q
                         net (fo=2, routed)           0.474     5.390    clk_div_1s/cnt_reg[10]
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.043     5.433 f  clk_div_1s/cnt[0]_i_6/O
                         net (fo=2, routed)           0.463     5.896    clk_div_1s/cnt[0]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.043     5.939 f  clk_div_1s/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248     6.187    clk_div_1s/cnt[0]_i_3_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.043     6.230 r  clk_div_1s/cnt[0]_i_1/O
                         net (fo=26, routed)          0.594     6.824    clk_div_1s/clear
    SLICE_X7Y15          FDRE                                         r  clk_div_1s/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.539    14.314    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  clk_div_1s/cnt_reg[21]/C
                         clock pessimism              0.352    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X7Y15          FDRE (Setup_fdre_C_R)       -0.304    14.327    clk_div_1s/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 clk_div_1s/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.352ns (16.519%)  route 1.779ns (83.482%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.678     4.693    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  clk_div_1s/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.223     4.916 r  clk_div_1s/cnt_reg[10]/Q
                         net (fo=2, routed)           0.474     5.390    clk_div_1s/cnt_reg[10]
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.043     5.433 f  clk_div_1s/cnt[0]_i_6/O
                         net (fo=2, routed)           0.463     5.896    clk_div_1s/cnt[0]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.043     5.939 f  clk_div_1s/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248     6.187    clk_div_1s/cnt[0]_i_3_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.043     6.230 r  clk_div_1s/cnt[0]_i_1/O
                         net (fo=26, routed)          0.594     6.824    clk_div_1s/clear
    SLICE_X7Y15          FDRE                                         r  clk_div_1s/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.539    14.314    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  clk_div_1s/cnt_reg[22]/C
                         clock pessimism              0.352    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X7Y15          FDRE (Setup_fdre_C_R)       -0.304    14.327    clk_div_1s/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 clk_div_1s/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.352ns (16.519%)  route 1.779ns (83.482%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.678     4.693    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  clk_div_1s/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.223     4.916 r  clk_div_1s/cnt_reg[10]/Q
                         net (fo=2, routed)           0.474     5.390    clk_div_1s/cnt_reg[10]
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.043     5.433 f  clk_div_1s/cnt[0]_i_6/O
                         net (fo=2, routed)           0.463     5.896    clk_div_1s/cnt[0]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.043     5.939 f  clk_div_1s/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248     6.187    clk_div_1s/cnt[0]_i_3_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.043     6.230 r  clk_div_1s/cnt[0]_i_1/O
                         net (fo=26, routed)          0.594     6.824    clk_div_1s/clear
    SLICE_X7Y15          FDRE                                         r  clk_div_1s/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.539    14.314    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  clk_div_1s/cnt_reg[23]/C
                         clock pessimism              0.352    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X7Y15          FDRE (Setup_fdre_C_R)       -0.304    14.327    clk_div_1s/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 clk_div_1s/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.352ns (17.231%)  route 1.691ns (82.769%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.678     4.693    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  clk_div_1s/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.223     4.916 r  clk_div_1s/cnt_reg[10]/Q
                         net (fo=2, routed)           0.474     5.390    clk_div_1s/cnt_reg[10]
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.043     5.433 f  clk_div_1s/cnt[0]_i_6/O
                         net (fo=2, routed)           0.463     5.896    clk_div_1s/cnt[0]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.043     5.939 f  clk_div_1s/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248     6.187    clk_div_1s/cnt[0]_i_3_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.043     6.230 r  clk_div_1s/cnt[0]_i_1/O
                         net (fo=26, routed)          0.506     6.736    clk_div_1s/clear
    SLICE_X7Y14          FDRE                                         r  clk_div_1s/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.540    14.315    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  clk_div_1s/cnt_reg[16]/C
                         clock pessimism              0.352    14.667    
                         clock uncertainty           -0.035    14.632    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.304    14.328    clk_div_1s/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 clk_div_1s/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.352ns (17.231%)  route 1.691ns (82.769%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.678     4.693    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  clk_div_1s/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.223     4.916 r  clk_div_1s/cnt_reg[10]/Q
                         net (fo=2, routed)           0.474     5.390    clk_div_1s/cnt_reg[10]
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.043     5.433 f  clk_div_1s/cnt[0]_i_6/O
                         net (fo=2, routed)           0.463     5.896    clk_div_1s/cnt[0]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.043     5.939 f  clk_div_1s/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248     6.187    clk_div_1s/cnt[0]_i_3_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.043     6.230 r  clk_div_1s/cnt[0]_i_1/O
                         net (fo=26, routed)          0.506     6.736    clk_div_1s/clear
    SLICE_X7Y14          FDRE                                         r  clk_div_1s/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.540    14.315    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  clk_div_1s/cnt_reg[17]/C
                         clock pessimism              0.352    14.667    
                         clock uncertainty           -0.035    14.632    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.304    14.328    clk_div_1s/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 clk_div_1s/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.352ns (17.231%)  route 1.691ns (82.769%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.678     4.693    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  clk_div_1s/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.223     4.916 r  clk_div_1s/cnt_reg[10]/Q
                         net (fo=2, routed)           0.474     5.390    clk_div_1s/cnt_reg[10]
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.043     5.433 f  clk_div_1s/cnt[0]_i_6/O
                         net (fo=2, routed)           0.463     5.896    clk_div_1s/cnt[0]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.043     5.939 f  clk_div_1s/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248     6.187    clk_div_1s/cnt[0]_i_3_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.043     6.230 r  clk_div_1s/cnt[0]_i_1/O
                         net (fo=26, routed)          0.506     6.736    clk_div_1s/clear
    SLICE_X7Y14          FDRE                                         r  clk_div_1s/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.540    14.315    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  clk_div_1s/cnt_reg[18]/C
                         clock pessimism              0.352    14.667    
                         clock uncertainty           -0.035    14.632    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.304    14.328    clk_div_1s/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 clk_div_1s/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.352ns (17.231%)  route 1.691ns (82.769%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.678     4.693    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  clk_div_1s/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.223     4.916 r  clk_div_1s/cnt_reg[10]/Q
                         net (fo=2, routed)           0.474     5.390    clk_div_1s/cnt_reg[10]
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.043     5.433 f  clk_div_1s/cnt[0]_i_6/O
                         net (fo=2, routed)           0.463     5.896    clk_div_1s/cnt[0]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.043     5.939 f  clk_div_1s/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248     6.187    clk_div_1s/cnt[0]_i_3_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.043     6.230 r  clk_div_1s/cnt[0]_i_1/O
                         net (fo=26, routed)          0.506     6.736    clk_div_1s/clear
    SLICE_X7Y14          FDRE                                         r  clk_div_1s/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.540    14.315    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  clk_div_1s/cnt_reg[19]/C
                         clock pessimism              0.352    14.667    
                         clock uncertainty           -0.035    14.632    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.304    14.328    clk_div_1s/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  7.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 clk_div_1s/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/clk_1s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.289%)  route 0.095ns (42.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.711     1.957    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  clk_div_1s/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  clk_div_1s/cnt_reg[24]/Q
                         net (fo=3, routed)           0.095     2.152    clk_div_1s/cnt_reg[24]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.028     2.180 r  clk_div_1s/clk_1s_i_1/O
                         net (fo=1, routed)           0.000     2.180    clk_div_1s/clk_1s_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  clk_div_1s/clk_1s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.949     2.434    clk_div_1s/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  clk_div_1s/clk_1s_reg/C
                         clock pessimism             -0.466     1.968    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.087     2.055    clk_div_1s/clk_1s_reg
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clk_div_1s/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.714     1.960    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  clk_div_1s/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.100     2.060 r  clk_div_1s/cnt_reg[3]/Q
                         net (fo=1, routed)           0.094     2.153    clk_div_1s/cnt_reg_n_0_[3]
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.230 r  clk_div_1s/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.230    clk_div_1s/cnt_reg[0]_i_2_n_4
    SLICE_X7Y10          FDRE                                         r  clk_div_1s/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.954     2.439    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  clk_div_1s/cnt_reg[3]/C
                         clock pessimism             -0.479     1.960    
    SLICE_X7Y10          FDRE (Hold_fdre_C_D)         0.071     2.031    clk_div_1s/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display/clkdiv_1/div_res_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_1/div_res_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.715     1.961    display/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  display/clkdiv_1/div_res_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     2.061 r  display/clkdiv_1/div_res_reg[11]/Q
                         net (fo=1, routed)           0.094     2.154    display/clkdiv_1/div_res_reg_n_0_[11]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.231 r  display/clkdiv_1/div_res_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.231    display/clkdiv_1/div_res_reg[8]_i_1_n_4
    SLICE_X1Y11          FDRE                                         r  display/clkdiv_1/div_res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.955     2.440    display/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  display/clkdiv_1/div_res_reg[11]/C
                         clock pessimism             -0.479     1.961    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.071     2.032    display/clkdiv_1/div_res_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display/clkdiv_1/div_res_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_1/div_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.714     1.960    display/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  display/clkdiv_1/div_res_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.100     2.060 r  display/clkdiv_1/div_res_reg[15]/Q
                         net (fo=1, routed)           0.094     2.153    display/clkdiv_1/div_res_reg_n_0_[15]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.230 r  display/clkdiv_1/div_res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.230    display/clkdiv_1/div_res_reg[12]_i_1_n_4
    SLICE_X1Y12          FDRE                                         r  display/clkdiv_1/div_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.953     2.438    display/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  display/clkdiv_1/div_res_reg[15]/C
                         clock pessimism             -0.478     1.960    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.071     2.031    display/clkdiv_1/div_res_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display/clkdiv_1/div_res_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_1/div_res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.716     1.962    display/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  display/clkdiv_1/div_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.100     2.062 r  display/clkdiv_1/div_res_reg[3]/Q
                         net (fo=1, routed)           0.094     2.155    display/clkdiv_1/div_res_reg_n_0_[3]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.232 r  display/clkdiv_1/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.232    display/clkdiv_1/div_res_reg[0]_i_1_n_4
    SLICE_X1Y9           FDRE                                         r  display/clkdiv_1/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.956     2.441    display/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  display/clkdiv_1/div_res_reg[3]/C
                         clock pessimism             -0.479     1.962    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.071     2.033    display/clkdiv_1/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display/clkdiv_1/div_res_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_1/div_res_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.715     1.961    display/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  display/clkdiv_1/div_res_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.100     2.061 r  display/clkdiv_1/div_res_reg[7]/Q
                         net (fo=1, routed)           0.094     2.154    display/clkdiv_1/div_res_reg_n_0_[7]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.231 r  display/clkdiv_1/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.231    display/clkdiv_1/div_res_reg[4]_i_1_n_4
    SLICE_X1Y10          FDRE                                         r  display/clkdiv_1/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.955     2.440    display/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  display/clkdiv_1/div_res_reg[7]/C
                         clock pessimism             -0.479     1.961    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.071     2.032    display/clkdiv_1/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clk_div_1s/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.185%)  route 0.099ns (35.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.712     1.958    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  clk_div_1s/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.100     2.058 r  clk_div_1s/cnt_reg[23]/Q
                         net (fo=2, routed)           0.099     2.157    clk_div_1s/cnt_reg[23]
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.234 r  clk_div_1s/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.234    clk_div_1s/cnt_reg[20]_i_1_n_4
    SLICE_X7Y15          FDRE                                         r  clk_div_1s/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.950     2.435    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  clk_div_1s/cnt_reg[23]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.071     2.029    clk_div_1s/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clk_div_1s/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_1s/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.714     1.960    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  clk_div_1s/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.100     2.060 r  clk_div_1s/cnt_reg[4]/Q
                         net (fo=1, routed)           0.094     2.153    clk_div_1s/cnt_reg_n_0_[4]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.236 r  clk_div_1s/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.236    clk_div_1s/cnt_reg[4]_i_1_n_7
    SLICE_X7Y11          FDRE                                         r  clk_div_1s/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.954     2.439    clk_div_1s/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  clk_div_1s/cnt_reg[4]/C
                         clock pessimism             -0.479     1.960    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.071     2.031    clk_div_1s/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 display/clkdiv_1/div_res_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_1/div_res_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.714     1.960    display/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  display/clkdiv_1/div_res_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.100     2.060 r  display/clkdiv_1/div_res_reg[12]/Q
                         net (fo=1, routed)           0.094     2.153    display/clkdiv_1/div_res_reg_n_0_[12]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.236 r  display/clkdiv_1/div_res_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.236    display/clkdiv_1/div_res_reg[12]_i_1_n_7
    SLICE_X1Y12          FDRE                                         r  display/clkdiv_1/div_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.953     2.438    display/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  display/clkdiv_1/div_res_reg[12]/C
                         clock pessimism             -0.478     1.960    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.071     2.031    display/clkdiv_1/div_res_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 display/clkdiv_1/div_res_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_1/div_res_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.715     1.961    display/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  display/clkdiv_1/div_res_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.100     2.061 r  display/clkdiv_1/div_res_reg[4]/Q
                         net (fo=1, routed)           0.094     2.154    display/clkdiv_1/div_res_reg_n_0_[4]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.237 r  display/clkdiv_1/div_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.237    display/clkdiv_1/div_res_reg[4]_i_1_n_7
    SLICE_X1Y10          FDRE                                         r  display/clkdiv_1/div_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.955     2.440    display/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  display/clkdiv_1/div_res_reg[4]/C
                         clock pessimism             -0.479     1.961    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.071     2.032    display/clkdiv_1/div_res_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X6Y16    clk_div_1s/clk_1s_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y12    clk_div_1s/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y12    clk_div_1s/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y13    clk_div_1s/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y13    clk_div_1s/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y13    clk_div_1s/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y13    clk_div_1s/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y14    clk_div_1s/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y14    clk_div_1s/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y15    clk_div_1s/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y15    clk_div_1s/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y15    clk_div_1s/cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y15    clk_div_1s/cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y16    clk_div_1s/clk_1s_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y16    clk_div_1s/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y16    clk_div_1s/cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y12    clk_div_1s/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y12    clk_div_1s/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y13    clk_div_1s/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y16    clk_div_1s/clk_1s_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y13    clk_div_1s/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y13    clk_div_1s/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y13    clk_div_1s/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y13    clk_div_1s/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y14    clk_div_1s/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y14    clk_div_1s/cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y14    clk_div_1s/cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y14    clk_div_1s/cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y10    clk_div_1s/cnt_reg[1]/C



