description: 'Design a module with input: [3:0]a and output: [0:0]result that outputs
  ''1'' if the 4-bit input `a` is even, and ''0'' otherwise.'
interface: module check_even (input [3:0] a, output reg result);
