Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep 26 20:20:21 2023
| Host         : Cookiecoolkid running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DigitalTimer_control_sets_placed.rpt
| Design       : DigitalTimer
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              55 |           15 |
| Yes          | No                    | No                     |              25 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+----------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal   |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------+----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | segs[4]_i_1_n_0    |                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | hour_lo[3]_i_1_n_0 |                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | hour_hi[3]_i_1_n_0 | rst_IBUF             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | min_hi[3]_i_1_n_0  |                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | min_lo[3]_i_1_n_0  |                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | number[3]_i_1_n_0  |                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | sec_lo[3]_i_1_n_0  |                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | sec_hi[3]_i_1_n_0  |                      |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | segs[4]_i_1_n_0    | segs[6]_i_1_n_0      |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                    |                      |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG |                    | counter0[27]_i_1_n_0 |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG |                    | counter2             |                8 |             28 |         3.50 |
+----------------+--------------------+----------------------+------------------+----------------+--------------+


