# CA_project 
Cycle accurate simulator for a 5 staged pipelined RISC-V CPU.
