module top(
    output wire[15:0] out0,
    input wire[15:0] in0,
    input wire[7:0] INT,
    input wire clk_xtal,
    input wire rst_n,
    output wire[7:0] test
);

    wire write,clk,rst;
    wire[7:0] test;
    wire[15:0] ROMaddr,AddrRAM,DinRAM,DoutRAM;
    wire[28:0] ROMdata;
    assign rst = ~rst_n;
    assign out0 = ROMaddr;
    /*always@(negedge clk or posedge rst)begin
        if(rst)begin
            out0<=16'h0000;
        end else begin
            if(AddrRAM==16'h000a  & write)begin
                out0<=DinRAM;
            end
        end
    end*/

    CLK_Div clkdiv(
        .clk_out(clk),
        .clk_in(clk_xtal)
    );

    CPU5_5 cpu5_5(
        .Dout(DinRAM),
        .Addr(AddrRAM),
        .write(write),
        .ROMaddr(ROMaddr),
        .ROMdata(ROMdata),
        .Din(DoutRAM),
        .Interrupts(INT),
        .clk_bus(clk),
        .rst_bus(rst),
        .test(test)
    );

    ROM rom1(
        .DataROM(ROMdata),
        .AddrROM(ROMaddr[7:0])
    );

    RAM ram1(
        .DoutRAM(DoutRAM),
        .DinRAM(DinRAM),
        .AddrRAM(AddrRAM[7:0]),
        .write(write),
        .clk(clk)
    );

endmodule