INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:31:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.154ns  (required time - arrival time)
  Source:                 control_merge2/tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            buffer2/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 1.206ns (19.767%)  route 4.895ns (80.233%))
  Logic Levels:           16  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1597, unset)         0.508     0.508    control_merge2/tehb/control/clk
                         FDRE                                         r  control_merge2/tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  control_merge2/tehb/control/fullReg_reg/Q
                         net (fo=14, unplaced)        0.467     1.201    control_merge2/tehb/control/fullReg_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.119     1.320 f  control_merge2/tehb/control/transmitValue_i_3__16/O
                         net (fo=3, unplaced)         0.262     1.582    buffer17/control/transmitValue_reg_14
                         LUT5 (Prop_lut5_I3_O)        0.043     1.625 r  buffer17/control/i__i_5/O
                         net (fo=5, unplaced)         0.272     1.897    control_merge0/tehb/control/dataReg_reg[0]_0
                         LUT4 (Prop_lut4_I1_O)        0.043     1.940 f  control_merge0/tehb/control/n_ready_INST_0_i_4/O
                         net (fo=7, unplaced)         0.279     2.219    control_merge0/tehb/control/fullReg_reg_5
                         LUT4 (Prop_lut4_I0_O)        0.043     2.262 r  control_merge0/tehb/control/n_ready_INST_0_i_2/O
                         net (fo=3, unplaced)         0.262     2.524    buffer1/fifo/Full_reg_0
                         LUT5 (Prop_lut5_I3_O)        0.043     2.567 r  buffer1/fifo/dataReg[31]_i_4__0/O
                         net (fo=47, unplaced)        0.325     2.892    buffer12/control/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     2.935 r  buffer12/control/dataReg[11]_i_1__0/O
                         net (fo=2, unplaced)         0.255     3.190    buffer4/control/D[4]
                         LUT3 (Prop_lut3_I0_O)        0.043     3.233 r  buffer4/control/outs[11]_i_1/O
                         net (fo=3, unplaced)         0.262     3.495    cmpi0/i__i_16_0[11]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.538 r  cmpi0/i__i_40/O
                         net (fo=1, unplaced)         0.459     3.997    cmpi0/i__i_40_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.242 r  cmpi0/i__i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.242    cmpi0/i__i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.292 r  cmpi0/i__i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.292    cmpi0/i__i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.342 r  cmpi0/i__i_7/CO[3]
                         net (fo=13, unplaced)        0.638     4.980    buffer8/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     5.023 r  buffer8/fifo/transmitValue_i_2__33/O
                         net (fo=4, unplaced)         0.268     5.291    fork25/generateBlocks[1].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I5_O)        0.043     5.334 r  fork25/generateBlocks[1].regblock/i__i_6/O
                         net (fo=4, unplaced)         0.268     5.602    control_merge0/tehb/control/transmitValue_reg_5
                         LUT6 (Prop_lut6_I4_O)        0.043     5.645 r  control_merge0/tehb/control/i__i_2/O
                         net (fo=8, unplaced)         0.282     5.927    fork4/control/generateBlocks[0].regblock/dataReg_reg[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     5.970 f  fork4/control/generateBlocks[0].regblock/join_inputs//i_/O
                         net (fo=7, unplaced)         0.279     6.249    buffer3/fifo/buffer3_outs_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     6.292 r  buffer3/fifo/dataReg[31]_i_1__5/O
                         net (fo=32, unplaced)        0.317     6.609    buffer2/E[0]
                         FDRE                                         r  buffer2/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=1597, unset)         0.483     5.683    buffer2/clk
                         FDRE                                         r  buffer2/dataReg_reg[0]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.455    buffer2/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.455    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 -1.154    




