 
****************************************
Report : area
Design : cpu
Version: K-2015.06
Date   : Thu May 16 13:01:32 2019
****************************************

Library(s) Used:

    cb13fs120_tsmc_max (File: /home/zhouwt/risc8/ref1/db/sc_max.db)

Number of ports:                          585
Number of nets:                          3118
Number of cells:                         2704
Number of combinational cells:           1846
Number of sequential cells:               771
Number of macros/black boxes:               0
Number of buf/inv:                        307
Number of references:                      62

Combinational area:               2528.750000
Buf/Inv area:                      282.250000
Noncombinational area:            4002.500000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  6531.250000
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ----------------------------
cpu                               6531.2500    100.0   980.2500   626.2500  0.0000  cpu
alu                                386.2500      5.9   386.2500     0.0000  0.0000  alu
clk_gate_fsr_reg                     4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_cpu_8
clk_gate_inst_reg                    4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_cpu_0
clk_gate_option_reg                  4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_cpu_7
clk_gate_pc_reg                      4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_cpu_3
clk_gate_porta_reg                   4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_cpu_6
clk_gate_portb_reg                   4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_cpu_5
clk_gate_portc_reg                   4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_cpu_4
clk_gate_prescaler_reg               4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_cpu_9
clk_gate_stack1_reg                  4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_cpu_2
clk_gate_stack2_reg                  4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_cpu_1
clk_gate_tmr0_reg                    4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_cpu_10
clk_gate_w_reg                       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_cpu_11
idec                               182.7500      2.8   182.7500     0.0000  0.0000  idec
regs                              4298.7500     65.8    13.5000     0.0000  0.0000  regs
regs/dram                         4285.2500     65.6   966.0000  2982.0000  0.0000  dram
regs/dram/clk_gate_dout_reg          4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_0
regs/dram/clk_gate_mem_reg_0_        4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_70
regs/dram/clk_gate_mem_reg_10_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_60
regs/dram/clk_gate_mem_reg_11_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_59
regs/dram/clk_gate_mem_reg_12_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_58
regs/dram/clk_gate_mem_reg_13_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_57
regs/dram/clk_gate_mem_reg_14_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_56
regs/dram/clk_gate_mem_reg_15_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_55
regs/dram/clk_gate_mem_reg_16_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_54
regs/dram/clk_gate_mem_reg_17_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_53
regs/dram/clk_gate_mem_reg_18_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_52
regs/dram/clk_gate_mem_reg_19_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_51
regs/dram/clk_gate_mem_reg_1_        4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_69
regs/dram/clk_gate_mem_reg_20_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_50
regs/dram/clk_gate_mem_reg_21_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_49
regs/dram/clk_gate_mem_reg_22_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_48
regs/dram/clk_gate_mem_reg_23_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_47
regs/dram/clk_gate_mem_reg_24_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_46
regs/dram/clk_gate_mem_reg_25_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_45
regs/dram/clk_gate_mem_reg_26_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_44
regs/dram/clk_gate_mem_reg_27_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_43
regs/dram/clk_gate_mem_reg_28_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_42
regs/dram/clk_gate_mem_reg_29_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_41
regs/dram/clk_gate_mem_reg_2_        4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_68
regs/dram/clk_gate_mem_reg_30_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_40
regs/dram/clk_gate_mem_reg_31_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_39
regs/dram/clk_gate_mem_reg_32_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_38
regs/dram/clk_gate_mem_reg_33_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_37
regs/dram/clk_gate_mem_reg_34_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_36
regs/dram/clk_gate_mem_reg_35_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_35
regs/dram/clk_gate_mem_reg_36_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_34
regs/dram/clk_gate_mem_reg_37_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_33
regs/dram/clk_gate_mem_reg_38_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_32
regs/dram/clk_gate_mem_reg_39_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_31
regs/dram/clk_gate_mem_reg_3_        4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_67
regs/dram/clk_gate_mem_reg_40_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_30
regs/dram/clk_gate_mem_reg_41_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_29
regs/dram/clk_gate_mem_reg_42_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_28
regs/dram/clk_gate_mem_reg_43_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_27
regs/dram/clk_gate_mem_reg_44_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_26
regs/dram/clk_gate_mem_reg_45_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_25
regs/dram/clk_gate_mem_reg_46_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_24
regs/dram/clk_gate_mem_reg_47_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_23
regs/dram/clk_gate_mem_reg_48_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_22
regs/dram/clk_gate_mem_reg_49_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_21
regs/dram/clk_gate_mem_reg_4_        4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_66
regs/dram/clk_gate_mem_reg_50_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_20
regs/dram/clk_gate_mem_reg_51_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_19
regs/dram/clk_gate_mem_reg_52_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_18
regs/dram/clk_gate_mem_reg_53_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_17
regs/dram/clk_gate_mem_reg_54_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_16
regs/dram/clk_gate_mem_reg_55_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_15
regs/dram/clk_gate_mem_reg_56_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_14
regs/dram/clk_gate_mem_reg_57_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_13
regs/dram/clk_gate_mem_reg_58_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_12
regs/dram/clk_gate_mem_reg_59_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_11
regs/dram/clk_gate_mem_reg_5_        4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_65
regs/dram/clk_gate_mem_reg_60_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_10
regs/dram/clk_gate_mem_reg_61_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_9
regs/dram/clk_gate_mem_reg_62_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_8
regs/dram/clk_gate_mem_reg_63_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_7
regs/dram/clk_gate_mem_reg_64_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_6
regs/dram/clk_gate_mem_reg_65_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_5
regs/dram/clk_gate_mem_reg_66_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_4
regs/dram/clk_gate_mem_reg_67_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_3
regs/dram/clk_gate_mem_reg_68_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_2
regs/dram/clk_gate_mem_reg_69_       4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_1
regs/dram/clk_gate_mem_reg_6_        4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_64
regs/dram/clk_gate_mem_reg_7_        4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_63
regs/dram/clk_gate_mem_reg_8_        4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_62
regs/dram/clk_gate_mem_reg_9_        4.7500      0.1     0.0000     4.7500  0.0000  SNPS_CLOCK_GATE_HIGH_dram_61
--------------------------------  ---------  -------  ---------  ---------  ------  ----------------------------
Total                                                 2528.7500  4002.5000  0.0000

1
