Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Sep 11 12:33:52 2024
| Host         : crimson.eecg running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs                   | 256160 |     0 |          0 |    274080 | 93.46 |
|   LUT as Logic             | 255106 |     0 |          0 |    274080 | 93.08 |
|   LUT as Memory            |   1054 |     0 |          0 |    144000 |  0.73 |
|     LUT as Distributed RAM |    544 |     0 |            |           |       |
|     LUT as Shift Register  |    510 |     0 |            |           |       |
| CLB Registers              |  49725 |     0 |          0 |    548160 |  9.07 |
|   Register as Flip Flop    |  49725 |     0 |          0 |    548160 |  9.07 |
|   Register as Latch        |      0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |  26819 |     0 |          0 |     34260 | 78.28 |
| F7 Muxes                   |   3815 |     0 |          0 |    137040 |  2.78 |
| F8 Muxes                   |   1341 |     0 |          0 |     68520 |  1.96 |
| F9 Muxes                   |      0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 47    |          Yes |           - |          Set |
| 222   |          Yes |           - |        Reset |
| 3121  |          Yes |         Set |            - |
| 46335 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+------------+-----------+--------+
|                  Site Type                 |  Used  | Fixed | Prohibited | Available |  Util% |
+--------------------------------------------+--------+-------+------------+-----------+--------+
| CLB                                        |  34260 |     0 |          0 |     34260 | 100.00 |
|   CLBL                                     |  16260 |     0 |            |           |        |
|   CLBM                                     |  18000 |     0 |            |           |        |
| LUT as Logic                               | 255106 |     0 |          0 |    274080 |  93.08 |
|   using O5 output only                     |    534 |       |            |           |        |
|   using O6 output only                     | 155547 |       |            |           |        |
|   using O5 and O6                          |  99025 |       |            |           |        |
| LUT as Memory                              |   1054 |     0 |          0 |    144000 |   0.73 |
|   LUT as Distributed RAM                   |    544 |     0 |            |           |        |
|     using O5 output only                   |      0 |       |            |           |        |
|     using O6 output only                   |    396 |       |            |           |        |
|     using O5 and O6                        |    148 |       |            |           |        |
|   LUT as Shift Register                    |    510 |     0 |            |           |        |
|     using O5 output only                   |      0 |       |            |           |        |
|     using O6 output only                   |    136 |       |            |           |        |
|     using O5 and O6                        |    374 |       |            |           |        |
| CLB Registers                              |  49725 |     0 |          0 |    548160 |   9.07 |
|   Register driven from within the CLB      |  31507 |       |            |           |        |
|   Register driven from outside the CLB     |  18218 |       |            |           |        |
|     LUT in front of the register is unused |   1555 |       |            |           |        |
|     LUT in front of the register is used   |  16663 |       |            |           |        |
| Unique Control Sets                        |   1118 |       |          0 |     68520 |   1.63 |
+--------------------------------------------+--------+-------+------------+-----------+--------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 18.5 |     0 |          0 |       912 |  2.03 |
|   RAMB36/FIFO*    |   18 |     0 |          0 |       912 |  1.97 |
|     RAMB36E2 only |   18 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |      1824 |  0.05 |
|     RAMB18E2 only |    1 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 1044 |     0 |          0 |      2520 | 41.43 |
|   DSP48E2 only | 1044 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    5 |     5 |          0 |       328 |  1.52 |
| HPIOB_M          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    1 |     1 |          0 |        60 |  1.67 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    2 |     2 |          0 |        60 |  3.33 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   22 |     0 |          0 |       404 |  5.45 |
|   BUFGCE             |   22 |     0 |          0 |       116 | 18.97 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    2 |     0 |          0 |         4 | 50.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+--------+---------------------+
|  Ref Name  |  Used  | Functional Category |
+------------+--------+---------------------+
| LUT4       | 166806 |                 CLB |
| LUT2       |  62632 |                 CLB |
| LUT5       |  61239 |                 CLB |
| LUT6       |  54478 |                 CLB |
| FDRE       |  46335 |            Register |
| CARRY8     |  26819 |                 CLB |
| LUT3       |   6631 |                 CLB |
| MUXF7      |   3815 |                 CLB |
| FDSE       |   3121 |            Register |
| LUT1       |   2345 |                 CLB |
| MUXF8      |   1341 |                 CLB |
| DSP48E2    |   1044 |          Arithmetic |
| SRL16E     |    648 |                 CLB |
| RAMD64E    |    396 |                 CLB |
| RAMD32     |    228 |                 CLB |
| SRLC32E    |    227 |                 CLB |
| FDCE       |    222 |            Register |
| RAMS32     |     68 |                 CLB |
| FDPE       |     47 |            Register |
| BUFGCE     |     22 |               Clock |
| RAMB36E2   |     18 |            BLOCKRAM |
| SRLC16E    |      9 |                 CLB |
| IBUFCTRL   |      3 |              Others |
| INBUF      |      2 |                 I/O |
| BSCANE2    |      2 |       Configuration |
| RAMB18E2   |      1 |            BLOCKRAM |
| OBUF       |      1 |                 I/O |
| MMCME4_ADV |      1 |               Clock |
| DIFFINBUF  |      1 |                 I/O |
+------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| design_1_xbar_0                 |    1 |
| design_1_sim_controller_0_0     |    1 |
| design_1_rst_clk_wiz_1_100M_0   |    1 |
| design_1_parallel_ber_top_0_7   |    1 |
| design_1_microblaze_0_0         |    1 |
| design_1_mdm_1_0                |    1 |
| design_1_lmb_bram_0             |    1 |
| design_1_ilmb_v10_0             |    1 |
| design_1_ilmb_bram_if_cntlr_0   |    1 |
| design_1_ila_0_0                |    1 |
| design_1_dlmb_v10_0             |    1 |
| design_1_dlmb_bram_if_cntlr_0   |    1 |
| design_1_clk_wiz_1_0            |    1 |
| design_1_axi_uartlite_0_0       |    1 |
| design_1_axi_bram_ctrl_0_bram_0 |    1 |
| design_1_axi_bram_ctrl_0_0      |    1 |
| design_1_auto_pc_0              |    1 |
| dbg_hub                         |    1 |
+---------------------------------+------+


