--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20844 paths analyzed, 1472 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.708ns.
--------------------------------------------------------------------------------

Paths for end point c1/w0_index_1 (SLICE_X34Y102.F2), 336 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_11_BRB3 (FF)
  Destination:          c1/w0_index_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.665ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.037 - 0.040)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_11_BRB3 to c1/w0_index_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.XQ     Tcko                  0.592   c1/w0_index_11_BRB3
                                                       c1/w0_index_11_BRB3
    SLICE_X34Y104.G1     net (fanout=9)        1.383   c1/w0_index_11_BRB3
    SLICE_X34Y104.Y      Tilo                  0.759   c1/w0_index_8_BRB0
                                                       c1/w0_index_mux0000<9>1
    SLICE_X38Y104.G4     net (fanout=6)        0.924   c1/w0_index<9>
    SLICE_X38Y104.Y      Tilo                  0.759   c1/state_cmp_eq0002
                                                       c1/state_cmp_eq000211_SW2
    SLICE_X38Y104.F4     net (fanout=2)        0.038   N105
    SLICE_X38Y104.X      Tilo                  0.759   c1/state_cmp_eq0002
                                                       c1/state_cmp_eq0002
    SLICE_X38Y100.F1     net (fanout=3)        0.370   c1/state_cmp_eq0002
    SLICE_X38Y100.X      Tilo                  0.759   c1/reset_BRB2
                                                       c1/w0_index_mux0000<0>110
    SLICE_X36Y105.F1     net (fanout=1)        0.685   c1/w0_index_mux0000<0>110
    SLICE_X36Y105.X      Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X34Y102.F2     net (fanout=17)       0.986   c1/N12
    SLICE_X34Y102.CLK    Tfck                  0.892   c1/w0_index<1>
                                                       c1/w0_index_mux0000<1>1
                                                       c1/w0_index_1
    -------------------------------------------------  ---------------------------
    Total                                      9.665ns (5.279ns logic, 4.386ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_11_BRB3 (FF)
  Destination:          c1/w0_index_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.647ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.037 - 0.040)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_11_BRB3 to c1/w0_index_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.XQ     Tcko                  0.592   c1/w0_index_11_BRB3
                                                       c1/w0_index_11_BRB3
    SLICE_X34Y104.G1     net (fanout=9)        1.383   c1/w0_index_11_BRB3
    SLICE_X34Y104.Y      Tilo                  0.759   c1/w0_index_8_BRB0
                                                       c1/w0_index_mux0000<9>1
    SLICE_X38Y104.G4     net (fanout=6)        0.924   c1/w0_index<9>
    SLICE_X38Y104.Y      Tilo                  0.759   c1/state_cmp_eq0002
                                                       c1/state_cmp_eq000211_SW2
    SLICE_X38Y100.G4     net (fanout=2)        0.360   N105
    SLICE_X38Y100.Y      Tilo                  0.759   c1/reset_BRB2
                                                       c1/state_cmp_eq0001
    SLICE_X38Y100.F4     net (fanout=3)        0.030   c1/state_cmp_eq0001
    SLICE_X38Y100.X      Tilo                  0.759   c1/reset_BRB2
                                                       c1/w0_index_mux0000<0>110
    SLICE_X36Y105.F1     net (fanout=1)        0.685   c1/w0_index_mux0000<0>110
    SLICE_X36Y105.X      Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X34Y102.F2     net (fanout=17)       0.986   c1/N12
    SLICE_X34Y102.CLK    Tfck                  0.892   c1/w0_index<1>
                                                       c1/w0_index_mux0000<1>1
                                                       c1/w0_index_1
    -------------------------------------------------  ---------------------------
    Total                                      9.647ns (5.279ns logic, 4.368ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_11_BRB1 (FF)
  Destination:          c1/w0_index_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.612ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.037 - 0.051)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_11_BRB1 to c1/w0_index_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y96.XQ      Tcko                  0.591   c1/w0_index_11_BRB1
                                                       c1/w0_index_11_BRB1
    SLICE_X36Y104.G3     net (fanout=9)        1.231   c1/w0_index_11_BRB1
    SLICE_X36Y104.Y      Tilo                  0.759   c1/w0_index_10_BRB0
                                                       c1/w0_index_mux0000<10>1
    SLICE_X38Y103.F3     net (fanout=7)        1.004   c1/w0_index<10>
    SLICE_X38Y103.X      Tilo                  0.759   N84
                                                       c1/state_cmp_eq0001_SW0_SW0
    SLICE_X38Y100.G2     net (fanout=1)        0.398   N84
    SLICE_X38Y100.Y      Tilo                  0.759   c1/reset_BRB2
                                                       c1/state_cmp_eq0001
    SLICE_X38Y100.F4     net (fanout=3)        0.030   c1/state_cmp_eq0001
    SLICE_X38Y100.X      Tilo                  0.759   c1/reset_BRB2
                                                       c1/w0_index_mux0000<0>110
    SLICE_X36Y105.F1     net (fanout=1)        0.685   c1/w0_index_mux0000<0>110
    SLICE_X36Y105.X      Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X34Y102.F2     net (fanout=17)       0.986   c1/N12
    SLICE_X34Y102.CLK    Tfck                  0.892   c1/w0_index<1>
                                                       c1/w0_index_mux0000<1>1
                                                       c1/w0_index_1
    -------------------------------------------------  ---------------------------
    Total                                      9.612ns (5.278ns logic, 4.334ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point c1/w0_index_14 (SLICE_X34Y107.F2), 336 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_11_BRB3 (FF)
  Destination:          c1/w0_index_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.659ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.031 - 0.040)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_11_BRB3 to c1/w0_index_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.XQ     Tcko                  0.592   c1/w0_index_11_BRB3
                                                       c1/w0_index_11_BRB3
    SLICE_X34Y104.G1     net (fanout=9)        1.383   c1/w0_index_11_BRB3
    SLICE_X34Y104.Y      Tilo                  0.759   c1/w0_index_8_BRB0
                                                       c1/w0_index_mux0000<9>1
    SLICE_X38Y104.G4     net (fanout=6)        0.924   c1/w0_index<9>
    SLICE_X38Y104.Y      Tilo                  0.759   c1/state_cmp_eq0002
                                                       c1/state_cmp_eq000211_SW2
    SLICE_X38Y104.F4     net (fanout=2)        0.038   N105
    SLICE_X38Y104.X      Tilo                  0.759   c1/state_cmp_eq0002
                                                       c1/state_cmp_eq0002
    SLICE_X38Y100.F1     net (fanout=3)        0.370   c1/state_cmp_eq0002
    SLICE_X38Y100.X      Tilo                  0.759   c1/reset_BRB2
                                                       c1/w0_index_mux0000<0>110
    SLICE_X36Y105.F1     net (fanout=1)        0.685   c1/w0_index_mux0000<0>110
    SLICE_X36Y105.X      Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X34Y107.F2     net (fanout=17)       0.980   c1/N12
    SLICE_X34Y107.CLK    Tfck                  0.892   c1/w0_index<14>
                                                       c1/w0_index_mux0000<14>1
                                                       c1/w0_index_14
    -------------------------------------------------  ---------------------------
    Total                                      9.659ns (5.279ns logic, 4.380ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_11_BRB3 (FF)
  Destination:          c1/w0_index_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.641ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.031 - 0.040)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_11_BRB3 to c1/w0_index_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.XQ     Tcko                  0.592   c1/w0_index_11_BRB3
                                                       c1/w0_index_11_BRB3
    SLICE_X34Y104.G1     net (fanout=9)        1.383   c1/w0_index_11_BRB3
    SLICE_X34Y104.Y      Tilo                  0.759   c1/w0_index_8_BRB0
                                                       c1/w0_index_mux0000<9>1
    SLICE_X38Y104.G4     net (fanout=6)        0.924   c1/w0_index<9>
    SLICE_X38Y104.Y      Tilo                  0.759   c1/state_cmp_eq0002
                                                       c1/state_cmp_eq000211_SW2
    SLICE_X38Y100.G4     net (fanout=2)        0.360   N105
    SLICE_X38Y100.Y      Tilo                  0.759   c1/reset_BRB2
                                                       c1/state_cmp_eq0001
    SLICE_X38Y100.F4     net (fanout=3)        0.030   c1/state_cmp_eq0001
    SLICE_X38Y100.X      Tilo                  0.759   c1/reset_BRB2
                                                       c1/w0_index_mux0000<0>110
    SLICE_X36Y105.F1     net (fanout=1)        0.685   c1/w0_index_mux0000<0>110
    SLICE_X36Y105.X      Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X34Y107.F2     net (fanout=17)       0.980   c1/N12
    SLICE_X34Y107.CLK    Tfck                  0.892   c1/w0_index<14>
                                                       c1/w0_index_mux0000<14>1
                                                       c1/w0_index_14
    -------------------------------------------------  ---------------------------
    Total                                      9.641ns (5.279ns logic, 4.362ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_11_BRB1 (FF)
  Destination:          c1/w0_index_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.606ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.031 - 0.051)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_11_BRB1 to c1/w0_index_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y96.XQ      Tcko                  0.591   c1/w0_index_11_BRB1
                                                       c1/w0_index_11_BRB1
    SLICE_X36Y104.G3     net (fanout=9)        1.231   c1/w0_index_11_BRB1
    SLICE_X36Y104.Y      Tilo                  0.759   c1/w0_index_10_BRB0
                                                       c1/w0_index_mux0000<10>1
    SLICE_X38Y103.F3     net (fanout=7)        1.004   c1/w0_index<10>
    SLICE_X38Y103.X      Tilo                  0.759   N84
                                                       c1/state_cmp_eq0001_SW0_SW0
    SLICE_X38Y100.G2     net (fanout=1)        0.398   N84
    SLICE_X38Y100.Y      Tilo                  0.759   c1/reset_BRB2
                                                       c1/state_cmp_eq0001
    SLICE_X38Y100.F4     net (fanout=3)        0.030   c1/state_cmp_eq0001
    SLICE_X38Y100.X      Tilo                  0.759   c1/reset_BRB2
                                                       c1/w0_index_mux0000<0>110
    SLICE_X36Y105.F1     net (fanout=1)        0.685   c1/w0_index_mux0000<0>110
    SLICE_X36Y105.X      Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X34Y107.F2     net (fanout=17)       0.980   c1/N12
    SLICE_X34Y107.CLK    Tfck                  0.892   c1/w0_index<14>
                                                       c1/w0_index_mux0000<14>1
                                                       c1/w0_index_14
    -------------------------------------------------  ---------------------------
    Total                                      9.606ns (5.278ns logic, 4.328ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point c1/enable_mux00001112_FRB (SLICE_X43Y92.F1), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_11_BRB3 (FF)
  Destination:          c1/enable_mux00001112_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.655ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_11_BRB3 to c1/enable_mux00001112_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.XQ     Tcko                  0.592   c1/w0_index_11_BRB3
                                                       c1/w0_index_11_BRB3
    SLICE_X34Y104.G1     net (fanout=9)        1.383   c1/w0_index_11_BRB3
    SLICE_X34Y104.Y      Tilo                  0.759   c1/w0_index_8_BRB0
                                                       c1/w0_index_mux0000<9>1
    SLICE_X37Y104.F1     net (fanout=6)        0.801   c1/w0_index<9>
    SLICE_X37Y104.X      Tilo                  0.704   c1/w0_index_11_BRB0
                                                       c1/state_cmp_eq000211_SW0
    SLICE_X39Y101.G4     net (fanout=1)        0.588   N92
    SLICE_X39Y101.Y      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/state_cmp_eq0000
    SLICE_X42Y93.F3      net (fanout=35)       1.837   c1/state_cmp_eq0000
    SLICE_X42Y93.X       Tilo                  0.759   c1/state_FSM_FFd13
                                                       c1/state_FSM_FFd13-In1
    SLICE_X43Y92.F1      net (fanout=1)        0.691   c1/state_FSM_FFd13-In
    SLICE_X43Y92.CLK     Tfck                  0.837   c1/enable_mux00001112_FRB
                                                       c1/enable_mux00001112
                                                       c1/enable_mux00001112_FRB
    -------------------------------------------------  ---------------------------
    Total                                      9.655ns (4.355ns logic, 5.300ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_13 (FF)
  Destination:          c1/enable_mux00001112_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.609ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_13 to c1/enable_mux00001112_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y106.YQ     Tcko                  0.652   c1/w0_index<12>
                                                       c1/w0_index_13
    SLICE_X37Y108.G3     net (fanout=3)        1.316   c1/w0_index<13>
    SLICE_X37Y108.COUT   Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<3>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X37Y109.CIN    net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X37Y109.XB     Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X39Y101.G1     net (fanout=6)        1.408   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X39Y101.Y      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/state_cmp_eq0000
    SLICE_X42Y93.F3      net (fanout=35)       1.837   c1/state_cmp_eq0000
    SLICE_X42Y93.X       Tilo                  0.759   c1/state_FSM_FFd13
                                                       c1/state_FSM_FFd13-In1
    SLICE_X43Y92.F1      net (fanout=1)        0.691   c1/state_FSM_FFd13-In
    SLICE_X43Y92.CLK     Tfck                  0.837   c1/enable_mux00001112_FRB
                                                       c1/enable_mux00001112
                                                       c1/enable_mux00001112_FRB
    -------------------------------------------------  ---------------------------
    Total                                      9.609ns (4.357ns logic, 5.252ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_11_BRB1 (FF)
  Destination:          c1/enable_mux00001112_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.558ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_11_BRB1 to c1/enable_mux00001112_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y96.XQ      Tcko                  0.591   c1/w0_index_11_BRB1
                                                       c1/w0_index_11_BRB1
    SLICE_X36Y104.G3     net (fanout=9)        1.231   c1/w0_index_11_BRB1
    SLICE_X36Y104.Y      Tilo                  0.759   c1/w0_index_10_BRB0
                                                       c1/w0_index_mux0000<10>1
    SLICE_X37Y103.F1     net (fanout=7)        0.550   c1/w0_index<10>
    SLICE_X37Y103.X      Tilo                  0.704   c1/w0_index_7_BRB0
                                                       c1/state_cmp_eq0000_SW0
    SLICE_X39Y101.G2     net (fanout=1)        0.895   N55
    SLICE_X39Y101.Y      Tilo                  0.704   c1/w0_index_mux0000<0>143
                                                       c1/state_cmp_eq0000
    SLICE_X42Y93.F3      net (fanout=35)       1.837   c1/state_cmp_eq0000
    SLICE_X42Y93.X       Tilo                  0.759   c1/state_FSM_FFd13
                                                       c1/state_FSM_FFd13-In1
    SLICE_X43Y92.F1      net (fanout=1)        0.691   c1/state_FSM_FFd13-In
    SLICE_X43Y92.CLK     Tfck                  0.837   c1/enable_mux00001112_FRB
                                                       c1/enable_mux00001112
                                                       c1/enable_mux00001112_FRB
    -------------------------------------------------  ---------------------------
    Total                                      9.558ns (4.354ns logic, 5.204ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point state0_FSM_FFd14 (SLICE_X58Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state0_FSM_FFd15 (FF)
  Destination:          state0_FSM_FFd14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.018 - 0.017)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state0_FSM_FFd15 to state0_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y62.YQ      Tcko                  0.470   state0_FSM_FFd20
                                                       state0_FSM_FFd15
    SLICE_X58Y60.BX      net (fanout=3)        0.397   state0_FSM_FFd15
    SLICE_X58Y60.CLK     Tckdi       (-Th)    -0.134   state0_FSM_FFd14
                                                       state0_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.604ns logic, 0.397ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point rd_a1_7 (SLICE_X77Y44.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               w1_index_7 (FF)
  Destination:          rd_a1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.029ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.080 - 0.068)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: w1_index_7 to rd_a1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y45.XQ      Tcko                  0.473   w1_index<7>
                                                       w1_index_7
    SLICE_X77Y44.BY      net (fanout=3)        0.421   w1_index<7>
    SLICE_X77Y44.CLK     Tckdi       (-Th)    -0.135   rd_a1<5>
                                                       rd_a1_7
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (0.608ns logic, 0.421ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point rd_a1_2 (SLICE_X77Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               w1_index_2 (FF)
  Destination:          rd_a1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.030ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.080 - 0.068)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: w1_index_2 to rd_a1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y42.XQ      Tcko                  0.474   w1_index<2>
                                                       w1_index_2
    SLICE_X77Y42.BY      net (fanout=3)        0.421   w1_index<2>
    SLICE_X77Y42.CLK     Tckdi       (-Th)    -0.135   rd_a1<2>
                                                       rd_a1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.030ns (0.609ns logic, 0.421ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: state0_FSM_FFd26/SR
  Logical resource: state0_FSM_FFd26/SR
  Location pin: SLICE_X59Y60.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: state0_FSM_FFd26/SR
  Logical resource: state0_FSM_FFd26/SR
  Location pin: SLICE_X59Y60.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: Registers/sequence<2>/SR
  Logical resource: Registers/sequence_2/SR
  Location pin: SLICE_X72Y8.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 680 paths analyzed, 344 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.269ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_2 (SLICE_X78Y13.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_2 (FF)
  Requirement:          10.417ns
  Data Path Delay:      4.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 falling at 10.416ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L17.IQ1              Tiockiq               0.508   ov7670_href1
                                                       inst_ov7670capt1/latched_href
    SLICE_X78Y13.G1      net (fanout=13)       3.442   inst_ov7670capt1/latched_href
    SLICE_X78Y13.CLK     Tgck                  0.892   inst_ov7670capt1/d_latch<2>
                                                       inst_ov7670capt1/d_latch_mux0001<2>1
                                                       inst_ov7670capt1/d_latch_2
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (1.400ns logic, 3.442ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_0 (SLICE_X76Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_0 (FF)
  Requirement:          10.417ns
  Data Path Delay:      4.416ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.089 - 0.104)
  Source Clock:         ov7670_pclk1buf1 falling at 10.416ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y32.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X76Y38.G4      net (fanout=16)       1.040   inst_ov7670capt1/latched_vsync
    SLICE_X76Y38.Y       Tilo                  0.759   inst_ov7670capt1/address<4>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X76Y36.CE      net (fanout=11)       1.475   inst_ov7670capt1/address_not0001
    SLICE_X76Y36.CLK     Tceck                 0.555   inst_ov7670capt1/address<0>
                                                       inst_ov7670capt1/address_0
    -------------------------------------------------  ---------------------------
    Total                                      4.416ns (1.901ns logic, 2.515ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_0 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.500ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.089 - 0.106)
  Source Clock:         ov7670_pclk1buf1 rising at 0.000ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y29.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X76Y38.G1      net (fanout=17)       1.124   inst_ov7670capt1/we_reg
    SLICE_X76Y38.Y       Tilo                  0.759   inst_ov7670capt1/address<4>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X76Y36.CE      net (fanout=11)       1.475   inst_ov7670capt1/address_not0001
    SLICE_X76Y36.CLK     Tceck                 0.555   inst_ov7670capt1/address<0>
                                                       inst_ov7670capt1/address_0
    -------------------------------------------------  ---------------------------
    Total                                      4.500ns (1.901ns logic, 2.599ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_4 (SLICE_X76Y38.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_4 (FF)
  Requirement:          10.417ns
  Data Path Delay:      4.386ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.086 - 0.104)
  Source Clock:         ov7670_pclk1buf1 falling at 10.416ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y32.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X76Y38.G4      net (fanout=16)       1.040   inst_ov7670capt1/latched_vsync
    SLICE_X76Y38.Y       Tilo                  0.759   inst_ov7670capt1/address<4>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X76Y38.CE      net (fanout=11)       1.445   inst_ov7670capt1/address_not0001
    SLICE_X76Y38.CLK     Tceck                 0.555   inst_ov7670capt1/address<4>
                                                       inst_ov7670capt1/address_4
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (1.901ns logic, 2.485ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.470ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.086 - 0.106)
  Source Clock:         ov7670_pclk1buf1 rising at 0.000ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y29.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X76Y38.G1      net (fanout=17)       1.124   inst_ov7670capt1/we_reg
    SLICE_X76Y38.Y       Tilo                  0.759   inst_ov7670capt1/address<4>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X76Y38.CE      net (fanout=11)       1.445   inst_ov7670capt1/address_not0001
    SLICE_X76Y38.CLK     Tceck                 0.555   inst_ov7670capt1/address<4>
                                                       inst_ov7670capt1/address_4
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (1.901ns logic, 2.569ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y4.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.108 - 0.093)
  Source Clock:         ov7670_pclk1buf1 rising at 20.833ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y40.YQ      Tcko                  0.470   inst_ov7670capt1/address<8>
                                                       inst_ov7670capt1/address_8
    RAMB16_X1Y4.ADDRA10  net (fanout=18)       0.603   inst_ov7670capt1/address<8>
    RAMB16_X1Y4.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.339ns logic, 0.603ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y4.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.980ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_7 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.991ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.108 - 0.097)
  Source Clock:         ov7670_pclk1buf1 rising at 20.833ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_7 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y39.YQ      Tcko                  0.470   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    RAMB16_X1Y4.ADDRA9   net (fanout=18)       0.652   inst_ov7670capt1/address<7>
    RAMB16_X1Y4.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.339ns logic, 0.652ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y0.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_2 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.106 - 0.091)
  Source Clock:         ov7670_pclk1buf1 rising at 20.833ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_2 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y13.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<2>
                                                       inst_ov7670capt1/d_latch_2
    RAMB16_X1Y0.DIA0     net (fanout=3)        0.733   inst_ov7670capt1/d_latch<2>
    RAMB16_X1Y0.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (0.396ns logic, 0.733ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_href1/SR
  Logical resource: inst_ov7670capt1/latched_href/SR
  Location pin: L17.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_href1/SR
  Logical resource: inst_ov7670capt1/latched_href/SR
  Location pin: L17.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_data1<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: M13.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.708|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |   11.269|    4.892|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 21524 paths, 0 nets, and 3599 connections

Design statistics:
   Minimum period:  11.269ns{1}   (Maximum frequency:  88.739MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 13 00:45:02 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 371 MB



