

================================================================
== Vitis HLS Report for 'fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2'
================================================================
* Date:           Sun Jan 28 20:57:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_fw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.756 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      268|      268|  5.360 us|  5.360 us|  268|  268|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1_VITIS_LOOP_31_2  |      266|      266|        12|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.02>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvars_iv19 = alloca i32 1"   --->   Operation 15 'alloca' 'indvars_iv19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv25 = alloca i32 1"   --->   Operation 16 'alloca' 'indvars_iv25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv25"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 20 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv19"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten"   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.90ns)   --->   "%exitcond_flatten = icmp_eq  i9 %indvar_flatten_load, i9 256"   --->   Operation 24 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.35ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten_load, i9 1"   --->   Operation 25 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond_flatten, void %for.inc27, void %for.body38.preheader.exitStub"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvars_iv19_load = load i5 %indvars_iv19"   --->   Operation 27 'load' 'indvars_iv19_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvars_iv25_load = load i5 %indvars_iv25"   --->   Operation 28 'load' 'indvars_iv25_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.87ns)   --->   "%exitcond24441 = icmp_eq  i5 %indvars_iv19_load, i5 16"   --->   Operation 29 'icmp' 'exitcond24441' <Predicate = (!exitcond_flatten)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.62ns)   --->   "%indvars_iv19_mid2 = select i1 %exitcond24441, i5 0, i5 %indvars_iv19_load"   --->   Operation 30 'select' 'indvars_iv19_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.09ns)   --->   "%indvars_iv_next26_dup39 = add i5 %indvars_iv25_load, i5 1"   --->   Operation 31 'add' 'indvars_iv_next26_dup39' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.62ns)   --->   "%indvars_iv25_cast2_mid2_v = select i1 %exitcond24441, i5 %indvars_iv_next26_dup39, i5 %indvars_iv25_load"   --->   Operation 32 'select' 'indvars_iv25_cast2_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvars_iv25_cast2_mid2 = zext i5 %indvars_iv25_cast2_mid2_v"   --->   Operation 33 'zext' 'indvars_iv25_cast2_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_15 = trunc i5 %indvars_iv25_cast2_mid2_v"   --->   Operation 34 'trunc' 'empty_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_15, i4 0"   --->   Operation 35 'bitconcatenate' 'p_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvars_iv25_cast1_cast_mid2 = zext i4 %empty_15"   --->   Operation 36 'zext' 'indvars_iv25_cast1_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvars_iv19_cast3 = zext i5 %indvars_iv19_mid2"   --->   Operation 37 'zext' 'indvars_iv19_cast3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.12ns)   --->   "%empty_16 = mul i8 %indvars_iv19_cast3, i8 %indvars_iv25_cast2_mid2"   --->   Operation 38 'mul' 'empty_16' <Predicate = (!exitcond_flatten)> <Delay = 2.12> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [12/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 39 'urem' 'rem_urem' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.35ns)   --->   "%empty_18 = add i8 %indvars_iv19_cast3, i8 %p_mid2"   --->   Operation 40 'add' 'empty_18' <Predicate = (!exitcond_flatten)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_19 = trunc i5 %indvars_iv19_mid2"   --->   Operation 41 'trunc' 'empty_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%indvars_iv19_cast4_cast = zext i4 %empty_19"   --->   Operation 42 'zext' 'indvars_iv19_cast4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.01ns)   --->   "%empty_20 = add i5 %indvars_iv19_cast4_cast, i5 %indvars_iv25_cast1_cast_mid2"   --->   Operation 43 'add' 'empty_20' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [9/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 44 'urem' 'rem11_urem' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [9/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 45 'urem' 'rem15_urem' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [9/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 46 'urem' 'rem20_urem' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.09ns)   --->   "%indvars_iv_next20 = add i5 %indvars_iv19_mid2, i5 1"   --->   Operation 47 'add' 'indvars_iv_next20' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 %indvar_flatten_next, i9 %indvar_flatten"   --->   Operation 48 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_1 : Operation 49 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv25_cast2_mid2_v, i5 %indvars_iv25"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_1 : Operation 50 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next20, i5 %indvars_iv19"   --->   Operation 50 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 51 [11/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 51 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [8/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 52 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [8/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 53 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [8/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 54 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 55 [10/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 55 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [7/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 56 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [7/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 57 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [7/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 58 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 59 [9/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 59 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [6/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 60 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [6/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 61 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [6/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 62 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 63 [8/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 63 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [5/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 64 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [5/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 65 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [5/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 66 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 67 [7/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 67 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [4/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 68 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [4/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 69 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [4/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 70 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 71 [6/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 71 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [3/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 72 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [3/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 73 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [3/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 74 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 75 [5/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 75 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [2/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 76 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [2/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 77 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [2/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 78 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.42>
ST_9 : Operation 79 [4/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 79 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_20, i5 13"   --->   Operation 80 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%empty_21 = trunc i4 %rem11_urem"   --->   Operation 81 'trunc' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.87ns)   --->   "%cmp12 = icmp_eq  i4 %empty_21, i4 0"   --->   Operation 82 'icmp' 'cmp12' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/9] (1.55ns)   --->   "%rem15_urem = urem i5 %empty_20, i5 7"   --->   Operation 83 'urem' 'rem15_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%empty_22 = trunc i3 %rem15_urem"   --->   Operation 84 'trunc' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.67ns)   --->   "%cmp16 = icmp_eq  i3 %empty_22, i3 0"   --->   Operation 85 'icmp' 'cmp16' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/9] (1.55ns)   --->   "%rem20_urem = urem i5 %empty_20, i5 11"   --->   Operation 86 'urem' 'rem20_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%empty_23 = trunc i4 %rem20_urem"   --->   Operation 87 'trunc' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.87ns)   --->   "%cmp21 = icmp_eq  i4 %empty_23, i4 0"   --->   Operation 88 'icmp' 'cmp21' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 89 [3/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 89 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 90 [2/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 90 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.75>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_1_VITIS_LOOP_31_2_str"   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 92 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/12] (2.18ns)   --->   "%rem_urem = urem i8 %empty_16, i8 7"   --->   Operation 95 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%empty_17 = trunc i3 %rem_urem"   --->   Operation 96 'trunc' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%add = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i3.i27, i3 %empty_17, i27 0"   --->   Operation 97 'bitconcatenate' 'add' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (1.48ns)   --->   "%conv_s5_27fixp = add i30 %add, i30 134217728"   --->   Operation 98 'add' 'conv_s5_27fixp' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%tmp_3 = partselect i23 @_ssdm_op_PartSelect.i23.i30.i32.i32, i30 %conv_s5_27fixp, i32 7, i32 29"   --->   Operation 99 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%p_cast15 = zext i23 %tmp_3"   --->   Operation 100 'zext' 'p_cast15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%p_cast5 = zext i8 %empty_18"   --->   Operation 101 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%path_s12_20fixp_addr = getelementptr i32 %path_s12_20fixp, i64 0, i64 %p_cast5"   --->   Operation 102 'getelementptr' 'path_s12_20fixp_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%tmp = or i1 %cmp16, i1 %cmp21"   --->   Operation 103 'or' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%or_cond7 = or i1 %tmp, i1 %cmp12"   --->   Operation 104 'or' 'or_cond7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.81ns) (out node of the LUT)   --->   "%p_s = select i1 %or_cond7, i26 40894464, i26 %p_cast15"   --->   Operation 105 'select' 'p_s' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i26 %p_s"   --->   Operation 106 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%p_cast_cast_cast_cast = zext i30 %p_cast_cast_cast"   --->   Operation 107 'zext' 'p_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (2.26ns)   --->   "%store_ln0 = store i32 %p_cast_cast_cast_cast, i8 %path_s12_20fixp_addr"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 6.03ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv25') [3]  (0 ns)
	'load' operation ('indvars_iv25_load') on local variable 'indvars_iv25' [17]  (0 ns)
	'add' operation ('indvars_iv_next26_dup39') [22]  (1.1 ns)
	'select' operation ('indvars_iv25_cast2_mid2_v') [23]  (0.625 ns)
	'mul' operation ('empty_16') [31]  (2.12 ns)
	'urem' operation ('rem_urem') [32]  (2.19 ns)

 <State 2>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem') [32]  (2.19 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem') [32]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem') [32]  (2.19 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem') [32]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem') [32]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem') [32]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem') [32]  (2.19 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	'urem' operation ('rem11_urem') [44]  (1.56 ns)
	'icmp' operation ('cmp12') [46]  (0.874 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem') [32]  (2.19 ns)

 <State 11>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem') [32]  (2.19 ns)

 <State 12>: 6.76ns
The critical path consists of the following:
	'urem' operation ('rem_urem') [32]  (2.19 ns)
	'add' operation ('conv_s5_27fixp') [35]  (1.49 ns)
	'select' operation ('p_s') [55]  (0.817 ns)
	'store' operation ('store_ln0') of variable 'p_cast_cast_cast_cast' on array 'path_s12_20fixp' [58]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
