// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.126 Production Release
//  HLS Date:       Wed Aug  8 00:52:07 PDT 2012
// 
//  Generated by:   oh1015@EEWS104A-006
//  Generated date: Tue Mar 08 14:56:20 2016
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    mean_vga_core
// ------------------------------------------------------------------


module mean_vga_core (
  clk, rst, vin_rsc_mgc_in_wire_d, vout_rsc_mgc_out_stdreg_d
);
  input clk;
  input rst;
  input [749:0] vin_rsc_mgc_in_wire_d;
  output [149:0] vout_rsc_mgc_out_stdreg_d;
  reg [149:0] vout_rsc_mgc_out_stdreg_d;



  // Interconnect Declarations for Component Instantiations 
  always @(*)
  begin : core
    // Interconnect Declarations
    reg [29:0] regs_regs_0_1_sva;
    reg [29:0] regs_regs_0_1_lpi_2;
    reg [5:0] io_read_vout_rsc_d_sdt_sg1_lpi_2;
    reg [3:0] io_read_vout_rsc_d_sdt_sg2_lpi_2;
    reg [9:0] io_read_vout_rsc_d_sdt_1_lpi_2;
    reg [9:0] io_read_vout_rsc_d_sdt_sg3_lpi_2;
    reg [5:0] io_read_vout_rsc_d_sdt_sg5_lpi_2;
    reg [3:0] io_read_vout_rsc_d_sdt_sg6_lpi_2;
    reg [9:0] io_read_vout_rsc_d_sdt_sg4_lpi_2;
    reg [9:0] io_read_vout_rsc_d_sdt_sg7_lpi_2;
    reg [5:0] io_read_vout_rsc_d_sdt_sg9_lpi_2;
    reg [3:0] io_read_vout_rsc_d_sdt_sg10_lpi_2;
    reg [9:0] io_read_vout_rsc_d_sdt_sg8_lpi_2;
    reg [9:0] io_read_vout_rsc_d_sdt_sg11_lpi_2;
    reg [5:0] io_read_vout_rsc_d_sdt_sg13_lpi_2;
    reg [3:0] io_read_vout_rsc_d_sdt_sg14_lpi_2;
    reg [9:0] io_read_vout_rsc_d_sdt_sg12_lpi_2;
    reg [9:0] io_read_vout_rsc_d_sdt_sg15_lpi_2;
    reg [5:0] io_read_vout_rsc_d_sdt_sg17_lpi_2;
    reg [3:0] io_read_vout_rsc_d_sdt_sg18_lpi_2;
    reg [9:0] io_read_vout_rsc_d_sdt_sg16_lpi_2;
    reg [9:0] io_read_vout_rsc_d_sdt_sg19_lpi_2;
    reg [2:0] FRAME_p_1_sva;
    reg [29:0] regs_regs_0_1_lpi_3;
    reg [29:0] regs_operator_din_1_sva;
    reg [29:0] regs_regs_0_1_lpi_3_dfm;
    reg [11:0] FRAME_acc_6_psp_sva;
    reg [3:0] acc_1_psp_sva;
    reg [2:0] acc_imod_1_sva;
    reg [11:0] FRAME_acc_7_psp_sva;
    reg [9:0] FRAME_or_psp_sva;
    reg [5:0] FRAME_or_3_psp_sva;
    reg equal_tmp;
    reg equal_tmp_1;
    reg equal_tmp_2;
    reg equal_tmp_3;
    reg [9:0] io_read_vout_rsc_d_sdt_sg19_lpi_2_dfm;
    reg [3:0] io_read_vout_rsc_d_sdt_sg18_lpi_2_dfm;
    reg [5:0] io_read_vout_rsc_d_sdt_sg17_lpi_2_dfm;
    reg [9:0] io_read_vout_rsc_d_sdt_sg16_lpi_2_dfm;
    reg [9:0] io_read_vout_rsc_d_sdt_sg15_lpi_2_dfm;
    reg [3:0] io_read_vout_rsc_d_sdt_sg14_lpi_2_dfm;
    reg [5:0] io_read_vout_rsc_d_sdt_sg13_lpi_2_dfm;
    reg [9:0] io_read_vout_rsc_d_sdt_sg12_lpi_2_dfm;
    reg [9:0] io_read_vout_rsc_d_sdt_sg11_lpi_2_dfm;
    reg [3:0] io_read_vout_rsc_d_sdt_sg10_lpi_2_dfm;
    reg [5:0] io_read_vout_rsc_d_sdt_sg9_lpi_2_dfm;
    reg [9:0] io_read_vout_rsc_d_sdt_sg8_lpi_2_dfm;
    reg [9:0] io_read_vout_rsc_d_sdt_sg7_lpi_2_dfm;
    reg [3:0] io_read_vout_rsc_d_sdt_sg6_lpi_2_dfm;
    reg [5:0] io_read_vout_rsc_d_sdt_sg5_lpi_2_dfm;
    reg [9:0] io_read_vout_rsc_d_sdt_sg4_lpi_2_dfm;
    reg [9:0] io_read_vout_rsc_d_sdt_sg3_lpi_2_dfm;
    reg [3:0] io_read_vout_rsc_d_sdt_sg2_lpi_2_dfm;
    reg [5:0] io_read_vout_rsc_d_sdt_sg1_lpi_2_dfm;
    reg [9:0] io_read_vout_rsc_d_sdt_1_lpi_2_dfm;
    reg [2:0] FRAME_p_1_sva_1;
    reg [2:0] SHIFT_acc_1_psp;
    reg [629:0] slc_slc;
    reg FRAME_slc_itm;
    reg FRAME_or_20_cse;
    reg SHIFT_i_1_sva_2_sg1;
    reg [1:0] SHIFT_i_1_sva_3;

    begin : core_rlpExit
      forever begin : core_rlp
        // C-Step 0 of Loop 'core_rlp'
        regs_regs_0_1_sva = 30'b0;
        begin : mainExit
          forever begin : main
            // C-Step 0 of Loop 'main'
            io_read_vout_rsc_d_sdt_sg19_lpi_2 = io_read_vout_rsc_d_sdt_sg19_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg16_lpi_2 = io_read_vout_rsc_d_sdt_sg16_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg18_lpi_2 = io_read_vout_rsc_d_sdt_sg18_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg17_lpi_2 = io_read_vout_rsc_d_sdt_sg17_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg15_lpi_2 = io_read_vout_rsc_d_sdt_sg15_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg12_lpi_2 = io_read_vout_rsc_d_sdt_sg12_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg14_lpi_2 = io_read_vout_rsc_d_sdt_sg14_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg13_lpi_2 = io_read_vout_rsc_d_sdt_sg13_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg11_lpi_2 = io_read_vout_rsc_d_sdt_sg11_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg8_lpi_2 = io_read_vout_rsc_d_sdt_sg8_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg10_lpi_2 = io_read_vout_rsc_d_sdt_sg10_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg9_lpi_2 = io_read_vout_rsc_d_sdt_sg9_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg7_lpi_2 = io_read_vout_rsc_d_sdt_sg7_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg4_lpi_2 = io_read_vout_rsc_d_sdt_sg4_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg6_lpi_2 = io_read_vout_rsc_d_sdt_sg6_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg5_lpi_2 = io_read_vout_rsc_d_sdt_sg5_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg3_lpi_2 = io_read_vout_rsc_d_sdt_sg3_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_1_lpi_2 = io_read_vout_rsc_d_sdt_1_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg2_lpi_2 = io_read_vout_rsc_d_sdt_sg2_lpi_2_dfm;
            io_read_vout_rsc_d_sdt_sg1_lpi_2 = io_read_vout_rsc_d_sdt_sg1_lpi_2_dfm;
            regs_regs_0_1_lpi_2 = regs_regs_0_1_sva;
            FRAME_p_1_sva = 3'b0;
            begin : waitLoop0Exit
              forever begin : waitLoop0
                @(posedge clk);
                if ( rst )
                  disable core_rlpExit;
                if ( clk )
                  disable waitLoop0Exit;
              end
            end
            // C-Step 1 of Loop 'main'
            begin : FRAMEExit
              forever begin : FRAME
                // C-Step 0 of Loop 'FRAME'
                regs_regs_0_1_lpi_3 = regs_regs_0_1_lpi_2;
                SHIFT_i_1_sva_3 = 2'b0;
                SHIFT_i_1_sva_2_sg1 = 1'b1;
                begin : waitLoop1Exit
                  forever begin : waitLoop1
                    @(posedge clk);
                    if ( rst )
                      disable core_rlpExit;
                    if ( clk )
                      disable waitLoop1Exit;
                  end
                end
                // C-Step 1 of Loop 'FRAME'
                slc_slc = vin_rsc_mgc_in_wire_d[629:0];
                regs_operator_din_1_sva = MUX_v_30_8_2({(slc_slc[29:0]) , (slc_slc[179:150])
                    , (slc_slc[329:300]) , (slc_slc[479:450]) , (slc_slc[629:600])
                    , 30'b0 , 30'b0 , 30'b0}, FRAME_p_1_sva);
                begin : SHIFTExit
                  forever begin : SHIFT
                    // C-Step 0 of Loop 'SHIFT'
                    begin : waitLoop2Exit
                      forever begin : waitLoop2
                        @(posedge clk);
                        if ( rst )
                          disable core_rlpExit;
                        if ( clk )
                          disable waitLoop2Exit;
                      end
                    end
                    // C-Step 1 of Loop 'SHIFT'
                    regs_regs_0_1_lpi_3_dfm = MUX_v_30_2_2({regs_operator_din_1_sva
                        , regs_regs_0_1_lpi_3}, SHIFT_i_1_sva_2_sg1 | (SHIFT_i_1_sva_3[1])
                        | (SHIFT_i_1_sva_3[0]));
                    SHIFT_acc_1_psp = ({SHIFT_i_1_sva_2_sg1 , SHIFT_i_1_sva_3}) +
                        3'b111;
                    if ( SHIFT_acc_1_psp[2] )
                      disable SHIFTExit;
                    SHIFT_i_1_sva_3 = SHIFT_acc_1_psp[1:0];
                    SHIFT_i_1_sva_2_sg1 = 1'b0;
                    regs_regs_0_1_lpi_3 = regs_regs_0_1_lpi_3_dfm;
                  end
                end
                equal_tmp = (FRAME_p_1_sva[0]) & (~((FRAME_p_1_sva[2]) | (FRAME_p_1_sva[1])));
                equal_tmp_1 = (FRAME_p_1_sva[1]) & (~((FRAME_p_1_sva[2]) | (FRAME_p_1_sva[0])));
                equal_tmp_2 = (FRAME_p_1_sva[1]) & (FRAME_p_1_sva[0]) & (~ (FRAME_p_1_sva[2]));
                equal_tmp_3 = (FRAME_p_1_sva[2]) & (~((FRAME_p_1_sva[1]) | (FRAME_p_1_sva[0])));
                begin : waitLoop3Exit
                  forever begin : waitLoop3
                    @(posedge clk);
                    if ( rst )
                      disable core_rlpExit;
                    if ( clk )
                      disable waitLoop3Exit;
                  end
                end
                // C-Step 2 of Loop 'FRAME'
                FRAME_acc_6_psp_sva = conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_lpi_3_dfm[9:0])
                    + conv_u2u_10_11(regs_regs_0_1_lpi_3_dfm[19:10])) + conv_u2u_10_12(regs_regs_0_1_lpi_3_dfm[29:20]);
                acc_1_psp_sva = (readslicef_5_4_1((conv_u2u_4_5({(readslicef_4_3_1((conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
                    (FRAME_acc_6_psp_sva[3])) , 1'b1}) + conv_u2u_2_3({(FRAME_acc_6_psp_sva[4])
                    , (FRAME_acc_6_psp_sva[8])})))) , 1'b1}) + conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
                    (FRAME_acc_6_psp_sva[5])) , 1'b1}) + conv_u2u_2_3({(FRAME_acc_6_psp_sva[6])
                    , (~ (FRAME_acc_6_psp_sva[7]))})))) , (FRAME_acc_6_psp_sva[10])}))))
                    , 1'b1}) + conv_u2u_3_5({(readslicef_3_2_1((conv_u2u_2_3({(~
                    (FRAME_acc_6_psp_sva[1])) , 1'b1}) + conv_u2u_2_3({(FRAME_acc_6_psp_sva[2])
                    , (~ (FRAME_acc_6_psp_sva[9]))})))) , (~ (FRAME_acc_6_psp_sva[11]))}))))
                    + ({3'b101 , (FRAME_acc_6_psp_sva[0])});
                acc_imod_1_sva = conv_s2s_2_3(conv_s2s_1_2(acc_1_psp_sva[1]) + conv_u2s_1_2(acc_1_psp_sva[0]))
                    + conv_s2s_2_3(acc_1_psp_sva[3:2]);
                FRAME_acc_7_psp_sva = conv_u2s_10_12({(FRAME_acc_6_psp_sva[11]) ,
                    (conv_u2u_8_9({(FRAME_acc_6_psp_sva[11]) , 1'b0 , (FRAME_acc_6_psp_sva[11])
                    , 1'b0 , (FRAME_acc_6_psp_sva[11]) , 1'b0 , (signext_2_1(FRAME_acc_6_psp_sva[7]))})
                    + conv_u2u_8_9(readslicef_9_8_1((({(FRAME_acc_6_psp_sva[9]) ,
                    1'b0 , (FRAME_acc_6_psp_sva[9]) , 1'b0 , (FRAME_acc_6_psp_sva[9])
                    , 1'b0 , (signext_2_1(FRAME_acc_6_psp_sva[5])) , 1'b1}) + conv_u2u_8_9({(readslicef_8_7_1((conv_u2u_7_8({(FRAME_acc_6_psp_sva[7])
                    , 1'b0 , (FRAME_acc_6_psp_sva[5]) , 1'b0 , (signext_2_1(FRAME_acc_6_psp_sva[9]))
                    , 1'b1}) + conv_u2u_6_8({(FRAME_acc_6_psp_sva[6]) , 1'b0 , (FRAME_acc_6_psp_sva[6])
                    , 1'b0 , (FRAME_acc_6_psp_sva[6]) , (acc_imod_1_sva[1])}))))
                    , (~ (readslicef_3_1_2((({1'b1 , (acc_imod_1_sva[0]) , 1'b1})
                    + conv_u2s_2_3({(~ (acc_imod_1_sva[1])) , (~ (acc_imod_1_sva[2]))})))))})))))})
                    + conv_s2s_10_12(conv_u2s_9_10({(FRAME_acc_6_psp_sva[10]) , 1'b0
                    , (FRAME_acc_6_psp_sva[10]) , 1'b0 , (FRAME_acc_6_psp_sva[10])
                    , 1'b0 , (FRAME_acc_6_psp_sva[10]) , 1'b0 , (FRAME_acc_6_psp_sva[10])})
                    + conv_s2s_8_10(readslicef_9_8_1((conv_u2s_8_9({(FRAME_acc_6_psp_sva[8])
                    , 1'b0 , (FRAME_acc_6_psp_sva[8]) , 1'b0 , (FRAME_acc_6_psp_sva[8])
                    , 1'b0 , (FRAME_acc_6_psp_sva[8]) , 1'b1}) + conv_s2s_7_9({(readslicef_7_6_1((conv_s2s_5_7({(readslicef_5_4_1((conv_s2s_4_5({(readslicef_4_3_1((conv_u2s_3_4({(FRAME_acc_6_psp_sva[3])
                    , (FRAME_acc_6_psp_sva[1]) , 1'b1}) + conv_s2s_3_4({1'b1 , (FRAME_acc_6_psp_sva[2])
                    , (FRAME_acc_6_psp_sva[3])})))) , 1'b1}) + conv_s2s_3_5({(acc_1_psp_sva[3:2])
                    , (FRAME_acc_6_psp_sva[4])})))) , 1'b1}) + conv_u2s_5_7({(FRAME_acc_6_psp_sva[7])
                    , (FRAME_acc_6_psp_sva[4]) , (signext_2_1(FRAME_acc_6_psp_sva[11]))
                    , (acc_1_psp_sva[1])})))) , (~ (acc_imod_1_sva[2]))})))));
                FRAME_or_psp_sva = (FRAME_acc_7_psp_sva[9:0]) | ({4'b0, signext_6_2(FRAME_acc_7_psp_sva[11:10])});
                FRAME_or_3_psp_sva = (FRAME_acc_7_psp_sva[5:0]) | (signext_6_2(FRAME_acc_7_psp_sva[11:10]));
                io_read_vout_rsc_d_sdt_sg19_lpi_2_dfm = MUX_v_10_2_2({io_read_vout_rsc_d_sdt_sg19_lpi_2
                    , FRAME_or_psp_sva}, equal_tmp_3);
                io_read_vout_rsc_d_sdt_sg18_lpi_2_dfm = MUX_v_4_2_2({io_read_vout_rsc_d_sdt_sg18_lpi_2
                    , (FRAME_acc_7_psp_sva[9:6])}, equal_tmp_3);
                io_read_vout_rsc_d_sdt_sg17_lpi_2_dfm = MUX_v_6_2_2({io_read_vout_rsc_d_sdt_sg17_lpi_2
                    , FRAME_or_3_psp_sva}, equal_tmp_3);
                io_read_vout_rsc_d_sdt_sg16_lpi_2_dfm = MUX_v_10_2_2({io_read_vout_rsc_d_sdt_sg16_lpi_2
                    , (FRAME_acc_7_psp_sva[9:0])}, equal_tmp_3);
                io_read_vout_rsc_d_sdt_sg15_lpi_2_dfm = MUX_v_10_2_2({io_read_vout_rsc_d_sdt_sg15_lpi_2
                    , FRAME_or_psp_sva}, equal_tmp_2);
                io_read_vout_rsc_d_sdt_sg14_lpi_2_dfm = MUX_v_4_2_2({io_read_vout_rsc_d_sdt_sg14_lpi_2
                    , (FRAME_acc_7_psp_sva[9:6])}, equal_tmp_2);
                io_read_vout_rsc_d_sdt_sg13_lpi_2_dfm = MUX_v_6_2_2({io_read_vout_rsc_d_sdt_sg13_lpi_2
                    , FRAME_or_3_psp_sva}, equal_tmp_2);
                io_read_vout_rsc_d_sdt_sg12_lpi_2_dfm = MUX_v_10_2_2({io_read_vout_rsc_d_sdt_sg12_lpi_2
                    , (FRAME_acc_7_psp_sva[9:0])}, equal_tmp_2);
                io_read_vout_rsc_d_sdt_sg11_lpi_2_dfm = MUX_v_10_2_2({io_read_vout_rsc_d_sdt_sg11_lpi_2
                    , FRAME_or_psp_sva}, equal_tmp_1);
                io_read_vout_rsc_d_sdt_sg10_lpi_2_dfm = MUX_v_4_2_2({io_read_vout_rsc_d_sdt_sg10_lpi_2
                    , (FRAME_acc_7_psp_sva[9:6])}, equal_tmp_1);
                io_read_vout_rsc_d_sdt_sg9_lpi_2_dfm = MUX_v_6_2_2({io_read_vout_rsc_d_sdt_sg9_lpi_2
                    , FRAME_or_3_psp_sva}, equal_tmp_1);
                io_read_vout_rsc_d_sdt_sg8_lpi_2_dfm = MUX_v_10_2_2({io_read_vout_rsc_d_sdt_sg8_lpi_2
                    , (FRAME_acc_7_psp_sva[9:0])}, equal_tmp_1);
                io_read_vout_rsc_d_sdt_sg7_lpi_2_dfm = MUX_v_10_2_2({io_read_vout_rsc_d_sdt_sg7_lpi_2
                    , FRAME_or_psp_sva}, equal_tmp);
                io_read_vout_rsc_d_sdt_sg6_lpi_2_dfm = MUX_v_4_2_2({io_read_vout_rsc_d_sdt_sg6_lpi_2
                    , (FRAME_acc_7_psp_sva[9:6])}, equal_tmp);
                io_read_vout_rsc_d_sdt_sg5_lpi_2_dfm = MUX_v_6_2_2({io_read_vout_rsc_d_sdt_sg5_lpi_2
                    , FRAME_or_3_psp_sva}, equal_tmp);
                io_read_vout_rsc_d_sdt_sg4_lpi_2_dfm = MUX_v_10_2_2({io_read_vout_rsc_d_sdt_sg4_lpi_2
                    , (FRAME_acc_7_psp_sva[9:0])}, equal_tmp);
                FRAME_or_20_cse = equal_tmp | equal_tmp_1 | equal_tmp_2 | equal_tmp_3;
                io_read_vout_rsc_d_sdt_sg3_lpi_2_dfm = MUX_v_10_2_2({FRAME_or_psp_sva
                    , io_read_vout_rsc_d_sdt_sg3_lpi_2}, FRAME_or_20_cse);
                io_read_vout_rsc_d_sdt_sg2_lpi_2_dfm = MUX_v_4_2_2({(FRAME_acc_7_psp_sva[9:6])
                    , io_read_vout_rsc_d_sdt_sg2_lpi_2}, FRAME_or_20_cse);
                io_read_vout_rsc_d_sdt_sg1_lpi_2_dfm = MUX_v_6_2_2({FRAME_or_3_psp_sva
                    , io_read_vout_rsc_d_sdt_sg1_lpi_2}, FRAME_or_20_cse);
                io_read_vout_rsc_d_sdt_1_lpi_2_dfm = MUX_v_10_2_2({(FRAME_acc_7_psp_sva[9:0])
                    , io_read_vout_rsc_d_sdt_1_lpi_2}, FRAME_or_20_cse);
                vout_rsc_mgc_out_stdreg_d <= {io_read_vout_rsc_d_sdt_sg19_lpi_2_dfm
                    , io_read_vout_rsc_d_sdt_sg18_lpi_2_dfm , io_read_vout_rsc_d_sdt_sg17_lpi_2_dfm
                    , io_read_vout_rsc_d_sdt_sg16_lpi_2_dfm , io_read_vout_rsc_d_sdt_sg15_lpi_2_dfm
                    , io_read_vout_rsc_d_sdt_sg14_lpi_2_dfm , io_read_vout_rsc_d_sdt_sg13_lpi_2_dfm
                    , io_read_vout_rsc_d_sdt_sg12_lpi_2_dfm , io_read_vout_rsc_d_sdt_sg11_lpi_2_dfm
                    , io_read_vout_rsc_d_sdt_sg10_lpi_2_dfm , io_read_vout_rsc_d_sdt_sg9_lpi_2_dfm
                    , io_read_vout_rsc_d_sdt_sg8_lpi_2_dfm , io_read_vout_rsc_d_sdt_sg7_lpi_2_dfm
                    , io_read_vout_rsc_d_sdt_sg6_lpi_2_dfm , io_read_vout_rsc_d_sdt_sg5_lpi_2_dfm
                    , io_read_vout_rsc_d_sdt_sg4_lpi_2_dfm , io_read_vout_rsc_d_sdt_sg3_lpi_2_dfm
                    , io_read_vout_rsc_d_sdt_sg2_lpi_2_dfm , io_read_vout_rsc_d_sdt_sg1_lpi_2_dfm
                    , io_read_vout_rsc_d_sdt_1_lpi_2_dfm};
                FRAME_p_1_sva_1 = FRAME_p_1_sva + 3'b1;
                FRAME_slc_itm = readslicef_4_1_3((conv_u2s_3_4(FRAME_p_1_sva_1) +
                    4'b1011));
                begin : waitLoop4Exit
                  forever begin : waitLoop4
                    @(posedge clk);
                    if ( rst )
                      disable core_rlpExit;
                    if ( clk )
                      disable waitLoop4Exit;
                  end
                end
                // C-Step 3 of Loop 'FRAME'
                if ( ~ FRAME_slc_itm )
                  disable FRAMEExit;
                FRAME_p_1_sva = FRAME_p_1_sva_1;
                io_read_vout_rsc_d_sdt_sg19_lpi_2 = io_read_vout_rsc_d_sdt_sg19_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg18_lpi_2 = io_read_vout_rsc_d_sdt_sg18_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg17_lpi_2 = io_read_vout_rsc_d_sdt_sg17_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg16_lpi_2 = io_read_vout_rsc_d_sdt_sg16_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg15_lpi_2 = io_read_vout_rsc_d_sdt_sg15_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg14_lpi_2 = io_read_vout_rsc_d_sdt_sg14_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg13_lpi_2 = io_read_vout_rsc_d_sdt_sg13_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg12_lpi_2 = io_read_vout_rsc_d_sdt_sg12_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg11_lpi_2 = io_read_vout_rsc_d_sdt_sg11_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg10_lpi_2 = io_read_vout_rsc_d_sdt_sg10_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg9_lpi_2 = io_read_vout_rsc_d_sdt_sg9_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg8_lpi_2 = io_read_vout_rsc_d_sdt_sg8_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg7_lpi_2 = io_read_vout_rsc_d_sdt_sg7_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg6_lpi_2 = io_read_vout_rsc_d_sdt_sg6_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg5_lpi_2 = io_read_vout_rsc_d_sdt_sg5_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg4_lpi_2 = io_read_vout_rsc_d_sdt_sg4_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg3_lpi_2 = io_read_vout_rsc_d_sdt_sg3_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg2_lpi_2 = io_read_vout_rsc_d_sdt_sg2_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_sg1_lpi_2 = io_read_vout_rsc_d_sdt_sg1_lpi_2_dfm;
                io_read_vout_rsc_d_sdt_1_lpi_2 = io_read_vout_rsc_d_sdt_1_lpi_2_dfm;
                regs_regs_0_1_lpi_2 = regs_regs_0_1_lpi_3_dfm;
              end
            end
            regs_regs_0_1_sva = regs_regs_0_1_lpi_3_dfm;
          end
        end
      end
    end
    SHIFT_i_1_sva_3 = 2'b0;
    SHIFT_i_1_sva_2_sg1 = 1'b0;
    FRAME_or_20_cse = 1'b0;
    FRAME_slc_itm = 1'b0;
    slc_slc = 630'b0;
    SHIFT_acc_1_psp = 3'b0;
    FRAME_p_1_sva_1 = 3'b0;
    io_read_vout_rsc_d_sdt_1_lpi_2_dfm = 10'b0;
    io_read_vout_rsc_d_sdt_sg1_lpi_2_dfm = 6'b0;
    io_read_vout_rsc_d_sdt_sg2_lpi_2_dfm = 4'b0;
    io_read_vout_rsc_d_sdt_sg3_lpi_2_dfm = 10'b0;
    io_read_vout_rsc_d_sdt_sg4_lpi_2_dfm = 10'b0;
    io_read_vout_rsc_d_sdt_sg5_lpi_2_dfm = 6'b0;
    io_read_vout_rsc_d_sdt_sg6_lpi_2_dfm = 4'b0;
    io_read_vout_rsc_d_sdt_sg7_lpi_2_dfm = 10'b0;
    io_read_vout_rsc_d_sdt_sg8_lpi_2_dfm = 10'b0;
    io_read_vout_rsc_d_sdt_sg9_lpi_2_dfm = 6'b0;
    io_read_vout_rsc_d_sdt_sg10_lpi_2_dfm = 4'b0;
    io_read_vout_rsc_d_sdt_sg11_lpi_2_dfm = 10'b0;
    io_read_vout_rsc_d_sdt_sg12_lpi_2_dfm = 10'b0;
    io_read_vout_rsc_d_sdt_sg13_lpi_2_dfm = 6'b0;
    io_read_vout_rsc_d_sdt_sg14_lpi_2_dfm = 4'b0;
    io_read_vout_rsc_d_sdt_sg15_lpi_2_dfm = 10'b0;
    io_read_vout_rsc_d_sdt_sg16_lpi_2_dfm = 10'b0;
    io_read_vout_rsc_d_sdt_sg17_lpi_2_dfm = 6'b0;
    io_read_vout_rsc_d_sdt_sg18_lpi_2_dfm = 4'b0;
    io_read_vout_rsc_d_sdt_sg19_lpi_2_dfm = 10'b0;
    equal_tmp_3 = 1'b0;
    equal_tmp_2 = 1'b0;
    equal_tmp_1 = 1'b0;
    equal_tmp = 1'b0;
    FRAME_or_3_psp_sva = 6'b0;
    FRAME_or_psp_sva = 10'b0;
    FRAME_acc_7_psp_sva = 12'b0;
    acc_imod_1_sva = 3'b0;
    acc_1_psp_sva = 4'b0;
    FRAME_acc_6_psp_sva = 12'b0;
    regs_regs_0_1_lpi_3_dfm = 30'b0;
    regs_operator_din_1_sva = 30'b0;
    regs_regs_0_1_lpi_3 = 30'b0;
    FRAME_p_1_sva = 3'b0;
    io_read_vout_rsc_d_sdt_sg19_lpi_2 = 10'b0;
    io_read_vout_rsc_d_sdt_sg16_lpi_2 = 10'b0;
    io_read_vout_rsc_d_sdt_sg18_lpi_2 = 4'b0;
    io_read_vout_rsc_d_sdt_sg17_lpi_2 = 6'b0;
    io_read_vout_rsc_d_sdt_sg15_lpi_2 = 10'b0;
    io_read_vout_rsc_d_sdt_sg12_lpi_2 = 10'b0;
    io_read_vout_rsc_d_sdt_sg14_lpi_2 = 4'b0;
    io_read_vout_rsc_d_sdt_sg13_lpi_2 = 6'b0;
    io_read_vout_rsc_d_sdt_sg11_lpi_2 = 10'b0;
    io_read_vout_rsc_d_sdt_sg8_lpi_2 = 10'b0;
    io_read_vout_rsc_d_sdt_sg10_lpi_2 = 4'b0;
    io_read_vout_rsc_d_sdt_sg9_lpi_2 = 6'b0;
    io_read_vout_rsc_d_sdt_sg7_lpi_2 = 10'b0;
    io_read_vout_rsc_d_sdt_sg4_lpi_2 = 10'b0;
    io_read_vout_rsc_d_sdt_sg6_lpi_2 = 4'b0;
    io_read_vout_rsc_d_sdt_sg5_lpi_2 = 6'b0;
    io_read_vout_rsc_d_sdt_sg3_lpi_2 = 10'b0;
    io_read_vout_rsc_d_sdt_1_lpi_2 = 10'b0;
    io_read_vout_rsc_d_sdt_sg2_lpi_2 = 4'b0;
    io_read_vout_rsc_d_sdt_sg1_lpi_2 = 6'b0;
    regs_regs_0_1_lpi_2 = 30'b0;
    regs_regs_0_1_sva = 30'b0;
    vout_rsc_mgc_out_stdreg_d <= 150'b0;
  end


  function [29:0] MUX_v_30_8_2;
    input [239:0] inputs;
    input [2:0] sel;
    reg [29:0] result;
  begin
    case (sel)
      3'b000 : begin
        result = inputs[239:210];
      end
      3'b001 : begin
        result = inputs[209:180];
      end
      3'b010 : begin
        result = inputs[179:150];
      end
      3'b011 : begin
        result = inputs[149:120];
      end
      3'b100 : begin
        result = inputs[119:90];
      end
      3'b101 : begin
        result = inputs[89:60];
      end
      3'b110 : begin
        result = inputs[59:30];
      end
      3'b111 : begin
        result = inputs[29:0];
      end
      default : begin
        result = inputs[239:210];
      end
    endcase
    MUX_v_30_8_2 = result;
  end
  endfunction


  function [29:0] MUX_v_30_2_2;
    input [59:0] inputs;
    input [0:0] sel;
    reg [29:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[59:30];
      end
      1'b1 : begin
        result = inputs[29:0];
      end
      default : begin
        result = inputs[59:30];
      end
    endcase
    MUX_v_30_2_2 = result;
  end
  endfunction


  function [3:0] readslicef_5_4_1;
    input [4:0] vector;
    reg [4:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_5_4_1 = tmp[3:0];
  end
  endfunction


  function [2:0] readslicef_4_3_1;
    input [3:0] vector;
    reg [3:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_4_3_1 = tmp[2:0];
  end
  endfunction


  function [1:0] readslicef_3_2_1;
    input [2:0] vector;
    reg [2:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_3_2_1 = tmp[1:0];
  end
  endfunction


  function [1:0] signext_2_1;
    input [0:0] vector;
  begin
    signext_2_1= {{1{vector[0]}}, vector};
  end
  endfunction


  function [7:0] readslicef_9_8_1;
    input [8:0] vector;
    reg [8:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_9_8_1 = tmp[7:0];
  end
  endfunction


  function [6:0] readslicef_8_7_1;
    input [7:0] vector;
    reg [7:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_8_7_1 = tmp[6:0];
  end
  endfunction


  function [0:0] readslicef_3_1_2;
    input [2:0] vector;
    reg [2:0] tmp;
  begin
    tmp = vector >> 2;
    readslicef_3_1_2 = tmp[0:0];
  end
  endfunction


  function [5:0] readslicef_7_6_1;
    input [6:0] vector;
    reg [6:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_7_6_1 = tmp[5:0];
  end
  endfunction


  function [5:0] signext_6_2;
    input [1:0] vector;
  begin
    signext_6_2= {{4{vector[1]}}, vector};
  end
  endfunction


  function [9:0] MUX_v_10_2_2;
    input [19:0] inputs;
    input [0:0] sel;
    reg [9:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[19:10];
      end
      1'b1 : begin
        result = inputs[9:0];
      end
      default : begin
        result = inputs[19:10];
      end
    endcase
    MUX_v_10_2_2 = result;
  end
  endfunction


  function [3:0] MUX_v_4_2_2;
    input [7:0] inputs;
    input [0:0] sel;
    reg [3:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[7:4];
      end
      1'b1 : begin
        result = inputs[3:0];
      end
      default : begin
        result = inputs[7:4];
      end
    endcase
    MUX_v_4_2_2 = result;
  end
  endfunction


  function [5:0] MUX_v_6_2_2;
    input [11:0] inputs;
    input [0:0] sel;
    reg [5:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[11:6];
      end
      1'b1 : begin
        result = inputs[5:0];
      end
      default : begin
        result = inputs[11:6];
      end
    endcase
    MUX_v_6_2_2 = result;
  end
  endfunction


  function [0:0] readslicef_4_1_3;
    input [3:0] vector;
    reg [3:0] tmp;
  begin
    tmp = vector >> 3;
    readslicef_4_1_3 = tmp[0:0];
  end
  endfunction


  function  [11:0] conv_u2u_11_12 ;
    input [10:0]  vector ;
  begin
    conv_u2u_11_12 = {1'b0, vector};
  end
  endfunction


  function  [10:0] conv_u2u_10_11 ;
    input [9:0]  vector ;
  begin
    conv_u2u_10_11 = {1'b0, vector};
  end
  endfunction


  function  [11:0] conv_u2u_10_12 ;
    input [9:0]  vector ;
  begin
    conv_u2u_10_12 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [4:0] conv_u2u_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_5 = {1'b0, vector};
  end
  endfunction


  function  [3:0] conv_u2u_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_4 = {1'b0, vector};
  end
  endfunction


  function  [2:0] conv_u2u_2_3 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_3 = {1'b0, vector};
  end
  endfunction


  function  [4:0] conv_u2u_3_5 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_5 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [2:0] conv_s2s_2_3 ;
    input signed [1:0]  vector ;
  begin
    conv_s2s_2_3 = {vector[1], vector};
  end
  endfunction


  function signed [1:0] conv_s2s_1_2 ;
    input signed [0:0]  vector ;
  begin
    conv_s2s_1_2 = {vector[0], vector};
  end
  endfunction


  function signed [1:0] conv_u2s_1_2 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_2 = {1'b0, vector};
  end
  endfunction


  function signed [11:0] conv_u2s_10_12 ;
    input [9:0]  vector ;
  begin
    conv_u2s_10_12 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [8:0] conv_u2u_8_9 ;
    input [7:0]  vector ;
  begin
    conv_u2u_8_9 = {1'b0, vector};
  end
  endfunction


  function  [7:0] conv_u2u_7_8 ;
    input [6:0]  vector ;
  begin
    conv_u2u_7_8 = {1'b0, vector};
  end
  endfunction


  function  [7:0] conv_u2u_6_8 ;
    input [5:0]  vector ;
  begin
    conv_u2u_6_8 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [2:0] conv_u2s_2_3 ;
    input [1:0]  vector ;
  begin
    conv_u2s_2_3 = {1'b0, vector};
  end
  endfunction


  function signed [11:0] conv_s2s_10_12 ;
    input signed [9:0]  vector ;
  begin
    conv_s2s_10_12 = {{2{vector[9]}}, vector};
  end
  endfunction


  function signed [9:0] conv_u2s_9_10 ;
    input [8:0]  vector ;
  begin
    conv_u2s_9_10 = {1'b0, vector};
  end
  endfunction


  function signed [9:0] conv_s2s_8_10 ;
    input signed [7:0]  vector ;
  begin
    conv_s2s_8_10 = {{2{vector[7]}}, vector};
  end
  endfunction


  function signed [8:0] conv_u2s_8_9 ;
    input [7:0]  vector ;
  begin
    conv_u2s_8_9 = {1'b0, vector};
  end
  endfunction


  function signed [8:0] conv_s2s_7_9 ;
    input signed [6:0]  vector ;
  begin
    conv_s2s_7_9 = {{2{vector[6]}}, vector};
  end
  endfunction


  function signed [6:0] conv_s2s_5_7 ;
    input signed [4:0]  vector ;
  begin
    conv_s2s_5_7 = {{2{vector[4]}}, vector};
  end
  endfunction


  function signed [4:0] conv_s2s_4_5 ;
    input signed [3:0]  vector ;
  begin
    conv_s2s_4_5 = {vector[3], vector};
  end
  endfunction


  function signed [3:0] conv_u2s_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_4 = {1'b0, vector};
  end
  endfunction


  function signed [3:0] conv_s2s_3_4 ;
    input signed [2:0]  vector ;
  begin
    conv_s2s_3_4 = {vector[2], vector};
  end
  endfunction


  function signed [4:0] conv_s2s_3_5 ;
    input signed [2:0]  vector ;
  begin
    conv_s2s_3_5 = {{2{vector[2]}}, vector};
  end
  endfunction


  function signed [6:0] conv_u2s_5_7 ;
    input [4:0]  vector ;
  begin
    conv_u2s_5_7 = {{2{1'b0}}, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    mean_vga
//  Generated from file(s):
//    2) $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c
// ------------------------------------------------------------------


module mean_vga (
  vin_rsc_z, vout_rsc_z, clk, rst
);
  input [749:0] vin_rsc_z;
  output [149:0] vout_rsc_z;
  input clk;
  input rst;


  // Interconnect Declarations
  wire [749:0] vin_rsc_mgc_in_wire_d;
  wire [149:0] vout_rsc_mgc_out_stdreg_d;


  // Interconnect Declarations for Component Instantiations 
  mgc_in_wire #(.rscid(1),
  .width(750)) vin_rsc_mgc_in_wire (
      .d(vin_rsc_mgc_in_wire_d),
      .z(vin_rsc_z)
    );
  mgc_out_stdreg #(.rscid(2),
  .width(150)) vout_rsc_mgc_out_stdreg (
      .d(vout_rsc_mgc_out_stdreg_d),
      .z(vout_rsc_z)
    );
  mean_vga_core mean_vga_core_inst (
      .clk(clk),
      .rst(rst),
      .vin_rsc_mgc_in_wire_d(vin_rsc_mgc_in_wire_d),
      .vout_rsc_mgc_out_stdreg_d(vout_rsc_mgc_out_stdreg_d)
    );
endmodule



