\doxysection{File List}
Here is a list of all files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{STM32/app/inc/\mbox{\hyperlink{app_s_x1272_8h}{app\+SX1272.\+h}} }{\pageref{app_s_x1272_8h}}{}
\item\contentsline{section}{STM32/app/inc/\mbox{\hyperlink{main_8h}{main.\+h}} }{\pageref{main_8h}}{}
\item\contentsline{section}{STM32/app/inc/\mbox{\hyperlink{stm32f0xx__it_8h}{stm32f0xx\+\_\+it.\+h}} }{\pageref{stm32f0xx__it_8h}}{}
\item\contentsline{section}{STM32/app/src/\mbox{\hyperlink{app_s_x1272_8c}{app\+SX1272.\+c}} }{\pageref{app_s_x1272_8c}}{}
\item\contentsline{section}{STM32/app/src/\mbox{\hyperlink{main_8c}{main.\+c}} }{\pageref{main_8c}}{}
\item\contentsline{section}{STM32/app/src/\mbox{\hyperlink{printf-stdarg_8c}{printf-\/stdarg.\+c}} }{\pageref{printf-stdarg_8c}}{}
\item\contentsline{section}{STM32/app/src/\mbox{\hyperlink{stm32f0xx__it_8c}{stm32f0xx\+\_\+it.\+c}} }{\pageref{stm32f0xx__it_8c}}{}
\item\contentsline{section}{STM32/bsp/inc/\mbox{\hyperlink{bsp_8h}{bsp.\+h}} }{\pageref{bsp_8h}}{}
\item\contentsline{section}{STM32/bsp/inc/\mbox{\hyperlink{com_s_x1272_8h}{com\+SX1272.\+h}} }{\pageref{com_s_x1272_8h}}{}
\item\contentsline{section}{STM32/bsp/inc/\mbox{\hyperlink{delay_8h}{delay.\+h}} }{\pageref{delay_8h}}{}
\item\contentsline{section}{STM32/bsp/inc/\mbox{\hyperlink{frames_8h}{frames.\+h}} }{\pageref{frames_8h}}{}
\item\contentsline{section}{STM32/bsp/inc/\mbox{\hyperlink{_l_e_d__control_8h}{LED\+\_\+control.\+h}} }{\pageref{_l_e_d__control_8h}}{}
\item\contentsline{section}{STM32/bsp/inc/\mbox{\hyperlink{_s_x1272_8h}{SX1272.\+h}} }{\pageref{_s_x1272_8h}}{}
\item\contentsline{section}{STM32/bsp/src/\mbox{\hyperlink{bsp_8c}{bsp.\+c}} }{\pageref{bsp_8c}}{}
\item\contentsline{section}{STM32/bsp/src/\mbox{\hyperlink{com_s_x1272_8c}{com\+SX1272.\+c}} }{\pageref{com_s_x1272_8c}}{}
\item\contentsline{section}{STM32/bsp/src/\mbox{\hyperlink{delay_8c}{delay.\+c}} }{\pageref{delay_8c}}{}
\item\contentsline{section}{STM32/bsp/src/\mbox{\hyperlink{frames_8c}{frames.\+c}} }{\pageref{frames_8c}}{}
\item\contentsline{section}{STM32/bsp/src/\mbox{\hyperlink{_l_e_d__control_8c}{LED\+\_\+control.\+c}} }{\pageref{_l_e_d__control_8c}}{}
\item\contentsline{section}{STM32/bsp/src/\mbox{\hyperlink{_s_x1272_8c}{SX1272.\+c}} }{\pageref{_s_x1272_8c}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{cmsis__armcc_8h}{cmsis\+\_\+armcc.\+h}} \\*CMSIS compiler ARMCC (Arm Compiler 5) header file }{\pageref{cmsis__armcc_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{cmsis__armclang_8h}{cmsis\+\_\+armclang.\+h}} \\*CMSIS compiler armclang (Arm Compiler 6) header file }{\pageref{cmsis__armclang_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\+\_\+compiler.\+h}} \\*CMSIS compiler generic header file }{\pageref{cmsis__compiler_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{cmsis__gcc_8h}{cmsis\+\_\+gcc.\+h}} \\*CMSIS compiler GCC header file }{\pageref{cmsis__gcc_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{cmsis__iccarm_8h}{cmsis\+\_\+iccarm.\+h}} \\*CMSIS compiler ICCARM (IAR Compiler for Arm) header file }{\pageref{cmsis__iccarm_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{cmsis__version_8h}{cmsis\+\_\+version.\+h}} \\*CMSIS Core(\+M) Version definitions }{\pageref{cmsis__version_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}} \\*CMSIS Armv8-\/M Baseline Core Peripheral Access Layer Header File }{\pageref{core__armv8mbl_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}} \\*CMSIS Armv8-\/M Mainline Core Peripheral Access Layer Header File }{\pageref{core__armv8mml_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}} \\*CMSIS Cortex-\/\+M0 Core Peripheral Access Layer Header File }{\pageref{core__cm0_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}} \\*CMSIS Cortex-\/\+M0+ Core Peripheral Access Layer Header File }{\pageref{core__cm0plus_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{core__cm1_8h}{core\+\_\+cm1.\+h}} \\*CMSIS Cortex-\/\+M1 Core Peripheral Access Layer Header File }{\pageref{core__cm1_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}} \\*CMSIS Cortex-\/\+M23 Core Peripheral Access Layer Header File }{\pageref{core__cm23_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}} \\*CMSIS Cortex-\/\+M3 Core Peripheral Access Layer Header File }{\pageref{core__cm3_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}} \\*CMSIS Cortex-\/\+M33 Core Peripheral Access Layer Header File }{\pageref{core__cm33_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}} \\*CMSIS Cortex-\/\+M4 Core Peripheral Access Layer Header File }{\pageref{core__cm4_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}} \\*CMSIS Cortex-\/\+M7 Core Peripheral Access Layer Header File }{\pageref{core__cm7_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}} \\*CMSIS SC000 Core Peripheral Access Layer Header File }{\pageref{core__sc000_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}} \\*CMSIS SC300 Core Peripheral Access Layer Header File }{\pageref{core__sc300_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{mpu__armv7_8h}{mpu\+\_\+armv7.\+h}} }{\pageref{mpu__armv7_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{mpu__armv8_8h}{mpu\+\_\+armv8.\+h}} }{\pageref{mpu__armv8_8h}}{}
\item\contentsline{section}{STM32/cmsis/core/\mbox{\hyperlink{tz__context_8h}{tz\+\_\+context.\+h}} }{\pageref{tz__context_8h}}{}
\item\contentsline{section}{STM32/cmsis/device/inc/\mbox{\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}} \\*CMSIS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for STM32\+F0xx devices. ~\newline
 }{\pageref{stm32f072xb_8h}}{}
\item\contentsline{section}{STM32/cmsis/device/inc/\mbox{\hyperlink{stm32f0xx_8h}{stm32f0xx.\+h}} \\*CMSIS STM32\+F0xx Device Peripheral Access Layer Header File. ~\newline
 }{\pageref{stm32f0xx_8h}}{}
\item\contentsline{section}{STM32/cmsis/device/inc/\mbox{\hyperlink{system__stm32f0xx_8h}{system\+\_\+stm32f0xx.\+h}} \\*CMSIS Cortex-\/\+M0 Device System Source File for STM32\+F0xx devices. ~\newline
 }{\pageref{system__stm32f0xx_8h}}{}
\item\contentsline{section}{STM32/cmsis/device/src/\mbox{\hyperlink{system__stm32f0xx_8c}{system\+\_\+stm32f0xx.\+c}} \\*CMSIS Cortex-\/\+M0 Device Peripheral Access Layer System Source File }{\pageref{system__stm32f0xx_8c}}{}
\item\contentsline{section}{STM32/\+Debug/app/src/\mbox{\hyperlink{_debug_2app_2src_2app_s_x1272_8d}{app\+SX1272.\+d}} }{\pageref{_debug_2app_2src_2app_s_x1272_8d}}{}
\item\contentsline{section}{STM32/\+Debug/app/src/\mbox{\hyperlink{_debug_2app_2src_2main_8d}{main.\+d}} }{\pageref{_debug_2app_2src_2main_8d}}{}
\item\contentsline{section}{STM32/\+Debug/app/src/\mbox{\hyperlink{_debug_2app_2src_2printf-stdarg_8d}{printf-\/stdarg.\+d}} }{\pageref{_debug_2app_2src_2printf-stdarg_8d}}{}
\item\contentsline{section}{STM32/\+Debug/app/src/\mbox{\hyperlink{_debug_2app_2src_2stm32f0xx__it_8d}{stm32f0xx\+\_\+it.\+d}} }{\pageref{_debug_2app_2src_2stm32f0xx__it_8d}}{}
\item\contentsline{section}{STM32/\+Debug/bsp/src/\mbox{\hyperlink{_debug_2bsp_2src_2bsp_8d}{bsp.\+d}} }{\pageref{_debug_2bsp_2src_2bsp_8d}}{}
\item\contentsline{section}{STM32/\+Debug/bsp/src/\mbox{\hyperlink{_debug_2bsp_2src_2com_s_x1272_8d}{com\+SX1272.\+d}} }{\pageref{_debug_2bsp_2src_2com_s_x1272_8d}}{}
\item\contentsline{section}{STM32/\+Debug/bsp/src/\mbox{\hyperlink{_debug_2bsp_2src_2delay_8d}{delay.\+d}} }{\pageref{_debug_2bsp_2src_2delay_8d}}{}
\item\contentsline{section}{STM32/\+Debug/bsp/src/\mbox{\hyperlink{_debug_2bsp_2src_2frames_8d}{frames.\+d}} }{\pageref{_debug_2bsp_2src_2frames_8d}}{}
\item\contentsline{section}{STM32/\+Debug/bsp/src/\mbox{\hyperlink{_debug_2bsp_2src_2_l_e_d__control_8d}{LED\+\_\+control.\+d}} }{\pageref{_debug_2bsp_2src_2_l_e_d__control_8d}}{}
\item\contentsline{section}{STM32/\+Debug/bsp/src/\mbox{\hyperlink{_debug_2bsp_2src_2_s_x1272_8d}{SX1272.\+d}} }{\pageref{_debug_2bsp_2src_2_s_x1272_8d}}{}
\item\contentsline{section}{STM32/\+Debug/cmsis/device/src/\mbox{\hyperlink{_debug_2cmsis_2device_2src_2startup__stm32f072xb_8d}{startup\+\_\+stm32f072xb.\+d}} }{\pageref{_debug_2cmsis_2device_2src_2startup__stm32f072xb_8d}}{}
\item\contentsline{section}{STM32/\+Debug/cmsis/device/src/\mbox{\hyperlink{_debug_2cmsis_2device_2src_2system__stm32f0xx_8d}{system\+\_\+stm32f0xx.\+d}} }{\pageref{_debug_2cmsis_2device_2src_2system__stm32f0xx_8d}}{}
\item\contentsline{section}{STM32/\+RECEIVER/app/src/\mbox{\hyperlink{_r_e_c_e_i_v_e_r_2app_2src_2app_s_x1272_8d}{app\+SX1272.\+d}} }{\pageref{_r_e_c_e_i_v_e_r_2app_2src_2app_s_x1272_8d}}{}
\item\contentsline{section}{STM32/\+RECEIVER/app/src/\mbox{\hyperlink{_r_e_c_e_i_v_e_r_2app_2src_2main_8d}{main.\+d}} }{\pageref{_r_e_c_e_i_v_e_r_2app_2src_2main_8d}}{}
\item\contentsline{section}{STM32/\+RECEIVER/app/src/\mbox{\hyperlink{_r_e_c_e_i_v_e_r_2app_2src_2printf-stdarg_8d}{printf-\/stdarg.\+d}} }{\pageref{_r_e_c_e_i_v_e_r_2app_2src_2printf-stdarg_8d}}{}
\item\contentsline{section}{STM32/\+RECEIVER/app/src/\mbox{\hyperlink{_r_e_c_e_i_v_e_r_2app_2src_2stm32f0xx__it_8d}{stm32f0xx\+\_\+it.\+d}} }{\pageref{_r_e_c_e_i_v_e_r_2app_2src_2stm32f0xx__it_8d}}{}
\item\contentsline{section}{STM32/\+RECEIVER/bsp/src/\mbox{\hyperlink{_r_e_c_e_i_v_e_r_2bsp_2src_2bsp_8d}{bsp.\+d}} }{\pageref{_r_e_c_e_i_v_e_r_2bsp_2src_2bsp_8d}}{}
\item\contentsline{section}{STM32/\+RECEIVER/bsp/src/\mbox{\hyperlink{_r_e_c_e_i_v_e_r_2bsp_2src_2com_s_x1272_8d}{com\+SX1272.\+d}} }{\pageref{_r_e_c_e_i_v_e_r_2bsp_2src_2com_s_x1272_8d}}{}
\item\contentsline{section}{STM32/\+RECEIVER/bsp/src/\mbox{\hyperlink{_r_e_c_e_i_v_e_r_2bsp_2src_2delay_8d}{delay.\+d}} }{\pageref{_r_e_c_e_i_v_e_r_2bsp_2src_2delay_8d}}{}
\item\contentsline{section}{STM32/\+RECEIVER/bsp/src/\mbox{\hyperlink{_r_e_c_e_i_v_e_r_2bsp_2src_2frames_8d}{frames.\+d}} }{\pageref{_r_e_c_e_i_v_e_r_2bsp_2src_2frames_8d}}{}
\item\contentsline{section}{STM32/\+RECEIVER/bsp/src/\mbox{\hyperlink{_r_e_c_e_i_v_e_r_2bsp_2src_2_l_e_d__control_8d}{LED\+\_\+control.\+d}} }{\pageref{_r_e_c_e_i_v_e_r_2bsp_2src_2_l_e_d__control_8d}}{}
\item\contentsline{section}{STM32/\+RECEIVER/bsp/src/\mbox{\hyperlink{_r_e_c_e_i_v_e_r_2bsp_2src_2_s_x1272_8d}{SX1272.\+d}} }{\pageref{_r_e_c_e_i_v_e_r_2bsp_2src_2_s_x1272_8d}}{}
\item\contentsline{section}{STM32/\+RECEIVER/cmsis/device/src/\mbox{\hyperlink{_r_e_c_e_i_v_e_r_2cmsis_2device_2src_2startup__stm32f072xb_8d}{startup\+\_\+stm32f072xb.\+d}} }{\pageref{_r_e_c_e_i_v_e_r_2cmsis_2device_2src_2startup__stm32f072xb_8d}}{}
\item\contentsline{section}{STM32/\+RECEIVER/cmsis/device/src/\mbox{\hyperlink{_r_e_c_e_i_v_e_r_2cmsis_2device_2src_2system__stm32f0xx_8d}{system\+\_\+stm32f0xx.\+d}} }{\pageref{_r_e_c_e_i_v_e_r_2cmsis_2device_2src_2system__stm32f0xx_8d}}{}
\end{DoxyCompactList}
