Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\skang123\Desktop\EE371\lab4\GPIO\first_nios2_system.qsys --block-symbol-file --output-directory=C:\Users\skang123\Desktop\EE371\lab4\GPIO\first_nios2_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading GPIO/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 17.0]
Progress: Parameterizing module LEDs
Progress: Adding Switches [altera_avalon_pio 17.0]
Progress: Parameterizing module Switches
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 17.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: first_nios2_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\skang123\Desktop\EE371\lab4\GPIO\first_nios2_system.qsys --synthesis=VERILOG --greybox --output-directory=C:\Users\skang123\Desktop\EE371\lab4\GPIO\first_nios2_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading GPIO/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 17.0]
Progress: Parameterizing module LEDs
Progress: Adding Switches [altera_avalon_pio 17.0]
Progress: Parameterizing module Switches
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 17.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: first_nios2_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Info: LEDs: Starting RTL generation for module 'first_nios2_system_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_LEDs --dir=C:/Users/skang123/AppData/Local/Temp/alt7497_5638620545525311528.dir/0156_LEDs_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/skang123/AppData/Local/Temp/alt7497_5638620545525311528.dir/0156_LEDs_gen//first_nios2_system_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'first_nios2_system_LEDs'
Info: LEDs: "first_nios2_system" instantiated altera_avalon_pio "LEDs"
Info: Switches: Starting RTL generation for module 'first_nios2_system_Switches'
Info: Switches:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_Switches --dir=C:/Users/skang123/AppData/Local/Temp/alt7497_5638620545525311528.dir/0157_Switches_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/skang123/AppData/Local/Temp/alt7497_5638620545525311528.dir/0157_Switches_gen//first_nios2_system_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Switches: Done RTL generation for module 'first_nios2_system_Switches'
Info: Switches: "first_nios2_system" instantiated altera_avalon_pio "Switches"
Info: jtag_uart_0: Starting RTL generation for module 'first_nios2_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart_0 --dir=C:/Users/skang123/AppData/Local/Temp/alt7497_5638620545525311528.dir/0158_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/skang123/AppData/Local/Temp/alt7497_5638620545525311528.dir/0158_jtag_uart_0_gen//first_nios2_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'first_nios2_system_jtag_uart_0'
Info: jtag_uart_0: "first_nios2_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "first_nios2_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'first_nios2_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_nios2_system_onchip_memory2_0 --dir=C:/Users/skang123/AppData/Local/Temp/alt7497_5638620545525311528.dir/0159_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/skang123/AppData/Local/Temp/alt7497_5638620545525311528.dir/0159_onchip_memory2_0_gen//first_nios2_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'first_nios2_system_onchip_memory2_0'
Info: onchip_memory2_0: "first_nios2_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "first_nios2_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "first_nios2_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "first_nios2_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'first_nios2_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=first_nios2_system_nios2_gen2_0_cpu --dir=C:/Users/skang123/AppData/Local/Temp/alt7497_5638620545525311528.dir/0162_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/skang123/AppData/Local/Temp/alt7497_5638620545525311528.dir/0162_cpu_gen//first_nios2_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.11.27 16:35:16 (*) Starting Nios II generation
Info: cpu: # 2017.11.27 16:35:16 (*)   Checking for plaintext license.
Info: cpu: # 2017.11.27 16:35:17 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/17.0/quartus/bin64/
Info: cpu: # 2017.11.27 16:35:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.11.27 16:35:17 (*)   Plaintext license not found.
Info: cpu: # 2017.11.27 16:35:17 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.11.27 16:35:17 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/17.0/quartus/bin64/
Info: cpu: # 2017.11.27 16:35:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.11.27 16:35:17 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2017.11.27 16:35:17 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.11.27 16:35:17 (*)   Creating all objects for CPU
Info: cpu: # 2017.11.27 16:35:17 (*)     Testbench
Info: cpu: # 2017.11.27 16:35:18 (*)     Instruction decoding
Info: cpu: # 2017.11.27 16:35:18 (*)       Instruction fields
Info: cpu: # 2017.11.27 16:35:18 (*)       Instruction decodes
Info: cpu: # 2017.11.27 16:35:18 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.11.27 16:35:19 (*)       Instruction controls
Info: cpu: # 2017.11.27 16:35:19 (*)     Pipeline frontend
Info: cpu: # 2017.11.27 16:35:19 (*)     Pipeline backend
Info: cpu: # 2017.11.27 16:35:22 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.11.27 16:35:23 (*)   Creating encrypted RTL
Info: cpu: # 2017.11.27 16:35:24 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'first_nios2_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/skang123/Desktop/EE371/lab4/GPIO/first_nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/skang123/Desktop/EE371/lab4/GPIO/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/skang123/Desktop/EE371/lab4/GPIO/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/skang123/Desktop/EE371/lab4/GPIO/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: first_nios2_system: Done "first_nios2_system" with 30 modules, 50 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
