Return-Path: <devicetree+bounces-262920-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id UK/qHz9ghGng2gMAu9opvQ
	(envelope-from <devicetree+bounces-262920-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Thu, 05 Feb 2026 10:17:51 +0100
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])
	by mail.lfdr.de (Postfix) with ESMTPS id EB4A3F07C1
	for <lists+devicetree@lfdr.de>; Thu, 05 Feb 2026 10:17:50 +0100 (CET)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 4787A305BF79
	for <lists+devicetree@lfdr.de>; Thu,  5 Feb 2026 09:11:51 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 0D82E37B40E;
	Thu,  5 Feb 2026 09:11:51 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=linux.spacemit.com header.i=@linux.spacemit.com header.b="NfI1nNUf"
X-Original-To: devicetree@vger.kernel.org
Received: from smtpbgsg2.qq.com (smtpbgsg2.qq.com [54.254.200.128])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1F5A736EAA7;
	Thu,  5 Feb 2026 09:11:49 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=54.254.200.128
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1770282710; cv=none; b=aEp0vCl93OM2rLIYFz0xXiqDi8Evl0gvRUsr6UQ4xvYdSIMMt5sYBc5lBUlEkvztPut9jENcGNrR0YWsZw6wLgWmY0virsPmNIqld3AbZ9hJfOKG/4IOeq4elnVKOMsSOrPh+jtnjpKD7XvvZKua9N+Tf/p/NyraZUF3703u+b0=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1770282710; c=relaxed/simple;
	bh=SOPCwRrOPoB91g0Q/Ut4HutdgS+1XrUs2VYLdG4DdaU=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version; b=MN2eoN5dJ9DtgFTBxeASBwxVzHk1I4i4iN/QVakuppOFZZcewk38Y6fU5H/7sR/EsAuWXYD+ReqZV33OJLTTJIIhMdcEiT8GYXzWxdrpXvdSSMx+RF6yfDViu3FnUARAxYR+Pfukm9c0aBr60/hKno5Hg93585Jr/W+4GSzkeV4=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=linux.spacemit.com; spf=none smtp.mailfrom=linux.spacemit.com; dkim=pass (1024-bit key) header.d=linux.spacemit.com header.i=@linux.spacemit.com header.b=NfI1nNUf; arc=none smtp.client-ip=54.254.200.128
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=linux.spacemit.com
Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.spacemit.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linux.spacemit.com;
	s=mxsw2412; t=1770282650;
	bh=uWWFXFPfXVhg+djrpkATQabG3QKSlZh56Yy0bCQP7pM=;
	h=From:To:Subject:Date:Message-ID:MIME-Version;
	b=NfI1nNUf5Qp9AeMytaVtQl2hiWVYD/G3mUWwU8u4UuxCIhOFEKW5H4rv8cYdkikRD
	 oybzPwmYvMeL9MD7HFM3M/4eL645w54yYcWY0ugyRRbLfXev8jFfac4+tWSEdUWhNW
	 noLu1Lc6siJP5SZ5pURc5Jab1LvBVLDBCkQ3RLX4=
X-QQ-mid: zesmtpgz8t1770282648tc7637bb9
X-QQ-Originating-IP: Su6s1AZY2gOug1181EX0JSotZR7d0+gQDZL6tipWaqQ=
Received: from SurfaceBook2-B.localdomain ( [101.70.125.34])
	by bizesmtp.qq.com (ESMTP) with 
	id ; Thu, 05 Feb 2026 17:10:45 +0800 (CST)
X-QQ-SSF: 0000000000000000000000000000000
X-QQ-GoodBg: 0
X-BIZMAIL-ID: 5068789326272388227
EX-QQ-RecipientCnt: 19
From: Lv Zheng <lv.zheng@linux.spacemit.com>
To: Tomasz Jeznach <tjeznach@rivosinc.com>,
	Joerg Roedel <joro@8bytes.org>,
	Will Deacon <will@kernel.org>,
	Robin Murphy <robin.murphy@arm.com>,
	Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Paul Walmsley <pjw@kernel.org>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Albert Ou <aou@eecs.berkeley.edu>,
	Alexandre Ghiti <alex@ghiti.fr>
Cc: Jingyu Li <joey.li@spacemit.com>,
	Lv Zheng <lv.zheng@linux.spacemit.com>,
	Zhijian Chen <zhijian@spacemit.com>,
	iommu@lists.linux.dev,
	linux-perf-users@vger.kernel.org,
	linux-riscv@lists.infradead.org,
	spacemit@lists.linux.dev,
	devicetree@vger.kernel.org
Subject: [PATCH v4 3/7] dt-bindings: iommu: Add spacemit/t100 features
Date: Thu,  5 Feb 2026 17:10:43 +0800
Message-ID: <B1AEE717CF03B1BB+22fe4be0d3c8d2c6b4c5d3c19736c937cbed3c0d.1770281596.git.lv.zheng@linux.spacemit.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <cover.1770281596.git.lv.zheng@linux.spacemit.com>
References: <cover.1769562575.git.lv.zheng@spacemit.com> <cover.1770281596.git.lv.zheng@linux.spacemit.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-QQ-SENDSIZE: 520
Feedback-ID: zesmtpgz:linux.spacemit.com:qybglogicsvrgz:qybglogicsvrgz5b-1
X-QQ-XMAILINFO: OZ7HbAk7YCRiUaaHyVl/3Chlz5kvdSCETGD5uH4M74ZCiq7rVY3niF6Q
	GJz/jHlX9NKv9UHaHTyhBjANIw/ny9edP04sO3mrCV2PtVk2D1Xv3fRefVVO5cWzl6Kgw2u
	zOnLMYZ1XbqYwltxuovrWeWe4CaM1vUZrZHR16z03AWFe2xVSWXHvvy0gw6SQtfOAYa7TIt
	Z2KxmWVgkwmuQy5xyHhhbYf3a1wref6AIxDEXlUo2k3kRgtYHB86nP3oVX6lHv34iPtLZJi
	Fz6DTfELzowR9cE3Yz6vdRAW8MPV7gJoiKbGzxQbB8mD6Wa9q88RS9DwSdn5LmHaImne4k6
	/a8XFHGZKl7Vlb9eTrsA350dDl/fupPmDQbk2sjq8nqD7WaJSkex1ZuxXhG2NdG9PwTyfc+
	URWELonR9iEqAMhOaCUWg5I5U79zCAHPq5e6VRufXPpDvvVGrYvNR0UM81bT5OCboBIsnL5
	9yUfbCzQp6UlEXEpByT/Ok8IzC3f08XEvdDUqQKJ5tL2SMr6LFSpzmPs1jpCENMCkUGzNFD
	ny3GTWGZyPqaRspgCyomYfTAo7wYswpwm0fsjJE6vQZLzUJDkJxPzJL4ohReHUQKkjbiaJF
	d57ALDG7Y5E48Fezj1RL4wTuT/Ep15taP3ss+NYZsMwQwuuShQvouzd9PsYRPtT2AxrEJg6
	GM0oZpJyqID0ifkLyR8G03cNisospD/5mJMIKSdK1eJOATTxnf9fHXKZsmeKv8RI7706GSn
	yq0R0ncxeOZBWVK4qZ232cu4BFe8Yuf7OZtuNY8h2O8CGoyLLEEUK+oMaTm5xSB5JbKFO8N
	GMx6FojjiPeIYb5BzVyNoP532W8yFc1HriRf5KbX/fGpTRGiK3RX7E/OoUnmbF4egj59FS3
	1iQNm/KnyvxsTvPPRpXOQoVl/KzZf3Nx3eENBeSwlN4F6BCtQ5IqPOpILI46Mt8ibCC/S/2
	EEyy9Z1FK7euaxWmuaJ71xUX/5gYDElYkAeKdcIfYyerItLrBDcLgCtqLbmQVcQUXvaGoJX
	9LTm/suK1N1qgCM7wVq2PiSE25avvBDmHLgFEJPjnYYp1Le42i
X-QQ-XMRINFO: NI4Ajvh11aEjEMj13RCX7UuhPEoou2bs1g==
X-QQ-RECHKSPAM: 0
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [1.34 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	MID_CONTAINS_FROM(1.00)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	R_MISSING_CHARSET(0.50)[];
	R_DKIM_ALLOW(-0.20)[linux.spacemit.com:s=mxsw2412];
	R_SPF_ALLOW(-0.20)[+ip4:172.105.105.114:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	RCVD_COUNT_THREE(0.00)[4];
	DMARC_NA(0.00)[spacemit.com];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[19];
	TAGGED_FROM(0.00)[bounces-262920-lists,devicetree=lfdr.de];
	DKIM_TRACE(0.00)[linux.spacemit.com:+];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[lv.zheng@linux.spacemit.com,devicetree@vger.kernel.org];
	TO_DN_SOME(0.00)[];
	NEURAL_HAM(-0.00)[-0.999];
	ASN(0.00)[asn:63949, ipnet:172.105.96.0/20, country:SG];
	TAGGED_RCPT(0.00)[devicetree,dt];
	FROM_HAS_DN(0.00)[]
X-Rspamd-Queue-Id: EB4A3F07C1
X-Rspamd-Action: no action

Adds device tree bindings for SpacemiT T100 specific features by
introducing spacemit,100 compatible. T100 contains distributed IOATCs,
each of which exposes pmiv interrupt.

Signed-off-by: Lv Zheng <lv.zheng@linux.spacemit.com>
Signed-off-by: Jingyu Li <joey.li@spacemit.com>
---
 .../bindings/iommu/riscv,iommu.yaml           | 53 ++++++++++++++++++-
 1 file changed, 51 insertions(+), 2 deletions(-)

diff --git a/Documentation/devicetree/bindings/iommu/riscv,iommu.yaml b/Documentation/devicetree/bindings/iommu/riscv,iommu.yaml
index d4838c3b3741..67d226a1a90d 100644
--- a/Documentation/devicetree/bindings/iommu/riscv,iommu.yaml
+++ b/Documentation/devicetree/bindings/iommu/riscv,iommu.yaml
@@ -32,6 +32,12 @@ properties:
   # should be specified along with 'reg' property providing MMIO location.
   compatible:
     oneOf:
+      - description: SpacemiT distributed IOMMUs
+        items:
+          - enum:
+              - spacemit,t100
+          - const: spacemit,riscv-iommu
+          - const: riscv,iommu
       - items:
           - enum:
               - qemu,riscv-iommu
@@ -57,11 +63,21 @@ properties:
 
   interrupts:
     minItems: 1
-    maxItems: 4
+    maxItems: 68
     description:
       Wired interrupt vectors available for RISC-V IOMMU to notify the
       RISC-V HARTS. The cause to interrupt vector is software defined
-      using IVEC IOMMU register.
+      using ICVEC IOMMU register. For WSI only mode, the number of the
+      interrupt vectors should be 1 while for MSI possible mode, the
+      maximum of the interrupt vectors should be 4 with the cause indexed
+      as "CIV=0, FIV=1, PIV=2, PMIV=3".
+      SpacemiT distributed IOMMU includes additional interrupts for
+      IOATCs. Each IOATC exposes PMIV wired vector as standalone
+      interrupt and the maximum number of IOATCs can be up to 64. Thus for
+      WSI only mode, the maximum number of the interrupt vectors should be
+      65 while for MSI possible mode, the maximum number of the interrupt
+      vectors should be 68 with the cause indexed as "IOATS CIV=0,
+      IOATS FIV=1, IOATS PIV=2, IOATS PMIV=3, IOATC0..n PMIV=4..4+n".
 
   msi-parent: true
 
@@ -75,6 +91,18 @@ required:
 
 additionalProperties: false
 
+allOf:
+  - if:
+      properties:
+        compatible:
+          not:
+            contains:
+              const: spacemit,riscv-iommu
+    then:
+      properties:
+        interrupts:
+          maxItems: 4
+
 examples:
   - |+
     /* Example 1 (IOMMU device with wired interrupts) */
@@ -145,3 +173,24 @@ examples:
             };
         };
     };
+
+  - |+
+    /* Example 5 (SpacemiT distributed IOMMU) */
+    #include <dt-bindings/interrupt-controller/irq.h>
+
+    iommu4: iommu@1bccd000 {
+        compatible = "spacemit,t100", "spacemit,riscv-iommu", "riscv,iommu";
+        reg = <0x1bccd000 0x1000>;
+        interrupts = <58 IRQ_TYPE_LEVEL_HIGH>,
+                     <62 IRQ_TYPE_LEVEL_HIGH>, <63 IRQ_TYPE_LEVEL_HIGH>,
+                     <62 IRQ_TYPE_LEVEL_HIGH>, <63 IRQ_TYPE_LEVEL_HIGH>;
+        interrupt-parent = <&saplic>;
+        #iommu-cells = <0x01>;
+    };
+
+    /* Device with four IOMMU device IDs */
+    master2 {
+        #iommu-cells = <1>;
+        iommus = <&iommu4 0xc0010>, <&iommu4 0xc0011>,
+                 <&iommu4 0xc0012>, <&iommu4 0xc0013>;
+    };
-- 
2.43.0


