
---------- Begin Simulation Statistics ----------
final_tick                               152459507000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 425058                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701816                       # Number of bytes of host memory used
host_op_rate                                   425072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   235.26                       # Real time elapsed on the host
host_tick_rate                              648040611                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003473                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.152460                       # Number of seconds simulated
sim_ticks                                152459507000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.604687                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596399                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               598766                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               719                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599559                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                153                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             329                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              176                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601291                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     515                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003473                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.524595                       # CPI: cycles per instruction
system.cpu.discardedOps                          2309                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49410615                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901996                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094757                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        38539163                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.655912                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        152459507                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50005687     50.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                     48      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::MemRead               36901764     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095966     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003473                       # Class of committed instruction
system.cpu.tickCycles                       113920344                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       371545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        743823                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 152459507000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                300                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       371479                       # Transaction distribution
system.membus.trans_dist::WritebackClean           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            371979                       # Transaction distribution
system.membus.trans_dist::ReadExResp           371979                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            235                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            65                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1115620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1116102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        63232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    190341888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               190405120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            372279                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000083                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009125                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  372248     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      31      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              372279                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6687679000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4075750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         6469144000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 152459507000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          60160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95243264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95303424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        60160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         60160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95098624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95098624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          372044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              372279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       371479                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371479                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            394597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         624711872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             625106468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       394597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           394597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      623763161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            623763161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      623763161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           394597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        624711872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1248869629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1485960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000352230750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        74297                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        74297                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2270024                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1411667                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      372279                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     371490                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1485960                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             92984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92800                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  41555903750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7445560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             69476753750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27906.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46656.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1338874                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1335806                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489116                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1485960                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  372243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  372243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  372244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  372246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  74298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  74298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  74298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  74297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       300368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    633.897832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   513.533543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.971811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3035      1.01%      1.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3221      1.07%      2.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       126844     42.23%     44.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2322      0.77%     45.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17199      5.73%     50.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2611      0.87%     51.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13724      4.57%     56.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3484      1.16%     57.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       127928     42.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       300368                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        74297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.042586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.004737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.159654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          74292     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         74297                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        74297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.999960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.999953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.015127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.00%      0.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            74295    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         74297                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95303168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95099968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95303424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95101440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       625.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       623.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    625.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    623.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  152459489000                       # Total gap between requests
system.mem_ctrls.avgGap                     204982.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        59904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95243264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95099968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 392917.445285980124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 624711871.854603409767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 623771976.384522914886                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1485960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32229000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  69444524750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3635379822500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34286.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46664.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2446485.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1072278060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            569925510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5316015600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3878360820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12034651200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35468069880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      28676602560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        87015903630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        570.747639                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  73201932000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5090800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  74166775000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1072356600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            569971050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5316244080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3878230320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12034651200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35461065150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28682501280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        87015019680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.741841                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  73218346750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5090800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  74150360250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    152459507000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 152459507000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2981373                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2981373                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2981373                       # number of overall hits
system.cpu.icache.overall_hits::total         2981373                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          235                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            235                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          235                       # number of overall misses
system.cpu.icache.overall_misses::total           235                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17947000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17947000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17947000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17947000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2981608                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2981608                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2981608                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2981608                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76370.212766                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76370.212766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76370.212766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76370.212766                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.icache.writebacks::total                12                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          235                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          235                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          235                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17477000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17477000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17477000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17477000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74370.212766                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74370.212766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74370.212766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74370.212766                       # average overall mshr miss latency
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2981373                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2981373                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          235                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           235                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17947000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17947000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2981608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2981608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76370.212766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76370.212766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17477000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17477000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74370.212766                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74370.212766                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 152459507000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           222.975028                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2981608                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               235                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12687.693617                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   222.975028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.435498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.435498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.435547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5963451                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5963451                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 152459507000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 152459507000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 152459507000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48063726                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48063726                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48063759                       # number of overall hits
system.cpu.dcache.overall_hits::total        48063759                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       744015                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         744015                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       744022                       # number of overall misses
system.cpu.dcache.overall_misses::total        744022                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  67153808000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  67153808000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  67153808000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  67153808000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48807741                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48807741                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48807781                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48807781                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015244                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015244                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015244                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015244                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 90258.674892                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90258.674892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 90257.825709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90257.825709                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       371479                       # number of writebacks
system.cpu.dcache.writebacks::total            371479                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       371975                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       371975                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       371975                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       371975                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       372040                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       372040                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       372043                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       372043                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32203264000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32203264000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32203496000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32203496000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007623                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007623                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86558.606601                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86558.606601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86558.532213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86558.532213                       # average overall mshr miss latency
system.cpu.dcache.replacements                 371532                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35711796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35711796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           69                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            69                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5863000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5863000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84971.014493                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84971.014493                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           61                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5042000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5042000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82655.737705                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82655.737705                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12351930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12351930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       743946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       743946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  67147945000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  67147945000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095876                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095876                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90259.165316                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90259.165316                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       371967                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       371967                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       371979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       371979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  32198222000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  32198222000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86559.246624                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86559.246624                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.175000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.175000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       232000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       232000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.075000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.075000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        82000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        82000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        80000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        80000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        80000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        80000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 152459507000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.600034                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48435850                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            372044                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.188499                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            182000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.600034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999219                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999219                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97987702                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97987702                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 152459507000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 152459507000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
