// Generated by CIRCT firtool-1.76.0
module Q(	// src/main/scala/Frontend/instruction_fetch.scala:35:7
  input         clock,	// src/main/scala/Frontend/instruction_fetch.scala:35:7
                reset,	// src/main/scala/Frontend/instruction_fetch.scala:35:7
  output        io_in_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [31:0] io_in_bits_fetch_PC,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_valid_bits_0,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_valid_bits_1,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_valid_bits_2,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_valid_bits_3,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [31:0] io_in_bits_instructions_0_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [3:0]  io_in_bits_instructions_0_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [5:0]  io_in_bits_instructions_0_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [31:0] io_in_bits_instructions_1_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [3:0]  io_in_bits_instructions_1_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [5:0]  io_in_bits_instructions_1_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [31:0] io_in_bits_instructions_2_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [3:0]  io_in_bits_instructions_2_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [5:0]  io_in_bits_instructions_2_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [31:0] io_in_bits_instructions_3_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [3:0]  io_in_bits_instructions_3_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [5:0]  io_in_bits_instructions_3_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_out_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [31:0] io_out_bits_fetch_PC,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_valid_bits_0,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_valid_bits_1,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_valid_bits_2,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_valid_bits_3,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [31:0] io_out_bits_instructions_0_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [3:0]  io_out_bits_instructions_0_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [5:0]  io_out_bits_instructions_0_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [31:0] io_out_bits_instructions_1_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [3:0]  io_out_bits_instructions_1_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [5:0]  io_out_bits_instructions_1_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [31:0] io_out_bits_instructions_2_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [3:0]  io_out_bits_instructions_2_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [5:0]  io_out_bits_instructions_2_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [31:0] io_out_bits_instructions_3_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [3:0]  io_out_bits_instructions_3_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [5:0]  io_out_bits_instructions_3_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_flush	// src/main/scala/Frontend/instruction_fetch.scala:36:14
);

  Queue16_fetch_packet queue (	// src/main/scala/Frontend/instruction_fetch.scala:51:21
    .clock                                   (clock),
    .reset                                   (reset),
    .io_enq_ready                            (io_in_ready),
    .io_enq_valid                            (io_in_valid),
    .io_enq_bits_fetch_PC                    (io_in_bits_fetch_PC),
    .io_enq_bits_valid_bits_0                (io_in_bits_valid_bits_0),
    .io_enq_bits_valid_bits_1                (io_in_bits_valid_bits_1),
    .io_enq_bits_valid_bits_2                (io_in_bits_valid_bits_2),
    .io_enq_bits_valid_bits_3                (io_in_bits_valid_bits_3),
    .io_enq_bits_instructions_0_instruction  (io_in_bits_instructions_0_instruction),
    .io_enq_bits_instructions_0_packet_index (io_in_bits_instructions_0_packet_index),
    .io_enq_bits_instructions_0_ROB_index    (io_in_bits_instructions_0_ROB_index),
    .io_enq_bits_instructions_1_instruction  (io_in_bits_instructions_1_instruction),
    .io_enq_bits_instructions_1_packet_index (io_in_bits_instructions_1_packet_index),
    .io_enq_bits_instructions_1_ROB_index    (io_in_bits_instructions_1_ROB_index),
    .io_enq_bits_instructions_2_instruction  (io_in_bits_instructions_2_instruction),
    .io_enq_bits_instructions_2_packet_index (io_in_bits_instructions_2_packet_index),
    .io_enq_bits_instructions_2_ROB_index    (io_in_bits_instructions_2_ROB_index),
    .io_enq_bits_instructions_3_instruction  (io_in_bits_instructions_3_instruction),
    .io_enq_bits_instructions_3_packet_index (io_in_bits_instructions_3_packet_index),
    .io_enq_bits_instructions_3_ROB_index    (io_in_bits_instructions_3_ROB_index),
    .io_deq_ready                            (io_out_ready),
    .io_deq_valid                            (io_out_valid),
    .io_deq_bits_fetch_PC                    (io_out_bits_fetch_PC),
    .io_deq_bits_valid_bits_0                (io_out_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1                (io_out_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2                (io_out_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3                (io_out_bits_valid_bits_3),
    .io_deq_bits_instructions_0_instruction  (io_out_bits_instructions_0_instruction),
    .io_deq_bits_instructions_0_packet_index (io_out_bits_instructions_0_packet_index),
    .io_deq_bits_instructions_0_ROB_index    (io_out_bits_instructions_0_ROB_index),
    .io_deq_bits_instructions_1_instruction  (io_out_bits_instructions_1_instruction),
    .io_deq_bits_instructions_1_packet_index (io_out_bits_instructions_1_packet_index),
    .io_deq_bits_instructions_1_ROB_index    (io_out_bits_instructions_1_ROB_index),
    .io_deq_bits_instructions_2_instruction  (io_out_bits_instructions_2_instruction),
    .io_deq_bits_instructions_2_packet_index (io_out_bits_instructions_2_packet_index),
    .io_deq_bits_instructions_2_ROB_index    (io_out_bits_instructions_2_ROB_index),
    .io_deq_bits_instructions_3_instruction  (io_out_bits_instructions_3_instruction),
    .io_deq_bits_instructions_3_packet_index (io_out_bits_instructions_3_packet_index),
    .io_deq_bits_instructions_3_ROB_index    (io_out_bits_instructions_3_ROB_index),
    .io_flush                                (io_flush)
  );	// src/main/scala/Frontend/instruction_fetch.scala:51:21
endmodule

