INFO: [VRFC 10-2263] Analyzing Verilog file "/users/btech/rohitv23/assignment4_2/assignment4_2.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/btech/rohitv23/assignment4_2/assignment4_2.srcs/sim_1/new/test_Reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_32x32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/btech/rohitv23/assignment4_2/assignment4_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
