# Week-1-VSD-RISC-V-Tapeout-Program

# ðŸ”§ Verilog RTL Design & Synthesis â€“ Day 1  
**Design, Simulation, and Synthesis of a 2:1 Multiplexer using Yosys & SkyWater 130nm PDK**

![Verilog](https://img.shields.io/badge/HDL-Verilog-blue)  
![Yosys](https://img.shields.io/badge/EDA-Yosys-green)  
![GTKWave](https://img.shields.io/badge/Simulator-GTKWave-orange)  
![SkyWater](https://img.shields.io/badge/PDK-Sky130-red)  

---

## ðŸ“‘ Table of Contents  
- [Overview](#overview)  
- [Simulation Workflow](#simulation-workflow)  
- [Verilog Code](#verilog-code)  
- [Run Simulation](#run-simulation)  
- [View Waveforms](#view-waveforms)  
- [Synthesis Workflow](#synthesis-workflow)  
- [Outputs](#outputs)  
- [Summary](#summary)  


## Overview  
This repository demonstrates the **complete RTL design flow** of a 2:1 multiplexer (`good_mux.v`).  
We go step by step from:  
1. Writing the design and testbench.  
2. Simulating with **Icarus Verilog** and analyzing waveforms in **GTKWave**.  
3. Synthesizing with **Yosys** using the **SkyWater 130nm standard cell library**.  

---

## Simulation Workflow  
...

##  Verilog Code  
...

## Run Simulation  
...

## View Waveforms  
...

## Synthesis Workflow  
...

## Outputs  
...

## Summary  
...
