<html><body><samp><pre>
<!@TC:1561421477>
# Mon Jun 24 17:10:49 2019

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1561421477> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1561421477> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Encoding state machine current_state[7:0] (in view: work.loraPacketGenerator(verilog))
original code -> new code
   00000 -> 00000001
   00001 -> 00000010
   00010 -> 00000100
   00011 -> 00001000
   00100 -> 00010000
   00101 -> 00100000
   00110 -> 01000000
   00111 -> 10000000
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1561421477> | Found 34 by 34 bit equality operator ('==') chirp_count7 (in view: work.chirpGenerator(verilog)) 
Encoding state machine current_state[4:0] (in view: work.IQSerializer(verilog))
original code -> new code
   0000 -> 00001
   0010 -> 00010
   0011 -> 00100
   0100 -> 01000
   0101 -> 10000

Starting factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 188MB peak: 249MB)


Finished factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 210MB peak: 249MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 195MB peak: 249MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 195MB peak: 249MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 184MB peak: 249MB)

<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1561421477> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1561421477> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>

Only the first 100 messages of id 'FX528' are reported. To see all messages use 'report_messages -log C:\work\tinysdr_fpga_lora_tx\impl1\synlog\lora_tx_impl1_fpga_mapper.srr -id FX528' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX528} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:13s; Memory used current: 188MB peak: 249MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:16s; Memory used current: 208MB peak: 249MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:16s; Memory used current: 207MB peak: 249MB)


Finished preparing to map (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:16s; Memory used current: 206MB peak: 249MB)


Finished technology mapping (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:18s; Memory used current: 254MB peak: 257MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:18s		     0.70ns		1606 /       344

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:18s; Memory used current: 255MB peak: 257MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1561421477> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:19s; Memory used current: 257MB peak: 258MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1561421477> | Automatically generated clock clockDivider|clkOut_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 344 clock pin(s) of sequential element(s)
0 instances converted, 344 sequential instances remain driven by gated/generated clocks

========================================================================================================== Gated/Generated Clocks ==========================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:my_pll_instance.PLLInst_0@|E:loraModulator_0.IQStart@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       my_pll_instance.PLLInst_0     EHXPLLL                344        loraModulator_0.IQStart     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
============================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:19s; Memory used current: 217MB peak: 258MB)

Writing Analyst data base C:\work\tinysdr_fpga_lora_tx\impl1\synwork\lora_tx_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:21s; Memory used current: 260MB peak: 263MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1561421477> | Writing EDF file: C:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1.edi 
M-2017.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1561421477> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:22s; Memory used current: 264MB peak: 267MB)


Start final timing analysis (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:22s; Memory used current: 255MB peak: 267MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\my_pll_64mhz.v:69:13:69:23:@W:MT246:@XP_MSG">my_pll_64mhz.v(69)</a><!@TM:1561421477> | Blackbox PLLREFCS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\my_pll_64mhz.v:58:12:58:21:@W:MT246:@XP_MSG">my_pll_64mhz.v(58)</a><!@TM:1561421477> | Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1561421477> | Found inferred clock my_pll_64mhz|CLKOP_inferred_clock with period 15.63ns. Please declare a user-defined clock on object "n:my_pll_instance.CLKOP"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Mon Jun 24 17:11:16 2019
#


Top view:               topModule
Requested Frequency:    64.0 MHz
Wire load mode:         top
Paths requested:        20
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1561421477> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1561421477> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.568

@N:<a href="@N:MT286:@XP_HELP">MT286</a> : <!@TM:1561421477> | System clock period 0.000 stretches to negative invalid value -- ignoring stretching. 
                                      Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                        Frequency     Frequency     Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------
my_pll_64mhz|CLKOP_inferred_clock     64.0 MHz      59.7 MHz      15.625        16.761        -0.568     inferred     Inferred_clkgroup_0
System                                64.0 MHz      163.3 MHz     15.625        6.125         9.500      system       system_clkgroup    
=========================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             System                             |  15.625      15.625  |  No paths    -      |  No paths    -       |  No paths    -    
System                             my_pll_64mhz|CLKOP_inferred_clock  |  15.625      9.500   |  No paths    -      |  No paths    -       |  No paths    -    
my_pll_64mhz|CLKOP_inferred_clock  System                             |  15.625      14.598  |  No paths    -      |  No paths    -       |  No paths    -    
my_pll_64mhz|CLKOP_inferred_clock  my_pll_64mhz|CLKOP_inferred_clock  |  15.625      4.876   |  15.625      9.642  |  7.813       -0.568  |  7.813       1.427
==============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: my_pll_64mhz|CLKOP_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                              Arrival           
Instance                              Reference                             Type        Pin     Net         Time        Slack 
                                      Clock                                                                                   
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[22]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[22]     1.322       -0.568
loraModulator_0.chirpGen0.acc[20]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[20]     1.307       -0.554
loraModulator_0.chirpGen0.acc[16]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[16]     1.274       -0.481
loraModulator_0.chirpGen0.acc[15]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[15]     1.214       -0.421
loraModulator_0.chirpGen0.acc[19]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[19]     1.347       -0.297
loraModulator_0.chirpGen0.acc[17]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[17]     1.324       -0.275
loraModulator_0.chirpGen0.acc[18]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[18]     1.323       -0.273
loraModulator_0.chirpGen0.acc[14]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[14]     1.149       -0.099
loraModulator_0.chirpGen0.acc[21]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[21]     1.348       -0.054
loraModulator_0.chirpGen0.acc[23]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[23]     1.286       0.038 
==============================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                                  Required           
Instance                                Reference                             Type        Pin     Net             Time         Slack 
                                        Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------
IQSerializer_0.DEDFF_0.neg_edge         my_pll_64mhz|CLKOP_inferred_clock     FD1S3IX     D       Q2              7.758        -0.568
IQSerializer_0.DEDFF_0.pose_edge        my_pll_64mhz|CLKOP_inferred_clock     FD1S3IX     D       Q1              7.758        1.427 
loraModulator_0.chirpGen0.phase[33]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[33]     15.571       4.876 
loraModulator_0.chirpGen0.phase[31]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[31]     15.571       4.937 
loraModulator_0.chirpGen0.phase[32]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[32]     15.571       4.937 
loraModulator_0.chirpGen0.phase[29]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[29]     15.571       4.998 
loraModulator_0.chirpGen0.phase[30]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[30]     15.571       4.998 
loraModulator_0.chirpGen0.phase[27]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[27]     15.571       5.059 
loraModulator_0.chirpGen0.phase[28]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[28]     15.571       5.059 
loraModulator_0.chirpGen0.phase[25]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[25]     15.571       5.120 
=====================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\work\tinysdr_fpga_lora_tx\impl1\synlog\lora_tx_impl1_fpga_mapper.srr:srsfC:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1.srs:fp:36883:42301:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.568

    Number of logic level(s):                13
    Starting point:                          loraModulator_0.chirpGen0.acc[22] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[22]                                FD1P3IX      Q        Out     1.322     1.322       -         
acc[22]                                                          Net          -        -       -         -           202       
loraModulator_0.chirpGen0.cosIdeal_0.N_317_i_i_o2                ORCALUT4     B        In      0.000     1.322       -         
loraModulator_0.chirpGen0.cosIdeal_0.N_317_i_i_o2                ORCALUT4     Z        Out     0.801     2.123       -         
N_317                                                            Net          -        -       -         -           10        
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_30[6]     ORCALUT4     D        In      0.000     2.123       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_30[6]     ORCALUT4     Z        Out     0.606     2.729       -         
cosOut_0_i_o65_430_3_tz                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_29[6]     ORCALUT4     B        In      0.000     2.729       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_29[6]     ORCALUT4     Z        Out     0.606     3.335       -         
cosOut_0_i_o65_430_3                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_26[6]     ORCALUT4     D        In      0.000     3.335       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_26[6]     ORCALUT4     Z        Out     0.606     3.941       -         
cosOut_0_i_o65_430_6_0                                           Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_14[6]     ORCALUT4     C        In      0.000     3.941       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_14[6]     ORCALUT4     Z        Out     0.606     4.547       -         
cosOut_0_i_o65_430_15                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_4[6]      ORCALUT4     D        In      0.000     4.547       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_4[6]      ORCALUT4     Z        Out     0.606     5.153       -         
cosOut_0_i_o65_430_21                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_0[6]      ORCALUT4     C        In      0.000     5.153       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_0[6]      ORCALUT4     Z        Out     0.606     5.759       -         
cosOut_0_i_a2_RNO_0[6]                                           Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO[6]        ORCALUT4     A        In      0.000     5.759       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO[6]        ORCALUT4     Z        Out     0.606     6.365       -         
cosOut_0_i_a2_RNO[6]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2[6]            ORCALUT4     A        In      0.000     6.365       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2[6]            ORCALUT4     Z        Out     0.180     6.545       -         
N_438                                                            Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_RNO                            ORCALUT4     A        In      0.000     6.545       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_RNO                            ORCALUT4     Z        Out     0.606     7.151       -         
DEDFF_D1_iv_0_m2_1_RNO                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                ORCALUT4     D        In      0.000     7.151       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                ORCALUT4     Z        Out     0.606     7.757       -         
N_43                                                             Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_1                                   ORCALUT4     C        In      0.000     7.757       -         
IQSerializer_0.DEDFF_D1_iv_0_1                                   ORCALUT4     Z        Out     0.180     7.937       -         
DEDFF_D1_iv_0_1_0                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                        ORCALUT4     C        In      0.000     7.937       -         
IQSerializer_0.DEDFF_0.Q2                                        ORCALUT4     Z        Out     0.390     8.327       -         
Q2                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                  FD1S3IX      D        In      0.000     8.327       -         
===============================================================================================================================


Path information for path number 2: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.312
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.554

    Number of logic level(s):                13
    Starting point:                          loraModulator_0.chirpGen0.acc[20] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[20]                                FD1P3IX      Q        Out     1.307     1.307       -         
acc[20]                                                          Net          -        -       -         -           190       
loraModulator_0.chirpGen0.cosIdeal_0.N_317_i_i_o2                ORCALUT4     A        In      0.000     1.307       -         
loraModulator_0.chirpGen0.cosIdeal_0.N_317_i_i_o2                ORCALUT4     Z        Out     0.801     2.108       -         
N_317                                                            Net          -        -       -         -           10        
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_30[6]     ORCALUT4     D        In      0.000     2.108       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_30[6]     ORCALUT4     Z        Out     0.606     2.714       -         
cosOut_0_i_o65_430_3_tz                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_29[6]     ORCALUT4     B        In      0.000     2.714       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_29[6]     ORCALUT4     Z        Out     0.606     3.320       -         
cosOut_0_i_o65_430_3                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_26[6]     ORCALUT4     D        In      0.000     3.320       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_26[6]     ORCALUT4     Z        Out     0.606     3.926       -         
cosOut_0_i_o65_430_6_0                                           Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_14[6]     ORCALUT4     C        In      0.000     3.926       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_14[6]     ORCALUT4     Z        Out     0.606     4.532       -         
cosOut_0_i_o65_430_15                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_4[6]      ORCALUT4     D        In      0.000     4.532       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_4[6]      ORCALUT4     Z        Out     0.606     5.138       -         
cosOut_0_i_o65_430_21                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_0[6]      ORCALUT4     C        In      0.000     5.138       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO_0[6]      ORCALUT4     Z        Out     0.606     5.744       -         
cosOut_0_i_a2_RNO_0[6]                                           Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO[6]        ORCALUT4     A        In      0.000     5.744       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_RNO[6]        ORCALUT4     Z        Out     0.606     6.350       -         
cosOut_0_i_a2_RNO[6]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2[6]            ORCALUT4     A        In      0.000     6.350       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2[6]            ORCALUT4     Z        Out     0.180     6.530       -         
N_438                                                            Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_RNO                            ORCALUT4     A        In      0.000     6.530       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_RNO                            ORCALUT4     Z        Out     0.606     7.136       -         
DEDFF_D1_iv_0_m2_1_RNO                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                ORCALUT4     D        In      0.000     7.136       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                ORCALUT4     Z        Out     0.606     7.742       -         
N_43                                                             Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_1                                   ORCALUT4     C        In      0.000     7.742       -         
IQSerializer_0.DEDFF_D1_iv_0_1                                   ORCALUT4     Z        Out     0.180     7.922       -         
DEDFF_D1_iv_0_1_0                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                        ORCALUT4     C        In      0.000     7.922       -         
IQSerializer_0.DEDFF_0.Q2                                        ORCALUT4     Z        Out     0.390     8.312       -         
Q2                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                  FD1S3IX      D        In      0.000     8.312       -         
===============================================================================================================================


Path information for path number 3: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.481

    Number of logic level(s):                13
    Starting point:                          loraModulator_0.chirpGen0.acc[16] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[16]                              FD1P3IX      Q        Out     1.274     1.274       -         
acc[16]                                                        Net          -        -       -         -           162       
loraModulator_0.chirpGen0.cosIdeal_0.N_705_i_0_o3              ORCALUT4     B        In      0.000     1.274       -         
loraModulator_0.chirpGen0.cosIdeal_0.N_705_i_0_o3              ORCALUT4     Z        Out     0.863     2.136       -         
N_534                                                          Net          -        -       -         -           30        
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_14_i_0_o3_0     ORCALUT4     A        In      0.000     2.136       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_14_i_0_o3_0     ORCALUT4     Z        Out     0.708     2.844       -         
N_612                                                          Net          -        -       -         -           3         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_0_a2_5[9]        ORCALUT4     C        In      0.000     2.844       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_0_a2_5[9]        ORCALUT4     Z        Out     0.606     3.450       -         
N_967                                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_0             ORCALUT4     C        In      0.000     3.450       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_0             ORCALUT4     Z        Out     0.606     4.056       -         
cosOut_m1_e_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_2             ORCALUT4     D        In      0.000     4.056       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_2             ORCALUT4     Z        Out     0.606     4.662       -         
cosOut_m1_e_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_4             ORCALUT4     C        In      0.000     4.662       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_4             ORCALUT4     Z        Out     0.606     5.268       -         
cosOut_m1_e_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_5             ORCALUT4     D        In      0.000     5.268       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_5             ORCALUT4     Z        Out     0.606     5.874       -         
cosOut_m1_e_5                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e               ORCALUT4     B        In      0.000     5.874       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e               ORCALUT4     Z        Out     0.180     6.054       -         
cosOut_N_3_mux_0_0                                             Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d_am                          ORCALUT4     C        In      0.000     6.054       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d_am                          ORCALUT4     Z        Out     0.606     6.660       -         
DEDFF_D1_2_7_i_m2_d_am                                         Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d                             PFUMX        BLUT     In      0.000     6.660       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d                             PFUMX        Z        Out     0.403     7.063       -         
DEDFF_D1_2_7_i_m2_d                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                               ORCALUT4     D        In      0.000     7.063       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                               ORCALUT4     Z        Out     0.606     7.669       -         
N_50                                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                              ORCALUT4     C        In      0.000     7.669       -         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                              ORCALUT4     Z        Out     0.180     7.849       -         
N_64                                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                      ORCALUT4     D        In      0.000     7.849       -         
IQSerializer_0.DEDFF_0.Q2                                      ORCALUT4     Z        Out     0.390     8.239       -         
Q2                                                             Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                FD1S3IX      D        In      0.000     8.239       -         
=============================================================================================================================


Path information for path number 4: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.179
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.421

    Number of logic level(s):                13
    Starting point:                          loraModulator_0.chirpGen0.acc[15] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[15]                              FD1P3IX      Q        Out     1.214     1.214       -         
acc[15]                                                        Net          -        -       -         -           112       
loraModulator_0.chirpGen0.cosIdeal_0.N_705_i_0_o3              ORCALUT4     A        In      0.000     1.214       -         
loraModulator_0.chirpGen0.cosIdeal_0.N_705_i_0_o3              ORCALUT4     Z        Out     0.863     2.076       -         
N_534                                                          Net          -        -       -         -           30        
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_14_i_0_o3_0     ORCALUT4     A        In      0.000     2.076       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_14_i_0_o3_0     ORCALUT4     Z        Out     0.708     2.784       -         
N_612                                                          Net          -        -       -         -           3         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_0_a2_5[9]        ORCALUT4     C        In      0.000     2.784       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_0_a2_5[9]        ORCALUT4     Z        Out     0.606     3.390       -         
N_967                                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_0             ORCALUT4     C        In      0.000     3.390       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_0             ORCALUT4     Z        Out     0.606     3.996       -         
cosOut_m1_e_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_2             ORCALUT4     D        In      0.000     3.996       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_2             ORCALUT4     Z        Out     0.606     4.602       -         
cosOut_m1_e_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_4             ORCALUT4     C        In      0.000     4.602       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_4             ORCALUT4     Z        Out     0.606     5.208       -         
cosOut_m1_e_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_5             ORCALUT4     D        In      0.000     5.208       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_5             ORCALUT4     Z        Out     0.606     5.814       -         
cosOut_m1_e_5                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e               ORCALUT4     B        In      0.000     5.814       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e               ORCALUT4     Z        Out     0.180     5.994       -         
cosOut_N_3_mux_0_0                                             Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d_am                          ORCALUT4     C        In      0.000     5.994       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d_am                          ORCALUT4     Z        Out     0.606     6.600       -         
DEDFF_D1_2_7_i_m2_d_am                                         Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d                             PFUMX        BLUT     In      0.000     6.600       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d                             PFUMX        Z        Out     0.403     7.003       -         
DEDFF_D1_2_7_i_m2_d                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                               ORCALUT4     D        In      0.000     7.003       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                               ORCALUT4     Z        Out     0.606     7.609       -         
N_50                                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                              ORCALUT4     C        In      0.000     7.609       -         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                              ORCALUT4     Z        Out     0.180     7.789       -         
N_64                                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                      ORCALUT4     D        In      0.000     7.789       -         
IQSerializer_0.DEDFF_0.Q2                                      ORCALUT4     Z        Out     0.390     8.179       -         
Q2                                                             Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                FD1S3IX      D        In      0.000     8.179       -         
=============================================================================================================================


Path information for path number 5: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.056
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.297

    Number of logic level(s):                13
    Starting point:                          loraModulator_0.chirpGen0.acc[19] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[19]                              FD1P3IX      Q        Out     1.347     1.347       -         
acc[19]                                                        Net          -        -       -         -           223       
loraModulator_0.chirpGen0.cosIdeal_0.un1_m3_0_a2               ORCALUT4     D        In      0.000     1.347       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_m3_0_a2               ORCALUT4     Z        Out     0.606     1.953       -         
un1_N_7_mux                                                    Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_14_i_0_o3_0     ORCALUT4     D        In      0.000     1.953       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_14_i_0_o3_0     ORCALUT4     Z        Out     0.708     2.661       -         
N_612                                                          Net          -        -       -         -           3         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_0_a2_5[9]        ORCALUT4     C        In      0.000     2.661       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_0_a2_5[9]        ORCALUT4     Z        Out     0.606     3.267       -         
N_967                                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_0             ORCALUT4     C        In      0.000     3.267       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_0             ORCALUT4     Z        Out     0.606     3.873       -         
cosOut_m1_e_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_2             ORCALUT4     D        In      0.000     3.873       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_2             ORCALUT4     Z        Out     0.606     4.479       -         
cosOut_m1_e_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_4             ORCALUT4     C        In      0.000     4.479       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_4             ORCALUT4     Z        Out     0.606     5.085       -         
cosOut_m1_e_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_5             ORCALUT4     D        In      0.000     5.085       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_5             ORCALUT4     Z        Out     0.606     5.691       -         
cosOut_m1_e_5                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e               ORCALUT4     B        In      0.000     5.691       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e               ORCALUT4     Z        Out     0.180     5.871       -         
cosOut_N_3_mux_0_0                                             Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d_am                          ORCALUT4     C        In      0.000     5.871       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d_am                          ORCALUT4     Z        Out     0.606     6.477       -         
DEDFF_D1_2_7_i_m2_d_am                                         Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d                             PFUMX        BLUT     In      0.000     6.477       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d                             PFUMX        Z        Out     0.403     6.880       -         
DEDFF_D1_2_7_i_m2_d                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                               ORCALUT4     D        In      0.000     6.880       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                               ORCALUT4     Z        Out     0.606     7.486       -         
N_50                                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                              ORCALUT4     C        In      0.000     7.486       -         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                              ORCALUT4     Z        Out     0.180     7.666       -         
N_64                                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                      ORCALUT4     D        In      0.000     7.666       -         
IQSerializer_0.DEDFF_0.Q2                                      ORCALUT4     Z        Out     0.390     8.056       -         
Q2                                                             Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                FD1S3IX      D        In      0.000     8.056       -         
=============================================================================================================================


Path information for path number 6: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.274

    Number of logic level(s):                13
    Starting point:                          loraModulator_0.chirpGen0.acc[17] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[17]                              FD1P3IX      Q        Out     1.324     1.324       -         
acc[17]                                                        Net          -        -       -         -           204       
loraModulator_0.chirpGen0.cosIdeal_0.un1_m3_0_a2               ORCALUT4     B        In      0.000     1.324       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_m3_0_a2               ORCALUT4     Z        Out     0.606     1.930       -         
un1_N_7_mux                                                    Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_14_i_0_o3_0     ORCALUT4     D        In      0.000     1.930       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_14_i_0_o3_0     ORCALUT4     Z        Out     0.708     2.638       -         
N_612                                                          Net          -        -       -         -           3         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_0_a2_5[9]        ORCALUT4     C        In      0.000     2.638       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_0_a2_5[9]        ORCALUT4     Z        Out     0.606     3.244       -         
N_967                                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_0             ORCALUT4     C        In      0.000     3.244       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_0             ORCALUT4     Z        Out     0.606     3.850       -         
cosOut_m1_e_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_2             ORCALUT4     D        In      0.000     3.850       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_2             ORCALUT4     Z        Out     0.606     4.456       -         
cosOut_m1_e_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_4             ORCALUT4     C        In      0.000     4.456       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_4             ORCALUT4     Z        Out     0.606     5.062       -         
cosOut_m1_e_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_5             ORCALUT4     D        In      0.000     5.062       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_5             ORCALUT4     Z        Out     0.606     5.668       -         
cosOut_m1_e_5                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e               ORCALUT4     B        In      0.000     5.668       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e               ORCALUT4     Z        Out     0.180     5.848       -         
cosOut_N_3_mux_0_0                                             Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d_am                          ORCALUT4     C        In      0.000     5.848       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d_am                          ORCALUT4     Z        Out     0.606     6.454       -         
DEDFF_D1_2_7_i_m2_d_am                                         Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d                             PFUMX        BLUT     In      0.000     6.454       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d                             PFUMX        Z        Out     0.403     6.857       -         
DEDFF_D1_2_7_i_m2_d                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                               ORCALUT4     D        In      0.000     6.857       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                               ORCALUT4     Z        Out     0.606     7.463       -         
N_50                                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                              ORCALUT4     C        In      0.000     7.463       -         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                              ORCALUT4     Z        Out     0.180     7.643       -         
N_64                                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                      ORCALUT4     D        In      0.000     7.643       -         
IQSerializer_0.DEDFF_0.Q2                                      ORCALUT4     Z        Out     0.390     8.033       -         
Q2                                                             Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                FD1S3IX      D        In      0.000     8.033       -         
=============================================================================================================================


Path information for path number 7: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.273

    Number of logic level(s):                13
    Starting point:                          loraModulator_0.chirpGen0.acc[18] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[18]                              FD1P3IX      Q        Out     1.323     1.323       -         
acc[18]                                                        Net          -        -       -         -           203       
loraModulator_0.chirpGen0.cosIdeal_0.un1_m3_0_a2               ORCALUT4     C        In      0.000     1.323       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_m3_0_a2               ORCALUT4     Z        Out     0.606     1.929       -         
un1_N_7_mux                                                    Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_14_i_0_o3_0     ORCALUT4     D        In      0.000     1.929       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_14_i_0_o3_0     ORCALUT4     Z        Out     0.708     2.637       -         
N_612                                                          Net          -        -       -         -           3         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_0_a2_5[9]        ORCALUT4     C        In      0.000     2.637       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_0_a2_5[9]        ORCALUT4     Z        Out     0.606     3.243       -         
N_967                                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_0             ORCALUT4     C        In      0.000     3.243       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_0             ORCALUT4     Z        Out     0.606     3.849       -         
cosOut_m1_e_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_2             ORCALUT4     D        In      0.000     3.849       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_2             ORCALUT4     Z        Out     0.606     4.455       -         
cosOut_m1_e_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_4             ORCALUT4     C        In      0.000     4.455       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_4             ORCALUT4     Z        Out     0.606     5.061       -         
cosOut_m1_e_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_5             ORCALUT4     D        In      0.000     5.061       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_5             ORCALUT4     Z        Out     0.606     5.667       -         
cosOut_m1_e_5                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e               ORCALUT4     B        In      0.000     5.667       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e               ORCALUT4     Z        Out     0.180     5.847       -         
cosOut_N_3_mux_0_0                                             Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d_am                          ORCALUT4     C        In      0.000     5.847       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d_am                          ORCALUT4     Z        Out     0.606     6.453       -         
DEDFF_D1_2_7_i_m2_d_am                                         Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d                             PFUMX        BLUT     In      0.000     6.453       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d                             PFUMX        Z        Out     0.403     6.856       -         
DEDFF_D1_2_7_i_m2_d                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                               ORCALUT4     D        In      0.000     6.856       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                               ORCALUT4     Z        Out     0.606     7.462       -         
N_50                                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                              ORCALUT4     C        In      0.000     7.462       -         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                              ORCALUT4     Z        Out     0.180     7.642       -         
N_64                                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                      ORCALUT4     D        In      0.000     7.642       -         
IQSerializer_0.DEDFF_0.Q2                                      ORCALUT4     Z        Out     0.390     8.032       -         
Q2                                                             Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                FD1S3IX      D        In      0.000     8.032       -         
=============================================================================================================================


Path information for path number 8: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.858
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.099

    Number of logic level(s):                13
    Starting point:                          loraModulator_0.chirpGen0.acc[14] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[14]                              FD1P3IX      Q        Out     1.149     1.149       -         
acc[14]                                                        Net          -        -       -         -           58        
loraModulator_0.chirpGen0.cosIdeal_0.un1_m3_0_a2               ORCALUT4     A        In      0.000     1.149       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_m3_0_a2               ORCALUT4     Z        Out     0.606     1.755       -         
un1_N_7_mux                                                    Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_14_i_0_o3_0     ORCALUT4     D        In      0.000     1.755       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_14_i_0_o3_0     ORCALUT4     Z        Out     0.708     2.463       -         
N_612                                                          Net          -        -       -         -           3         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_0_a2_5[9]        ORCALUT4     C        In      0.000     2.463       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_0_a2_5[9]        ORCALUT4     Z        Out     0.606     3.069       -         
N_967                                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_0             ORCALUT4     C        In      0.000     3.069       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_0             ORCALUT4     Z        Out     0.606     3.675       -         
cosOut_m1_e_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_2             ORCALUT4     D        In      0.000     3.675       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_2             ORCALUT4     Z        Out     0.606     4.281       -         
cosOut_m1_e_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_4             ORCALUT4     C        In      0.000     4.281       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_4             ORCALUT4     Z        Out     0.606     4.887       -         
cosOut_m1_e_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_5             ORCALUT4     D        In      0.000     4.887       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e_5             ORCALUT4     Z        Out     0.606     5.493       -         
cosOut_m1_e_5                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e               ORCALUT4     B        In      0.000     5.493       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_m1_e               ORCALUT4     Z        Out     0.180     5.673       -         
cosOut_N_3_mux_0_0                                             Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d_am                          ORCALUT4     C        In      0.000     5.673       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d_am                          ORCALUT4     Z        Out     0.606     6.279       -         
DEDFF_D1_2_7_i_m2_d_am                                         Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d                             PFUMX        BLUT     In      0.000     6.279       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2_d                             PFUMX        Z        Out     0.403     6.682       -         
DEDFF_D1_2_7_i_m2_d                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                               ORCALUT4     D        In      0.000     6.682       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                               ORCALUT4     Z        Out     0.606     7.288       -         
N_50                                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                              ORCALUT4     C        In      0.000     7.288       -         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                              ORCALUT4     Z        Out     0.180     7.468       -         
N_64                                                           Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                      ORCALUT4     D        In      0.000     7.468       -         
IQSerializer_0.DEDFF_0.Q2                                      ORCALUT4     Z        Out     0.390     7.858       -         
Q2                                                             Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                FD1S3IX      D        In      0.000     7.858       -         
=============================================================================================================================


Path information for path number 9: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.826
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.068

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[19] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[19]                                   FD1P3IX      Q        Out     1.347     1.347       -         
acc[19]                                                             Net          -        -       -         -           223       
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2       ORCALUT4     B        In      0.000     1.347       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2       ORCALUT4     Z        Out     0.881     2.228       -         
un1_angle_79lt6                                                     Net          -        -       -         -           41        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_68[6]       ORCALUT4     D        In      0.000     2.228       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_68[6]       ORCALUT4     Z        Out     0.606     2.834       -         
N_1091                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_10[6]     ORCALUT4     C        In      0.000     2.834       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_10[6]     ORCALUT4     Z        Out     0.606     3.440       -         
sinOut_0_0_a2_i_o2_0_10[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_22[6]     ORCALUT4     D        In      0.000     3.440       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_22[6]     ORCALUT4     Z        Out     0.606     4.046       -         
sinOut_0_0_a2_i_o2_0_22[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_40[6]     ORCALUT4     A        In      0.000     4.046       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_40[6]     ORCALUT4     Z        Out     0.606     4.652       -         
sinOut_0_0_a2_i_o2_0_40[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_43[6]     ORCALUT4     D        In      0.000     4.652       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_43[6]     ORCALUT4     Z        Out     0.606     5.258       -         
sinOut_0_0_a2_i_o2_0_43[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_0[6]        ORCALUT4     D        In      0.000     5.258       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_0[6]        ORCALUT4     Z        Out     0.606     5.864       -         
N_1017                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]             ORCALUT4     B        In      0.000     5.864       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]             ORCALUT4     Z        Out     0.180     6.044       -         
N_504                                                               Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                  ORCALUT4     B        In      0.000     6.044       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                  ORCALUT4     Z        Out     0.606     6.650       -         
DEDFF_D1_iv_0_0_0_1                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                  ORCALUT4     A        In      0.000     6.650       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                  ORCALUT4     Z        Out     0.606     7.256       -         
DEDFF_D1_iv_0_0_0_0                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                    ORCALUT4     B        In      0.000     7.256       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                    ORCALUT4     Z        Out     0.180     7.436       -         
DEDFF_D1_iv_0_0_0                                                   Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     B        In      0.000     7.436       -         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     Z        Out     0.390     7.826       -         
Q2                                                                  Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                     FD1S3IX      D        In      0.000     7.826       -         
==================================================================================================================================


Path information for path number 10: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.826
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.068

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[19] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[19]                                   FD1P3IX      Q        Out     1.347     1.347       -         
acc[19]                                                             Net          -        -       -         -           223       
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2       ORCALUT4     B        In      0.000     1.347       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2       ORCALUT4     Z        Out     0.881     2.228       -         
un1_angle_79lt6                                                     Net          -        -       -         -           41        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_77[6]       ORCALUT4     D        In      0.000     2.228       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_77[6]       ORCALUT4     Z        Out     0.606     2.834       -         
N_1100                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_4[6]      ORCALUT4     B        In      0.000     2.834       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_4[6]      ORCALUT4     Z        Out     0.606     3.440       -         
sinOut_0_0_a2_i_o2_0_4[6]                                           Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_18[6]     ORCALUT4     D        In      0.000     3.440       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_18[6]     ORCALUT4     Z        Out     0.606     4.046       -         
sinOut_0_0_a2_i_o2_0_18[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_31[6]     ORCALUT4     D        In      0.000     4.046       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_31[6]     ORCALUT4     Z        Out     0.606     4.652       -         
sinOut_0_0_a2_i_o2_0_31[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_43[6]     ORCALUT4     C        In      0.000     4.652       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_43[6]     ORCALUT4     Z        Out     0.606     5.258       -         
sinOut_0_0_a2_i_o2_0_43[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_0[6]        ORCALUT4     D        In      0.000     5.258       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_0[6]        ORCALUT4     Z        Out     0.606     5.864       -         
N_1017                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]             ORCALUT4     B        In      0.000     5.864       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]             ORCALUT4     Z        Out     0.180     6.044       -         
N_504                                                               Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                  ORCALUT4     B        In      0.000     6.044       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                  ORCALUT4     Z        Out     0.606     6.650       -         
DEDFF_D1_iv_0_0_0_1                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                  ORCALUT4     A        In      0.000     6.650       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                  ORCALUT4     Z        Out     0.606     7.256       -         
DEDFF_D1_iv_0_0_0_0                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                    ORCALUT4     B        In      0.000     7.256       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                    ORCALUT4     Z        Out     0.180     7.436       -         
DEDFF_D1_iv_0_0_0                                                   Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     B        In      0.000     7.436       -         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     Z        Out     0.390     7.826       -         
Q2                                                                  Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                     FD1S3IX      D        In      0.000     7.826       -         
==================================================================================================================================


Path information for path number 11: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.826
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.068

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[19] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[19]                                   FD1P3IX      Q        Out     1.347     1.347       -         
acc[19]                                                             Net          -        -       -         -           223       
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2       ORCALUT4     B        In      0.000     1.347       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2       ORCALUT4     Z        Out     0.881     2.228       -         
un1_angle_79lt6                                                     Net          -        -       -         -           41        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_110[6]      ORCALUT4     D        In      0.000     2.228       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_110[6]      ORCALUT4     Z        Out     0.606     2.834       -         
N_1133                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_17[6]     ORCALUT4     B        In      0.000     2.834       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_17[6]     ORCALUT4     Z        Out     0.606     3.440       -         
sinOut_0_0_a2_i_o2_1_16[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_26[6]     ORCALUT4     D        In      0.000     3.440       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_26[6]     ORCALUT4     Z        Out     0.606     4.046       -         
sinOut_0_0_a2_i_o2_1_25[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_31[6]     ORCALUT4     D        In      0.000     4.046       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_31[6]     ORCALUT4     Z        Out     0.606     4.652       -         
sinOut_0_0_a2_i_o2_1_30[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_34[6]     ORCALUT4     D        In      0.000     4.652       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_34[6]     ORCALUT4     Z        Out     0.606     5.258       -         
sinOut_0_0_a2_i_o2_1_33[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_1[6]        ORCALUT4     B        In      0.000     5.258       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_1[6]        ORCALUT4     Z        Out     0.606     5.864       -         
N_1018                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]             ORCALUT4     C        In      0.000     5.864       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]             ORCALUT4     Z        Out     0.180     6.044       -         
N_504                                                               Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                  ORCALUT4     B        In      0.000     6.044       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                  ORCALUT4     Z        Out     0.606     6.650       -         
DEDFF_D1_iv_0_0_0_1                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                  ORCALUT4     A        In      0.000     6.650       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                  ORCALUT4     Z        Out     0.606     7.256       -         
DEDFF_D1_iv_0_0_0_0                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                    ORCALUT4     B        In      0.000     7.256       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                    ORCALUT4     Z        Out     0.180     7.436       -         
DEDFF_D1_iv_0_0_0                                                   Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     B        In      0.000     7.436       -         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     Z        Out     0.390     7.826       -         
Q2                                                                  Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                     FD1S3IX      D        In      0.000     7.826       -         
==================================================================================================================================


Path information for path number 12: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.826
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.068

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[19] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[19]                                     FD1P3IX      Q        Out     1.347     1.347       -         
acc[19]                                                               Net          -        -       -         -           223       
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2         ORCALUT4     B        In      0.000     1.347       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2         ORCALUT4     Z        Out     0.881     2.228       -         
un1_angle_79lt6                                                       Net          -        -       -         -           41        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_144[6]        ORCALUT4     C        In      0.000     2.228       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_144[6]        ORCALUT4     Z        Out     0.606     2.834       -         
N_1167                                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_2_33_4[6]     ORCALUT4     B        In      0.000     2.834       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_2_33_4[6]     ORCALUT4     Z        Out     0.606     3.440       -         
sinOut_0_0_a2_i_o2_2_33_4[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_2_33_9[6]     ORCALUT4     D        In      0.000     3.440       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_2_33_9[6]     ORCALUT4     Z        Out     0.606     4.046       -         
sinOut_0_0_a2_i_o2_2_33_9[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_2_33[6]       ORCALUT4     D        In      0.000     4.046       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_2_33[6]       ORCALUT4     Z        Out     0.606     4.652       -         
sinOut_0_0_a2_i_o2_2_33[6]                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_1[6]             ORCALUT4     D        In      0.000     4.652       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_1[6]             ORCALUT4     Z        Out     0.606     5.258       -         
sinOut_0_0_a2_i_1[6]                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_2[6]             ORCALUT4     B        In      0.000     5.258       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_2[6]             ORCALUT4     Z        Out     0.606     5.864       -         
sinOut_0_0_a2_i_2[6]                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]               ORCALUT4     D        In      0.000     5.864       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]               ORCALUT4     Z        Out     0.180     6.044       -         
N_504                                                                 Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                    ORCALUT4     B        In      0.000     6.044       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                    ORCALUT4     Z        Out     0.606     6.650       -         
DEDFF_D1_iv_0_0_0_1                                                   Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                    ORCALUT4     A        In      0.000     6.650       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                    ORCALUT4     Z        Out     0.606     7.256       -         
DEDFF_D1_iv_0_0_0_0                                                   Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                      ORCALUT4     B        In      0.000     7.256       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                      ORCALUT4     Z        Out     0.180     7.436       -         
DEDFF_D1_iv_0_0_0                                                     Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                             ORCALUT4     B        In      0.000     7.436       -         
IQSerializer_0.DEDFF_0.Q2                                             ORCALUT4     Z        Out     0.390     7.826       -         
Q2                                                                    Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                       FD1S3IX      D        In      0.000     7.826       -         
====================================================================================================================================


Path information for path number 13: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.812
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.054

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[21] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[21]                                 FD1P3IX      Q        Out     1.348     1.348       -         
acc[21]                                                           Net          -        -       -         -           224       
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_59_i_o2[7]     ORCALUT4     B        In      0.000     1.348       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_59_i_o2[7]     ORCALUT4     Z        Out     0.866     2.214       -         
N_543                                                             Net          -        -       -         -           32        
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23[8]          ORCALUT4     A        In      0.000     2.214       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23[8]          ORCALUT4     Z        Out     0.606     2.820       -         
N_1351                                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]         ORCALUT4     C        In      0.000     2.820       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]         ORCALUT4     Z        Out     0.606     3.426       -         
cosOut_0_i_a2_1[8]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]           ORCALUT4     D        In      0.000     3.426       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]           ORCALUT4     Z        Out     0.606     4.032       -         
cosOut_0_i_a2_4[8]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_12_2[8]        ORCALUT4     D        In      0.000     4.032       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_12_2[8]        ORCALUT4     Z        Out     0.606     4.638       -         
cosOut_0_i_a2_12[8]                                               Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_20_2[8]        ORCALUT4     B        In      0.000     4.638       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_20_2[8]        ORCALUT4     Z        Out     0.606     5.244       -         
cosOut_0_i_a2_20[8]                                               Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_26_0[8]        ORCALUT4     C        In      0.000     5.244       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_26_0[8]        ORCALUT4     Z        Out     0.606     5.850       -         
cosOut_0_i_a2_26[8]                                               Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2[8]             ORCALUT4     D        In      0.000     5.850       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2[8]             ORCALUT4     Z        Out     0.180     6.030       -         
N_960                                                             Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_2                                       ORCALUT4     B        In      0.000     6.030       -         
IQSerializer_0.DEDFF_D1_2_2                                       ORCALUT4     Z        Out     0.606     6.636       -         
N_74                                                              Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                  ORCALUT4     C        In      0.000     6.636       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                  ORCALUT4     Z        Out     0.606     7.242       -         
N_50                                                              Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                                 ORCALUT4     C        In      0.000     7.242       -         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                                 ORCALUT4     Z        Out     0.180     7.422       -         
N_64                                                              Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                         ORCALUT4     D        In      0.000     7.422       -         
IQSerializer_0.DEDFF_0.Q2                                         ORCALUT4     Z        Out     0.390     7.812       -         
Q2                                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                   FD1S3IX      D        In      0.000     7.812       -         
================================================================================================================================


Path information for path number 14: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.812
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.054

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[21] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[21]                                 FD1P3IX      Q        Out     1.348     1.348       -         
acc[21]                                                           Net          -        -       -         -           224       
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_59_i_o2[7]     ORCALUT4     B        In      0.000     1.348       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_59_i_o2[7]     ORCALUT4     Z        Out     0.866     2.214       -         
N_543                                                             Net          -        -       -         -           32        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_34[6]     ORCALUT4     A        In      0.000     2.214       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_34[6]     ORCALUT4     Z        Out     0.606     2.820       -         
N_1057                                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_9[6]      ORCALUT4     B        In      0.000     2.820       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_9[6]      ORCALUT4     Z        Out     0.606     3.426       -         
sinOut_0_0_a2_i_o2_9[6]                                           Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_18[6]     ORCALUT4     D        In      0.000     3.426       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_18[6]     ORCALUT4     Z        Out     0.606     4.032       -         
sinOut_0_0_a2_i_o2_18[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_33[6]     ORCALUT4     C        In      0.000     4.032       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_33[6]     ORCALUT4     Z        Out     0.606     4.638       -         
sinOut_0_0_a2_i_o2_33[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_36[6]     ORCALUT4     D        In      0.000     4.638       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_36[6]     ORCALUT4     Z        Out     0.606     5.244       -         
sinOut_0_0_a2_i_o2_36[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2[6]        ORCALUT4     D        In      0.000     5.244       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2[6]        ORCALUT4     Z        Out     0.606     5.850       -         
N_1016                                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]           ORCALUT4     A        In      0.000     5.850       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]           ORCALUT4     Z        Out     0.180     6.030       -         
N_504                                                             Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                ORCALUT4     B        In      0.000     6.030       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                ORCALUT4     Z        Out     0.606     6.636       -         
DEDFF_D1_iv_0_0_0_1                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                ORCALUT4     A        In      0.000     6.636       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                ORCALUT4     Z        Out     0.606     7.242       -         
DEDFF_D1_iv_0_0_0_0                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                  ORCALUT4     B        In      0.000     7.242       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                  ORCALUT4     Z        Out     0.180     7.422       -         
DEDFF_D1_iv_0_0_0                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                         ORCALUT4     B        In      0.000     7.422       -         
IQSerializer_0.DEDFF_0.Q2                                         ORCALUT4     Z        Out     0.390     7.812       -         
Q2                                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                   FD1S3IX      D        In      0.000     7.812       -         
================================================================================================================================


Path information for path number 15: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.806
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.047

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[19] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[19]                                  FD1P3IX      Q        Out     1.347     1.347       -         
acc[19]                                                            Net          -        -       -         -           223       
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_46lto9_1_0_o2_c     ORCALUT4     B        In      0.000     1.347       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_46lto9_1_0_o2_c     ORCALUT4     Z        Out     0.861     2.208       -         
N_549                                                              Net          -        -       -         -           29        
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23[8]           ORCALUT4     B        In      0.000     2.208       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23[8]           ORCALUT4     Z        Out     0.606     2.814       -         
N_1351                                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]          ORCALUT4     C        In      0.000     2.814       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]          ORCALUT4     Z        Out     0.606     3.420       -         
cosOut_0_i_a2_1[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]            ORCALUT4     D        In      0.000     3.420       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]            ORCALUT4     Z        Out     0.606     4.026       -         
cosOut_0_i_a2_4[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_12_2[8]         ORCALUT4     D        In      0.000     4.026       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_12_2[8]         ORCALUT4     Z        Out     0.606     4.632       -         
cosOut_0_i_a2_12[8]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_20_2[8]         ORCALUT4     B        In      0.000     4.632       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_20_2[8]         ORCALUT4     Z        Out     0.606     5.238       -         
cosOut_0_i_a2_20[8]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_26_0[8]         ORCALUT4     C        In      0.000     5.238       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_26_0[8]         ORCALUT4     Z        Out     0.606     5.844       -         
cosOut_0_i_a2_26[8]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2[8]              ORCALUT4     D        In      0.000     5.844       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2[8]              ORCALUT4     Z        Out     0.180     6.024       -         
N_960                                                              Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_2                                        ORCALUT4     B        In      0.000     6.024       -         
IQSerializer_0.DEDFF_D1_2_2                                        ORCALUT4     Z        Out     0.606     6.630       -         
N_74                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                   ORCALUT4     C        In      0.000     6.630       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                   ORCALUT4     Z        Out     0.606     7.236       -         
N_50                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                                  ORCALUT4     C        In      0.000     7.236       -         
IQSerializer_0.DEDFF_D1_iv_0_a2_4                                  ORCALUT4     Z        Out     0.180     7.416       -         
N_64                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                          ORCALUT4     D        In      0.000     7.416       -         
IQSerializer_0.DEDFF_0.Q2                                          ORCALUT4     Z        Out     0.390     7.806       -         
Q2                                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                    FD1S3IX      D        In      0.000     7.806       -         
=================================================================================================================================


Path information for path number 16: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.806
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.047

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[19] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[19]                                  FD1P3IX      Q        Out     1.347     1.347       -         
acc[19]                                                            Net          -        -       -         -           223       
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_46lto9_1_0_o2_c     ORCALUT4     B        In      0.000     1.347       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_46lto9_1_0_o2_c     ORCALUT4     Z        Out     0.861     2.208       -         
N_549                                                              Net          -        -       -         -           29        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_a2_49_2[7]         ORCALUT4     A        In      0.000     2.208       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_a2_49_2[7]         ORCALUT4     Z        Out     0.606     2.814       -         
sinOut_i_i_a2_49_2[7]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_a2_49[7]           ORCALUT4     C        In      0.000     2.814       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_a2_49[7]           ORCALUT4     Z        Out     0.606     3.420       -         
N_884                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_3_1_tz_6[7]        ORCALUT4     C        In      0.000     3.420       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_3_1_tz_6[7]        ORCALUT4     Z        Out     0.606     4.026       -         
sinOut_i_i_3_1_tz_6[7]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_3_1_tz_18[7]       ORCALUT4     B        In      0.000     4.026       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_3_1_tz_18[7]       ORCALUT4     Z        Out     0.606     4.632       -         
sinOut_i_i_3_1_tz_18[7]                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_3_1_tz_36[7]       ORCALUT4     B        In      0.000     4.632       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_3_1_tz_36[7]       ORCALUT4     Z        Out     0.606     5.238       -         
sinOut_i_i_3_1_tz_36[7]                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_3_1_tz[7]          ORCALUT4     B        In      0.000     5.238       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_3_1_tz[7]          ORCALUT4     Z        Out     0.606     5.844       -         
sinOut_i_i_3_1_tz[7]                                               Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_3_1[7]             ORCALUT4     C        In      0.000     5.844       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_i_3_1[7]             ORCALUT4     Z        Out     0.180     6.024       -         
sinOut_i_i_3_1[7]                                                  Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                 ORCALUT4     C        In      0.000     6.024       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                 ORCALUT4     Z        Out     0.606     6.630       -         
DEDFF_D1_iv_0_0_0_1                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                 ORCALUT4     A        In      0.000     6.630       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                 ORCALUT4     Z        Out     0.606     7.236       -         
DEDFF_D1_iv_0_0_0_0                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                   ORCALUT4     B        In      0.000     7.236       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                   ORCALUT4     Z        Out     0.180     7.416       -         
DEDFF_D1_iv_0_0_0                                                  Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                          ORCALUT4     B        In      0.000     7.416       -         
IQSerializer_0.DEDFF_0.Q2                                          ORCALUT4     Z        Out     0.390     7.806       -         
Q2                                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                    FD1S3IX      D        In      0.000     7.806       -         
=================================================================================================================================


Path information for path number 17: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.044

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[18] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[18]                                   FD1P3IX      Q        Out     1.323     1.323       -         
acc[18]                                                             Net          -        -       -         -           203       
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2       ORCALUT4     A        In      0.000     1.323       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2       ORCALUT4     Z        Out     0.881     2.204       -         
un1_angle_79lt6                                                     Net          -        -       -         -           41        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_68[6]       ORCALUT4     D        In      0.000     2.204       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_68[6]       ORCALUT4     Z        Out     0.606     2.810       -         
N_1091                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_10[6]     ORCALUT4     C        In      0.000     2.810       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_10[6]     ORCALUT4     Z        Out     0.606     3.416       -         
sinOut_0_0_a2_i_o2_0_10[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_22[6]     ORCALUT4     D        In      0.000     3.416       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_22[6]     ORCALUT4     Z        Out     0.606     4.022       -         
sinOut_0_0_a2_i_o2_0_22[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_40[6]     ORCALUT4     A        In      0.000     4.022       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_40[6]     ORCALUT4     Z        Out     0.606     4.628       -         
sinOut_0_0_a2_i_o2_0_40[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_43[6]     ORCALUT4     D        In      0.000     4.628       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_43[6]     ORCALUT4     Z        Out     0.606     5.234       -         
sinOut_0_0_a2_i_o2_0_43[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_0[6]        ORCALUT4     D        In      0.000     5.234       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_0[6]        ORCALUT4     Z        Out     0.606     5.840       -         
N_1017                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]             ORCALUT4     B        In      0.000     5.840       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]             ORCALUT4     Z        Out     0.180     6.020       -         
N_504                                                               Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                  ORCALUT4     B        In      0.000     6.020       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                  ORCALUT4     Z        Out     0.606     6.626       -         
DEDFF_D1_iv_0_0_0_1                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                  ORCALUT4     A        In      0.000     6.626       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                  ORCALUT4     Z        Out     0.606     7.232       -         
DEDFF_D1_iv_0_0_0_0                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                    ORCALUT4     B        In      0.000     7.232       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                    ORCALUT4     Z        Out     0.180     7.412       -         
DEDFF_D1_iv_0_0_0                                                   Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     B        In      0.000     7.412       -         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     Z        Out     0.390     7.802       -         
Q2                                                                  Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                     FD1S3IX      D        In      0.000     7.802       -         
==================================================================================================================================


Path information for path number 18: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.044

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[18] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[18]                                   FD1P3IX      Q        Out     1.323     1.323       -         
acc[18]                                                             Net          -        -       -         -           203       
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2       ORCALUT4     A        In      0.000     1.323       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2       ORCALUT4     Z        Out     0.881     2.204       -         
un1_angle_79lt6                                                     Net          -        -       -         -           41        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_77[6]       ORCALUT4     D        In      0.000     2.204       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_77[6]       ORCALUT4     Z        Out     0.606     2.810       -         
N_1100                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_4[6]      ORCALUT4     B        In      0.000     2.810       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_4[6]      ORCALUT4     Z        Out     0.606     3.416       -         
sinOut_0_0_a2_i_o2_0_4[6]                                           Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_18[6]     ORCALUT4     D        In      0.000     3.416       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_18[6]     ORCALUT4     Z        Out     0.606     4.022       -         
sinOut_0_0_a2_i_o2_0_18[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_31[6]     ORCALUT4     D        In      0.000     4.022       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_31[6]     ORCALUT4     Z        Out     0.606     4.628       -         
sinOut_0_0_a2_i_o2_0_31[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_43[6]     ORCALUT4     C        In      0.000     4.628       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_0_43[6]     ORCALUT4     Z        Out     0.606     5.234       -         
sinOut_0_0_a2_i_o2_0_43[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_0[6]        ORCALUT4     D        In      0.000     5.234       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_0[6]        ORCALUT4     Z        Out     0.606     5.840       -         
N_1017                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]             ORCALUT4     B        In      0.000     5.840       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]             ORCALUT4     Z        Out     0.180     6.020       -         
N_504                                                               Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                  ORCALUT4     B        In      0.000     6.020       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                  ORCALUT4     Z        Out     0.606     6.626       -         
DEDFF_D1_iv_0_0_0_1                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                  ORCALUT4     A        In      0.000     6.626       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                  ORCALUT4     Z        Out     0.606     7.232       -         
DEDFF_D1_iv_0_0_0_0                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                    ORCALUT4     B        In      0.000     7.232       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                    ORCALUT4     Z        Out     0.180     7.412       -         
DEDFF_D1_iv_0_0_0                                                   Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     B        In      0.000     7.412       -         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     Z        Out     0.390     7.802       -         
Q2                                                                  Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                     FD1S3IX      D        In      0.000     7.802       -         
==================================================================================================================================


Path information for path number 19: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.044

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[18] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[18]                                   FD1P3IX      Q        Out     1.323     1.323       -         
acc[18]                                                             Net          -        -       -         -           203       
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2       ORCALUT4     A        In      0.000     1.323       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2       ORCALUT4     Z        Out     0.881     2.204       -         
un1_angle_79lt6                                                     Net          -        -       -         -           41        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_110[6]      ORCALUT4     D        In      0.000     2.204       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_110[6]      ORCALUT4     Z        Out     0.606     2.810       -         
N_1133                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_17[6]     ORCALUT4     B        In      0.000     2.810       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_17[6]     ORCALUT4     Z        Out     0.606     3.416       -         
sinOut_0_0_a2_i_o2_1_16[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_26[6]     ORCALUT4     D        In      0.000     3.416       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_26[6]     ORCALUT4     Z        Out     0.606     4.022       -         
sinOut_0_0_a2_i_o2_1_25[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_31[6]     ORCALUT4     D        In      0.000     4.022       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_31[6]     ORCALUT4     Z        Out     0.606     4.628       -         
sinOut_0_0_a2_i_o2_1_30[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_34[6]     ORCALUT4     D        In      0.000     4.628       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_1_34[6]     ORCALUT4     Z        Out     0.606     5.234       -         
sinOut_0_0_a2_i_o2_1_33[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_1[6]        ORCALUT4     B        In      0.000     5.234       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_1[6]        ORCALUT4     Z        Out     0.606     5.840       -         
N_1018                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]             ORCALUT4     C        In      0.000     5.840       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]             ORCALUT4     Z        Out     0.180     6.020       -         
N_504                                                               Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                  ORCALUT4     B        In      0.000     6.020       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                  ORCALUT4     Z        Out     0.606     6.626       -         
DEDFF_D1_iv_0_0_0_1                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                  ORCALUT4     A        In      0.000     6.626       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                  ORCALUT4     Z        Out     0.606     7.232       -         
DEDFF_D1_iv_0_0_0_0                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                    ORCALUT4     B        In      0.000     7.232       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                    ORCALUT4     Z        Out     0.180     7.412       -         
DEDFF_D1_iv_0_0_0                                                   Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     B        In      0.000     7.412       -         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     Z        Out     0.390     7.802       -         
Q2                                                                  Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                     FD1S3IX      D        In      0.000     7.802       -         
==================================================================================================================================


Path information for path number 20: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.044

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[18] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[18]                                     FD1P3IX      Q        Out     1.323     1.323       -         
acc[18]                                                               Net          -        -       -         -           203       
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2         ORCALUT4     A        In      0.000     1.323       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_107lto8_2_0_o2         ORCALUT4     Z        Out     0.881     2.204       -         
un1_angle_79lt6                                                       Net          -        -       -         -           41        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_144[6]        ORCALUT4     C        In      0.000     2.204       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_144[6]        ORCALUT4     Z        Out     0.606     2.810       -         
N_1167                                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_2_33_4[6]     ORCALUT4     B        In      0.000     2.810       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_2_33_4[6]     ORCALUT4     Z        Out     0.606     3.416       -         
sinOut_0_0_a2_i_o2_2_33_4[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_2_33_9[6]     ORCALUT4     D        In      0.000     3.416       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_2_33_9[6]     ORCALUT4     Z        Out     0.606     4.022       -         
sinOut_0_0_a2_i_o2_2_33_9[6]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_2_33[6]       ORCALUT4     D        In      0.000     4.022       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_o2_2_33[6]       ORCALUT4     Z        Out     0.606     4.628       -         
sinOut_0_0_a2_i_o2_2_33[6]                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_1[6]             ORCALUT4     D        In      0.000     4.628       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_1[6]             ORCALUT4     Z        Out     0.606     5.234       -         
sinOut_0_0_a2_i_1[6]                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_2[6]             ORCALUT4     B        In      0.000     5.234       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_2[6]             ORCALUT4     Z        Out     0.606     5.840       -         
sinOut_0_0_a2_i_2[6]                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]               ORCALUT4     D        In      0.000     5.840       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i[6]               ORCALUT4     Z        Out     0.180     6.020       -         
N_504                                                                 Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                    ORCALUT4     B        In      0.000     6.020       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_1                                    ORCALUT4     Z        Out     0.606     6.626       -         
DEDFF_D1_iv_0_0_0_1                                                   Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                    ORCALUT4     A        In      0.000     6.626       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0_0                                    ORCALUT4     Z        Out     0.606     7.232       -         
DEDFF_D1_iv_0_0_0_0                                                   Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                      ORCALUT4     B        In      0.000     7.232       -         
IQSerializer_0.DEDFF_D1_iv_0_0_0                                      ORCALUT4     Z        Out     0.180     7.412       -         
DEDFF_D1_iv_0_0_0                                                     Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                             ORCALUT4     B        In      0.000     7.412       -         
IQSerializer_0.DEDFF_0.Q2                                             ORCALUT4     Z        Out     0.390     7.802       -         
Q2                                                                    Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                       FD1S3IX      D        In      0.000     7.802       -         
====================================================================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                                            Starting                                               Arrival          
Instance                                                    Reference     Type       Pin     Net                   Time        Slack
                                                            Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]      System        ALU54B     R16     un1_BW_SR_add_R16     0.000       9.500
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]      System        ALU54B     R17     un1_BW_SR_add_R17     0.000       9.500
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R0      un1_BW_SR_add_R0      0.000       9.561
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R1      un1_BW_SR_add_R1      0.000       9.561
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R2      un1_BW_SR_add_R2      0.000       9.561
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R3      un1_BW_SR_add_R3      0.000       9.561
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R4      un1_BW_SR_add_R4      0.000       9.622
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R5      un1_BW_SR_add_R5      0.000       9.622
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R6      un1_BW_SR_add_R6      0.000       9.622
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R7      un1_BW_SR_add_R7      0.000       9.622
====================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                          Required          
Instance                                Reference     Type        Pin     Net             Time         Slack
                                        Clock                                                               
------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase[33]     System        FD1P3IX     D       phase_3[33]     15.571       9.500
loraModulator_0.chirpGen0.phase[31]     System        FD1P3IX     D       phase_3[31]     15.571       9.561
loraModulator_0.chirpGen0.phase[32]     System        FD1P3IX     D       phase_3[32]     15.571       9.561
loraModulator_0.chirpGen0.phase[29]     System        FD1P3IX     D       phase_3[29]     15.571       9.622
loraModulator_0.chirpGen0.phase[30]     System        FD1P3IX     D       phase_3[30]     15.571       9.622
loraModulator_0.chirpGen0.phase[27]     System        FD1P3IX     D       phase_3[27]     15.571       9.683
loraModulator_0.chirpGen0.phase[28]     System        FD1P3IX     D       phase_3[28]     15.571       9.683
loraModulator_0.chirpGen0.phase[25]     System        FD1P3IX     D       phase_3[25]     15.571       9.744
loraModulator_0.chirpGen0.phase[26]     System        FD1P3IX     D       phase_3[26]     15.571       9.744
loraModulator_0.chirpGen0.phase[23]     System        FD1P3IX     D       phase_3[23]     15.571       9.805
============================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\work\tinysdr_fpga_lora_tx\impl1\synlog\lora_tx_impl1_fpga_mapper.srr:srsfC:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1.srs:fp:172720:183472:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.071
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.500

    Number of logic level(s):                27
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.194       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.194       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.891       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.891       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.071       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.071       -         
==============================================================================================================================


Path information for path number 2: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.071
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.500

    Number of logic level(s):                27
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R17
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R17      Out     0.000     0.000       -         
un1_BW_SR_add_R17                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     D        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.194       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.194       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.891       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.891       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.071       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.071       -         
==============================================================================================================================


Path information for path number 3: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.071
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.500

    Number of logic level(s):                27
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_lt16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        B1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.194       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.194       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.891       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.891       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.071       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.071       -         
==============================================================================================================================


Path information for path number 4: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.071
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.500

    Number of logic level(s):                27
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R17
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R17      Out     0.000     0.000       -         
un1_BW_SR_add_R17                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     D        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_lt16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        B1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.194       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.194       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.891       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.891       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.071       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.071       -         
==============================================================================================================================


Path information for path number 5: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71] / R0
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]         ALU54B       R0       Out     0.000     0.000       -         
un1_BW_SR_add_R0                                                Net          -        -       -         -           2         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df18          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df18          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df18                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        A0       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.386       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.386       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.256       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.256       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.157       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.157       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 6: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71] / R1
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]         ALU54B       R1       Out     0.000     0.000       -         
un1_BW_SR_add_R1                                                Net          -        -       -         -           2         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df18          ORCALUT4     D        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df18          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df18                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        A0       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.386       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.386       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.256       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.256       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.157       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.157       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 7: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71] / R2
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]         ALU54B       R2       Out     0.000     0.000       -         
un1_BW_SR_add_R2                                                Net          -        -       -         -           2         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df20          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df20          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df20                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.386       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.386       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.256       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.256       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.157       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.157       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 8: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71] / R3
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]         ALU54B       R3       Out     0.000     0.000       -         
un1_BW_SR_add_R3                                                Net          -        -       -         -           2         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df20          ORCALUT4     D        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df20          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df20                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.386       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.386       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.256       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.256       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.157       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.157       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 9: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 10: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        B0       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 11: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[31] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[31]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[31]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[31]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[31]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[31]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 12: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[32] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        S1       Out     0.698     5.830       -         
phaseNextOut[32]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[32]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[32]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[32]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[32]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 13: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R17
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R17      Out     0.000     0.000       -         
un1_BW_SR_add_R17                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     D        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 14: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R17
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R17      Out     0.000     0.000       -         
un1_BW_SR_add_R17                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     D        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        B0       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 15: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R17
    Ending point:                            loraModulator_0.chirpGen0.phase[31] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R17      Out     0.000     0.000       -         
un1_BW_SR_add_R17                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     D        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[31]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[31]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[31]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[31]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[31]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 16: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R17
    Ending point:                            loraModulator_0.chirpGen0.phase[32] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R17      Out     0.000     0.000       -         
un1_BW_SR_add_R17                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     D        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        S1       Out     0.698     5.830       -         
phaseNextOut[32]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[32]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[32]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[32]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[32]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 17: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_lt16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        B1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 18: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_lt16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        B1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        B0       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 19: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[31] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_lt16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        B1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[31]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[31]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[31]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[31]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[31]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 20: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[32] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_lt16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        B1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        S1       Out     0.698     5.830       -         
phaseNextOut[32]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[32]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[32]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[32]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[32]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:22s; Memory used current: 256MB peak: 267MB)


Finished timing report (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:22s; Memory used current: 256MB peak: 267MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report</a>
Part: lfe5u_25f-6

Register bits: 344 of 24288 (1%)
PIC Latch:       0
I/O cells:       7

DSP primitives:       9 of 42 (21%)

Details:
ALU54B:         3
CCU2C:          187
EHXPLLL:        1
FD1P3AX:        49
FD1P3IX:        155
FD1S3AX:        1
FD1S3AY:        1
FD1S3IX:        135
FD1S3JX:        3
GSR:            1
IB:             2
INV:            6
L6MUX21:        1
MULT18X18D:     6
OB:             5
ORCALUT4:       1577
PFUMX:          23
PLLREFCS:       1
PUR:            1
VHI:            15
VLO:            15
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:22s; Memory used current: 42MB peak: 267MB)

Process took 0h:00m:27s realtime, 0h:00m:22s cputime
# Mon Jun 24 17:11:17 2019

###########################################################]

</pre></samp></body></html>
