[INF:CM0023] Creating log file ../../build/regression/PortPackage/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "dm".

[WRN:PA0205] dut.sv:10:1: No timescale set for "dm_top".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "dm".

[INF:CP0303] dut.sv:10:1: Compile module "work@dm_top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:10:1: Top level module "work@dm_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PortPackage/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PortPackage/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PortPackage/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dm_top), id:32
|vpiElaborated:1
|vpiName:work@dm_top
|uhdmallPackages:
\_package: dm (dm::), id:33 dut.sv:1:1: , endln:8:11, parent:work@dm_top, parID:32
  |vpiName:dm
  |vpiFullName:dm::
  |vpiTypedef:
  \_struct_typespec: (dm::hartinfo_t), id:11, line:3:10, endln:3:16, parent:dm::, parID:33
    |vpiName:dm::hartinfo_t
    |vpiInstance:
    \_package: dm (dm::), id:33 dut.sv:1:1: , endln:8:11, parent:work@dm_top, parID:32
    |vpiParent:
    \_package: dm (dm::), id:33 dut.sv:1:1: , endln:8:11, parent:work@dm_top, parID:32
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (zero1), id:16, line:4:23, endln:4:28, parent:dm::hartinfo_t, parID:11
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), id:11, line:3:10, endln:3:16, parent:dm::, parID:33
      |vpiName:zero1
      |vpiTypespec:
      \_logic_typespec: , id:15, line:4:9, endln:4:14
        |vpiInstance:
        \_package: (dm), id:10, file:
        |vpiRange:
        \_range: , id:12, line:4:16, endln:4:21, parent:dm::hartinfo_t, parID:11
          |vpiParent:
          \_struct_typespec: (dm::hartinfo_t), id:11, line:3:10, endln:3:16, parent:dm::, parID:33
          |vpiLeftRange:
          \_constant: , id:13, line:4:16, endln:4:18, parID:12
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiParent:
            \_range: , id:12, line:4:16, endln:4:21, parent:dm::hartinfo_t, parID:11
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:14, line:4:19, endln:4:21, parID:12
            |vpiDecompile:24
            |vpiSize:64
            |UINT:24
            |vpiParent:
            \_range: , id:12, line:4:16, endln:4:21, parent:dm::hartinfo_t, parID:11
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:22
    |vpiTypespecMember:
    \_typespec_member: (dataaccess), id:18, line:5:23, endln:5:33, parent:dm::hartinfo_t, parID:11
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), id:11, line:3:10, endln:3:16, parent:dm::, parID:33
      |vpiName:dataaccess
      |vpiTypespec:
      \_logic_typespec: , id:17, line:5:9, endln:5:14
        |vpiInstance:
        \_package: (dm), id:10, file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:14
  |vpiDefName:dm
  |vpiParent:
  \_design: (work@dm_top), id:32
|uhdmtopPackages:
\_package: dm (dm::), id:0 dut.sv:1:1: , endln:8:11, parent:work@dm_top, parID:32
  |vpiName:dm
  |vpiFullName:dm::
  |vpiTypedef:
  \_struct_typespec: (dm::hartinfo_t), id:1, line:3:10, endln:3:16, parent:dm::, parID:0
    |vpiName:dm::hartinfo_t
    |vpiInstance:
    \_package: dm (dm::), id:0 dut.sv:1:1: , endln:8:11, parent:work@dm_top, parID:32
    |vpiParent:
    \_package: dm (dm::), id:0 dut.sv:1:1: , endln:8:11, parent:work@dm_top, parID:32
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (zero1), id:7, line:4:23, endln:4:28, parent:dm::hartinfo_t, parID:1
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), id:1, line:3:10, endln:3:16, parent:dm::, parID:0
      |vpiName:zero1
      |vpiTypespec:
      \_logic_typespec: , id:6, line:4:9, endln:4:14
        |vpiInstance:
        \_package: dm (dm::), id:0 dut.sv:1:1: , endln:8:11, parent:work@dm_top, parID:32
        |vpiRange:
        \_range: , id:2, line:4:16, endln:4:21, parent:dm::hartinfo_t, parID:1
          |vpiParent:
          \_struct_typespec: (dm::hartinfo_t), id:1, line:3:10, endln:3:16, parent:dm::, parID:0
          |vpiLeftRange:
          \_constant: , id:3, line:4:16, endln:4:18, parID:2
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiParent:
            \_range: , id:2, line:4:16, endln:4:21, parent:dm::hartinfo_t, parID:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:5, line:4:19, endln:4:21, parID:2
            |vpiDecompile:24
            |vpiSize:64
            |UINT:24
            |vpiParent:
            \_range: , id:2, line:4:16, endln:4:21, parent:dm::hartinfo_t, parID:1
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:22
    |vpiTypespecMember:
    \_typespec_member: (dataaccess), id:9, line:5:23, endln:5:33, parent:dm::hartinfo_t, parID:1
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), id:1, line:3:10, endln:3:16, parent:dm::, parID:0
      |vpiName:dataaccess
      |vpiTypespec:
      \_logic_typespec: , id:8, line:5:9, endln:5:14
        |vpiInstance:
        \_package: dm (dm::), id:0 dut.sv:1:1: , endln:8:11, parent:work@dm_top, parID:32
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:14
  |vpiDefName:dm
  |vpiTop:1
  |vpiParent:
  \_design: (work@dm_top), id:32
|uhdmallModules:
\_module: work@dm_top (work@dm_top), id:34 dut.sv:10:1: , endln:17:10, parent:work@dm_top, parID:32
  |vpiFullName:work@dm_top
  |vpiParameter:
  \_parameter: (work@dm_top.NrHarts), id:20, line:11:35, endln:11:42, parent:work@dm_top, parID:34
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , id:19, line:11:15, endln:11:18, parent:work@dm_top.NrHarts, parID:20
      |vpiParent:
      \_parameter: (work@dm_top.NrHarts), id:20, line:11:35, endln:11:42, parent:work@dm_top, parID:34
      |vpiSigned:1
    |vpiParent:
    \_module: work@dm_top (work@dm_top), id:34 dut.sv:10:1: , endln:17:10, parent:work@dm_top, parID:32
    |vpiSigned:1
    |vpiName:NrHarts
    |vpiFullName:work@dm_top.NrHarts
  |vpiParamAssign:
  \_param_assign: , id:21, line:11:35, endln:11:55, parent:work@dm_top, parID:34
    |vpiParent:
    \_module: work@dm_top (work@dm_top), id:34 dut.sv:10:1: , endln:17:10, parent:work@dm_top, parID:32
    |vpiRhs:
    \_constant: , id:22, line:11:54, endln:11:55
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , id:19, line:11:15, endln:11:18, parent:work@dm_top.NrHarts, parID:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dm_top.NrHarts), id:20, line:11:35, endln:11:42, parent:work@dm_top, parID:34
  |vpiDefName:work@dm_top
  |vpiNet:
  \_logic_net: (work@dm_top.hartinfo_i), id:36, line:13:35, endln:13:45, parent:work@dm_top, parID:34
    |vpiName:hartinfo_i
    |vpiFullName:work@dm_top.hartinfo_i
    |vpiNetType:1
    |vpiParent:
    \_module: work@dm_top (work@dm_top), id:34 dut.sv:10:1: , endln:17:10, parent:work@dm_top, parID:32
  |vpiParent:
  \_design: (work@dm_top), id:32
  |vpiPort:
  \_port: (hartinfo_i), id:35, line:13:35, endln:13:45, parent:work@dm_top, parID:34
    |vpiName:hartinfo_i
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: , id:37
      |vpiActual:
      \_logic_net: (work@dm_top.hartinfo_i), id:36, line:13:35, endln:13:45, parent:work@dm_top, parID:34
    |vpiParent:
    \_module: work@dm_top (work@dm_top), id:34 dut.sv:10:1: , endln:17:10, parent:work@dm_top, parID:32
|uhdmtopModules:
\_module: work@dm_top (work@dm_top), id:38 dut.sv:10:1: , endln:17:10
  |vpiName:work@dm_top
  |vpiParameter:
  \_parameter: (work@dm_top.NrHarts), id:39, line:11:35, endln:11:42, parent:work@dm_top, parID:38
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , id:40, line:11:15, endln:11:18, parent:work@dm_top.NrHarts, parID:39
      |vpiParent:
      \_parameter: (work@dm_top.NrHarts), id:39, line:11:35, endln:11:42, parent:work@dm_top, parID:38
      |vpiSigned:1
    |vpiParent:
    \_module: work@dm_top (work@dm_top), id:38 dut.sv:10:1: , endln:17:10
    |vpiSigned:1
    |vpiName:NrHarts
    |vpiFullName:work@dm_top.NrHarts
  |vpiParamAssign:
  \_param_assign: , id:26, line:11:35, endln:11:55, parent:work@dm_top, parID:38
    |vpiParent:
    \_module: work@dm_top (work@dm_top), id:38 dut.sv:10:1: , endln:17:10
    |vpiRhs:
    \_constant: , id:27, line:11:54, endln:11:55
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , id:19, line:11:15, endln:11:18, parent:work@dm_top.NrHarts, parID:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dm_top.NrHarts), id:39, line:11:35, endln:11:42, parent:work@dm_top, parID:38
  |vpiDefName:work@dm_top
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@dm_top.hartinfo_i), id:30, line:13:35, endln:13:45, parent:work@dm_top, parID:38
    |vpiTypespec:
    \_struct_typespec: (dm::hartinfo_t), id:1, line:3:10, endln:3:16, parent:dm::, parID:0
    |vpiName:hartinfo_i
    |vpiFullName:work@dm_top.hartinfo_i
    |vpiNetType:1
    |vpiParent:
    \_module: work@dm_top (work@dm_top), id:38 dut.sv:10:1: , endln:17:10
  |vpiTopModule:1
  |vpiPort:
  \_port: (hartinfo_i), id:41, line:13:35, endln:13:45, parent:work@dm_top, parID:38
    |vpiName:hartinfo_i
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@dm_top.hartinfo_i), id:42, line:13:35, endln:13:45, parent:hartinfo_i, parID:41
      |vpiParent:
      \_port: (hartinfo_i), id:41, line:13:35, endln:13:45, parent:work@dm_top, parID:38
      |vpiName:hartinfo_i
      |vpiFullName:work@dm_top.hartinfo_i
      |vpiActual:
      \_struct_net: (work@dm_top.hartinfo_i), id:30, line:13:35, endln:13:45, parent:work@dm_top, parID:38
    |vpiInstance:
    \_module: work@dm_top (work@dm_top), id:38 dut.sv:10:1: , endln:17:10
    |vpiParent:
    \_module: work@dm_top (work@dm_top), id:38 dut.sv:10:1: , endln:17:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PortPackage/dut.sv | ${SURELOG_DIR}/build/regression/PortPackage/roundtrip/dut_000.sv | 4 | 17 | 

