/* THIS FILE WAS AUTOMATICALLY GENERATED (reg_extract.c) -- DO NOT _MODIFY! */
#include <Si53xx.h>
namespace Si53xx {
SettingVec Si5395Settings = {	Setting::mkSetting("DIE_REV", Access::RO, 3, 0, {0x000}),
	Setting::mkSetting("PAGE", Access::RW, 7, 0, {0x001}),
	Setting::mkSetting("PN_BASE", Access::RW, 15, 0, {0x002,0x003}),
	Setting::mkSetting("GRADE", Access::RW, 7, 0, {0x004}),
	Setting::mkSetting("DEVICE_REV", Access::RW, 7, 0, {0x005}),
	Setting::mkSetting("TOOL_VERSION", Access::RW, 23, 0, {0x006,0x007,0x008}),
	Setting::mkSetting("TEMP_GRADE", Access::RW, 7, 0, {0x009}),
	Setting::mkSetting("PKG_ID", Access::RW, 7, 0, {0x00a}),
	Setting::mkSetting("I2C_ADDR", Access::RW, 6, 0, {0x00b}),
	Setting::mkSetting("SYSINCAL", Access::RO, 0, 0, {0x00c}),
	Setting::mkSetting("LOSXAXB", Access::RO, 1, 1, {0x00c}),
	Setting::mkSetting("SMBUS_TIMEOUT", Access::RO, 5, 5, {0x00c}),
	Setting::mkSetting("LOS", Access::RO, 3, 0, {0x00d}),
	Setting::mkSetting("OOF", Access::RO, 7, 4, {0x00d}),
	Setting::mkSetting("LOL", Access::RO, 1, 1, {0x00e}),
	Setting::mkSetting("HOLD", Access::RO, 5, 5, {0x00e}),
	Setting::mkSetting("CAL_PLL", Access::RO, 5, 5, {0x00f}),
	Setting::mkSetting("SYSINCAL_FLG", Access::RW, 0, 0, {0x011}),
	Setting::mkSetting("LOSXAXB_FLG", Access::RW, 1, 1, {0x011}),
	Setting::mkSetting("SMBUS_TIMEOUT_FLG", Access::RW, 5, 5, {0x011}),
	Setting::mkSetting("LOS_FLG", Access::RW, 3, 0, {0x012}),
	Setting::mkSetting("OOF_FLG", Access::RW, 7, 4, {0x012}),
	Setting::mkSetting("LOL_FLG", Access::RW, 1, 1, {0x013}),
	Setting::mkSetting("HOLD_FLG", Access::RW, 5, 5, {0x013}),
	Setting::mkSetting("CAL_FLG_PLL", Access::RW, 5, 5, {0x014}),
	Setting::mkSetting("LOL_ON_HOLD", Access::RW, 1, 1, {0x016}),
	Setting::mkSetting("SYSINCAL_INTR_MSK", Access::RW, 0, 0, {0x017}),
	Setting::mkSetting("LOSXAXB_INTR_MSK", Access::RW, 1, 1, {0x017}),
	Setting::mkSetting("SMB_TMOUT_INTR_MSK", Access::RW, 5, 5, {0x017}),
	Setting::mkSetting("LOS_INTR_MSK", Access::RW, 3, 0, {0x018}),
	Setting::mkSetting("OOF_INTR_MSK", Access::RW, 7, 4, {0x018}),
	Setting::mkSetting("LOL_INTR_MSK", Access::RW, 1, 1, {0x019}),
	Setting::mkSetting("HOLD_INTR_MSK", Access::RW, 5, 5, {0x019}),
	Setting::mkSetting("CAL_INTR_MSK", Access::RW, 5, 5, {0x01a}),
	Setting::mkSetting("SOFT_RST", Access::SelfClear, 2, 2, {0x01c}),
	Setting::mkSetting("SOFT_RST_ALL", Access::SelfClear, 0, 0, {0x01c}),
	Setting::mkSetting("SOFTCAL", Access::SelfClear, 5, 5, {0x01c}),
	Setting::mkSetting("FINC", Access::SelfClear, 0, 0, {0x01d}),
	Setting::mkSetting("FDEC", Access::SelfClear, 1, 1, {0x01d}),
	Setting::mkSetting("PDN", Access::RW, 0, 0, {0x01e}),
	Setting::mkSetting("HARD_RST", Access::RW, 1, 1, {0x01e}),
	Setting::mkSetting("SYNC", Access::SelfClear, 2, 2, {0x01e}),
	Setting::mkSetting("SPI_3WIRE", Access::RW, 3, 3, {0x02b}),
	Setting::mkSetting("AUTO_NDIV_UPDATE", Access::RW, 5, 5, {0x02b}),
	Setting::mkSetting("LOS_EN", Access::RW, 3, 0, {0x02c}),
	Setting::mkSetting("LOSXAXB_DIS", Access::RW, 4, 4, {0x02c}),
	Setting::mkSetting("LOS0_VAL_TIME", Access::RW, 1, 0, {0x02d}),
	Setting::mkSetting("LOS1_VAL_TIME", Access::RW, 3, 2, {0x02d}),
	Setting::mkSetting("LOS2_VAL_TIME", Access::RW, 5, 4, {0x02d}),
	Setting::mkSetting("LOS3_VAL_TIME", Access::RW, 7, 6, {0x02d}),
	Setting::mkSetting("LOS0_TRG_THR", Access::RW, 15, 0, {0x02e,0x02f}),
	Setting::mkSetting("LOS1_TRG_THR", Access::RW, 15, 0, {0x030,0x031}),
	Setting::mkSetting("LOS2_TRG_THR", Access::RW, 15, 0, {0x032,0x033}),
	Setting::mkSetting("LOS3_TRG_THR", Access::RW, 15, 0, {0x034,0x035}),
	Setting::mkSetting("LOS0_CLR_THR", Access::RW, 15, 0, {0x036,0x037}),
	Setting::mkSetting("LOS1_CLR_THR", Access::RW, 15, 0, {0x038,0x039}),
	Setting::mkSetting("LOS2_CLR_THR", Access::RW, 15, 0, {0x03a,0x03b}),
	Setting::mkSetting("LOS3_CLR_THR", Access::RW, 15, 0, {0x03c,0x03d}),
	Setting::mkSetting("LOS_MIN_PERIOD_EN", Access::RW, 7, 4, {0x03e}),
	Setting::mkSetting("OOF_EN", Access::RW, 3, 0, {0x03f}),
	Setting::mkSetting("FAST_OOF_EN", Access::RW, 7, 4, {0x03f}),
	Setting::mkSetting("OOF_REF_SEL", Access::RW, 2, 0, {0x040}),
	Setting::mkSetting("OOF0_DIV_SEL", Access::RW, 4, 0, {0x041}),
	Setting::mkSetting("OOF1_DIV_SEL", Access::RW, 4, 0, {0x042}),
	Setting::mkSetting("OOF2_DIV_SEL", Access::RW, 4, 0, {0x043}),
	Setting::mkSetting("OOF3_DIV_SEL", Access::RW, 4, 0, {0x044}),
	Setting::mkSetting("OOFXO_DIV_SEL", Access::RW, 4, 0, {0x045}),
	Setting::mkSetting("OOF0_SET_THR", Access::RW, 7, 0, {0x046}),
	Setting::mkSetting("OOF1_SET_THR", Access::RW, 7, 0, {0x047}),
	Setting::mkSetting("OOF2_SET_THR", Access::RW, 7, 0, {0x048}),
	Setting::mkSetting("OOF3_SET_THR", Access::RW, 7, 0, {0x049}),
	Setting::mkSetting("OOF0_CLR_THR", Access::RW, 7, 0, {0x04a}),
	Setting::mkSetting("OOF1_CLR_THR", Access::RW, 7, 0, {0x04b}),
	Setting::mkSetting("OOF2_CLR_THR", Access::RW, 7, 0, {0x04c}),
	Setting::mkSetting("OOF3_CLR_THR", Access::RW, 7, 0, {0x04d}),
	Setting::mkSetting("OOF0_DETWIN_SEL", Access::RW, 2, 0, {0x04e}),
	Setting::mkSetting("OOF1_DETWIN_SEL", Access::RW, 6, 4, {0x04e}),
	Setting::mkSetting("OOF2_DETWIN_SEL", Access::RW, 2, 0, {0x04f}),
	Setting::mkSetting("OOF3_DETWIN_SEL", Access::RW, 6, 4, {0x04f}),
	Setting::mkSetting("OOF_ON_LOS", Access::RW, 3, 0, {0x050}),
	Setting::mkSetting("FAST_OOF0_SET_THR", Access::RW, 3, 0, {0x051}),
	Setting::mkSetting("FAST_OOF1_SET_THR", Access::RW, 3, 0, {0x052}),
	Setting::mkSetting("FAST_OOF2_SET_THR", Access::RW, 3, 0, {0x053}),
	Setting::mkSetting("FAST_OOF3_SET_THR", Access::RW, 3, 0, {0x054}),
	Setting::mkSetting("FAST_OOF0_CLR_THR", Access::RW, 3, 0, {0x055}),
	Setting::mkSetting("FAST_OOF1_CLR_THR", Access::RW, 3, 0, {0x056}),
	Setting::mkSetting("FAST_OOF2_CLR_THR", Access::RW, 3, 0, {0x057}),
	Setting::mkSetting("FAST_OOF3_CLR_THR", Access::RW, 3, 0, {0x058}),
	Setting::mkSetting("FAST_OOF0_DETWIN_SEL", Access::RW, 1, 0, {0x059}),
	Setting::mkSetting("FAST_OOF1_DETWIN_SEL", Access::RW, 3, 2, {0x059}),
	Setting::mkSetting("FAST_OOF2_DETWIN_SEL", Access::RW, 5, 4, {0x059}),
	Setting::mkSetting("FAST_OOF3_DETWIN_SEL", Access::RW, 7, 6, {0x059}),
	Setting::mkSetting("OOF0_RATIO_REF", Access::RW, 25, 0, {0x05a,0x05b,0x05c,0x05d}),
	Setting::mkSetting("OOF1_RATIO_REF", Access::RW, 25, 0, {0x05e,0x05f,0x060,0x061}),
	Setting::mkSetting("OOF2_RATIO_REF", Access::RW, 25, 0, {0x062,0x063,0x064,0x065}),
	Setting::mkSetting("OOF3_RATIO_REF", Access::RW, 25, 0, {0x066,0x067,0x068,0x069}),
	Setting::mkSetting("LOL_FST_EN", Access::RW, 1, 1, {0x092}),
	Setting::mkSetting("LOL_FST_DETWIN_SEL", Access::RW, 7, 4, {0x093}),
	Setting::mkSetting("LOL_FST_VALWIN_SEL", Access::RW, 3, 2, {0x095}),
	Setting::mkSetting("LOL_FST_SET_THR_SEL", Access::RW, 7, 4, {0x096}),
	Setting::mkSetting("LOL_FST_CLR_THR_SEL", Access::RW, 7, 4, {0x098}),
	Setting::mkSetting("LOL_SLOW_EN_PLL", Access::RW, 1, 1, {0x09a}),
	Setting::mkSetting("LOL_SLW_DETWIN_SEL", Access::RW, 7, 4, {0x09b}),
	Setting::mkSetting("LOL_SLW_VALWIN_SEL", Access::RW, 3, 2, {0x09d}),
	Setting::mkSetting("LOL_SLW_SET_THR", Access::RW, 7, 4, {0x09e}),
	Setting::mkSetting("LOL_SLW_CLR_THR", Access::RW, 7, 4, {0x0a0}),
	Setting::mkSetting("LOL_TIMER_EN", Access::RW, 1, 1, {0x0a2}),
	Setting::mkSetting("LOL_CLR_DELAY_DIV256", Access::RW, 28, 0, {0x0a9,0x0aa,0x0ab,0x0ac}),
	Setting::mkSetting("ACTIVE_NVM_BANK", Access::RO, 7, 0, {0x0e2}),
	Setting::mkSetting("FASTLOCK_EXTEND_MASTER_DIS", Access::RW, 0, 0, {0x0e5}),
	Setting::mkSetting("FASTLOCK_EXTEND_EN", Access::RW, 5, 5, {0x0e5}),
	Setting::mkSetting("FASTLOCK_EXTEND", Access::RW, 28, 0, {0x0ea,0x0eb,0x0ec,0x0ed}),
	Setting::mkSetting("REG_0XF7_INTR", Access::RO, 0, 0, {0x0f6}),
	Setting::mkSetting("REG_0XF8_INTR", Access::RO, 1, 1, {0x0f6}),
	Setting::mkSetting("REG_0XF9_INTR", Access::RO, 2, 2, {0x0f6}),
	Setting::mkSetting("SYSINCAL_INTR", Access::RO, 0, 0, {0x0f7}),
	Setting::mkSetting("LOSXAXB_INTR", Access::RO, 1, 1, {0x0f7}),
	Setting::mkSetting("LOSREF_INTR", Access::RO, 2, 2, {0x0f7}),
	Setting::mkSetting("LOSVCO_INTR", Access::RO, 4, 4, {0x0f7}),
	Setting::mkSetting("SMBUS_TIME_OUT_INTR", Access::RO, 5, 5, {0x0f7}),
	Setting::mkSetting("LOS_INTR", Access::RO, 3, 0, {0x0f8}),
	Setting::mkSetting("OOF_INTR", Access::RO, 7, 4, {0x0f8}),
	Setting::mkSetting("LOL_INTR", Access::RO, 1, 1, {0x0f9}),
	Setting::mkSetting("HOLD_INTR", Access::RO, 5, 5, {0x0f9}),
	Setting::mkSetting("OUTALL_DISABLE_LOW", Access::RW, 0, 0, {0x102}),
	Setting::mkSetting("OUT0A_PDN", Access::RW, 0, 0, {0x103}),
	Setting::mkSetting("OUT0A_OE", Access::RW, 1, 1, {0x103}),
	Setting::mkSetting("OUT0A_RDIV_FORCE2", Access::RW, 2, 2, {0x103}),
	Setting::mkSetting("OUT0A_FORMAT", Access::RW, 2, 0, {0x104}),
	Setting::mkSetting("OUT0A_SYNC_EN", Access::RW, 3, 3, {0x104}),
	Setting::mkSetting("OUT0A_DIS_STATE", Access::RW, 5, 4, {0x104}),
	Setting::mkSetting("OUT0A_CMOS_DRV", Access::RW, 7, 6, {0x104}),
	Setting::mkSetting("OUT0A_CM", Access::RW, 3, 0, {0x105}),
	Setting::mkSetting("OUT0A_AMPL", Access::RW, 6, 4, {0x105}),
	Setting::mkSetting("OUT0A_MUX_SEL", Access::RW, 2, 0, {0x106}),
	Setting::mkSetting("OUT0A_VDD_SEL", Access::RW, 5, 4, {0x106}),
	Setting::mkSetting("OUT0A_VDD_SEL_EN", Access::RW, 3, 3, {0x106}),
	Setting::mkSetting("OUT0A_INV", Access::RW, 7, 6, {0x106}),
	Setting::mkSetting("OUT0_PDN", Access::RW, 0, 0, {0x108}),
	Setting::mkSetting("OUT0_OE", Access::RW, 1, 1, {0x108}),
	Setting::mkSetting("OUT0_RDIV_FORCE2", Access::RW, 2, 2, {0x108}),
	Setting::mkSetting("OUT0_FORMAT", Access::RW, 2, 0, {0x109}),
	Setting::mkSetting("OUT0_SYNC_EN", Access::RW, 3, 3, {0x109}),
	Setting::mkSetting("OUT0_DIS_STATE", Access::RW, 5, 4, {0x109}),
	Setting::mkSetting("OUT0_CMOS_DRV", Access::RW, 7, 6, {0x109}),
	Setting::mkSetting("OUT0_CM", Access::RW, 3, 0, {0x10a}),
	Setting::mkSetting("OUT0_AMPL", Access::RW, 6, 4, {0x10a}),
	Setting::mkSetting("OUT0_MUX_SEL", Access::RW, 2, 0, {0x10b}),
	Setting::mkSetting("OUT0_VDD_SEL", Access::RW, 5, 4, {0x10b}),
	Setting::mkSetting("OUT0_VDD_SEL_EN", Access::RW, 3, 3, {0x10b}),
	Setting::mkSetting("OUT0_INV", Access::RW, 7, 6, {0x10b}),
	Setting::mkSetting("OUT1_PDN", Access::RW, 0, 0, {0x10d}),
	Setting::mkSetting("OUT1_OE", Access::RW, 1, 1, {0x10d}),
	Setting::mkSetting("OUT1_RDIV_FORCE2", Access::RW, 2, 2, {0x10d}),
	Setting::mkSetting("OUT1_FORMAT", Access::RW, 2, 0, {0x10e}),
	Setting::mkSetting("OUT1_SYNC_EN", Access::RW, 3, 3, {0x10e}),
	Setting::mkSetting("OUT1_DIS_STATE", Access::RW, 5, 4, {0x10e}),
	Setting::mkSetting("OUT1_CMOS_DRV", Access::RW, 7, 6, {0x10e}),
	Setting::mkSetting("OUT1_CM", Access::RW, 3, 0, {0x10f}),
	Setting::mkSetting("OUT1_AMPL", Access::RW, 6, 4, {0x10f}),
	Setting::mkSetting("OUT1_MUX_SEL", Access::RW, 2, 0, {0x110}),
	Setting::mkSetting("OUT1_VDD_SEL", Access::RW, 5, 4, {0x110}),
	Setting::mkSetting("OUT1_VDD_SEL_EN", Access::RW, 3, 3, {0x110}),
	Setting::mkSetting("OUT1_INV", Access::RW, 7, 6, {0x110}),
	Setting::mkSetting("OUT2_PDN", Access::RW, 0, 0, {0x112}),
	Setting::mkSetting("OUT2_OE", Access::RW, 1, 1, {0x112}),
	Setting::mkSetting("OUT2_RDIV_FORCE2", Access::RW, 2, 2, {0x112}),
	Setting::mkSetting("OUT2_FORMAT", Access::RW, 2, 0, {0x113}),
	Setting::mkSetting("OUT2_SYNC_EN", Access::RW, 3, 3, {0x113}),
	Setting::mkSetting("OUT2_DIS_STATE", Access::RW, 5, 4, {0x113}),
	Setting::mkSetting("OUT2_CMOS_DRV", Access::RW, 7, 6, {0x113}),
	Setting::mkSetting("OUT2_CM", Access::RW, 3, 0, {0x114}),
	Setting::mkSetting("OUT2_AMPL", Access::RW, 6, 4, {0x114}),
	Setting::mkSetting("OUT2_MUX_SEL", Access::RW, 2, 0, {0x115}),
	Setting::mkSetting("OUT2_VDD_SEL", Access::RW, 5, 4, {0x115}),
	Setting::mkSetting("OUT2_VDD_SEL_EN", Access::RW, 3, 3, {0x115}),
	Setting::mkSetting("OUT2_INV", Access::RW, 7, 6, {0x115}),
	Setting::mkSetting("OUT3_PDN", Access::RW, 0, 0, {0x117}),
	Setting::mkSetting("OUT3_OE", Access::RW, 1, 1, {0x117}),
	Setting::mkSetting("OUT3_RDIV_FORCE2", Access::RW, 2, 2, {0x117}),
	Setting::mkSetting("OUT3_FORMAT", Access::RW, 2, 0, {0x118}),
	Setting::mkSetting("OUT3_SYNC_EN", Access::RW, 3, 3, {0x118}),
	Setting::mkSetting("OUT3_DIS_STATE", Access::RW, 5, 4, {0x118}),
	Setting::mkSetting("OUT3_CMOS_DRV", Access::RW, 7, 6, {0x118}),
	Setting::mkSetting("OUT3_CM", Access::RW, 3, 0, {0x119}),
	Setting::mkSetting("OUT3_AMPL", Access::RW, 6, 4, {0x119}),
	Setting::mkSetting("OUT3_MUX_SEL", Access::RW, 2, 0, {0x11a}),
	Setting::mkSetting("OUT3_VDD_SEL", Access::RW, 5, 4, {0x11a}),
	Setting::mkSetting("OUT3_VDD_SEL_EN", Access::RW, 3, 3, {0x11a}),
	Setting::mkSetting("OUT3_INV", Access::RW, 7, 6, {0x11a}),
	Setting::mkSetting("OUT4_PDN", Access::RW, 0, 0, {0x11c}),
	Setting::mkSetting("OUT4_OE", Access::RW, 1, 1, {0x11c}),
	Setting::mkSetting("OUT4_RDIV_FORCE2", Access::RW, 2, 2, {0x11c}),
	Setting::mkSetting("OUT4_FORMAT", Access::RW, 2, 0, {0x11d}),
	Setting::mkSetting("OUT4_SYNC_EN", Access::RW, 3, 3, {0x11d}),
	Setting::mkSetting("OUT4_DIS_STATE", Access::RW, 5, 4, {0x11d}),
	Setting::mkSetting("OUT4_CMOS_DRV", Access::RW, 7, 6, {0x11d}),
	Setting::mkSetting("OUT4_CM", Access::RW, 3, 0, {0x11e}),
	Setting::mkSetting("OUT4_AMPL", Access::RW, 6, 4, {0x11e}),
	Setting::mkSetting("OUT4_MUX_SEL", Access::RW, 2, 0, {0x11f}),
	Setting::mkSetting("OUT4_VDD_SEL", Access::RW, 5, 4, {0x11f}),
	Setting::mkSetting("OUT4_VDD_SEL_EN", Access::RW, 3, 3, {0x11f}),
	Setting::mkSetting("OUT4_INV", Access::RW, 7, 6, {0x11f}),
	Setting::mkSetting("OUT5_PDN", Access::RW, 0, 0, {0x121}),
	Setting::mkSetting("OUT5_OE", Access::RW, 1, 1, {0x121}),
	Setting::mkSetting("OUT5_RDIV_FORCE2", Access::RW, 2, 2, {0x121}),
	Setting::mkSetting("OUT5_FORMAT", Access::RW, 2, 0, {0x122}),
	Setting::mkSetting("OUT5_SYNC_EN", Access::RW, 3, 3, {0x122}),
	Setting::mkSetting("OUT5_DIS_STATE", Access::RW, 5, 4, {0x122}),
	Setting::mkSetting("OUT5_CMOS_DRV", Access::RW, 7, 6, {0x122}),
	Setting::mkSetting("OUT5_CM", Access::RW, 3, 0, {0x123}),
	Setting::mkSetting("OUT5_AMPL", Access::RW, 6, 4, {0x123}),
	Setting::mkSetting("OUT5_MUX_SEL", Access::RW, 2, 0, {0x124}),
	Setting::mkSetting("OUT5_VDD_SEL", Access::RW, 5, 4, {0x124}),
	Setting::mkSetting("OUT5_VDD_SEL_EN", Access::RW, 3, 3, {0x124}),
	Setting::mkSetting("OUT5_INV", Access::RW, 7, 6, {0x124}),
	Setting::mkSetting("OUT6_PDN", Access::RW, 0, 0, {0x126}),
	Setting::mkSetting("OUT6_OE", Access::RW, 1, 1, {0x126}),
	Setting::mkSetting("OUT6_RDIV_FORCE2", Access::RW, 2, 2, {0x126}),
	Setting::mkSetting("OUT6_FORMAT", Access::RW, 2, 0, {0x127}),
	Setting::mkSetting("OUT6_SYNC_EN", Access::RW, 3, 3, {0x127}),
	Setting::mkSetting("OUT6_DIS_STATE", Access::RW, 5, 4, {0x127}),
	Setting::mkSetting("OUT6_CMOS_DRV", Access::RW, 7, 6, {0x127}),
	Setting::mkSetting("OUT6_CM", Access::RW, 3, 0, {0x128}),
	Setting::mkSetting("OUT6_AMPL", Access::RW, 6, 4, {0x128}),
	Setting::mkSetting("OUT6_MUX_SEL", Access::RW, 2, 0, {0x129}),
	Setting::mkSetting("OUT6_VDD_SEL", Access::RW, 5, 4, {0x129}),
	Setting::mkSetting("OUT6_VDD_SEL_EN", Access::RW, 3, 3, {0x129}),
	Setting::mkSetting("OUT6_INV", Access::RW, 7, 6, {0x129}),
	Setting::mkSetting("OUT7_PDN", Access::RW, 0, 0, {0x12b}),
	Setting::mkSetting("OUT7_OE", Access::RW, 1, 1, {0x12b}),
	Setting::mkSetting("OUT7_RDIV_FORCE2", Access::RW, 2, 2, {0x12b}),
	Setting::mkSetting("OUT7_FORMAT", Access::RW, 2, 0, {0x12c}),
	Setting::mkSetting("OUT7_SYNC_EN", Access::RW, 3, 3, {0x12c}),
	Setting::mkSetting("OUT7_DIS_STATE", Access::RW, 5, 4, {0x12c}),
	Setting::mkSetting("OUT7_CMOS_DRV", Access::RW, 7, 6, {0x12c}),
	Setting::mkSetting("OUT7_CM", Access::RW, 3, 0, {0x12d}),
	Setting::mkSetting("OUT7_AMPL", Access::RW, 6, 4, {0x12d}),
	Setting::mkSetting("OUT7_MUX_SEL", Access::RW, 2, 0, {0x12e}),
	Setting::mkSetting("OUT7_VDD_SEL", Access::RW, 5, 4, {0x12e}),
	Setting::mkSetting("OUT7_VDD_SEL_EN", Access::RW, 3, 3, {0x12e}),
	Setting::mkSetting("OUT7_INV", Access::RW, 7, 6, {0x12e}),
	Setting::mkSetting("OUT8_PDN", Access::RW, 0, 0, {0x130}),
	Setting::mkSetting("OUT8_OE", Access::RW, 1, 1, {0x130}),
	Setting::mkSetting("OUT8_RDIV_FORCE2", Access::RW, 2, 2, {0x130}),
	Setting::mkSetting("OUT8_FORMAT", Access::RW, 2, 0, {0x131}),
	Setting::mkSetting("OUT8_SYNC_EN", Access::RW, 3, 3, {0x131}),
	Setting::mkSetting("OUT8_DIS_STATE", Access::RW, 5, 4, {0x131}),
	Setting::mkSetting("OUT8_CMOS_DRV", Access::RW, 7, 6, {0x131}),
	Setting::mkSetting("OUT8_CM", Access::RW, 3, 0, {0x132}),
	Setting::mkSetting("OUT8_AMPL", Access::RW, 6, 4, {0x132}),
	Setting::mkSetting("OUT8_MUX_SEL", Access::RW, 2, 0, {0x133}),
	Setting::mkSetting("OUT8_VDD_SEL", Access::RW, 5, 4, {0x133}),
	Setting::mkSetting("OUT8_VDD_SEL_EN", Access::RW, 3, 3, {0x133}),
	Setting::mkSetting("OUT8_INV", Access::RW, 7, 6, {0x133}),
	Setting::mkSetting("OUT9_PDN", Access::RW, 0, 0, {0x135}),
	Setting::mkSetting("OUT9_OE", Access::RW, 1, 1, {0x135}),
	Setting::mkSetting("OUT9_RDIV_FORCE2", Access::RW, 2, 2, {0x135}),
	Setting::mkSetting("OUT9_FORMAT", Access::RW, 2, 0, {0x136}),
	Setting::mkSetting("OUT9_SYNC_EN", Access::RW, 3, 3, {0x136}),
	Setting::mkSetting("OUT9_DIS_STATE", Access::RW, 5, 4, {0x136}),
	Setting::mkSetting("OUT9_CMOS_DRV", Access::RW, 7, 6, {0x136}),
	Setting::mkSetting("OUT9_CM", Access::RW, 3, 0, {0x137}),
	Setting::mkSetting("OUT9_AMPL", Access::RW, 6, 4, {0x137}),
	Setting::mkSetting("OUT9_MUX_SEL", Access::RW, 2, 0, {0x138}),
	Setting::mkSetting("OUT9_VDD_SEL", Access::RW, 5, 4, {0x138}),
	Setting::mkSetting("OUT9_VDD_SEL_EN", Access::RW, 3, 3, {0x138}),
	Setting::mkSetting("OUT9_INV", Access::RW, 7, 6, {0x138}),
	Setting::mkSetting("OUT9A_PDN", Access::RW, 0, 0, {0x13a}),
	Setting::mkSetting("OUT9A_OE", Access::RW, 1, 1, {0x13a}),
	Setting::mkSetting("OUT9A_RDIV_FORCE2", Access::RW, 2, 2, {0x13a}),
	Setting::mkSetting("OUT9A_FORMAT", Access::RW, 2, 0, {0x13b}),
	Setting::mkSetting("OUT9A_SYNC_EN", Access::RW, 3, 3, {0x13b}),
	Setting::mkSetting("OUT9A_DIS_STATE", Access::RW, 5, 4, {0x13b}),
	Setting::mkSetting("OUT9A_CMOS_DRV", Access::RW, 7, 6, {0x13b}),
	Setting::mkSetting("OUT9A_CM", Access::RW, 3, 0, {0x13c}),
	Setting::mkSetting("OUT9A_AMPL", Access::RW, 6, 4, {0x13c}),
	Setting::mkSetting("OUT9A_MUX_SEL", Access::RW, 2, 0, {0x13d}),
	Setting::mkSetting("OUT9A_VDD_SEL", Access::RW, 5, 4, {0x13d}),
	Setting::mkSetting("OUT9A_VDD_SEL_EN", Access::RW, 3, 3, {0x13d}),
	Setting::mkSetting("OUT9A_INV", Access::RW, 7, 6, {0x13d}),
	Setting::mkSetting("OUTX_ALWAYS_ON", Access::RW, 11, 0, {0x13f,0x140}),
	Setting::mkSetting("OUT_DIS_MSK", Access::RW, 1, 1, {0x141}),
	Setting::mkSetting("OUT_DIS_LOL_MSK", Access::RW, 5, 5, {0x141}),
	Setting::mkSetting("OUT_DIS_LOSXAXB_MSK", Access::RW, 6, 6, {0x141}),
	Setting::mkSetting("OUT_DIS_MSK_LOS_PFD", Access::RW, 7, 7, {0x141}),
	Setting::mkSetting("OUT_DIS_MSK_LOL", Access::RW, 1, 1, {0x142}),
	Setting::mkSetting("OUT_DIS_MSK_HOLD", Access::RW, 5, 5, {0x142}),
	Setting::mkSetting("OUT_PDN_ALL", Access::RW, 0, 0, {0x145}),
	Setting::mkSetting("OUT_RST", Access::RW, 11, 0, {0x146,0x147}),
	Setting::mkSetting("OUT_RDIV_RST", Access::RW, 11, 0, {0x148,0x149}),
	Setting::mkSetting("PXAXB", Access::RW, 1, 0, {0x206}),
	Setting::mkSetting("P0_NUM", Access::RW, 47, 0, {0x208,0x209,0x20a,0x20b,0x20c,0x20d}),
	Setting::mkSetting("P0_DEN", Access::RW, 31, 0, {0x20e,0x20f,0x210,0x211}),
	Setting::mkSetting("P1_NUM", Access::RW, 47, 0, {0x212,0x213,0x214,0x215,0x216,0x217}),
	Setting::mkSetting("P1_DEN", Access::RW, 31, 0, {0x218,0x219,0x21a,0x21b}),
	Setting::mkSetting("P2_NUM", Access::RW, 47, 0, {0x21c,0x21d,0x21e,0x21f,0x220,0x221}),
	Setting::mkSetting("P2_DEN", Access::RW, 31, 0, {0x222,0x223,0x224,0x225}),
	Setting::mkSetting("P3_NUM", Access::RW, 47, 0, {0x226,0x227,0x228,0x229,0x22a,0x22b}),
	Setting::mkSetting("P3_DEN", Access::RW, 31, 0, {0x22c,0x22d,0x22e,0x22f}),
	Setting::mkSetting("P0_UPDATE", Access::SelfClear, 0, 0, {0x230}),
	Setting::mkSetting("P1_UPDATE", Access::SelfClear, 1, 1, {0x230}),
	Setting::mkSetting("P2_UPDATE", Access::SelfClear, 2, 2, {0x230}),
	Setting::mkSetting("P3_UPDATE", Access::SelfClear, 3, 3, {0x230}),
	Setting::mkSetting("P0_FRACN_MODE", Access::RW, 3, 0, {0x231}),
	Setting::mkSetting("P0_FRACN_EN", Access::RW, 4, 4, {0x231}),
	Setting::mkSetting("P1_FRACN_MODE", Access::RW, 3, 0, {0x232}),
	Setting::mkSetting("P1_FRACN_EN", Access::RW, 4, 4, {0x232}),
	Setting::mkSetting("P2_FRACN_MODE", Access::RW, 3, 0, {0x233}),
	Setting::mkSetting("P2_FRACN_EN", Access::RW, 4, 4, {0x233}),
	Setting::mkSetting("P3_FRACN_MODE", Access::RW, 3, 0, {0x234}),
	Setting::mkSetting("P3_FRACN_EN", Access::RW, 4, 4, {0x234}),
	Setting::mkSetting("MXAXB_NUM", Access::RW, 43, 0, {0x235,0x236,0x237,0x238,0x239,0x23a}),
	Setting::mkSetting("MXAXB_DEN", Access::RW, 31, 0, {0x23b,0x23c,0x23d,0x23e}),
	Setting::mkSetting("MXAXB_UPDATE", Access::SelfClear, 0, 0, {0x23f}),
	Setting::mkSetting("R0A_REG", Access::RW, 23, 0, {0x247,0x248,0x249}),
	Setting::mkSetting("R0_REG", Access::RW, 23, 0, {0x24a,0x24b,0x24c}),
	Setting::mkSetting("R1_REG", Access::RW, 23, 0, {0x24d,0x24e,0x24f}),
	Setting::mkSetting("R2_REG", Access::RW, 23, 0, {0x250,0x251,0x252}),
	Setting::mkSetting("R3_REG", Access::RW, 23, 0, {0x253,0x254,0x255}),
	Setting::mkSetting("R4_REG", Access::RW, 23, 0, {0x256,0x257,0x258}),
	Setting::mkSetting("R5_REG", Access::RW, 23, 0, {0x259,0x25a,0x25b}),
	Setting::mkSetting("R6_REG", Access::RW, 23, 0, {0x25c,0x25d,0x25e}),
	Setting::mkSetting("R7_REG", Access::RW, 23, 0, {0x25f,0x260,0x261}),
	Setting::mkSetting("R8_REG", Access::RW, 23, 0, {0x262,0x263,0x264}),
	Setting::mkSetting("R9_REG", Access::RW, 23, 0, {0x265,0x266,0x267}),
	Setting::mkSetting("R9A_REG", Access::RW, 23, 0, {0x268,0x269,0x26a}),
	Setting::mkSetting("DESIGN_ID0", Access::RW, 7, 0, {0x26b}),
	Setting::mkSetting("DESIGN_ID1", Access::RW, 7, 0, {0x26c}),
	Setting::mkSetting("DESIGN_ID2", Access::RW, 7, 0, {0x26d}),
	Setting::mkSetting("DESIGN_ID3", Access::RW, 7, 0, {0x26e}),
	Setting::mkSetting("DESIGN_ID4", Access::RW, 7, 0, {0x26f}),
	Setting::mkSetting("DESIGN_ID5", Access::RW, 7, 0, {0x270}),
	Setting::mkSetting("DESIGN_ID6", Access::RW, 7, 0, {0x271}),
	Setting::mkSetting("DESIGN_ID7", Access::RW, 7, 0, {0x272}),
	Setting::mkSetting("OPN_ID0", Access::RW, 7, 0, {0x278}),
	Setting::mkSetting("OPN_ID1", Access::RW, 7, 0, {0x279}),
	Setting::mkSetting("OPN_ID2", Access::RW, 7, 0, {0x27a}),
	Setting::mkSetting("OPN_ID3", Access::RW, 7, 0, {0x27b}),
	Setting::mkSetting("OPN_ID4", Access::RW, 7, 0, {0x27c}),
	Setting::mkSetting("OPN_REVISION", Access::RW, 7, 0, {0x27d}),
	Setting::mkSetting("BASELINE_ID", Access::RW, 7, 0, {0x27e}),
	Setting::mkSetting("OOF0_TRG_THR_EXT", Access::RW, 4, 0, {0x28a}),
	Setting::mkSetting("OOF1_TRG_THR_EXT", Access::RW, 4, 0, {0x28b}),
	Setting::mkSetting("OOF2_TRG_THR_EXT", Access::RW, 4, 0, {0x28c}),
	Setting::mkSetting("OOF3_TRG_THR_EXT", Access::RW, 4, 0, {0x28d}),
	Setting::mkSetting("OOF0_CLR_THR_EXT", Access::RW, 4, 0, {0x28e}),
	Setting::mkSetting("OOF1_CLR_THR_EXT", Access::RW, 4, 0, {0x28f}),
	Setting::mkSetting("OOF2_CLR_THR_EXT", Access::RW, 4, 0, {0x290}),
	Setting::mkSetting("OOF3_CLR_THR_EXT", Access::RW, 4, 0, {0x291}),
	Setting::mkSetting("OOF_STOP_ON_LOS", Access::RW, 3, 0, {0x292}),
	Setting::mkSetting("OOF_CLEAR_ON_LOS", Access::RW, 3, 0, {0x293}),
	Setting::mkSetting("FASTLOCK_EXTEND_SCL", Access::RW, 7, 4, {0x294}),
	Setting::mkSetting("LOL_SLW_VALWIN_SELX", Access::RW, 1, 1, {0x296}),
	Setting::mkSetting("FASTLOCK_DLY_ONSW_EN", Access::RW, 1, 1, {0x297}),
	Setting::mkSetting("FASTLOCK_DLY_ONLOL_EN", Access::RW, 1, 1, {0x299}),
	Setting::mkSetting("FASTLOCK_DLY_ONLOL", Access::RW, 19, 0, {0x29d,0x29e,0x29f}),
	Setting::mkSetting("FASTLOCK_DLY_ONSW", Access::RW, 19, 0, {0x2a9,0x2aa,0x2ab}),
	Setting::mkSetting("LOL_NOSIG_TIME", Access::RW, 3, 2, {0x2b7}),
	Setting::mkSetting("LOL_LOS_REFCLK", Access::RO, 1, 1, {0x2b8}),
	Setting::mkSetting("LOS_CMOS_MIN_PER_EN", Access::RW, 7, 6, {0x2bc}),
	Setting::mkSetting("N0_NUM", Access::RW, 43, 0, {0x302,0x303,0x304,0x305,0x306,0x307}),
	Setting::mkSetting("N0_DEN", Access::RW, 31, 0, {0x308,0x309,0x30a,0x30b}),
	Setting::mkSetting("N0_UPDATE", Access::SelfClear, 0, 0, {0x30c}),
	Setting::mkSetting("N1_NUM", Access::RW, 43, 0, {0x30d,0x30e,0x30f,0x310,0x311,0x312}),
	Setting::mkSetting("N1_DEN", Access::RW, 31, 0, {0x313,0x314,0x315,0x316}),
	Setting::mkSetting("N1_UPDATE", Access::SelfClear, 0, 0, {0x317}),
	Setting::mkSetting("N2_NUM", Access::RW, 43, 0, {0x318,0x319,0x31a,0x31b,0x31c,0x31d}),
	Setting::mkSetting("N2_DEN", Access::RW, 31, 0, {0x31e,0x31f,0x320,0x321}),
	Setting::mkSetting("N2_UPDATE", Access::SelfClear, 0, 0, {0x322}),
	Setting::mkSetting("N3_NUM", Access::RW, 43, 0, {0x323,0x324,0x325,0x326,0x327,0x328}),
	Setting::mkSetting("N3_DEN", Access::RW, 31, 0, {0x329,0x32a,0x32b,0x32c}),
	Setting::mkSetting("N3_UPDATE", Access::SelfClear, 0, 0, {0x32d}),
	Setting::mkSetting("N4_NUM", Access::RW, 43, 0, {0x32e,0x32f,0x330,0x331,0x332,0x333}),
	Setting::mkSetting("N4_DEN", Access::RW, 31, 0, {0x334,0x335,0x336,0x337}),
	Setting::mkSetting("N4_UPDATE", Access::SelfClear, 0, 0, {0x338}),
	Setting::mkSetting("N_UPDATE", Access::SelfClear, 1, 1, {0x338}),
	Setting::mkSetting("N_FSTEP_MSK", Access::RW, 4, 0, {0x339}),
	Setting::mkSetting("N0_FSTEPW", Access::RW, 43, 0, {0x33b,0x33c,0x33d,0x33e,0x33f,0x340}),
	Setting::mkSetting("N1_FSTEPW", Access::RW, 43, 0, {0x341,0x342,0x343,0x344,0x345,0x346}),
	Setting::mkSetting("N2_FSTEPW", Access::RW, 43, 0, {0x347,0x348,0x349,0x34a,0x34b,0x34c}),
	Setting::mkSetting("N3_FSTEPW", Access::RW, 43, 0, {0x34d,0x34e,0x34f,0x350,0x351,0x352}),
	Setting::mkSetting("N4_FSTEPW", Access::RW, 43, 0, {0x353,0x354,0x355,0x356,0x357,0x358}),
	Setting::mkSetting("N0_DELAY", Access::RW, 15, 0, {0x359,0x35a}),
	Setting::mkSetting("N1_DELAY", Access::RW, 15, 0, {0x35b,0x35c}),
	Setting::mkSetting("N2_DELAY", Access::RW, 15, 0, {0x35d,0x35e}),
	Setting::mkSetting("N3_DELAY", Access::RW, 15, 0, {0x35f,0x360}),
	Setting::mkSetting("N4_DELAY", Access::RW, 15, 0, {0x361,0x362}),
	Setting::mkSetting("ZDM_EN", Access::RW, 0, 0, {0x487}),
	Setting::mkSetting("ZDM_IN_SEL", Access::RW, 2, 1, {0x487}),
	Setting::mkSetting("ZDM_AUTOSW_EN", Access::RW, 4, 4, {0x487}),
	Setting::mkSetting("BW0_PLL", Access::RW, 5, 0, {0x508}),
	Setting::mkSetting("BW1_PLL", Access::RW, 5, 0, {0x509}),
	Setting::mkSetting("BW2_PLL", Access::RW, 5, 0, {0x50a}),
	Setting::mkSetting("BW3_PLL", Access::RW, 5, 0, {0x50b}),
	Setting::mkSetting("BW4_PLL", Access::RW, 5, 0, {0x50c}),
	Setting::mkSetting("BW5_PLL", Access::RW, 5, 0, {0x50d}),
	Setting::mkSetting("FASTLOCK_BW0_PLL", Access::RW, 5, 0, {0x50e}),
	Setting::mkSetting("FASTLOCK_BW1_PLL", Access::RW, 5, 0, {0x50f}),
	Setting::mkSetting("FASTLOCK_BW2_PLL", Access::RW, 5, 0, {0x510}),
	Setting::mkSetting("FASTLOCK_BW3_PLL", Access::RW, 5, 0, {0x511}),
	Setting::mkSetting("FASTLOCK_BW4_PLL", Access::RW, 5, 0, {0x512}),
	Setting::mkSetting("FASTLOCK_BW5_PLL", Access::RW, 5, 0, {0x513}),
	Setting::mkSetting("BW_UPDATE_PLL", Access::SelfClear, 0, 0, {0x514}),
	Setting::mkSetting("M_NUM", Access::RW, 55, 0, {0x515,0x516,0x517,0x518,0x519,0x51a,0x51b}),
	Setting::mkSetting("M_DEN", Access::RW, 31, 0, {0x51c,0x51d,0x51e,0x51f}),
	Setting::mkSetting("M_UPDATE", Access::SelfClear, 0, 0, {0x520}),
	Setting::mkSetting("M_FRAC_MODE", Access::RW, 3, 0, {0x521}),
	Setting::mkSetting("M_FRAC_EN", Access::RW, 4, 4, {0x521}),
	Setting::mkSetting("PLL_OUT_RATE_SEL", Access::RW, 5, 5, {0x521}),
	Setting::mkSetting("IN_SEL_REGCTRL", Access::RW, 0, 0, {0x52a}),
	Setting::mkSetting("IN_SEL", Access::RW, 3, 1, {0x52a}),
	Setting::mkSetting("FASTLOCK_AUTO_EN", Access::RW, 0, 0, {0x52b}),
	Setting::mkSetting("FASTLOCK_MAN", Access::RW, 1, 1, {0x52b}),
	Setting::mkSetting("HOLD_EN", Access::RW, 0, 0, {0x52c}),
	Setting::mkSetting("HOLD_RAMP_BYP", Access::RW, 3, 3, {0x52c}),
	Setting::mkSetting("HOLDEXIT_BW_SEL1", Access::RW, 4, 4, {0x52c}),
	Setting::mkSetting("RAMP_STEP_INTERVAL", Access::RW, 7, 5, {0x52c}),
	Setting::mkSetting("HOLD_RAMPBYP_NOHIST", Access::RW, 1, 1, {0x52d}),
	Setting::mkSetting("HOLD_HIST_LEN", Access::RW, 4, 0, {0x52e}),
	Setting::mkSetting("HOLD_HIST_DELAY", Access::RW, 4, 0, {0x52f}),
	Setting::mkSetting("HOLD_REF_COUNT_FRC", Access::RW, 4, 0, {0x531}),
	Setting::mkSetting("HOLD_15M_CYC_COUNT", Access::RW, 23, 0, {0x532,0x533,0x534}),
	Setting::mkSetting("FORCE_HOLD", Access::RW, 0, 0, {0x535}),
	Setting::mkSetting("CLK_SWITCH_MODE", Access::RW, 1, 0, {0x536}),
	Setting::mkSetting("HSW_EN", Access::RW, 2, 2, {0x536}),
	Setting::mkSetting("IN_LOS_MSK", Access::RW, 3, 0, {0x537}),
	Setting::mkSetting("IN_OOF_MSK", Access::RW, 7, 4, {0x537}),
	Setting::mkSetting("IN0_PRIORITY", Access::RW, 2, 0, {0x538}),
	Setting::mkSetting("IN1_PRIORITY", Access::RW, 6, 4, {0x538}),
	Setting::mkSetting("IN2_PRIORITY", Access::RW, 2, 0, {0x539}),
	Setting::mkSetting("IN3_PRIORITY", Access::RW, 6, 4, {0x539}),
	Setting::mkSetting("HSW_MODE", Access::RW, 1, 0, {0x53a}),
	Setting::mkSetting("HSW_PHMEAS_CTRL", Access::RW, 3, 2, {0x53a}),
	Setting::mkSetting("HSW_PHMEAS_THR", Access::RW, 9, 0, {0x53b,0x53c}),
	Setting::mkSetting("HSW_COARSE_PM_LEN", Access::RW, 4, 0, {0x53d}),
	Setting::mkSetting("HSW_COARSE_PM_DLY", Access::RW, 4, 0, {0x53e}),
	Setting::mkSetting("HOLD_HIST_VALID", Access::RO, 1, 1, {0x53f}),
	Setting::mkSetting("FASTLOCK_STATUS", Access::RO, 2, 2, {0x53f}),
	Setting::mkSetting("HSW_FINE_PM_LEN", Access::RW, 3, 0, {0x588}),
	Setting::mkSetting("CAP_SHORT_DELAY", Access::RW, 12, 0, {0x589,0x58a}),
	Setting::mkSetting("HSW_MEAS_SETTLE", Access::RW, 19, 0, {0x58b,0x58c,0x58d}),
	Setting::mkSetting("INIT_LP_CLOSE_HO", Access::RW, 1, 1, {0x59b}),
	Setting::mkSetting("HOLD_PRESERVE_HIST", Access::RW, 4, 4, {0x59b}),
	Setting::mkSetting("HOLD_FRZ_WITH_INTONLY", Access::RW, 5, 5, {0x59b}),
	Setting::mkSetting("HOLDEXIT_BW_SEL0", Access::RW, 6, 6, {0x59b}),
	Setting::mkSetting("HOLDEXIT_STD_BO", Access::RW, 7, 7, {0x59b}),
	Setting::mkSetting("HOLDEXIT_ST_BO", Access::RW, 6, 6, {0x59c}),
	Setting::mkSetting("HOLD_RAMPBP_NOHIST", Access::RW, 7, 7, {0x59c}),
	Setting::mkSetting("HOLDEXIT_BW0", Access::RW, 5, 0, {0x59d}),
	Setting::mkSetting("HOLDEXIT_BW1", Access::RW, 5, 0, {0x59e}),
	Setting::mkSetting("HOLDEXIT_BW2", Access::RW, 5, 0, {0x59f}),
	Setting::mkSetting("HOLDEXIT_BW3", Access::RW, 5, 0, {0x5a0}),
	Setting::mkSetting("HOLDEXIT_BW4", Access::RW, 5, 0, {0x5a1}),
	Setting::mkSetting("HOLDEXIT_BW5", Access::RW, 5, 0, {0x5a2}),
	Setting::mkSetting("HSW_LIMIT", Access::RW, 7, 0, {0x5a4}),
	Setting::mkSetting("HSW_LIMIT_ACTION", Access::RW, 0, 0, {0x5a5}),
	Setting::mkSetting("RAMP_STEP_SIZE", Access::RW, 2, 0, {0x5a6}),
	Setting::mkSetting("RAMP_SWITCH_EN", Access::RW, 3, 3, {0x5a6}),
	Setting::mkSetting("OUT_MAX_LIMIT_EN", Access::RW, 0, 0, {0x5ac}),
	Setting::mkSetting("HOLD_SETTLE_DET_EN", Access::RW, 3, 3, {0x5ac}),
	Setting::mkSetting("OUT_MAX_LIMIT_LMT", Access::RW, 15, 0, {0x5ad,0x5ae}),
	Setting::mkSetting("HOLD_SETTLE_TARGET", Access::RW, 15, 0, {0x5b1,0x5b2}),
	Setting::mkSetting("FIXREGSA0", Access::RW, 15, 0, {0x802,0x803}),
	Setting::mkSetting("FIXREGSD0", Access::RW, 7, 0, {0x804}),
	Setting::mkSetting("FIXREGSA1", Access::RW, 15, 0, {0x805,0x806}),
	Setting::mkSetting("FIXREGSD1", Access::RW, 7, 0, {0x807}),
	Setting::mkSetting("FIXREGSA2", Access::RW, 15, 0, {0x808,0x809}),
	Setting::mkSetting("FIXREGSD2", Access::RW, 7, 0, {0x80a}),
	Setting::mkSetting("FIXREGSA3", Access::RW, 15, 0, {0x80b,0x80c}),
	Setting::mkSetting("FIXREGSD3", Access::RW, 7, 0, {0x80d}),
	Setting::mkSetting("FIXREGSA4", Access::RW, 15, 0, {0x80e,0x80f}),
	Setting::mkSetting("FIXREGSD4", Access::RW, 7, 0, {0x810}),
	Setting::mkSetting("FIXREGSA5", Access::RW, 15, 0, {0x811,0x812}),
	Setting::mkSetting("FIXREGSD5", Access::RW, 7, 0, {0x813}),
	Setting::mkSetting("FIXREGSA6", Access::RW, 15, 0, {0x814,0x815}),
	Setting::mkSetting("FIXREGSD6", Access::RW, 7, 0, {0x816}),
	Setting::mkSetting("FIXREGSA7", Access::RW, 15, 0, {0x817,0x818}),
	Setting::mkSetting("FIXREGSD7", Access::RW, 7, 0, {0x819}),
	Setting::mkSetting("FIXREGSA8", Access::RW, 15, 0, {0x81a,0x81b}),
	Setting::mkSetting("FIXREGSD8", Access::RW, 7, 0, {0x81c}),
	Setting::mkSetting("FIXREGSA9", Access::RW, 15, 0, {0x81d,0x81e}),
	Setting::mkSetting("FIXREGSD9", Access::RW, 7, 0, {0x81f}),
	Setting::mkSetting("FIXREGSA10", Access::RW, 15, 0, {0x820,0x821}),
	Setting::mkSetting("FIXREGSD10", Access::RW, 7, 0, {0x822}),
	Setting::mkSetting("FIXREGSA11", Access::RW, 15, 0, {0x823,0x824}),
	Setting::mkSetting("FIXREGSD11", Access::RW, 7, 0, {0x825}),
	Setting::mkSetting("FIXREGSA12", Access::RW, 15, 0, {0x826,0x827}),
	Setting::mkSetting("FIXREGSD12", Access::RW, 7, 0, {0x828}),
	Setting::mkSetting("FIXREGSA13", Access::RW, 15, 0, {0x829,0x82a}),
	Setting::mkSetting("FIXREGSD13", Access::RW, 7, 0, {0x82b}),
	Setting::mkSetting("FIXREGSA14", Access::RW, 15, 0, {0x82c,0x82d}),
	Setting::mkSetting("FIXREGSD14", Access::RW, 7, 0, {0x82e}),
	Setting::mkSetting("FIXREGSA15", Access::RW, 15, 0, {0x82f,0x830}),
	Setting::mkSetting("FIXREGSD15", Access::RW, 7, 0, {0x831}),
	Setting::mkSetting("FIXREGSA16", Access::RW, 15, 0, {0x832,0x833}),
	Setting::mkSetting("FIXREGSD16", Access::RW, 7, 0, {0x834}),
	Setting::mkSetting("FIXREGSA17", Access::RW, 15, 0, {0x835,0x836}),
	Setting::mkSetting("FIXREGSD17", Access::RW, 7, 0, {0x837}),
	Setting::mkSetting("FIXREGSA18", Access::RW, 15, 0, {0x838,0x839}),
	Setting::mkSetting("FIXREGSD18", Access::RW, 7, 0, {0x83a}),
	Setting::mkSetting("FIXREGSA19", Access::RW, 15, 0, {0x83b,0x83c}),
	Setting::mkSetting("FIXREGSD19", Access::RW, 7, 0, {0x83d}),
	Setting::mkSetting("FIXREGSA20", Access::RW, 15, 0, {0x83e,0x83f}),
	Setting::mkSetting("FIXREGSD20", Access::RW, 7, 0, {0x840}),
	Setting::mkSetting("FIXREGSA21", Access::RW, 15, 0, {0x841,0x842}),
	Setting::mkSetting("FIXREGSD21", Access::RW, 7, 0, {0x843}),
	Setting::mkSetting("FIXREGSA22", Access::RW, 15, 0, {0x844,0x845}),
	Setting::mkSetting("FIXREGSD22", Access::RW, 7, 0, {0x846}),
	Setting::mkSetting("FIXREGSA23", Access::RW, 15, 0, {0x847,0x848}),
	Setting::mkSetting("FIXREGSD23", Access::RW, 7, 0, {0x849}),
	Setting::mkSetting("FIXREGSA24", Access::RW, 15, 0, {0x84a,0x84b}),
	Setting::mkSetting("FIXREGSD24", Access::RW, 7, 0, {0x84c}),
	Setting::mkSetting("FIXREGSA25", Access::RW, 15, 0, {0x84d,0x84e}),
	Setting::mkSetting("FIXREGSD25", Access::RW, 7, 0, {0x84f}),
	Setting::mkSetting("FIXREGSA26", Access::RW, 15, 0, {0x850,0x851}),
	Setting::mkSetting("FIXREGSD26", Access::RW, 7, 0, {0x852}),
	Setting::mkSetting("FIXREGSA27", Access::RW, 15, 0, {0x853,0x854}),
	Setting::mkSetting("FIXREGSD27", Access::RW, 7, 0, {0x855}),
	Setting::mkSetting("FIXREGSA28", Access::RW, 15, 0, {0x856,0x857}),
	Setting::mkSetting("FIXREGSD28", Access::RW, 7, 0, {0x858}),
	Setting::mkSetting("FIXREGSA29", Access::RW, 15, 0, {0x859,0x85a}),
	Setting::mkSetting("FIXREGSD29", Access::RW, 7, 0, {0x85b}),
	Setting::mkSetting("FIXREGSA30", Access::RW, 15, 0, {0x85c,0x85d}),
	Setting::mkSetting("FIXREGSD30", Access::RW, 7, 0, {0x85e}),
	Setting::mkSetting("FIXREGSA31", Access::RW, 15, 0, {0x85f,0x860}),
	Setting::mkSetting("FIXREGSD31", Access::RW, 7, 0, {0x861}),
	Setting::mkSetting("XAXB_EXTCLK_EN", Access::RW, 0, 0, {0x90e}),
	Setting::mkSetting("IO_VDD_SEL", Access::RW, 0, 0, {0x943}),
	Setting::mkSetting("IN_EN", Access::RW, 3, 0, {0x949}),
	Setting::mkSetting("IN_PULSED_CMOS_EN", Access::RW, 7, 4, {0x949}),
	Setting::mkSetting("INX_TO_PFD_EN", Access::RW, 3, 0, {0x94a}),
	Setting::mkSetting("REFCLK_HYS_SEL", Access::RW, 11, 0, {0x94e,0x94f}),
	Setting::mkSetting("IN_CMOS_USE1P8", Access::RW, 7, 4, {0x94f}),
	Setting::mkSetting("MXAXB_INTEGER", Access::RW, 0, 0, {0x95e}),
	Setting::mkSetting("N_ADD_0P5", Access::RW, 4, 0, {0xa02}),
	Setting::mkSetting("N_CLK_TO_OUTX_EN", Access::RW, 4, 0, {0xa03}),
	Setting::mkSetting("N_PIBYP", Access::RW, 4, 0, {0xa04}),
	Setting::mkSetting("N_PDNB", Access::RW, 4, 0, {0xa05}),
	Setting::mkSetting("N0_HIGH_FREQ", Access::RW, 3, 3, {0xa14}),
	Setting::mkSetting("N1_HIGH_FREQ", Access::RW, 3, 3, {0xa1a}),
	Setting::mkSetting("N2_HIGH_FREQ", Access::RW, 3, 3, {0xa20}),
	Setting::mkSetting("N3_HIGH_FREQ", Access::RW, 3, 3, {0xa26}),
	Setting::mkSetting("N4_HIGH_FREQ", Access::RW, 3, 3, {0xa2c}),
	Setting::mkSetting("N0_PHASE_STEP", Access::RW, 7, 0, {0xa38}),
	Setting::mkSetting("N0_PHASE_COUNT", Access::RW, 15, 0, {0xa39,0xa3a}),
	Setting::mkSetting("N0_PHASE_INC", Access::SelfClear, 0, 0, {0xa3b}),
	Setting::mkSetting("N0_PHASE_DEC", Access::SelfClear, 1, 1, {0xa3b}),
	Setting::mkSetting("N1_PHASE_STEP", Access::RW, 7, 0, {0xa3c}),
	Setting::mkSetting("N1_PHASE_COUNT", Access::RW, 15, 0, {0xa3d,0xa3e}),
	Setting::mkSetting("N1_PHASE_INC", Access::SelfClear, 0, 0, {0xa3f}),
	Setting::mkSetting("N1_PHASE_DEC", Access::SelfClear, 1, 1, {0xa3f}),
	Setting::mkSetting("N2_PHASE_STEP", Access::RW, 7, 0, {0xa40}),
	Setting::mkSetting("N2_PHASE_COUNT", Access::RW, 15, 0, {0xa41,0xa42}),
	Setting::mkSetting("N2_PHASE_INC", Access::SelfClear, 0, 0, {0xa43}),
	Setting::mkSetting("N2_PHASE_DEC", Access::SelfClear, 1, 1, {0xa43}),
	Setting::mkSetting("N3_PHASE_STEP", Access::RW, 7, 0, {0xa44}),
	Setting::mkSetting("N3_PHASE_COUNT", Access::RW, 15, 0, {0xa45,0xa46}),
	Setting::mkSetting("N3_PHASE_INC", Access::SelfClear, 0, 0, {0xa47}),
	Setting::mkSetting("N3_PHASE_DEC", Access::SelfClear, 1, 1, {0xa47}),
	Setting::mkSetting("N4_PHASE_STEP", Access::RW, 7, 0, {0xa48}),
	Setting::mkSetting("N4_PHASE_COUNT", Access::RW, 15, 0, {0xa49,0xa4a}),
	Setting::mkSetting("N4_PHASE_INC", Access::SelfClear, 0, 0, {0xa4b}),
	Setting::mkSetting("N4_PHASE_DEC", Access::SelfClear, 1, 1, {0xa4b}),
	Setting::mkSetting("N0_IODELAY_STEP", Access::RW, 7, 0, {0xa4c}),
	Setting::mkSetting("N0_IODELAY_COUNT", Access::RW, 15, 0, {0xa4d,0xa4e}),
	Setting::mkSetting("N0_IODELAY_INC", Access::RW, 0, 0, {0xa4f}),
	Setting::mkSetting("N0_IODELAY_DEC", Access::RW, 1, 1, {0xa4f}),
	Setting::mkSetting("N1_IODELAY_STEP", Access::RW, 7, 0, {0xa50}),
	Setting::mkSetting("N1_IODELAY_COUNT", Access::RW, 15, 0, {0xa51,0xa52}),
	Setting::mkSetting("N1_IODELAY_INC", Access::RW, 0, 0, {0xa53}),
	Setting::mkSetting("N1_IODELAY_DEC", Access::RW, 1, 1, {0xa53}),
	Setting::mkSetting("N2_IODELAY_STEP", Access::RW, 7, 0, {0xa54}),
	Setting::mkSetting("N2_IODELAY_COUNT", Access::RW, 15, 0, {0xa55,0xa56}),
	Setting::mkSetting("N2_IODELAY_INC", Access::RW, 0, 0, {0xa57}),
	Setting::mkSetting("N2_IODELAY_DEC", Access::RW, 1, 1, {0xa57}),
	Setting::mkSetting("N3_IODELAY_STEP", Access::RW, 7, 0, {0xa58}),
	Setting::mkSetting("N3_IODELAY_COUNT", Access::RW, 15, 0, {0xa59,0xa5a}),
	Setting::mkSetting("N3_IODELAY_INC", Access::RW, 0, 0, {0xa5b}),
	Setting::mkSetting("N3_IODELAY_DEC", Access::RW, 1, 1, {0xa5b}),
	Setting::mkSetting("N4_IODELAY_STEP", Access::RW, 7, 0, {0xa5c}),
	Setting::mkSetting("N4_IODELAY_COUNT", Access::RW, 15, 0, {0xa5d,0xa5e}),
	Setting::mkSetting("N4_IODELAY_INC", Access::RW, 0, 0, {0xa5f}),
	Setting::mkSetting("N4_IODELAY_DEC", Access::RW, 1, 1, {0xa5f}),
	Setting::mkSetting("PDIV_FRACN_CLK_DIS", Access::RW, 3, 0, {0xb44}),
	Setting::mkSetting("FRACN_CLK_DIS_PLL", Access::RW, 5, 5, {0xb44}),
	Setting::mkSetting("LOS_CLK_DIS", Access::RW, 3, 0, {0xb46}),
	Setting::mkSetting("OOF_CLK_DIS", Access::RW, 4, 0, {0xb47}),
	Setting::mkSetting("OOF_DIV_CLK_DIS", Access::RW, 4, 0, {0xb48}),
	Setting::mkSetting("N_CLK_DIS", Access::RW, 4, 0, {0xb4a}),
	Setting::mkSetting("VCO_RESET_CALCODE", Access::RW, 11, 0, {0xb57,0xb58}),
	Setting::mkSetting("VAL_DIV_CTL0", Access::RW, 2, 0, {0xc02}),
	Setting::mkSetting("VAL_DIV_CTL1", Access::RW, 4, 4, {0xc02}),
	Setting::mkSetting("IN_CLK_VAL_PWR_UP_DIS", Access::RW, 3, 0, {0xc03}),
	Setting::mkSetting("IN_CLK_VAL_EN", Access::RW, 0, 0, {0xc07}),
	Setting::mkSetting("IN_CLK_VAL_TIME", Access::RW, 7, 0, {0xc08}),
	Setting::mkSetting("AMBLE0", Access::RW, 7, 0, {0xb24}),
	Setting::mkSetting("AMBLE1", Access::RW, 7, 0, {0xb25}),
	Setting::mkSetting("AMBLE2", Access::RW, 7, 0, {0x540}),
	Setting::mkSetting("XAXB_ERR", Access::RO, 3, 3, {0x00c}),

};

}