$date
	Mon Oct 21 15:32:18 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testand $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module andg $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#20
1#
#40
0#
1"
#60
1!
1#
#80
