{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/CFG/cfgmclk_pll_50MHz:false|/SCOPE_FSM_Timebase_CE_1:false|/mig_7series_0_ui_clk_sync_rst:false|/TRX_rx24_32bits_CD100_1:false|/EUI48_data_1:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:false|/TRX_tx_DDS1_gpio_ampt_1:false|/TRX_post_fft_rx09_mem_b_dout_1:false|/PWM_lights/RGB_blue_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:false|/mig_7series_0_ui_addn_clk_2_50MHz:false|/TRX_clk_trx_pll_25MHz_vio_1:false|/PWM_lights/RGB_green_compare_0_S:false|/rst_mig_7series_0_100M_peripheral_reset:false|/mig_7series_0_ui_addn_clk_0_200MHz:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:false|/TRX_ip2intc_irpt_1:false|/CLK2_125MHz_mgt_g_0:false|/CLOCK/CLOCK_c_counter_binary_0_Q:false|/TRX_tx_im_1:false|/CLK0_NA_0:false|/mig_7series_0_ui_addn_clk_1_100MHz:false|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:false|/PWM_lights/RGB_red_compare_0_S:false|/TRX_data_count_1:false|/TRX_rx_clkdiv_16MHz_in_1:false|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:false|/PWM_lights/LCD_BL_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:false|/TRX_decoder_rx09_ch00_squelch_lvl_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:false|/TRX_tx_DDS0_gpio_ampt_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:false|/ARESETN_1:false|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:false|/TRX_rd_data_count_CD100_1:false|/UART0/axi_UART0_gpio_0_ip2intc_irpt:false|/decoder_rx09_ch00_int_0:false|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:false|/reset_1:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:false|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:false|/CLK1B_50MHz_phy_clk_0:false|/decoder_rx09_ch00_center_pos_1:false|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:false|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:false|/UART0_clk_wiz_0_clk_out1:false|/microblaze_0_Clk_100MHz:false|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:false|/rst_mig_7series_0_100M_peripheral_aresetn:false|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:false|/CFG/axi_quad_spi_0_ip2intc_irpt:false|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:false|/rst_mig_7series_0_100M_mb_reset:false|/TRX_tx_DDS0_gpio_inc_1:false|/decoder_rx09_ch00_strength_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:false|/mdm_USER2_0_Debug_SYS_Rst_0:false|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:false|/TRX_rx09_32bits_CD100_1:false|/TRX_tx_re_1:false|/ETH0/mii_y_adapater_0_s_mii_rx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:false|/CLOCK/CLOCK_c_shift_ram_0_Q:false|/PWM_lights/PWM_counter_binary_0_Q:false|/CLK0_NA_g_0:false|/ETH0/mii_y_adapater_0_s_mii_tx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:false|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:false|/TRX_pushdata_rx09_irpt_1:false|/EUI48_state_1:false|/CFG/SC0712_0_reset_out:false|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:false|/UART0/axi_UART0_uartlite_0_interrupt:false|/decoder_rx09_ch00_noise_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:false|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:false|/EUI48_abort_1:false|/axi_BOARD_iic_0_iic2intc_irpt:false|/TRX_clk_trx_26MHz_vio_1:false|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:false|/rst_mig_7series_0_50M_peripheral_aresetn:false|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:false|/SCOPE_FSM_FIFO_Rst_1:false|/PLL_int_1:false|/axi_timer_0_interrupt:false|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:false|/ETH0/rst_n_0:false|/rst_mig_7series_0_100M_bus_struct_reset:false|",
   "Addressing View_ScaleFactor":"1.35132",
   "Addressing View_TopLeft":"-224,-47",
   "Color Coded_ScaleFactor":"0.470659",
   "Color Coded_TopLeft":"-750,0",
   "Default View_Layers":"/CFG/cfgmclk_pll_50MHz:true|/SCOPE_FSM_Timebase_CE_1:true|/mig_7series_0_ui_clk_sync_rst:true|/TRX_rx24_32bits_CD100_1:true|/EUI48_data_1:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:true|/TRX_tx_DDS1_gpio_ampt_1:true|/TRX_post_fft_rx09_mem_b_dout_1:true|/PWM_lights/RGB_blue_compare_0_S:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:true|/mig_7series_0_ui_addn_clk_2_50MHz:true|/TRX_clk_trx_pll_25MHz_vio_1:true|/PWM_lights/RGB_green_compare_0_S:true|/rst_mig_7series_0_100M_peripheral_reset:true|/mig_7series_0_ui_addn_clk_0_200MHz:true|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:true|/TRX_ip2intc_irpt_1:true|/CLK2_125MHz_mgt_g_0:true|/CLOCK/CLOCK_c_counter_binary_0_Q:true|/TRX_tx_im_1:true|/CLK0_NA_0:true|/mig_7series_0_ui_addn_clk_1_100MHz:true|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:true|/PWM_lights/RGB_red_compare_0_S:true|/TRX_data_count_1:true|/TRX_rx_clkdiv_16MHz_in_1:true|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:true|/PWM_lights/LCD_BL_compare_0_S:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:true|/TRX_decoder_rx09_ch00_squelch_lvl_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:true|/TRX_tx_DDS0_gpio_ampt_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:true|/ARESETN_1:true|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:true|/TRX_rd_data_count_CD100_1:true|/UART0/axi_UART0_gpio_0_ip2intc_irpt:true|/decoder_rx09_ch00_int_0:true|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:true|/reset_1:true|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:true|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:true|/CLK1B_50MHz_phy_clk_0:true|/decoder_rx09_ch00_center_pos_1:true|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:true|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:true|/UART0_clk_wiz_0_clk_out1:true|/microblaze_0_Clk_100MHz:true|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:true|/rst_mig_7series_0_100M_peripheral_aresetn:true|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:true|/CFG/axi_quad_spi_0_ip2intc_irpt:true|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:true|/rst_mig_7series_0_100M_mb_reset:true|/TRX_tx_DDS0_gpio_inc_1:true|/decoder_rx09_ch00_strength_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:true|/mdm_USER2_0_Debug_SYS_Rst_0:true|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:true|/TRX_rx09_32bits_CD100_1:true|/TRX_tx_re_1:true|/ETH0/mii_y_adapater_0_s_mii_rx_clk:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:true|/CLOCK/CLOCK_c_shift_ram_0_Q:true|/PWM_lights/PWM_counter_binary_0_Q:true|/CLK0_NA_g_0:true|/ETH0/mii_y_adapater_0_s_mii_tx_clk:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:true|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:true|/TRX_pushdata_rx09_irpt_1:true|/EUI48_state_1:true|/CFG/SC0712_0_reset_out:true|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:true|/UART0/axi_UART0_uartlite_0_interrupt:true|/decoder_rx09_ch00_noise_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:true|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:true|/EUI48_abort_1:true|/axi_BOARD_iic_0_iic2intc_irpt:true|/TRX_clk_trx_26MHz_vio_1:true|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:true|/rst_mig_7series_0_50M_peripheral_aresetn:true|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:true|/SCOPE_FSM_FIFO_Rst_1:true|/PLL_int_1:true|/axi_timer_0_interrupt:true|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:true|/ETH0/rst_n_0:true|/rst_mig_7series_0_100M_bus_struct_reset:true|",
   "Default View_ScaleFactor":"0.312625",
   "Default View_TopLeft":"-3304,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeClockEnable":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.579232",
   "Grouping and No Loops_TopLeft":"-221,-167",
   "Interfaces View_Layers":"/CFG/cfgmclk_pll_50MHz:false|/SCOPE_FSM_Timebase_CE_1:false|/mig_7series_0_ui_clk_sync_rst:false|/TRX_rx24_32bits_CD100_1:false|/EUI48_data_1:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:false|/TRX_tx_DDS1_gpio_ampt_1:false|/TRX_post_fft_rx09_mem_b_dout_1:false|/PWM_lights/RGB_blue_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:false|/mig_7series_0_ui_addn_clk_2_50MHz:false|/TRX_clk_trx_pll_25MHz_vio_1:false|/PWM_lights/RGB_green_compare_0_S:false|/rst_mig_7series_0_100M_peripheral_reset:false|/mig_7series_0_ui_addn_clk_0_200MHz:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:false|/TRX_ip2intc_irpt_1:false|/CLK2_125MHz_mgt_g_0:false|/CLOCK/CLOCK_c_counter_binary_0_Q:false|/TRX_tx_im_1:false|/CLK0_NA_0:false|/mig_7series_0_ui_addn_clk_1_100MHz:false|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:false|/PWM_lights/RGB_red_compare_0_S:false|/TRX_data_count_1:false|/TRX_rx_clkdiv_16MHz_in_1:false|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:false|/PWM_lights/LCD_BL_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:false|/TRX_decoder_rx09_ch00_squelch_lvl_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:false|/TRX_tx_DDS0_gpio_ampt_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:false|/ARESETN_1:false|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:false|/TRX_rd_data_count_CD100_1:false|/UART0/axi_UART0_gpio_0_ip2intc_irpt:false|/decoder_rx09_ch00_int_0:false|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:false|/reset_1:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:false|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:false|/CLK1B_50MHz_phy_clk_0:false|/decoder_rx09_ch00_center_pos_1:false|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:false|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:false|/UART0_clk_wiz_0_clk_out1:false|/microblaze_0_Clk_100MHz:false|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:false|/rst_mig_7series_0_100M_peripheral_aresetn:false|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:false|/CFG/axi_quad_spi_0_ip2intc_irpt:false|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:false|/rst_mig_7series_0_100M_mb_reset:false|/TRX_tx_DDS0_gpio_inc_1:false|/decoder_rx09_ch00_strength_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:false|/mdm_USER2_0_Debug_SYS_Rst_0:false|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:false|/TRX_rx09_32bits_CD100_1:false|/TRX_tx_re_1:false|/ETH0/mii_y_adapater_0_s_mii_rx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:false|/CLOCK/CLOCK_c_shift_ram_0_Q:false|/PWM_lights/PWM_counter_binary_0_Q:false|/CLK0_NA_g_0:false|/ETH0/mii_y_adapater_0_s_mii_tx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:false|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:false|/TRX_pushdata_rx09_irpt_1:false|/EUI48_state_1:false|/CFG/SC0712_0_reset_out:false|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:false|/UART0/axi_UART0_uartlite_0_interrupt:false|/decoder_rx09_ch00_noise_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:false|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:false|/EUI48_abort_1:false|/axi_BOARD_iic_0_iic2intc_irpt:false|/TRX_clk_trx_26MHz_vio_1:false|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:false|/rst_mig_7series_0_50M_peripheral_aresetn:false|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:false|/SCOPE_FSM_FIFO_Rst_1:false|/PLL_int_1:false|/axi_timer_0_interrupt:false|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:false|/ETH0/rst_n_0:false|/rst_mig_7series_0_100M_bus_struct_reset:false|",
   "Interfaces View_ScaleFactor":"1.35132",
   "Interfaces View_TopLeft":"-224,-1",
   "No Loops_ScaleFactor":"0.339487",
   "No Loops_TopLeft":"-365,-430",
   "PinnedBlocks":"",
   "Reduced Jogs_ScaleFactor":"0.345465",
   "Reduced Jogs_TopLeft":"-365,-301",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x 0 -y 2290 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 10 -x 4630 -y 2900 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 10 -x 4630 -y 1090 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 10 -x 4630 -y 1060 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 10 -x 4630 -y 3210 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x 0 -y 2180 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 10 -x 4630 -y 2280 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x 0 -y 3410 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 10 -x 4630 -y 2090 -defaultsOSRD
preplace port TRX_CONFIG_SPI -pg 1 -lvl 10 -x 4630 -y 260 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 10 -x 4630 -y 2350 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 10 -x 4630 -y 2380 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 10 -x 4630 -y 1450 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 2680 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x 0 -y 3750 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x 0 -y 3780 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 10 -x 4630 -y 3140 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 10 -x 4630 -y 3040 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x 0 -y 1140 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz -pg 1 -lvl 10 -x 4630 -y 2940 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x 0 -y 2910 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x 0 -y 2940 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x 0 -y 3450 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x 0 -y 2840 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x 0 -y 2780 -defaultsOSRD
preplace port EUI48_FSM_run -pg 1 -lvl 0 -x 0 -y 1190 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_CE -pg 1 -lvl 0 -x 0 -y 800 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_Rst -pg 1 -lvl 0 -x 0 -y 830 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEn -pg 1 -lvl 0 -x 0 -y 860 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrFull -pg 1 -lvl 10 -x 4630 -y 650 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdValid -pg 1 -lvl 10 -x 4630 -y 680 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEmpty -pg 1 -lvl 10 -x 4630 -y 710 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrEn -pg 1 -lvl 0 -x 0 -y 890 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_rd_rst_busy -pg 1 -lvl 10 -x 4630 -y 800 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_wr_rst_busy -pg 1 -lvl 10 -x 4630 -y 770 -defaultsOSRD
preplace port LVDS_rx09_synced -pg 1 -lvl 0 -x 0 -y 4220 -defaultsOSRD
preplace port LVDS_rx24_synced -pg 1 -lvl 0 -x 0 -y 4250 -defaultsOSRD
preplace port dds_tx09_ptt -pg 1 -lvl 0 -x 0 -y 4190 -defaultsOSRD
preplace port mig_7series_0_mmcm_locked -pg 1 -lvl 10 -x 4630 -y 3010 -defaultsOSRD
preplace port TRX_rx_clkdiv_16MHz_in -pg 1 -lvl 0 -x 0 -y 2350 -defaultsOSRD
preplace port TRX_clk_trx_26MHz_vio -pg 1 -lvl 0 -x 0 -y 2380 -defaultsOSRD
preplace port TRX_clk_trx_pll_25MHz_vio -pg 1 -lvl 0 -x 0 -y 2410 -defaultsOSRD
preplace port TRX_TX_RF09_PULLDATA_FIFO_empty -pg 1 -lvl 0 -x 0 -y 3950 -defaultsOSRD
preplace port mig_7series_0_ui_addn_clk_0_200MHz -pg 1 -lvl 10 -x 4630 -y 2970 -defaultsOSRD
preplace port LVDS_mrk09ok -pg 1 -lvl 0 -x 0 -y 4880 -defaultsOSRD
preplace port LVDS_mrk24ok -pg 1 -lvl 0 -x 0 -y 4910 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 10 -x 4630 -y 3240 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 10 -x 4630 -y 3270 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 10 -x 4630 -y 3300 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 10 -x 4630 -y 3330 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 10 -x 4630 -y 3360 -defaultsOSRD
preplace portBus ETH0_DA_Y -pg 1 -lvl 10 -x 4630 -y 1120 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 10 -x 4630 -y 1150 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 10 -x 4630 -y 180 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 10 -x 4630 -y 120 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 10 -x 4630 -y 90 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 10 -x 4630 -y 150 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 10 -x 4630 -y 60 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x 0 -y 1440 -defaultsOSRD
preplace portBus EUI48_FSM_start -pg 1 -lvl 10 -x 4630 -y 1750 -defaultsOSRD
preplace portBus EUI48_data -pg 1 -lvl 0 -x 0 -y 2970 -defaultsOSRD
preplace portBus SCOPE_FSM_TrigSrc -pg 1 -lvl 10 -x 4630 -y 740 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO0_Out -pg 1 -lvl 10 -x 4630 -y 830 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO1_In -pg 1 -lvl 0 -x 0 -y 920 -defaultsOSRD
preplace portBus decoder_rx09_ch00_center_pos -pg 1 -lvl 0 -x 0 -y 4430 -defaultsOSRD
preplace portBus decoder_rx09_ch00_strength -pg 1 -lvl 0 -x 0 -y 4400 -defaultsOSRD
preplace portBus decoder_rx09_ch00_noise -pg 1 -lvl 0 -x 0 -y 4370 -defaultsOSRD
preplace portBus dds_tx09_inc -pg 1 -lvl 0 -x 0 -y 4160 -defaultsOSRD
preplace portBus rst_mig_7series_0_100M_peripheral_reset -pg 1 -lvl 10 -x 4630 -y 3470 -defaultsOSRD
preplace portBus TRX_rx24_32bits_CD100 -pg 1 -lvl 0 -x 0 -y 3910 -defaultsOSRD
preplace portBus TRX_rx09_32bits_CD100 -pg 1 -lvl 0 -x 0 -y 3880 -defaultsOSRD
preplace portBus TRX_rx_rd_data_count -pg 1 -lvl 0 -x 0 -y 3850 -defaultsOSRD
preplace portBus TRX_tx_re -pg 1 -lvl 0 -x 0 -y 4100 -defaultsOSRD
preplace portBus TRX_tx_im -pg 1 -lvl 0 -x 0 -y 4130 -defaultsOSRD
preplace portBus TRX_tx_data_count -pg 1 -lvl 0 -x 0 -y 3980 -defaultsOSRD
preplace portBus TRX_decoder_rx09_ch00_squelch_lvl -pg 1 -lvl 0 -x 0 -y 4340 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_inc -pg 1 -lvl 0 -x 0 -y 4010 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_ampt -pg 1 -lvl 0 -x 0 -y 4040 -defaultsOSRD
preplace portBus TRX_tx_DDS1_gpio_ampt -pg 1 -lvl 0 -x 0 -y 4070 -defaultsOSRD
preplace portBus decoder_rx09_chXX_sql_open -pg 1 -lvl 0 -x 0 -y 4280 -defaultsOSRD
preplace portBus decoder_rx09_chXX_active -pg 1 -lvl 0 -x 0 -y 4310 -defaultsOSRD
preplace portBus decoder_rx09_ch01_noise -pg 1 -lvl 0 -x 0 -y 4460 -defaultsOSRD
preplace portBus decoder_rx09_ch02_noise -pg 1 -lvl 0 -x 0 -y 4550 -defaultsOSRD
preplace portBus decoder_rx09_ch03_noise -pg 1 -lvl 0 -x 0 -y 4640 -defaultsOSRD
preplace portBus decoder_rx09_ch04_noise -pg 1 -lvl 0 -x 0 -y 4730 -defaultsOSRD
preplace portBus decoder_rx09_ch05_noise -pg 1 -lvl 0 -x 0 -y 4820 -defaultsOSRD
preplace portBus decoder_rx09_ch06_noise -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace portBus decoder_rx09_ch07_noise -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace portBus decoder_rx09_ch01_strength -pg 1 -lvl 0 -x 0 -y 4490 -defaultsOSRD
preplace portBus decoder_rx09_ch02_strength -pg 1 -lvl 0 -x 0 -y 4580 -defaultsOSRD
preplace portBus decoder_rx09_ch03_strength -pg 1 -lvl 0 -x 0 -y 4670 -defaultsOSRD
preplace portBus decoder_rx09_ch04_strength -pg 1 -lvl 0 -x 0 -y 4760 -defaultsOSRD
preplace portBus decoder_rx09_ch05_strength -pg 1 -lvl 0 -x 0 -y 4850 -defaultsOSRD
preplace portBus decoder_rx09_ch06_strength -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace portBus decoder_rx09_ch07_strength -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace portBus decoder_rx09_ch01_center_pos -pg 1 -lvl 0 -x 0 -y 4520 -defaultsOSRD
preplace portBus decoder_rx09_ch02_center_pos -pg 1 -lvl 0 -x 0 -y 4610 -defaultsOSRD
preplace portBus decoder_rx09_ch03_center_pos -pg 1 -lvl 0 -x 0 -y 4700 -defaultsOSRD
preplace portBus decoder_rx09_ch04_center_pos -pg 1 -lvl 0 -x 0 -y 4790 -defaultsOSRD
preplace portBus decoder_rx09_ch05_center_pos -pg 1 -lvl 0 -x 0 -y 4970 -defaultsOSRD
preplace portBus decoder_rx09_ch06_center_pos -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace portBus decoder_rx09_ch07_center_pos -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace portBus TRX_CONFIG_GPIO1_o -pg 1 -lvl 10 -x 4630 -y 290 -defaultsOSRD
preplace portBus TRX_CONFIG_GPIO2_i -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO1_o -pg 1 -lvl 10 -x 4630 -y 320 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO1_i -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO2_o -pg 1 -lvl 10 -x 4630 -y 350 -defaultsOSRD
preplace portBus TRX_TX_DDSAMPL_GPIO1_o -pg 1 -lvl 10 -x 4630 -y 380 -defaultsOSRD
preplace portBus TRX_TX_DDSAMPL_GPIO2_o -pg 1 -lvl 10 -x 4630 -y 410 -defaultsOSRD
preplace portBus TRX_RX_PUSHDATA_GPIO1_i -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace portBus TRX_RX_PUSHDATA_GPIO2_o -pg 1 -lvl 10 -x 4630 -y 440 -defaultsOSRD
preplace portBus TRX_LVDS_tx09_fifo_din -pg 1 -lvl 0 -x 0 -y 4940 -defaultsOSRD
preplace portBus rst_mig_7series_0_100M_peripheral_aresetn -pg 1 -lvl 10 -x 4630 -y 3440 -defaultsOSRD
preplace portBus USER_dbg_02_signal -pg 1 -lvl 10 -x 4630 -y 210 -defaultsOSRD
preplace portBus USER_dbg_00_signal -pg 1 -lvl 10 -x 4630 -y 2310 -defaultsOSRD
preplace portBus USER_dbg_04_signal -pg 1 -lvl 10 -x 4630 -y 3530 -defaultsOSRD
preplace portBus USER_dbg_05_signal -pg 1 -lvl 10 -x 4630 -y 3560 -defaultsOSRD
preplace portBus USER_dbg_06_signal -pg 1 -lvl 10 -x 4630 -y 3590 -defaultsOSRD
preplace portBus USER_dbg_07_signal -pg 1 -lvl 10 -x 4630 -y 3620 -defaultsOSRD
preplace portBus USER_dbg_08_signal -pg 1 -lvl 10 -x 4630 -y 3650 -defaultsOSRD
preplace portBus USER_dbg_09_signal -pg 1 -lvl 10 -x 4630 -y 3680 -defaultsOSRD
preplace portBus USER_dbg_10_signal -pg 1 -lvl 10 -x 4630 -y 3710 -defaultsOSRD
preplace portBus USER_dbg_11_signal -pg 1 -lvl 10 -x 4630 -y 3740 -defaultsOSRD
preplace portBus USER_dbg_12_signal -pg 1 -lvl 10 -x 4630 -y 3770 -defaultsOSRD
preplace portBus USER_dbg_13_signal -pg 1 -lvl 10 -x 4630 -y 3800 -defaultsOSRD
preplace portBus USER_dbg_01_signal -pg 1 -lvl 10 -x 4630 -y 20 -defaultsOSRD
preplace portBus USER_dbg_03_signal -pg 1 -lvl 10 -x 4630 -y 3500 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 4 -x 1180 -y 3600 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 8 -x 3330 -y 3170 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 9 -x 4120 -y 2970 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 3 -x 770 -y 3170 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 5 -x 1880 -y 4260 -defaultsOSRD
preplace inst lt_fmeter_xlconcat_0 -pg 1 -lvl 3 -x 770 -y 2320 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 9 -x 4120 -y 3290 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 9 -x 4120 -y 110 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 9 -x 4120 -y 2720 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 9 -x 4120 -y 1260 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 5 -x 1880 -y 2910 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 9 -x 4120 -y 2110 -defaultsOSRD
preplace inst microblaze_0_axi_mem_interconnect_0 -pg 1 -lvl 8 -x 3330 -y 2870 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 8 -x 3330 -y 1890 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 8 -x 3330 -y 3330 -defaultsOSRD
preplace inst mdm_USER2_0 -pg 1 -lvl 5 -x 1880 -y 2570 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 6 -x 2370 -y 3070 -defaultsOSRD
preplace inst microblaze_0_axi_periph_interconnect_0 -pg 1 -lvl 7 -x 2820 -y 1760 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 2 -x 410 -y 2180 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 1 -x 140 -y 2290 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 2 -x 410 -y 2290 -defaultsOSRD
preplace inst EUI48 -pg 1 -lvl 9 -x 4120 -y 1750 -defaultsOSRD
preplace inst CLK1B_CW_0 -pg 1 -lvl 9 -x 4120 -y 1930 -defaultsOSRD
preplace inst SCOPE -pg 1 -lvl 9 -x 4120 -y 740 -defaultsOSRD
preplace inst CFG_Si5338 -pg 1 -lvl 9 -x 4120 -y 2400 -defaultsOSRD
preplace inst CLOCK -pg 1 -lvl 8 -x 3330 -y 2550 -defaultsOSRD
preplace inst AXI_TRX -pg 1 -lvl 9 -x 4120 -y 340 -defaultsOSRD
preplace inst microblaze_0_axi_periph_interconnect_1 -pg 1 -lvl 8 -x 3330 -y 1470 -defaultsOSRD
preplace inst rst_microblaze_0_sys_reset_0 -pg 1 -lvl 4 -x 1180 -y 3070 -defaultsOSRD
preplace inst xlconstant_val0_len1 -pg 1 -lvl 9 -x 4120 -y 3530 -defaultsOSRD
preplace inst SREC_axi_all_interconnect_0 -pg 1 -lvl 7 -x 2820 -y 2860 -defaultsOSRD
preplace inst SREC_axi_periph_interconnect_0 -pg 1 -lvl 8 -x 3330 -y 2180 -defaultsOSRD
preplace inst SREC_boot_loader_FSM_0 -pg 1 -lvl 6 -x 2370 -y 3310 -defaultsOSRD
preplace netloc ARESETN_1 1 3 5 NJ 3190 NJ 3190 2100J 3180 NJ 3180 3170
preplace netloc CFG_SC0712_0_reset_0 1 4 6 1740 3420 NJ 3420 NJ 3420 NJ 3420 3670 3110 4400
preplace netloc labtools_fmeter_0_F1_CLK2_125MHz_mgt 1 4 1 1540 3530n
preplace netloc labtools_fmeter_0_F0_microblaze_0_Clk_100MHz 1 4 1 1550 3510n
preplace netloc labtools_fmeter_0_update 1 4 1 1460 3690n
preplace netloc labtools_fmeter_0_F3_CLK0_NA 1 4 1 1500 3570n
preplace netloc labtools_fmeter_0_F2_CLK1B_50MHz_eth 1 4 1 1520 3550n
preplace netloc microblaze_0_Clk_100MHz 1 2 8 590 2980 1010 2950 1560 3150 2130 2970 2660 3120 3110 2650 3640 3440 4600
preplace netloc mig_7series_0_mmcm_locked 1 2 8 600 3270 990 3770 1430J 3480 NJ 3480 NJ 3480 NJ 3480 3870J 3430 4610
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 8 2 3880 3450 4570
preplace netloc mig_7series_0_ui_clk_sync_rst 1 2 8 590 3430 NJ 3430 NJ 3430 NJ 3430 NJ 3430 NJ 3430 3680J 3100 4360
preplace netloc ext_reset_1 1 0 9 NJ 2680 NJ 2680 NJ 2680 NJ 2680 NJ 2680 NJ 2680 2600J 2640 3090 2410 3580J
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 3 5 980 3200 NJ 3200 2110J 3190 NJ 3190 3000
preplace netloc rst_mig_7series_0_100M_mb_reset 1 4 2 1540 3160 2110J
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 3 7 950J 2970 1550 3220 2140 3210 2640 2700 3150 3050 3650 3460 4610J
preplace netloc CLK2_125MHz_mgt_g_0 1 2 1 550J 2170n
preplace netloc lt_fmeter_xlconcat_0_dout 1 3 1 970 2320n
preplace netloc mig_7series_0_init_calib_complete 1 9 1 NJ 3040
preplace netloc UART0_clk_wiz_0_clk_out1 1 8 2 3530 3140 NJ
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 3 7 960J 3210 NJ 3210 2120J 3200 NJ 3200 2960J 3400 3700 3470 NJ
preplace netloc labtools_fmeter_0_F4_TRX_LVDS_divclk 1 4 1 1490 3590n
preplace netloc UART0_UART0EXT_CTSn 1 9 1 4590J 3230n
preplace netloc UART0_UART0EXT_DSRn 1 9 1 4590J 3250n
preplace netloc UART0_UART0EXT_DCDn 1 9 1 4580J 3270n
preplace netloc UART0_UART0EXT_RIn 1 9 1 4560J 3300n
preplace netloc UART0EXT_RTSn_1 1 0 9 NJ 3750 NJ 3750 NJ 3750 NJ 3750 1410J 3460 NJ 3460 NJ 3460 NJ 3460 3500J
preplace netloc UART0EXT_DTRn_1 1 0 9 NJ 3780 NJ 3780 NJ 3780 1010J 3760 1420J 3470 NJ 3470 NJ 3470 NJ 3470 3570J
preplace netloc UART0_UART0_rst_n 1 9 1 4560J 3350n
preplace netloc PWM_lights_LCD_rstn 1 9 1 4600J 60n
preplace netloc PWM_lights_LED_RGB_blue 1 9 1 4600J 90n
preplace netloc PWM_lights_LED_RGB_green 1 9 1 NJ 120
preplace netloc PWM_lights_LCD_BL 1 9 1 4600J 140n
preplace netloc PWM_lights_LED_RGB_red 1 9 1 4600J 160n
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 9 NJ 2910 NJ 2910 NJ 2910 NJ 2910 1590J 3110 2020J 2710 2630J 2660 NJ 2660 3530J
preplace netloc rotenc_dec_cnt_en_1 1 0 9 NJ 2940 NJ 2940 NJ 2940 NJ 2940 1580J 3120 2030J 2730 2650J 2670 NJ 2670 3520J
preplace netloc BOARD_ROTENC_PUSH_1 1 0 9 NJ 3450 NJ 3450 NJ 3450 NJ 3450 1530 3130 2040J 2770 2670J 2680 NJ 2680 3510J
preplace netloc ETH0_DA_G 1 9 1 4600J 1130n
preplace netloc CFG_Si5338_qspi_0_ip2intc_irpt 1 4 6 1740 2690 2090 2420 NJ 2420 2990J 2430 3520J 2570 4600
preplace netloc axi_timer_0_interrupt 1 4 5 1690 2100 NJ 2100 NJ 2100 3050J 2000 3490
preplace netloc decoder_rx09_ch00_int_0 1 0 5 NJ 2780 NJ 2780 NJ 2780 NJ 2780 NJ
preplace netloc PLL_irpt 1 0 5 NJ 2840 NJ 2840 NJ 2840 NJ 2840 NJ
preplace netloc UART0_ip2intc_irpt 1 4 6 1710 3440 NJ 3440 NJ 3440 NJ 3440 3510J 3120 4370
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 4 6 1700 2110 NJ 2110 NJ 2110 3060J 2010 3610J 2190 4360
preplace netloc ROTENC_decoder_ip2intc_irpt 1 4 6 1720 2700 NJ 2700 2610J 2650 3100J 2640 3630J 2600 4360
preplace netloc UART0_irpt 1 4 6 1730 3450 NJ 3450 NJ 3450 NJ 3450 3850J 3130 4360
preplace netloc ETH0_ip2intc_irpt 1 4 6 1650 1170 NJ 1170 NJ 1170 NJ 1170 3730J 1570 4480
preplace netloc PWM_lights_ip2intc_irpt 1 4 6 1610 1160 NJ 1160 NJ 1160 NJ 1160 3740J 1550 4510
preplace netloc CLK1B_50MHz_phy_clk_0 1 0 9 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 3140J 1750 3500J
preplace netloc ETH0_LINK_LED_g_0 1 0 9 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 3760J
preplace netloc ROTENC_decoder_Q 1 4 6 1650 3140 2070J 2780 2600J 2690 NJ 2690 3490J 2830 4360
preplace netloc CLK0_NA_50M_0 1 1 1 NJ 2290
preplace netloc CLK0_NA_50M_g_0 1 2 6 550 2460 NJ 2460 NJ 2460 NJ 2460 NJ 2460 2970J
preplace netloc labtools_fmeter_0_F5_ETH0_s_mii_tx_clk 1 4 1 1480 3610n
preplace netloc labtools_fmeter_0_F6_ETH0_s_mii_rx_clk 1 4 1 1470 3630n
preplace netloc ETH0_s_mii_tx_clk 1 2 8 580 810 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 3780 1500 4460
preplace netloc ETH0_s_mii_rx_clk 1 2 8 570 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 3770 1520 4450
preplace netloc ETH0_DA_Y 1 9 1 4550J 1110n
preplace netloc ETH0_LEDstatus_vio_0 1 4 6 1660 3500 NJ 3500 NJ 3500 NJ 3500 3780J 3600 4540
preplace netloc ETH0_m_mii_txd_vio_0 1 4 6 1690 3530 NJ 3530 NJ 3530 NJ 3530 3670J 3630 4550
preplace netloc ETH0_mii_rxd_vio_0 1 4 6 1680 3520 NJ 3520 NJ 3520 NJ 3520 3710J 3620 4530
preplace netloc EUI48_EUI48_FSM_start 1 9 1 NJ 1750
preplace netloc EUI48_FSM_run_1 1 0 9 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 3720J
preplace netloc EUI48_data_1 1 0 9 NJ 2970 NJ 2970 NJ 2970 940J 2960 1510 2080 NJ 2080 NJ 2080 3030J 1770 3660J
preplace netloc mdm_USER2_0_Debug_SYS_Rst_1 1 5 4 2050 2410 NJ 2410 3080J 2420 3760
preplace netloc CLK1B_clk_wiz_0_clk_out2_fmeter 1 2 8 600 2090 NJ 2090 NJ 2090 NJ 2090 NJ 2090 3040J 1780 3630J 2030 4370
preplace netloc dcm_locked_1 1 8 2 3880 1560 4360
preplace netloc ETH0_MIIstatus_vio_0 1 4 6 1670 3510 NJ 3510 NJ 3510 NJ 3510 3740J 3610 4520
preplace netloc ETH0_s_mii_col 1 8 2 3790 1590 4440
preplace netloc ETH0_s_mii_crs 1 8 2 3800 1600 4430
preplace netloc ETH0_s_mii_rx_dv 1 8 2 3810 1610 4420
preplace netloc ETH0_s_mii_rxd_1 1 8 2 3820 1620 4410
preplace netloc ETH0_s_mii_rx_er 1 8 2 3830 1630 4400
preplace netloc ETH0_m_mii_tx_en 1 8 2 3870 1010 4470
preplace netloc ETH0_m_mii_txd_1 1 8 2 3840 1640 4390
preplace netloc ETH0_m_mii_tx_er 1 8 2 3850 1650 4380
preplace netloc SCOPE_FSM_Timebase_CE_1 1 0 9 NJ 800 NJ 800 550J 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ
preplace netloc SCOPE_FSM_FIFO_Rst_1 1 0 9 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 3700J
preplace netloc SCOPE_FSM_FIFO_RdEn_1 1 0 9 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_WrFull 1 9 1 4550J 650n
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdValid 1 9 1 4600J 680n
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdEmpty 1 9 1 4550J 710n
preplace netloc SCOPE_SCOPE_FSM_TrigSrc 1 9 1 NJ 740
preplace netloc SCOPE_FSM_FIFO_WrEn_0 1 0 9 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 3540J
preplace netloc CLK1B_CW_0_clk_out1_RMII 1 8 2 3870 1530 4370
preplace netloc CLK1B_CW_0_clk_out3_Scope 1 8 2 3860 1510 4460
preplace netloc CLK1B_CW_0_psdone 1 4 6 1730 3490 NJ 3490 NJ 3490 NJ 3490 3840J 3590 4430
preplace netloc SCOPE_SCOPE_FSM_FIFO_wr_rst_busy 1 9 1 4600J 760n
preplace netloc SCOPE_SCOPE_FSM_FIFO_rd_rst_busy 1 9 1 4600J 780n
preplace netloc SCOPE_SCOPE_FSM_GPIO0_Out 1 9 1 4550J 800n
preplace netloc SCOPE_FSM_GPIO1_In_1 1 0 9 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 3540J
preplace netloc ETH0_phy_rst_n 1 9 1 NJ 1450
preplace netloc CFG_Si5338_clk_wiz_0_65MHz_1 1 3 7 1010 3440 1570 2430 NJ 2430 NJ 2430 2970 2350 3560 2220 4380
preplace netloc labtools_fmeter_0_F7_TRX_clk_trx_26MHz 1 4 1 1450 3650n
preplace netloc labtools_fmeter_0_F8_TRX_clk_trx_pll_25MHz 1 4 1 1440 3670n
preplace netloc Status_LVDS_rx09_synced_1 1 0 5 NJ 4220 NJ 4220 NJ 4220 NJ 4220 1410J
preplace netloc decoder_rx09_ch00_strength_1 1 0 5 NJ 4400 NJ 4400 NJ 4400 NJ 4400 1350J
preplace netloc decoder_rx09_ch00_noise_1 1 0 5 NJ 4370 NJ 4370 NJ 4370 NJ 4370 1360J
preplace netloc Status_LVDS_rx24_synced_1 1 0 5 NJ 4250 NJ 4250 NJ 4250 NJ 4250 1400J
preplace netloc pulldata_dds_inc_1 1 0 5 NJ 4160 NJ 4160 NJ 4160 NJ 4160 1430J
preplace netloc dds_tx09_ptt_1 1 0 5 NJ 4190 NJ 4190 NJ 4190 NJ 4190 1420J
preplace netloc TRX_rx_clkdiv_16MHz_in_1 1 0 3 NJ 2350 NJ 2350 560J
preplace netloc TRX_rx24_32bits_CD100_1 1 0 5 NJ 3910 NJ 3910 NJ 3910 NJ 3910 1410J
preplace netloc TRX_rx09_32bits_CD100_1 1 0 5 NJ 3880 NJ 3880 NJ 3880 NJ 3880 NJ
preplace netloc TRX_rx_rd_data_count_1 1 0 5 NJ 3850 NJ 3850 NJ 3850 NJ 3850 1410J
preplace netloc TRX_clk_trx_26MHz_vio_1 1 0 3 NJ 2380 NJ 2380 NJ
preplace netloc TRX_clk_trx_pll_25MHz_vio_1 1 0 3 NJ 2410 NJ 2410 570J
preplace netloc TRX_tx_re_1 1 0 5 NJ 4100 NJ 4100 NJ 4100 NJ 4100 1450J
preplace netloc TRX_tx_im_1 1 0 5 NJ 4130 NJ 4130 NJ 4130 NJ 4130 1440J
preplace netloc TRX_tx_data_count_1 1 0 5 NJ 3980 NJ 3980 NJ 3980 NJ 3980 1490J
preplace netloc TRX_TX_RF09_PULLDATA_FIFO_empty_1 1 0 5 NJ 3950 NJ 3950 NJ 3950 NJ 3950 1500J
preplace netloc TRX_decoder_rx09_ch00_squelch_lvl_1 1 0 5 NJ 4340 NJ 4340 NJ 4340 NJ 4340 1370J
preplace netloc TRX_tx_DDS0_gpio_inc_1 1 0 5 NJ 4010 NJ 4010 NJ 4010 NJ 4010 1480J
preplace netloc TRX_tx_DDS0_gpio_ampt_1 1 0 5 NJ 4040 NJ 4040 NJ 4040 NJ 4040 1470J
preplace netloc TRX_tx_DDS1_gpio_ampt_1 1 0 5 NJ 4070 NJ 4070 NJ 4070 NJ 4070 1460J
preplace netloc decoder_rx09_chXX_sql_open_1 1 0 5 NJ 4280 NJ 4280 NJ 4280 NJ 4280 1390J
preplace netloc decoder_rx09_chXX_active_1 1 0 5 NJ 4310 NJ 4310 NJ 4310 NJ 4310 1380J
preplace netloc TRX_CONFIG_qspi_irpt_1 1 4 6 1620 1150 NJ 1150 NJ 1150 NJ 1150 3750J 1540 4490
preplace netloc AXI_TRX_TRX_CONFIG_GPIO1_0 1 9 1 4600J 290n
preplace netloc TRX_CONFIG_GPIO2_i_1 1 0 9 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 3860J
preplace netloc AXI_TRX_TRX_TX_DDS_GPIO1_0 1 9 1 NJ 320
preplace netloc TRX_TX_DDS_GPIO1_i_1 1 0 9 NJ 410 NJ 410 NJ 410 NJ 410 NJ 410 NJ 410 NJ 410 NJ 410 NJ
preplace netloc AXI_TRX_TRX_TX_DDS_GPIO2_0 1 9 1 4600J 340n
preplace netloc AXI_TRX_TRX_TX_DDSAMPL_GPIO1_0 1 9 1 4600J 360n
preplace netloc AXI_TRX_TRX_TX_DDSAMPL_GPIO2_0 1 9 1 4550J 380n
preplace netloc TRX_RX_PUSHDATA_GPIO1_i_1 1 0 9 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 3500J
preplace netloc AXI_TRX_TRX_RX_PUSHDATA_GPIO2_0 1 9 1 4600J 420n
preplace netloc TRX_LVDS_tx09_fifo_din_1 1 0 5 NJ 4940 NJ 4940 NJ 4940 NJ 4940 1710J
preplace netloc LVDS_mrk09ok_1 1 0 5 NJ 4880 NJ 4880 NJ 4880 NJ 4880 1690J
preplace netloc LVDS_mrk24ok_1 1 0 5 NJ 4910 NJ 4910 NJ 4910 NJ 4910 1700J
preplace netloc rst_mig_7series_0_100M_mb_reset1 1 3 3 1000 3180 NJ 3180 2050
preplace netloc CFG_mon_GPIO1_I 1 4 6 1600 2360 NJ 2360 NJ 2360 NJ 2360 3580J 2200 4400
preplace netloc CFG_mon_GPIO1_O 1 4 6 1640 2370 NJ 2370 NJ 2370 NJ 2370 3590J 2210 4390
preplace netloc CFG_PLL_I2C_ext_scl_o 1 9 1 4610J 2350n
preplace netloc Net 1 9 1 NJ 2380
preplace netloc vio_0_probe_out0 1 5 1 2080 3350n
preplace netloc CFG_Si5338_rst_proc_interconnect_aresetn_0 1 8 2 3870 2840 4390
preplace netloc AXI_TRX_TRX_RX_PUSHDATA_gpio_irpt 1 4 6 1630 1180 NJ 1180 NJ 1180 NJ 1180 3500J 1580 4500
preplace netloc SREC_boot_loader_FSM_1_SREC_error 1 4 3 1740 4970 NJ 4970 2670
preplace netloc SREC_boot_loader_FSM_1_SREC_resetn 1 3 4 1010 3170 NJ 3170 NJ 3170 2620
preplace netloc SREC_boot_loader_FSM_1_SREC_done 1 4 3 1730 4960 NJ 4960 2600
preplace netloc CFG_Si5338_rst_dbg_interconnect_aresetn 1 4 6 1740 2450 NJ 2450 NJ 2450 NJ 2450 3500J 2590 4360
preplace netloc xlconstant_val0_len1_dout 1 9 1 4610J 3500n
preplace netloc CFG_Si5338_gpio_io_o 1 4 6 1710 3550 NJ 3550 NJ 3550 NJ 3550 3600J 3640 4420
preplace netloc CFG_Si5338_gpio2_io_o 1 4 6 1720 3560 NJ 3560 NJ 3560 NJ 3560 3520J 3650 4410
preplace netloc SREC_boot_loader_FSM_0_DBG_Sig_NxtLoad_out_0 1 9 1 N 20
preplace netloc SREC_boot_loader_FSM_0_DBG_Sig_NxtWrite_out_0 1 9 1 N 210
preplace netloc SREC_boot_loader_FSM_0_fsm_axi_last_b 1 4 3 1700 3540 NJ 3540 2610
preplace netloc CFG_Si5338_CFG_Si5338_peripheral_aresetn 1 7 3 3170 2440 3510J 2580 4370
preplace netloc decoder_rx09_ch00_center_pos_1 1 0 5 NJ 4430 NJ 4430 NJ 4430 NJ 4430 1400J
preplace netloc decoder_rx09_ch01_noise_1 1 0 5 NJ 4460 NJ 4460 NJ 4460 NJ 4460 NJ
preplace netloc decoder_rx09_ch01_strength_1 1 0 5 NJ 4490 NJ 4490 NJ 4490 NJ 4490 1400J
preplace netloc decoder_rx09_ch01_center_pos_1 1 0 5 NJ 4520 NJ 4520 NJ 4520 NJ 4520 1400J
preplace netloc decoder_rx09_ch02_noise_1 1 0 5 NJ 4550 NJ 4550 NJ 4550 NJ 4550 1410J
preplace netloc decoder_rx09_ch02_strength_1 1 0 5 NJ 4580 NJ 4580 NJ 4580 NJ 4580 1360J
preplace netloc decoder_rx09_ch02_center_pos_1 1 0 5 NJ 4610 NJ 4610 NJ 4610 NJ 4610 1410J
preplace netloc decoder_rx09_ch03_noise_1 1 0 5 NJ 4640 NJ 4640 NJ 4640 NJ 4640 1490J
preplace netloc decoder_rx09_ch03_strength_1 1 0 5 NJ 4670 NJ 4670 NJ 4670 NJ 4670 1570J
preplace netloc decoder_rx09_ch03_center_pos_1 1 0 5 NJ 4700 NJ 4700 NJ 4700 NJ 4700 1610J
preplace netloc decoder_rx09_ch04_noise_1 1 0 5 NJ 4730 NJ 4730 NJ 4730 NJ 4730 1630J
preplace netloc decoder_rx09_ch04_strength_1 1 0 5 NJ 4760 NJ 4760 NJ 4760 NJ 4760 1650J
preplace netloc decoder_rx09_ch04_center_pos_1 1 0 5 NJ 4790 NJ 4790 NJ 4790 NJ 4790 1660J
preplace netloc decoder_rx09_ch05_noise_1 1 0 5 NJ 4820 NJ 4820 NJ 4820 NJ 4820 1670J
preplace netloc decoder_rx09_ch05_strength_1 1 0 5 NJ 4850 NJ 4850 NJ 4850 NJ 4850 1680J
preplace netloc decoder_rx09_ch05_center_pos_1 1 0 5 NJ 4970 NJ 4970 NJ 4970 NJ 4970 1720J
preplace netloc microblaze_0_ilmb_1 1 6 2 NJ 3050 2960
preplace netloc S_AXI2_1 1 7 2 3010 310 NJ
preplace netloc CLK2_125MHz_mgt_diff_0 1 0 2 NJ 2180 NJ
preplace netloc SREC_axi_interconnect_0_M02_AXI 1 7 1 3120 2070n
preplace netloc microblaze_0_M_AXI_DC 1 6 2 NJ 3090 3160
preplace netloc mig_7series_0_DDR3 1 9 1 NJ 2900
preplace netloc S_AXI1_3 1 7 2 2990 290 NJ
preplace netloc SREC_axi_interconnect_0_M01_AXI 1 7 1 3140 2790n
preplace netloc axi_iic_1_IIC 1 9 1 NJ 2090
preplace netloc S_AXI_8 1 8 1 3670 1550n
preplace netloc S_AXI_2 1 8 1 3620 1410n
preplace netloc microblaze_0_axi_periph_interconnect_0_M01_AXI 1 7 1 3130 1680n
preplace netloc AXI_LITE_2 1 7 2 2970 250 NJ
preplace netloc microblaze_0_M_AXI_IC 1 6 2 NJ 3110 2980
preplace netloc microblaze_0_dlmb_1 1 6 2 NJ 3030 3070
preplace netloc microblaze_0_axi_periph_interconnect_0_M04_AXI 1 7 1 3070 1740n
preplace netloc microblaze_0_axi_periph_interconnect_0_M03_AXI 1 7 1 3120 1720n
preplace netloc ETH0_ETH0_MDIO_MDC 1 9 1 NJ 1090
preplace netloc mdm_USER2_0_MBDEBUG_1 1 5 1 2060 2600n
preplace netloc INT_ctrl_interrupt 1 5 1 2050 2910n
preplace netloc S02_AXI_1 1 8 1 3600 2170n
preplace netloc SREC_boot_loader_FSM_0_m00_axi 1 6 1 2680 2760n
preplace netloc microblaze_0_axi_periph_interconnect_0_M02_AXI 1 4 4 1730 2440 NJ 2440 NJ 2440 2960
preplace netloc mdm_USER2_0_MBDEBUG_0 1 5 4 2040 2400 NJ 2400 NJ 2400 3600J
preplace netloc AXI_TRX_TRX_CONFIG_SPI 1 9 1 NJ 260
preplace netloc UART0_UART0 1 9 1 NJ 3210
preplace netloc CLK0_NA_50M_diff_0 1 0 1 NJ 2290
preplace netloc axi_quad_spi_0_SPI_0 1 9 1 NJ 2280
preplace netloc mdm_USER2_0_M_AXI 1 5 4 2030 2390 NJ 2390 NJ 2390 NJ
preplace netloc S_AXI1_1 1 8 1 3530 540n
preplace netloc ETH0_RMII_PHY_M_0 1 9 1 4600J 1060n
preplace netloc microblaze_0_axi_periph_interconnect_1_M07_AXI 1 8 1 3680 1530n
preplace netloc S_AXI_3 1 8 1 3510 90n
preplace netloc mdm_USER2_0_LMB_0 1 5 4 2020 2380 NJ 2380 NJ 2380 3600J
preplace netloc mdm_USER2_0_microblaze_LMB_1 1 5 3 2080 2960 2630J 3020 2970J
preplace netloc microblaze_0_axi_periph_interconnect_1_M02_AXI 1 8 1 3690 1430n
preplace netloc S_AXI_4 1 8 1 3520 520n
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 3500 2870n
preplace netloc CLK3_50MHz_mig_diff_0 1 0 9 NJ 3410 NJ 3410 NJ 3410 NJ 3410 NJ 3410 NJ 3410 NJ 3410 NJ 3410 3660J
preplace netloc S00_AXI_1 1 7 1 3000 1250n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 7 2 NJ 1760 3540
preplace netloc S_AXI3_1 1 7 2 3020 330 NJ
preplace netloc S_AXI_7 1 7 2 2980 270 NJ
preplace netloc SREC_axi_interconnect_0_M00_AXI 1 7 1 3020 2840n
preplace netloc microblaze_0_axi_dp 1 6 1 2620 1500n
preplace netloc S_AXI_1 1 8 1 3710 1390n
preplace netloc microblaze_0_axi_periph_interconnect_1_M06_AXI 1 8 1 3550 1510n
preplace netloc microblaze_0_axi_periph_interconnect_1_M05_AXI 1 8 1 3570 1490n
levelinfo -pg 1 0 140 410 770 1180 1880 2370 2820 3330 4120 4630
pagesize -pg 1 -db -bbox -sgen -310 0 4990 4990
"
}
0
