

================================================================
== Vivado HLS Report for 'readmemB'
================================================================
* Date:           Sat Dec 12 21:55:43 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_stable_content
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 3.512 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       10|       10| 0.133 us | 0.133 us |   10|   10| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      658|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      145|    -|
|Register             |        -|      -|      365|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      365|      803|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln48_1_fu_189_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln48_2_fu_206_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln48_3_fu_223_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln48_4_fu_240_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln48_5_fu_257_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln48_6_fu_274_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln48_7_fu_291_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln48_8_fu_308_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln48_fu_170_p2                |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage2_11001         |    and   |      0|  0|   2|           1|           1|
    |grp_fu_142_p2                     |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln45_1_fu_165_p2             |   icmp   |      0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |out_strm_V_din                    |  select  |      0|  0|  32|           1|          32|
    |select_ln45_1_fu_176_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_2_fu_194_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_3_fu_211_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_4_fu_228_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_5_fu_245_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_6_fu_262_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_7_fu_279_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_8_fu_296_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_fu_158_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 658|         367|         585|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  50|         11|    1|         11|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |out_strm_V_blk_n         |   9|          2|    1|          2|
    |req_strm_V_blk_n         |   9|          2|    1|          2|
    |tb_address1              |  50|         11|    4|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 145|         32|   10|         65|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |reg_138                      |  32|   0|   32|          0|
    |select_ln45_1_reg_341        |  32|   0|   32|          0|
    |select_ln45_2_reg_352        |  32|   0|   32|          0|
    |select_ln45_3_reg_363        |  32|   0|   32|          0|
    |select_ln45_4_reg_374        |  32|   0|   32|          0|
    |select_ln45_5_reg_385        |  32|   0|   32|          0|
    |select_ln45_6_reg_396        |  32|   0|   32|          0|
    |select_ln45_7_reg_407        |  32|   0|   32|          0|
    |select_ln45_8_reg_418        |  32|   0|   32|          0|
    |tb_load_reg_326              |  32|   0|   32|          0|
    |tmp_1_reg_331                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 365|   0|  365|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   readmemB   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   readmemB   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   readmemB   | return value |
|ap_done             | out |    1| ap_ctrl_hs |   readmemB   | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |   readmemB   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   readmemB   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   readmemB   | return value |
|req_strm_V_dout     |  in |   32|   ap_fifo  |  req_strm_V  |    pointer   |
|req_strm_V_empty_n  |  in |    1|   ap_fifo  |  req_strm_V  |    pointer   |
|req_strm_V_read     | out |    1|   ap_fifo  |  req_strm_V  |    pointer   |
|out_strm_V_din      | out |   32|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_full_n   |  in |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_write    | out |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|tb_address1         | out |    4|  ap_memory |      tb      |     array    |
|tb_ce1              | out |    1|  ap_memory |      tb      |     array    |
|tb_q1               |  in |   32|  ap_memory |      tb      |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

