[36m@tldraw/core-example-advanced:build[0m: cache hit, replaying output [2ma91de92c699d29ac[0m
[36m@tldraw/core-example-advanced:build: [0m$ tsc && vite build
