// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception2191[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<313>;
	.reg .b16 	%rs<231>;
	.reg .b32 	%r<3749>;
	.reg .f32 	%f<787>;
	.reg .b64 	%rd<342>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r357, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd25, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r366, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p3, %r366, 76895;
	@%p3 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd26, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r358, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r367, %r1, 768, %r3;
	or.b32  	%r368, %r367, %r4;
	mul.wide.u32 	%rd33, %r368, 4;
	add.s64 	%rd6, %rd26, %rd33;
	mov.u32 	%r369, 1;
	st.global.u32 	[%rd6], %r369;
	setp.gt.u32 	%p4, %r358, 32767;
	@%p4 bra 	$L__BB0_6;
// %bb.3:                               // %L122
	ld.param.u32 	%r359, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p5, %r359, %r358;
	setp.gt.s32 	%p6, %r359, 65535;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB0_6;
// %bb.4:                               // %L129
	ld.param.u32 	%r360, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r5, %r359, %r358;
	mad.lo.s32 	%r370, %r5, -1431655765, 715827872;
	shf.r.wrap.b32 	%r371, %r370, %r370, 4;
	setp.gt.u32 	%p8, %r371, 89478484;
	setp.gt.u32 	%p9, %r360, 511;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB0_6;
// %bb.5:                               // %L140
	ld.param.u32 	%r361, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p11, %r361, %r360;
	setp.lt.s32 	%p12, %r361, 1024;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r372, %r361, %r360;
	shr.s32 	%r373, %r5, 31;
	shr.u32 	%r374, %r373, 24;
	add.s32 	%r375, %r5, %r374;
	shr.s32 	%r376, %r375, 8;
	setp.eq.s32 	%p14, %r372, %r376;
	@%p14 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L262
	ld.param.u32 	%r362, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p15, %r362, 0;
	@%p15 bra 	$L__BB0_12;
// %bb.9:                               // %L264
	ld.param.u32 	%r364, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	ld.param.u32 	%r363, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p16, %r363, %r362;
	setp.gt.s32 	%p17, %r363, 48;
	or.pred  	%p18, %p16, %p17;
	setp.lt.s32 	%p19, %r364, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_12;
// %bb.10:                              // %L280
	ld.param.u32 	%r365, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p21, %r365, %r364;
	setp.gt.s32 	%p22, %r365, 512;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_12;
// %bb.11:                              // %L290
	sub.s32 	%r377, %r365, %r364;
	sub.s32 	%r378, %r363, %r362;
	setp.eq.s32 	%p24, %r377, %r378;
	@%p24 bra 	$L__BB0_194;
	bra.uni 	$L__BB0_12;
$L__BB0_194:                            // %pass162
	and.b32  	%r223, %r4, 3;
	shr.u32 	%r224, %r4, 2;
	mul.lo.s32 	%r379, %r223, %r224;
	and.b32  	%r380, %r379, 7;
	cvt.rn.f32.s32 	%f201, %r380;
	mov.f32 	%f202, 0f40800000;
	div.approx.f32 	%f169, %f201, %f202;
	abs.f32 	%f785, %f169;
	setp.lt.f32 	%p25, %f785, 0f40000000;
	setp.gtu.f32 	%p312, %f785, 0f4B800000;
	mov.f32 	%f781, %f785;
	@%p25 bra 	$L__BB0_206;
// %bb.195:
	@%p312 bra 	$L__BB0_202;
	bra.uni 	$L__BB0_196;
$L__BB0_202:
	mov.b32 	%r226, %f785;
	and.b32  	%r381, %r226, 8388607;
	or.b32  	%r3744, %r381, 1065353216;
	mov.b32 	%f780, %r3744;
	add.s32 	%r382, %r226, -1073741824;
	and.b32  	%r3745, %r382, -8388608;
	setp.eq.s32 	%p32, %r3745, 0;
	@%p32 bra 	$L__BB0_205;
// %bb.203:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f212, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f211,%f212;
	// end inline asm
$L__BB0_204:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r383, %r3745, 192937984;
	add.s32 	%r384, %r3744, %r383;
	mov.b32 	%f213, %r384;
	mul.f32 	%f214, %f211, %f213;
	sub.f32 	%f215, %f213, %f214;
	fma.rn.f32 	%f216, %f215, %f211, %f214;
	sub.f32 	%f217, %f213, %f216;
	fma.rz.f32 	%f218, %f217, %f211, %f216;
	cvt.rzi.f32.f32 	%f219, %f218;
	sub.f32 	%f780, %f213, %f219;
	sub.s32 	%r3745, %r3745, %r383;
	mov.b32 	%r3744, %f780;
	setp.ne.s32 	%p33, %r3745, 0;
	setp.ne.s32 	%p34, %r3744, 0;
	and.pred  	%p35, %p33, %p34;
	@%p35 bra 	$L__BB0_204;
$L__BB0_205:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p36, %r226, 2139095039;
	selp.f32 	%f220, 0f7FFFFFFF, 0f4B800000, %p36;
	mul.f32 	%f221, %f780, 0f34000000;
	mul.f32 	%f781, %f220, %f221;
	bra.uni 	$L__BB0_206;
$L__BB0_196:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f203, 0f40000000;
	div.approx.f32 	%f204, %f785, %f203;
	cvt.rzi.f32.f32 	%f779, %f204;
	fma.rn.f32 	%f172, %f779, 0fC0000000, %f785;
	mov.b32 	%r225, %f172;
	setp.lt.u32 	%p27, %r225, 1073741824;
	@%p27 bra 	$L__BB0_201;
// %bb.197:
	setp.lt.u32 	%p28, %r225, -2147483647;
	@%p28 bra 	$L__BB0_199;
// %bb.198:
	add.f32 	%f209, %f779, 0fBF800000;
	setp.lt.f32 	%p31, %f172, 0fC0000000;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32 	%f779, %f210, %f209, %p31;
	bra.uni 	$L__BB0_201;
$L__BB0_199:
	add.f32 	%f779, %f779, 0f3F800000;
	setp.ltu.f32 	%p29, %f172, 0f40800000;
	@%p29 bra 	$L__BB0_201;
// %bb.200:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f205, %f779, 0f3F800000;
	fma.rn.f32 	%f207, %f203, 0fC0400000, %f172;
	setp.ge.f32 	%p30, %f207, 0f00000000;
	add.f32 	%f208, %f205, 0f3F800000;
	selp.f32 	%f779, %f208, %f205, %p30;
$L__BB0_201:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f781, %f779, 0fC0000000, %f785;
$L__BB0_206:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f222, %f781;
	setp.gtu.f32 	%p37, %f222, 0f7F800000;
	mov.b32 	%r385, %f169;
	and.b32  	%r233, %r385, -2147483648;
	@%p37 bra 	$L__BB0_208;
// %bb.207:
	mov.b32 	%r386, %f781;
	or.b32  	%r387, %r233, %r386;
	mov.b32 	%f781, %r387;
$L__BB0_208:                            // %__nv_fmodf.exit
	mov.f32 	%f223, 0f00000000;
	shl.b32 	%r236, %r4, 1;
	and.b32  	%r237, %r236, 6;
	or.b32  	%r238, %r237, 1;
	setp.eq.s32 	%p45, %r237, 6;
	mov.f32 	%f729, 0f41C00000;
	mul.lo.s32 	%r3645, %r237, %r224;
	mov.f32 	%f20, %f223;
	mov.f32 	%f21, %f223;
	@%p45 bra 	$L__BB0_28;
// %bb.13:                              // %L493
	cvt.u16.u32 	%rs1, %r3645;
	and.b16  	%rs2, %rs1, 255;
	mul.lo.s16 	%rs3, %rs2, 171;
	shr.u16 	%rs4, %rs3, 13;
	mul.lo.s16 	%rs5, %rs4, 48;
	sub.s16 	%rs6, %rs1, %rs5;
	and.b16  	%rs7, %rs6, 255;
	cvt.rn.f32.u16 	%f255, %rs7;
	div.approx.f32 	%f1, %f255, %f729;
	abs.f32 	%f733, %f1;
	setp.lt.f32 	%p46, %f733, 0f40000000;
	@%p46 bra 	$L__BB0_25;
// %bb.14:
	setp.gtu.f32 	%p47, %f733, 0f4B800000;
	@%p47 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r7, %f733;
	and.b32  	%r403, %r7, 8388607;
	or.b32  	%r3647, %r403, 1065353216;
	mov.b32 	%f732, %r3647;
	add.s32 	%r404, %r7, -1073741824;
	and.b32  	%r3648, %r404, -8388608;
	setp.eq.s32 	%p53, %r3648, 0;
	@%p53 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i988.preheader
	mov.f32 	%f266, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f265,%f266;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i988
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r405, %r3648, 192937984;
	add.s32 	%r406, %r3647, %r405;
	mov.b32 	%f267, %r406;
	mul.f32 	%f268, %f265, %f267;
	sub.f32 	%f269, %f267, %f268;
	fma.rn.f32 	%f270, %f269, %f265, %f268;
	sub.f32 	%f271, %f267, %f270;
	fma.rz.f32 	%f272, %f271, %f265, %f270;
	cvt.rzi.f32.f32 	%f273, %f272;
	sub.f32 	%f732, %f267, %f273;
	sub.s32 	%r3648, %r3648, %r405;
	mov.b32 	%r3647, %f732;
	setp.ne.s32 	%p54, %r3648, 0;
	setp.ne.s32 	%p55, %r3647, 0;
	and.pred  	%p56, %p54, %p55;
	@%p56 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i990
	setp.gt.u32 	%p57, %r7, 2139095039;
	selp.f32 	%f274, 0f7FFFFFFF, 0f4B800000, %p57;
	mul.f32 	%f275, %f732, 0f34000000;
	mul.f32 	%f733, %f274, %f275;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i967
	mov.f32 	%f257, 0f40000000;
	div.approx.f32 	%f258, %f733, %f257;
	cvt.rzi.f32.f32 	%f731, %f258;
	fma.rn.f32 	%f4, %f731, 0fC0000000, %f733;
	mov.b32 	%r6, %f4;
	setp.lt.u32 	%p48, %r6, 1073741824;
	@%p48 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p49, %r6, -2147483647;
	@%p49 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f263, %f731, 0fBF800000;
	setp.lt.f32 	%p52, %f4, 0fC0000000;
	add.f32 	%f264, %f263, 0fBF800000;
	selp.f32 	%f731, %f264, %f263, %p52;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f731, %f731, 0f3F800000;
	setp.ltu.f32 	%p50, %f4, 0f40800000;
	@%p50 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i971
	add.f32 	%f259, %f731, 0f3F800000;
	fma.rn.f32 	%f261, %f257, 0fC0400000, %f4;
	setp.ge.f32 	%p51, %f261, 0f00000000;
	add.f32 	%f262, %f259, 0f3F800000;
	selp.f32 	%f731, %f262, %f259, %p51;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i974
	fma.rn.f32 	%f733, %f731, 0fC0000000, %f733;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i993
	abs.f32 	%f276, %f733;
	setp.gtu.f32 	%p58, %f276, 0f7F800000;
	@%p58 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r407, %f1;
	and.b32  	%r408, %r407, -2147483648;
	mov.b32 	%r409, %f733;
	or.b32  	%r410, %r408, %r409;
	mov.b32 	%f733, %r410;
$L__BB0_27:                             // %__nv_fmodf.exit994
	add.f32 	%f277, %f733, %f733;
	mov.b32 	%r411, %f277;
	and.b32  	%r412, %r411, -2147483648;
	or.b32  	%r413, %r412, 1056964608;
	mov.b32 	%f278, %r413;
	add.f32 	%f279, %f277, %f278;
	cvt.rzi.f32.f32 	%f280, %f279;
	abs.f32 	%f281, %f277;
	setp.gt.f32 	%p59, %f281, 0f4B000000;
	selp.f32 	%f282, %f277, %f280, %p59;
	cvt.rzi.f32.f32 	%f283, %f277;
	setp.lt.f32 	%p60, %f281, 0f3F000000;
	selp.f32 	%f284, %f283, %f282, %p60;
	cvt.rzi.s32.f32 	%r414, %f284;
	fma.rn.f32 	%f285, %f284, 0fBF000000, %f733;
	mul.f32 	%f286, %f285, %f285;
	fma.rn.f32 	%f287, %f286, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f288, %f286, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f289, %f287, %f286, 0fC0A55DF6;
	fma.rn.f32 	%f290, %f288, %f286, 0f4081E0CF;
	fma.rn.f32 	%f291, %f286, %f285, 0f00000000;
	fma.rn.f32 	%f292, %f290, %f286, 0fC09DE9E6;
	fma.rn.f32 	%f293, %f289, %f291, 0f00000000;
	fma.rn.f32 	%f294, %f292, %f286, 0f3F800000;
	fma.rn.f32 	%f295, %f285, 0f40490FDB, %f293;
	and.b32  	%r415, %r414, 1;
	setp.eq.b32 	%p61, %r415, 1;
	selp.f32 	%f296, %f294, %f295, %p61;
	selp.f32 	%f297, %f295, %f294, %p61;
	and.b32  	%r416, %r414, 2;
	setp.eq.s32 	%p62, %r416, 0;
	neg.f32 	%f298, %f296;
	selp.f32 	%f299, %f296, %f298, %p62;
	add.s32 	%r417, %r414, 1;
	and.b32  	%r418, %r417, 2;
	setp.eq.s32 	%p63, %r418, 0;
	mov.f32 	%f300, 0f00000000;
	sub.f32 	%f301, %f300, %f297;
	selp.f32 	%f302, %f297, %f301, %p63;
	cvt.rzi.f32.f32 	%f303, %f733;
	setp.eq.f32 	%p64, %f303, %f733;
	mul.f32 	%f304, %f733, 0f00000000;
	selp.f32 	%f21, %f304, %f299, %p64;
	abs.f32 	%f305, %f733;
	setp.gt.f32 	%p65, %f305, 0f4B800000;
	add.f32 	%f306, %f21, 0f3F800000;
	selp.f32 	%f20, %f306, %f302, %p65;
$L__BB0_28:                             // %L527
	setp.gt.u32 	%p66, %r238, 5;
	mul.lo.s32 	%r3646, %r238, %r224;
	mov.f32 	%f41, %f223;
	mov.f32 	%f42, %f223;
	@%p66 bra 	$L__BB0_44;
// %bb.29:                              // %L531
	mul.hi.u32 	%r420, %r3646, -1431655765;
	shr.u32 	%r421, %r420, 5;
	mul.lo.s32 	%r422, %r421, 48;
	sub.s32 	%r423, %r3646, %r422;
	cvt.rn.f32.s32 	%f308, %r423;
	div.approx.f32 	%f22, %f308, %f729;
	abs.f32 	%f739, %f22;
	setp.lt.f32 	%p67, %f739, 0f40000000;
	@%p67 bra 	$L__BB0_41;
// %bb.30:
	setp.gtu.f32 	%p68, %f739, 0f4B800000;
	@%p68 bra 	$L__BB0_37;
	bra.uni 	$L__BB0_31;
$L__BB0_37:
	mov.b32 	%r15, %f739;
	and.b32  	%r424, %r15, 8388607;
	or.b32  	%r3649, %r424, 1065353216;
	mov.b32 	%f738, %r3649;
	add.s32 	%r425, %r15, -1073741824;
	and.b32  	%r3650, %r425, -8388608;
	setp.eq.s32 	%p74, %r3650, 0;
	@%p74 bra 	$L__BB0_40;
// %bb.38:                              // %__nv_fmaf_rn.exit4.i.i.i1019.preheader
	mov.f32 	%f319, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f318,%f319;
	// end inline asm
$L__BB0_39:                             // %__nv_fmaf_rn.exit4.i.i.i1019
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r426, %r3650, 192937984;
	add.s32 	%r427, %r3649, %r426;
	mov.b32 	%f320, %r427;
	mul.f32 	%f321, %f318, %f320;
	sub.f32 	%f322, %f320, %f321;
	fma.rn.f32 	%f323, %f322, %f318, %f321;
	sub.f32 	%f324, %f320, %f323;
	fma.rz.f32 	%f325, %f324, %f318, %f323;
	cvt.rzi.f32.f32 	%f326, %f325;
	sub.f32 	%f738, %f320, %f326;
	sub.s32 	%r3650, %r3650, %r426;
	mov.b32 	%r3649, %f738;
	setp.ne.s32 	%p75, %r3650, 0;
	setp.ne.s32 	%p76, %r3649, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_39;
$L__BB0_40:                             // %__internal_fmodf_slowpath_mod.exit.i.i1021
	setp.gt.u32 	%p78, %r15, 2139095039;
	selp.f32 	%f327, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f328, %f738, 0f34000000;
	mul.f32 	%f739, %f327, %f328;
	bra.uni 	$L__BB0_41;
$L__BB0_31:                             // %__nv_fast_fdividef.exit.i.i.i998
	mov.f32 	%f310, 0f40000000;
	div.approx.f32 	%f311, %f739, %f310;
	cvt.rzi.f32.f32 	%f737, %f311;
	fma.rn.f32 	%f25, %f737, 0fC0000000, %f739;
	mov.b32 	%r14, %f25;
	setp.lt.u32 	%p69, %r14, 1073741824;
	@%p69 bra 	$L__BB0_36;
// %bb.32:
	setp.lt.u32 	%p70, %r14, -2147483647;
	@%p70 bra 	$L__BB0_34;
// %bb.33:
	add.f32 	%f316, %f737, 0fBF800000;
	setp.lt.f32 	%p73, %f25, 0fC0000000;
	add.f32 	%f317, %f316, 0fBF800000;
	selp.f32 	%f737, %f317, %f316, %p73;
	bra.uni 	$L__BB0_36;
$L__BB0_34:
	add.f32 	%f737, %f737, 0f3F800000;
	setp.ltu.f32 	%p71, %f25, 0f40800000;
	@%p71 bra 	$L__BB0_36;
// %bb.35:                              // %__nv_fmaf_rn.exit.i.i.i1002
	add.f32 	%f312, %f737, 0f3F800000;
	fma.rn.f32 	%f314, %f310, 0fC0400000, %f25;
	setp.ge.f32 	%p72, %f314, 0f00000000;
	add.f32 	%f315, %f312, 0f3F800000;
	selp.f32 	%f737, %f315, %f312, %p72;
$L__BB0_36:                             // %__internal_fmodf_fastpath_quot.exit.i.i1005
	fma.rn.f32 	%f739, %f737, 0fC0000000, %f739;
$L__BB0_41:                             // %__internal_fmodf_kernel.exit.i1024
	abs.f32 	%f329, %f739;
	setp.gtu.f32 	%p79, %f329, 0f7F800000;
	@%p79 bra 	$L__BB0_43;
// %bb.42:
	mov.b32 	%r428, %f22;
	and.b32  	%r429, %r428, -2147483648;
	mov.b32 	%r430, %f739;
	or.b32  	%r431, %r429, %r430;
	mov.b32 	%f739, %r431;
$L__BB0_43:                             // %__nv_fmodf.exit1025
	add.f32 	%f330, %f739, %f739;
	mov.b32 	%r432, %f330;
	and.b32  	%r433, %r432, -2147483648;
	or.b32  	%r434, %r433, 1056964608;
	mov.b32 	%f331, %r434;
	add.f32 	%f332, %f330, %f331;
	cvt.rzi.f32.f32 	%f333, %f332;
	abs.f32 	%f334, %f330;
	setp.gt.f32 	%p80, %f334, 0f4B000000;
	selp.f32 	%f335, %f330, %f333, %p80;
	cvt.rzi.f32.f32 	%f336, %f330;
	setp.lt.f32 	%p81, %f334, 0f3F000000;
	selp.f32 	%f337, %f336, %f335, %p81;
	cvt.rzi.s32.f32 	%r435, %f337;
	fma.rn.f32 	%f338, %f337, 0fBF000000, %f739;
	mul.f32 	%f339, %f338, %f338;
	fma.rn.f32 	%f340, %f339, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f341, %f339, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f342, %f340, %f339, 0fC0A55DF6;
	fma.rn.f32 	%f343, %f341, %f339, 0f4081E0CF;
	fma.rn.f32 	%f344, %f339, %f338, 0f00000000;
	fma.rn.f32 	%f345, %f343, %f339, 0fC09DE9E6;
	fma.rn.f32 	%f346, %f342, %f344, 0f00000000;
	fma.rn.f32 	%f347, %f345, %f339, 0f3F800000;
	fma.rn.f32 	%f348, %f338, 0f40490FDB, %f346;
	and.b32  	%r436, %r435, 1;
	setp.eq.b32 	%p82, %r436, 1;
	selp.f32 	%f349, %f347, %f348, %p82;
	selp.f32 	%f350, %f348, %f347, %p82;
	and.b32  	%r437, %r435, 2;
	setp.eq.s32 	%p83, %r437, 0;
	neg.f32 	%f351, %f349;
	selp.f32 	%f352, %f349, %f351, %p83;
	add.s32 	%r438, %r435, 1;
	and.b32  	%r439, %r438, 2;
	setp.eq.s32 	%p84, %r439, 0;
	mov.f32 	%f353, 0f00000000;
	sub.f32 	%f354, %f353, %f350;
	selp.f32 	%f355, %f350, %f354, %p84;
	cvt.rzi.f32.f32 	%f356, %f739;
	setp.eq.f32 	%p85, %f356, %f739;
	mul.f32 	%f357, %f739, 0f00000000;
	selp.f32 	%f42, %f357, %f352, %p85;
	abs.f32 	%f358, %f739;
	setp.gt.f32 	%p86, %f358, 0f4B800000;
	add.f32 	%f359, %f42, 0f3F800000;
	selp.f32 	%f41, %f359, %f355, %p86;
$L__BB0_44:                             // %L565
	setp.gt.u32 	%p88, %r4, 23;
	or.pred  	%p1, %p45, %p88;
	mov.f32 	%f730, 0f40400000;
	mov.f32 	%f62, %f223;
	mov.f32 	%f63, %f223;
	@%p1 bra 	$L__BB0_60;
// %bb.45:                              // %L603
	cvt.u16.u32 	%rs8, %r3645;
	and.b16  	%rs9, %rs8, 255;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 10;
	mul.lo.s16 	%rs12, %rs11, 6;
	sub.s16 	%rs13, %rs8, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f361, %rs14;
	div.approx.f32 	%f43, %f361, %f730;
	abs.f32 	%f745, %f43;
	setp.lt.f32 	%p89, %f745, 0f40000000;
	@%p89 bra 	$L__BB0_57;
// %bb.46:
	setp.gtu.f32 	%p90, %f745, 0f4B800000;
	@%p90 bra 	$L__BB0_53;
	bra.uni 	$L__BB0_47;
$L__BB0_53:
	mov.b32 	%r25, %f745;
	and.b32  	%r447, %r25, 8388607;
	or.b32  	%r3651, %r447, 1065353216;
	mov.b32 	%f744, %r3651;
	add.s32 	%r448, %r25, -1073741824;
	and.b32  	%r3652, %r448, -8388608;
	setp.eq.s32 	%p96, %r3652, 0;
	@%p96 bra 	$L__BB0_56;
// %bb.54:                              // %__nv_fmaf_rn.exit4.i.i.i1050.preheader
	mov.f32 	%f372, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f371,%f372;
	// end inline asm
$L__BB0_55:                             // %__nv_fmaf_rn.exit4.i.i.i1050
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r449, %r3652, 192937984;
	add.s32 	%r450, %r3651, %r449;
	mov.b32 	%f373, %r450;
	mul.f32 	%f374, %f371, %f373;
	sub.f32 	%f375, %f373, %f374;
	fma.rn.f32 	%f376, %f375, %f371, %f374;
	sub.f32 	%f377, %f373, %f376;
	fma.rz.f32 	%f378, %f377, %f371, %f376;
	cvt.rzi.f32.f32 	%f379, %f378;
	sub.f32 	%f744, %f373, %f379;
	sub.s32 	%r3652, %r3652, %r449;
	mov.b32 	%r3651, %f744;
	setp.ne.s32 	%p97, %r3652, 0;
	setp.ne.s32 	%p98, %r3651, 0;
	and.pred  	%p99, %p97, %p98;
	@%p99 bra 	$L__BB0_55;
$L__BB0_56:                             // %__internal_fmodf_slowpath_mod.exit.i.i1052
	setp.gt.u32 	%p100, %r25, 2139095039;
	selp.f32 	%f380, 0f7FFFFFFF, 0f4B800000, %p100;
	mul.f32 	%f381, %f744, 0f34000000;
	mul.f32 	%f745, %f380, %f381;
	bra.uni 	$L__BB0_57;
$L__BB0_47:                             // %__nv_fast_fdividef.exit.i.i.i1029
	mov.f32 	%f363, 0f40000000;
	div.approx.f32 	%f364, %f745, %f363;
	cvt.rzi.f32.f32 	%f743, %f364;
	fma.rn.f32 	%f46, %f743, 0fC0000000, %f745;
	mov.b32 	%r24, %f46;
	setp.lt.u32 	%p91, %r24, 1073741824;
	@%p91 bra 	$L__BB0_52;
// %bb.48:
	setp.lt.u32 	%p92, %r24, -2147483647;
	@%p92 bra 	$L__BB0_50;
// %bb.49:
	add.f32 	%f369, %f743, 0fBF800000;
	setp.lt.f32 	%p95, %f46, 0fC0000000;
	add.f32 	%f370, %f369, 0fBF800000;
	selp.f32 	%f743, %f370, %f369, %p95;
	bra.uni 	$L__BB0_52;
$L__BB0_50:
	add.f32 	%f743, %f743, 0f3F800000;
	setp.ltu.f32 	%p93, %f46, 0f40800000;
	@%p93 bra 	$L__BB0_52;
// %bb.51:                              // %__nv_fmaf_rn.exit.i.i.i1033
	add.f32 	%f365, %f743, 0f3F800000;
	fma.rn.f32 	%f367, %f363, 0fC0400000, %f46;
	setp.ge.f32 	%p94, %f367, 0f00000000;
	add.f32 	%f368, %f365, 0f3F800000;
	selp.f32 	%f743, %f368, %f365, %p94;
$L__BB0_52:                             // %__internal_fmodf_fastpath_quot.exit.i.i1036
	fma.rn.f32 	%f745, %f743, 0fC0000000, %f745;
$L__BB0_57:                             // %__internal_fmodf_kernel.exit.i1055
	abs.f32 	%f382, %f745;
	setp.gtu.f32 	%p101, %f382, 0f7F800000;
	@%p101 bra 	$L__BB0_59;
// %bb.58:
	mov.b32 	%r451, %f43;
	and.b32  	%r452, %r451, -2147483648;
	mov.b32 	%r453, %f745;
	or.b32  	%r454, %r452, %r453;
	mov.b32 	%f745, %r454;
$L__BB0_59:                             // %__nv_fmodf.exit1056
	add.f32 	%f383, %f745, %f745;
	mov.b32 	%r455, %f383;
	and.b32  	%r456, %r455, -2147483648;
	or.b32  	%r457, %r456, 1056964608;
	mov.b32 	%f384, %r457;
	add.f32 	%f385, %f383, %f384;
	cvt.rzi.f32.f32 	%f386, %f385;
	abs.f32 	%f387, %f383;
	setp.gt.f32 	%p102, %f387, 0f4B000000;
	selp.f32 	%f388, %f383, %f386, %p102;
	cvt.rzi.f32.f32 	%f389, %f383;
	setp.lt.f32 	%p103, %f387, 0f3F000000;
	selp.f32 	%f390, %f389, %f388, %p103;
	cvt.rzi.s32.f32 	%r458, %f390;
	fma.rn.f32 	%f391, %f390, 0fBF000000, %f745;
	mul.f32 	%f392, %f391, %f391;
	fma.rn.f32 	%f393, %f392, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f394, %f392, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f395, %f393, %f392, 0fC0A55DF6;
	fma.rn.f32 	%f396, %f394, %f392, 0f4081E0CF;
	fma.rn.f32 	%f397, %f392, %f391, 0f00000000;
	fma.rn.f32 	%f398, %f396, %f392, 0fC09DE9E6;
	fma.rn.f32 	%f399, %f395, %f397, 0f00000000;
	fma.rn.f32 	%f400, %f398, %f392, 0f3F800000;
	fma.rn.f32 	%f401, %f391, 0f40490FDB, %f399;
	and.b32  	%r459, %r458, 1;
	setp.eq.b32 	%p104, %r459, 1;
	selp.f32 	%f402, %f400, %f401, %p104;
	selp.f32 	%f403, %f401, %f400, %p104;
	and.b32  	%r460, %r458, 2;
	setp.eq.s32 	%p105, %r460, 0;
	neg.f32 	%f404, %f402;
	selp.f32 	%f405, %f402, %f404, %p105;
	add.s32 	%r461, %r458, 1;
	and.b32  	%r462, %r461, 2;
	setp.eq.s32 	%p106, %r462, 0;
	mov.f32 	%f406, 0f00000000;
	sub.f32 	%f407, %f406, %f403;
	selp.f32 	%f408, %f403, %f407, %p106;
	cvt.rzi.f32.f32 	%f409, %f745;
	setp.eq.f32 	%p107, %f409, %f745;
	mul.f32 	%f410, %f745, 0f00000000;
	selp.f32 	%f63, %f410, %f405, %p107;
	abs.f32 	%f411, %f745;
	setp.gt.f32 	%p108, %f411, 0f4B800000;
	add.f32 	%f412, %f63, 0f3F800000;
	selp.f32 	%f62, %f412, %f408, %p108;
$L__BB0_60:                             // %L637
	or.pred  	%p2, %p66, %p88;
	mov.f32 	%f83, %f223;
	mov.f32 	%f84, %f223;
	@%p2 bra 	$L__BB0_76;
// %bb.61:                              // %L645
	mul.hi.u32 	%r464, %r3646, -1431655765;
	shr.u32 	%r465, %r464, 2;
	mul.lo.s32 	%r466, %r465, 6;
	sub.s32 	%r467, %r3646, %r466;
	cvt.rn.f32.s32 	%f414, %r467;
	div.approx.f32 	%f64, %f414, %f730;
	abs.f32 	%f751, %f64;
	setp.lt.f32 	%p111, %f751, 0f40000000;
	@%p111 bra 	$L__BB0_73;
// %bb.62:
	setp.gtu.f32 	%p112, %f751, 0f4B800000;
	@%p112 bra 	$L__BB0_69;
	bra.uni 	$L__BB0_63;
$L__BB0_69:
	mov.b32 	%r33, %f751;
	and.b32  	%r468, %r33, 8388607;
	or.b32  	%r3653, %r468, 1065353216;
	mov.b32 	%f750, %r3653;
	add.s32 	%r469, %r33, -1073741824;
	and.b32  	%r3654, %r469, -8388608;
	setp.eq.s32 	%p118, %r3654, 0;
	@%p118 bra 	$L__BB0_72;
// %bb.70:                              // %__nv_fmaf_rn.exit4.i.i.i1081.preheader
	mov.f32 	%f425, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f424,%f425;
	// end inline asm
$L__BB0_71:                             // %__nv_fmaf_rn.exit4.i.i.i1081
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r470, %r3654, 192937984;
	add.s32 	%r471, %r3653, %r470;
	mov.b32 	%f426, %r471;
	mul.f32 	%f427, %f424, %f426;
	sub.f32 	%f428, %f426, %f427;
	fma.rn.f32 	%f429, %f428, %f424, %f427;
	sub.f32 	%f430, %f426, %f429;
	fma.rz.f32 	%f431, %f430, %f424, %f429;
	cvt.rzi.f32.f32 	%f432, %f431;
	sub.f32 	%f750, %f426, %f432;
	sub.s32 	%r3654, %r3654, %r470;
	mov.b32 	%r3653, %f750;
	setp.ne.s32 	%p119, %r3654, 0;
	setp.ne.s32 	%p120, %r3653, 0;
	and.pred  	%p121, %p119, %p120;
	@%p121 bra 	$L__BB0_71;
$L__BB0_72:                             // %__internal_fmodf_slowpath_mod.exit.i.i1083
	setp.gt.u32 	%p122, %r33, 2139095039;
	selp.f32 	%f433, 0f7FFFFFFF, 0f4B800000, %p122;
	mul.f32 	%f434, %f750, 0f34000000;
	mul.f32 	%f751, %f433, %f434;
	bra.uni 	$L__BB0_73;
$L__BB0_63:                             // %__nv_fast_fdividef.exit.i.i.i1060
	mov.f32 	%f416, 0f40000000;
	div.approx.f32 	%f417, %f751, %f416;
	cvt.rzi.f32.f32 	%f749, %f417;
	fma.rn.f32 	%f67, %f749, 0fC0000000, %f751;
	mov.b32 	%r32, %f67;
	setp.lt.u32 	%p113, %r32, 1073741824;
	@%p113 bra 	$L__BB0_68;
// %bb.64:
	setp.lt.u32 	%p114, %r32, -2147483647;
	@%p114 bra 	$L__BB0_66;
// %bb.65:
	add.f32 	%f422, %f749, 0fBF800000;
	setp.lt.f32 	%p117, %f67, 0fC0000000;
	add.f32 	%f423, %f422, 0fBF800000;
	selp.f32 	%f749, %f423, %f422, %p117;
	bra.uni 	$L__BB0_68;
$L__BB0_66:
	add.f32 	%f749, %f749, 0f3F800000;
	setp.ltu.f32 	%p115, %f67, 0f40800000;
	@%p115 bra 	$L__BB0_68;
// %bb.67:                              // %__nv_fmaf_rn.exit.i.i.i1064
	add.f32 	%f418, %f749, 0f3F800000;
	fma.rn.f32 	%f420, %f416, 0fC0400000, %f67;
	setp.ge.f32 	%p116, %f420, 0f00000000;
	add.f32 	%f421, %f418, 0f3F800000;
	selp.f32 	%f749, %f421, %f418, %p116;
$L__BB0_68:                             // %__internal_fmodf_fastpath_quot.exit.i.i1067
	fma.rn.f32 	%f751, %f749, 0fC0000000, %f751;
$L__BB0_73:                             // %__internal_fmodf_kernel.exit.i1086
	abs.f32 	%f435, %f751;
	setp.gtu.f32 	%p123, %f435, 0f7F800000;
	@%p123 bra 	$L__BB0_75;
// %bb.74:
	mov.b32 	%r472, %f64;
	and.b32  	%r473, %r472, -2147483648;
	mov.b32 	%r474, %f751;
	or.b32  	%r475, %r473, %r474;
	mov.b32 	%f751, %r475;
$L__BB0_75:                             // %__nv_fmodf.exit1087
	add.f32 	%f436, %f751, %f751;
	mov.b32 	%r476, %f436;
	and.b32  	%r477, %r476, -2147483648;
	or.b32  	%r478, %r477, 1056964608;
	mov.b32 	%f437, %r478;
	add.f32 	%f438, %f436, %f437;
	cvt.rzi.f32.f32 	%f439, %f438;
	abs.f32 	%f440, %f436;
	setp.gt.f32 	%p124, %f440, 0f4B000000;
	selp.f32 	%f441, %f436, %f439, %p124;
	cvt.rzi.f32.f32 	%f442, %f436;
	setp.lt.f32 	%p125, %f440, 0f3F000000;
	selp.f32 	%f443, %f442, %f441, %p125;
	cvt.rzi.s32.f32 	%r479, %f443;
	fma.rn.f32 	%f444, %f443, 0fBF000000, %f751;
	mul.f32 	%f445, %f444, %f444;
	fma.rn.f32 	%f446, %f445, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f447, %f445, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f448, %f446, %f445, 0fC0A55DF6;
	fma.rn.f32 	%f449, %f447, %f445, 0f4081E0CF;
	fma.rn.f32 	%f450, %f445, %f444, 0f00000000;
	fma.rn.f32 	%f451, %f449, %f445, 0fC09DE9E6;
	fma.rn.f32 	%f452, %f448, %f450, 0f00000000;
	fma.rn.f32 	%f453, %f451, %f445, 0f3F800000;
	fma.rn.f32 	%f454, %f444, 0f40490FDB, %f452;
	and.b32  	%r480, %r479, 1;
	setp.eq.b32 	%p126, %r480, 1;
	selp.f32 	%f455, %f453, %f454, %p126;
	selp.f32 	%f456, %f454, %f453, %p126;
	and.b32  	%r481, %r479, 2;
	setp.eq.s32 	%p127, %r481, 0;
	neg.f32 	%f457, %f455;
	selp.f32 	%f458, %f455, %f457, %p127;
	add.s32 	%r482, %r479, 1;
	and.b32  	%r483, %r482, 2;
	setp.eq.s32 	%p128, %r483, 0;
	mov.f32 	%f459, 0f00000000;
	sub.f32 	%f460, %f459, %f456;
	selp.f32 	%f461, %f456, %f460, %p128;
	cvt.rzi.f32.f32 	%f462, %f751;
	setp.eq.f32 	%p129, %f462, %f751;
	mul.f32 	%f463, %f751, 0f00000000;
	selp.f32 	%f84, %f463, %f458, %p129;
	abs.f32 	%f464, %f751;
	setp.gt.f32 	%p130, %f464, 0f4B800000;
	add.f32 	%f465, %f84, 0f3F800000;
	selp.f32 	%f83, %f465, %f461, %p130;
$L__BB0_76:                             // %L679
	@%p25 bra 	$L__BB0_216;
// %bb.77:
	@%p312 bra 	$L__BB0_212;
	bra.uni 	$L__BB0_78;
$L__BB0_212:
	mov.b32 	%r240, %f785;
	and.b32  	%r496, %r240, 8388607;
	or.b32  	%r3746, %r496, 1065353216;
	mov.b32 	%f784, %r3746;
	add.s32 	%r497, %r240, -1073741824;
	and.b32  	%r3747, %r497, -8388608;
	setp.eq.s32 	%p138, %r3747, 0;
	@%p138 bra 	$L__BB0_215;
// %bb.213:                             // %__nv_fmaf_rn.exit4.i.i.i1112.preheader
	mov.f32 	%f475, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f474,%f475;
	// end inline asm
$L__BB0_214:                            // %__nv_fmaf_rn.exit4.i.i.i1112
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r498, %r3747, 192937984;
	add.s32 	%r499, %r3746, %r498;
	mov.b32 	%f476, %r499;
	mul.f32 	%f477, %f474, %f476;
	sub.f32 	%f478, %f476, %f477;
	fma.rn.f32 	%f479, %f478, %f474, %f477;
	sub.f32 	%f480, %f476, %f479;
	fma.rz.f32 	%f481, %f480, %f474, %f479;
	cvt.rzi.f32.f32 	%f482, %f481;
	sub.f32 	%f784, %f476, %f482;
	sub.s32 	%r3747, %r3747, %r498;
	mov.b32 	%r3746, %f784;
	setp.ne.s32 	%p139, %r3747, 0;
	setp.ne.s32 	%p140, %r3746, 0;
	and.pred  	%p141, %p139, %p140;
	@%p141 bra 	$L__BB0_214;
$L__BB0_215:                            // %__internal_fmodf_slowpath_mod.exit.i.i1114
	setp.gt.u32 	%p142, %r240, 2139095039;
	selp.f32 	%f483, 0f7FFFFFFF, 0f4B800000, %p142;
	mul.f32 	%f484, %f784, 0f34000000;
	mul.f32 	%f785, %f483, %f484;
	bra.uni 	$L__BB0_216;
$L__BB0_78:                             // %__nv_fast_fdividef.exit.i.i.i1091
	mov.f32 	%f466, 0f40000000;
	div.approx.f32 	%f467, %f785, %f466;
	cvt.rzi.f32.f32 	%f783, %f467;
	fma.rn.f32 	%f187, %f783, 0fC0000000, %f785;
	mov.b32 	%r239, %f187;
	setp.lt.u32 	%p133, %r239, 1073741824;
	@%p133 bra 	$L__BB0_211;
// %bb.79:
	setp.lt.u32 	%p134, %r239, -2147483647;
	@%p134 bra 	$L__BB0_209;
// %bb.80:
	add.f32 	%f472, %f783, 0fBF800000;
	setp.lt.f32 	%p137, %f187, 0fC0000000;
	add.f32 	%f473, %f472, 0fBF800000;
	selp.f32 	%f783, %f473, %f472, %p137;
	bra.uni 	$L__BB0_211;
$L__BB0_209:
	add.f32 	%f783, %f783, 0f3F800000;
	setp.ltu.f32 	%p135, %f187, 0f40800000;
	@%p135 bra 	$L__BB0_211;
// %bb.210:                             // %__nv_fmaf_rn.exit.i.i.i1095
	add.f32 	%f468, %f783, 0f3F800000;
	fma.rn.f32 	%f470, %f466, 0fC0400000, %f187;
	setp.ge.f32 	%p136, %f470, 0f00000000;
	add.f32 	%f471, %f468, 0f3F800000;
	selp.f32 	%f783, %f471, %f468, %p136;
$L__BB0_211:                            // %__internal_fmodf_fastpath_quot.exit.i.i1098
	fma.rn.f32 	%f785, %f783, 0fC0000000, %f785;
$L__BB0_216:                            // %__internal_fmodf_kernel.exit.i1117
	abs.f32 	%f485, %f785;
	setp.gtu.f32 	%p143, %f485, 0f7F800000;
	@%p143 bra 	$L__BB0_218;
// %bb.217:
	mov.b32 	%r500, %f785;
	or.b32  	%r501, %r233, %r500;
	mov.b32 	%f785, %r501;
$L__BB0_218:                            // %__nv_fmodf.exit1118
	mov.f32 	%f486, 0f00000000;
	mov.f32 	%f104, %f486;
	mov.f32 	%f105, %f486;
	@%p45 bra 	$L__BB0_96;
// %bb.81:                              // %L781
	cvt.u16.u32 	%rs15, %r3645;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 13;
	mul.lo.s16 	%rs19, %rs18, 48;
	sub.s16 	%rs20, %rs15, %rs19;
	and.b16  	%rs21, %rs20, 255;
	cvt.rn.f32.u16 	%f518, %rs21;
	div.approx.f32 	%f85, %f518, %f729;
	abs.f32 	%f757, %f85;
	setp.lt.f32 	%p152, %f757, 0f40000000;
	@%p152 bra 	$L__BB0_93;
// %bb.82:
	setp.gtu.f32 	%p153, %f757, 0f4B800000;
	@%p153 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_83;
$L__BB0_89:
	mov.b32 	%r45, %f757;
	and.b32  	%r517, %r45, 8388607;
	or.b32  	%r3655, %r517, 1065353216;
	mov.b32 	%f756, %r3655;
	add.s32 	%r518, %r45, -1073741824;
	and.b32  	%r3656, %r518, -8388608;
	setp.eq.s32 	%p159, %r3656, 0;
	@%p159 bra 	$L__BB0_92;
// %bb.90:                              // %__nv_fmaf_rn.exit4.i.i.i1143.preheader
	mov.f32 	%f529, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f528,%f529;
	// end inline asm
$L__BB0_91:                             // %__nv_fmaf_rn.exit4.i.i.i1143
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r519, %r3656, 192937984;
	add.s32 	%r520, %r3655, %r519;
	mov.b32 	%f530, %r520;
	mul.f32 	%f531, %f528, %f530;
	sub.f32 	%f532, %f530, %f531;
	fma.rn.f32 	%f533, %f532, %f528, %f531;
	sub.f32 	%f534, %f530, %f533;
	fma.rz.f32 	%f535, %f534, %f528, %f533;
	cvt.rzi.f32.f32 	%f536, %f535;
	sub.f32 	%f756, %f530, %f536;
	sub.s32 	%r3656, %r3656, %r519;
	mov.b32 	%r3655, %f756;
	setp.ne.s32 	%p160, %r3656, 0;
	setp.ne.s32 	%p161, %r3655, 0;
	and.pred  	%p162, %p160, %p161;
	@%p162 bra 	$L__BB0_91;
$L__BB0_92:                             // %__internal_fmodf_slowpath_mod.exit.i.i1145
	setp.gt.u32 	%p163, %r45, 2139095039;
	selp.f32 	%f537, 0f7FFFFFFF, 0f4B800000, %p163;
	mul.f32 	%f538, %f756, 0f34000000;
	mul.f32 	%f757, %f537, %f538;
	bra.uni 	$L__BB0_93;
$L__BB0_83:                             // %__nv_fast_fdividef.exit.i.i.i1122
	mov.f32 	%f520, 0f40000000;
	div.approx.f32 	%f521, %f757, %f520;
	cvt.rzi.f32.f32 	%f755, %f521;
	fma.rn.f32 	%f88, %f755, 0fC0000000, %f757;
	mov.b32 	%r44, %f88;
	setp.lt.u32 	%p154, %r44, 1073741824;
	@%p154 bra 	$L__BB0_88;
// %bb.84:
	setp.lt.u32 	%p155, %r44, -2147483647;
	@%p155 bra 	$L__BB0_86;
// %bb.85:
	add.f32 	%f526, %f755, 0fBF800000;
	setp.lt.f32 	%p158, %f88, 0fC0000000;
	add.f32 	%f527, %f526, 0fBF800000;
	selp.f32 	%f755, %f527, %f526, %p158;
	bra.uni 	$L__BB0_88;
$L__BB0_86:
	add.f32 	%f755, %f755, 0f3F800000;
	setp.ltu.f32 	%p156, %f88, 0f40800000;
	@%p156 bra 	$L__BB0_88;
// %bb.87:                              // %__nv_fmaf_rn.exit.i.i.i1126
	add.f32 	%f522, %f755, 0f3F800000;
	fma.rn.f32 	%f524, %f520, 0fC0400000, %f88;
	setp.ge.f32 	%p157, %f524, 0f00000000;
	add.f32 	%f525, %f522, 0f3F800000;
	selp.f32 	%f755, %f525, %f522, %p157;
$L__BB0_88:                             // %__internal_fmodf_fastpath_quot.exit.i.i1129
	fma.rn.f32 	%f757, %f755, 0fC0000000, %f757;
$L__BB0_93:                             // %__internal_fmodf_kernel.exit.i1148
	abs.f32 	%f539, %f757;
	setp.gtu.f32 	%p164, %f539, 0f7F800000;
	@%p164 bra 	$L__BB0_95;
// %bb.94:
	mov.b32 	%r521, %f85;
	and.b32  	%r522, %r521, -2147483648;
	mov.b32 	%r523, %f757;
	or.b32  	%r524, %r522, %r523;
	mov.b32 	%f757, %r524;
$L__BB0_95:                             // %__nv_fmodf.exit1149
	add.f32 	%f540, %f757, %f757;
	mov.b32 	%r525, %f540;
	and.b32  	%r526, %r525, -2147483648;
	or.b32  	%r527, %r526, 1056964608;
	mov.b32 	%f541, %r527;
	add.f32 	%f542, %f540, %f541;
	cvt.rzi.f32.f32 	%f543, %f542;
	abs.f32 	%f544, %f540;
	setp.gt.f32 	%p165, %f544, 0f4B000000;
	selp.f32 	%f545, %f540, %f543, %p165;
	cvt.rzi.f32.f32 	%f546, %f540;
	setp.lt.f32 	%p166, %f544, 0f3F000000;
	selp.f32 	%f547, %f546, %f545, %p166;
	cvt.rzi.s32.f32 	%r528, %f547;
	fma.rn.f32 	%f548, %f547, 0fBF000000, %f757;
	mul.f32 	%f549, %f548, %f548;
	fma.rn.f32 	%f550, %f549, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f551, %f549, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f552, %f550, %f549, 0fC0A55DF6;
	fma.rn.f32 	%f553, %f551, %f549, 0f4081E0CF;
	fma.rn.f32 	%f554, %f549, %f548, 0f00000000;
	fma.rn.f32 	%f555, %f553, %f549, 0fC09DE9E6;
	fma.rn.f32 	%f556, %f552, %f554, 0f00000000;
	fma.rn.f32 	%f557, %f555, %f549, 0f3F800000;
	fma.rn.f32 	%f558, %f548, 0f40490FDB, %f556;
	and.b32  	%r529, %r528, 1;
	setp.eq.b32 	%p167, %r529, 1;
	selp.f32 	%f559, %f557, %f558, %p167;
	selp.f32 	%f560, %f558, %f557, %p167;
	and.b32  	%r530, %r528, 2;
	setp.eq.s32 	%p168, %r530, 0;
	neg.f32 	%f561, %f559;
	selp.f32 	%f562, %f559, %f561, %p168;
	add.s32 	%r531, %r528, 1;
	and.b32  	%r532, %r531, 2;
	setp.eq.s32 	%p169, %r532, 0;
	mov.f32 	%f563, 0f00000000;
	sub.f32 	%f564, %f563, %f560;
	selp.f32 	%f565, %f560, %f564, %p169;
	cvt.rzi.f32.f32 	%f566, %f757;
	setp.eq.f32 	%p170, %f566, %f757;
	mul.f32 	%f567, %f757, 0f00000000;
	selp.f32 	%f105, %f567, %f562, %p170;
	abs.f32 	%f568, %f757;
	setp.gt.f32 	%p171, %f568, 0f4B800000;
	add.f32 	%f569, %f105, 0f3F800000;
	selp.f32 	%f104, %f569, %f565, %p171;
$L__BB0_96:                             // %L815
	mov.f32 	%f125, %f486;
	mov.f32 	%f126, %f486;
	@%p66 bra 	$L__BB0_112;
// %bb.97:                              // %L819
	mul.hi.u32 	%r534, %r3646, -1431655765;
	shr.u32 	%r535, %r534, 5;
	mul.lo.s32 	%r536, %r535, 48;
	sub.s32 	%r537, %r3646, %r536;
	cvt.rn.f32.s32 	%f571, %r537;
	div.approx.f32 	%f106, %f571, %f729;
	abs.f32 	%f763, %f106;
	setp.lt.f32 	%p173, %f763, 0f40000000;
	@%p173 bra 	$L__BB0_109;
// %bb.98:
	setp.gtu.f32 	%p174, %f763, 0f4B800000;
	@%p174 bra 	$L__BB0_105;
	bra.uni 	$L__BB0_99;
$L__BB0_105:
	mov.b32 	%r53, %f763;
	and.b32  	%r538, %r53, 8388607;
	or.b32  	%r3657, %r538, 1065353216;
	mov.b32 	%f762, %r3657;
	add.s32 	%r539, %r53, -1073741824;
	and.b32  	%r3658, %r539, -8388608;
	setp.eq.s32 	%p180, %r3658, 0;
	@%p180 bra 	$L__BB0_108;
// %bb.106:                             // %__nv_fmaf_rn.exit4.i.i.i1174.preheader
	mov.f32 	%f582, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f581,%f582;
	// end inline asm
$L__BB0_107:                            // %__nv_fmaf_rn.exit4.i.i.i1174
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r540, %r3658, 192937984;
	add.s32 	%r541, %r3657, %r540;
	mov.b32 	%f583, %r541;
	mul.f32 	%f584, %f581, %f583;
	sub.f32 	%f585, %f583, %f584;
	fma.rn.f32 	%f586, %f585, %f581, %f584;
	sub.f32 	%f587, %f583, %f586;
	fma.rz.f32 	%f588, %f587, %f581, %f586;
	cvt.rzi.f32.f32 	%f589, %f588;
	sub.f32 	%f762, %f583, %f589;
	sub.s32 	%r3658, %r3658, %r540;
	mov.b32 	%r3657, %f762;
	setp.ne.s32 	%p181, %r3658, 0;
	setp.ne.s32 	%p182, %r3657, 0;
	and.pred  	%p183, %p181, %p182;
	@%p183 bra 	$L__BB0_107;
$L__BB0_108:                            // %__internal_fmodf_slowpath_mod.exit.i.i1176
	setp.gt.u32 	%p184, %r53, 2139095039;
	selp.f32 	%f590, 0f7FFFFFFF, 0f4B800000, %p184;
	mul.f32 	%f591, %f762, 0f34000000;
	mul.f32 	%f763, %f590, %f591;
	bra.uni 	$L__BB0_109;
$L__BB0_99:                             // %__nv_fast_fdividef.exit.i.i.i1153
	mov.f32 	%f573, 0f40000000;
	div.approx.f32 	%f574, %f763, %f573;
	cvt.rzi.f32.f32 	%f761, %f574;
	fma.rn.f32 	%f109, %f761, 0fC0000000, %f763;
	mov.b32 	%r52, %f109;
	setp.lt.u32 	%p175, %r52, 1073741824;
	@%p175 bra 	$L__BB0_104;
// %bb.100:
	setp.lt.u32 	%p176, %r52, -2147483647;
	@%p176 bra 	$L__BB0_102;
// %bb.101:
	add.f32 	%f579, %f761, 0fBF800000;
	setp.lt.f32 	%p179, %f109, 0fC0000000;
	add.f32 	%f580, %f579, 0fBF800000;
	selp.f32 	%f761, %f580, %f579, %p179;
	bra.uni 	$L__BB0_104;
$L__BB0_102:
	add.f32 	%f761, %f761, 0f3F800000;
	setp.ltu.f32 	%p177, %f109, 0f40800000;
	@%p177 bra 	$L__BB0_104;
// %bb.103:                             // %__nv_fmaf_rn.exit.i.i.i1157
	add.f32 	%f575, %f761, 0f3F800000;
	fma.rn.f32 	%f577, %f573, 0fC0400000, %f109;
	setp.ge.f32 	%p178, %f577, 0f00000000;
	add.f32 	%f578, %f575, 0f3F800000;
	selp.f32 	%f761, %f578, %f575, %p178;
$L__BB0_104:                            // %__internal_fmodf_fastpath_quot.exit.i.i1160
	fma.rn.f32 	%f763, %f761, 0fC0000000, %f763;
$L__BB0_109:                            // %__internal_fmodf_kernel.exit.i1179
	abs.f32 	%f592, %f763;
	setp.gtu.f32 	%p185, %f592, 0f7F800000;
	@%p185 bra 	$L__BB0_111;
// %bb.110:
	mov.b32 	%r542, %f106;
	and.b32  	%r543, %r542, -2147483648;
	mov.b32 	%r544, %f763;
	or.b32  	%r545, %r543, %r544;
	mov.b32 	%f763, %r545;
$L__BB0_111:                            // %__nv_fmodf.exit1180
	add.f32 	%f593, %f763, %f763;
	mov.b32 	%r546, %f593;
	and.b32  	%r547, %r546, -2147483648;
	or.b32  	%r548, %r547, 1056964608;
	mov.b32 	%f594, %r548;
	add.f32 	%f595, %f593, %f594;
	cvt.rzi.f32.f32 	%f596, %f595;
	abs.f32 	%f597, %f593;
	setp.gt.f32 	%p186, %f597, 0f4B000000;
	selp.f32 	%f598, %f593, %f596, %p186;
	cvt.rzi.f32.f32 	%f599, %f593;
	setp.lt.f32 	%p187, %f597, 0f3F000000;
	selp.f32 	%f600, %f599, %f598, %p187;
	cvt.rzi.s32.f32 	%r549, %f600;
	fma.rn.f32 	%f601, %f600, 0fBF000000, %f763;
	mul.f32 	%f602, %f601, %f601;
	fma.rn.f32 	%f603, %f602, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f604, %f602, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f603, %f602, 0fC0A55DF6;
	fma.rn.f32 	%f606, %f604, %f602, 0f4081E0CF;
	fma.rn.f32 	%f607, %f602, %f601, 0f00000000;
	fma.rn.f32 	%f608, %f606, %f602, 0fC09DE9E6;
	fma.rn.f32 	%f609, %f605, %f607, 0f00000000;
	fma.rn.f32 	%f610, %f608, %f602, 0f3F800000;
	fma.rn.f32 	%f611, %f601, 0f40490FDB, %f609;
	and.b32  	%r550, %r549, 1;
	setp.eq.b32 	%p188, %r550, 1;
	selp.f32 	%f612, %f610, %f611, %p188;
	selp.f32 	%f613, %f611, %f610, %p188;
	and.b32  	%r551, %r549, 2;
	setp.eq.s32 	%p189, %r551, 0;
	neg.f32 	%f614, %f612;
	selp.f32 	%f615, %f612, %f614, %p189;
	add.s32 	%r552, %r549, 1;
	and.b32  	%r553, %r552, 2;
	setp.eq.s32 	%p190, %r553, 0;
	mov.f32 	%f616, 0f00000000;
	sub.f32 	%f617, %f616, %f613;
	selp.f32 	%f618, %f613, %f617, %p190;
	cvt.rzi.f32.f32 	%f619, %f763;
	setp.eq.f32 	%p191, %f619, %f763;
	mul.f32 	%f620, %f763, 0f00000000;
	selp.f32 	%f126, %f620, %f615, %p191;
	abs.f32 	%f621, %f763;
	setp.gt.f32 	%p192, %f621, 0f4B800000;
	add.f32 	%f622, %f126, 0f3F800000;
	selp.f32 	%f125, %f622, %f618, %p192;
$L__BB0_112:                            // %L853
	mov.f32 	%f146, %f486;
	mov.f32 	%f147, %f486;
	@%p1 bra 	$L__BB0_128;
// %bb.113:                             // %L891
	cvt.u16.u32 	%rs22, %r3645;
	and.b16  	%rs23, %rs22, 255;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 10;
	mul.lo.s16 	%rs26, %rs25, 6;
	sub.s16 	%rs27, %rs22, %rs26;
	and.b16  	%rs28, %rs27, 255;
	cvt.rn.f32.u16 	%f624, %rs28;
	div.approx.f32 	%f127, %f624, %f730;
	abs.f32 	%f769, %f127;
	setp.lt.f32 	%p193, %f769, 0f40000000;
	@%p193 bra 	$L__BB0_125;
// %bb.114:
	setp.gtu.f32 	%p194, %f769, 0f4B800000;
	@%p194 bra 	$L__BB0_121;
	bra.uni 	$L__BB0_115;
$L__BB0_121:
	mov.b32 	%r63, %f769;
	and.b32  	%r561, %r63, 8388607;
	or.b32  	%r3659, %r561, 1065353216;
	mov.b32 	%f768, %r3659;
	add.s32 	%r562, %r63, -1073741824;
	and.b32  	%r3660, %r562, -8388608;
	setp.eq.s32 	%p200, %r3660, 0;
	@%p200 bra 	$L__BB0_124;
// %bb.122:                             // %__nv_fmaf_rn.exit4.i.i.i1205.preheader
	mov.f32 	%f635, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f634,%f635;
	// end inline asm
$L__BB0_123:                            // %__nv_fmaf_rn.exit4.i.i.i1205
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r563, %r3660, 192937984;
	add.s32 	%r564, %r3659, %r563;
	mov.b32 	%f636, %r564;
	mul.f32 	%f637, %f634, %f636;
	sub.f32 	%f638, %f636, %f637;
	fma.rn.f32 	%f639, %f638, %f634, %f637;
	sub.f32 	%f640, %f636, %f639;
	fma.rz.f32 	%f641, %f640, %f634, %f639;
	cvt.rzi.f32.f32 	%f642, %f641;
	sub.f32 	%f768, %f636, %f642;
	sub.s32 	%r3660, %r3660, %r563;
	mov.b32 	%r3659, %f768;
	setp.ne.s32 	%p201, %r3660, 0;
	setp.ne.s32 	%p202, %r3659, 0;
	and.pred  	%p203, %p201, %p202;
	@%p203 bra 	$L__BB0_123;
$L__BB0_124:                            // %__internal_fmodf_slowpath_mod.exit.i.i1207
	setp.gt.u32 	%p204, %r63, 2139095039;
	selp.f32 	%f643, 0f7FFFFFFF, 0f4B800000, %p204;
	mul.f32 	%f644, %f768, 0f34000000;
	mul.f32 	%f769, %f643, %f644;
	bra.uni 	$L__BB0_125;
$L__BB0_115:                            // %__nv_fast_fdividef.exit.i.i.i1184
	mov.f32 	%f626, 0f40000000;
	div.approx.f32 	%f627, %f769, %f626;
	cvt.rzi.f32.f32 	%f767, %f627;
	fma.rn.f32 	%f130, %f767, 0fC0000000, %f769;
	mov.b32 	%r62, %f130;
	setp.lt.u32 	%p195, %r62, 1073741824;
	@%p195 bra 	$L__BB0_120;
// %bb.116:
	setp.lt.u32 	%p196, %r62, -2147483647;
	@%p196 bra 	$L__BB0_118;
// %bb.117:
	add.f32 	%f632, %f767, 0fBF800000;
	setp.lt.f32 	%p199, %f130, 0fC0000000;
	add.f32 	%f633, %f632, 0fBF800000;
	selp.f32 	%f767, %f633, %f632, %p199;
	bra.uni 	$L__BB0_120;
$L__BB0_118:
	add.f32 	%f767, %f767, 0f3F800000;
	setp.ltu.f32 	%p197, %f130, 0f40800000;
	@%p197 bra 	$L__BB0_120;
// %bb.119:                             // %__nv_fmaf_rn.exit.i.i.i1188
	add.f32 	%f628, %f767, 0f3F800000;
	fma.rn.f32 	%f630, %f626, 0fC0400000, %f130;
	setp.ge.f32 	%p198, %f630, 0f00000000;
	add.f32 	%f631, %f628, 0f3F800000;
	selp.f32 	%f767, %f631, %f628, %p198;
$L__BB0_120:                            // %__internal_fmodf_fastpath_quot.exit.i.i1191
	fma.rn.f32 	%f769, %f767, 0fC0000000, %f769;
$L__BB0_125:                            // %__internal_fmodf_kernel.exit.i1210
	abs.f32 	%f645, %f769;
	setp.gtu.f32 	%p205, %f645, 0f7F800000;
	@%p205 bra 	$L__BB0_127;
// %bb.126:
	mov.b32 	%r565, %f127;
	and.b32  	%r566, %r565, -2147483648;
	mov.b32 	%r567, %f769;
	or.b32  	%r568, %r566, %r567;
	mov.b32 	%f769, %r568;
$L__BB0_127:                            // %__nv_fmodf.exit1211
	add.f32 	%f646, %f769, %f769;
	mov.b32 	%r569, %f646;
	and.b32  	%r570, %r569, -2147483648;
	or.b32  	%r571, %r570, 1056964608;
	mov.b32 	%f647, %r571;
	add.f32 	%f648, %f646, %f647;
	cvt.rzi.f32.f32 	%f649, %f648;
	abs.f32 	%f650, %f646;
	setp.gt.f32 	%p206, %f650, 0f4B000000;
	selp.f32 	%f651, %f646, %f649, %p206;
	cvt.rzi.f32.f32 	%f652, %f646;
	setp.lt.f32 	%p207, %f650, 0f3F000000;
	selp.f32 	%f653, %f652, %f651, %p207;
	cvt.rzi.s32.f32 	%r572, %f653;
	fma.rn.f32 	%f654, %f653, 0fBF000000, %f769;
	mul.f32 	%f655, %f654, %f654;
	fma.rn.f32 	%f656, %f655, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f657, %f655, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f658, %f656, %f655, 0fC0A55DF6;
	fma.rn.f32 	%f659, %f657, %f655, 0f4081E0CF;
	fma.rn.f32 	%f660, %f655, %f654, 0f00000000;
	fma.rn.f32 	%f661, %f659, %f655, 0fC09DE9E6;
	fma.rn.f32 	%f662, %f658, %f660, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f655, 0f3F800000;
	fma.rn.f32 	%f664, %f654, 0f40490FDB, %f662;
	and.b32  	%r573, %r572, 1;
	setp.eq.b32 	%p208, %r573, 1;
	selp.f32 	%f665, %f663, %f664, %p208;
	selp.f32 	%f666, %f664, %f663, %p208;
	and.b32  	%r574, %r572, 2;
	setp.eq.s32 	%p209, %r574, 0;
	neg.f32 	%f667, %f665;
	selp.f32 	%f668, %f665, %f667, %p209;
	add.s32 	%r575, %r572, 1;
	and.b32  	%r576, %r575, 2;
	setp.eq.s32 	%p210, %r576, 0;
	mov.f32 	%f669, 0f00000000;
	sub.f32 	%f670, %f669, %f666;
	selp.f32 	%f671, %f666, %f670, %p210;
	cvt.rzi.f32.f32 	%f672, %f769;
	setp.eq.f32 	%p211, %f672, %f769;
	mul.f32 	%f673, %f769, 0f00000000;
	selp.f32 	%f147, %f673, %f668, %p211;
	abs.f32 	%f674, %f769;
	setp.gt.f32 	%p212, %f674, 0f4B800000;
	add.f32 	%f675, %f147, 0f3F800000;
	selp.f32 	%f146, %f675, %f671, %p212;
$L__BB0_128:                            // %L925
	mov.f32 	%f167, %f486;
	mov.f32 	%f168, %f486;
	@%p2 bra 	$L__BB0_144;
// %bb.129:                             // %L933
	mul.hi.u32 	%r578, %r3646, -1431655765;
	shr.u32 	%r579, %r578, 2;
	mul.lo.s32 	%r580, %r579, 6;
	sub.s32 	%r581, %r3646, %r580;
	cvt.rn.f32.s32 	%f677, %r581;
	div.approx.f32 	%f148, %f677, %f730;
	abs.f32 	%f775, %f148;
	setp.lt.f32 	%p213, %f775, 0f40000000;
	@%p213 bra 	$L__BB0_141;
// %bb.130:
	setp.gtu.f32 	%p214, %f775, 0f4B800000;
	@%p214 bra 	$L__BB0_137;
	bra.uni 	$L__BB0_131;
$L__BB0_137:
	mov.b32 	%r71, %f775;
	and.b32  	%r582, %r71, 8388607;
	or.b32  	%r3661, %r582, 1065353216;
	mov.b32 	%f774, %r3661;
	add.s32 	%r583, %r71, -1073741824;
	and.b32  	%r3662, %r583, -8388608;
	setp.eq.s32 	%p220, %r3662, 0;
	@%p220 bra 	$L__BB0_140;
// %bb.138:                             // %__nv_fmaf_rn.exit4.i.i.i1236.preheader
	mov.f32 	%f688, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f687,%f688;
	// end inline asm
$L__BB0_139:                            // %__nv_fmaf_rn.exit4.i.i.i1236
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r584, %r3662, 192937984;
	add.s32 	%r585, %r3661, %r584;
	mov.b32 	%f689, %r585;
	mul.f32 	%f690, %f687, %f689;
	sub.f32 	%f691, %f689, %f690;
	fma.rn.f32 	%f692, %f691, %f687, %f690;
	sub.f32 	%f693, %f689, %f692;
	fma.rz.f32 	%f694, %f693, %f687, %f692;
	cvt.rzi.f32.f32 	%f695, %f694;
	sub.f32 	%f774, %f689, %f695;
	sub.s32 	%r3662, %r3662, %r584;
	mov.b32 	%r3661, %f774;
	setp.ne.s32 	%p221, %r3662, 0;
	setp.ne.s32 	%p222, %r3661, 0;
	and.pred  	%p223, %p221, %p222;
	@%p223 bra 	$L__BB0_139;
$L__BB0_140:                            // %__internal_fmodf_slowpath_mod.exit.i.i1238
	setp.gt.u32 	%p224, %r71, 2139095039;
	selp.f32 	%f696, 0f7FFFFFFF, 0f4B800000, %p224;
	mul.f32 	%f697, %f774, 0f34000000;
	mul.f32 	%f775, %f696, %f697;
	bra.uni 	$L__BB0_141;
$L__BB0_131:                            // %__nv_fast_fdividef.exit.i.i.i1215
	mov.f32 	%f679, 0f40000000;
	div.approx.f32 	%f680, %f775, %f679;
	cvt.rzi.f32.f32 	%f773, %f680;
	fma.rn.f32 	%f151, %f773, 0fC0000000, %f775;
	mov.b32 	%r70, %f151;
	setp.lt.u32 	%p215, %r70, 1073741824;
	@%p215 bra 	$L__BB0_136;
// %bb.132:
	setp.lt.u32 	%p216, %r70, -2147483647;
	@%p216 bra 	$L__BB0_134;
// %bb.133:
	add.f32 	%f685, %f773, 0fBF800000;
	setp.lt.f32 	%p219, %f151, 0fC0000000;
	add.f32 	%f686, %f685, 0fBF800000;
	selp.f32 	%f773, %f686, %f685, %p219;
	bra.uni 	$L__BB0_136;
$L__BB0_134:
	add.f32 	%f773, %f773, 0f3F800000;
	setp.ltu.f32 	%p217, %f151, 0f40800000;
	@%p217 bra 	$L__BB0_136;
// %bb.135:                             // %__nv_fmaf_rn.exit.i.i.i1219
	add.f32 	%f681, %f773, 0f3F800000;
	fma.rn.f32 	%f683, %f679, 0fC0400000, %f151;
	setp.ge.f32 	%p218, %f683, 0f00000000;
	add.f32 	%f684, %f681, 0f3F800000;
	selp.f32 	%f773, %f684, %f681, %p218;
$L__BB0_136:                            // %__internal_fmodf_fastpath_quot.exit.i.i1222
	fma.rn.f32 	%f775, %f773, 0fC0000000, %f775;
$L__BB0_141:                            // %__internal_fmodf_kernel.exit.i1241
	abs.f32 	%f698, %f775;
	setp.gtu.f32 	%p225, %f698, 0f7F800000;
	@%p225 bra 	$L__BB0_143;
// %bb.142:
	mov.b32 	%r586, %f148;
	and.b32  	%r587, %r586, -2147483648;
	mov.b32 	%r588, %f775;
	or.b32  	%r589, %r587, %r588;
	mov.b32 	%f775, %r589;
$L__BB0_143:                            // %__nv_fmodf.exit1242
	add.f32 	%f699, %f775, %f775;
	mov.b32 	%r590, %f699;
	and.b32  	%r591, %r590, -2147483648;
	or.b32  	%r592, %r591, 1056964608;
	mov.b32 	%f700, %r592;
	add.f32 	%f701, %f699, %f700;
	cvt.rzi.f32.f32 	%f702, %f701;
	abs.f32 	%f703, %f699;
	setp.gt.f32 	%p226, %f703, 0f4B000000;
	selp.f32 	%f704, %f699, %f702, %p226;
	cvt.rzi.f32.f32 	%f705, %f699;
	setp.lt.f32 	%p227, %f703, 0f3F000000;
	selp.f32 	%f706, %f705, %f704, %p227;
	cvt.rzi.s32.f32 	%r593, %f706;
	fma.rn.f32 	%f707, %f706, 0fBF000000, %f775;
	mul.f32 	%f708, %f707, %f707;
	fma.rn.f32 	%f709, %f708, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f710, %f708, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f711, %f709, %f708, 0fC0A55DF6;
	fma.rn.f32 	%f712, %f710, %f708, 0f4081E0CF;
	fma.rn.f32 	%f713, %f708, %f707, 0f00000000;
	fma.rn.f32 	%f714, %f712, %f708, 0fC09DE9E6;
	fma.rn.f32 	%f715, %f711, %f713, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f708, 0f3F800000;
	fma.rn.f32 	%f717, %f707, 0f40490FDB, %f715;
	and.b32  	%r594, %r593, 1;
	setp.eq.b32 	%p228, %r594, 1;
	selp.f32 	%f718, %f716, %f717, %p228;
	selp.f32 	%f719, %f717, %f716, %p228;
	and.b32  	%r595, %r593, 2;
	setp.eq.s32 	%p229, %r595, 0;
	neg.f32 	%f720, %f718;
	selp.f32 	%f721, %f718, %f720, %p229;
	add.s32 	%r596, %r593, 1;
	and.b32  	%r597, %r596, 2;
	setp.eq.s32 	%p230, %r597, 0;
	mov.f32 	%f722, 0f00000000;
	sub.f32 	%f723, %f722, %f719;
	selp.f32 	%f724, %f719, %f723, %p230;
	cvt.rzi.f32.f32 	%f725, %f775;
	setp.eq.f32 	%p231, %f725, %f775;
	mul.f32 	%f726, %f775, 0f00000000;
	selp.f32 	%f168, %f726, %f721, %p231;
	abs.f32 	%f727, %f775;
	setp.gt.f32 	%p232, %f727, 0f4B800000;
	add.f32 	%f728, %f168, 0f3F800000;
	selp.f32 	%f167, %f728, %f724, %p232;
$L__BB0_144:                            // %L967
	mov.u32 	%r249, 999999999;
	cvt.u16.u32 	%rs230, %r4;
	@%p88 bra 	$L__BB0_220;
// %bb.145:                             // %L1003
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	and.b16  	%rs30, %rs230, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs230, %rs33;
	cvt.u32.u16 	%r611, %rs34;
	and.b32  	%r612, %r611, 255;
	mad.lo.s32 	%r613, %r612, 24, %r2;
	cvt.u16.u32 	%rs35, %r613;
	mul.hi.u16 	%rs36, %rs35, -7281;
	shr.u16 	%rs37, %rs36, 9;
	mul.lo.s16 	%rs38, %rs37, 576;
	sub.s16 	%rs39, %rs35, %rs38;
	cvt.u32.u16 	%r614, %rs39;
	mul.wide.u32 	%rd34, %r614, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.u32 	%r615, [%rd35];
	shl.b32 	%r616, %r615, 16;
	cvt.s32.s16 	%r82, %r615;
	shr.s32 	%r83, %r615, 16;
	or.b32  	%r617, %r616, 65535;
	setp.lt.u32 	%p234, %r617, 1638399;
	setp.lt.u32 	%p235, %r615, 1572864;
	and.pred  	%p236, %p234, %p235;
	@%p236 bra 	$L__BB0_219;
	bra.uni 	$L__BB0_146;
$L__BB0_219:                            // %L1245
	mul.lo.s32 	%r621, %r83, 801;
	mad.lo.s32 	%r249, %r82, 33, %r621;
$L__BB0_220:                            // %pass503
	add.f32 	%f224, %f781, %f781;
	mov.b32 	%r394, %f224;
	add.f32 	%f487, %f785, %f785;
	and.b32  	%r395, %r394, -2147483648;
	mov.b32 	%r508, %f487;
	or.b32  	%r396, %r395, 1056964608;
	and.b32  	%r509, %r508, -2147483648;
	mov.b32 	%f225, %r396;
	or.b32  	%r510, %r509, 1056964608;
	add.f32 	%f226, %f224, %f225;
	abs.f32 	%f228, %f224;
	mov.b32 	%f488, %r510;
	cvt.rzi.f32.f32 	%f227, %f226;
	setp.gt.f32 	%p38, %f228, 0f4B000000;
	add.f32 	%f489, %f487, %f488;
	abs.f32 	%f491, %f487;
	selp.f32 	%f229, %f224, %f227, %p38;
	cvt.rzi.f32.f32 	%f230, %f224;
	setp.lt.f32 	%p39, %f228, 0f3F000000;
	cvt.rzi.f32.f32 	%f490, %f489;
	setp.gt.f32 	%p145, %f491, 0f4B000000;
	selp.f32 	%f231, %f230, %f229, %p39;
	selp.f32 	%f492, %f487, %f490, %p145;
	cvt.rzi.f32.f32 	%f493, %f487;
	setp.lt.f32 	%p146, %f491, 0f3F000000;
	fma.rn.f32 	%f232, %f231, 0fBF000000, %f781;
	selp.f32 	%f494, %f493, %f492, %p146;
	mul.f32 	%f233, %f232, %f232;
	fma.rn.f32 	%f495, %f494, 0fBF000000, %f785;
	fma.rn.f32 	%f234, %f233, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f235, %f233, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f496, %f495, %f495;
	cvt.rzi.s32.f32 	%r397, %f231;
	fma.rn.f32 	%f236, %f234, %f233, 0fC0A55DF6;
	fma.rn.f32 	%f237, %f235, %f233, 0f4081E0CF;
	fma.rn.f32 	%f238, %f233, %f232, 0f00000000;
	fma.rn.f32 	%f497, %f496, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f498, %f496, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f239, %f237, %f233, 0fC09DE9E6;
	fma.rn.f32 	%f240, %f236, %f238, 0f00000000;
	and.b32  	%r398, %r397, 1;
	cvt.rzi.s32.f32 	%r511, %f494;
	fma.rn.f32 	%f499, %f497, %f496, 0fC0A55DF6;
	fma.rn.f32 	%f500, %f498, %f496, 0f4081E0CF;
	fma.rn.f32 	%f501, %f496, %f495, 0f00000000;
	fma.rn.f32 	%f241, %f239, %f233, 0f3F800000;
	fma.rn.f32 	%f242, %f232, 0f40490FDB, %f240;
	setp.eq.b32 	%p40, %r398, 1;
	fma.rn.f32 	%f502, %f500, %f496, 0fC09DE9E6;
	fma.rn.f32 	%f503, %f499, %f501, 0f00000000;
	and.b32  	%r512, %r511, 1;
	selp.f32 	%f243, %f241, %f242, %p40;
	and.b32  	%r399, %r397, 2;
	fma.rn.f32 	%f504, %f502, %f496, 0f3F800000;
	fma.rn.f32 	%f505, %f495, 0f40490FDB, %f503;
	setp.eq.b32 	%p147, %r512, 1;
	setp.eq.s32 	%p41, %r399, 0;
	neg.f32 	%f245, %f243;
	add.s32 	%r400, %r397, 1;
	cvt.rzi.f32.f32 	%f249, %f781;
	selp.f32 	%f506, %f504, %f505, %p147;
	and.b32  	%r513, %r511, 2;
	selp.f32 	%f244, %f242, %f241, %p40;
	selp.f32 	%f246, %f243, %f245, %p41;
	and.b32  	%r401, %r400, 2;
	setp.eq.f32 	%p43, %f249, %f781;
	mul.f32 	%f250, %f781, 0f00000000;
	setp.eq.s32 	%p148, %r513, 0;
	neg.f32 	%f508, %f506;
	add.s32 	%r514, %r511, 1;
	cvt.rzi.f32.f32 	%f512, %f785;
	setp.eq.s32 	%p42, %r401, 0;
	sub.f32 	%f247, %f223, %f244;
	selp.f32 	%f251, %f250, %f246, %p43;
	abs.f32 	%f252, %f781;
	selp.f32 	%f507, %f505, %f504, %p147;
	selp.f32 	%f509, %f506, %f508, %p148;
	and.b32  	%r515, %r514, 2;
	setp.eq.f32 	%p150, %f512, %f785;
	mul.f32 	%f513, %f785, 0f00000000;
	selp.f32 	%f248, %f244, %f247, %p42;
	setp.gt.f32 	%p44, %f252, 0f4B800000;
	add.f32 	%f253, %f251, 0f3F800000;
	setp.eq.s32 	%p149, %r515, 0;
	sub.f32 	%f510, %f486, %f507;
	selp.f32 	%f514, %f513, %f509, %p150;
	abs.f32 	%f515, %f785;
	selp.f32 	%f254, %f253, %f248, %p44;
	selp.f32 	%f511, %f507, %f510, %p149;
	setp.gt.f32 	%p151, %f515, 0f4B800000;
	add.f32 	%f516, %f514, 0f3F800000;
	mov.b32 	%r390, %f254;
	mov.b32 	%r393, %f251;
	selp.f32 	%f517, %f516, %f511, %p151;
	xor.b32  	%r389, %r393, -2147483648;
	mov.b32 	%r485, %f62;
	mov.b32 	%r486, %f83;
	mov.b32 	%r491, %f63;
	mov.b32 	%r492, %f84;
	mov.b32 	%r504, %f517;
	mov.b32 	%r507, %f514;
	mov.b32 	%r441, %f20;
	mov.b32 	%r442, %f41;
	mov.b32 	%r444, %f21;
	mov.b32 	%r445, %f42;
	xor.b32  	%r488, %r491, -2147483648;
	xor.b32  	%r489, %r492, -2147483648;
	xor.b32  	%r503, %r507, -2147483648;
	mov.b32 	%r555, %f104;
	mov.b32 	%r556, %f125;
	mov.b32 	%r558, %f105;
	mov.b32 	%r559, %f126;
	mov.b32 	%r599, %f146;
	mov.b32 	%r600, %f167;
	mov.b32 	%r605, %f147;
	xor.b32  	%r602, %r605, -2147483648;
	mov.b32 	%r606, %f168;
	xor.b32  	%r603, %r606, -2147483648;
	and.b32  	%r623, %r4, 24;
	setp.eq.s32 	%p237, %r623, 24;
	cvt.u16.u32 	%rs40, %r224;
	mul.lo.s16 	%rs41, %rs40, 171;
	shr.u16 	%rs42, %rs41, 10;
	mul.lo.s16 	%rs43, %rs42, 6;
	sub.s16 	%rs44, %rs40, %rs43;
	cvt.u32.u16 	%r624, %rs44;
	and.b32  	%r250, %r624, 255;
	mov.u32 	%r121, 0;
	mov.u32 	%r85, %r121;
	mov.u32 	%r86, %r121;
	@%p237 bra 	$L__BB0_147;
// %bb.221:                             // %pass507
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mul.lo.s32 	%r625, %r250, 24;
	mul.lo.s32 	%r626, %r223, 144;
	and.b32  	%r627, %r1, 15;
	mul.lo.s32 	%r628, %r627, 1152;
	add.s32 	%r629, %r626, %r2;
	add.s32 	%r630, %r629, %r628;
	add.s32 	%r631, %r630, %r625;
	mul.wide.u32 	%rd41, %r631, 4;
	add.s64 	%rd42, %rd2, %rd41;
	ld.global.u32 	%r85, [%rd42];
	or.b32  	%r632, %r2, 576;
	add.s32 	%r633, %r632, %r626;
	add.s32 	%r634, %r633, %r628;
	add.s32 	%r635, %r634, %r625;
	mul.wide.u32 	%rd43, %r635, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.u32 	%r86, [%rd44];
$L__BB0_147:                            // %L1505
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	// begin inline asm
	cvt.rn.f16x2.f32 %r388, %r390, %r389;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r391, %r393, %r390;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r440, %r442, %r441;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r443, %r445, %r444;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r484, %r486, %r485;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r487, %r489, %r488;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r490, %r492, %r491;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r493, %r486, %r485;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r502, %r504, %r503;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r505, %r507, %r504;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r554, %r556, %r555;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r557, %r559, %r558;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r598, %r600, %r599;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r601, %r603, %r602;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r604, %r606, %r605;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r607, %r600, %r599;
	// end inline asm
	shl.b32 	%r87, %r4, 2;
	and.b32  	%r637, %r87, 60;
	shl.b32 	%r638, %r4, 3;
	and.b32  	%r88, %r638, 128;
	add.s32 	%r639, %r1, %r362;
	shl.b32 	%r89, %r639, 8;
	or.b32  	%r90, %r637, %r88;
	shl.b32 	%r640, %r362, 8;
	mad.lo.s32 	%r91, %r358, 12288, %r640;
	shl.b32 	%r92, %r1, 8;
	add.s32 	%r93, %r2, 24;
	shr.u32 	%r641, %r4, 4;
	and.b32  	%r642, %r236, 30;
	or.b32  	%r643, %r642, %r641;
	mul.lo.s32 	%r94, %r643, 257;
	or.b32  	%r644, %r236, %r641;
	or.b32  	%r645, %r644, 32;
	mul.lo.s32 	%r95, %r645, 257;
	shr.u32 	%r646, %r2, 3;
	and.b16  	%rs46, %rs230, 255;
	mul.lo.s16 	%rs47, %rs46, 171;
	shr.u16 	%rs48, %rs47, 12;
	mul.lo.s16 	%rs49, %rs48, 24;
	sub.s16 	%rs50, %rs230, %rs49;
	cvt.u32.u16 	%r647, %rs50;
	and.b32  	%r96, %r647, 255;
	and.b32  	%r648, %r3, 224;
	mad.lo.s32 	%r97, %r646, 257, %r648;
	shr.u32 	%r649, %r93, 3;
	mad.lo.s32 	%r98, %r649, 257, %r648;
	add.s32 	%r650, %r2, 48;
	shr.u32 	%r651, %r650, 3;
	mad.lo.s32 	%r99, %r651, 257, %r648;
	add.s32 	%r652, %r2, 72;
	shr.u32 	%r653, %r652, 3;
	mad.lo.s32 	%r100, %r653, 257, %r648;
	or.b32  	%r654, %r646, 12;
	mad.lo.s32 	%r101, %r654, 257, %r648;
	add.s32 	%r655, %r2, 120;
	shr.u32 	%r656, %r655, 3;
	mad.lo.s32 	%r102, %r656, 257, %r648;
	add.s32 	%r657, %r2, 144;
	shr.u32 	%r658, %r657, 3;
	mad.lo.s32 	%r103, %r658, 257, %r648;
	add.s32 	%r659, %r2, 168;
	shr.u32 	%r660, %r659, 3;
	mad.lo.s32 	%r104, %r660, 257, %r648;
	or.b32  	%r661, %r646, 24;
	mad.lo.s32 	%r105, %r661, 257, %r648;
	add.s32 	%r662, %r2, 216;
	shr.u32 	%r663, %r662, 3;
	mad.lo.s32 	%r106, %r663, 257, %r648;
	add.s32 	%r664, %r2, 240;
	shr.u32 	%r665, %r664, 3;
	mad.lo.s32 	%r107, %r665, 257, %r648;
	add.s32 	%r666, %r2, 264;
	shr.u32 	%r667, %r666, 3;
	mad.lo.s32 	%r108, %r667, 257, %r648;
	or.b32  	%r668, %r646, 36;
	mad.lo.s32 	%r109, %r668, 257, %r648;
	add.s32 	%r669, %r2, 312;
	shr.u32 	%r670, %r669, 3;
	mad.lo.s32 	%r110, %r670, 257, %r648;
	add.s32 	%r671, %r2, 336;
	shr.u32 	%r672, %r671, 3;
	mad.lo.s32 	%r111, %r672, 257, %r648;
	add.s32 	%r673, %r2, 360;
	shr.u32 	%r674, %r673, 3;
	mad.lo.s32 	%r112, %r674, 257, %r648;
	or.b32  	%r675, %r646, 48;
	mad.lo.s32 	%r113, %r675, 257, %r648;
	add.s32 	%r676, %r2, 408;
	shr.u32 	%r677, %r676, 3;
	mad.lo.s32 	%r114, %r677, 257, %r648;
	add.s32 	%r678, %r2, 432;
	shr.u32 	%r679, %r678, 3;
	mad.lo.s32 	%r115, %r679, 257, %r648;
	add.s32 	%r680, %r2, 456;
	shr.u32 	%r681, %r680, 3;
	mad.lo.s32 	%r116, %r681, 257, %r648;
	or.b32  	%r682, %r646, 60;
	mad.lo.s32 	%r117, %r682, 257, %r648;
	add.s32 	%r683, %r2, 504;
	bfe.u32 	%r684, %r683, 3, 6;
	mad.lo.s32 	%r118, %r684, 257, %r648;
	mul.lo.s32 	%r685, %r2, 33;
	mad.lo.s32 	%r686, %r223, 4806, %r685;
	mad.lo.s32 	%r687, %r250, 801, %r686;
	bfe.s32 	%r688, %r2, 2, 1;
	and.b32  	%r689, %r688, 2056;
	and.b32  	%r690, %r2, 1;
	neg.s32 	%r691, %r690;
	and.b32  	%r692, %r691, 8256;
	shr.u32 	%r693, %r2, 4;
	mul.lo.s32 	%r694, %r223, 6;
	bfe.s32 	%r695, %r2, 1, 1;
	and.b32  	%r696, %r695, 4112;
	bfe.s32 	%r697, %r2, 3, 1;
	and.b32  	%r698, %r2, 8;
	setp.eq.s32 	%p238, %r698, 0;
	and.b32  	%r699, %r697, 1028;
	mad.lo.s32 	%r700, %r693, 514, %r694;
	add.s32 	%r701, %r700, %r692;
	add.s32 	%r702, %r701, %r689;
	add.s32 	%r703, %r702, %r696;
	add.s32 	%r704, %r703, %r699;
	add.s32 	%r705, %r704, %r250;
	mul.wide.u32 	%rd45, %r705, 4;
	mov.u64 	%rd46, shmem;
	add.s64 	%rd7, %rd46, %rd45;
	bfe.s32 	%r706, %r93, 4, 1;
	and.b32  	%r707, %r706, 514;
	shr.u32 	%r708, %r93, 5;
	mul.lo.s32 	%r709, %r708, 257;
	selp.b32 	%r710, 1028, 0, %p238;
	or.b32  	%r711, %r689, %r692;
	add.s32 	%r712, %r709, %r694;
	add.s32 	%r713, %r712, %r696;
	add.s32 	%r714, %r713, %r710;
	add.s32 	%r715, %r714, %r707;
	add.s32 	%r716, %r715, %r711;
	add.s32 	%r717, %r716, %r250;
	mul.wide.u32 	%rd47, %r717, 4;
	add.s64 	%rd8, %rd46, %rd47;
	add.s32 	%r718, %r705, 32;
	mul.wide.u32 	%rd48, %r718, 4;
	add.s64 	%rd9, %rd46, %rd48;
	or.b32  	%r719, %r694, 32;
	add.s32 	%r720, %r719, %r709;
	add.s32 	%r721, %r720, %r696;
	add.s32 	%r722, %r721, %r710;
	add.s32 	%r723, %r722, %r707;
	add.s32 	%r724, %r723, %r711;
	add.s32 	%r725, %r724, %r250;
	mul.wide.u32 	%rd49, %r725, 4;
	add.s64 	%rd10, %rd46, %rd49;
	or.b32  	%r726, %r692, %r694;
	add.s32 	%r727, %r726, %r689;
	add.s32 	%r728, %r727, %r709;
	add.s32 	%r729, %r728, %r696;
	add.s32 	%r730, %r729, %r710;
	add.s32 	%r731, %r730, %r707;
	add.s32 	%r732, %r731, %r250;
	or.b32  	%r733, %r719, %r692;
	add.s32 	%r734, %r733, %r689;
	add.s32 	%r735, %r734, %r709;
	add.s32 	%r736, %r735, %r696;
	add.s32 	%r737, %r736, %r710;
	add.s32 	%r738, %r737, %r707;
	add.s32 	%r739, %r738, %r250;
	mul.lo.s32 	%r740, %r360, 589824;
	mad.lo.s32 	%r741, %r364, 1152, %r740;
	mul.lo.s32 	%r742, %r1, 1152;
	mad.lo.s32 	%r743, %r2, 24, %r742;
	add.s32 	%r119, %r743, %r96;
	cvt.s64.s32 	%rd11, %r741;
	cvt.u16.u32 	%rs51, %r93;
	and.b16  	%rs52, %rs51, 255;
	mul.lo.s16 	%rs53, %rs52, 171;
	shr.u16 	%rs54, %rs53, 13;
	mul.lo.s16 	%rs55, %rs54, 48;
	sub.s16 	%rs56, %rs51, %rs55;
	cvt.u32.u16 	%r744, %rs56;
	and.b32  	%r745, %r744, 255;
	or.b32  	%r746, %r742, %r96;
	mad.lo.s32 	%r120, %r745, 24, %r746;
	mul.wide.u32 	%rd50, %r687, 4;
	add.s64 	%rd12, %rd46, %rd50;
	add.s32 	%r747, %r705, 64;
	mul.wide.u32 	%rd51, %r747, 4;
	add.s64 	%rd13, %rd46, %rd51;
	add.s32 	%r748, %r732, 64;
	mul.wide.u32 	%rd52, %r748, 4;
	add.s64 	%rd14, %rd46, %rd52;
	add.s32 	%r749, %r705, 96;
	mul.wide.u32 	%rd53, %r749, 4;
	add.s64 	%rd15, %rd46, %rd53;
	add.s32 	%r750, %r739, 64;
	mul.wide.u32 	%rd54, %r750, 4;
	add.s64 	%rd16, %rd46, %rd54;
	add.s32 	%r751, %r705, 128;
	mul.wide.u32 	%rd55, %r751, 4;
	add.s64 	%rd17, %rd46, %rd55;
	add.s32 	%r752, %r732, 128;
	mul.wide.u32 	%rd56, %r752, 4;
	add.s64 	%rd18, %rd46, %rd56;
	add.s32 	%r753, %r705, 160;
	mul.wide.u32 	%rd57, %r753, 4;
	add.s64 	%rd19, %rd46, %rd57;
	add.s32 	%r754, %r739, 128;
	mul.wide.u32 	%rd58, %r754, 4;
	add.s64 	%rd20, %rd46, %rd58;
	add.s32 	%r755, %r705, 192;
	mul.wide.u32 	%rd59, %r755, 4;
	add.s64 	%rd21, %rd46, %rd59;
	add.s32 	%r756, %r732, 192;
	mul.wide.u32 	%rd60, %r756, 4;
	add.s64 	%rd22, %rd46, %rd60;
	add.s32 	%r757, %r705, 224;
	mul.wide.u32 	%rd61, %r757, 4;
	add.s64 	%rd23, %rd46, %rd61;
	add.s32 	%r758, %r739, 192;
	mul.wide.u32 	%rd62, %r758, 4;
	add.s64 	%rd24, %rd46, %rd62;
	setp.lt.u32 	%p240, %r4, 16;
	setp.gt.u32 	%p269, %r2, 7;
	setp.lt.u32 	%p273, %r4, 24;
	mov.u32 	%r3695, %r121;
	mov.u32 	%r3696, %r121;
	mov.u32 	%r3697, %r121;
	mov.u32 	%r3698, %r121;
	bra.uni 	$L__BB0_148;
$L__BB0_192:                            // %L25689
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r222, %r121, 48;
	setp.ne.s32 	%p311, %r121, 32688;
	mov.u32 	%r121, %r222;
	@%p311 bra 	$L__BB0_148;
	bra.uni 	$L__BB0_193;
$L__BB0_148:                            // %L1508
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_175 Depth 2
                                        //     Child Loop BB0_184 Depth 2
	add.s32 	%r759, %r121, %r358;
	setp.lt.s32 	%p239, %r759, %r359;
	@%p239 bra 	$L__BB0_149;
	bra.uni 	$L__BB0_193;
$L__BB0_149:                            // %oksrem673
                                        //   in Loop: Header=BB0_148 Depth=1
	mul.hi.u32 	%r952, %r121, -1431655765;
	shr.u32 	%r953, %r952, 5;
	mul.lo.s32 	%r253, %r953, 48;
	add.s32 	%r954, %r253, %r2;
	add.s32 	%r955, %r954, %r358;
	mul.lo.s32 	%r956, %r955, 12288;
	or.b32  	%r957, %r90, %r956;
	add.s32 	%r958, %r957, %r89;
	mul.hi.s32 	%r959, %r958, 715827883;
	shr.u32 	%r960, %r959, 31;
	shr.s32 	%r961, %r959, 26;
	add.s32 	%r962, %r961, %r960;
	setp.lt.s32 	%p241, %r958, 0;
	mul.lo.s32 	%r963, %r962, 402653184;
	setp.ne.s32 	%p242, %r963, %r958;
	and.pred  	%p243, %p241, %p242;
	selp.s32 	%r964, -1, 0, %p243;
	add.s32 	%r965, %r962, %r964;
	mad.lo.s32 	%r966, %r965, -402653184, %r958;
	mul.wide.s32 	%rd63, %r966, 4;
	add.s64 	%rd64, %rd3, %rd63;
	ld.global.v4.u32 	{%r967, %r968, %r969, %r970}, [%rd64];
	mul.lo.s32 	%r971, %r954, 12288;
	or.b32  	%r972, %r971, %r87;
	or.b32  	%r973, %r972, 64;
	add.s32 	%r974, %r973, %r92;
	or.b32  	%r975, %r974, %r88;
	add.s32 	%r976, %r91, %r975;
	mul.hi.s32 	%r977, %r976, 715827883;
	shr.u32 	%r978, %r977, 31;
	shr.s32 	%r979, %r977, 26;
	add.s32 	%r980, %r979, %r978;
	shr.s32 	%r981, %r976, 31;
	add.s32 	%r982, %r981, %r980;
	or.b32  	%r983, %r976, 1;
	mad.lo.s32 	%r984, %r982, -402653184, %r983;
	mul.wide.s32 	%rd65, %r984, 4;
	add.s64 	%rd66, %rd3, %rd65;
	ld.global.v4.u32 	{%r985, %r986, %r987, %r988}, [%rd66+-4];
	add.s32 	%r989, %r93, %r253;
	add.s32 	%r990, %r989, %r358;
	mul.lo.s32 	%r991, %r990, 12288;
	or.b32  	%r992, %r90, %r991;
	add.s32 	%r993, %r992, %r89;
	mul.hi.s32 	%r994, %r993, 715827883;
	shr.u32 	%r995, %r994, 31;
	shr.s32 	%r996, %r994, 26;
	add.s32 	%r997, %r996, %r995;
	setp.lt.s32 	%p244, %r993, 0;
	mul.lo.s32 	%r998, %r997, 402653184;
	setp.ne.s32 	%p245, %r998, %r993;
	and.pred  	%p246, %p244, %p245;
	selp.s32 	%r999, -1, 0, %p246;
	add.s32 	%r1000, %r997, %r999;
	mad.lo.s32 	%r1001, %r1000, -402653184, %r993;
	mul.wide.s32 	%rd67, %r1001, 4;
	add.s64 	%rd68, %rd3, %rd67;
	ld.global.v4.u32 	{%r1002, %r1003, %r1004, %r1005}, [%rd68];
	mul.lo.s32 	%r1006, %r989, 12288;
	or.b32  	%r1007, %r1006, %r87;
	or.b32  	%r1008, %r1007, 64;
	add.s32 	%r1009, %r1008, %r92;
	or.b32  	%r1010, %r1009, %r88;
	add.s32 	%r1011, %r91, %r1010;
	mul.hi.s32 	%r1012, %r1011, 715827883;
	shr.u32 	%r1013, %r1012, 31;
	shr.s32 	%r1014, %r1012, 26;
	add.s32 	%r1015, %r1014, %r1013;
	shr.s32 	%r1016, %r1011, 31;
	add.s32 	%r1017, %r1016, %r1015;
	or.b32  	%r1018, %r1011, 1;
	mad.lo.s32 	%r1019, %r1017, -402653184, %r1018;
	mul.wide.s32 	%rd69, %r1019, 4;
	add.s64 	%rd70, %rd3, %rd69;
	ld.global.v4.u32 	{%r1020, %r1021, %r1022, %r1023}, [%rd70+-4];
	selp.b32 	%r1024, %r969, %r967, %p240;
	shfl.sync.bfly.b32	%r1025, %r1024, 16, 31, -1;
	selp.b32 	%r762, %r967, %r1025, %p240;
	selp.b32 	%r767, %r1025, %r969, %p240;
	selp.b32 	%r1026, %r970, %r968, %p240;
	shfl.sync.bfly.b32	%r1027, %r1026, 16, 31, -1;
	selp.b32 	%r770, %r968, %r1027, %p240;
	selp.b32 	%r775, %r1027, %r970, %p240;
	selp.b32 	%r1028, %r987, %r985, %p240;
	shfl.sync.bfly.b32	%r1029, %r1028, 16, 31, -1;
	selp.b32 	%r778, %r985, %r1029, %p240;
	selp.b32 	%r783, %r1029, %r987, %p240;
	selp.b32 	%r1030, %r988, %r986, %p240;
	shfl.sync.bfly.b32	%r1031, %r1030, 16, 31, -1;
	selp.b32 	%r786, %r986, %r1031, %p240;
	selp.b32 	%r791, %r1031, %r988, %p240;
	selp.b32 	%r1032, %r1004, %r1002, %p240;
	shfl.sync.bfly.b32	%r1033, %r1032, 16, 31, -1;
	selp.b32 	%r794, %r1002, %r1033, %p240;
	selp.b32 	%r799, %r1033, %r1004, %p240;
	selp.b32 	%r1034, %r1005, %r1003, %p240;
	shfl.sync.bfly.b32	%r1035, %r1034, 16, 31, -1;
	selp.b32 	%r802, %r1003, %r1035, %p240;
	selp.b32 	%r807, %r1035, %r1005, %p240;
	selp.b32 	%r1036, %r1022, %r1020, %p240;
	shfl.sync.bfly.b32	%r1037, %r1036, 16, 31, -1;
	selp.b32 	%r810, %r1020, %r1037, %p240;
	selp.b32 	%r815, %r1037, %r1022, %p240;
	selp.b32 	%r1038, %r1023, %r1021, %p240;
	shfl.sync.bfly.b32	%r1039, %r1038, 16, 31, -1;
	selp.b32 	%r818, %r1021, %r1039, %p240;
	selp.b32 	%r823, %r1039, %r1023, %p240;
	shl.b32 	%r763, %r767, 4;
	mov.u32 	%r761, 252645135;
	// begin inline asm
	lop3.b32 %r825, %r761, %r762, %r763, 202;
	// end inline asm
	shr.u32 	%r766, %r762, 4;
	// begin inline asm
	lop3.b32 %r841, %r761, %r766, %r767, 202;
	// end inline asm
	shl.b32 	%r771, %r775, 4;
	// begin inline asm
	lop3.b32 %r833, %r761, %r770, %r771, 202;
	// end inline asm
	shr.u32 	%r774, %r770, 4;
	// begin inline asm
	lop3.b32 %r849, %r761, %r774, %r775, 202;
	// end inline asm
	shl.b32 	%r779, %r783, 4;
	// begin inline asm
	lop3.b32 %r857, %r761, %r778, %r779, 202;
	// end inline asm
	shr.u32 	%r782, %r778, 4;
	// begin inline asm
	lop3.b32 %r873, %r761, %r782, %r783, 202;
	// end inline asm
	shl.b32 	%r787, %r791, 4;
	// begin inline asm
	lop3.b32 %r865, %r761, %r786, %r787, 202;
	// end inline asm
	shr.u32 	%r790, %r786, 4;
	// begin inline asm
	lop3.b32 %r881, %r761, %r790, %r791, 202;
	// end inline asm
	shl.b32 	%r795, %r799, 4;
	// begin inline asm
	lop3.b32 %r826, %r761, %r794, %r795, 202;
	// end inline asm
	shr.u32 	%r798, %r794, 4;
	// begin inline asm
	lop3.b32 %r842, %r761, %r798, %r799, 202;
	// end inline asm
	shl.b32 	%r803, %r807, 4;
	// begin inline asm
	lop3.b32 %r834, %r761, %r802, %r803, 202;
	// end inline asm
	shr.u32 	%r806, %r802, 4;
	// begin inline asm
	lop3.b32 %r850, %r761, %r806, %r807, 202;
	// end inline asm
	shl.b32 	%r811, %r815, 4;
	// begin inline asm
	lop3.b32 %r858, %r761, %r810, %r811, 202;
	// end inline asm
	shr.u32 	%r814, %r810, 4;
	// begin inline asm
	lop3.b32 %r874, %r761, %r814, %r815, 202;
	// end inline asm
	shl.b32 	%r819, %r823, 4;
	// begin inline asm
	lop3.b32 %r866, %r761, %r818, %r819, 202;
	// end inline asm
	shr.u32 	%r822, %r818, 4;
	// begin inline asm
	lop3.b32 %r882, %r761, %r822, %r823, 202;
	// end inline asm
	mov.u32 	%r827, 25152;
	// begin inline asm
	prmt.b32 %r889, %r825, %r826, %r827;
	// end inline asm
	mov.u32 	%r831, 29521;
	// begin inline asm
	prmt.b32 %r921, %r825, %r826, %r831;
	// end inline asm
	// begin inline asm
	prmt.b32 %r897, %r833, %r834, %r827;
	// end inline asm
	// begin inline asm
	prmt.b32 %r929, %r833, %r834, %r831;
	// end inline asm
	// begin inline asm
	prmt.b32 %r890, %r841, %r842, %r827;
	// end inline asm
	// begin inline asm
	prmt.b32 %r922, %r841, %r842, %r831;
	// end inline asm
	// begin inline asm
	prmt.b32 %r898, %r849, %r850, %r827;
	// end inline asm
	// begin inline asm
	prmt.b32 %r930, %r849, %r850, %r831;
	// end inline asm
	// begin inline asm
	prmt.b32 %r905, %r857, %r858, %r827;
	// end inline asm
	// begin inline asm
	prmt.b32 %r937, %r857, %r858, %r831;
	// end inline asm
	// begin inline asm
	prmt.b32 %r913, %r865, %r866, %r827;
	// end inline asm
	// begin inline asm
	prmt.b32 %r945, %r865, %r866, %r831;
	// end inline asm
	// begin inline asm
	prmt.b32 %r906, %r873, %r874, %r827;
	// end inline asm
	// begin inline asm
	prmt.b32 %r938, %r873, %r874, %r831;
	// end inline asm
	// begin inline asm
	prmt.b32 %r914, %r881, %r882, %r827;
	// end inline asm
	// begin inline asm
	prmt.b32 %r946, %r881, %r882, %r831;
	// end inline asm
	mov.u32 	%r891, 21520;
	// begin inline asm
	prmt.b32 %r888, %r889, %r890, %r891;
	// end inline asm
	mov.u32 	%r895, 30258;
	// begin inline asm
	prmt.b32 %r892, %r889, %r890, %r895;
	// end inline asm
	// begin inline asm
	prmt.b32 %r896, %r897, %r898, %r891;
	// end inline asm
	// begin inline asm
	prmt.b32 %r900, %r897, %r898, %r895;
	// end inline asm
	// begin inline asm
	prmt.b32 %r904, %r905, %r906, %r891;
	// end inline asm
	// begin inline asm
	prmt.b32 %r908, %r905, %r906, %r895;
	// end inline asm
	// begin inline asm
	prmt.b32 %r912, %r913, %r914, %r891;
	// end inline asm
	// begin inline asm
	prmt.b32 %r916, %r913, %r914, %r895;
	// end inline asm
	// begin inline asm
	prmt.b32 %r920, %r921, %r922, %r891;
	// end inline asm
	// begin inline asm
	prmt.b32 %r924, %r921, %r922, %r895;
	// end inline asm
	// begin inline asm
	prmt.b32 %r928, %r929, %r930, %r891;
	// end inline asm
	// begin inline asm
	prmt.b32 %r932, %r929, %r930, %r895;
	// end inline asm
	// begin inline asm
	prmt.b32 %r936, %r937, %r938, %r891;
	// end inline asm
	// begin inline asm
	prmt.b32 %r940, %r937, %r938, %r895;
	// end inline asm
	// begin inline asm
	prmt.b32 %r944, %r945, %r946, %r891;
	// end inline asm
	// begin inline asm
	prmt.b32 %r948, %r945, %r946, %r895;
	// end inline asm
	cvt.u16.u32 	%rs57, %r954;
	mul.hi.s16 	%rs58, %rs57, 10923;
	shr.u16 	%rs59, %rs58, 15;
	shr.s16 	%rs60, %rs58, 2;
	add.s16 	%rs61, %rs60, %rs59;
	mul.lo.s16 	%rs62, %rs61, 24;
	sub.s16 	%rs63, %rs57, %rs62;
	cvt.s32.s16 	%r1040, %rs63;
	add.s32 	%r1041, %r94, %r1040;
	mul.wide.s32 	%rd71, %r1041, 4;
	add.s64 	%rd73, %rd46, %rd71;
	st.shared.u32 	[%rd73], %r888;
	add.s32 	%r1042, %r1041, 128;
	mul.wide.u32 	%rd74, %r1042, 4;
	add.s64 	%rd75, %rd46, %rd74;
	st.shared.u32 	[%rd75], %r896;
	add.s32 	%r1043, %r1041, 64;
	mul.wide.u32 	%rd76, %r1043, 4;
	add.s64 	%rd77, %rd46, %rd76;
	st.shared.u32 	[%rd77], %r892;
	add.s32 	%r1044, %r1041, 192;
	mul.wide.u32 	%rd78, %r1044, 4;
	add.s64 	%rd79, %rd46, %rd78;
	st.shared.u32 	[%rd79], %r900;
	add.s32 	%r1045, %r95, %r1040;
	mul.wide.u32 	%rd80, %r1045, 4;
	add.s64 	%rd81, %rd46, %rd80;
	st.shared.u32 	[%rd81], %r904;
	add.s32 	%r1046, %r1045, 128;
	mul.wide.u32 	%rd82, %r1046, 4;
	add.s64 	%rd83, %rd46, %rd82;
	st.shared.u32 	[%rd83], %r912;
	add.s32 	%r1047, %r1045, 64;
	mul.wide.u32 	%rd84, %r1047, 4;
	add.s64 	%rd85, %rd46, %rd84;
	st.shared.u32 	[%rd85], %r908;
	add.s32 	%r1048, %r1045, 192;
	mul.wide.u32 	%rd86, %r1048, 4;
	add.s64 	%rd87, %rd46, %rd86;
	st.shared.u32 	[%rd87], %r916;
	add.s32 	%r1049, %r1041, 32;
	mul.wide.u32 	%rd88, %r1049, 4;
	add.s64 	%rd89, %rd46, %rd88;
	st.shared.u32 	[%rd89], %r920;
	add.s32 	%r1050, %r1041, 160;
	mul.wide.u32 	%rd90, %r1050, 4;
	add.s64 	%rd91, %rd46, %rd90;
	st.shared.u32 	[%rd91], %r928;
	add.s32 	%r1051, %r1041, 96;
	mul.wide.u32 	%rd92, %r1051, 4;
	add.s64 	%rd93, %rd46, %rd92;
	st.shared.u32 	[%rd93], %r924;
	add.s32 	%r1052, %r1041, 224;
	mul.wide.u32 	%rd94, %r1052, 4;
	add.s64 	%rd95, %rd46, %rd94;
	st.shared.u32 	[%rd95], %r932;
	add.s32 	%r1053, %r1045, 32;
	mul.wide.u32 	%rd96, %r1053, 4;
	add.s64 	%rd97, %rd46, %rd96;
	st.shared.u32 	[%rd97], %r936;
	add.s32 	%r1054, %r1045, 160;
	mul.wide.u32 	%rd98, %r1054, 4;
	add.s64 	%rd99, %rd46, %rd98;
	st.shared.u32 	[%rd99], %r944;
	add.s32 	%r1055, %r1045, 96;
	mul.wide.u32 	%rd100, %r1055, 4;
	add.s64 	%rd101, %rd46, %rd100;
	st.shared.u32 	[%rd101], %r940;
	add.s32 	%r1056, %r1045, 224;
	mul.wide.u32 	%rd102, %r1056, 4;
	add.s64 	%rd103, %rd46, %rd102;
	st.shared.u32 	[%rd103], %r948;
	bar.sync 	0;
	add.s32 	%r1057, %r253, %r96;
	cvt.u16.u32 	%rs64, %r1057;
	mul.hi.s16 	%rs65, %rs64, 10923;
	shr.u16 	%rs66, %rs65, 15;
	shr.s16 	%rs67, %rs65, 2;
	add.s16 	%rs68, %rs67, %rs66;
	mul.lo.s16 	%rs69, %rs68, 24;
	sub.s16 	%rs70, %rs64, %rs69;
	cvt.s32.s16 	%r254, %rs70;
	add.s32 	%r1058, %r97, %r254;
	mul.wide.s32 	%rd104, %r1058, 4;
	add.s64 	%rd105, %rd46, %rd104;
	ld.shared.u32 	%r255, [%rd105];
	add.s32 	%r1059, %r98, %r254;
	mul.wide.u32 	%rd106, %r1059, 4;
	add.s64 	%rd107, %rd46, %rd106;
	ld.shared.u32 	%r256, [%rd107];
	add.s32 	%r1060, %r99, %r254;
	mul.wide.u32 	%rd108, %r1060, 4;
	add.s64 	%rd109, %rd46, %rd108;
	ld.shared.u32 	%r257, [%rd109];
	add.s32 	%r1061, %r100, %r254;
	mul.wide.u32 	%rd110, %r1061, 4;
	add.s64 	%rd111, %rd46, %rd110;
	ld.shared.u32 	%r258, [%rd111];
	add.s32 	%r1062, %r101, %r254;
	mul.wide.u32 	%rd112, %r1062, 4;
	add.s64 	%rd113, %rd46, %rd112;
	ld.shared.u32 	%r259, [%rd113];
	add.s32 	%r1063, %r102, %r254;
	mul.wide.u32 	%rd114, %r1063, 4;
	add.s64 	%rd115, %rd46, %rd114;
	ld.shared.u32 	%r260, [%rd115];
	add.s32 	%r1064, %r103, %r254;
	mul.wide.u32 	%rd116, %r1064, 4;
	add.s64 	%rd117, %rd46, %rd116;
	ld.shared.u32 	%r261, [%rd117];
	add.s32 	%r1065, %r104, %r254;
	mul.wide.u32 	%rd118, %r1065, 4;
	add.s64 	%rd119, %rd46, %rd118;
	ld.shared.u32 	%r262, [%rd119];
	add.s32 	%r1066, %r105, %r254;
	mul.wide.u32 	%rd120, %r1066, 4;
	add.s64 	%rd121, %rd46, %rd120;
	ld.shared.u32 	%r263, [%rd121];
	add.s32 	%r1067, %r106, %r254;
	mul.wide.u32 	%rd122, %r1067, 4;
	add.s64 	%rd123, %rd46, %rd122;
	ld.shared.u32 	%r264, [%rd123];
	add.s32 	%r1068, %r107, %r254;
	mul.wide.u32 	%rd124, %r1068, 4;
	add.s64 	%rd125, %rd46, %rd124;
	ld.shared.u32 	%r265, [%rd125];
	add.s32 	%r1069, %r108, %r254;
	mul.wide.u32 	%rd126, %r1069, 4;
	add.s64 	%rd127, %rd46, %rd126;
	ld.shared.u32 	%r266, [%rd127];
	add.s32 	%r1070, %r109, %r254;
	mul.wide.u32 	%rd128, %r1070, 4;
	add.s64 	%rd129, %rd46, %rd128;
	ld.shared.u32 	%r267, [%rd129];
	add.s32 	%r1071, %r110, %r254;
	mul.wide.u32 	%rd130, %r1071, 4;
	add.s64 	%rd131, %rd46, %rd130;
	ld.shared.u32 	%r268, [%rd131];
	add.s32 	%r1072, %r111, %r254;
	mul.wide.u32 	%rd132, %r1072, 4;
	add.s64 	%rd133, %rd46, %rd132;
	ld.shared.u32 	%r269, [%rd133];
	add.s32 	%r1073, %r112, %r254;
	mul.wide.u32 	%rd134, %r1073, 4;
	add.s64 	%rd135, %rd46, %rd134;
	ld.shared.u32 	%r270, [%rd135];
	add.s32 	%r1074, %r113, %r254;
	mul.wide.u32 	%rd136, %r1074, 4;
	add.s64 	%rd137, %rd46, %rd136;
	ld.shared.u32 	%r271, [%rd137];
	add.s32 	%r1075, %r114, %r254;
	mul.wide.u32 	%rd138, %r1075, 4;
	add.s64 	%rd139, %rd46, %rd138;
	ld.shared.u32 	%r272, [%rd139];
	add.s32 	%r1076, %r115, %r254;
	mul.wide.u32 	%rd140, %r1076, 4;
	add.s64 	%rd141, %rd46, %rd140;
	ld.shared.u32 	%r273, [%rd141];
	add.s32 	%r1077, %r116, %r254;
	mul.wide.u32 	%rd142, %r1077, 4;
	add.s64 	%rd143, %rd46, %rd142;
	ld.shared.u32 	%r274, [%rd143];
	add.s32 	%r1078, %r117, %r254;
	mul.wide.u32 	%rd144, %r1078, 4;
	add.s64 	%rd145, %rd46, %rd144;
	ld.shared.u32 	%r275, [%rd145];
	add.s32 	%r1079, %r118, %r254;
	mul.wide.s32 	%rd146, %r1079, 4;
	add.s64 	%rd147, %rd46, %rd146;
	ld.shared.u32 	%r276, [%rd147];
	bar.sync 	0;
	shfl.sync.idx.b32	%r277, %r249, 0, 31, -1;
	shfl.sync.idx.b32	%r278, %r249, 1, 31, -1;
	shfl.sync.idx.b32	%r279, %r249, 2, 31, -1;
	shfl.sync.idx.b32	%r280, %r249, 3, 31, -1;
	shfl.sync.idx.b32	%r281, %r249, 4, 31, -1;
	shfl.sync.idx.b32	%r282, %r249, 5, 31, -1;
	shfl.sync.idx.b32	%r283, %r249, 6, 31, -1;
	shfl.sync.idx.b32	%r284, %r249, 7, 31, -1;
	shfl.sync.idx.b32	%r285, %r249, 8, 31, -1;
	shfl.sync.idx.b32	%r286, %r249, 9, 31, -1;
	shfl.sync.idx.b32	%r287, %r249, 10, 31, -1;
	shfl.sync.idx.b32	%r288, %r249, 11, 31, -1;
	shfl.sync.idx.b32	%r289, %r249, 12, 31, -1;
	shfl.sync.idx.b32	%r290, %r249, 13, 31, -1;
	shfl.sync.idx.b32	%r291, %r249, 14, 31, -1;
	shfl.sync.idx.b32	%r292, %r249, 15, 31, -1;
	shfl.sync.idx.b32	%r293, %r249, 16, 31, -1;
	shfl.sync.idx.b32	%r294, %r249, 17, 31, -1;
	shfl.sync.idx.b32	%r295, %r249, 18, 31, -1;
	shfl.sync.idx.b32	%r296, %r249, 19, 31, -1;
	shfl.sync.idx.b32	%r297, %r249, 20, 31, -1;
	shfl.sync.idx.b32	%r298, %r249, 21, 31, -1;
	shfl.sync.idx.b32	%r299, %r249, 22, 31, -1;
	shfl.sync.idx.b32	%r300, %r249, 23, 31, -1;
	setp.eq.s32 	%p247, %r277, 999999999;
	@%p247 bra 	$L__BB0_150;
// %bb.222:                             // %oksrem3326
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1080, %r277, %r254;
	mul.wide.s32 	%rd148, %r1080, 4;
	add.s64 	%rd150, %rd46, %rd148;
	st.shared.u32 	[%rd150], %r255;
	setp.eq.s32 	%p248, %r278, 999999999;
	@%p248 bra 	$L__BB0_151;
// %bb.223:                             // %oksrem3394
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1081, %r278, %r254;
	mul.wide.s32 	%rd151, %r1081, 4;
	add.s64 	%rd153, %rd46, %rd151;
	st.shared.u32 	[%rd153], %r256;
	setp.eq.s32 	%p249, %r279, 999999999;
	@%p249 bra 	$L__BB0_152;
// %bb.224:                             // %oksrem3462
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1082, %r279, %r254;
	mul.wide.s32 	%rd154, %r1082, 4;
	add.s64 	%rd156, %rd46, %rd154;
	st.shared.u32 	[%rd156], %r257;
	setp.eq.s32 	%p250, %r280, 999999999;
	@%p250 bra 	$L__BB0_153;
// %bb.225:                             // %oksrem3530
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1083, %r280, %r254;
	mul.wide.s32 	%rd157, %r1083, 4;
	add.s64 	%rd159, %rd46, %rd157;
	st.shared.u32 	[%rd159], %r258;
	setp.eq.s32 	%p251, %r281, 999999999;
	@%p251 bra 	$L__BB0_154;
// %bb.226:                             // %oksrem3598
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1084, %r281, %r254;
	mul.wide.s32 	%rd160, %r1084, 4;
	add.s64 	%rd162, %rd46, %rd160;
	st.shared.u32 	[%rd162], %r259;
	setp.eq.s32 	%p252, %r282, 999999999;
	@%p252 bra 	$L__BB0_155;
// %bb.227:                             // %oksrem3666
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1085, %r282, %r254;
	mul.wide.s32 	%rd163, %r1085, 4;
	add.s64 	%rd165, %rd46, %rd163;
	st.shared.u32 	[%rd165], %r260;
	setp.eq.s32 	%p253, %r283, 999999999;
	@%p253 bra 	$L__BB0_156;
// %bb.228:                             // %oksrem3734
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1086, %r283, %r254;
	mul.wide.s32 	%rd166, %r1086, 4;
	add.s64 	%rd168, %rd46, %rd166;
	st.shared.u32 	[%rd168], %r261;
	setp.eq.s32 	%p254, %r284, 999999999;
	@%p254 bra 	$L__BB0_157;
// %bb.229:                             // %oksrem3802
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1087, %r284, %r254;
	mul.wide.s32 	%rd169, %r1087, 4;
	add.s64 	%rd171, %rd46, %rd169;
	st.shared.u32 	[%rd171], %r262;
	setp.eq.s32 	%p255, %r285, 999999999;
	@%p255 bra 	$L__BB0_158;
// %bb.230:                             // %oksrem3870
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1088, %r285, %r254;
	mul.wide.s32 	%rd172, %r1088, 4;
	add.s64 	%rd174, %rd46, %rd172;
	st.shared.u32 	[%rd174], %r263;
	setp.eq.s32 	%p256, %r286, 999999999;
	@%p256 bra 	$L__BB0_159;
// %bb.231:                             // %oksrem3938
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1089, %r286, %r254;
	mul.wide.s32 	%rd175, %r1089, 4;
	add.s64 	%rd177, %rd46, %rd175;
	st.shared.u32 	[%rd177], %r264;
	setp.eq.s32 	%p257, %r287, 999999999;
	@%p257 bra 	$L__BB0_160;
// %bb.232:                             // %oksrem4006
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1090, %r287, %r254;
	mul.wide.s32 	%rd178, %r1090, 4;
	add.s64 	%rd180, %rd46, %rd178;
	st.shared.u32 	[%rd180], %r265;
	setp.eq.s32 	%p258, %r288, 999999999;
	@%p258 bra 	$L__BB0_161;
// %bb.233:                             // %oksrem4074
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1091, %r288, %r254;
	mul.wide.s32 	%rd181, %r1091, 4;
	add.s64 	%rd183, %rd46, %rd181;
	st.shared.u32 	[%rd183], %r266;
	setp.eq.s32 	%p259, %r289, 999999999;
	@%p259 bra 	$L__BB0_162;
// %bb.234:                             // %oksrem4142
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1092, %r289, %r254;
	mul.wide.s32 	%rd184, %r1092, 4;
	add.s64 	%rd186, %rd46, %rd184;
	st.shared.u32 	[%rd186], %r267;
	setp.eq.s32 	%p260, %r290, 999999999;
	@%p260 bra 	$L__BB0_163;
// %bb.235:                             // %oksrem4210
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1093, %r290, %r254;
	mul.wide.s32 	%rd187, %r1093, 4;
	add.s64 	%rd189, %rd46, %rd187;
	st.shared.u32 	[%rd189], %r268;
	setp.eq.s32 	%p261, %r291, 999999999;
	@%p261 bra 	$L__BB0_164;
// %bb.236:                             // %oksrem4278
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1094, %r291, %r254;
	mul.wide.s32 	%rd190, %r1094, 4;
	add.s64 	%rd192, %rd46, %rd190;
	st.shared.u32 	[%rd192], %r269;
	setp.eq.s32 	%p262, %r292, 999999999;
	@%p262 bra 	$L__BB0_165;
// %bb.237:                             // %oksrem4346
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1095, %r292, %r254;
	mul.wide.s32 	%rd193, %r1095, 4;
	add.s64 	%rd195, %rd46, %rd193;
	st.shared.u32 	[%rd195], %r270;
	setp.eq.s32 	%p263, %r293, 999999999;
	@%p263 bra 	$L__BB0_166;
// %bb.238:                             // %oksrem4414
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1096, %r293, %r254;
	mul.wide.s32 	%rd196, %r1096, 4;
	add.s64 	%rd198, %rd46, %rd196;
	st.shared.u32 	[%rd198], %r271;
	setp.eq.s32 	%p264, %r294, 999999999;
	@%p264 bra 	$L__BB0_167;
// %bb.239:                             // %oksrem4482
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1097, %r294, %r254;
	mul.wide.s32 	%rd199, %r1097, 4;
	add.s64 	%rd201, %rd46, %rd199;
	st.shared.u32 	[%rd201], %r272;
	setp.eq.s32 	%p265, %r295, 999999999;
	@%p265 bra 	$L__BB0_168;
// %bb.240:                             // %oksrem4550
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1098, %r295, %r254;
	mul.wide.s32 	%rd202, %r1098, 4;
	add.s64 	%rd204, %rd46, %rd202;
	st.shared.u32 	[%rd204], %r273;
	setp.eq.s32 	%p266, %r296, 999999999;
	@%p266 bra 	$L__BB0_169;
// %bb.241:                             // %oksrem4618
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1099, %r296, %r254;
	mul.wide.s32 	%rd205, %r1099, 4;
	add.s64 	%rd207, %rd46, %rd205;
	st.shared.u32 	[%rd207], %r274;
	setp.eq.s32 	%p267, %r297, 999999999;
	@%p267 bra 	$L__BB0_170;
// %bb.242:                             // %oksrem4686
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1100, %r297, %r254;
	mul.wide.s32 	%rd208, %r1100, 4;
	add.s64 	%rd210, %rd46, %rd208;
	st.shared.u32 	[%rd210], %r275;
	setp.eq.s32 	%p268, %r298, 999999999;
	@%p268 bra 	$L__BB0_171;
// %bb.243:                             // %oksrem4755
                                        //   in Loop: Header=BB0_148 Depth=1
	selp.b32 	%r1101, 0, %r276, %p269;
	add.s32 	%r1102, %r298, %r254;
	mul.wide.s32 	%rd211, %r1102, 4;
	add.s64 	%rd213, %rd46, %rd211;
	st.shared.u32 	[%rd213], %r1101;
	setp.eq.s32 	%p270, %r299, 999999999;
	@%p270 bra 	$L__BB0_172;
// %bb.244:                             // %oksrem4823
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1103, %r299, %r254;
	mul.wide.s32 	%rd214, %r1103, 4;
	add.s64 	%rd216, %rd46, %rd214;
	mov.u32 	%r3670, 0;
	st.shared.u32 	[%rd216], %r3670;
	setp.eq.s32 	%p271, %r300, 999999999;
	@%p271 bra 	$L__BB0_173;
// %bb.245:                             // %oksrem4890
                                        //   in Loop: Header=BB0_148 Depth=1
	add.s32 	%r1106, %r300, %r254;
	mul.wide.s32 	%rd217, %r1106, 4;
	add.s64 	%rd219, %rd46, %rd217;
	st.shared.u32 	[%rd219], %r3670;
	bar.sync 	0;
	mov.u32 	%r3671, %r3670;
	mov.u32 	%r3672, %r3670;
	mov.u32 	%r3673, %r3670;
	mov.u32 	%r3674, %r3670;
	mov.u32 	%r3675, %r3670;
	mov.u32 	%r3676, %r3670;
	mov.u32 	%r3677, %r3670;
	mov.u32 	%r3678, %r3670;
	mov.u32 	%r3679, %r3670;
	mov.u32 	%r3680, %r3670;
	mov.u32 	%r3681, %r3670;
	mov.u32 	%r3682, %r3670;
	mov.u32 	%r3683, %r3670;
	mov.u32 	%r3684, %r3670;
	mov.u32 	%r3685, %r3670;
	mov.u32 	%r3686, %r3670;
	mov.u32 	%r3687, %r3670;
	mov.u32 	%r3688, %r3670;
	mov.u32 	%r3689, %r3670;
	mov.u32 	%r3690, %r3670;
	mov.u32 	%r3691, %r3670;
	mov.u32 	%r3692, %r3670;
	mov.u32 	%r3693, %r3670;
	@%p88 bra 	$L__BB0_174;
// %bb.246:                             // %oksrem4970
                                        //   in Loop: Header=BB0_148 Depth=1
	cvt.u16.u32 	%rs71, %r253;
	mul.hi.s16 	%rs72, %rs71, 10923;
	shr.u16 	%rs73, %rs72, 15;
	shr.s16 	%rs74, %rs72, 2;
	add.s16 	%rs75, %rs74, %rs73;
	mul.lo.s16 	%rs76, %rs75, 24;
	sub.s16 	%rs77, %rs71, %rs76;
	cvt.s32.s16 	%r1107, %rs77;
	mul.wide.s32 	%rd220, %r1107, 4;
	add.s64 	%rd221, %rd12, %rd220;
	ld.shared.u32 	%r3670, [%rd221];
	ld.shared.u32 	%r3671, [%rd12+4];
	ld.shared.u32 	%r3672, [%rd12+8];
	ld.shared.u32 	%r3673, [%rd12+12];
	ld.shared.u32 	%r3674, [%rd12+16];
	ld.shared.u32 	%r3675, [%rd12+20];
	ld.shared.u32 	%r3676, [%rd12+24];
	ld.shared.u32 	%r3677, [%rd12+28];
	ld.shared.u32 	%r3678, [%rd12+32];
	ld.shared.u32 	%r3679, [%rd12+36];
	ld.shared.u32 	%r3680, [%rd12+40];
	ld.shared.u32 	%r3681, [%rd12+44];
	ld.shared.u32 	%r3682, [%rd12+48];
	ld.shared.u32 	%r3683, [%rd12+52];
	ld.shared.u32 	%r3684, [%rd12+56];
	ld.shared.u32 	%r3685, [%rd12+60];
	add.s16 	%rs78, %rs71, 16;
	mul.hi.s16 	%rs79, %rs78, 10923;
	shr.u16 	%rs80, %rs79, 15;
	shr.s16 	%rs81, %rs79, 2;
	add.s16 	%rs82, %rs81, %rs80;
	mul.lo.s16 	%rs83, %rs82, 24;
	sub.s16 	%rs84, %rs78, %rs83;
	cvt.s32.s16 	%r1108, %rs84;
	mul.wide.s32 	%rd222, %r1108, 4;
	add.s64 	%rd223, %rd12, %rd222;
	ld.shared.u32 	%r3686, [%rd223];
	add.s16 	%rs85, %rs71, 17;
	mul.hi.s16 	%rs86, %rs85, 10923;
	shr.u16 	%rs87, %rs86, 15;
	shr.s16 	%rs88, %rs86, 2;
	add.s16 	%rs89, %rs88, %rs87;
	mul.lo.s16 	%rs90, %rs89, 24;
	sub.s16 	%rs91, %rs85, %rs90;
	cvt.s32.s16 	%r1109, %rs91;
	mul.wide.s32 	%rd224, %r1109, 4;
	add.s64 	%rd225, %rd12, %rd224;
	ld.shared.u32 	%r3687, [%rd225];
	add.s16 	%rs92, %rs71, 18;
	mul.hi.s16 	%rs93, %rs92, 10923;
	shr.u16 	%rs94, %rs93, 15;
	shr.s16 	%rs95, %rs93, 2;
	add.s16 	%rs96, %rs95, %rs94;
	mul.lo.s16 	%rs97, %rs96, 24;
	sub.s16 	%rs98, %rs92, %rs97;
	cvt.s32.s16 	%r1110, %rs98;
	mul.wide.s32 	%rd226, %r1110, 4;
	add.s64 	%rd227, %rd12, %rd226;
	ld.shared.u32 	%r3688, [%rd227];
	add.s16 	%rs99, %rs71, 19;
	mul.hi.s16 	%rs100, %rs99, 10923;
	shr.u16 	%rs101, %rs100, 15;
	shr.s16 	%rs102, %rs100, 2;
	add.s16 	%rs103, %rs102, %rs101;
	mul.lo.s16 	%rs104, %rs103, 24;
	sub.s16 	%rs105, %rs99, %rs104;
	cvt.s32.s16 	%r1111, %rs105;
	mul.wide.s32 	%rd228, %r1111, 4;
	add.s64 	%rd229, %rd12, %rd228;
	ld.shared.u32 	%r3689, [%rd229];
	add.s16 	%rs106, %rs71, 20;
	mul.hi.s16 	%rs107, %rs106, 10923;
	shr.u16 	%rs108, %rs107, 15;
	shr.s16 	%rs109, %rs107, 2;
	add.s16 	%rs110, %rs109, %rs108;
	mul.lo.s16 	%rs111, %rs110, 24;
	sub.s16 	%rs112, %rs106, %rs111;
	cvt.s32.s16 	%r1112, %rs112;
	mul.wide.s32 	%rd230, %r1112, 4;
	add.s64 	%rd231, %rd12, %rd230;
	ld.shared.u32 	%r3690, [%rd231];
	add.s16 	%rs113, %rs71, 21;
	mul.hi.s16 	%rs114, %rs113, 10923;
	shr.u16 	%rs115, %rs114, 15;
	shr.s16 	%rs116, %rs114, 2;
	add.s16 	%rs117, %rs116, %rs115;
	mul.lo.s16 	%rs118, %rs117, 24;
	sub.s16 	%rs119, %rs113, %rs118;
	cvt.s32.s16 	%r1113, %rs119;
	mul.wide.s32 	%rd232, %r1113, 4;
	add.s64 	%rd233, %rd12, %rd232;
	ld.shared.u32 	%r3691, [%rd233];
	add.s16 	%rs120, %rs71, 22;
	mul.hi.s16 	%rs121, %rs120, 10923;
	shr.u16 	%rs122, %rs121, 15;
	shr.s16 	%rs123, %rs121, 2;
	add.s16 	%rs124, %rs123, %rs122;
	mul.lo.s16 	%rs125, %rs124, 24;
	sub.s16 	%rs126, %rs120, %rs125;
	cvt.s32.s16 	%r1114, %rs126;
	mul.wide.s32 	%rd234, %r1114, 4;
	add.s64 	%rd235, %rd12, %rd234;
	ld.shared.u32 	%r3692, [%rd235];
	add.s16 	%rs127, %rs71, 23;
	mul.hi.s16 	%rs128, %rs127, 10923;
	shr.u16 	%rs129, %rs128, 15;
	shr.s16 	%rs130, %rs128, 2;
	add.s16 	%rs131, %rs130, %rs129;
	mul.lo.s16 	%rs132, %rs131, 24;
	sub.s16 	%rs133, %rs127, %rs132;
	cvt.s32.s16 	%r1115, %rs133;
	mul.wide.s32 	%rd236, %r1115, 4;
	add.s64 	%rd237, %rd12, %rd236;
	ld.shared.u32 	%r3693, [%rd237];
$L__BB0_174:                            // %L13974
                                        //   in Loop: Header=BB0_148 Depth=1
	bar.sync 	0;
	mov.u32 	%r3694, 12;
	bra.uni 	$L__BB0_175;
$L__BB0_181:                            // %L19822
                                        //   in Loop: Header=BB0_175 Depth=2
	add.s32 	%r3696, %r3696, 1;
	mov.u32 	%r3695, 0;
	mov.u32 	%r3697, %r3695;
	mov.u32 	%r3698, %r3695;
$L__BB0_182:                            // %L19823
                                        //   in Loop: Header=BB0_175 Depth=2
	bar.sync 	0;
	add.s32 	%r3694, %r3694, -4;
	setp.ne.s32 	%p291, %r3694, -12;
	@%p291 bra 	$L__BB0_175;
	bra.uni 	$L__BB0_183;
$L__BB0_175:                            // %L14000
                                        //   Parent Loop BB0_148 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p274, %r3694, 12;
	selp.b32 	%r1654, %r3670, 0, %p274;
	setp.eq.s32 	%p275, %r3694, 8;
	selp.b32 	%r1655, %r3674, %r1654, %p275;
	setp.eq.s32 	%p276, %r3694, 4;
	selp.b32 	%r1656, %r3678, %r1655, %p276;
	setp.eq.s32 	%p277, %r3694, 0;
	selp.b32 	%r1657, %r3682, %r1656, %p277;
	setp.eq.s32 	%p278, %r3694, -4;
	selp.b32 	%r1658, %r3686, %r1657, %p278;
	setp.eq.s32 	%p279, %r3694, -8;
	selp.b32 	%r1659, %r3690, %r1658, %p279;
	selp.b32 	%r1660, %r3671, 0, %p274;
	selp.b32 	%r1661, %r3675, %r1660, %p275;
	selp.b32 	%r1662, %r3679, %r1661, %p276;
	selp.b32 	%r1663, %r3683, %r1662, %p277;
	selp.b32 	%r1664, %r3687, %r1663, %p278;
	selp.b32 	%r1665, %r3691, %r1664, %p279;
	selp.b32 	%r1666, %r3672, 0, %p274;
	selp.b32 	%r1667, %r3676, %r1666, %p275;
	selp.b32 	%r1668, %r3680, %r1667, %p276;
	selp.b32 	%r1669, %r3684, %r1668, %p277;
	selp.b32 	%r1670, %r3688, %r1669, %p278;
	selp.b32 	%r1671, %r3692, %r1670, %p279;
	selp.b32 	%r1672, %r3673, 0, %p274;
	selp.b32 	%r1673, %r3677, %r1672, %p275;
	selp.b32 	%r1674, %r3681, %r1673, %p276;
	selp.b32 	%r1675, %r3685, %r1674, %p277;
	selp.b32 	%r1676, %r3689, %r1675, %p278;
	selp.b32 	%r1677, %r3693, %r1676, %p279;
	mov.u16 	%rs171, 25600;
	// begin inline asm
	mov.b32 %r1122, {%rs171, %rs171};
	// end inline asm
	mov.u16 	%rs173, 21504;
	// begin inline asm
	mov.b32 %r1133, {%rs173, %rs173};
	// end inline asm
	xor.b32  	%r1121, %r1659, -2004318072;
	mov.u32 	%r1258, 983055;
	// begin inline asm
	lop3.b32 %r1119, %r1258, %r1121, %r1122, 202;
	// end inline asm
	mov.u16 	%rs177, 18432;
	// begin inline asm
	mov.b32 %r1123, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1124, %r1122, %r1123;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1127, %r1119, %r1124;
	// end inline asm
	mov.u32 	%r1269, 15728880;
	// begin inline asm
	lop3.b32 %r1130, %r1269, %r1121, %r1133, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1134, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1135, %r1133, %r1134;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1138, %r1130, %r1135;
	// end inline asm
	// begin inline asm
	mov.b32 %r1168, {%rs171, %rs171};
	// end inline asm
	// begin inline asm
	mov.b32 %r1179, {%rs173, %rs173};
	// end inline asm
	xor.b32  	%r1167, %r1665, -2004318072;
	// begin inline asm
	lop3.b32 %r1165, %r1258, %r1167, %r1168, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1169, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1170, %r1168, %r1169;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1173, %r1165, %r1170;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1176, %r1269, %r1167, %r1179, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1180, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1181, %r1179, %r1180;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1184, %r1176, %r1181;
	// end inline asm
	// begin inline asm
	mov.b32 %r1214, {%rs171, %rs171};
	// end inline asm
	// begin inline asm
	mov.b32 %r1225, {%rs173, %rs173};
	// end inline asm
	xor.b32  	%r1213, %r1671, -2004318072;
	// begin inline asm
	lop3.b32 %r1211, %r1258, %r1213, %r1214, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1215, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1216, %r1214, %r1215;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1219, %r1211, %r1216;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1222, %r1269, %r1213, %r1225, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1226, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1227, %r1225, %r1226;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1230, %r1222, %r1227;
	// end inline asm
	// begin inline asm
	mov.b32 %r1260, {%rs171, %rs171};
	// end inline asm
	// begin inline asm
	mov.b32 %r1271, {%rs173, %rs173};
	// end inline asm
	xor.b32  	%r1259, %r1677, -2004318072;
	// begin inline asm
	lop3.b32 %r1257, %r1258, %r1259, %r1260, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1261, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1262, %r1260, %r1261;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1265, %r1257, %r1262;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1268, %r1269, %r1259, %r1271, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1272, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1273, %r1271, %r1272;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1276, %r1268, %r1273;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r85;
    mov.b32 {%r2re, %r2im}, %r1127;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1301, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r1138;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1304, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r85;
    mov.b32 {%r2re, %r2im}, %r1173;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1307, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r1184;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1310, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r85;
    mov.b32 {%r2re, %r2im}, %r1219;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1313, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r1230;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1316, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r85;
    mov.b32 {%r2re, %r2im}, %r1265;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1319, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r1276;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1322, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1653, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1388, %r1385}, {%r388, %r391}, {%r1301}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1397, %r1394}, {%r388, %r391}, {%r1304}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1406, %r1403}, {%r388, %r391}, {%r1307}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1415, %r1412}, {%r388, %r391}, {%r1310}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1424, %r1421}, {%r388, %r391}, {%r1313}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1433, %r1430}, {%r388, %r391}, {%r1316}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1442, %r1439}, {%r388, %r391}, {%r1319}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1451, %r1448}, {%r388, %r391}, {%r1322}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1381, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1383, %r1381, %r1385;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1386, %r440, %r1388, %r1383;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1390, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1392, %r1390, %r1394;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1395, %r440, %r1397, %r1392;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1399, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1401, %r1399, %r1403;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1404, %r440, %r1406, %r1401;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1408, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1410, %r1408, %r1412;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1413, %r440, %r1415, %r1410;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1417, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1419, %r1417, %r1421;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1422, %r440, %r1424, %r1419;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1426, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1428, %r1426, %r1430;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1431, %r440, %r1433, %r1428;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1435, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1437, %r1435, %r1439;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1440, %r440, %r1442, %r1437;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1444, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1446, %r1444, %r1448;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1449, %r440, %r1451, %r1446;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1453, %r443, %r1388;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1456, %r440, %r1385, %r1453;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1460, %r443, %r1397;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1463, %r440, %r1394, %r1460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1467, %r443, %r1406;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1470, %r440, %r1403, %r1467;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1474, %r443, %r1415;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1477, %r440, %r1412, %r1474;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1481, %r443, %r1424;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1484, %r440, %r1421, %r1481;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1488, %r443, %r1433;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1491, %r440, %r1430, %r1488;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1495, %r443, %r1442;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1498, %r440, %r1439, %r1495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1502, %r443, %r1451;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1505, %r440, %r1448, %r1502;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1509, %r1510}, {%r484, %r490, %r487, %r493}, {%r1386, %r1456}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1519, %r1520}, {%r484, %r490, %r487, %r493}, {%r1395, %r1463}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1529, %r1530}, {%r484, %r490, %r487, %r493}, {%r1404, %r1470}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1539, %r1540}, {%r484, %r490, %r487, %r493}, {%r1413, %r1477}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1549, %r1550}, {%r484, %r490, %r487, %r493}, {%r1422, %r1484}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1559, %r1560}, {%r484, %r490, %r487, %r493}, {%r1431, %r1491}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1569, %r1570}, {%r484, %r490, %r487, %r493}, {%r1440, %r1498}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1579, %r1580}, {%r484, %r490, %r487, %r493}, {%r1449, %r1505}, {%r1653, %r1653};
	// end inline asm
	bar.sync 	0;
	mov.u32 	%r3699, %r1653;
	mov.u32 	%r3700, %r1653;
	mov.u32 	%r3701, %r1653;
	mov.u32 	%r3702, %r1653;
	@%p273 bra 	$L__BB0_247;
	bra.uni 	$L__BB0_176;
$L__BB0_247:                            // %oksrem6409
                                        //   in Loop: Header=BB0_175 Depth=2
	ld.shared.u32 	%r3699, [%rd7];
	ld.shared.u32 	%r3700, [%rd8];
	ld.shared.u32 	%r3701, [%rd9];
	ld.shared.u32 	%r3702, [%rd10];
$L__BB0_176:                            // %L15633
                                        //   in Loop: Header=BB0_175 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1713, %r1710}, {%r502, %r505}, {%r3699}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1722, %r1719}, {%r502, %r505}, {%r3700}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1731, %r1728}, {%r502, %r505}, {%r3701}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1740, %r1737}, {%r502, %r505}, {%r3702}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1706, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1708, %r1706, %r1710;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1711, %r554, %r1713, %r1708;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1715, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1717, %r1715, %r1719;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1720, %r554, %r1722, %r1717;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1724, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1726, %r1724, %r1728;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1729, %r554, %r1731, %r1726;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1733, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1735, %r1733, %r1737;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1738, %r554, %r1740, %r1735;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1742, %r557, %r1713;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1745, %r554, %r1710, %r1742;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1749, %r557, %r1722;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1752, %r554, %r1719, %r1749;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1756, %r557, %r1731;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1759, %r554, %r1728, %r1756;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1763, %r557, %r1740;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1766, %r554, %r1737, %r1763;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1811, %r1814}, {%r598, %r604, %r601, %r607}, {%r1711, %r1745}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1830, %r1833}, {%r598, %r604, %r601, %r607}, {%r1720, %r1752}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1818, %r1822}, {%r598, %r604, %r601, %r607}, {%r1729, %r1759}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1837, %r1841}, {%r598, %r604, %r601, %r607}, {%r1738, %r1766}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1810, %r1811, %r1811;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1813, %r1814, %r1814, %r1810;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1817, %r1818, %r1818, %r1813;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1821, %r1822, %r1822, %r1817;
	// end inline asm
	mov.u32 	%r1845, 268439552;
	// begin inline asm
	fma.rn.f16x2 %r1825, %r1845, %r1821, %r3698;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1829, %r1830, %r1830;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1832, %r1833, %r1833, %r1829;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1836, %r1837, %r1837, %r1832;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1840, %r1841, %r1841, %r1836;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1844, %r1845, %r1840, %r3697;
	// end inline asm
	mov.u32 	%r3703, %r1653;
	mov.u32 	%r3704, %r1653;
	mov.u32 	%r3705, %r1653;
	mov.u32 	%r3706, %r1653;
	@%p273 bra 	$L__BB0_248;
	bra.uni 	$L__BB0_177;
$L__BB0_248:                            // %oksrem7014
                                        //   in Loop: Header=BB0_175 Depth=2
	ld.shared.u32 	%r3703, [%rd13];
	ld.shared.u32 	%r3704, [%rd14];
	ld.shared.u32 	%r3705, [%rd15];
	ld.shared.u32 	%r3706, [%rd16];
$L__BB0_177:                            // %L16852
                                        //   in Loop: Header=BB0_175 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1884, %r1881}, {%r502, %r505}, {%r3703}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1893, %r1890}, {%r502, %r505}, {%r3704}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1902, %r1899}, {%r502, %r505}, {%r3705}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1911, %r1908}, {%r502, %r505}, {%r3706}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1877, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1879, %r1877, %r1881;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1882, %r554, %r1884, %r1879;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1886, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1888, %r1886, %r1890;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1891, %r554, %r1893, %r1888;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1895, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1897, %r1895, %r1899;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1900, %r554, %r1902, %r1897;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1904, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1906, %r1904, %r1908;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1909, %r554, %r1911, %r1906;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1913, %r557, %r1884;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1916, %r554, %r1881, %r1913;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1920, %r557, %r1893;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1923, %r554, %r1890, %r1920;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1927, %r557, %r1902;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1930, %r554, %r1899, %r1927;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1934, %r557, %r1911;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1937, %r554, %r1908, %r1934;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1982, %r1985}, {%r598, %r604, %r601, %r607}, {%r1882, %r1916}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2001, %r2004}, {%r598, %r604, %r601, %r607}, {%r1891, %r1923}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1989, %r1993}, {%r598, %r604, %r601, %r607}, {%r1900, %r1930}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2008, %r2012}, {%r598, %r604, %r601, %r607}, {%r1909, %r1937}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1981, %r1982, %r1982;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1984, %r1985, %r1985, %r1981;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1988, %r1989, %r1989, %r1984;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1992, %r1993, %r1993, %r1988;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1996, %r1845, %r1992, %r1825;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2000, %r2001, %r2001;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2003, %r2004, %r2004, %r2000;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2007, %r2008, %r2008, %r2003;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2011, %r2012, %r2012, %r2007;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2015, %r1845, %r2011, %r1844;
	// end inline asm
	mov.u32 	%r3707, %r1653;
	mov.u32 	%r3708, %r1653;
	mov.u32 	%r3709, %r1653;
	mov.u32 	%r3710, %r1653;
	@%p273 bra 	$L__BB0_249;
	bra.uni 	$L__BB0_178;
$L__BB0_249:                            // %oksrem7619
                                        //   in Loop: Header=BB0_175 Depth=2
	ld.shared.u32 	%r3707, [%rd17];
	ld.shared.u32 	%r3708, [%rd18];
	ld.shared.u32 	%r3709, [%rd19];
	ld.shared.u32 	%r3710, [%rd20];
$L__BB0_178:                            // %L18071
                                        //   in Loop: Header=BB0_175 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2055, %r2052}, {%r502, %r505}, {%r3707}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2064, %r2061}, {%r502, %r505}, {%r3708}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2073, %r2070}, {%r502, %r505}, {%r3709}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2082, %r2079}, {%r502, %r505}, {%r3710}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2048, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2050, %r2048, %r2052;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2053, %r554, %r2055, %r2050;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2057, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2059, %r2057, %r2061;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2062, %r554, %r2064, %r2059;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2066, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2068, %r2066, %r2070;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2071, %r554, %r2073, %r2068;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2075, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2077, %r2075, %r2079;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2080, %r554, %r2082, %r2077;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2084, %r557, %r2055;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2087, %r554, %r2052, %r2084;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2091, %r557, %r2064;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2094, %r554, %r2061, %r2091;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2098, %r557, %r2073;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2101, %r554, %r2070, %r2098;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2105, %r557, %r2082;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2108, %r554, %r2079, %r2105;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2153, %r2156}, {%r598, %r604, %r601, %r607}, {%r2053, %r2087}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2172, %r2175}, {%r598, %r604, %r601, %r607}, {%r2062, %r2094}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2160, %r2164}, {%r598, %r604, %r601, %r607}, {%r2071, %r2101}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2179, %r2183}, {%r598, %r604, %r601, %r607}, {%r2080, %r2108}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2152, %r2153, %r2153;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2155, %r2156, %r2156, %r2152;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2159, %r2160, %r2160, %r2155;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2163, %r2164, %r2164, %r2159;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2167, %r1845, %r2163, %r1996;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2171, %r2172, %r2172;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2174, %r2175, %r2175, %r2171;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2178, %r2179, %r2179, %r2174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2182, %r2183, %r2183, %r2178;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2186, %r1845, %r2182, %r2015;
	// end inline asm
	mov.u32 	%r3711, %r1653;
	mov.u32 	%r3712, %r1653;
	mov.u32 	%r3713, %r1653;
	mov.u32 	%r3714, %r1653;
	@%p273 bra 	$L__BB0_250;
	bra.uni 	$L__BB0_179;
$L__BB0_250:                            // %oksrem8224
                                        //   in Loop: Header=BB0_175 Depth=2
	ld.shared.u32 	%r3711, [%rd21];
	ld.shared.u32 	%r3712, [%rd22];
	ld.shared.u32 	%r3713, [%rd23];
	ld.shared.u32 	%r3714, [%rd24];
$L__BB0_179:                            // %L19290
                                        //   in Loop: Header=BB0_175 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2226, %r2223}, {%r502, %r505}, {%r3711}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2235, %r2232}, {%r502, %r505}, {%r3712}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2244, %r2241}, {%r502, %r505}, {%r3713}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2253, %r2250}, {%r502, %r505}, {%r3714}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2219, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2221, %r2219, %r2223;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2224, %r554, %r2226, %r2221;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2228, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2230, %r2228, %r2232;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2233, %r554, %r2235, %r2230;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2237, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2239, %r2237, %r2241;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2242, %r554, %r2244, %r2239;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2246, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2248, %r2246, %r2250;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2251, %r554, %r2253, %r2248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2255, %r557, %r2226;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2258, %r554, %r2223, %r2255;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2262, %r557, %r2235;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2265, %r554, %r2232, %r2262;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2269, %r557, %r2244;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2272, %r554, %r2241, %r2269;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2276, %r557, %r2253;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2279, %r554, %r2250, %r2276;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2324, %r2327}, {%r598, %r604, %r601, %r607}, {%r2224, %r2258}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2343, %r2346}, {%r598, %r604, %r601, %r607}, {%r2233, %r2265}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2331, %r2335}, {%r598, %r604, %r601, %r607}, {%r2242, %r2272}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2350, %r2354}, {%r598, %r604, %r601, %r607}, {%r2251, %r2279}, {%r1653, %r1653};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2323, %r2324, %r2324;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2326, %r2327, %r2327, %r2323;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2330, %r2331, %r2331, %r2326;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2334, %r2335, %r2335, %r2330;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3698, %r1845, %r2334, %r2167;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2342, %r2343, %r2343;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2345, %r2346, %r2346, %r2342;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2349, %r2350, %r2350, %r2345;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2353, %r2354, %r2354, %r2349;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3697, %r1845, %r2353, %r2186;
	// end inline asm
	add.s32 	%r3695, %r3695, 4;
	setp.eq.s32 	%p283, %r3695, 256;
	@%p283 bra 	$L__BB0_180;
	bra.uni 	$L__BB0_182;
$L__BB0_180:                            // %pass8773
                                        //   in Loop: Header=BB0_175 Depth=2
	@%p88 bra 	$L__BB0_181;
// %bb.251:                             // %pass8783
                                        //   in Loop: Header=BB0_175 Depth=2
	mul.lo.s32 	%r2361, %r3696, 589824;
	add.s32 	%r2362, %r119, %r2361;
	cvt.u64.u32 	%rd238, %r2362;
	add.s64 	%rd239, %rd238, %rd11;
	mul.hi.s64 	%rd240, %rd239, 1024819115206086201;
	shr.u64 	%rd241, %rd240, 63;
	shr.s64 	%rd242, %rd240, 24;
	add.s64 	%rd243, %rd242, %rd241;
	setp.lt.s64 	%p285, %rd239, 0;
	mul.lo.s64 	%rd244, %rd243, 301989888;
	setp.ne.s64 	%p286, %rd244, %rd239;
	and.pred  	%p287, %p285, %p286;
	selp.s64 	%rd245, -1, 0, %p287;
	add.s64 	%rd246, %rd243, %rd245;
	mul.lo.s64 	%rd247, %rd246, -301989888;
	add.s64 	%rd248, %rd247, %rd239;
	shl.b64 	%rd249, %rd248, 2;
	add.s64 	%rd250, %rd4, %rd249;
	st.global.u32 	[%rd250], %r3698;
	add.s32 	%r2363, %r120, %r2361;
	cvt.u64.u32 	%rd251, %r2363;
	add.s64 	%rd252, %rd251, %rd11;
	mul.hi.s64 	%rd253, %rd252, 1024819115206086201;
	shr.u64 	%rd254, %rd253, 63;
	shr.s64 	%rd255, %rd253, 24;
	add.s64 	%rd256, %rd255, %rd254;
	setp.lt.s64 	%p288, %rd252, 0;
	mul.lo.s64 	%rd257, %rd256, 301989888;
	setp.ne.s64 	%p289, %rd257, %rd252;
	and.pred  	%p290, %p288, %p289;
	selp.s64 	%rd258, -1, 0, %p290;
	add.s64 	%rd259, %rd256, %rd258;
	mul.lo.s64 	%rd260, %rd259, -301989888;
	add.s64 	%rd261, %rd260, %rd252;
	shl.b64 	%rd262, %rd261, 2;
	add.s64 	%rd263, %rd4, %rd262;
	st.global.u32 	[%rd263], %r3697;
	bra.uni 	$L__BB0_181;
$L__BB0_183:                            // %L19848.preheader
                                        //   in Loop: Header=BB0_148 Depth=1
	mov.u32 	%r3719, 12;
	bra.uni 	$L__BB0_184;
$L__BB0_190:                            // %L25670
                                        //   in Loop: Header=BB0_184 Depth=2
	add.s32 	%r3696, %r3696, 1;
	mov.u32 	%r3695, 0;
	mov.u32 	%r3697, %r3695;
	mov.u32 	%r3698, %r3695;
$L__BB0_191:                            // %L25671
                                        //   in Loop: Header=BB0_184 Depth=2
	bar.sync 	0;
	add.s32 	%r3719, %r3719, -4;
	setp.ne.s32 	%p310, %r3719, -12;
	@%p310 bra 	$L__BB0_184;
	bra.uni 	$L__BB0_192;
$L__BB0_184:                            // %L19848
                                        //   Parent Loop BB0_148 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p293, %r3719, 12;
	selp.b32 	%r2903, %r3670, 0, %p293;
	setp.eq.s32 	%p294, %r3719, 8;
	selp.b32 	%r2904, %r3674, %r2903, %p294;
	setp.eq.s32 	%p295, %r3719, 4;
	selp.b32 	%r2905, %r3678, %r2904, %p295;
	setp.eq.s32 	%p296, %r3719, 0;
	selp.b32 	%r2906, %r3682, %r2905, %p296;
	setp.eq.s32 	%p297, %r3719, -4;
	selp.b32 	%r2907, %r3686, %r2906, %p297;
	setp.eq.s32 	%p298, %r3719, -8;
	selp.b32 	%r2908, %r3690, %r2907, %p298;
	selp.b32 	%r2909, %r3671, 0, %p293;
	selp.b32 	%r2910, %r3675, %r2909, %p294;
	selp.b32 	%r2911, %r3679, %r2910, %p295;
	selp.b32 	%r2912, %r3683, %r2911, %p296;
	selp.b32 	%r2913, %r3687, %r2912, %p297;
	selp.b32 	%r2914, %r3691, %r2913, %p298;
	selp.b32 	%r2915, %r3672, 0, %p293;
	selp.b32 	%r2916, %r3676, %r2915, %p294;
	selp.b32 	%r2917, %r3680, %r2916, %p295;
	selp.b32 	%r2918, %r3684, %r2917, %p296;
	selp.b32 	%r2919, %r3688, %r2918, %p297;
	selp.b32 	%r2920, %r3692, %r2919, %p298;
	selp.b32 	%r2921, %r3673, 0, %p293;
	selp.b32 	%r2922, %r3677, %r2921, %p294;
	selp.b32 	%r2923, %r3681, %r2922, %p295;
	selp.b32 	%r2924, %r3685, %r2923, %p296;
	selp.b32 	%r2925, %r3689, %r2924, %p297;
	selp.b32 	%r2926, %r3693, %r2925, %p298;
	// begin inline asm
	mov.b32 %r2393, {%rs171, %rs171};
	// end inline asm
	// begin inline asm
	mov.b32 %r2404, {%rs173, %rs173};
	// end inline asm
	shr.u32 	%r2927, %r2908, 8;
	xor.b32  	%r2403, %r2927, 8947848;
	// begin inline asm
	lop3.b32 %r2390, %r1258, %r2403, %r2393, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2394, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2395, %r2393, %r2394;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2398, %r2390, %r2395;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2401, %r1269, %r2403, %r2404, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2405, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2406, %r2404, %r2405;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2409, %r2401, %r2406;
	// end inline asm
	// begin inline asm
	mov.b32 %r2439, {%rs171, %rs171};
	// end inline asm
	// begin inline asm
	mov.b32 %r2450, {%rs173, %rs173};
	// end inline asm
	shr.u32 	%r2928, %r2914, 8;
	xor.b32  	%r2449, %r2928, 8947848;
	// begin inline asm
	lop3.b32 %r2436, %r1258, %r2449, %r2439, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2440, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2441, %r2439, %r2440;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2444, %r2436, %r2441;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2447, %r1269, %r2449, %r2450, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2451, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2452, %r2450, %r2451;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2455, %r2447, %r2452;
	// end inline asm
	// begin inline asm
	mov.b32 %r2485, {%rs171, %rs171};
	// end inline asm
	// begin inline asm
	mov.b32 %r2496, {%rs173, %rs173};
	// end inline asm
	shr.u32 	%r2929, %r2920, 8;
	xor.b32  	%r2495, %r2929, 8947848;
	// begin inline asm
	lop3.b32 %r2482, %r1258, %r2495, %r2485, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2486, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2487, %r2485, %r2486;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2490, %r2482, %r2487;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2493, %r1269, %r2495, %r2496, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2497, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2498, %r2496, %r2497;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2501, %r2493, %r2498;
	// end inline asm
	// begin inline asm
	mov.b32 %r2531, {%rs171, %rs171};
	// end inline asm
	// begin inline asm
	mov.b32 %r2542, {%rs173, %rs173};
	// end inline asm
	shr.u32 	%r2930, %r2926, 8;
	xor.b32  	%r2541, %r2930, 8947848;
	// begin inline asm
	lop3.b32 %r2528, %r1258, %r2541, %r2531, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2532, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2533, %r2531, %r2532;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2536, %r2528, %r2533;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2539, %r1269, %r2541, %r2542, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2543, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2544, %r2542, %r2543;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2547, %r2539, %r2544;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r85;
    mov.b32 {%r2re, %r2im}, %r2398;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2550, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r2409;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2553, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r85;
    mov.b32 {%r2re, %r2im}, %r2444;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2556, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r2455;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2559, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r85;
    mov.b32 {%r2re, %r2im}, %r2490;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2562, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r2501;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2565, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r85;
    mov.b32 {%r2re, %r2im}, %r2536;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2568, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r2547;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2571, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r2902, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2637, %r2634}, {%r388, %r391}, {%r2550}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2646, %r2643}, {%r388, %r391}, {%r2553}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2655, %r2652}, {%r388, %r391}, {%r2556}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2664, %r2661}, {%r388, %r391}, {%r2559}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2673, %r2670}, {%r388, %r391}, {%r2562}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2682, %r2679}, {%r388, %r391}, {%r2565}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2691, %r2688}, {%r388, %r391}, {%r2568}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2700, %r2697}, {%r388, %r391}, {%r2571}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2630, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2632, %r2630, %r2634;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2635, %r440, %r2637, %r2632;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2639, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2641, %r2639, %r2643;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2644, %r440, %r2646, %r2641;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2648, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2650, %r2648, %r2652;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2653, %r440, %r2655, %r2650;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2657, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2659, %r2657, %r2661;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2662, %r440, %r2664, %r2659;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2666, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2668, %r2666, %r2670;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2671, %r440, %r2673, %r2668;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2675, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2677, %r2675, %r2679;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2680, %r440, %r2682, %r2677;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2684, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2686, %r2684, %r2688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2689, %r440, %r2691, %r2686;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2693, %r443;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2695, %r2693, %r2697;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2698, %r440, %r2700, %r2695;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2702, %r443, %r2637;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2705, %r440, %r2634, %r2702;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2709, %r443, %r2646;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2712, %r440, %r2643, %r2709;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2716, %r443, %r2655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2719, %r440, %r2652, %r2716;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2723, %r443, %r2664;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2726, %r440, %r2661, %r2723;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2730, %r443, %r2673;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2733, %r440, %r2670, %r2730;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2737, %r443, %r2682;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2740, %r440, %r2679, %r2737;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2744, %r443, %r2691;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2747, %r440, %r2688, %r2744;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2751, %r443, %r2700;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2754, %r440, %r2697, %r2751;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2758, %r2759}, {%r484, %r490, %r487, %r493}, {%r2635, %r2705}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2768, %r2769}, {%r484, %r490, %r487, %r493}, {%r2644, %r2712}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2778, %r2779}, {%r484, %r490, %r487, %r493}, {%r2653, %r2719}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2788, %r2789}, {%r484, %r490, %r487, %r493}, {%r2662, %r2726}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2798, %r2799}, {%r484, %r490, %r487, %r493}, {%r2671, %r2733}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2808, %r2809}, {%r484, %r490, %r487, %r493}, {%r2680, %r2740}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2818, %r2819}, {%r484, %r490, %r487, %r493}, {%r2689, %r2747}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2828, %r2829}, {%r484, %r490, %r487, %r493}, {%r2698, %r2754}, {%r2902, %r2902};
	// end inline asm
	bar.sync 	0;
	mov.u32 	%r3724, %r2902;
	mov.u32 	%r3725, %r2902;
	mov.u32 	%r3726, %r2902;
	mov.u32 	%r3727, %r2902;
	@%p273 bra 	$L__BB0_252;
	bra.uni 	$L__BB0_185;
$L__BB0_252:                            // %oksrem9060
                                        //   in Loop: Header=BB0_184 Depth=2
	ld.shared.u32 	%r3727, [%rd7];
	ld.shared.u32 	%r3726, [%rd8];
	ld.shared.u32 	%r3725, [%rd9];
	ld.shared.u32 	%r3724, [%rd10];
$L__BB0_185:                            // %L21481
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2966, %r2963}, {%r502, %r505}, {%r3727}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2975, %r2972}, {%r502, %r505}, {%r3726}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2984, %r2981}, {%r502, %r505}, {%r3725}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2993, %r2990}, {%r502, %r505}, {%r3724}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2959, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2961, %r2959, %r2963;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2964, %r554, %r2966, %r2961;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2968, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2970, %r2968, %r2972;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2973, %r554, %r2975, %r2970;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2977, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2979, %r2977, %r2981;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2982, %r554, %r2984, %r2979;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2986, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2988, %r2986, %r2990;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2991, %r554, %r2993, %r2988;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2995, %r557, %r2966;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2998, %r554, %r2963, %r2995;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3002, %r557, %r2975;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3005, %r554, %r2972, %r3002;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3009, %r557, %r2984;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3012, %r554, %r2981, %r3009;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3016, %r557, %r2993;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3019, %r554, %r2990, %r3016;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3064, %r3067}, {%r598, %r604, %r601, %r607}, {%r2964, %r2998}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3083, %r3086}, {%r598, %r604, %r601, %r607}, {%r2973, %r3005}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3071, %r3075}, {%r598, %r604, %r601, %r607}, {%r2982, %r3012}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3090, %r3094}, {%r598, %r604, %r601, %r607}, {%r2991, %r3019}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3063, %r3064, %r3064;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3066, %r3067, %r3067, %r3063;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3070, %r3071, %r3071, %r3066;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3074, %r3075, %r3075, %r3070;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3078, %r1845, %r3074, %r3698;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3082, %r3083, %r3083;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3085, %r3086, %r3086, %r3082;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3089, %r3090, %r3090, %r3085;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3093, %r3094, %r3094, %r3089;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3097, %r1845, %r3093, %r3697;
	// end inline asm
	mov.u32 	%r3728, %r2902;
	mov.u32 	%r3729, %r2902;
	mov.u32 	%r3730, %r2902;
	mov.u32 	%r3731, %r2902;
	@%p273 bra 	$L__BB0_253;
	bra.uni 	$L__BB0_186;
$L__BB0_253:                            // %oksrem9665
                                        //   in Loop: Header=BB0_184 Depth=2
	ld.shared.u32 	%r3731, [%rd13];
	ld.shared.u32 	%r3730, [%rd14];
	ld.shared.u32 	%r3729, [%rd15];
	ld.shared.u32 	%r3728, [%rd16];
$L__BB0_186:                            // %L22700
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3137, %r3134}, {%r502, %r505}, {%r3731}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3146, %r3143}, {%r502, %r505}, {%r3730}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3155, %r3152}, {%r502, %r505}, {%r3729}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3164, %r3161}, {%r502, %r505}, {%r3728}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3130, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3132, %r3130, %r3134;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3135, %r554, %r3137, %r3132;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3139, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3141, %r3139, %r3143;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3144, %r554, %r3146, %r3141;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3148, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3150, %r3148, %r3152;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3153, %r554, %r3155, %r3150;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3157, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3159, %r3157, %r3161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3162, %r554, %r3164, %r3159;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3166, %r557, %r3137;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3169, %r554, %r3134, %r3166;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3173, %r557, %r3146;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3176, %r554, %r3143, %r3173;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3180, %r557, %r3155;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3183, %r554, %r3152, %r3180;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3187, %r557, %r3164;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3190, %r554, %r3161, %r3187;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3235, %r3238}, {%r598, %r604, %r601, %r607}, {%r3135, %r3169}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3254, %r3257}, {%r598, %r604, %r601, %r607}, {%r3144, %r3176}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3242, %r3246}, {%r598, %r604, %r601, %r607}, {%r3153, %r3183}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3261, %r3265}, {%r598, %r604, %r601, %r607}, {%r3162, %r3190}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3234, %r3235, %r3235;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3237, %r3238, %r3238, %r3234;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3241, %r3242, %r3242, %r3237;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3245, %r3246, %r3246, %r3241;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3249, %r1845, %r3245, %r3078;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3253, %r3254, %r3254;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3256, %r3257, %r3257, %r3253;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3260, %r3261, %r3261, %r3256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3264, %r3265, %r3265, %r3260;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3268, %r1845, %r3264, %r3097;
	// end inline asm
	mov.u32 	%r3732, %r2902;
	mov.u32 	%r3733, %r2902;
	mov.u32 	%r3734, %r2902;
	mov.u32 	%r3735, %r2902;
	@%p273 bra 	$L__BB0_254;
	bra.uni 	$L__BB0_187;
$L__BB0_254:                            // %oksrem10270
                                        //   in Loop: Header=BB0_184 Depth=2
	ld.shared.u32 	%r3735, [%rd17];
	ld.shared.u32 	%r3734, [%rd18];
	ld.shared.u32 	%r3733, [%rd19];
	ld.shared.u32 	%r3732, [%rd20];
$L__BB0_187:                            // %L23919
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3308, %r3305}, {%r502, %r505}, {%r3735}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3317, %r3314}, {%r502, %r505}, {%r3734}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3326, %r3323}, {%r502, %r505}, {%r3733}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3335, %r3332}, {%r502, %r505}, {%r3732}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3301, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3303, %r3301, %r3305;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3306, %r554, %r3308, %r3303;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3310, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3312, %r3310, %r3314;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3315, %r554, %r3317, %r3312;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3319, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3321, %r3319, %r3323;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3324, %r554, %r3326, %r3321;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3328, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3330, %r3328, %r3332;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3333, %r554, %r3335, %r3330;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3337, %r557, %r3308;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3340, %r554, %r3305, %r3337;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3344, %r557, %r3317;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3347, %r554, %r3314, %r3344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3351, %r557, %r3326;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3354, %r554, %r3323, %r3351;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3358, %r557, %r3335;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3361, %r554, %r3332, %r3358;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3406, %r3409}, {%r598, %r604, %r601, %r607}, {%r3306, %r3340}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3425, %r3428}, {%r598, %r604, %r601, %r607}, {%r3315, %r3347}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3413, %r3417}, {%r598, %r604, %r601, %r607}, {%r3324, %r3354}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3432, %r3436}, {%r598, %r604, %r601, %r607}, {%r3333, %r3361}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3405, %r3406, %r3406;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3408, %r3409, %r3409, %r3405;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3412, %r3413, %r3413, %r3408;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3416, %r3417, %r3417, %r3412;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3420, %r1845, %r3416, %r3249;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3424, %r3425, %r3425;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3427, %r3428, %r3428, %r3424;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3431, %r3432, %r3432, %r3427;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3435, %r3436, %r3436, %r3431;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3439, %r1845, %r3435, %r3268;
	// end inline asm
	mov.u32 	%r3736, %r2902;
	mov.u32 	%r3737, %r2902;
	mov.u32 	%r3738, %r2902;
	mov.u32 	%r3739, %r2902;
	@%p273 bra 	$L__BB0_255;
	bra.uni 	$L__BB0_188;
$L__BB0_255:                            // %oksrem10875
                                        //   in Loop: Header=BB0_184 Depth=2
	ld.shared.u32 	%r3739, [%rd21];
	ld.shared.u32 	%r3738, [%rd22];
	ld.shared.u32 	%r3737, [%rd23];
	ld.shared.u32 	%r3736, [%rd24];
$L__BB0_188:                            // %L25138
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3479, %r3476}, {%r502, %r505}, {%r3739}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3488, %r3485}, {%r502, %r505}, {%r3738}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3497, %r3494}, {%r502, %r505}, {%r3737}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3506, %r3503}, {%r502, %r505}, {%r3736}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3472, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3474, %r3472, %r3476;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3477, %r554, %r3479, %r3474;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3481, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3483, %r3481, %r3485;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3486, %r554, %r3488, %r3483;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3490, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3492, %r3490, %r3494;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3495, %r554, %r3497, %r3492;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3499, %r557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3501, %r3499, %r3503;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3504, %r554, %r3506, %r3501;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3508, %r557, %r3479;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3511, %r554, %r3476, %r3508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3515, %r557, %r3488;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3518, %r554, %r3485, %r3515;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3522, %r557, %r3497;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3525, %r554, %r3494, %r3522;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3529, %r557, %r3506;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3532, %r554, %r3503, %r3529;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3577, %r3580}, {%r598, %r604, %r601, %r607}, {%r3477, %r3511}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3596, %r3599}, {%r598, %r604, %r601, %r607}, {%r3486, %r3518}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3584, %r3588}, {%r598, %r604, %r601, %r607}, {%r3495, %r3525}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3603, %r3607}, {%r598, %r604, %r601, %r607}, {%r3504, %r3532}, {%r2902, %r2902};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3576, %r3577, %r3577;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3579, %r3580, %r3580, %r3576;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3583, %r3584, %r3584, %r3579;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3587, %r3588, %r3588, %r3583;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3698, %r1845, %r3587, %r3420;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3595, %r3596, %r3596;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3598, %r3599, %r3599, %r3595;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3602, %r3603, %r3603, %r3598;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3606, %r3607, %r3607, %r3602;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3697, %r1845, %r3606, %r3439;
	// end inline asm
	add.s32 	%r3695, %r3695, 4;
	setp.eq.s32 	%p302, %r3695, 256;
	@%p302 bra 	$L__BB0_189;
	bra.uni 	$L__BB0_191;
$L__BB0_189:                            // %pass11424
                                        //   in Loop: Header=BB0_184 Depth=2
	@%p88 bra 	$L__BB0_190;
// %bb.256:                             // %pass11434
                                        //   in Loop: Header=BB0_184 Depth=2
	mul.lo.s32 	%r3614, %r3696, 589824;
	add.s32 	%r3615, %r119, %r3614;
	cvt.u64.u32 	%rd264, %r3615;
	add.s64 	%rd265, %rd264, %rd11;
	mul.hi.s64 	%rd266, %rd265, 1024819115206086201;
	shr.u64 	%rd267, %rd266, 63;
	shr.s64 	%rd268, %rd266, 24;
	add.s64 	%rd269, %rd268, %rd267;
	setp.lt.s64 	%p304, %rd265, 0;
	mul.lo.s64 	%rd270, %rd269, 301989888;
	setp.ne.s64 	%p305, %rd270, %rd265;
	and.pred  	%p306, %p304, %p305;
	selp.s64 	%rd271, -1, 0, %p306;
	add.s64 	%rd272, %rd269, %rd271;
	mul.lo.s64 	%rd273, %rd272, -301989888;
	add.s64 	%rd274, %rd273, %rd265;
	shl.b64 	%rd275, %rd274, 2;
	add.s64 	%rd276, %rd4, %rd275;
	st.global.u32 	[%rd276], %r3698;
	add.s32 	%r3616, %r120, %r3614;
	cvt.u64.u32 	%rd277, %r3616;
	add.s64 	%rd278, %rd277, %rd11;
	mul.hi.s64 	%rd279, %rd278, 1024819115206086201;
	shr.u64 	%rd280, %rd279, 63;
	shr.s64 	%rd281, %rd279, 24;
	add.s64 	%rd282, %rd281, %rd280;
	setp.lt.s64 	%p307, %rd278, 0;
	mul.lo.s64 	%rd283, %rd282, 301989888;
	setp.ne.s64 	%p308, %rd283, %rd278;
	and.pred  	%p309, %p307, %p308;
	selp.s64 	%rd284, -1, 0, %p309;
	add.s64 	%rd285, %rd282, %rd284;
	mul.lo.s64 	%rd286, %rd285, -301989888;
	add.s64 	%rd287, %rd286, %rd278;
	shl.b64 	%rd288, %rd287, 2;
	add.s64 	%rd289, %rd4, %rd288;
	st.global.u32 	[%rd289], %r3697;
	bra.uni 	$L__BB0_190;
$L__BB0_193:                            // %L25706
	mov.u32 	%r3618, 0;
	st.global.u32 	[%rd6], %r3618;
	ret;
$L__BB0_150:                            // %L7416
	mov.u32 	%r3642, 5;
	st.global.u32 	[%rd6], %r3642;
	mov.u64 	%rd336, exception2191;
	cvta.global.u64 	%rd337, %rd336;
	{ // callseq 110, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd337;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 110
	{ // callseq 111, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 111
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L7576
	mov.u32 	%r3641, 5;
	st.global.u32 	[%rd6], %r3641;
	mov.u64 	%rd334, exception2191;
	cvta.global.u64 	%rd335, %rd334;
	{ // callseq 108, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd335;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 108
	{ // callseq 109, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 109
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L7736
	mov.u32 	%r3640, 5;
	st.global.u32 	[%rd6], %r3640;
	mov.u64 	%rd332, exception2191;
	cvta.global.u64 	%rd333, %rd332;
	{ // callseq 106, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd333;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 106
	{ // callseq 107, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 107
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L7896
	mov.u32 	%r3639, 5;
	st.global.u32 	[%rd6], %r3639;
	mov.u64 	%rd330, exception2191;
	cvta.global.u64 	%rd331, %rd330;
	{ // callseq 104, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd331;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 104
	{ // callseq 105, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 105
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L8056
	mov.u32 	%r3638, 5;
	st.global.u32 	[%rd6], %r3638;
	mov.u64 	%rd328, exception2191;
	cvta.global.u64 	%rd329, %rd328;
	{ // callseq 102, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd329;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 102
	{ // callseq 103, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 103
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L8216
	mov.u32 	%r3637, 5;
	st.global.u32 	[%rd6], %r3637;
	mov.u64 	%rd326, exception2191;
	cvta.global.u64 	%rd327, %rd326;
	{ // callseq 100, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd327;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 100
	{ // callseq 101, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 101
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L8376
	mov.u32 	%r3636, 5;
	st.global.u32 	[%rd6], %r3636;
	mov.u64 	%rd324, exception2191;
	cvta.global.u64 	%rd325, %rd324;
	{ // callseq 98, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd325;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 98
	{ // callseq 99, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 99
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L8536
	mov.u32 	%r3635, 5;
	st.global.u32 	[%rd6], %r3635;
	mov.u64 	%rd322, exception2191;
	cvta.global.u64 	%rd323, %rd322;
	{ // callseq 96, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd323;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 96
	{ // callseq 97, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 97
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L8696
	mov.u32 	%r3634, 5;
	st.global.u32 	[%rd6], %r3634;
	mov.u64 	%rd320, exception2191;
	cvta.global.u64 	%rd321, %rd320;
	{ // callseq 94, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd321;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 94
	{ // callseq 95, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 95
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L8856
	mov.u32 	%r3633, 5;
	st.global.u32 	[%rd6], %r3633;
	mov.u64 	%rd318, exception2191;
	cvta.global.u64 	%rd319, %rd318;
	{ // callseq 92, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd319;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 92
	{ // callseq 93, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 93
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L9016
	mov.u32 	%r3632, 5;
	st.global.u32 	[%rd6], %r3632;
	mov.u64 	%rd316, exception2191;
	cvta.global.u64 	%rd317, %rd316;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd317;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_161:                            // %L9176
	mov.u32 	%r3631, 5;
	st.global.u32 	[%rd6], %r3631;
	mov.u64 	%rd314, exception2191;
	cvta.global.u64 	%rd315, %rd314;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd315;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_162:                            // %L9336
	mov.u32 	%r3630, 5;
	st.global.u32 	[%rd6], %r3630;
	mov.u64 	%rd312, exception2191;
	cvta.global.u64 	%rd313, %rd312;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd313;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_163:                            // %L9496
	mov.u32 	%r3629, 5;
	st.global.u32 	[%rd6], %r3629;
	mov.u64 	%rd310, exception2191;
	cvta.global.u64 	%rd311, %rd310;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd311;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_164:                            // %L9656
	mov.u32 	%r3628, 5;
	st.global.u32 	[%rd6], %r3628;
	mov.u64 	%rd308, exception2191;
	cvta.global.u64 	%rd309, %rd308;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd309;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_165:                            // %L9816
	mov.u32 	%r3627, 5;
	st.global.u32 	[%rd6], %r3627;
	mov.u64 	%rd306, exception2191;
	cvta.global.u64 	%rd307, %rd306;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd307;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_166:                            // %L9976
	mov.u32 	%r3626, 5;
	st.global.u32 	[%rd6], %r3626;
	mov.u64 	%rd304, exception2191;
	cvta.global.u64 	%rd305, %rd304;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd305;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_167:                            // %L10136
	mov.u32 	%r3625, 5;
	st.global.u32 	[%rd6], %r3625;
	mov.u64 	%rd302, exception2191;
	cvta.global.u64 	%rd303, %rd302;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd303;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_168:                            // %L10296
	mov.u32 	%r3624, 5;
	st.global.u32 	[%rd6], %r3624;
	mov.u64 	%rd300, exception2191;
	cvta.global.u64 	%rd301, %rd300;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd301;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_169:                            // %L10456
	mov.u32 	%r3623, 5;
	st.global.u32 	[%rd6], %r3623;
	mov.u64 	%rd298, exception2191;
	cvta.global.u64 	%rd299, %rd298;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd299;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_170:                            // %L10616
	mov.u32 	%r3622, 5;
	st.global.u32 	[%rd6], %r3622;
	mov.u64 	%rd296, exception2191;
	cvta.global.u64 	%rd297, %rd296;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd297;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_171:                            // %L10802
	mov.u32 	%r3621, 5;
	st.global.u32 	[%rd6], %r3621;
	mov.u64 	%rd294, exception2191;
	cvta.global.u64 	%rd295, %rd294;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd295;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_172:                            // %L10962
	mov.u32 	%r3620, 5;
	st.global.u32 	[%rd6], %r3620;
	mov.u64 	%rd292, exception2191;
	cvta.global.u64 	%rd293, %rd292;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd293;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_173:                            // %L11122
	mov.u32 	%r3619, 5;
	st.global.u32 	[%rd6], %r3619;
	mov.u64 	%rd290, exception2191;
	cvta.global.u64 	%rd291, %rd290;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd291;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L169
	mov.u32 	%r3644, 2;
	st.global.u32 	[%rd6], %r3644;
	mov.u64 	%rd340, exception2191;
	cvta.global.u64 	%rd341, %rd340;
	{ // callseq 114, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd341;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 114
	{ // callseq 115, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 115
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L312
	mov.u32 	%r3643, 3;
	st.global.u32 	[%rd6], %r3643;
	mov.u64 	%rd338, exception2191;
	cvta.global.u64 	%rd339, %rd338;
	{ // callseq 112, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd339;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 112
	{ // callseq 113, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 113
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd31, exception1;
	cvta.global.u64 	%rd32, %rd31;
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd32;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 59
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 60
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L1149
	add.u64 	%rd30, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r4, %r2};
	st.local.v2.u32 	[%rd5+8], {%r1, %r82};
	st.local.u32 	[%rd5+16], %r83;
	mov.u64 	%rd36, __unnamed_1;
	cvta.global.u64 	%rd37, %rd36;
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd37;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd30;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r618, [retval0+0];
	} // callseq 61
	mov.u32 	%r620, 4;
	st.global.u32 	[%rd6], %r620;
	mov.u64 	%rd39, exception2191;
	cvta.global.u64 	%rd40, %rd39;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd40;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r357;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
