{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710228422221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710228422221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 10:57:00 2024 " "Processing started: Tue Mar 12 10:57:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710228422221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710228422221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off animation -c animation " "Command: quartus_map --read_settings_files=on --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710228422221 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710228422760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation.v 1 1 " "Found 1 design units, including 1 entities, in source file animation.v" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Found entity 1: animation" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710228422800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710228422800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710228422802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710228422802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710228422804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710228422804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710228422806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710228422806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710228422809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710228422809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710228422811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710228422811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "animation " "Elaborating entity \"animation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710228422863 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState animation.v(94) " "Verilog HDL Always Construct warning at animation.v(94): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1710228422867 "|animation"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "erase_end animation.v(94) " "Verilog HDL Always Construct warning at animation.v(94): inferring latch(es) for variable \"erase_end\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1710228422867 "|animation"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_er_or_plot animation.v(94) " "Verilog HDL Always Construct warning at animation.v(94): inferring latch(es) for variable \"color_er_or_plot\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1710228422867 "|animation"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_X animation.v(94) " "Verilog HDL Always Construct warning at animation.v(94): inferring latch(es) for variable \"counter_X\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1710228422867 "|animation"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_Y animation.v(94) " "Verilog HDL Always Construct warning at animation.v(94): inferring latch(es) for variable \"counter_Y\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1710228422867 "|animation"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plot_end animation.v(94) " "Verilog HDL Always Construct warning at animation.v(94): inferring latch(es) for variable \"plot_end\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1710228422867 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plot_end animation.v(94) " "Inferred latch for \"plot_end\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422868 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_Y\[0\] animation.v(94) " "Inferred latch for \"counter_Y\[0\]\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422868 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_Y\[1\] animation.v(94) " "Inferred latch for \"counter_Y\[1\]\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422868 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_Y\[2\] animation.v(94) " "Inferred latch for \"counter_Y\[2\]\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422868 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_Y\[3\] animation.v(94) " "Inferred latch for \"counter_Y\[3\]\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422868 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_Y\[4\] animation.v(94) " "Inferred latch for \"counter_Y\[4\]\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422869 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_X\[0\] animation.v(94) " "Inferred latch for \"counter_X\[0\]\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422869 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_X\[1\] animation.v(94) " "Inferred latch for \"counter_X\[1\]\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422869 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_X\[2\] animation.v(94) " "Inferred latch for \"counter_X\[2\]\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422869 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_X\[3\] animation.v(94) " "Inferred latch for \"counter_X\[3\]\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422869 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_X\[4\] animation.v(94) " "Inferred latch for \"counter_X\[4\]\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422869 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_er_or_plot\[0\] animation.v(94) " "Inferred latch for \"color_er_or_plot\[0\]\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422869 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_er_or_plot\[1\] animation.v(94) " "Inferred latch for \"color_er_or_plot\[1\]\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422869 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_er_or_plot\[2\] animation.v(94) " "Inferred latch for \"color_er_or_plot\[2\]\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422869 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erase_end animation.v(94) " "Inferred latch for \"erase_end\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422869 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.erase animation.v(94) " "Inferred latch for \"nextState.erase\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422869 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.plot animation.v(94) " "Inferred latch for \"nextState.plot\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422869 "|animation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.indeterminate animation.v(94) " "Inferred latch for \"nextState.indeterminate\" at animation.v(94)" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710228422870 "|animation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "animation.v" "VGA" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE <put your background image here> " "Parameter \"INIT_FILE\" = \"<put your background image here>\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422918 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710228422918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvh1 " "Found entity 1: altsyncram_mvh1" {  } { { "db/altsyncram_mvh1.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/db/altsyncram_mvh1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710228422971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710228422971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mvh1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated " "Elaborating entity \"altsyncram_mvh1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228422972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mps1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mps1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mps1 " "Found entity 1: altsyncram_mps1" {  } { { "db/altsyncram_mps1.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/db/altsyncram_mps1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710228423028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710228423028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mps1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1 " "Elaborating entity \"altsyncram_mps1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\"" {  } { { "db/altsyncram_mvh1.tdf" "altsyncram1" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/db/altsyncram_mvh1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423029 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram_mps1.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/db/altsyncram_mps1.tdf" 37 2 0 } } { "db/altsyncram_mvh1.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/db/altsyncram_mvh1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_adapter.v" 213 0 0 } } { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 56 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1710228423031 "|animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710228423081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710228423081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode3 " "Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_mps1.tdf" "decode3" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/db/altsyncram_mps1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode_a " "Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_mps1.tdf" "decode_a" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/db/altsyncram_mps1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710228423139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710228423139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5 " "Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_mps1.tdf" "mux5" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/db/altsyncram_mps1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710228423182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423182 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710228423182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "animation.v" "RAM_inst" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image.mif " "Parameter \"init_file\" = \"image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423196 ""}  } { { "RAM.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710228423196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n2c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n2c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n2c1 " "Found entity 1: altsyncram_n2c1" {  } { { "db/altsyncram_n2c1.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/db/altsyncram_n2c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710228423250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710228423250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n2c1 RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_n2c1:auto_generated " "Elaborating entity \"altsyncram_n2c1\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_n2c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710228423251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_Y\[3\] " "Latch counter_Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_Y\[4\] " "Ports D and ENA on the latch are fed by the same signal counter_Y\[4\]" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710228423606 ""}  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710228423606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_Y\[2\] " "Latch counter_Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_Y\[4\] " "Ports D and ENA on the latch are fed by the same signal counter_Y\[4\]" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710228423606 ""}  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710228423606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_Y\[1\] " "Latch counter_Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_Y\[4\] " "Ports D and ENA on the latch are fed by the same signal counter_Y\[4\]" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710228423606 ""}  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710228423606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_Y\[0\] " "Latch counter_Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_Y\[4\] " "Ports D and ENA on the latch are fed by the same signal counter_Y\[4\]" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710228423606 ""}  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710228423606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_Y\[4\] " "Latch counter_Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_Y\[4\] " "Ports D and ENA on the latch are fed by the same signal counter_Y\[4\]" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710228423606 ""}  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710228423606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextState.indeterminate_387 " "Latch nextState.indeterminate_387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.indeterminate " "Ports D and ENA on the latch are fed by the same signal currentState.indeterminate" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710228423606 ""}  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710228423606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plot_end " "Latch plot_end has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.erase " "Ports D and ENA on the latch are fed by the same signal currentState.erase" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710228423606 ""}  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710228423606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "erase_end " "Latch erase_end has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.erase " "Ports D and ENA on the latch are fed by the same signal currentState.erase" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710228423606 ""}  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710228423606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextState.erase_357 " "Latch nextState.erase_357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.indeterminate " "Ports D and ENA on the latch are fed by the same signal currentState.indeterminate" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710228423606 ""}  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710228423606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextState.plot_372 " "Latch nextState.plot_372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.indeterminate " "Ports D and ENA on the latch are fed by the same signal currentState.indeterminate" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710228423607 ""}  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 94 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710228423607 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3/animation.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710228423649 "|animation|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710228423649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710228423946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710228423946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710228423990 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710228423990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710228423990 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1710228423990 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1710228423990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710228423990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710228424009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 10:57:04 2024 " "Processing ended: Tue Mar 12 10:57:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710228424009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710228424009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710228424009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710228424009 ""}
