Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 28 13:47:08 2023
| Host         : szp-hpc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7k70t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.809        0.000                      0                  240        0.076        0.000                      0                  240        4.600        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.809        0.000                      0                  240        0.076        0.000                      0                  240        4.600        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 uut/init_done_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.376ns (22.864%)  route 1.268ns (77.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 14.748 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460     5.094    uut/CLK
    SLICE_X2Y53          FDRE                                         r  uut/init_done_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     5.402 f  uut/init_done_ff_reg/Q
                         net (fo=4, routed)           0.561     5.962    uut/init_done_ff_reg_n_0
    SLICE_X1Y51          LUT1 (Prop_lut1_I0_O)        0.068     6.030 r  uut/shr_tx[23]_i_1/O
                         net (fo=24, routed)          0.708     6.738    uut/p_0_in
    SLICE_X5Y50          FDRE                                         r  uut/shr_tx_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349    14.748    uut/CLK
    SLICE_X5Y50          FDRE                                         r  uut/shr_tx_reg[11]/C
                         clock pessimism              0.317    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X5Y50          FDRE (Setup_fdre_C_R)       -0.482    14.548    uut/shr_tx_reg[11]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  7.809    

Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 uut/init_done_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.376ns (22.864%)  route 1.268ns (77.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 14.748 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460     5.094    uut/CLK
    SLICE_X2Y53          FDRE                                         r  uut/init_done_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     5.402 f  uut/init_done_ff_reg/Q
                         net (fo=4, routed)           0.561     5.962    uut/init_done_ff_reg_n_0
    SLICE_X1Y51          LUT1 (Prop_lut1_I0_O)        0.068     6.030 r  uut/shr_tx[23]_i_1/O
                         net (fo=24, routed)          0.708     6.738    uut/p_0_in
    SLICE_X5Y50          FDRE                                         r  uut/shr_tx_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349    14.748    uut/CLK
    SLICE_X5Y50          FDRE                                         r  uut/shr_tx_reg[12]/C
                         clock pessimism              0.317    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X5Y50          FDRE (Setup_fdre_C_R)       -0.482    14.548    uut/shr_tx_reg[12]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  7.809    

Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 uut/init_done_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.376ns (22.864%)  route 1.268ns (77.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 14.748 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460     5.094    uut/CLK
    SLICE_X2Y53          FDRE                                         r  uut/init_done_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     5.402 f  uut/init_done_ff_reg/Q
                         net (fo=4, routed)           0.561     5.962    uut/init_done_ff_reg_n_0
    SLICE_X1Y51          LUT1 (Prop_lut1_I0_O)        0.068     6.030 r  uut/shr_tx[23]_i_1/O
                         net (fo=24, routed)          0.708     6.738    uut/p_0_in
    SLICE_X5Y50          FDRE                                         r  uut/shr_tx_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349    14.748    uut/CLK
    SLICE_X5Y50          FDRE                                         r  uut/shr_tx_reg[13]/C
                         clock pessimism              0.317    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X5Y50          FDRE (Setup_fdre_C_R)       -0.482    14.548    uut/shr_tx_reg[13]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  7.809    

Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 uut/init_done_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.376ns (22.864%)  route 1.268ns (77.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 14.748 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460     5.094    uut/CLK
    SLICE_X2Y53          FDRE                                         r  uut/init_done_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     5.402 f  uut/init_done_ff_reg/Q
                         net (fo=4, routed)           0.561     5.962    uut/init_done_ff_reg_n_0
    SLICE_X1Y51          LUT1 (Prop_lut1_I0_O)        0.068     6.030 r  uut/shr_tx[23]_i_1/O
                         net (fo=24, routed)          0.708     6.738    uut/p_0_in
    SLICE_X5Y50          FDRE                                         r  uut/shr_tx_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349    14.748    uut/CLK
    SLICE_X5Y50          FDRE                                         r  uut/shr_tx_reg[14]/C
                         clock pessimism              0.317    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X5Y50          FDRE (Setup_fdre_C_R)       -0.482    14.548    uut/shr_tx_reg[14]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  7.809    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 uut/div_cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/rst_ff_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.375ns (21.668%)  route 1.356ns (78.332%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 14.748 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460     5.094    uut/CLK
    SLICE_X0Y54          FDRE                                         r  uut/div_cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.269     5.363 f  uut/div_cntr_reg[16]/Q
                         net (fo=3, routed)           0.578     5.941    uut/sel0[7]
    SLICE_X1Y54          LUT6 (Prop_lut6_I0_O)        0.053     5.994 r  uut/rst_ff_i_2/O
                         net (fo=1, routed)           0.410     6.403    uut/rst_ff_i_2_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I5_O)        0.053     6.456 r  uut/rst_ff_i_1/O
                         net (fo=2, routed)           0.368     6.825    uut/rst_ff
    SLICE_X1Y53          FDRE                                         r  uut/rst_ff_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349    14.748    uut/CLK
    SLICE_X1Y53          FDRE                                         r  uut/rst_ff_reg/C
                         clock pessimism              0.324    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X1Y53          FDRE (Setup_fdre_C_CE)      -0.244    14.793    uut/rst_ff_reg
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             7.992ns  (required time - arrival time)
  Source:                 uut/init_done_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.376ns (25.718%)  route 1.086ns (74.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 14.748 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460     5.094    uut/CLK
    SLICE_X2Y53          FDRE                                         r  uut/init_done_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     5.402 f  uut/init_done_ff_reg/Q
                         net (fo=4, routed)           0.561     5.962    uut/init_done_ff_reg_n_0
    SLICE_X1Y51          LUT1 (Prop_lut1_I0_O)        0.068     6.030 r  uut/shr_tx[23]_i_1/O
                         net (fo=24, routed)          0.526     6.556    uut/p_0_in
    SLICE_X5Y51          FDRE                                         r  uut/shr_tx_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349    14.748    uut/CLK
    SLICE_X5Y51          FDRE                                         r  uut/shr_tx_reg[15]/C
                         clock pessimism              0.317    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X5Y51          FDRE (Setup_fdre_C_R)       -0.482    14.548    uut/shr_tx_reg[15]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                  7.992    

Slack (MET) :             7.992ns  (required time - arrival time)
  Source:                 uut/init_done_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.376ns (25.718%)  route 1.086ns (74.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 14.748 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460     5.094    uut/CLK
    SLICE_X2Y53          FDRE                                         r  uut/init_done_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     5.402 f  uut/init_done_ff_reg/Q
                         net (fo=4, routed)           0.561     5.962    uut/init_done_ff_reg_n_0
    SLICE_X1Y51          LUT1 (Prop_lut1_I0_O)        0.068     6.030 r  uut/shr_tx[23]_i_1/O
                         net (fo=24, routed)          0.526     6.556    uut/p_0_in
    SLICE_X5Y51          FDRE                                         r  uut/shr_tx_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349    14.748    uut/CLK
    SLICE_X5Y51          FDRE                                         r  uut/shr_tx_reg[16]/C
                         clock pessimism              0.317    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X5Y51          FDRE (Setup_fdre_C_R)       -0.482    14.548    uut/shr_tx_reg[16]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                  7.992    

Slack (MET) :             7.992ns  (required time - arrival time)
  Source:                 uut/init_done_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.376ns (25.718%)  route 1.086ns (74.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 14.748 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460     5.094    uut/CLK
    SLICE_X2Y53          FDRE                                         r  uut/init_done_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     5.402 f  uut/init_done_ff_reg/Q
                         net (fo=4, routed)           0.561     5.962    uut/init_done_ff_reg_n_0
    SLICE_X1Y51          LUT1 (Prop_lut1_I0_O)        0.068     6.030 r  uut/shr_tx[23]_i_1/O
                         net (fo=24, routed)          0.526     6.556    uut/p_0_in
    SLICE_X5Y51          FDRE                                         r  uut/shr_tx_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349    14.748    uut/CLK
    SLICE_X5Y51          FDRE                                         r  uut/shr_tx_reg[17]/C
                         clock pessimism              0.317    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X5Y51          FDRE (Setup_fdre_C_R)       -0.482    14.548    uut/shr_tx_reg[17]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                  7.992    

Slack (MET) :             8.064ns  (required time - arrival time)
  Source:                 uut/div_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.375ns (19.675%)  route 1.531ns (80.325%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 14.748 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.461     5.095    uut/CLK
    SLICE_X0Y51          FDRE                                         r  uut/div_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.269     5.364 f  uut/div_cntr_reg[5]/Q
                         net (fo=2, routed)           0.744     6.107    uut/bit_cntr[2]
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.053     6.160 r  uut/aud_dout_vld[1]_i_2/O
                         net (fo=26, routed)          0.787     6.948    uut/aud_dout_vld[1]_i_2_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I5_O)        0.053     7.001 r  uut/shr_tx[11]_i_1/O
                         net (fo=1, routed)           0.000     7.001    uut/p_2_in[11]
    SLICE_X5Y50          FDRE                                         r  uut/shr_tx_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349    14.748    uut/CLK
    SLICE_X5Y50          FDRE                                         r  uut/shr_tx_reg[11]/C
                         clock pessimism              0.317    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.035    15.065    uut/shr_tx_reg[11]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  8.064    

Slack (MET) :             8.090ns  (required time - arrival time)
  Source:                 uut/div_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.375ns (19.871%)  route 1.512ns (80.129%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 14.749 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.461     5.095    uut/CLK
    SLICE_X0Y50          FDRE                                         r  uut/div_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.269     5.364 f  uut/div_cntr_reg[2]/Q
                         net (fo=7, routed)           0.595     5.959    uut/out[1]
    SLICE_X1Y51          LUT2 (Prop_lut2_I1_O)        0.053     6.012 r  uut/shr_tx[23]_i_4/O
                         net (fo=23, routed)          0.917     6.929    uut/shr_tx[23]_i_4_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.053     6.982 r  uut/shr_tx[10]_i_1/O
                         net (fo=1, routed)           0.000     6.982    uut/p_2_in[10]
    SLICE_X3Y50          FDRE                                         r  uut/shr_tx_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.350    14.749    uut/CLK
    SLICE_X3Y50          FDRE                                         r  uut/shr_tx_reg[10]/C
                         clock pessimism              0.324    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.035    15.073    uut/shr_tx_reg[10]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  8.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 aud_din0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.171ns (56.162%)  route 0.133ns (43.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.635     1.817    clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  aud_din0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.107     1.924 r  aud_din0_reg[7]/Q
                         net (fo=1, routed)           0.133     2.058    uut/shr_tx_reg[23]_1[7]
    SLICE_X2Y50          LUT6 (Prop_lut6_I1_O)        0.064     2.122 r  uut/shr_tx[7]_i_1/O
                         net (fo=1, routed)           0.000     2.122    uut/p_2_in[7]
    SLICE_X2Y50          FDRE                                         r  uut/shr_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X2Y50          FDRE                                         r  uut/shr_tx_reg[7]/C
                         clock pessimism             -0.272     1.958    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.087     2.045    uut/shr_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uut/shr_rx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_din0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.748%)  route 0.172ns (63.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.633     1.815    uut/CLK
    SLICE_X5Y49          FDRE                                         r  uut/shr_rx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     1.915 r  uut/shr_rx_reg[11]/Q
                         net (fo=3, routed)           0.172     2.087    shr_rx[11]
    SLICE_X4Y50          FDRE                                         r  aud_din0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.783     2.229    clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  aud_din0_reg[11]/C
                         clock pessimism             -0.272     1.957    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.032     1.989    aud_din0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 aud_din1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.536%)  route 0.180ns (58.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.633     1.815    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  aud_din1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.100     1.915 r  aud_din1_reg[10]/Q
                         net (fo=1, routed)           0.180     2.096    uut/shr_tx_reg[23]_2[10]
    SLICE_X3Y50          LUT6 (Prop_lut6_I2_O)        0.028     2.124 r  uut/shr_tx[10]_i_1/O
                         net (fo=1, routed)           0.000     2.124    uut/p_2_in[10]
    SLICE_X3Y50          FDRE                                         r  uut/shr_tx_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X3Y50          FDRE                                         r  uut/shr_tx_reg[10]/C
                         clock pessimism             -0.272     1.958    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.061     2.019    uut/shr_tx_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uut/shr_rx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_din0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.091ns (35.641%)  route 0.164ns (64.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.633     1.815    uut/CLK
    SLICE_X5Y49          FDRE                                         r  uut/shr_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.091     1.906 r  uut/shr_rx_reg[9]/Q
                         net (fo=3, routed)           0.164     2.071    shr_rx[9]
    SLICE_X4Y50          FDRE                                         r  aud_din0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.783     2.229    clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  aud_din0_reg[9]/C
                         clock pessimism             -0.272     1.957    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.009     1.966    aud_din0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 aud_din0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.436%)  route 0.162ns (52.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.635     1.817    clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  aud_din0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.118     1.935 r  aud_din0_reg[2]/Q
                         net (fo=1, routed)           0.162     2.097    uut/shr_tx_reg[23]_1[2]
    SLICE_X1Y50          LUT6 (Prop_lut6_I1_O)        0.028     2.125 r  uut/shr_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     2.125    uut/p_2_in[2]
    SLICE_X1Y50          FDRE                                         r  uut/shr_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X1Y50          FDRE                                         r  uut/shr_tx_reg[2]/C
                         clock pessimism             -0.272     1.958    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.060     2.018    uut/shr_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uut/shr_tx_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.582     1.764    uut/CLK
    SLICE_X3Y51          FDRE                                         r  uut/shr_tx_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  uut/shr_tx_reg[18]/Q
                         net (fo=1, routed)           0.081     1.946    uut/shr_tx[18]
    SLICE_X2Y51          LUT6 (Prop_lut6_I3_O)        0.028     1.974 r  uut/shr_tx[19]_i_1/O
                         net (fo=1, routed)           0.000     1.974    uut/p_2_in[19]
    SLICE_X2Y51          FDRE                                         r  uut/shr_tx_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X2Y51          FDRE                                         r  uut/shr_tx_reg[19]/C
                         clock pessimism             -0.455     1.775    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.087     1.862    uut/shr_tx_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 aud_din0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.099%)  route 0.055ns (29.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.581     1.763    clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  aud_din0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.100     1.863 r  aud_din0_reg[12]/Q
                         net (fo=1, routed)           0.055     1.918    uut/shr_tx_reg[23]_1[12]
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.028     1.946 r  uut/shr_tx[12]_i_1/O
                         net (fo=1, routed)           0.000     1.946    uut/p_2_in[12]
    SLICE_X5Y50          FDRE                                         r  uut/shr_tx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.783     2.229    uut/CLK
    SLICE_X5Y50          FDRE                                         r  uut/shr_tx_reg[12]/C
                         clock pessimism             -0.455     1.774    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.060     1.834    uut/shr_tx_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 aud_din1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.803%)  route 0.220ns (63.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.635     1.817    clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  aud_din1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.100     1.917 r  aud_din1_reg[4]/Q
                         net (fo=1, routed)           0.220     2.137    uut/shr_tx_reg[23]_2[4]
    SLICE_X2Y50          LUT6 (Prop_lut6_I2_O)        0.028     2.165 r  uut/shr_tx[4]_i_1/O
                         net (fo=1, routed)           0.000     2.165    uut/p_2_in[4]
    SLICE_X2Y50          FDRE                                         r  uut/shr_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X2Y50          FDRE                                         r  uut/shr_tx_reg[4]/C
                         clock pessimism             -0.272     1.958    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.087     2.045    uut/shr_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 aud_din0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.146ns (45.431%)  route 0.175ns (54.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.635     1.817    clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  aud_din0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.118     1.935 r  aud_din0_reg[1]/Q
                         net (fo=1, routed)           0.175     2.111    uut/shr_tx_reg[23]_1[1]
    SLICE_X1Y50          LUT6 (Prop_lut6_I1_O)        0.028     2.139 r  uut/shr_tx[1]_i_1/O
                         net (fo=1, routed)           0.000     2.139    uut/p_2_in[1]
    SLICE_X1Y50          FDRE                                         r  uut/shr_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X1Y50          FDRE                                         r  uut/shr_tx_reg[1]/C
                         clock pessimism             -0.272     1.958    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.060     2.018    uut/shr_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 aud_din0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shr_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.173ns (47.790%)  route 0.189ns (52.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.635     1.817    clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  aud_din0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.107     1.924 r  aud_din0_reg[6]/Q
                         net (fo=1, routed)           0.189     2.113    uut/shr_tx_reg[23]_1[6]
    SLICE_X2Y50          LUT6 (Prop_lut6_I1_O)        0.066     2.179 r  uut/shr_tx[6]_i_1/O
                         net (fo=1, routed)           0.000     2.179    uut/p_2_in[6]
    SLICE_X2Y50          FDRE                                         r  uut/shr_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X2Y50          FDRE                                         r  uut/shr_tx_reg[6]/C
                         clock pessimism             -0.272     1.958    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.087     2.045    uut/shr_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y50    aud_din0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X3Y52    aud_din0_reg[21]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y50    aud_din0_reg[22]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X3Y52    aud_din0_reg[23]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X2Y49    aud_din0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X2Y49    aud_din0_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X2Y49    aud_din0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X2Y49    aud_din0_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y50    aud_din0_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y50    aud_din0_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y50    aud_din0_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y52    aud_din0_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y52    aud_din0_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y50    aud_din0_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y50    aud_din0_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y52    aud_din0_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y52    aud_din0_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y49    aud_din0_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y49    aud_din0_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y52    aud_din0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y52    aud_din0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y50    aud_din0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y50    aud_din0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y50    aud_din0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y50    aud_din0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y50    aud_din0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y50    aud_din0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y50    aud_din0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y50    aud_din0_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vol_ud
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.774ns  (logic 5.109ns (58.228%)  route 3.665ns (41.772%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E11                  IBUF (Prop_ibuf_I_O)         1.687     1.687 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.665     5.352    vol_ud_OBUF
    H22                  OBUF (Prop_obuf_I_O)         3.422     8.774 r  vol_ud_OBUF_inst/O
                         net (fo=0)                   0.000     8.774    vol_ud
    H22                                                               r  vol_ud (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt[3]
                            (input port)
  Destination:            vol_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 5.137ns (60.953%)  route 3.291ns (39.047%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  bt[3] (IN)
                         net (fo=0)                   0.000     0.000    bt[3]
    A18                  IBUF (Prop_ibuf_I_O)         1.724     1.724 r  bt_IBUF[3]_inst/O
                         net (fo=1, routed)           3.291     5.015    vol_clk_OBUF
    K22                  OBUF (Prop_obuf_I_O)         3.414     8.429 r  vol_clk_OBUF_inst/O
                         net (fo=0)                   0.000     8.429    vol_clk
    K22                                                               r  vol_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bt[3]
                            (input port)
  Destination:            vol_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.882ns (60.509%)  route 1.228ns (39.491%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  bt[3] (IN)
                         net (fo=0)                   0.000     0.000    bt[3]
    A18                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  bt_IBUF[3]_inst/O
                         net (fo=1, routed)           1.228     1.683    vol_clk_OBUF
    K22                  OBUF (Prop_obuf_I_O)         1.427     3.110 r  vol_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.110    vol_clk
    K22                                                               r  vol_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vol_ud
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.257ns  (logic 1.853ns (56.899%)  route 1.404ns (43.101%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E11                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.404     1.822    vol_ud_OBUF
    H22                  OBUF (Prop_obuf_I_O)         1.436     3.257 r  vol_ud_OBUF_inst/O
                         net (fo=0)                   0.000     3.257    vol_ud
    H22                                                               r  vol_ud (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/shr_tx_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_sdin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.243ns  (logic 3.711ns (70.780%)  route 1.532ns (29.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.461     5.095    uut/CLK
    SLICE_X2Y51          FDRE                                         r  uut/shr_tx_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.308     5.403 r  uut/shr_tx_reg[23]/Q
                         net (fo=1, routed)           1.532     6.935    codec_sdin_OBUF
    H24                  OBUF (Prop_obuf_I_O)         3.403    10.337 r  codec_sdin_OBUF_inst/O
                         net (fo=0)                   0.000    10.337    codec_sdin
    H24                                                               r  codec_sdin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/div_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.156ns  (logic 3.675ns (71.279%)  route 1.481ns (28.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.461     5.095    uut/CLK
    SLICE_X0Y50          FDRE                                         r  uut/div_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.269     5.364 r  uut/div_cntr_reg[0]/Q
                         net (fo=5, routed)           1.481     6.845    codec_mclk_OBUF
    J24                  OBUF (Prop_obuf_I_O)         3.406    10.251 r  codec_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.251    codec_mclk
    J24                                                               r  codec_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/div_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.148ns  (logic 3.674ns (71.360%)  route 1.474ns (28.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.461     5.095    uut/CLK
    SLICE_X0Y50          FDRE                                         r  uut/div_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.269     5.364 r  uut/div_cntr_reg[2]/Q
                         net (fo=7, routed)           1.474     6.838    codec_sclk_OBUF
    K23                  OBUF (Prop_obuf_I_O)         3.405    10.243 r  codec_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.243    codec_sclk
    K23                                                               r  codec_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/div_cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.951ns  (logic 3.673ns (74.179%)  route 1.278ns (25.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.461     5.095    uut/CLK
    SLICE_X0Y52          FDRE                                         r  uut/div_cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.269     5.364 r  uut/div_cntr_reg[8]/Q
                         net (fo=28, routed)          1.278     6.642    codec_lrclk_OBUF
    J23                  OBUF (Prop_obuf_I_O)         3.404    10.046 r  codec_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.046    codec_lrclk
    J23                                                               r  codec_lrclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/rst_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_rstn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.924ns  (logic 3.681ns (74.760%)  route 1.243ns (25.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.460     5.094    uut/CLK
    SLICE_X1Y53          FDRE                                         r  uut/rst_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.269     5.363 r  uut/rst_ff_reg/Q
                         net (fo=1, routed)           1.243     6.606    codec_rstn_OBUF
    L22                  OBUF (Prop_obuf_I_O)         3.412    10.018 r  codec_rstn_OBUF_inst/O
                         net (fo=0)                   0.000    10.018    codec_rstn
    L22                                                               r  codec_rstn (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/rst_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_rstn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.526ns (83.212%)  route 0.308ns (16.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.581     1.763    uut/CLK
    SLICE_X1Y53          FDRE                                         r  uut/rst_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.100     1.863 r  uut/rst_ff_reg/Q
                         net (fo=1, routed)           0.308     2.171    codec_rstn_OBUF
    L22                  OBUF (Prop_obuf_I_O)         1.426     3.597 r  codec_rstn_OBUF_inst/O
                         net (fo=0)                   0.000     3.597    codec_rstn
    L22                                                               r  codec_rstn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/div_cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.518ns (81.238%)  route 0.350ns (18.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.582     1.764    uut/CLK
    SLICE_X0Y52          FDRE                                         r  uut/div_cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  uut/div_cntr_reg[8]/Q
                         net (fo=28, routed)          0.350     2.215    codec_lrclk_OBUF
    J23                  OBUF (Prop_obuf_I_O)         1.418     3.632 r  codec_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.632    codec_lrclk
    J23                                                               r  codec_lrclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/div_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.518ns (77.954%)  route 0.429ns (22.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.582     1.764    uut/CLK
    SLICE_X0Y50          FDRE                                         r  uut/div_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  uut/div_cntr_reg[2]/Q
                         net (fo=7, routed)           0.429     2.294    codec_sclk_OBUF
    K23                  OBUF (Prop_obuf_I_O)         1.418     3.712 r  codec_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.712    codec_sclk
    K23                                                               r  codec_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/shr_tx_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_sdin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.534ns (77.445%)  route 0.447ns (22.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.582     1.764    uut/CLK
    SLICE_X2Y51          FDRE                                         r  uut/shr_tx_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.118     1.882 r  uut/shr_tx_reg[23]/Q
                         net (fo=1, routed)           0.447     2.329    codec_sdin_OBUF
    H24                  OBUF (Prop_obuf_I_O)         1.416     3.746 r  codec_sdin_OBUF_inst/O
                         net (fo=0)                   0.000     3.746    codec_sdin
    H24                                                               r  codec_sdin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/div_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.520ns (76.424%)  route 0.469ns (23.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.582     1.764    uut/CLK
    SLICE_X0Y50          FDRE                                         r  uut/div_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  uut/div_cntr_reg[0]/Q
                         net (fo=5, routed)           0.469     2.333    codec_mclk_OBUF
    J24                  OBUF (Prop_obuf_I_O)         1.420     3.753 r  codec_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.753    codec_mclk
    J24                                                               r  codec_mclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codec_sdout
                            (input port)
  Destination:            uut/shr_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.677ns  (logic 1.688ns (45.896%)  route 1.990ns (54.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  codec_sdout (IN)
                         net (fo=0)                   0.000     0.000    codec_sdout
    K21                  IBUF (Prop_ibuf_I_O)         1.688     1.688 r  codec_sdout_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.677    uut/D[0]
    SLICE_X1Y52          FDRE                                         r  uut/shr_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.350     4.749    uut/CLK
    SLICE_X1Y52          FDRE                                         r  uut/shr_rx_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/init_done_ff_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 1.732ns (50.678%)  route 1.685ns (49.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.685     3.417    uut/rst
    SLICE_X2Y53          FDRE                                         r  uut/init_done_ff_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349     4.748    uut/CLK
    SLICE_X2Y53          FDRE                                         r  uut/init_done_ff_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.207ns  (logic 1.732ns (53.991%)  route 1.476ns (46.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.476     3.207    uut/rst
    SLICE_X0Y53          FDRE                                         r  uut/div_cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349     4.748    uut/CLK
    SLICE_X0Y53          FDRE                                         r  uut/div_cntr_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.207ns  (logic 1.732ns (53.991%)  route 1.476ns (46.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.476     3.207    uut/rst
    SLICE_X0Y53          FDRE                                         r  uut/div_cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349     4.748    uut/CLK
    SLICE_X0Y53          FDRE                                         r  uut/div_cntr_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.207ns  (logic 1.732ns (53.991%)  route 1.476ns (46.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.476     3.207    uut/rst
    SLICE_X0Y53          FDRE                                         r  uut/div_cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349     4.748    uut/CLK
    SLICE_X0Y53          FDRE                                         r  uut/div_cntr_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.207ns  (logic 1.732ns (53.991%)  route 1.476ns (46.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.476     3.207    uut/rst
    SLICE_X0Y53          FDRE                                         r  uut/div_cntr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349     4.748    uut/CLK
    SLICE_X0Y53          FDRE                                         r  uut/div_cntr_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/rst_ff_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.205ns  (logic 1.732ns (54.030%)  route 1.473ns (45.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.473     3.205    uut/rst
    SLICE_X1Y53          FDRE                                         r  uut/rst_ff_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349     4.748    uut/CLK
    SLICE_X1Y53          FDRE                                         r  uut/rst_ff_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.887ns  (logic 1.732ns (59.982%)  route 1.155ns (40.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.155     2.887    uut/rst
    SLICE_X0Y54          FDRE                                         r  uut/div_cntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349     4.748    uut/CLK
    SLICE_X0Y54          FDRE                                         r  uut/div_cntr_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.887ns  (logic 1.732ns (59.982%)  route 1.155ns (40.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.155     2.887    uut/rst
    SLICE_X0Y54          FDRE                                         r  uut/div_cntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349     4.748    uut/CLK
    SLICE_X0Y54          FDRE                                         r  uut/div_cntr_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.887ns  (logic 1.732ns (59.982%)  route 1.155ns (40.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.155     2.887    uut/rst
    SLICE_X0Y54          FDRE                                         r  uut/div_cntr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.349     4.748    uut/CLK
    SLICE_X0Y54          FDRE                                         r  uut/div_cntr_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.462ns (55.558%)  route 0.370ns (44.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         0.462     0.462 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.370     0.832    uut/rst
    SLICE_X0Y50          FDRE                                         r  uut/div_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X0Y50          FDRE                                         r  uut/div_cntr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.462ns (55.558%)  route 0.370ns (44.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         0.462     0.462 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.370     0.832    uut/rst
    SLICE_X0Y50          FDRE                                         r  uut/div_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X0Y50          FDRE                                         r  uut/div_cntr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.462ns (55.558%)  route 0.370ns (44.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         0.462     0.462 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.370     0.832    uut/rst
    SLICE_X0Y50          FDRE                                         r  uut/div_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X0Y50          FDRE                                         r  uut/div_cntr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.462ns (55.558%)  route 0.370ns (44.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         0.462     0.462 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.370     0.832    uut/rst
    SLICE_X0Y50          FDRE                                         r  uut/div_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X0Y50          FDRE                                         r  uut/div_cntr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.462ns (52.346%)  route 0.421ns (47.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         0.462     0.462 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.421     0.883    uut/rst
    SLICE_X0Y51          FDRE                                         r  uut/div_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X0Y51          FDRE                                         r  uut/div_cntr_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.462ns (52.346%)  route 0.421ns (47.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         0.462     0.462 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.421     0.883    uut/rst
    SLICE_X0Y51          FDRE                                         r  uut/div_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X0Y51          FDRE                                         r  uut/div_cntr_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.462ns (52.346%)  route 0.421ns (47.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         0.462     0.462 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.421     0.883    uut/rst
    SLICE_X0Y51          FDRE                                         r  uut/div_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X0Y51          FDRE                                         r  uut/div_cntr_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.462ns (52.346%)  route 0.421ns (47.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         0.462     0.462 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.421     0.883    uut/rst
    SLICE_X0Y51          FDRE                                         r  uut/div_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X0Y51          FDRE                                         r  uut/div_cntr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.462ns (46.667%)  route 0.528ns (53.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         0.462     0.462 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.528     0.990    uut/rst
    SLICE_X0Y52          FDRE                                         r  uut/div_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X0Y52          FDRE                                         r  uut/div_cntr_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/div_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.462ns (46.667%)  route 0.528ns (53.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L23                  IBUF (Prop_ibuf_I_O)         0.462     0.462 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.528     0.990    uut/rst
    SLICE_X0Y52          FDRE                                         r  uut/div_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.784     2.230    uut/CLK
    SLICE_X0Y52          FDRE                                         r  uut/div_cntr_reg[11]/C





