{"hands_on_practices": [{"introduction": "Implementing arbitrary Boolean functions is a cornerstone of digital design, and multiplexers offer a straightforward way to do this. This first exercise [@problem_id:1923433] walks you through the fundamental technique of mapping a 4-variable function, given in its standard sum-of-minterms form, onto an 8-to-1 multiplexer. Mastering this process is key to understanding how MUXs can act as programmable logic devices.", "problem": "A combinational logic circuit is to be designed to implement a 4-variable Boolean function given by $F(A,B,C,D) = \\sum m(0,1,5,7,8,12,14,15)$, where $A$ is the most significant bit and $D$ is the least significant bit. You are required to implement this function using only a single 8-to-1 Multiplexer (MUX) and, if necessary, an inverter.\n\nThe multiplexer has three select lines, $S_2, S_1, S_0$, and eight data inputs, $I_0$ through $I_7$. The connections are specified as follows:\n- The function's variables $A, B,$ and $C$ are connected to the select lines $S_2, S_1,$ and $S_0$ respectively.\n- The data inputs $I_0, I_1, \\dots, I_7$ must be connected to one of the following: logic '0' (ground), logic '1' (Vcc), the variable $D$, or its complement $\\bar{D}$.\n\nDetermine the correct set of connections for the data inputs $I_0$ through $I_7$. Which of the following options represents the correct implementation?\n\nA. $I_0=1, I_1=0, I_2=\\bar{D}, I_3=\\bar{D}, I_4=D, I_5=0, I_6=D, I_7=1$\n\nB. $I_0=1, I_1=0, I_2=D, I_3=D, I_4=\\bar{D}, I_5=0, I_6=\\bar{D}, I_7=1$\n\nC. $I_0=1, I_1=D, I_2=0, I_3=\\bar{D}, I_4=\\bar{D}, I_5=1, I_6=D, I_7=0$\n\nD. $I_0=\\bar{D}, I_1=D, I_2=0, I_3=1, I_4=1, I_5=0, I_6=D, I_7=\\bar{D}$", "solution": "We are given the Boolean function $F(A,B,C,D)=\\sum m(0,1,5,7,8,12,14,15)$ with $A$ as the most significant bit and $D$ as the least significant bit, so a minterm index is $m=8A+4B+2C+D$. An $8$-to-$1$ MUX with select lines $S_{2}=A$, $S_{1}=B$, $S_{0}=C$ selects input $I_{k}$ where $k=4A+2B+C$. For each fixed triple $(A,B,C)$, the function $F$ becomes a function of $D$ only and, since each pair of minterms differing only in $D$ is either both present, neither present, or exactly one present, $F$ reduces to $1$, $0$, $D$, or $\\bar{D}$, respectively. We compute this for all $(A,B,C)$:\n\n1. For $(A,B,C)=(0,0,0)$, the relevant minterms are $m=8\\cdot 0+4\\cdot 0+2\\cdot 0+D$, i.e., $m\\in\\{0,1\\}$. Since $0,1$ are both in the list, $F=1$. Therefore $I_{0}=1$.\n\n2. For $(A,B,C)=(0,0,1)$, the relevant minterms are $m\\in\\{2,3\\}$. Neither $2$ nor $3$ is present, so $F=0$. Therefore $I_{1}=0$.\n\n3. For $(A,B,C)=(0,1,0)$, the relevant minterms are $m\\in\\{4,5\\}$. Only $5$ is present, so $F=D$. Therefore $I_{2}=D$.\n\n4. For $(A,B,C)=(0,1,1)$, the relevant minterms are $m\\in\\{6,7\\}$. Only $7$ is present, so $F=D$. Therefore $I_{3}=D$.\n\n5. For $(A,B,C)=(1,0,0)$, the relevant minterms are $m\\in\\{8,9\\}$. Only $8$ is present, so $F=\\bar{D}$. Therefore $I_{4}=\\bar{D}$.\n\n6. For $(A,B,C)=(1,0,1)$, the relevant minterms are $m\\in\\{10,11\\}$. Neither is present, so $F=0$. Therefore $I_{5}=0$.\n\n7. For $(A,B,C)=(1,1,0)$, the relevant minterms are $m\\in\\{12,13\\}$. Only $12$ is present, so $F=\\bar{D}$. Therefore $I_{6}=\\bar{D}$.\n\n8. For $(A,B,C)=(1,1,1)$, the relevant minterms are $m\\in\\{14,15\\}$. Both are present, so $F=1$. Therefore $I_{7}=1$.\n\nCollecting the required data inputs in order gives\n$$I_{0}=1,\\ I_{1}=0,\\ I_{2}=D,\\ I_{3}=D,\\ I_{4}=\\bar{D},\\ I_{5}=0,\\ I_{6}=\\bar{D},\\ I_{7}=1,$$\nwhich matches option B.", "answer": "$$\\boxed{B}$$", "id": "1923433"}, {"introduction": "While functions are often defined by when they are 'true', it is equally common in system design to specify logic based on conditions that must result in a 'false' output. This practice [@problem_id:1923448] challenges you to apply the multiplexer implementation technique to a function given in Product-of-Sums form. This requires you to work with maxterms, reinforcing your understanding of canonical forms and MUX-based design.", "problem": "A digital control system is being designed to manage a specific operation based on a 4-bit status word, represented by the variables $(A, B, C, D)$, where $A$ is the most significant bit. The system must output a single binary signal $F$. The required logic function for $F$ is specified by the set of input combinations for which the output $F$ should be '0'. In canonical Product-of-Sums form, this is given by:\n\n$F(A,B,C,D) = \\prod M(0, 2, 3, 8, 10, 11)$\n\nYour task is to implement this function using a single 8-to-1 Multiplexer (MUX) and at most one inverter. The MUX has three select lines, $S_2, S_1, S_0$, and eight data inputs, $I_0, I_1, \\dots, I_7$. The select lines are to be driven by the input variables $A, B, \\text{ and } C$ such that $S_2=A$, $S_1=B$, and $S_0=C$.\n\nDetermine the signals that must be connected to each of the eight data inputs $I_0$ through $I_7$. The only available signals for these connections are the logic constants '0' and '1', the input variable $D$, and its complement $\\bar{D}$, which can be generated using the available inverter.\n\nProvide your answer as a row matrix of 8 elements, where the elements represent the signals connected to the inputs $I_0, I_1, \\dots, I_7$ in that order. Use the symbols $0, 1, D, \\text{ and } \\bar{D}$ for the signals.", "solution": "We are given the logic function in canonical Product-of-Sums form:\n$$F(A,B,C,D)=\\prod M(0,2,3,8,10,11),$$\nwhich means $F=0$ for maxterm indices in the set $\\{0,2,3,8,10,11\\}$ and $F=1$ otherwise. Using the standard indexing with $A$ as the most significant bit and $D$ as the least significant bit, each index is\n$$m=8A+4B+2C+D,$$\nfor $(A,B,C,D)\\in\\{0,1\\}^{4}$.\n\nWe must implement $F$ with an $8$-to-$1$ MUX whose select lines are $S_{2}=A$, $S_{1}=B$, $S_{0}=C$. Therefore, when $(A,B,C)=(a,b,c)$, the selected data input is $I_{k}$ with\n$$k=4a+2b+c,$$\nand the MUX output equals $I_{k}$ as a function of $D$. Hence, for each fixed $(A,B,C)$ we determine the two values $F$ takes for $D=0$ and $D=1$ by checking whether the corresponding indices $m=8A+4B+2C+D$ lie in the zero set. From these two values, $I_{k}$ must be chosen from $\\{0,1,D,\\bar{D}\\}$ to reproduce that dependence on $D$.\n\nCompute case by case:\n\n1) $(A,B,C)=(0,0,0)\\Rightarrow k=0$. The indices are $m=0$ for $D=0$ and $m=1$ for $D=1$. Since $0\\in\\{0,2,3,8,10,11\\}$ and $1\\notin\\{0,2,3,8,10,11\\}$, we have $F(0,0,0,0)=0$ and $F(0,0,0,1)=1$. This equals $D$, so $I_{0}=D$.\n\n2) $(A,B,C)=(0,0,1)\\Rightarrow k=1$. The indices are $m=2$ for $D=0$ and $m=3$ for $D=1$. Both $2,3$ are in the zero set, so $F=0$ for both $D$ values. Thus $I_{1}=0$.\n\n3) $(A,B,C)=(0,1,0)\\Rightarrow k=2$. The indices are $m=4$ for $D=0$ and $m=5$ for $D=1$. Neither $4$ nor $5$ is in the zero set, so $F=1$ for both $D$ values. Thus $I_{2}=1$.\n\n4) $(A,B,C)=(0,1,1)\\Rightarrow k=3$. The indices are $m=6$ and $m=7$, neither in the zero set, hence $F=1$. Thus $I_{3}=1$.\n\n5) $(A,B,C)=(1,0,0)\\Rightarrow k=4$. The indices are $m=8$ for $D=0$ and $m=9$ for $D=1$. Here $8$ is in the zero set and $9$ is not, giving $F(1,0,0,0)=0$, $F(1,0,0,1)=1$, which equals $D$. Thus $I_{4}=D$.\n\n6) $(A,B,C)=(1,0,1)\\Rightarrow k=5$. The indices are $m=10$ and $m=11$, both in the zero set, so $F=0$. Thus $I_{5}=0$.\n\n7) $(A,B,C)=(1,1,0)\\Rightarrow k=6$. The indices are $m=12$ and $m=13$, neither in the zero set, so $F=1$. Thus $I_{6}=1$.\n\n8) $(A,B,C)=(1,1,1)\\Rightarrow k=7$. The indices are $m=14$ and $m=15$, neither in the zero set, so $F=1$. Thus $I_{7}=1$.\n\nCollecting the required data inputs in order $I_{0}$ through $I_{7}$ gives\n$$\\begin{pmatrix} D & 0 & 1 & 1 & D & 0 & 1 & 1 \\end{pmatrix}.$$\nThis uses only $0,1$, and $D$; no inverter for $\\bar{D}$ is required, satisfying the “at most one inverter” constraint.", "answer": "$$\\boxed{\\begin{pmatrix} D & 0 & 1 & 1 & D & 0 & 1 & 1 \\end{pmatrix}}$$", "id": "1923448"}, {"introduction": "The true power of digital logic lies in building circuits that perform useful computations. In this advanced exercise [@problem_id:1923430], you will design a practical system: a modulo-3 checker for a 4-bit number. This problem requires you to first translate a specific arithmetic property into a Boolean function and then implement it, demonstrating how multiplexers serve as powerful tools for creating custom data-processing circuits.", "problem": "A digital circuit is required to function as a modulo-3 checker for a 4-bit unsigned binary number. Let the input be represented by $B = B_3 B_2 B_1 B_0$, where $B_3$ is the Most Significant Bit (MSB) and $B_0$ is the Least Significant Bit (LSB). The circuit's output, $F(B_3, B_2, B_1, B_0)$, must be logic '1' if the decimal value of the input $B$ is a multiple of 3, and logic '0' otherwise.\n\nYou must implement this function using only a single 8-to-1 multiplexer (MUX). The select lines of the MUX must be connected to the three most significant input bits, such that $S_2=B_3$, $S_1=B_2$, and $S_0=B_1$. A critical design constraint is that each of the eight data inputs to the MUX, denoted $I_0, I_1, \\dots, I_7$, can only be connected to one of the following: logic '0', logic '1', the least significant input bit $B_0$, or its complement $\\overline{B_0}$.\n\nWhich of the following options correctly specifies the required connections for the data inputs $(I_0, I_1, I_2, I_3, I_4, I_5, I_6, I_7)$?\n\nA. $(B_0, 0, \\overline{B_0}, B_0, 0, \\overline{B_0}, B_0, 0)$\n\nB. $(0, \\overline{B_0}, B_0, 0, \\overline{B_0}, B_0, 0, \\overline{B_0}})$\n\nC. $(\\overline{B_0}, B_0, 0, \\overline{B_0}, B_0, 0, \\overline{B_0}, B_0)$\n\nD. $(B_0, \\overline{B_0}, 1, \\overline{B_0}, B_0, 1, B_0, \\overline{B_0}})$\n\nE. $(1, B_0, \\overline{B_0}, 0, B_0, \\overline{B_0}, 1, 0)$", "solution": "Let the 4-bit unsigned number be $N = 8B_{3} + 4B_{2} + 2B_{1} + B_{0}$. The desired output is $F=1$ if and only if $N \\equiv 0 \\pmod{3}$.\n\nUsing the 8-to-1 MUX with select lines $S_{2}=B_{3}$, $S_{1}=B_{2}$, $S_{0}=B_{1}$, the selected data input is $I_{k}$ where $k$ is the decimal value of the three-bit word $B_{3}B_{2}B_{1}$. Each $I_{k}$ must be wired to one of $\\{0,1,B_{0},\\overline{B_{0}}\\}$.\n\nFor fixed $B_{3},B_{2},B_{1}$, write\n$$\nN \\equiv (8B_{3} + 4B_{2} + 2B_{1}) + B_{0} \\pmod{3}.\n$$\nUsing $8 \\equiv 2 \\pmod{3}$, $4 \\equiv 1 \\pmod{3}$, and $2 \\equiv 2 \\pmod{3}$, define\n$$\nr \\equiv 2B_{3} + B_{2} + 2B_{1} \\pmod{3},\n$$\nso that $N \\equiv r + B_{0} \\pmod{3}$. For each fixed triple $(B_{3},B_{2},B_{1})$, the condition $N \\equiv 0 \\pmod{3}$ becomes $B_{0} \\equiv -r \\pmod{3}$. Since $B_{0} \\in \\{0,1\\}$, the possibilities are:\n- If $r \\equiv 0$, then $B_{0}=0$ is required, so $F=1$ iff $B_{0}=0$. The required input is $\\overline{B_{0}}$.\n- If $r \\equiv 1$, there is no solution with $B_{0} \\in \\{0,1\\}$, so $F=0$ for both values. The required input is $0$.\n- If $r \\equiv 2$, then $B_{0}=1$ is required, so $F=1$ iff $B_{0}=1$. The required input is $B_{0}$.\n\nNow evaluate $r$ for each select value $(B_{3}B_{2}B_{1})$ from $000$ to $111$:\n- For $000$: $r=0 \\Rightarrow I_{0}=\\overline{B_{0}}$.\n- For $001$: $r=2 \\Rightarrow I_{1}=B_{0}$.\n- For $010$: $r=1 \\Rightarrow I_{2}=0$.\n- For $011$: $r=0 \\Rightarrow I_{3}=\\overline{B_{0}}$.\n- For $100$: $r=2 \\Rightarrow I_{4}=B_{0}$.\n- For $101$: $r=1 \\Rightarrow I_{5}=0$.\n- For $110$: $r=0 \\Rightarrow I_{6}=\\overline{B_{0}}$.\n- For $111$: $r=2 \\Rightarrow I_{7}=B_{0}$.\n\nThus,\n$$\n(I_{0},I_{1},I_{2},I_{3},I_{4},I_{5},I_{6},I_{7})=(\\overline{B_{0}},\\,B_{0},\\,0,\\,\\overline{B_{0}},\\,B_{0},\\,0,\\,\\overline{B_{0}},\\,B_{0}),\n$$\nwhich matches option C.", "answer": "$$\\boxed{C}$$", "id": "1923430"}]}