# VELSYNC_VCD_01
This project implements a 4-bit ALU in Verilog that performs arithmetic and logical operations based on a control signal. The design is verified using a testbench that automatically tests all input combinations and validates the output using behavioral simulation in Xilinx ISE.

# Implemented Components
