=====
SETUP
-3.575
4.959
1.384
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3
1.972
2.435
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s17
2.750
3.359
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13
3.363
4.128
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_s13
4.495
4.959
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3
4.959
=====
SETUP
-3.441
4.811
1.370
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3
1.972
2.435
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s6
2.750
3.359
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s5
3.363
3.972
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n403_s1
4.348
4.811
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1
4.811
=====
SETUP
-3.419
5.054
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3
3.739
4.525
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1
5.054
=====
SETUP
-3.419
5.054
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3
3.739
4.525
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1
5.054
=====
SETUP
-3.419
5.054
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3
3.739
4.525
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1
5.054
=====
SETUP
-3.419
5.054
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3
3.739
4.525
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_4_s1
5.054
=====
SETUP
-3.414
5.048
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3
3.739
4.525
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_2_s1
5.048
=====
SETUP
-3.414
5.048
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3
3.739
4.525
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s1
5.048
=====
SETUP
-3.366
4.736
1.370
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3
1.972
2.435
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s6
2.750
3.359
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s5
3.363
3.957
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_s1
4.272
4.736
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1
4.736
=====
SETUP
-3.361
4.745
1.384
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3
1.972
2.435
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s17
2.750
3.359
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13
3.363
4.128
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s12
4.136
4.745
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
4.745
=====
SETUP
-3.068
4.452
1.384
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3
1.972
2.435
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s6
2.750
3.359
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s5
3.363
3.972
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_s12
3.989
4.452
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3
4.452
=====
SETUP
-2.759
4.129
1.370
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3
1.972
2.436
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s0
2.444
3.053
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1
4.129
=====
SETUP
-2.747
4.117
1.370
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3
1.972
2.436
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s0
2.444
3.053
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0
4.117
=====
SETUP
-2.617
4.252
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_3_s0
4.252
=====
SETUP
-2.596
4.230
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0
4.230
=====
SETUP
-2.592
4.227
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_5_s0
4.227
=====
SETUP
-2.334
3.969
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0
3.969
=====
SETUP
-2.334
3.969
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_1_s0
3.969
=====
SETUP
-2.334
3.969
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_2_s0
3.969
=====
SETUP
-2.334
3.969
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_7_s0
3.969
=====
SETUP
-2.268
3.220
0.952
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0
1.326
1.666
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_s0
1.981
2.444
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
3.220
=====
SETUP
-2.048
3.682
1.635
reset_n_ibuf
0.000
0.728
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
0.908
1.248
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2
1.846
2.660
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0
2.668
3.429
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0
3.682
=====
SETUP
-0.981
2.197
1.217
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0
1.326
1.666
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6
2.197
=====
SETUP
2.860
7.708
10.567
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_1_s0
1.326
1.666
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s4
2.512
3.277
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s1
3.643
4.458
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s4
5.571
6.331
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3
7.708
=====
SETUP
3.713
6.854
10.567
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_1_s0
1.326
1.666
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s4
2.512
3.277
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s1
3.643
4.458
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s4
5.571
6.331
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
6.854
=====
HOLD
0.413
1.706
1.293
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_5_s0
1.706
=====
HOLD
0.413
1.706
1.293
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_6_s0
1.706
=====
HOLD
0.524
1.807
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_s1
1.531
1.807
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0
1.807
=====
HOLD
0.524
1.807
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/busy_s4
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n228_s5
1.531
1.807
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/busy_s4
1.807
=====
HOLD
0.524
1.807
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n12_s2
1.531
1.807
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5
1.807
=====
HOLD
0.524
1.807
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_6_s1
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n53_s0
1.531
1.807
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_6_s1
1.807
=====
HOLD
0.524
1.807
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_2_s1
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n58_s1
1.531
1.807
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_2_s1
1.807
=====
HOLD
0.524
1.807
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag_s4
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n394_s5
1.531
1.807
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag_s4
1.807
=====
HOLD
0.524
1.807
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n339_s3
1.531
1.807
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3
1.807
=====
HOLD
0.524
1.807
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n338_s3
1.531
1.807
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4
1.807
=====
HOLD
0.524
1.807
1.282
u_EMPU/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_flash_wrap/n190_s1
1.531
1.807
u_EMPU/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.807
=====
HOLD
0.524
1.807
1.282
rtc_clk_s2
1.282
1.529
n80_s3
1.531
1.807
rtc_clk_s2
1.807
=====
HOLD
0.524
1.807
1.282
rtc_counter_4_s0
1.282
1.529
n75_s1
1.531
1.807
rtc_counter_4_s0
1.807
=====
HOLD
0.524
1.807
1.282
rtc_counter_7_s0
1.282
1.529
n72_s1
1.531
1.807
rtc_counter_7_s0
1.807
=====
HOLD
0.524
1.807
1.282
rtc_counter_11_s0
1.282
1.529
n68_s1
1.531
1.807
rtc_counter_11_s0
1.807
=====
HOLD
0.524
1.807
1.282
rtc_counter_14_s0
1.282
1.529
n65_s1
1.531
1.807
rtc_counter_14_s0
1.807
=====
HOLD
0.524
1.807
1.282
rtc_counter_20_s0
1.282
1.529
n59_s1
1.531
1.807
rtc_counter_20_s0
1.807
=====
HOLD
0.525
1.808
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n265_s1
1.532
1.808
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0
1.808
=====
HOLD
0.525
1.808
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_s1
1.532
1.808
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0
1.808
=====
HOLD
0.525
1.808
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_0_s1
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n59_s0
1.532
1.808
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_0_s1
1.808
=====
HOLD
0.525
1.808
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_4_s1
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_s0
1.532
1.808
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_4_s1
1.808
=====
HOLD
0.525
1.808
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_11_s1
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n48_s0
1.532
1.808
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_11_s1
1.808
=====
HOLD
0.525
1.808
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_11_s0
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_s1
1.532
1.808
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_11_s0
1.808
=====
HOLD
0.525
1.808
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_12_s0
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_s1
1.532
1.808
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_12_s0
1.808
=====
HOLD
0.525
1.808
1.282
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_13_s0
1.282
1.529
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n153_s1
1.532
1.808
u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_13_s0
1.808
