// Seed: 159407858
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input wor id_2,
    input wire id_3,
    input tri1 id_4
    , id_7,
    output supply0 id_5
);
  assign id_7 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri id_4,
    input tri id_5,
    output uwire id_6,
    input uwire id_7,
    output tri1 id_8,
    input supply0 id_9
);
  wire id_11;
  module_0(
      id_0, id_3, id_7, id_9, id_7, id_1
  );
endmodule
