# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ctrl.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/data_ram.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/div.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ex.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ex_mem.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/hilo_reg.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/id.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/id_ex.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/if_id.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/inst_rom.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/mem.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/mem_wb.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips_min_sopc.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/pc_reg.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/regfile.v" \
"../../../../CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips_min_sopc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
