

================================================================
== Vitis HLS Report for 'FIR_filter_392_Pipeline_VITIS_LOOP_32_1'
================================================================
* Date:           Fri Oct 10 23:51:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLS_FIR_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      393|      393|  3.930 us|  3.930 us|  392|  392|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1  |      391|      391|         2|          1|          1|   391|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      40|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|      21|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      21|      76|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_72_p2                  |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_66_p2                 |      icmp|   0|  0|  16|           9|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  40|          22|          14|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    9|         18|
    |i_fu_28                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_reg_99               |  9|   0|    9|          0|
    |i_fu_28                  |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 21|   0|   21|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  FIR_filter<392>_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  FIR_filter<392>_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  FIR_filter<392>_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  FIR_filter<392>_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  FIR_filter<392>_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  FIR_filter<392>_Pipeline_VITIS_LOOP_32_1|  return value|
|H_filt_FIR_address0  |  out|    9|   ap_memory|                                H_filt_FIR|         array|
|H_filt_FIR_ce0       |  out|    1|   ap_memory|                                H_filt_FIR|         array|
|H_filt_FIR_we0       |  out|    1|   ap_memory|                                H_filt_FIR|         array|
|H_filt_FIR_d0        |  out|   16|   ap_memory|                                H_filt_FIR|         array|
|H_filt_FIR_address1  |  out|    9|   ap_memory|                                H_filt_FIR|         array|
|H_filt_FIR_ce1       |  out|    1|   ap_memory|                                H_filt_FIR|         array|
|H_filt_FIR_q1        |   in|   16|   ap_memory|                                H_filt_FIR|         array|
+---------------------+-----+-----+------------+------------------------------------------+--------------+

