///Register `APB1LLPENR` reader
pub type R = crate::R<APB1LLPENRrs>;
///Register `APB1LLPENR` writer
pub type W = crate::W<APB1LLPENRrs>;
///Field `TIM2LPEN` reader - TIM2 sleep enable
pub type TIM2LPEN_R = crate::BitReader;
///Field `TIM2LPEN` writer - TIM2 sleep enable
pub type TIM2LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM3LPEN` reader - TIM3 sleep enable
pub type TIM3LPEN_R = crate::BitReader;
///Field `TIM3LPEN` writer - TIM3 sleep enable
pub type TIM3LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM4LPEN` reader - TIM4 sleep enable
pub type TIM4LPEN_R = crate::BitReader;
///Field `TIM4LPEN` writer - TIM4 sleep enable
pub type TIM4LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM5LPEN` reader - TIM5 sleep enable
pub type TIM5LPEN_R = crate::BitReader;
///Field `TIM5LPEN` writer - TIM5 sleep enable
pub type TIM5LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM6LPEN` reader - TIM6 sleep enable
pub type TIM6LPEN_R = crate::BitReader;
///Field `TIM6LPEN` writer - TIM6 sleep enable
pub type TIM6LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM7LPEN` reader - TIM7 sleep enable
pub type TIM7LPEN_R = crate::BitReader;
///Field `TIM7LPEN` writer - TIM7 sleep enable
pub type TIM7LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM12LPEN` reader - TIM12 sleep enable
pub type TIM12LPEN_R = crate::BitReader;
///Field `TIM12LPEN` writer - TIM12 sleep enable
pub type TIM12LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM13LPEN` reader - TIM13 sleep enable
pub type TIM13LPEN_R = crate::BitReader;
///Field `TIM13LPEN` writer - TIM13 sleep enable
pub type TIM13LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM14LPEN` reader - TIM14 sleep enable
pub type TIM14LPEN_R = crate::BitReader;
///Field `TIM14LPEN` writer - TIM14 sleep enable
pub type TIM14LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LPTIM1LPEN` reader - LPTIM1 sleep enable
pub type LPTIM1LPEN_R = crate::BitReader;
///Field `LPTIM1LPEN` writer - LPTIM1 sleep enable
pub type LPTIM1LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `WWDGLPEN` reader - WWDG sleep enable
pub type WWDGLPEN_R = crate::BitReader;
///Field `WWDGLPEN` writer - WWDG sleep enable
pub type WWDGLPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM10LPEN` reader - TIM10 sleep enable
pub type TIM10LPEN_R = crate::BitReader;
///Field `TIM10LPEN` writer - TIM10 sleep enable
pub type TIM10LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM11LPEN` reader - TIM11 sleep enable
pub type TIM11LPEN_R = crate::BitReader;
///Field `TIM11LPEN` writer - TIM11 sleep enable
pub type TIM11LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI2LPEN` reader - SPI2 sleep enable
pub type SPI2LPEN_R = crate::BitReader;
///Field `SPI2LPEN` writer - SPI2 sleep enable
pub type SPI2LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI3LPEN` reader - SPI3 sleep enable
pub type SPI3LPEN_R = crate::BitReader;
///Field `SPI3LPEN` writer - SPI3 sleep enable
pub type SPI3LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPDIFRX1LPEN` reader - SPDIFRX1 sleep enable
pub type SPDIFRX1LPEN_R = crate::BitReader;
///Field `SPDIFRX1LPEN` writer - SPDIFRX1 sleep enable
pub type SPDIFRX1LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART2LPEN` reader - USART2 sleep enable
pub type USART2LPEN_R = crate::BitReader;
///Field `USART2LPEN` writer - USART2 sleep enable
pub type USART2LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART3LPEN` reader - USART3 sleep enable
pub type USART3LPEN_R = crate::BitReader;
///Field `USART3LPEN` writer - USART3 sleep enable
pub type USART3LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART4LPEN` reader - UART4 sleep enable
pub type UART4LPEN_R = crate::BitReader;
///Field `UART4LPEN` writer - UART4 sleep enable
pub type UART4LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART5LPEN` reader - UART5 sleep enable
pub type UART5LPEN_R = crate::BitReader;
///Field `UART5LPEN` writer - UART5 sleep enable
pub type UART5LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C1LPEN` reader - I2C1 sleep enable
pub type I2C1LPEN_R = crate::BitReader;
///Field `I2C1LPEN` writer - I2C1 sleep enable
pub type I2C1LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C2LPEN` reader - I2C2 sleep enable
pub type I2C2LPEN_R = crate::BitReader;
///Field `I2C2LPEN` writer - I2C2 sleep enable
pub type I2C2LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C3LPEN` reader - I2C3 sleep enable
pub type I2C3LPEN_R = crate::BitReader;
///Field `I2C3LPEN` writer - I2C3 sleep enable
pub type I2C3LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I3C1LPEN` reader - I3C1 sleep enable
pub type I3C1LPEN_R = crate::BitReader;
///Field `I3C1LPEN` writer - I3C1 sleep enable
pub type I3C1LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I3C2LPEN` reader - I3C2 sleep enable
pub type I3C2LPEN_R = crate::BitReader;
///Field `I3C2LPEN` writer - I3C2 sleep enable
pub type I3C2LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART7LPEN` reader - UART7 sleep enable
pub type UART7LPEN_R = crate::BitReader;
///Field `UART7LPEN` writer - UART7 sleep enable
pub type UART7LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART8LPEN` reader - UART8 sleep enable
pub type UART8LPEN_R = crate::BitReader;
///Field `UART8LPEN` writer - UART8 sleep enable
pub type UART8LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - TIM2 sleep enable
    #[inline(always)]
    pub fn tim2lpen(&self) -> TIM2LPEN_R {
        TIM2LPEN_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - TIM3 sleep enable
    #[inline(always)]
    pub fn tim3lpen(&self) -> TIM3LPEN_R {
        TIM3LPEN_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - TIM4 sleep enable
    #[inline(always)]
    pub fn tim4lpen(&self) -> TIM4LPEN_R {
        TIM4LPEN_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - TIM5 sleep enable
    #[inline(always)]
    pub fn tim5lpen(&self) -> TIM5LPEN_R {
        TIM5LPEN_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - TIM6 sleep enable
    #[inline(always)]
    pub fn tim6lpen(&self) -> TIM6LPEN_R {
        TIM6LPEN_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - TIM7 sleep enable
    #[inline(always)]
    pub fn tim7lpen(&self) -> TIM7LPEN_R {
        TIM7LPEN_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - TIM12 sleep enable
    #[inline(always)]
    pub fn tim12lpen(&self) -> TIM12LPEN_R {
        TIM12LPEN_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - TIM13 sleep enable
    #[inline(always)]
    pub fn tim13lpen(&self) -> TIM13LPEN_R {
        TIM13LPEN_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - TIM14 sleep enable
    #[inline(always)]
    pub fn tim14lpen(&self) -> TIM14LPEN_R {
        TIM14LPEN_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - LPTIM1 sleep enable
    #[inline(always)]
    pub fn lptim1lpen(&self) -> LPTIM1LPEN_R {
        LPTIM1LPEN_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 11 - WWDG sleep enable
    #[inline(always)]
    pub fn wwdglpen(&self) -> WWDGLPEN_R {
        WWDGLPEN_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - TIM10 sleep enable
    #[inline(always)]
    pub fn tim10lpen(&self) -> TIM10LPEN_R {
        TIM10LPEN_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - TIM11 sleep enable
    #[inline(always)]
    pub fn tim11lpen(&self) -> TIM11LPEN_R {
        TIM11LPEN_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - SPI2 sleep enable
    #[inline(always)]
    pub fn spi2lpen(&self) -> SPI2LPEN_R {
        SPI2LPEN_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - SPI3 sleep enable
    #[inline(always)]
    pub fn spi3lpen(&self) -> SPI3LPEN_R {
        SPI3LPEN_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - SPDIFRX1 sleep enable
    #[inline(always)]
    pub fn spdifrx1lpen(&self) -> SPDIFRX1LPEN_R {
        SPDIFRX1LPEN_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - USART2 sleep enable
    #[inline(always)]
    pub fn usart2lpen(&self) -> USART2LPEN_R {
        USART2LPEN_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - USART3 sleep enable
    #[inline(always)]
    pub fn usart3lpen(&self) -> USART3LPEN_R {
        USART3LPEN_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - UART4 sleep enable
    #[inline(always)]
    pub fn uart4lpen(&self) -> UART4LPEN_R {
        UART4LPEN_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - UART5 sleep enable
    #[inline(always)]
    pub fn uart5lpen(&self) -> UART5LPEN_R {
        UART5LPEN_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - I2C1 sleep enable
    #[inline(always)]
    pub fn i2c1lpen(&self) -> I2C1LPEN_R {
        I2C1LPEN_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - I2C2 sleep enable
    #[inline(always)]
    pub fn i2c2lpen(&self) -> I2C2LPEN_R {
        I2C2LPEN_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - I2C3 sleep enable
    #[inline(always)]
    pub fn i2c3lpen(&self) -> I2C3LPEN_R {
        I2C3LPEN_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - I3C1 sleep enable
    #[inline(always)]
    pub fn i3c1lpen(&self) -> I3C1LPEN_R {
        I3C1LPEN_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - I3C2 sleep enable
    #[inline(always)]
    pub fn i3c2lpen(&self) -> I3C2LPEN_R {
        I3C2LPEN_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 30 - UART7 sleep enable
    #[inline(always)]
    pub fn uart7lpen(&self) -> UART7LPEN_R {
        UART7LPEN_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - UART8 sleep enable
    #[inline(always)]
    pub fn uart8lpen(&self) -> UART8LPEN_R {
        UART8LPEN_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("APB1LLPENR")
            .field("tim2lpen", &self.tim2lpen())
            .field("tim3lpen", &self.tim3lpen())
            .field("tim4lpen", &self.tim4lpen())
            .field("tim5lpen", &self.tim5lpen())
            .field("tim6lpen", &self.tim6lpen())
            .field("tim7lpen", &self.tim7lpen())
            .field("tim12lpen", &self.tim12lpen())
            .field("tim13lpen", &self.tim13lpen())
            .field("tim14lpen", &self.tim14lpen())
            .field("lptim1lpen", &self.lptim1lpen())
            .field("wwdglpen", &self.wwdglpen())
            .field("tim10lpen", &self.tim10lpen())
            .field("tim11lpen", &self.tim11lpen())
            .field("spi2lpen", &self.spi2lpen())
            .field("spi3lpen", &self.spi3lpen())
            .field("spdifrx1lpen", &self.spdifrx1lpen())
            .field("usart2lpen", &self.usart2lpen())
            .field("usart3lpen", &self.usart3lpen())
            .field("uart4lpen", &self.uart4lpen())
            .field("uart5lpen", &self.uart5lpen())
            .field("i2c1lpen", &self.i2c1lpen())
            .field("i2c2lpen", &self.i2c2lpen())
            .field("i2c3lpen", &self.i2c3lpen())
            .field("i3c1lpen", &self.i3c1lpen())
            .field("i3c2lpen", &self.i3c2lpen())
            .field("uart7lpen", &self.uart7lpen())
            .field("uart8lpen", &self.uart8lpen())
            .finish()
    }
}
impl W {
    ///Bit 0 - TIM2 sleep enable
    #[inline(always)]
    pub fn tim2lpen(&mut self) -> TIM2LPEN_W<'_, APB1LLPENRrs> {
        TIM2LPEN_W::new(self, 0)
    }
    ///Bit 1 - TIM3 sleep enable
    #[inline(always)]
    pub fn tim3lpen(&mut self) -> TIM3LPEN_W<'_, APB1LLPENRrs> {
        TIM3LPEN_W::new(self, 1)
    }
    ///Bit 2 - TIM4 sleep enable
    #[inline(always)]
    pub fn tim4lpen(&mut self) -> TIM4LPEN_W<'_, APB1LLPENRrs> {
        TIM4LPEN_W::new(self, 2)
    }
    ///Bit 3 - TIM5 sleep enable
    #[inline(always)]
    pub fn tim5lpen(&mut self) -> TIM5LPEN_W<'_, APB1LLPENRrs> {
        TIM5LPEN_W::new(self, 3)
    }
    ///Bit 4 - TIM6 sleep enable
    #[inline(always)]
    pub fn tim6lpen(&mut self) -> TIM6LPEN_W<'_, APB1LLPENRrs> {
        TIM6LPEN_W::new(self, 4)
    }
    ///Bit 5 - TIM7 sleep enable
    #[inline(always)]
    pub fn tim7lpen(&mut self) -> TIM7LPEN_W<'_, APB1LLPENRrs> {
        TIM7LPEN_W::new(self, 5)
    }
    ///Bit 6 - TIM12 sleep enable
    #[inline(always)]
    pub fn tim12lpen(&mut self) -> TIM12LPEN_W<'_, APB1LLPENRrs> {
        TIM12LPEN_W::new(self, 6)
    }
    ///Bit 7 - TIM13 sleep enable
    #[inline(always)]
    pub fn tim13lpen(&mut self) -> TIM13LPEN_W<'_, APB1LLPENRrs> {
        TIM13LPEN_W::new(self, 7)
    }
    ///Bit 8 - TIM14 sleep enable
    #[inline(always)]
    pub fn tim14lpen(&mut self) -> TIM14LPEN_W<'_, APB1LLPENRrs> {
        TIM14LPEN_W::new(self, 8)
    }
    ///Bit 9 - LPTIM1 sleep enable
    #[inline(always)]
    pub fn lptim1lpen(&mut self) -> LPTIM1LPEN_W<'_, APB1LLPENRrs> {
        LPTIM1LPEN_W::new(self, 9)
    }
    ///Bit 11 - WWDG sleep enable
    #[inline(always)]
    pub fn wwdglpen(&mut self) -> WWDGLPEN_W<'_, APB1LLPENRrs> {
        WWDGLPEN_W::new(self, 11)
    }
    ///Bit 12 - TIM10 sleep enable
    #[inline(always)]
    pub fn tim10lpen(&mut self) -> TIM10LPEN_W<'_, APB1LLPENRrs> {
        TIM10LPEN_W::new(self, 12)
    }
    ///Bit 13 - TIM11 sleep enable
    #[inline(always)]
    pub fn tim11lpen(&mut self) -> TIM11LPEN_W<'_, APB1LLPENRrs> {
        TIM11LPEN_W::new(self, 13)
    }
    ///Bit 14 - SPI2 sleep enable
    #[inline(always)]
    pub fn spi2lpen(&mut self) -> SPI2LPEN_W<'_, APB1LLPENRrs> {
        SPI2LPEN_W::new(self, 14)
    }
    ///Bit 15 - SPI3 sleep enable
    #[inline(always)]
    pub fn spi3lpen(&mut self) -> SPI3LPEN_W<'_, APB1LLPENRrs> {
        SPI3LPEN_W::new(self, 15)
    }
    ///Bit 16 - SPDIFRX1 sleep enable
    #[inline(always)]
    pub fn spdifrx1lpen(&mut self) -> SPDIFRX1LPEN_W<'_, APB1LLPENRrs> {
        SPDIFRX1LPEN_W::new(self, 16)
    }
    ///Bit 17 - USART2 sleep enable
    #[inline(always)]
    pub fn usart2lpen(&mut self) -> USART2LPEN_W<'_, APB1LLPENRrs> {
        USART2LPEN_W::new(self, 17)
    }
    ///Bit 18 - USART3 sleep enable
    #[inline(always)]
    pub fn usart3lpen(&mut self) -> USART3LPEN_W<'_, APB1LLPENRrs> {
        USART3LPEN_W::new(self, 18)
    }
    ///Bit 19 - UART4 sleep enable
    #[inline(always)]
    pub fn uart4lpen(&mut self) -> UART4LPEN_W<'_, APB1LLPENRrs> {
        UART4LPEN_W::new(self, 19)
    }
    ///Bit 20 - UART5 sleep enable
    #[inline(always)]
    pub fn uart5lpen(&mut self) -> UART5LPEN_W<'_, APB1LLPENRrs> {
        UART5LPEN_W::new(self, 20)
    }
    ///Bit 21 - I2C1 sleep enable
    #[inline(always)]
    pub fn i2c1lpen(&mut self) -> I2C1LPEN_W<'_, APB1LLPENRrs> {
        I2C1LPEN_W::new(self, 21)
    }
    ///Bit 22 - I2C2 sleep enable
    #[inline(always)]
    pub fn i2c2lpen(&mut self) -> I2C2LPEN_W<'_, APB1LLPENRrs> {
        I2C2LPEN_W::new(self, 22)
    }
    ///Bit 23 - I2C3 sleep enable
    #[inline(always)]
    pub fn i2c3lpen(&mut self) -> I2C3LPEN_W<'_, APB1LLPENRrs> {
        I2C3LPEN_W::new(self, 23)
    }
    ///Bit 24 - I3C1 sleep enable
    #[inline(always)]
    pub fn i3c1lpen(&mut self) -> I3C1LPEN_W<'_, APB1LLPENRrs> {
        I3C1LPEN_W::new(self, 24)
    }
    ///Bit 25 - I3C2 sleep enable
    #[inline(always)]
    pub fn i3c2lpen(&mut self) -> I3C2LPEN_W<'_, APB1LLPENRrs> {
        I3C2LPEN_W::new(self, 25)
    }
    ///Bit 30 - UART7 sleep enable
    #[inline(always)]
    pub fn uart7lpen(&mut self) -> UART7LPEN_W<'_, APB1LLPENRrs> {
        UART7LPEN_W::new(self, 30)
    }
    ///Bit 31 - UART8 sleep enable
    #[inline(always)]
    pub fn uart8lpen(&mut self) -> UART8LPEN_W<'_, APB1LLPENRrs> {
        UART8LPEN_W::new(self, 31)
    }
}
/**RCC APB1L Sleep enable register

You can [`read`](crate::Reg::read) this register and get [`apb1llpenr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`apb1llpenr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32N657.html#RCC:APB1LLPENR)*/
pub struct APB1LLPENRrs;
impl crate::RegisterSpec for APB1LLPENRrs {
    type Ux = u32;
}
///`read()` method returns [`apb1llpenr::R`](R) reader structure
impl crate::Readable for APB1LLPENRrs {}
///`write(|w| ..)` method takes [`apb1llpenr::W`](W) writer structure
impl crate::Writable for APB1LLPENRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets APB1LLPENR to value 0
impl crate::Resettable for APB1LLPENRrs {}
