<h1 align="center">Hi there ğŸ‘‹, I'm Shankrappa S Badami</h1>
<h3 align="center">Electronics & Communication Engineering Graduate (2021â€“2025)</h3>



<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&weight=500&size=30&duration=3000&pause=500&color=34F7F1&center=true&vCenter=true&width=600&lines=Digital+Electronics+Enthusiast;Verilog+%7C+SystemVerilog+Learner;UVM+learner" alt="Typing SVG" />
</p>

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=Shankar1302-Badami&label=Profile%20Views&color=0e75b6&style=flat" alt="Profile Views" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Shankar1302-Badami&theme=dark&hide_border=false&include_all_commits=true&count_private=true" />
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Shankar1302-Badami&theme=dark&hide_border=false" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Shankar1302-Badami&theme=dark&hide_border=false&include_all_commits=true&count_private=true&layout=compact" />
</p>

---

### ğŸ“« How to Reach Me

- **Email:** [sbs660513@gmail.com](mailto:sbs660513@gmail.com)
- **LinkedIn:** [Shankrappa S Badami](https://linkedin.com/in/shankrappa-sangappa-badami-591223238)
- **Instagram:** [itz_me__shankar](https://instagram.com/itz_me__shankar)

---

### ğŸ’» Languages and Tools

<p>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" width="40" />
  <img src="https://upload.wikimedia.org/wikipedia/commons/2/21/Matlab_Logo.png" width="40" />
  <img src="https://img.icons8.com/?size=100&id=sd9l9kh1ceVY&format=png" width="40" title="Verilog" />
  <img src="https://cdn.icon-icons.com/icons2/2107/PNG/512/file_type_light_systemverilog_icon_130431.png" width="40" title="SystemVerilog" />
</p>

---

### ğŸš€ About Me

- ğŸ“ Electronics and Communication Engineering Graduate (2021â€“2025)
- ğŸ’¡ Passionate about Digital Design, Verilog/SystemVerilog, and Design verification
- ğŸ§  Interested in RTL design, Design Verification and semiconductor technology
- ğŸ“ˆ Always learning and building projects to grow as a future Design/Verification Engineer
---

### âš™ï¸ Tools I Use Often

![GVim](https://img.shields.io/badge/GVim-019733?style=for-the-badge&logo=vim&logoColor=white)
![ModelSim](https://img.shields.io/badge/ModelSim-073642?style=for-the-badge&logo=notion&logoColor=white)
![GitHub](https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white)

---

