$date
	Wed Dec 17 12:10:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parity_checker_tb $end
$var wire 1 ! error $end
$var reg 4 " D [3:0] $end
$var reg 1 # P $end
$var reg 1 $ mode $end
$scope module dut $end
$var wire 4 % D [3:0] $end
$var wire 1 # P $end
$var wire 1 $ mode $end
$var reg 1 ! error $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1011 %
0$
1#
b1011 "
0!
$end
#10
0#
b1100 "
b1100 %
#20
1!
b1011 "
b1011 %
#30
1#
b1100 "
b1100 %
#40
0!
0#
b1011 "
b1011 %
1$
#50
1#
b1100 "
b1100 %
#60
1!
b1011 "
b1011 %
#70
0#
b1100 "
b1100 %
#80
