ERROR!  >>>= operation found in block that is specified to not allow SystemVerilog syntax,
        File: gen36.v, Line: 5, Column: 16
ERROR!  Error in parsing design
