do simulate_icmpblock.tcl
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fifo_32x256
# -- Compiling architecture SYN of fifo_32x256
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package eth_common
# -- Compiling package body eth_common
# -- Loading package eth_common
# -- Compiling entity header_generator
# -- Compiling architecture rtl of header_generator
# -- Loading package eth_common
# -- Compiling entity ethernet_frame_generator
# -- Compiling architecture RTL of ethernet_frame_generator
# -- Compiling entity icmp_block
# -- Compiling architecture RTL of icmp_block
# -- Loading entity header_generator
# -- Loading entity ethernet_frame_generator
# -- Loading entity fifo_32x256
# -- Compiling entity testbench
# -- Compiling architecture tb of testbench
# -- Loading entity icmp_block
# ** Warning: testbench.vhd(104): (vcom-1400) Synthesis Warning: Signal "sim_start" is read in the process but is not in the sensitivity list.
# vsim -t ns testbench 
# //  ModelSim ALTERA 10.1d Nov  2 2012 Linux 5.0.0-32-generic
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.eth_common(body)
# Loading work.testbench(tb)
# Loading work.icmp_block(rtl)
# Loading work.header_generator(rtl)
# Loading work.ethernet_frame_generator(rtl)
# Loading work.fifo_32x256(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# .main_pane.wave.interior.cs.body.pw.wf
# /testbench/icmpblock/hdgen
# /testbench/icmpblock/fg
# /testbench/icmpblock
# .main_pane.objects.interior.cs.body.tree
# .main_pane.process.interior.cs.body
# Error: no layout named Simulate_1 exists
# 1
# 0
