** Name: SimpleTwoStageOpAmp_SimpleOpAmp4_5

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp4_5 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 outVoltageBiasXXnXX0 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=5e-6 W=8e-6
mDiodeTransistorNmos2 FirstStageYinnerOutputLoad1 FirstStageYinnerOutputLoad1 FirstStageYinnerSourceLoad1 FirstStageYinnerSourceLoad1 nmos4 L=2e-6 W=13e-6
mDiodeTransistorNmos3 FirstStageYinnerSourceLoad1 FirstStageYinnerSourceLoad1 sourceNmos sourceNmos nmos4 L=2e-6 W=9e-6
mDiodeTransistorPmos4 ibias ibias sourcePmos sourcePmos pmos4 L=4e-6 W=31e-6
mDiodeTransistorPmos5 outInputVoltageBiasXXpXX1 outInputVoltageBiasXXpXX1 VoltageBiasXXpXX1Yinner VoltageBiasXXpXX1Yinner pmos4 L=1e-6 W=10e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=305e-6
mNormalTransistorNmos7 out outFirstStage sourceNmos sourceNmos nmos4 L=4e-6 W=592e-6
mNormalTransistorNmos8 outFirstStage FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=2e-6 W=13e-6
mNormalTransistorNmos9 outInputVoltageBiasXXpXX1 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=5e-6 W=176e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourceNmos sourceNmos nmos4 L=2e-6 W=9e-6
mNormalTransistorPmos11 out outInputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=1e-6 W=305e-6
mNormalTransistorPmos12 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=63e-6
mNormalTransistorPmos13 outVoltageBiasXXnXX0 ibias sourcePmos sourcePmos pmos4 L=4e-6 W=13e-6
mNormalTransistorPmos14 FirstStageYinnerOutputLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=63e-6
mNormalTransistorPmos15 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=4e-6 W=155e-6
mNormalTransistorPmos16 VoltageBiasXXpXX1Yinner outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=10e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp4_5

** Expected Performance Values: 
** Gain: 98 dB
** Power consumption: 14.9561 mW
** Area: 4928 (mu_m)^2
** Transit frequency: 23.2621 MHz
** Transit frequency with error factor: 23.2542 MHz
** Slew rate: 21.9949 V/mu_s
** Phase margin: 77.3494Â°
** CMRR: 103 dB
** negPSRR: 98 dB
** posPSRR: 102 dB
** VoutMax: 3 V
** VoutMin: 0.470001 V
** VcmMax: 4.02001 V
** VcmMin: 0.720001 V


** Expected Currents: 
** NormalTransistorNmos: 93.5721 muA
** NormalTransistorPmos: -4.27599 muA
** DiodeTransistorNmos: 25.4941 muA
** DiodeTransistorNmos: 25.4931 muA
** NormalTransistorNmos: 25.4941 muA
** NormalTransistorNmos: 25.4931 muA
** NormalTransistorPmos: -50.9899 muA
** NormalTransistorPmos: -25.4949 muA
** NormalTransistorPmos: -25.4949 muA
** NormalTransistorNmos: 2822.38 muA
** NormalTransistorPmos: -2822.37 muA
** DiodeTransistorPmos: -2822.37 muA
** DiodeTransistorNmos: 4.27501 muA
** DiodeTransistorPmos: -93.5729 muA
** NormalTransistorPmos: -93.5729 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.16601  V
** in1: 2.5  V
** in2: 2.5  V
** out: 2.5  V
** outFirstStage: 0.878001  V
** outInputVoltageBiasXXpXX1: 2.43601  V
** outSourceVoltageBiasXXpXX1: 3.71601  V
** outVoltageBiasXXnXX0: 0.582001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad1: 1.28301  V
** innerSourceLoad1: 0.663001  V
** innerTransistorStack2Load1: 0.662001  V
** sourceTransconductance: 3.21401  V
** inner: 3.72001  V


.END