Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 15 09:45:41 2018
| Host         : travis-job-rohitk-singh-litex-buildenv-328960954.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   167 |
| Unused register locations in slices containing registers |   303 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             270 |          132 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             446 |          192 |
| Yes          | No                    | No                     |            1003 |          343 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1246 |          371 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                                             Enable Signal                                                            |                                                    Set/Reset Signal                                                    | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | i_i_1_n_0                                                                                                                            | sys_rst                                                                                                                |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                                                                    | sys_rst                                                                                                                |                1 |              1 |
|  clk200_clk  |                                                                                                                                      |                                                                                                                        |                1 |              1 |
|  sys_clk     |                                                                                                                                      | xilinxasyncresetsynchronizerimpl0                                                                                      |                1 |              2 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ibus_adr_reg[2]                     |                                                                                                                        |                1 |              2 |
|  clk200_clk  |                                                                                                                                      | xilinxasyncresetsynchronizerimpl0                                                                                      |                1 |              2 |
|  sys_clk     | basesoc_uart_phy_rx_bitcount                                                                                                         | basesoc_uart_phy_rx_bitcount[3]_i_1_n_0                                                                                |                1 |              4 |
|  sys_clk     | basesoc_uart_rx_fifo_do_read                                                                                                         | sys_rst                                                                                                                |                2 |              4 |
|  sys_clk     | basesoc_uart_phy_sink_ready1213_out                                                                                                  | basesoc_uart_phy_tx_bitcount[3]_i_1_n_0                                                                                |                2 |              4 |
|  sys_clk     | sdram_time1[3]_i_1_n_0                                                                                                               | sys_rst                                                                                                                |                1 |              4 |
|  sys_clk     | basesoc_uart_tx_fifo_wrport_we                                                                                                       | sys_rst                                                                                                                |                1 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/I78                                                    | sys_rst                                                                                                                |                2 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/p_8_in                                        | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r_reg[3]_1                         |                1 |              4 |
|  sys_clk     | basesoc_uart_rx_fifo_wrport_we                                                                                                       | sys_rst                                                                                                                |                1 |              4 |
|  sys_clk     | bitbang_storage_full[3]_i_1_n_0                                                                                                      | sys_rst                                                                                                                |                1 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr[3]_i_1_n_0                                                    |                                                                                                                        |                2 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/padv_decode_o                     | sys_rst                                                                                                                |                4 |              4 |
|  sys_clk     | basesoc_uart_tx_fifo_do_read                                                                                                         | sys_rst                                                                                                                |                1 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine6_level_reg[3]_1[0]                                   | sys_rst                                                                                                                |                3 |              4 |
|  sys_clk     |                                                                                                                                      | mor1kx/mor1kx_cpu/ctrl_except_align_o_i_1_n_0                                                                          |                2 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine1_level_reg[0][0]                                     | sys_rst                                                                                                                |                1 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine3_level_reg[0][0]                                     | sys_rst                                                                                                                |                1 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine4_level_reg[0]_0[0]                                   | sys_rst                                                                                                                |                1 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine2_level_reg[0][0]                                     | sys_rst                                                                                                                |                1 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine7_level_reg[0][0]                                     | sys_rst                                                                                                                |                1 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine0_level_reg[0][0]                                     | sys_rst                                                                                                                |                1 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine5_level_reg[0][0]                                     | sys_rst                                                                                                                |                1 |              4 |
|  sys_clk     | multiplexer_next_state                                                                                                               | sys_rst                                                                                                                |                2 |              4 |
|  clk200_clk  | reset_counter[3]_i_1_n_0                                                                                                             | clk200_rst                                                                                                             |                1 |              4 |
|  sys_clk     |                                                                                                                                      | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/refill_valid_r_reg[3] |                1 |              4 |
|  sys_clk     |                                                                                                                                      | p_0_out[0]                                                                                                             |                1 |              4 |
|  sys_clk     | sdram_counter[4]_i_1_n_0                                                                                                             | sys_rst                                                                                                                |                1 |              5 |
|  sys_clk     | basesoc_uart_rx_fifo_level[4]_i_1_n_0                                                                                                | sys_rst                                                                                                                |                2 |              5 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state                                         | sys_rst                                                                                                                |                1 |              5 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count[4]_i_2_n_0                                                      | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/div_count_reg[4]                              |                2 |              5 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o[3]_i_1_n_0                                                 |                                                                                                                        |                2 |              5 |
|  sys_clk     | sdram_time0[4]_i_1_n_0                                                                                                               | sys_rst                                                                                                                |                2 |              5 |
|  sys_clk     | basesoc_uart_tx_fifo_level[4]_i_1_n_0                                                                                                | sys_rst                                                                                                                |                2 |              5 |
|  sys_clk     | sdram_phaseinjector0_address_storage_full[13]_i_1_n_0                                                                                | sys_rst                                                                                                                |                2 |              6 |
|  sys_clk     | sdram_phaseinjector1_address_storage_full[13]_i_1_n_0                                                                                | sys_rst                                                                                                                |                1 |              6 |
|  sys_clk     | basesoc_csrbank2_dfii_control0_re                                                                                                    | sys_rst                                                                                                                |                2 |              6 |
|  sys_clk     | basesoc_csrbank2_dfii_pi3_command0_re                                                                                                | sys_rst                                                                                                                |                2 |              6 |
|  sys_clk     | sdram_phaseinjector2_address_storage_full[13]_i_1_n_0                                                                                | sys_rst                                                                                                                |                1 |              6 |
|  sys_clk     | basesoc_csrbank2_dfii_pi1_command0_re                                                                                                | sys_rst                                                                                                                |                2 |              6 |
|  sys_clk     | basesoc_csrbank2_dfii_pi0_command0_re                                                                                                | sys_rst                                                                                                                |                2 |              6 |
|  sys_clk     | basesoc_csrbank2_dfii_pi2_command0_re                                                                                                | sys_rst                                                                                                                |                2 |              6 |
|  sys_clk     | sdram_phaseinjector3_address_storage_full[13]_i_1_n_0                                                                                | sys_rst                                                                                                                |                2 |              6 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/padv_execute_o                                                       | sys_rst                                                                                                                |                3 |              7 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr[1]                                                     | sys_rst                                                                                                                |                5 |              7 |
|  sys_clk     | dna_cnt[6]_i_1_n_0                                                                                                                   | sys_rst                                                                                                                |                2 |              7 |
|  sys_clk     | basesoc_timer0_reload_storage_full[23]_i_1_n_0                                                                                       | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | p_4_out[23]                                                                                                                          | sys_rst                                                                                                                |                1 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[15]_i_1_n_0                                                                                         | sys_rst                                                                                                                |                3 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[15]_i_1_n_0                                                                                       | sys_rst                                                                                                                |                3 |              8 |
|  sys_clk     |                                                                                                                                      | basesoc_interface1_bank_bus_dat_r[7]_i_1_n_0                                                                           |                6 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | basesoc_uart_phy_source_payload_data[7]_i_1_n_0                                                                                      |                                                                                                                        |                1 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                3 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[31]_i_1_n_0                                                                                       | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | i                                                                                                                                    | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_0                              |                                                                                                                        |                2 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                1 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                4 |              8 |
|  sys_clk     |                                                                                                                                      | basesoc_interface4_bank_bus_dat_r[7]_i_1_n_0                                                                           |                7 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                                                                                  | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/spr_bus_ack_o0 |                                                                                                                        |                3 |              8 |
|  sys_clk     | sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | p_4_out[31]                                                                                                                          | sys_rst                                                                                                                |                1 |              8 |
|  sys_clk     |                                                                                                                                      | basesoc_interface5_bank_bus_dat_r[7]_i_1_n_0                                                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     |                                                                                                                                      | basesoc_interface6_bank_bus_dat_r[7]_i_1_n_0                                                                           |                3 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                3 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[23]_i_1_n_0                                                                                         | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                3 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                                                                                  | sys_rst                                                                                                                |                3 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[31]_i_1_n_0                                                                                         | sys_rst                                                                                                                |                3 |              8 |
|  sys_clk     | basesoc_uart_phy_rx_reg                                                                                                              | sys_rst                                                                                                                |                1 |              8 |
|  sys_clk     | sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                1 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[7]_i_1_n_0                                                                                        | sys_rst                                                                                                                |                4 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[7]_i_1_n_0                                                                                          | sys_rst                                                                                                                |                3 |              8 |
|  sys_clk     | basesoc_uart_phy_tx_reg[7]_i_1_n_0                                                                                                   | sys_rst                                                                                                                |                1 |              8 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/E[0]                                                                   | sys_rst                                                                                                                |                4 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | p_4_out[7]                                                                                                                           | sys_rst                                                                                                                |                1 |              8 |
|  sys_clk     | p_4_out[15]                                                                                                                          | sys_rst                                                                                                                |                1 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                                                                                  | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                                                                                  | sys_rst                                                                                                                |                2 |              8 |
|  sys_clk     |                                                                                                                                      | basesoc_interface2_bank_bus_dat_r[7]_i_1_n_0                                                                           |                6 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                                                                                 | sys_rst                                                                                                                |                3 |              8 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/E[0]                     | sys_rst                                                                                                                |                3 |              9 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0_0              | sys_rst                                                                                                                |                2 |              9 |
|  sys_clk     | sdram_count[9]_i_2_n_0                                                                                                               | sdram_count[9]_i_1_n_0                                                                                                 |                4 |             10 |
|  sys_clk     | vccaux_status                                                                                                                        | sys_rst                                                                                                                |                6 |             12 |
|  sys_clk     | vccint_status                                                                                                                        | sys_rst                                                                                                                |                4 |             12 |
|  sys_clk     | temperature_status                                                                                                                   | sys_rst                                                                                                                |                3 |             12 |
|  sys_clk     | vccbram_status                                                                                                                       | sys_rst                                                                                                                |                4 |             12 |
|  sys_clk     | sdram_bankmachine3_sel_row_adr                                                                                                       |                                                                                                                        |                3 |             14 |
|  sys_clk     | sdram_bankmachine5_openrow[13]_i_1_n_0                                                                                               |                                                                                                                        |                7 |             14 |
|  sys_clk     | sdram_bankmachine0_sel_row_adr                                                                                                       |                                                                                                                        |                5 |             14 |
|  sys_clk     | sdram_bankmachine4_openrow[13]_i_1_n_0                                                                                               |                                                                                                                        |                5 |             14 |
|  sys_clk     |                                                                                                                                      | sdram_dfi_p1_address[13]_i_1_n_0                                                                                       |                7 |             14 |
|  sys_clk     | sdram_bankmachine1_openrow[13]_i_1_n_0                                                                                               |                                                                                                                        |                6 |             14 |
|  sys_clk     | sdram_bankmachine2_sel_row_adr                                                                                                       |                                                                                                                        |                5 |             14 |
|  sys_clk     | sdram_bankmachine7_sel_row_adr                                                                                                       |                                                                                                                        |                3 |             14 |
|  sys_clk     | sdram_bankmachine6_sel_row_adr                                                                                                       |                                                                                                                        |                7 |             14 |
|  sys_clk     | basesoc_uart_tx_fifo_wrport_we                                                                                                       |                                                                                                                        |                2 |             16 |
|  sys_clk     | basesoc_uart_rx_fifo_wrport_we                                                                                                       |                                                                                                                        |                2 |             16 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_esr_reg[15][0]                                            | sys_rst                                                                                                                |                5 |             16 |
|  sys_clk     |                                                                                                                                      | sdram_dfi_p2_address[13]_i_1_n_0                                                                                       |                7 |             17 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_evbar_reg[31][0]                                          | sys_rst                                                                                                                |                3 |             19 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/refill_valid_r_reg[3]               |                                                                                                                        |                8 |             21 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_save_lru9_out                             |                                                                                                                        |                8 |             21 |
|  sys_clk     | sr[31]_i_1_n_0                                                                                                                       | sys_rst                                                                                                                |               11 |             22 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/padv_decode_o                     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/execute_op_movhi_o_reg                   |               10 |             22 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/E[0]                                                   |                                                                                                                        |                4 |             23 |
|  sys_clk     | sdram_bandwidth_nwrites[0]_i_1_n_0                                                                                                   | sdram_bandwidth_nwrites                                                                                                |                6 |             24 |
|  sys_clk     | sdram_bandwidth_nreads                                                                                                               | sdram_bandwidth_nwrites                                                                                                |                6 |             24 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_0_2_i_1_n_0           |                                                                                                                        |                7 |             28 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ibus_adr_reg[31]                    | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ibus_adr_reg[4]       |                6 |             28 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr[31]_i_1_n_0                                                   |                                                                                                                        |                8 |             28 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_0_2_i_1_n_0           |                                                                                                                        |                7 |             28 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_0_2_i_1_n_0            |                                                                                                                        |                7 |             28 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_4_n_0              |                                                                                                                        |                7 |             28 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/atomic_gen.atomic_addr_reg[2]_0[0]                            |                                                                                                                        |                8 |             30 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r[30]_i_1_n_0                                                         | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/div_done0                                     |                5 |             31 |
|  sys_clk     |                                                                                                                                      | basesoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0                                                                      |                8 |             31 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine1_openrow_reg[1]                                      |                                                                                                                        |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_ctrl_o_reg[0][0]                                                  | sys_rst                                                                                                                |                8 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_eear_reg[0]                                        | sys_rst                                                                                                                |               11 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_to_decode_result_b_reg[31][0]                              |                                                                                                                        |                9 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine6_level_reg[3]                                        |                                                                                                                        |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine7_level_reg[1]                                        |                                                                                                                        |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine4_level_reg[0]                                        |                                                                                                                        |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/E[0]                                | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/SR[0]                                    |                9 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/E[0]                                |                                                                                                                        |               12 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_to_decode_result_a_reg[31][0]                              |                                                                                                                        |                8 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat[31]_i_1_n_0                                                 |                                                                                                                        |                8 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/E[0]                                                                  | sys_rst                                                                                                                |               11 |             32 |
|  sys_clk     |                                                                                                                                      | basesoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0                                                                      |                8 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_lsu_adr_o_reg[31]_0[0]                                 |                                                                                                                        |                8 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine0_level_reg[2]                                        |                                                                                                                        |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_epcr_reg[31][0]                                           |                                                                                                                        |               15 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine2_openrow_reg[1]                                      |                                                                                                                        |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine3_openrow_reg[1]                                      |                                                                                                                        |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/sdram_bankmachine5_openrow_reg[1]                                      |                                                                                                                        |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch_reg[31]                                              | sys_rst                                                                                                                |               12 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_picmr_reg[0][0]                                           | sys_rst                                                                                                                |               11 |             32 |
|  sys_clk     | basesoc_timer0_update_value_re                                                                                                       | sys_rst                                                                                                                |                8 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat[31]_i_1_n_0                                                   |                                                                                                                        |               10 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/div_n_reg[0][0]                                             |                                                                                                                        |               13 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/div_done0                                                   |                                                                                                                        |               10 |             33 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/E[0]                                                                 |                                                                                                                        |               15 |             33 |
|  sys_clk     | sdram_bandwidth_update_re                                                                                                            | sys_rst                                                                                                                |               10 |             48 |
|  sys_clk     | sdram_bandwidth_period                                                                                                               | sys_rst                                                                                                                |                9 |             48 |
|  sys_clk     | dna_status                                                                                                                           | sys_rst                                                                                                                |               13 |             57 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o                                              |                                                                                                                        |               32 |             64 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/E[0]                     |                                                                                                                        |               20 |             67 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/padv_execute_o                                                       |                                                                                                                        |               35 |             72 |
|  sys_clk     | sdram_inti_p0_rddata_valid                                                                                                           | sys_rst                                                                                                                |               44 |            128 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/padv_decode_o                     |                                                                                                                        |               60 |            208 |
|  sys_clk     |                                                                                                                                      |                                                                                                                        |              132 |            271 |
|  sys_clk     |                                                                                                                                      | sys_rst                                                                                                                |              134 |            300 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     3 |
| 4      |                    25 |
| 5      |                     7 |
| 6      |                     9 |
| 7      |                     3 |
| 8      |                    44 |
| 9      |                     2 |
| 10     |                     1 |
| 12     |                     4 |
| 14     |                     9 |
| 16+    |                    57 |
+--------+-----------------------+


