synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Wed May 28 22:13:08 2025


Command Line:  synthesis -f div_clock_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = div_clk.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/impl1 (searchpath added)
-p D:/RTL_FPGA/SD2/VERILOG/aula7-divisor (searchpath added)
VHDL library = work
VHDL design file = D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/div_clock.vhd
NGD file = div_clock_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/impl1". VHDL-1504
Analyzing VHDL file d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd. VHDL-1481
INFO - synthesis: d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd(5): analyzing entity div_clk. VHDL-1012
INFO - synthesis: d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd(13): analyzing architecture behavioral. VHDL-1010
unit div_clk is not yet analyzed. VHDL-1485
unit div_clk is not yet analyzed. VHDL-1485
d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd(5): executing div_clk(behavioral)

WARNING - synthesis: d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd(11): replacing existing netlist div_clk(behavioral). VHDL-1205
Top module name (VHDL): div_clk
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = div_clk.



GSR instance connected to net n80.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in div_clk_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file div_clock_impl1.ngd.

################### Begin Area Report (div_clk)######################
Number of register bits => 11 of 44439 (0 % )
CCU2C => 6
FD1S3AX => 1
FD1S3IX => 10
GSR => 1
IB => 2
LUT4 => 6
OB => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 11
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cnt_9__N_21, loads : 11
  Net : clkdiv_c, loads : 2
  Net : cnt_9, loads : 2
  Net : cnt_8, loads : 2
  Net : cnt_7, loads : 2
  Net : cnt_6, loads : 2
  Net : cnt_5, loads : 2
  Net : cnt_4, loads : 2
  Net : cnt_3, loads : 2
  Net : cnt_2, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|  149.903 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 106.203  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.969  secs
--------------------------------------------------------------
