// Seed: 4187558586
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  initial begin : id_3
    id_1 <= $display;
    id_2 <= id_1;
  end
  module_0();
endmodule
module module_2 (
    output wor   id_0,
    output tri1  id_1,
    output logic id_2,
    output logic id_3,
    output wor   id_4
);
  assign id_2 = 1'b0;
  initial begin
    id_3 <= id_6;
    if (id_6) begin
      id_1 = 1;
      id_2 <= 1;
      id_3 <= 1 / 1;
    end
  end
  module_0();
endmodule
