#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b16160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b162f0 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x1b078c0 .functor NOT 1, L_0x1b624c0, C4<0>, C4<0>, C4<0>;
L_0x1b61c40 .functor XOR 2, L_0x1b620f0, L_0x1b622b0, C4<00>, C4<00>;
L_0x1b07c10 .functor XOR 2, L_0x1b61c40, L_0x1b62350, C4<00>, C4<00>;
v0x1b4f530_0 .net *"_ivl_10", 1 0, L_0x1b62350;  1 drivers
v0x1b4f630_0 .net *"_ivl_12", 1 0, L_0x1b07c10;  1 drivers
v0x1b4f710_0 .net *"_ivl_2", 1 0, L_0x1b62050;  1 drivers
v0x1b4f7d0_0 .net *"_ivl_4", 1 0, L_0x1b620f0;  1 drivers
v0x1b4f8b0_0 .net *"_ivl_6", 1 0, L_0x1b622b0;  1 drivers
v0x1b4f9e0_0 .net *"_ivl_8", 1 0, L_0x1b61c40;  1 drivers
v0x1b4fac0_0 .net "a", 0 0, v0x1b4d2d0_0;  1 drivers
v0x1b4fb60_0 .net "b", 0 0, v0x1b4d370_0;  1 drivers
v0x1b4fc00_0 .net "cin", 0 0, v0x1b4d410_0;  1 drivers
v0x1b4fca0_0 .var "clk", 0 0;
v0x1b4fd40_0 .net "cout_dut", 0 0, L_0x1b61df0;  1 drivers
v0x1b4fde0_0 .net "cout_ref", 0 0, L_0x1b50580;  1 drivers
v0x1b4fe80_0 .var/2u "stats1", 223 0;
v0x1b4ff20_0 .var/2u "strobe", 0 0;
v0x1b4ffc0_0 .net "sum_dut", 0 0, L_0x1b61510;  1 drivers
v0x1b50060_0 .net "sum_ref", 0 0, L_0x1b50620;  1 drivers
v0x1b50130_0 .net "tb_match", 0 0, L_0x1b624c0;  1 drivers
v0x1b502e0_0 .net "tb_mismatch", 0 0, L_0x1b078c0;  1 drivers
v0x1b50380_0 .net "wavedrom_enable", 0 0, v0x1b4d550_0;  1 drivers
v0x1b50450_0 .net "wavedrom_title", 511 0, v0x1b4d640_0;  1 drivers
L_0x1b62050 .concat [ 1 1 0 0], L_0x1b50620, L_0x1b50580;
L_0x1b620f0 .concat [ 1 1 0 0], L_0x1b50620, L_0x1b50580;
L_0x1b622b0 .concat [ 1 1 0 0], L_0x1b61510, L_0x1b61df0;
L_0x1b62350 .concat [ 1 1 0 0], L_0x1b50620, L_0x1b50580;
L_0x1b624c0 .cmp/eeq 2, L_0x1b62050, L_0x1b07c10;
S_0x1b1b640 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1b162f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7ff2f53e2060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b27bc0_0 .net *"_ivl_10", 0 0, L_0x7ff2f53e2060;  1 drivers
v0x1b07670_0 .net *"_ivl_11", 1 0, L_0x1b50990;  1 drivers
v0x1b07990_0 .net *"_ivl_13", 1 0, L_0x1b50ad0;  1 drivers
L_0x7ff2f53e20a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b07ce0_0 .net *"_ivl_16", 0 0, L_0x7ff2f53e20a8;  1 drivers
v0x1b08070_0 .net *"_ivl_17", 1 0, L_0x1b50c40;  1 drivers
v0x1b08400_0 .net *"_ivl_3", 1 0, L_0x1b50760;  1 drivers
L_0x7ff2f53e2018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b08790_0 .net *"_ivl_6", 0 0, L_0x7ff2f53e2018;  1 drivers
v0x1b4c5b0_0 .net *"_ivl_7", 1 0, L_0x1b50800;  1 drivers
v0x1b4c690_0 .net "a", 0 0, v0x1b4d2d0_0;  alias, 1 drivers
v0x1b4c750_0 .net "b", 0 0, v0x1b4d370_0;  alias, 1 drivers
v0x1b4c810_0 .net "cin", 0 0, v0x1b4d410_0;  alias, 1 drivers
v0x1b4c8d0_0 .net "cout", 0 0, L_0x1b50580;  alias, 1 drivers
v0x1b4c990_0 .net "sum", 0 0, L_0x1b50620;  alias, 1 drivers
L_0x1b50580 .part L_0x1b50c40, 1, 1;
L_0x1b50620 .part L_0x1b50c40, 0, 1;
L_0x1b50760 .concat [ 1 1 0 0], v0x1b4d2d0_0, L_0x7ff2f53e2018;
L_0x1b50800 .concat [ 1 1 0 0], v0x1b4d370_0, L_0x7ff2f53e2060;
L_0x1b50990 .arith/sum 2, L_0x1b50760, L_0x1b50800;
L_0x1b50ad0 .concat [ 1 1 0 0], v0x1b4d410_0, L_0x7ff2f53e20a8;
L_0x1b50c40 .arith/sum 2, L_0x1b50990, L_0x1b50ad0;
S_0x1b4caf0 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x1b162f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1b4d2d0_0 .var "a", 0 0;
v0x1b4d370_0 .var "b", 0 0;
v0x1b4d410_0 .var "cin", 0 0;
v0x1b4d4b0_0 .net "clk", 0 0, v0x1b4fca0_0;  1 drivers
v0x1b4d550_0 .var "wavedrom_enable", 0 0;
v0x1b4d640_0 .var "wavedrom_title", 511 0;
E_0x1b15980/0 .event negedge, v0x1b4d4b0_0;
E_0x1b15980/1 .event posedge, v0x1b4d4b0_0;
E_0x1b15980 .event/or E_0x1b15980/0, E_0x1b15980/1;
E_0x1b15bd0 .event negedge, v0x1b4d4b0_0;
E_0x1b009f0 .event posedge, v0x1b4d4b0_0;
S_0x1b4cdd0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b4caf0;
 .timescale -12 -12;
v0x1b4cfd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b4d0d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b4caf0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b4d7a0 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x1b162f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
v0x1b4da60_0 .net *"_ivl_0", 31 0, L_0x1b50d80;  1 drivers
v0x1b4db40_0 .net *"_ivl_10", 31 0, L_0x1b61130;  1 drivers
L_0x7ff2f53e2180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b4dc20_0 .net *"_ivl_13", 30 0, L_0x7ff2f53e2180;  1 drivers
v0x1b4dd10_0 .net *"_ivl_14", 31 0, L_0x1b61250;  1 drivers
L_0x7ff2f53e21c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1b4ddf0_0 .net/2u *"_ivl_16", 31 0, L_0x7ff2f53e21c8;  1 drivers
v0x1b4df20_0 .net *"_ivl_18", 31 0, L_0x1b61390;  1 drivers
v0x1b4e000_0 .net *"_ivl_22", 31 0, L_0x1b61650;  1 drivers
L_0x7ff2f53e2210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b4e0e0_0 .net *"_ivl_25", 30 0, L_0x7ff2f53e2210;  1 drivers
v0x1b4e1c0_0 .net *"_ivl_26", 31 0, L_0x1b61790;  1 drivers
L_0x7ff2f53e2258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b4e330_0 .net *"_ivl_29", 30 0, L_0x7ff2f53e2258;  1 drivers
L_0x7ff2f53e20f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b4e410_0 .net *"_ivl_3", 30 0, L_0x7ff2f53e20f0;  1 drivers
v0x1b4e4f0_0 .net *"_ivl_30", 31 0, L_0x1b61910;  1 drivers
v0x1b4e5d0_0 .net *"_ivl_32", 31 0, L_0x1b61a60;  1 drivers
L_0x7ff2f53e22a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b4e6b0_0 .net *"_ivl_35", 30 0, L_0x7ff2f53e22a0;  1 drivers
v0x1b4e790_0 .net *"_ivl_36", 31 0, L_0x1b61b00;  1 drivers
L_0x7ff2f53e22e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1b4e870_0 .net/2u *"_ivl_38", 31 0, L_0x7ff2f53e22e8;  1 drivers
v0x1b4e950_0 .net *"_ivl_4", 31 0, L_0x1b60e80;  1 drivers
v0x1b4ea30_0 .net *"_ivl_40", 0 0, L_0x1b61cb0;  1 drivers
L_0x7ff2f53e2330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1b4eaf0_0 .net/2u *"_ivl_42", 0 0, L_0x7ff2f53e2330;  1 drivers
L_0x7ff2f53e2378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b4ebd0_0 .net/2u *"_ivl_44", 0 0, L_0x7ff2f53e2378;  1 drivers
L_0x7ff2f53e2138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b4ecb0_0 .net *"_ivl_7", 30 0, L_0x7ff2f53e2138;  1 drivers
v0x1b4ed90_0 .net *"_ivl_8", 31 0, L_0x1b60ff0;  1 drivers
v0x1b4ee70_0 .net "a", 0 0, v0x1b4d2d0_0;  alias, 1 drivers
v0x1b4ef10_0 .net "b", 0 0, v0x1b4d370_0;  alias, 1 drivers
v0x1b4f000_0 .net "cin", 0 0, v0x1b4d410_0;  alias, 1 drivers
v0x1b4f0f0_0 .net "cout", 0 0, L_0x1b61df0;  alias, 1 drivers
v0x1b4f1b0_0 .net "sum", 0 0, L_0x1b61510;  alias, 1 drivers
L_0x1b50d80 .concat [ 1 31 0 0], v0x1b4d2d0_0, L_0x7ff2f53e20f0;
L_0x1b60e80 .concat [ 1 31 0 0], v0x1b4d370_0, L_0x7ff2f53e2138;
L_0x1b60ff0 .arith/sum 32, L_0x1b50d80, L_0x1b60e80;
L_0x1b61130 .concat [ 1 31 0 0], v0x1b4d410_0, L_0x7ff2f53e2180;
L_0x1b61250 .arith/sum 32, L_0x1b60ff0, L_0x1b61130;
L_0x1b61390 .arith/mod 32, L_0x1b61250, L_0x7ff2f53e21c8;
L_0x1b61510 .part L_0x1b61390, 0, 1;
L_0x1b61650 .concat [ 1 31 0 0], v0x1b4d2d0_0, L_0x7ff2f53e2210;
L_0x1b61790 .concat [ 1 31 0 0], v0x1b4d370_0, L_0x7ff2f53e2258;
L_0x1b61910 .arith/sum 32, L_0x1b61650, L_0x1b61790;
L_0x1b61a60 .concat [ 1 31 0 0], v0x1b4d410_0, L_0x7ff2f53e22a0;
L_0x1b61b00 .arith/sum 32, L_0x1b61910, L_0x1b61a60;
L_0x1b61cb0 .cmp/ge 32, L_0x1b61b00, L_0x7ff2f53e22e8;
L_0x1b61df0 .functor MUXZ 1, L_0x7ff2f53e2378, L_0x7ff2f53e2330, L_0x1b61cb0, C4<>;
S_0x1b4f310 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1b162f0;
 .timescale -12 -12;
E_0x1b15720 .event anyedge, v0x1b4ff20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b4ff20_0;
    %nor/r;
    %assign/vec4 v0x1b4ff20_0, 0;
    %wait E_0x1b15720;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b4caf0;
T_3 ;
    %wait E_0x1b009f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b4d410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b4d370_0, 0;
    %assign/vec4 v0x1b4d2d0_0, 0;
    %wait E_0x1b009f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b4d410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b4d370_0, 0;
    %assign/vec4 v0x1b4d2d0_0, 0;
    %wait E_0x1b009f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b4d410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b4d370_0, 0;
    %assign/vec4 v0x1b4d2d0_0, 0;
    %wait E_0x1b009f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b4d410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b4d370_0, 0;
    %assign/vec4 v0x1b4d2d0_0, 0;
    %wait E_0x1b009f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b4d410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b4d370_0, 0;
    %assign/vec4 v0x1b4d2d0_0, 0;
    %wait E_0x1b009f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b4d410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b4d370_0, 0;
    %assign/vec4 v0x1b4d2d0_0, 0;
    %wait E_0x1b009f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b4d410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b4d370_0, 0;
    %assign/vec4 v0x1b4d2d0_0, 0;
    %wait E_0x1b15bd0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b4d0d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b15980;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1b4d410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b4d370_0, 0;
    %assign/vec4 v0x1b4d2d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b162f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b4fca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b4ff20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b162f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b4fca0_0;
    %inv;
    %store/vec4 v0x1b4fca0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b162f0;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b4d4b0_0, v0x1b502e0_0, v0x1b4fac0_0, v0x1b4fb60_0, v0x1b4fc00_0, v0x1b4fde0_0, v0x1b4fd40_0, v0x1b50060_0, v0x1b4ffc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b162f0;
T_7 ;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b162f0;
T_8 ;
    %wait E_0x1b15980;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b4fe80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4fe80_0, 4, 32;
    %load/vec4 v0x1b50130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4fe80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b4fe80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4fe80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b4fde0_0;
    %load/vec4 v0x1b4fde0_0;
    %load/vec4 v0x1b4fd40_0;
    %xor;
    %load/vec4 v0x1b4fde0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4fe80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4fe80_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1b50060_0;
    %load/vec4 v0x1b50060_0;
    %load/vec4 v0x1b4ffc0_0;
    %xor;
    %load/vec4 v0x1b50060_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4fe80_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1b4fe80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4fe80_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/fadd/iter0/response44/top_module.sv";
