Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 10 14:30:04 2020
| Host         : DESKTOP-6SJ806E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_control_wrapper_timing_summary_routed.rpt -pb main_control_wrapper_timing_summary_routed.pb -rpx main_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_control_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.924      -28.390                     32                14224        0.027        0.000                      0                14204        2.370        0.000                       0                  5848  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.104        0.000                      0                 3250        0.087        0.000                      0                 3250        4.146        0.000                       0                  1527  
clk_fpga_1          0.259        0.000                      0                10015        0.027        0.000                      0                10015        2.370        0.000                       0                  4019  
clk_fpga_2         19.806        0.000                      0                  355        0.121        0.000                      0                  355       11.646        0.000                       0                   302  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2    clk_fpga_0          2.206        0.000                      0                    1        0.191        0.000                      0                    1  
clk_fpga_0    clk_fpga_1         -0.924      -28.390                     32                   32        0.082        0.000                      0                   32  
clk_fpga_2    clk_fpga_1         24.002        0.000                      0                   10                                                                        
clk_fpga_0    clk_fpga_2          2.054        0.000                      0                   33        0.152        0.000                      0                   33  
clk_fpga_1    clk_fpga_2          5.924        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.389        0.000                      0                   17        1.595        0.000                      0                   17  
**async_default**  clk_fpga_1         clk_fpga_1               1.826        0.000                      0                  293        0.439        0.000                      0                  293  
**async_default**  clk_fpga_2         clk_fpga_2              19.924        0.000                      0                  208        0.428        0.000                      0                  208  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.524ns (27.705%)  route 3.977ns (72.295%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 12.245 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.463     2.542    main_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.525     5.100    main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.105     5.205 r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.704     5.909    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y85         LUT4 (Prop_lut4_I3_O)        0.118     6.027 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.331     7.358    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y77         LUT4 (Prop_lut4_I0_O)        0.268     7.626 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.417     8.043    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.262    12.245    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y76         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                         clock pessimism              0.192    12.437    
                         clock uncertainty           -0.154    12.283    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.136    12.147    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[16]
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.524ns (27.705%)  route 3.977ns (72.295%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 12.245 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.463     2.542    main_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.525     5.100    main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.105     5.205 r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.704     5.909    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y85         LUT4 (Prop_lut4_I3_O)        0.118     6.027 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.331     7.358    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y77         LUT4 (Prop_lut4_I0_O)        0.268     7.626 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.417     8.043    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.262    12.245    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y76         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                         clock pessimism              0.192    12.437    
                         clock uncertainty           -0.154    12.283    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.136    12.147    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[17]
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.524ns (27.705%)  route 3.977ns (72.295%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 12.245 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.463     2.542    main_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.525     5.100    main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.105     5.205 r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.704     5.909    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y85         LUT4 (Prop_lut4_I3_O)        0.118     6.027 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.331     7.358    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y77         LUT4 (Prop_lut4_I0_O)        0.268     7.626 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.417     8.043    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.262    12.245    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y76         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                         clock pessimism              0.192    12.437    
                         clock uncertainty           -0.154    12.283    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.136    12.147    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[18]
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.524ns (27.705%)  route 3.977ns (72.295%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 12.245 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.463     2.542    main_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.525     5.100    main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.105     5.205 r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.704     5.909    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y85         LUT4 (Prop_lut4_I3_O)        0.118     6.027 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.331     7.358    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y77         LUT4 (Prop_lut4_I0_O)        0.268     7.626 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.417     8.043    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.262    12.245    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y76         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                         clock pessimism              0.192    12.437    
                         clock uncertainty           -0.154    12.283    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.136    12.147    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[21]
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 1.524ns (27.876%)  route 3.943ns (72.124%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 12.247 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.463     2.542    main_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.525     5.100    main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.105     5.205 r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.704     5.909    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y85         LUT4 (Prop_lut4_I3_O)        0.118     6.027 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.331     7.358    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y77         LUT4 (Prop_lut4_I0_O)        0.268     7.626 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.383     8.009    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X28Y78         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.264    12.247    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y78         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                         clock pessimism              0.192    12.439    
                         clock uncertainty           -0.154    12.285    
    SLICE_X28Y78         FDRE (Setup_fdre_C_CE)      -0.168    12.117    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[20]
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 1.524ns (27.876%)  route 3.943ns (72.124%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 12.247 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.463     2.542    main_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  main_control_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.525     5.100    main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.105     5.205 r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.704     5.909    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y85         LUT4 (Prop_lut4_I3_O)        0.118     6.027 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.331     7.358    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y77         LUT4 (Prop_lut4_I0_O)        0.268     7.626 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.383     8.009    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X28Y78         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.264    12.247    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y78         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
                         clock pessimism              0.192    12.439    
                         clock uncertainty           -0.154    12.285    
    SLICE_X28Y78         FDRE (Setup_fdre_C_CE)      -0.168    12.117    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0_reg[23]
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/axi_rdata_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.538ns (10.599%)  route 4.538ns (89.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 12.252 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         2.295     7.715    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0_n_1
    SLICE_X31Y82         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/axi_rdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.269    12.252    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y82         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.109    12.360    
                         clock uncertainty           -0.154    12.206    
    SLICE_X31Y82         FDRE (Setup_fdre_C_R)       -0.352    11.854    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/axi_rdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.538ns (10.599%)  route 4.538ns (89.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 12.252 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         2.295     7.715    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0_n_1
    SLICE_X31Y82         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/axi_rdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.269    12.252    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y82         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.109    12.360    
                         clock uncertainty           -0.154    12.206    
    SLICE_X31Y82         FDRE (Setup_fdre_C_R)       -0.352    11.854    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/aw_en_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.538ns (10.911%)  route 4.393ns (89.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 12.214 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         2.149     7.570    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0_n_1
    SLICE_X32Y85         FDSE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/aw_en_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.231    12.214    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y85         FDSE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/aw_en_reg/C
                         clock pessimism              0.109    12.322    
                         clock uncertainty           -0.154    12.168    
    SLICE_X32Y85         FDSE (Setup_fdse_C_S)       -0.423    11.745    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/aw_en_reg
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/axi_awready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.538ns (10.911%)  route 4.393ns (89.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 12.214 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 f  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         2.149     7.570    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0_n_1
    SLICE_X32Y85         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/axi_awready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.231    12.214    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y85         FDRE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/axi_awready_reg/C
                         clock pessimism              0.109    12.322    
                         clock uncertainty           -0.154    12.168    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.423    11.745    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  4.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.892%)  route 0.142ns (50.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.574     0.910    main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y89         FDRE                                         r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.142     1.192    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X30Y89         SRLC32E                                      r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.842     1.208    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.190ns (48.741%)  route 0.200ns (51.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.641     0.977    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X35Y100        FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=107, routed)         0.200     1.318    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X35Y98         LUT3 (Prop_lut3_I1_O)        0.049     1.367 r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[36]_i_1/O
                         net (fo=1, routed)           0.000     1.367    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[36]
    SLICE_X35Y98         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.826     1.192    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X35Y98         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.107     1.264    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.547     0.883    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2_reg[18]/Q
                         net (fo=1, routed)           0.053     1.077    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2[18]
    SLICE_X36Y79         LUT6 (Prop_lut6_I5_O)        0.045     1.122 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.122    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X36Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.813     1.179    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.283     0.896    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.121     1.017    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.548     0.884    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y77         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=1, routed)           0.055     1.080    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2[8]
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.125 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.125    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X32Y77         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.812     1.178    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y77         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism             -0.281     0.897    
    SLICE_X32Y77         FDRE (Hold_fdre_C_D)         0.120     1.017    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.218%)  route 0.101ns (41.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.572     0.908    main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y84         FDRE                                         r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.101     1.150    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X30Y84         SRLC32E                                      r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.838     1.204    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y84         SRLC32E                                      r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.282     0.922    
    SLICE_X30Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.039    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.210%)  route 0.200ns (51.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.641     0.977    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X35Y100        FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=107, routed)         0.200     1.318    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X35Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.363 r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[35]_i_1/O
                         net (fo=1, routed)           0.000     1.363    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[35]
    SLICE_X35Y98         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.826     1.192    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X35Y98         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.092     1.249    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 main_control_i/RCLEAR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/RCLEAR/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.552     0.888    main_control_i/RCLEAR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X43Y84         FDRE                                         r  main_control_i/RCLEAR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  main_control_i/RCLEAR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/Q
                         net (fo=2, routed)           0.064     1.092    main_control_i/RCLEAR/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg
    SLICE_X42Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.137 r  main_control_i/RCLEAR/U0/gpio_core_1/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.137    main_control_i/RCLEAR/U0/ip2bus_data[31]
    SLICE_X42Y84         FDRE                                         r  main_control_i/RCLEAR/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.818     1.184    main_control_i/RCLEAR/U0/s_axi_aclk
    SLICE_X42Y84         FDRE                                         r  main_control_i/RCLEAR/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.283     0.901    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.121     1.022    main_control_i/RCLEAR/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.636     0.972    main_control_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y110        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  main_control_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.065     1.178    main_control_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[1]
    SLICE_X36Y110        LUT5 (Prop_lut5_I1_O)        0.045     1.223 r  main_control_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.223    main_control_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X36Y110        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.908     1.274    main_control_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y110        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.289     0.985    
    SLICE_X36Y110        FDRE (Hold_fdre_C_D)         0.121     1.106    main_control_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.575     0.911    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y92         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.055     1.107    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X31Y92         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.843     1.209    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y92         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.078     0.989    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.575     0.911    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.055     1.107    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X29Y92         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.843     1.209    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y92         FDRE (Hold_fdre_C_D)         0.078     0.989    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X39Y88    main_control_i/RCLEAR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y86    main_control_i/RCLEAR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y87    main_control_i/RCLEAR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y100   main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y101   main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y101   main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y84    main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y84    main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y84    main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X30Y87    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X30Y87    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X30Y87    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X30Y87    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X34Y110   main_control_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X26Y86    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X26Y86    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X26Y86    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X34Y103   main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X34Y103   main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X26Y84    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X26Y84    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X34Y103   main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X30Y89    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X30Y89    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X30Y91    main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X30Y102   main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X30Y102   main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X30Y102   main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         5.000       4.146      SLICE_X30Y102   main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 1.613ns (25.185%)  route 4.792ns (74.815%))
  Logic Levels:           10  (LUT2=4 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 9.310 - 7.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.482     2.561    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X23Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     2.940 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.474     3.414    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X23Y48         LUT2 (Prop_lut2_I0_O)        0.105     3.519 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.481     4.001    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.105     4.106 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.511     4.617    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.105     4.722 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.245     4.967    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.072 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.234     5.306    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.105     5.411 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.489     5.900    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.430     6.435    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X18Y47         LUT4 (Prop_lut4_I2_O)        0.105     6.540 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.478     7.018    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.105     7.123 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.521     7.644    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X18Y43         LUT3 (Prop_lut3_I2_O)        0.108     7.752 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=7, routed)           0.499     8.251    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out__2
    SLICE_X19Y43         LUT3 (Prop_lut3_I0_O)        0.286     8.537 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=6, routed)           0.428     8.966    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0
    SLICE_X17Y44         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.328     9.310    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X17Y44         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/C
                         clock pessimism              0.193     9.503    
                         clock uncertainty           -0.111     9.392    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.168     9.224    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 1.613ns (25.185%)  route 4.792ns (74.815%))
  Logic Levels:           10  (LUT2=4 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 9.310 - 7.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.482     2.561    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X23Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     2.940 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.474     3.414    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X23Y48         LUT2 (Prop_lut2_I0_O)        0.105     3.519 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.481     4.001    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.105     4.106 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.511     4.617    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.105     4.722 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.245     4.967    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.072 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.234     5.306    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.105     5.411 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.489     5.900    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.430     6.435    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X18Y47         LUT4 (Prop_lut4_I2_O)        0.105     6.540 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.478     7.018    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.105     7.123 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.521     7.644    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X18Y43         LUT3 (Prop_lut3_I2_O)        0.108     7.752 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=7, routed)           0.499     8.251    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out__2
    SLICE_X19Y43         LUT3 (Prop_lut3_I0_O)        0.286     8.537 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=6, routed)           0.428     8.966    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0
    SLICE_X17Y44         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.328     9.310    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X17Y44         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/C
                         clock pessimism              0.193     9.503    
                         clock uncertainty           -0.111     9.392    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.168     9.224    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 1.613ns (25.185%)  route 4.792ns (74.815%))
  Logic Levels:           10  (LUT2=4 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 9.310 - 7.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.482     2.561    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X23Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     2.940 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.474     3.414    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X23Y48         LUT2 (Prop_lut2_I0_O)        0.105     3.519 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.481     4.001    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.105     4.106 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.511     4.617    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.105     4.722 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.245     4.967    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.072 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.234     5.306    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.105     5.411 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.489     5.900    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.430     6.435    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X18Y47         LUT4 (Prop_lut4_I2_O)        0.105     6.540 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.478     7.018    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.105     7.123 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.521     7.644    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X18Y43         LUT3 (Prop_lut3_I2_O)        0.108     7.752 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=7, routed)           0.499     8.251    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out__2
    SLICE_X19Y43         LUT3 (Prop_lut3_I0_O)        0.286     8.537 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=6, routed)           0.428     8.966    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0
    SLICE_X17Y44         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.328     9.310    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X17Y44         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]/C
                         clock pessimism              0.193     9.503    
                         clock uncertainty           -0.111     9.392    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.168     9.224    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 1.429ns (23.063%)  route 4.767ns (76.937%))
  Logic Levels:           10  (LUT2=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 9.300 - 7.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.482     2.561    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X23Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     2.940 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.474     3.414    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X23Y48         LUT2 (Prop_lut2_I0_O)        0.105     3.519 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.481     4.001    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.105     4.106 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.511     4.617    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.105     4.722 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.245     4.967    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.072 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.234     5.306    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.105     5.411 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.489     5.900    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.291     6.296    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X20Y47         LUT3 (Prop_lut3_I0_O)        0.105     6.401 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.693     7.094    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wready
    SLICE_X28Y46         LUT5 (Prop_lut5_I3_O)        0.105     7.199 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__0/O
                         net (fo=5, routed)           0.356     7.555    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat10_out__0
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.105     7.660 f  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3__0/O
                         net (fo=4, routed)           0.366     8.026    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3__0_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.105     8.131 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0/O
                         net (fo=4, routed)           0.626     8.757    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg
    SLICE_X28Y46         FDSE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.318     9.300    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X28Y46         FDSE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/C
                         clock pessimism              0.193     9.493    
                         clock uncertainty           -0.111     9.382    
    SLICE_X28Y46         FDSE (Setup_fdse_C_S)       -0.352     9.030    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 1.429ns (23.063%)  route 4.767ns (76.937%))
  Logic Levels:           10  (LUT2=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 9.300 - 7.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.482     2.561    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X23Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     2.940 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.474     3.414    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X23Y48         LUT2 (Prop_lut2_I0_O)        0.105     3.519 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.481     4.001    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.105     4.106 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.511     4.617    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.105     4.722 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.245     4.967    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.072 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.234     5.306    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.105     5.411 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.489     5.900    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.291     6.296    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X20Y47         LUT3 (Prop_lut3_I0_O)        0.105     6.401 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.693     7.094    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wready
    SLICE_X28Y46         LUT5 (Prop_lut5_I3_O)        0.105     7.199 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__0/O
                         net (fo=5, routed)           0.356     7.555    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat10_out__0
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.105     7.660 f  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3__0/O
                         net (fo=4, routed)           0.366     8.026    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3__0_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.105     8.131 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0/O
                         net (fo=4, routed)           0.626     8.757    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg
    SLICE_X28Y46         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.318     9.300    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X28Y46         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
                         clock pessimism              0.193     9.493    
                         clock uncertainty           -0.111     9.382    
    SLICE_X28Y46         FDRE (Setup_fdre_C_R)       -0.352     9.030    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 1.429ns (23.063%)  route 4.767ns (76.937%))
  Logic Levels:           10  (LUT2=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 9.300 - 7.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.482     2.561    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X23Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     2.940 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.474     3.414    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X23Y48         LUT2 (Prop_lut2_I0_O)        0.105     3.519 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.481     4.001    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.105     4.106 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.511     4.617    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.105     4.722 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.245     4.967    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.072 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.234     5.306    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.105     5.411 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.489     5.900    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.291     6.296    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X20Y47         LUT3 (Prop_lut3_I0_O)        0.105     6.401 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.693     7.094    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wready
    SLICE_X28Y46         LUT5 (Prop_lut5_I3_O)        0.105     7.199 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__0/O
                         net (fo=5, routed)           0.356     7.555    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat10_out__0
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.105     7.660 f  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3__0/O
                         net (fo=4, routed)           0.366     8.026    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3__0_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.105     8.131 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0/O
                         net (fo=4, routed)           0.626     8.757    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg
    SLICE_X28Y46         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.318     9.300    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X28Y46         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/C
                         clock pessimism              0.193     9.493    
                         clock uncertainty           -0.111     9.382    
    SLICE_X28Y46         FDRE (Setup_fdre_C_R)       -0.352     9.030    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 1.429ns (23.063%)  route 4.767ns (76.937%))
  Logic Levels:           10  (LUT2=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 9.300 - 7.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.482     2.561    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X23Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     2.940 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.474     3.414    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X23Y48         LUT2 (Prop_lut2_I0_O)        0.105     3.519 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.481     4.001    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.105     4.106 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.511     4.617    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.105     4.722 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.245     4.967    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.072 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.234     5.306    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.105     5.411 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.489     5.900    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.291     6.296    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X20Y47         LUT3 (Prop_lut3_I0_O)        0.105     6.401 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.693     7.094    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wready
    SLICE_X28Y46         LUT5 (Prop_lut5_I3_O)        0.105     7.199 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__0/O
                         net (fo=5, routed)           0.356     7.555    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat10_out__0
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.105     7.660 f  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3__0/O
                         net (fo=4, routed)           0.366     8.026    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3__0_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.105     8.131 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0/O
                         net (fo=4, routed)           0.626     8.757    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg
    SLICE_X28Y46         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.318     9.300    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_aclk
    SLICE_X28Y46         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg/C
                         clock pessimism              0.193     9.493    
                         clock uncertainty           -0.111     9.382    
    SLICE_X28Y46         FDRE (Setup_fdre_C_R)       -0.352     9.030    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 1.612ns (25.218%)  route 4.780ns (74.782%))
  Logic Levels:           10  (LUT2=4 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 9.306 - 7.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.482     2.561    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X23Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     2.940 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.474     3.414    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X23Y48         LUT2 (Prop_lut2_I0_O)        0.105     3.519 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.481     4.001    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.105     4.106 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.511     4.617    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.105     4.722 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.245     4.967    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.072 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.234     5.306    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.105     5.411 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.489     5.900    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.430     6.435    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X18Y47         LUT4 (Prop_lut4_I2_O)        0.105     6.540 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.478     7.018    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.105     7.123 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.618     7.742    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X19Y42         LUT3 (Prop_lut3_I2_O)        0.126     7.868 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=8, routed)           0.411     8.278    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_24_out__2
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.267     8.545 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=7, routed)           0.408     8.953    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.324     9.306    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X20Y40         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]/C
                         clock pessimism              0.193     9.499    
                         clock uncertainty           -0.111     9.388    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.136     9.252    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 1.612ns (25.218%)  route 4.780ns (74.782%))
  Logic Levels:           10  (LUT2=4 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 9.306 - 7.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.482     2.561    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X23Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     2.940 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.474     3.414    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X23Y48         LUT2 (Prop_lut2_I0_O)        0.105     3.519 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.481     4.001    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.105     4.106 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.511     4.617    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.105     4.722 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.245     4.967    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.072 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.234     5.306    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.105     5.411 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.489     5.900    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.430     6.435    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X18Y47         LUT4 (Prop_lut4_I2_O)        0.105     6.540 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.478     7.018    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.105     7.123 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.618     7.742    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X19Y42         LUT3 (Prop_lut3_I2_O)        0.126     7.868 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=8, routed)           0.411     8.278    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_24_out__2
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.267     8.545 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=7, routed)           0.408     8.953    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.324     9.306    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X20Y40         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]/C
                         clock pessimism              0.193     9.499    
                         clock uncertainty           -0.111     9.388    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.136     9.252    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 1.612ns (25.218%)  route 4.780ns (74.782%))
  Logic Levels:           10  (LUT2=4 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 9.306 - 7.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.482     2.561    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X23Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.379     2.940 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.474     3.414    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X23Y48         LUT2 (Prop_lut2_I0_O)        0.105     3.519 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.481     4.001    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.105     4.106 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.511     4.617    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X16Y48         LUT3 (Prop_lut3_I1_O)        0.105     4.722 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.245     4.967    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.072 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.234     5.306    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.105     5.411 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.489     5.900    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.430     6.435    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X18Y47         LUT4 (Prop_lut4_I2_O)        0.105     6.540 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=6, routed)           0.478     7.018    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.105     7.123 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.618     7.742    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X19Y42         LUT3 (Prop_lut3_I2_O)        0.126     7.868 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=8, routed)           0.411     8.278    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_24_out__2
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.267     8.545 r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=7, routed)           0.408     8.953    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.324     9.306    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X20Y40         FDRE                                         r  main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]/C
                         clock pessimism              0.193     9.499    
                         clock uncertainty           -0.111     9.388    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.136     9.252    main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  0.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.252%)  route 0.182ns (58.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.557     0.893    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_sg_aclk
    SLICE_X47Y50         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/Q
                         net (fo=1, routed)           0.182     1.203    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/Q[10]
    SLICE_X46Y49         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.830     1.196    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X46Y49         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[14]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.010     1.176    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.262%)  route 0.182ns (58.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.557     0.893    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_sg_aclk
    SLICE_X47Y50         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]/Q
                         net (fo=1, routed)           0.182     1.203    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/Q[7]
    SLICE_X46Y49         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.830     1.196    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X46Y49         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[11]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)        -0.002     1.164    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.246ns (57.799%)  route 0.180ns (42.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.591     0.927    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X30Y49         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[1]/Q
                         net (fo=7, routed)           0.180     1.254    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/Q[0]
    SLICE_X30Y50         LUT5 (Prop_lut5_I1_O)        0.098     1.352 r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.352    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/p_0_in__0[2]
    SLICE_X30Y50         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.845     1.211    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X30Y50         FDRE                                         r  main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[2]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.120     1.301    main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.677%)  route 0.191ns (56.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.562     0.898    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X46Y44         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.148     1.046 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[49]/Q
                         net (fo=1, routed)           0.191     1.236    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[17]
    SLICE_X51Y41         FDRE                                         r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.824     1.190    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y41         FDRE                                         r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.017     1.172    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.398%)  route 0.193ns (56.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.562     0.898    main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X46Y45         FDRE                                         r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.148     1.046 r  main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[51]/Q
                         net (fo=1, routed)           0.193     1.239    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[19]
    SLICE_X51Y41         FDRE                                         r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.824     1.190    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y41         FDRE                                         r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.017     1.172    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.301ns (65.227%)  route 0.160ns (34.773%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.552     0.888    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X51Y32         FDRE                                         r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[22]/Q
                         net (fo=2, routed)           0.160     1.189    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[22]
    SLICE_X49Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.234 r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.234    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_16
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.349 r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=28, routed)          0.000     1.349    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/D[0]
    SLICE_X49Y32         FDRE                                         r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.821     1.187    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X49Y32         FDRE                                         r  main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[5]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.130     1.282    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.205%)  route 0.271ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.596     0.932    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y46          FDCE                                         r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.271     1.344    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X10Y45         RAMD32                                       r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.865     1.231    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X10Y45         RAMD32                                       r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y45         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.276    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.205%)  route 0.271ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.596     0.932    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y46          FDCE                                         r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.271     1.344    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X10Y45         RAMD32                                       r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.865     1.231    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X10Y45         RAMD32                                       r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y45         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.276    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.205%)  route 0.271ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.596     0.932    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y46          FDCE                                         r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.271     1.344    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X10Y45         RAMD32                                       r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.865     1.231    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X10Y45         RAMD32                                       r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y45         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.276    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.205%)  route 0.271ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.596     0.932    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y46          FDCE                                         r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.271     1.344    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X10Y45         RAMD32                                       r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.865     1.231    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X10Y45         RAMD32                                       r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y45         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.276    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         7.000       4.830      RAMB36_X1Y5     main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         7.000       4.830      RAMB36_X1Y5     main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         7.000       4.830      RAMB18_X1Y14    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         7.000       4.830      RAMB18_X1Y14    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         7.000       4.830      RAMB18_X2Y12    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         7.000       4.830      RAMB36_X1Y6     main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         7.000       4.830      RAMB36_X1Y6     main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         7.000       5.408      BUFGCTRL_X0Y16  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDPE/C              n/a            1.000         7.000       6.000      SLICE_X32Y30    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         7.000       6.000      SLICE_X40Y32    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         3.500       2.370      SLICE_X14Y47    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X10Y45    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X10Y45    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X38Y35    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X38Y35    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X38Y35    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X38Y35    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X38Y35    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X38Y35    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X38Y35    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X38Y35    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X38Y35    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.500       2.370      SLICE_X38Y35    main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       19.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.806ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 2.761ns (57.222%)  route 2.064ns (42.778%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.375     2.454    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.348     2.802 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/Q
                         net (fo=1, routed)           0.905     3.707    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[2]
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.239     3.946 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.946    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.386 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.484 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.484    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.674 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.159     5.833    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.261     6.094 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.094    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.426 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.426    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.524 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.622 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.622    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.720    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.916 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.014 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.279 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.279    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1_n_6
    SLICE_X48Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/C
                         clock pessimism              0.192    27.403    
                         clock uncertainty           -0.377    27.026    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)        0.059    27.085    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         27.085    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                 19.806    

Slack (MET) :             19.811ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.756ns (57.177%)  route 2.064ns (42.823%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.375     2.454    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.348     2.802 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/Q
                         net (fo=1, routed)           0.905     3.707    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[2]
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.239     3.946 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.946    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.386 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.484 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.484    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.674 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.159     5.833    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.261     6.094 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.094    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.426 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.426    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.524 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.622 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.622    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.720    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.916 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.014 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.274 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.274    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1_n_4
    SLICE_X48Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/C
                         clock pessimism              0.192    27.403    
                         clock uncertainty           -0.377    27.026    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)        0.059    27.085    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         27.085    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                 19.811    

Slack (MET) :             19.871ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 2.696ns (56.637%)  route 2.064ns (43.363%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.375     2.454    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.348     2.802 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/Q
                         net (fo=1, routed)           0.905     3.707    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[2]
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.239     3.946 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.946    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.386 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.484 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.484    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.674 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.159     5.833    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.261     6.094 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.094    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.426 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.426    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.524 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.622 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.622    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.720    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.916 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.014 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.214 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.214    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1_n_5
    SLICE_X48Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/C
                         clock pessimism              0.192    27.403    
                         clock uncertainty           -0.377    27.026    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)        0.059    27.085    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         27.085    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                 19.871    

Slack (MET) :             19.890ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 2.677ns (56.464%)  route 2.064ns (43.536%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.375     2.454    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.348     2.802 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/Q
                         net (fo=1, routed)           0.905     3.707    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[2]
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.239     3.946 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.946    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.386 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.484 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.484    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.674 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.159     5.833    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.261     6.094 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.094    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.426 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.426    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.524 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.622 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.622    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.720    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.916 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.014 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.195 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.195    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]_i_1_n_7
    SLICE_X48Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y84         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/C
                         clock pessimism              0.192    27.403    
                         clock uncertainty           -0.377    27.026    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)        0.059    27.085    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         27.085    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 19.890    

Slack (MET) :             19.904ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 2.663ns (56.335%)  route 2.064ns (43.665%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.375     2.454    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.348     2.802 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/Q
                         net (fo=1, routed)           0.905     3.707    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[2]
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.239     3.946 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.946    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.386 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.484 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.484    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.674 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.159     5.833    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.261     6.094 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.094    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.426 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.426    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.524 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.622 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.622    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.720    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.916 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.181 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_6
    SLICE_X48Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/C
                         clock pessimism              0.192    27.403    
                         clock uncertainty           -0.377    27.026    
    SLICE_X48Y83         FDCE (Setup_fdce_C_D)        0.059    27.085    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         27.085    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 19.904    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 2.658ns (56.288%)  route 2.064ns (43.712%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.375     2.454    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.348     2.802 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/Q
                         net (fo=1, routed)           0.905     3.707    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[2]
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.239     3.946 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.946    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.386 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.484 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.484    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.674 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.159     5.833    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.261     6.094 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.094    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.426 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.426    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.524 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.622 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.622    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.720    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.916 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.176 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.176    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_4
    SLICE_X48Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/C
                         clock pessimism              0.192    27.403    
                         clock uncertainty           -0.377    27.026    
    SLICE_X48Y83         FDCE (Setup_fdce_C_D)        0.059    27.085    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         27.085    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                 19.909    

Slack (MET) :             19.969ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 2.598ns (55.726%)  route 2.064ns (44.274%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.375     2.454    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.348     2.802 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/Q
                         net (fo=1, routed)           0.905     3.707    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[2]
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.239     3.946 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.946    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.386 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.484 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.484    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.674 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.159     5.833    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.261     6.094 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.094    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.426 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.426    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.524 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.622 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.622    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.720    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.916 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.116 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.116    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_5
    SLICE_X48Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/C
                         clock pessimism              0.192    27.403    
                         clock uncertainty           -0.377    27.026    
    SLICE_X48Y83         FDCE (Setup_fdce_C_D)        0.059    27.085    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         27.085    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                 19.969    

Slack (MET) :             19.988ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 2.579ns (55.545%)  route 2.064ns (44.455%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.375     2.454    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.348     2.802 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/Q
                         net (fo=1, routed)           0.905     3.707    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[2]
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.239     3.946 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.946    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.386 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.484 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.484    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.674 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.159     5.833    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.261     6.094 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.094    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.426 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.426    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.524 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.622 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.622    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.720    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.916 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.097 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.097    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_7
    SLICE_X48Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y83         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]/C
                         clock pessimism              0.192    27.403    
                         clock uncertainty           -0.377    27.026    
    SLICE_X48Y83         FDCE (Setup_fdce_C_D)        0.059    27.085    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         27.085    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                 19.988    

Slack (MET) :             20.001ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 2.565ns (55.410%)  route 2.064ns (44.590%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 27.210 - 25.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.375     2.454    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.348     2.802 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/Q
                         net (fo=1, routed)           0.905     3.707    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[2]
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.239     3.946 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.946    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.386 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.484 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.484    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.674 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.159     5.833    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.261     6.094 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.094    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.426 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.426    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.524 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.622 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.622    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.720    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.083 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.083    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_6
    SLICE_X48Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.227    27.210    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/C
                         clock pessimism              0.192    27.402    
                         clock uncertainty           -0.377    27.025    
    SLICE_X48Y82         FDCE (Setup_fdce_C_D)        0.059    27.084    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         27.084    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 20.001    

Slack (MET) :             20.006ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.560ns (55.362%)  route 2.064ns (44.638%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 27.210 - 25.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.375     2.454    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.348     2.802 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/Q
                         net (fo=1, routed)           0.905     3.707    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[2]
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.239     3.946 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.946    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_4_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.386 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.484 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.484    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.674 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__1/CO[2]
                         net (fo=37, routed)          1.159     5.833    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.261     6.094 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     6.094    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_4_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.426 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.426    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.524 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[4]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.622 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.622    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.720    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]_i_1_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.078 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.078    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]_i_1_n_4
    SLICE_X48Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.227    27.210    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X48Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]/C
                         clock pessimism              0.192    27.402    
                         clock uncertainty           -0.377    27.025    
    SLICE_X48Y82         FDCE (Setup_fdce_C_D)        0.059    27.084    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         27.084    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                 20.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.552     0.888    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y27         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     1.084    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X37Y27         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.816     1.182    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y27         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.294     0.888    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.075     0.963    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.552     0.887    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y26         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     1.084    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X35Y26         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y26         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.293     0.888    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.075     0.963    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.553     0.889    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.030 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.085    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X43Y29         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.295     0.889    
    SLICE_X43Y29         FDPE (Hold_fdpe_C_D)         0.075     0.964    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.031 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.086    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X43Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.819     1.185    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.295     0.890    
    SLICE_X43Y30         FDPE (Hold_fdpe_C_D)         0.075     0.965    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.556     0.892    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y94         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.088    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X45Y94         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.824     1.190    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y94         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.892    
    SLICE_X45Y94         FDRE (Hold_fdre_C_D)         0.075     0.967    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.553     0.889    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/Q
                         net (fo=2, routed)           0.066     1.095    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[2]
    SLICE_X43Y29         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.295     0.889    
    SLICE_X43Y29         FDCE (Hold_fdce_C_D)         0.078     0.967    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.555     0.891    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X48Y93         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064     1.095    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X48Y93         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.824     1.190    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X48Y93         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.891    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.075     0.966    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.552     0.888    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y28         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=1, routed)           0.086     1.115    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg_0
    SLICE_X42Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.160 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.000     1.160    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X42Y28         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.817     1.183    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X42Y28         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.282     0.901    
    SLICE_X42Y28         FDPE (Hold_fdpe_C_D)         0.120     1.021    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.109%)  route 0.379ns (72.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.557     0.893    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X41Y33         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/Q
                         net (fo=1, routed)           0.379     1.413    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X2Y12         RAMB18E1                                     r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.862     1.228    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y12         RAMB18E1                                     r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.263     0.964    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.260    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.091%)  route 0.379ns (72.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.557     0.893    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X39Y33         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/Q
                         net (fo=1, routed)           0.379     1.413    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X2Y12         RAMB18E1                                     r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.862     1.228    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y12         RAMB18E1                                     r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.263     0.964    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.260    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X2Y12    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y18  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X47Y80    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X44Y80    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X46Y81    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X49Y81    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X46Y81    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X44Y82    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X44Y82    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[28]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X45Y79    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[29]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X46Y93    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X46Y93    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X43Y30    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X43Y30    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y29    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y29    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y29    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y29    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y29    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y29    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X46Y93    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X46Y93    main_control_i/rst_ps7_0_ack/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X47Y80    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X47Y80    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X44Y80    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X44Y80    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X46Y81    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X49Y81    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X46Y81    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X44Y82    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/st_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@30.000ns - clk_fpga_2 rise@25.000ns)
  Data Path Delay:        2.123ns  (logic 0.433ns (20.398%)  route 1.690ns (79.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 32.213 - 30.000 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 27.461 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    25.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    26.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.382    27.461    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X46Y84         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/st_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDRE (Prop_fdre_C_Q)         0.433    27.894 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/st_clr_reg/Q
                         net (fo=2, routed)           1.690    29.584    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr
    SLICE_X36Y84         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    30.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    30.982 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.230    32.213    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y84         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg/C
                         clock pessimism              0.000    32.213    
                         clock uncertainty           -0.405    31.807    
    SLICE_X36Y84         FDRE (Setup_fdre_C_D)       -0.017    31.790    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg
  -------------------------------------------------------------------
                         required time                         31.790    
                         arrival time                         -29.584    
  -------------------------------------------------------------------
                         slack                                  2.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/st_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.164ns (17.340%)  route 0.782ns (82.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.552     0.888    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X46Y84         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/st_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/st_clr_reg/Q
                         net (fo=2, routed)           0.782     1.833    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr
    SLICE_X36Y84         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y84         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.405     1.589    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.053     1.642    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/st_clr_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           32  Failing Endpoints,  Worst Slack       -0.924ns,  Total Violation      -28.390ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.924ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.467ns  (logic 0.379ns (25.834%)  route 1.088ns (74.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 23.205 - 21.000 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 22.451 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.372    22.451    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y75         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.379    22.830 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=3, routed)           1.088    23.918    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[9]
    SLICE_X39Y76         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.222    23.205    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X39Y76         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]/C
                         clock pessimism              0.000    23.205    
                         clock uncertainty           -0.186    23.018    
    SLICE_X39Y76         FDCE (Setup_fdce_C_D)       -0.024    22.994    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]
  -------------------------------------------------------------------
                         required time                         22.994    
                         arrival time                         -23.918    
  -------------------------------------------------------------------
                         slack                                 -0.924    

Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.455ns  (logic 0.379ns (26.049%)  route 1.076ns (73.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 23.206 - 21.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 22.454 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.375    22.454    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y78         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.379    22.833 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=3, routed)           1.076    23.909    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[22]
    SLICE_X40Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.223    23.206    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X40Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[22]/C
                         clock pessimism              0.000    23.206    
                         clock uncertainty           -0.186    23.019    
    SLICE_X40Y77         FDCE (Setup_fdce_C_D)       -0.024    22.995    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[22]
  -------------------------------------------------------------------
                         required time                         22.995    
                         arrival time                         -23.909    
  -------------------------------------------------------------------
                         slack                                 -0.914    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.324ns  (logic 0.398ns (30.068%)  route 0.926ns (69.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 23.210 - 21.000 ) 
    Source Clock Delay      (SCD):    2.458ns = ( 22.458 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.379    22.458    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398    22.856 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=3, routed)           0.926    23.782    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[29]
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.227    23.210    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/C
                         clock pessimism              0.000    23.210    
                         clock uncertainty           -0.186    23.023    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)       -0.154    22.869    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]
  -------------------------------------------------------------------
                         required time                         22.869    
                         arrival time                         -23.782    
  -------------------------------------------------------------------
                         slack                                 -0.913    

Slack (VIOLATED) :        -0.912ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.304ns  (logic 0.398ns (30.511%)  route 0.906ns (69.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 23.210 - 21.000 ) 
    Source Clock Delay      (SCD):    2.458ns = ( 22.458 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.379    22.458    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398    22.856 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q
                         net (fo=3, routed)           0.906    23.762    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[31]
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.227    23.210    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[31]/C
                         clock pessimism              0.000    23.210    
                         clock uncertainty           -0.186    23.023    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)       -0.173    22.850    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[31]
  -------------------------------------------------------------------
                         required time                         22.850    
                         arrival time                         -23.762    
  -------------------------------------------------------------------
                         slack                                 -0.912    

Slack (VIOLATED) :        -0.910ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.321ns  (logic 0.398ns (30.127%)  route 0.923ns (69.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 23.210 - 21.000 ) 
    Source Clock Delay      (SCD):    2.458ns = ( 22.458 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.379    22.458    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398    22.856 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q
                         net (fo=3, routed)           0.923    23.779    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[28]
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.227    23.210    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]/C
                         clock pessimism              0.000    23.210    
                         clock uncertainty           -0.186    23.023    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)       -0.154    22.869    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]
  -------------------------------------------------------------------
                         required time                         22.869    
                         arrival time                         -23.779    
  -------------------------------------------------------------------
                         slack                                 -0.910    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.448ns  (logic 0.379ns (26.169%)  route 1.069ns (73.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 23.208 - 21.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 22.454 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.375    22.454    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y78         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.379    22.833 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q
                         net (fo=3, routed)           1.069    23.902    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[23]
    SLICE_X41Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.225    23.208    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X41Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/C
                         clock pessimism              0.000    23.208    
                         clock uncertainty           -0.186    23.021    
    SLICE_X41Y79         FDCE (Setup_fdce_C_D)       -0.027    22.994    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]
  -------------------------------------------------------------------
                         required time                         22.994    
                         arrival time                         -23.902    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.904ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.442ns  (logic 0.433ns (30.028%)  route 1.009ns (69.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 23.210 - 21.000 ) 
    Source Clock Delay      (SCD):    2.458ns = ( 22.458 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.379    22.458    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.433    22.891 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=3, routed)           1.009    23.900    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[26]
    SLICE_X40Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.227    23.210    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X40Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]/C
                         clock pessimism              0.000    23.210    
                         clock uncertainty           -0.186    23.023    
    SLICE_X40Y81         FDCE (Setup_fdce_C_D)       -0.027    22.996    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]
  -------------------------------------------------------------------
                         required time                         22.996    
                         arrival time                         -23.900    
  -------------------------------------------------------------------
                         slack                                 -0.904    

Slack (VIOLATED) :        -0.901ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.307ns  (logic 0.398ns (30.452%)  route 0.909ns (69.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 23.210 - 21.000 ) 
    Source Clock Delay      (SCD):    2.458ns = ( 22.458 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.379    22.458    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398    22.856 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=3, routed)           0.909    23.765    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[30]
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.227    23.210    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[30]/C
                         clock pessimism              0.000    23.210    
                         clock uncertainty           -0.186    23.023    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)       -0.159    22.864    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[30]
  -------------------------------------------------------------------
                         required time                         22.864    
                         arrival time                         -23.765    
  -------------------------------------------------------------------
                         slack                                 -0.901    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.436ns  (logic 0.379ns (26.389%)  route 1.057ns (73.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 23.208 - 21.000 ) 
    Source Clock Delay      (SCD):    2.457ns = ( 22.457 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.378    22.457    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.379    22.836 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q
                         net (fo=3, routed)           1.057    23.893    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[21]
    SLICE_X40Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.225    23.208    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X40Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[21]/C
                         clock pessimism              0.000    23.208    
                         clock uncertainty           -0.186    23.021    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)       -0.027    22.994    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[21]
  -------------------------------------------------------------------
                         required time                         22.994    
                         arrival time                         -23.893    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (VIOLATED) :        -0.897ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@21.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.435ns  (logic 0.379ns (26.411%)  route 1.056ns (73.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 23.203 - 21.000 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 22.451 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.372    22.451    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y76         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.379    22.830 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=3, routed)           1.056    23.886    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[2]
    SLICE_X41Y75         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     21.000    21.000 r  
    PS7_X0Y0             PS7                          0.000    21.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    21.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.220    23.203    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X41Y75         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]/C
                         clock pessimism              0.000    23.203    
                         clock uncertainty           -0.186    23.016    
    SLICE_X41Y75         FDCE (Setup_fdce_C_D)       -0.027    22.989    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]
  -------------------------------------------------------------------
                         required time                         22.989    
                         arrival time                         -23.886    
  -------------------------------------------------------------------
                         slack                                 -0.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.148ns (25.142%)  route 0.441ns (74.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.549     0.885    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=3, routed)           0.441     1.473    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[29]
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.186     1.367    
    SLICE_X43Y81         FDCE (Hold_fdce_C_D)         0.024     1.391    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.034%)  route 0.499ns (77.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.543     0.879    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y74         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q
                         net (fo=3, routed)           0.499     1.519    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[14]
    SLICE_X47Y75         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.808     1.174    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X47Y75         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[14]/C
                         clock pessimism              0.000     1.174    
                         clock uncertainty            0.186     1.360    
    SLICE_X47Y75         FDCE (Hold_fdce_C_D)         0.076     1.436    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.017%)  route 0.499ns (77.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.546     0.882    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y77         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           0.499     1.522    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[16]
    SLICE_X39Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.812     1.178    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X39Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[16]/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.186     1.364    
    SLICE_X39Y78         FDCE (Hold_fdce_C_D)         0.075     1.439    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (22.006%)  route 0.500ns (77.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.543     0.879    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y75         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.500     1.519    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[13]
    SLICE_X40Y75         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.808     1.174    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X40Y75         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[13]/C
                         clock pessimism              0.000     1.174    
                         clock uncertainty            0.186     1.360    
    SLICE_X40Y75         FDCE (Hold_fdce_C_D)         0.076     1.436    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.164ns (26.661%)  route 0.451ns (73.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.549     0.885    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q
                         net (fo=3, routed)           0.451     1.500    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[25]
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[25]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.186     1.367    
    SLICE_X43Y81         FDCE (Hold_fdce_C_D)         0.047     1.414    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.787%)  route 0.506ns (78.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.548     0.884    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y80         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q
                         net (fo=3, routed)           0.506     1.531    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[24]
    SLICE_X41Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X41Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.186     1.367    
    SLICE_X41Y81         FDCE (Hold_fdce_C_D)         0.078     1.445    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.148ns (25.044%)  route 0.443ns (74.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.549     0.885    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=3, routed)           0.443     1.476    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[30]
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[30]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.186     1.367    
    SLICE_X43Y81         FDCE (Hold_fdce_C_D)         0.022     1.389    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.148ns (24.870%)  route 0.447ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.549     0.885    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q
                         net (fo=3, routed)           0.447     1.480    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[28]
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.186     1.367    
    SLICE_X43Y81         FDCE (Hold_fdce_C_D)         0.023     1.390    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.164ns (25.192%)  route 0.487ns (74.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.549     0.885    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=3, routed)           0.487     1.536    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[26]
    SLICE_X40Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X40Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.186     1.367    
    SLICE_X40Y81         FDCE (Hold_fdce_C_D)         0.076     1.443    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.583%)  route 0.512ns (78.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.366ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.546     0.882    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y78         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q
                         net (fo=3, routed)           0.512     1.535    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[23]
    SLICE_X41Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.813     1.179    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X41Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.186     1.365    
    SLICE_X41Y79         FDCE (Hold_fdce_C_D)         0.076     1.441    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       24.002ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.002ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.830ns  (logic 0.348ns (41.908%)  route 0.482ns (58.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.482     0.830    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X34Y29         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)       -0.168    24.832    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 24.002    

Slack (MET) :             24.035ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.758ns  (logic 0.348ns (45.924%)  route 0.410ns (54.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.410     0.758    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X33Y24         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)       -0.207    24.793    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.793    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 24.035    

Slack (MET) :             24.050ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.784ns  (logic 0.348ns (44.384%)  route 0.436ns (55.616%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.436     0.784    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X34Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)       -0.166    24.834    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                 24.050    

Slack (MET) :             24.102ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.688ns  (logic 0.348ns (50.553%)  route 0.340ns (49.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.340     0.688    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X33Y26         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)       -0.210    24.790    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                 24.102    

Slack (MET) :             24.178ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.789ns  (logic 0.379ns (48.024%)  route 0.410ns (51.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.410     0.789    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X32Y24         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)       -0.033    24.967    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                 24.178    

Slack (MET) :             24.187ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.601ns  (logic 0.348ns (57.932%)  route 0.253ns (42.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.253     0.601    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X33Y24         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)       -0.212    24.788    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.788    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                 24.187    

Slack (MET) :             24.209ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.379     0.758    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X32Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)       -0.033    24.967    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 24.209    

Slack (MET) :             24.209ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.379     0.758    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X34Y25         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)       -0.033    24.967    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 24.209    

Slack (MET) :             24.217ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.248%)  route 0.375ns (49.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.375     0.754    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X34Y29         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)       -0.029    24.971    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 24.217    

Slack (MET) :             24.230ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.739ns  (logic 0.379ns (51.280%)  route 0.360ns (48.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.360     0.739    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X34Y26         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)       -0.031    24.969    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         24.969    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 24.230    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        2.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.222ns  (logic 0.379ns (17.055%)  route 1.843ns (82.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 27.205 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 22.451 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.372    22.451    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y75         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.379    22.830 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q
                         net (fo=3, routed)           1.843    24.673    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[6]
    SLICE_X44Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.222    27.205    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[6]/C
                         clock pessimism              0.000    27.205    
                         clock uncertainty           -0.405    26.799    
    SLICE_X44Y77         FDCE (Setup_fdce_C_D)       -0.072    26.727    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[6]
  -------------------------------------------------------------------
                         required time                         26.727    
                         arrival time                         -24.673    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.026ns  (logic 0.398ns (19.645%)  route 1.628ns (80.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 27.211 - 25.000 ) 
    Source Clock Delay      (SCD):    2.458ns = ( 22.458 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.379    22.458    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398    22.856 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q
                         net (fo=3, routed)           1.628    24.484    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[28]
    SLICE_X43Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.228    27.211    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X43Y82         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[28]/C
                         clock pessimism              0.000    27.211    
                         clock uncertainty           -0.405    26.805    
    SLICE_X43Y82         FDCE (Setup_fdce_C_D)       -0.186    26.619    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[28]
  -------------------------------------------------------------------
                         required time                         26.619    
                         arrival time                         -24.484    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.131ns  (logic 0.379ns (17.787%)  route 1.752ns (82.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 27.205 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 22.451 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.372    22.451    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y75         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.379    22.830 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=3, routed)           1.752    24.582    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[9]
    SLICE_X45Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.222    27.205    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X45Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[9]/C
                         clock pessimism              0.000    27.205    
                         clock uncertainty           -0.405    26.799    
    SLICE_X45Y78         FDCE (Setup_fdce_C_D)       -0.073    26.726    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[9]
  -------------------------------------------------------------------
                         required time                         26.726    
                         arrival time                         -24.582    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.163ns  (logic 0.379ns (17.526%)  route 1.784ns (82.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 27.209 - 25.000 ) 
    Source Clock Delay      (SCD):    2.457ns = ( 22.457 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.378    22.457    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y80         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.379    22.836 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q
                         net (fo=3, routed)           1.784    24.620    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[24]
    SLICE_X46Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.226    27.209    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X46Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]/C
                         clock pessimism              0.000    27.209    
                         clock uncertainty           -0.405    26.803    
    SLICE_X46Y81         FDCE (Setup_fdce_C_D)       -0.033    26.770    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]
  -------------------------------------------------------------------
                         required time                         26.770    
                         arrival time                         -24.620    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.015ns  (logic 0.398ns (19.747%)  route 1.617ns (80.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 27.209 - 25.000 ) 
    Source Clock Delay      (SCD):    2.458ns = ( 22.458 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.379    22.458    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398    22.856 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=3, routed)           1.617    24.473    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[30]
    SLICE_X45Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.226    27.209    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X45Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[30]/C
                         clock pessimism              0.000    27.209    
                         clock uncertainty           -0.405    26.803    
    SLICE_X45Y81         FDCE (Setup_fdce_C_D)       -0.174    26.629    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[30]
  -------------------------------------------------------------------
                         required time                         26.629    
                         arrival time                         -24.473    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.150ns  (logic 0.379ns (17.624%)  route 1.771ns (82.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 27.208 - 25.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 22.454 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.375    22.454    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y78         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.379    22.833 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=3, routed)           1.771    24.604    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[22]
    SLICE_X46Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.225    27.208    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X46Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[22]/C
                         clock pessimism              0.000    27.208    
                         clock uncertainty           -0.405    26.802    
    SLICE_X46Y80         FDCE (Setup_fdce_C_D)       -0.027    26.775    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[22]
  -------------------------------------------------------------------
                         required time                         26.775    
                         arrival time                         -24.604    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.105ns  (logic 0.433ns (20.567%)  route 1.672ns (79.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 27.208 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 22.451 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.372    22.451    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y76         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.433    22.884 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q
                         net (fo=3, routed)           1.672    24.556    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[19]
    SLICE_X45Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.225    27.208    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X45Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[19]/C
                         clock pessimism              0.000    27.208    
                         clock uncertainty           -0.405    26.802    
    SLICE_X45Y80         FDCE (Setup_fdce_C_D)       -0.073    26.729    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[19]
  -------------------------------------------------------------------
                         required time                         26.729    
                         arrival time                         -24.556    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.955ns  (logic 0.398ns (20.359%)  route 1.557ns (79.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 27.209 - 25.000 ) 
    Source Clock Delay      (SCD):    2.458ns = ( 22.458 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.379    22.458    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398    22.856 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q
                         net (fo=3, routed)           1.557    24.413    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[31]
    SLICE_X45Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.226    27.209    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X45Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]/C
                         clock pessimism              0.000    27.209    
                         clock uncertainty           -0.405    26.803    
    SLICE_X45Y81         FDCE (Setup_fdce_C_D)       -0.188    26.615    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]
  -------------------------------------------------------------------
                         required time                         26.615    
                         arrival time                         -24.413    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.085ns  (logic 0.433ns (20.768%)  route 1.652ns (79.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 27.209 - 25.000 ) 
    Source Clock Delay      (SCD):    2.458ns = ( 22.458 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.379    22.458    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.433    22.891 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=3, routed)           1.652    24.543    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[26]
    SLICE_X46Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.226    27.209    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X46Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]/C
                         clock pessimism              0.000    27.209    
                         clock uncertainty           -0.405    26.803    
    SLICE_X46Y81         FDCE (Setup_fdce_C_D)       -0.031    26.772    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]
  -------------------------------------------------------------------
                         required time                         26.772    
                         arrival time                         -24.543    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.046ns  (logic 0.379ns (18.521%)  route 1.667ns (81.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 27.205 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 22.451 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    21.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.372    22.451    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.379    22.830 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           1.667    24.497    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[3]
    SLICE_X44Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.222    27.205    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[3]/C
                         clock pessimism              0.000    27.205    
                         clock uncertainty           -0.405    26.799    
    SLICE_X44Y77         FDCE (Setup_fdce_C_D)       -0.070    26.729    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[3]
  -------------------------------------------------------------------
                         required time                         26.729    
                         arrival time                         -24.497    
  -------------------------------------------------------------------
                         slack                                  2.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.384%)  route 0.776ns (84.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.543     0.879    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y75         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=3, routed)           0.776     1.795    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[10]
    SLICE_X44Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.811     1.177    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[10]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.405     1.582    
    SLICE_X44Y77         FDCE (Hold_fdce_C_D)         0.061     1.643    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.141ns (15.263%)  route 0.783ns (84.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.543     0.879    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=3, routed)           0.783     1.802    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[4]
    SLICE_X44Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.811     1.177    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[4]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.405     1.582    
    SLICE_X44Y77         FDCE (Hold_fdce_C_D)         0.057     1.639    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.405%)  route 0.774ns (84.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.546     0.882    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y77         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=3, routed)           0.774     1.797    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[16]
    SLICE_X41Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.811     1.177    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X41Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[16]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.405     1.582    
    SLICE_X41Y77         FDCE (Hold_fdce_C_D)         0.046     1.628    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.164ns (17.264%)  route 0.786ns (82.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.549     0.885    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=3, routed)           0.786     1.835    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[26]
    SLICE_X46Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.815     1.181    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X46Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.405     1.586    
    SLICE_X46Y81         FDCE (Hold_fdce_C_D)         0.076     1.662    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.141ns (15.228%)  route 0.785ns (84.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.544     0.880    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y76         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=3, routed)           0.785     1.806    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[5]
    SLICE_X47Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.813     1.179    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X47Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[5]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.405     1.584    
    SLICE_X47Y79         FDCE (Hold_fdce_C_D)         0.047     1.631    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.112%)  route 0.792ns (84.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.543     0.879    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y74         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=3, routed)           0.792     1.812    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[7]
    SLICE_X45Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.813     1.179    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X45Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[7]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.405     1.584    
    SLICE_X45Y79         FDCE (Hold_fdce_C_D)         0.047     1.631    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.141ns (14.931%)  route 0.803ns (85.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.547     0.883    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y79         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q
                         net (fo=3, routed)           0.803     1.827    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[21]
    SLICE_X46Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.814     1.180    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X46Y80         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[21]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.405     1.585    
    SLICE_X46Y80         FDCE (Hold_fdce_C_D)         0.059     1.644    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.118%)  route 0.792ns (84.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.544     0.880    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y76         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.792     1.812    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[1]
    SLICE_X41Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.811     1.177    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X41Y77         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[1]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.405     1.582    
    SLICE_X41Y77         FDCE (Hold_fdce_C_D)         0.047     1.629    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.148ns (16.895%)  route 0.728ns (83.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.549     0.885    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=3, routed)           0.728     1.761    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[29]
    SLICE_X45Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.813     1.179    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X45Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[29]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.405     1.584    
    SLICE_X45Y79         FDCE (Hold_fdce_C_D)        -0.008     1.576    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.076%)  route 0.794ns (84.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.808ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.544     0.880    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y76         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.794     1.815    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]_0[0]
    SLICE_X44Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.812     1.178    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X44Y78         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[0]/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.405     1.583    
    SLICE_X44Y78         FDCE (Hold_fdce_C_D)         0.046     1.629    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        5.924ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.874ns  (logic 0.398ns (45.535%)  route 0.476ns (54.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.476     0.874    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X35Y26         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)       -0.202     6.798    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.798    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.796ns  (logic 0.398ns (49.984%)  route 0.398ns (50.016%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.398     0.796    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X36Y26         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)       -0.159     6.841    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.841    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.858ns  (logic 0.379ns (44.155%)  route 0.479ns (55.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.479     0.858    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X37Y27         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)       -0.073     6.927    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.927    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.860ns  (logic 0.379ns (44.054%)  route 0.481ns (55.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.481     0.860    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X36Y27         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)       -0.033     6.967    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.797ns  (logic 0.433ns (54.311%)  route 0.364ns (45.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.364     0.797    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X35Y26         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)       -0.073     6.927    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.927    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.836ns  (logic 0.433ns (51.801%)  route 0.403ns (48.199%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.403     0.836    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X36Y26         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)       -0.033     6.967    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.836ns  (logic 0.433ns (51.801%)  route 0.403ns (48.199%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.403     0.836    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X36Y29         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)       -0.033     6.967    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.782ns  (logic 0.379ns (48.473%)  route 0.403ns (51.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.403     0.782    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X36Y28         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)       -0.033     6.967    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.597ns  (logic 0.348ns (58.252%)  route 0.249ns (41.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.249     0.597    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X37Y27         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)       -0.212     6.788    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.788    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.653ns  (logic 0.398ns (60.944%)  route 0.255ns (39.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29                                      0.000     0.000 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.255     0.653    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X36Y29         FDRE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)       -0.156     6.844    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.844    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  6.191    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.538ns (13.985%)  route 3.309ns (86.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 12.252 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         1.065     6.486    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X28Y67         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.269    12.252    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X28Y67         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[1]/C
                         clock pessimism              0.109    12.360    
                         clock uncertainty           -0.154    12.206    
    SLICE_X28Y67         FDCE (Recov_fdce_C_CLR)     -0.331    11.875    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.538ns (13.985%)  route 3.309ns (86.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 12.252 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         1.065     6.486    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X28Y67         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.269    12.252    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X28Y67         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[9]/C
                         clock pessimism              0.109    12.360    
                         clock uncertainty           -0.154    12.206    
    SLICE_X28Y67         FDCE (Recov_fdce_C_CLR)     -0.331    11.875    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.538ns (14.066%)  route 3.287ns (85.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 12.249 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         1.043     6.464    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X26Y66         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.266    12.249    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X26Y66         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_reg/C
                         clock pessimism              0.109    12.357    
                         clock uncertainty           -0.154    12.203    
    SLICE_X26Y66         FDCE (Recov_fdce_C_CLR)     -0.258    11.945    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_reg
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.538ns (14.956%)  route 3.059ns (85.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 12.248 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.816     6.236    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X27Y67         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.265    12.248    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X27Y67         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[0]/C
                         clock pessimism              0.109    12.356    
                         clock uncertainty           -0.154    12.202    
    SLICE_X27Y67         FDCE (Recov_fdce_C_CLR)     -0.331    11.871    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.538ns (14.956%)  route 3.059ns (85.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 12.248 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.816     6.236    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X27Y67         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.265    12.248    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X27Y67         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[13]/C
                         clock pessimism              0.109    12.356    
                         clock uncertainty           -0.154    12.202    
    SLICE_X27Y67         FDCE (Recov_fdce_C_CLR)     -0.331    11.871    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.538ns (14.956%)  route 3.059ns (85.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 12.248 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.816     6.236    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X27Y67         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.265    12.248    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X27Y67         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[4]/C
                         clock pessimism              0.109    12.356    
                         clock uncertainty           -0.154    12.202    
    SLICE_X27Y67         FDCE (Recov_fdce_C_CLR)     -0.331    11.871    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.538ns (14.956%)  route 3.059ns (85.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 12.248 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.816     6.236    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X27Y67         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.265    12.248    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X27Y67         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[5]/C
                         clock pessimism              0.109    12.356    
                         clock uncertainty           -0.154    12.202    
    SLICE_X27Y67         FDCE (Recov_fdce_C_CLR)     -0.331    11.871    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.538ns (14.956%)  route 3.059ns (85.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 12.248 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.816     6.236    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X27Y67         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.265    12.248    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X27Y67         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[7]/C
                         clock pessimism              0.109    12.356    
                         clock uncertainty           -0.154    12.202    
    SLICE_X27Y67         FDCE (Recov_fdce_C_CLR)     -0.331    11.871    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.538ns (14.956%)  route 3.059ns (85.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 12.248 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.816     6.236    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X27Y67         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.265    12.248    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X27Y67         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[8]/C
                         clock pessimism              0.109    12.356    
                         clock uncertainty           -0.154    12.202    
    SLICE_X27Y67         FDCE (Recov_fdce_C_CLR)     -0.331    11.871    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.538ns (15.083%)  route 3.029ns (84.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.253ns = ( 12.253 - 10.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.560     2.639    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.433     3.072 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.244     5.316    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.421 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.785     6.206    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X28Y66         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        1.270    12.253    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X28Y66         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[10]/C
                         clock pessimism              0.109    12.361    
                         clock uncertainty           -0.154    12.207    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.331    11.876    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.876    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  5.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.595ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.209ns (12.341%)  route 1.484ns (87.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.639     0.975    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.120     2.259    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.304 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.365     2.668    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X28Y68         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.835     1.201    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X28Y68         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[12]/C
                         clock pessimism             -0.035     1.166    
    SLICE_X28Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.595ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.209ns (12.341%)  route 1.484ns (87.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.639     0.975    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.120     2.259    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.304 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.365     2.668    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X28Y68         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.835     1.201    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X28Y68         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[14]/C
                         clock pessimism             -0.035     1.166    
    SLICE_X28Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.595ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.209ns (12.341%)  route 1.484ns (87.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.639     0.975    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.120     2.259    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.304 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.365     2.668    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X28Y68         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.835     1.201    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X28Y68         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[15]/C
                         clock pessimism             -0.035     1.166    
    SLICE_X28Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.595ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.209ns (12.341%)  route 1.484ns (87.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.639     0.975    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.120     2.259    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.304 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.365     2.668    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X28Y68         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.835     1.201    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X28Y68         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[6]/C
                         clock pessimism             -0.035     1.166    
    SLICE_X28Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.209ns (11.978%)  route 1.536ns (88.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.639     0.975    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.120     2.259    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.304 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.416     2.720    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X28Y66         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.837     1.203    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X28Y66         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[10]/C
                         clock pessimism             -0.035     1.168    
    SLICE_X28Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.076    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.209ns (11.978%)  route 1.536ns (88.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.639     0.975    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.120     2.259    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.304 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.416     2.720    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X28Y66         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.837     1.203    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X28Y66         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[11]/C
                         clock pessimism             -0.035     1.168    
    SLICE_X28Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.076    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.209ns (11.978%)  route 1.536ns (88.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.639     0.975    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.120     2.259    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.304 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.416     2.720    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X28Y66         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.837     1.203    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X28Y66         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[2]/C
                         clock pessimism             -0.035     1.168    
    SLICE_X28Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.076    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.209ns (11.978%)  route 1.536ns (88.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.639     0.975    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.120     2.259    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.304 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.416     2.720    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X28Y66         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.837     1.203    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X28Y66         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[3]/C
                         clock pessimism             -0.035     1.168    
    SLICE_X28Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.076    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.209ns (11.839%)  route 1.556ns (88.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.639     0.975    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.120     2.259    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.304 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.437     2.740    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X27Y67         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.835     1.201    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X27Y67         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[0]/C
                         clock pessimism             -0.035     1.166    
    SLICE_X27Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.209ns (11.839%)  route 1.556ns (88.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.639     0.975    main_control_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y109        FDRE                                         r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  main_control_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.120     2.259    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aresetn
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.304 f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/Count_Gate_i_2/O
                         net (fo=187, routed)         0.437     2.740    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]
    SLICE_X27Y67         FDCE                                         f  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1527, routed)        0.835     1.201    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/s00_axi_aclk
    SLICE_X27Y67         FDCE                                         r  main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[13]/C
                         clock pessimism             -0.035     1.166    
    SLICE_X27Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  1.666    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.484ns (10.355%)  route 4.190ns (89.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 9.209 - 7.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.380     2.459    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.125     3.963    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.105     4.068 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         3.065     7.133    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X44Y81         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.226     9.209    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X44Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[30]/C
                         clock pessimism              0.192     9.401    
                         clock uncertainty           -0.111     9.290    
    SLICE_X44Y81         FDCE (Recov_fdce_C_CLR)     -0.331     8.959    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.484ns (10.355%)  route 4.190ns (89.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 9.209 - 7.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.380     2.459    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.125     3.963    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.105     4.068 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         3.065     7.133    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X44Y81         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.226     9.209    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X44Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[31]/C
                         clock pessimism              0.192     9.401    
                         clock uncertainty           -0.111     9.290    
    SLICE_X44Y81         FDCE (Recov_fdce_C_CLR)     -0.331     8.959    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[31]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.484ns (10.355%)  route 4.190ns (89.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 9.209 - 7.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.380     2.459    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.125     3.963    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.105     4.068 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         3.065     7.133    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X44Y81         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.226     9.209    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X44Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[30]/C
                         clock pessimism              0.192     9.401    
                         clock uncertainty           -0.111     9.290    
    SLICE_X44Y81         FDCE (Recov_fdce_C_CLR)     -0.331     8.959    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[30]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.484ns (10.355%)  route 4.190ns (89.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 9.209 - 7.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.380     2.459    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.125     3.963    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.105     4.068 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         3.065     7.133    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X44Y81         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.226     9.209    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X44Y81         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[31]/C
                         clock pessimism              0.192     9.401    
                         clock uncertainty           -0.111     9.290    
    SLICE_X44Y81         FDCE (Recov_fdce_C_CLR)     -0.331     8.959    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[31]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.484ns (10.814%)  route 3.992ns (89.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 9.202 - 7.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.380     2.459    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.125     3.963    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.105     4.068 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.867     6.935    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X45Y75         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.219     9.202    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X45Y75         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[15]/C
                         clock pessimism              0.192     9.394    
                         clock uncertainty           -0.111     9.283    
    SLICE_X45Y75         FDCE (Recov_fdce_C_CLR)     -0.331     8.952    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.484ns (10.849%)  route 3.977ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 9.208 - 7.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.380     2.459    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.125     3.963    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.105     4.068 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.852     6.920    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X43Y79         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.225     9.208    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[26]/C
                         clock pessimism              0.192     9.400    
                         clock uncertainty           -0.111     9.289    
    SLICE_X43Y79         FDCE (Recov_fdce_C_CLR)     -0.331     8.958    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[26]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.484ns (10.849%)  route 3.977ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 9.208 - 7.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.380     2.459    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.125     3.963    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.105     4.068 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.852     6.920    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X43Y79         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.225     9.208    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[28]/C
                         clock pessimism              0.192     9.400    
                         clock uncertainty           -0.111     9.289    
    SLICE_X43Y79         FDCE (Recov_fdce_C_CLR)     -0.331     8.958    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[28]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.484ns (10.849%)  route 3.977ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 9.208 - 7.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.380     2.459    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.125     3.963    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.105     4.068 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.852     6.920    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X43Y79         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.225     9.208    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[29]/C
                         clock pessimism              0.192     9.400    
                         clock uncertainty           -0.111     9.289    
    SLICE_X43Y79         FDCE (Recov_fdce_C_CLR)     -0.331     8.958    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[29]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.484ns (10.849%)  route 3.977ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 9.208 - 7.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.380     2.459    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.125     3.963    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.105     4.068 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.852     6.920    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X43Y79         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.225     9.208    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[30]/C
                         clock pessimism              0.192     9.400    
                         clock uncertainty           -0.111     9.289    
    SLICE_X43Y79         FDCE (Recov_fdce_C_CLR)     -0.331     8.958    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[30]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.484ns (10.849%)  route 3.977ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 9.208 - 7.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.380     2.459    main_control_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  main_control_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.125     3.963    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.105     4.068 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1/O
                         net (fo=166, routed)         2.852     6.920    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0
    SLICE_X43Y79         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.905    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        1.225     9.208    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X43Y79         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[31]/C
                         clock pessimism              0.192     9.400    
                         clock uncertainty           -0.111     9.289    
    SLICE_X43Y79         FDCE (Recov_fdce_C_CLR)     -0.331     8.958    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_reg[31]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  2.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.863%)  route 0.178ns (58.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X40Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     1.195    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X41Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.819     1.185    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X41Y30         FDCE (Remov_fdce_C_CLR)     -0.146     0.757    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.863%)  route 0.178ns (58.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X40Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     1.195    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X41Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.819     1.185    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X41Y30         FDCE (Remov_fdce_C_CLR)     -0.146     0.757    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.863%)  route 0.178ns (58.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X40Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     1.195    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X41Y30         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.819     1.185    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.282     0.903    
    SLICE_X41Y30         FDPE (Remov_fdpe_C_PRE)     -0.149     0.754    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.415%)  route 0.257ns (64.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.257     1.288    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X40Y32         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.821     1.187    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X40Y32         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.281     0.906    
    SLICE_X40Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     0.811    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.594%)  route 0.320ns (69.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.320     1.350    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/AS[0]
    SLICE_X32Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X32Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/C
                         clock pessimism             -0.263     0.923    
    SLICE_X32Y30         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.594%)  route 0.320ns (69.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.320     1.350    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/AS[0]
    SLICE_X32Y30         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X32Y30         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]/C
                         clock pessimism             -0.263     0.923    
    SLICE_X32Y30         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.594%)  route 0.320ns (69.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.320     1.350    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X32Y30         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.820     1.186    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X32Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.263     0.923    
    SLICE_X32Y30         FDPE (Remov_fdpe_C_PRE)     -0.071     0.852    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.591%)  route 0.241ns (56.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.597     0.933    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y48         FDRE                                         r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.074 f  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.114     1.188    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.233 f  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.359    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y49         FDCE                                         f  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.866     1.232    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y49         FDCE                                         r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.283     0.949    
    SLICE_X11Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.857    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.591%)  route 0.241ns (56.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.597     0.933    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y48         FDRE                                         r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.074 f  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.114     1.188    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.233 f  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.359    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y49         FDPE                                         f  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.866     1.232    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y49         FDPE                                         r  main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.283     0.949    
    SLICE_X11Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     0.854    main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.229%)  route 0.358ns (71.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.358     1.389    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X34Y28         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4019, routed)        0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y28         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.921    
    SLICE_X34Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.535    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       19.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.924ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.484ns (11.446%)  route 3.745ns (88.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 27.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.388     2.467    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X47Y91         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.379     2.846 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.704     3.550    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X46Y84         LUT1 (Prop_lut1_I0_O)        0.105     3.655 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         3.040     6.696    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X39Y33         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.248    27.230    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X39Y33         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
                         clock pessimism              0.097    27.327    
                         clock uncertainty           -0.377    26.950    
    SLICE_X39Y33         FDCE (Recov_fdce_C_CLR)     -0.331    26.619    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]
  -------------------------------------------------------------------
                         required time                         26.619    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 19.924    

Slack (MET) :             19.924ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.484ns (11.446%)  route 3.745ns (88.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 27.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.388     2.467    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X47Y91         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.379     2.846 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.704     3.550    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X46Y84         LUT1 (Prop_lut1_I0_O)        0.105     3.655 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         3.040     6.696    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X39Y33         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.248    27.230    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X39Y33         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/C
                         clock pessimism              0.097    27.327    
                         clock uncertainty           -0.377    26.950    
    SLICE_X39Y33         FDCE (Recov_fdce_C_CLR)     -0.331    26.619    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]
  -------------------------------------------------------------------
                         required time                         26.619    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 19.924    

Slack (MET) :             19.924ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.484ns (11.446%)  route 3.745ns (88.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 27.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.388     2.467    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X47Y91         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.379     2.846 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.704     3.550    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X46Y84         LUT1 (Prop_lut1_I0_O)        0.105     3.655 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         3.040     6.696    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X39Y33         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.248    27.230    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X39Y33         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
                         clock pessimism              0.097    27.327    
                         clock uncertainty           -0.377    26.950    
    SLICE_X39Y33         FDCE (Recov_fdce_C_CLR)     -0.331    26.619    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]
  -------------------------------------------------------------------
                         required time                         26.619    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 19.924    

Slack (MET) :             19.924ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.484ns (11.446%)  route 3.745ns (88.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 27.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.388     2.467    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X47Y91         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.379     2.846 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.704     3.550    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X46Y84         LUT1 (Prop_lut1_I0_O)        0.105     3.655 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         3.040     6.696    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X39Y33         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.248    27.230    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X39Y33         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/C
                         clock pessimism              0.097    27.327    
                         clock uncertainty           -0.377    26.950    
    SLICE_X39Y33         FDCE (Recov_fdce_C_CLR)     -0.331    26.619    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]
  -------------------------------------------------------------------
                         required time                         26.619    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 19.924    

Slack (MET) :             19.924ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.484ns (11.446%)  route 3.745ns (88.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 27.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.388     2.467    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X47Y91         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.379     2.846 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.704     3.550    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X46Y84         LUT1 (Prop_lut1_I0_O)        0.105     3.655 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         3.040     6.696    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X39Y33         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.248    27.230    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X39Y33         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[10]/C
                         clock pessimism              0.097    27.327    
                         clock uncertainty           -0.377    26.950    
    SLICE_X39Y33         FDCE (Recov_fdce_C_CLR)     -0.331    26.619    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[10]
  -------------------------------------------------------------------
                         required time                         26.619    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 19.924    

Slack (MET) :             19.924ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.484ns (11.446%)  route 3.745ns (88.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 27.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.388     2.467    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X47Y91         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.379     2.846 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.704     3.550    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X46Y84         LUT1 (Prop_lut1_I0_O)        0.105     3.655 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         3.040     6.696    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X39Y33         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.248    27.230    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X39Y33         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[1]/C
                         clock pessimism              0.097    27.327    
                         clock uncertainty           -0.377    26.950    
    SLICE_X39Y33         FDCE (Recov_fdce_C_CLR)     -0.331    26.619    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[1]
  -------------------------------------------------------------------
                         required time                         26.619    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 19.924    

Slack (MET) :             19.924ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.484ns (11.446%)  route 3.745ns (88.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 27.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.388     2.467    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X47Y91         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.379     2.846 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.704     3.550    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X46Y84         LUT1 (Prop_lut1_I0_O)        0.105     3.655 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         3.040     6.696    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X39Y33         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.248    27.230    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X39Y33         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[2]/C
                         clock pessimism              0.097    27.327    
                         clock uncertainty           -0.377    26.950    
    SLICE_X39Y33         FDCE (Recov_fdce_C_CLR)     -0.331    26.619    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[2]
  -------------------------------------------------------------------
                         required time                         26.619    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 19.924    

Slack (MET) :             19.924ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.484ns (11.446%)  route 3.745ns (88.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 27.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.388     2.467    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X47Y91         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.379     2.846 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.704     3.550    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X46Y84         LUT1 (Prop_lut1_I0_O)        0.105     3.655 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         3.040     6.696    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X39Y33         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.248    27.230    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X39Y33         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[9]/C
                         clock pessimism              0.097    27.327    
                         clock uncertainty           -0.377    26.950    
    SLICE_X39Y33         FDCE (Recov_fdce_C_CLR)     -0.331    26.619    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[9]
  -------------------------------------------------------------------
                         required time                         26.619    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 19.924    

Slack (MET) :             19.963ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.484ns (11.446%)  route 3.745ns (88.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 27.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.388     2.467    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X47Y91         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.379     2.846 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.704     3.550    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X46Y84         LUT1 (Prop_lut1_I0_O)        0.105     3.655 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         3.040     6.696    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X38Y33         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.248    27.230    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X38Y33         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[5]/C
                         clock pessimism              0.097    27.327    
                         clock uncertainty           -0.377    26.950    
    SLICE_X38Y33         FDCE (Recov_fdce_C_CLR)     -0.292    26.658    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[5]
  -------------------------------------------------------------------
                         required time                         26.658    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 19.963    

Slack (MET) :             19.963ns  (required time - arrival time)
  Source:                 main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_2 rise@25.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.484ns (11.446%)  route 3.745ns (88.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 27.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.388     2.467    main_control_i/rst_ps7_0_ack/U0/slowest_sync_clk
    SLICE_X47Y91         FDRE                                         r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.379     2.846 r  main_control_i/rst_ps7_0_ack/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.704     3.550    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X46Y84         LUT1 (Prop_lut1_I0_O)        0.105     3.655 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=167, routed)         3.040     6.696    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X38Y33         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    25.906    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    25.983 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         1.248    27.230    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X38Y33         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[6]/C
                         clock pessimism              0.097    27.327    
                         clock uncertainty           -0.377    26.950    
    SLICE_X38Y33         FDCE (Recov_fdce_C_CLR)     -0.292    26.658    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/adc_data_reve_reg[6]
  -------------------------------------------------------------------
                         required time                         26.658    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 19.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.488%)  route 0.188ns (59.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.553     0.889    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.017 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     1.205    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X42Y28         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.817     1.183    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X42Y28         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.902    
    SLICE_X42Y28         FDPE (Remov_fdpe_C_PRE)     -0.125     0.777    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.488%)  route 0.188ns (59.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.553     0.889    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.017 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     1.205    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X42Y28         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.817     1.183    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X42Y28         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.902    
    SLICE_X42Y28         FDPE (Remov_fdpe_C_PRE)     -0.125     0.777    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.232%)  route 0.182ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     1.200    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y29         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.281     0.903    
    SLICE_X43Y29         FDCE (Remov_fdce_C_CLR)     -0.146     0.757    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.232%)  route 0.182ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     1.200    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y29         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.281     0.903    
    SLICE_X43Y29         FDCE (Remov_fdce_C_CLR)     -0.146     0.757    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.232%)  route 0.182ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     1.200    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y29         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.281     0.903    
    SLICE_X43Y29         FDCE (Remov_fdce_C_CLR)     -0.146     0.757    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.232%)  route 0.182ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     1.200    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y29         FDCE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDCE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.281     0.903    
    SLICE_X43Y29         FDCE (Remov_fdce_C_CLR)     -0.146     0.757    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.232%)  route 0.182ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     1.200    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y29         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.903    
    SLICE_X43Y29         FDPE (Remov_fdpe_C_PRE)     -0.149     0.754    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.232%)  route 0.182ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     1.200    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y29         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.903    
    SLICE_X43Y29         FDPE (Remov_fdpe_C_PRE)     -0.149     0.754    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.232%)  route 0.182ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     1.200    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y29         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.281     0.903    
    SLICE_X43Y29         FDPE (Remov_fdpe_C_PRE)     -0.149     0.754    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.232%)  route 0.182ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.554     0.890    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y30         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     1.200    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y29         FDPE                                         f  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_control_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=302, routed)         0.818     1.184    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y29         FDPE                                         r  main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.281     0.903    
    SLICE_X43Y29         FDPE (Remov_fdpe_C_PRE)     -0.149     0.754    main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.446    





