{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501501512485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501501512501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 19:45:12 2017 " "Processing started: Mon Jul 31 19:45:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501501512501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501512501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501512501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501501514101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501501514101 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "yellowos_de_nios_ii.qsys " "Elaborating Qsys system entity \"yellowos_de_nios_ii.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501541394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:45:54 Progress: Loading nios_ii/yellowos_de_nios_ii.qsys " "2017.07.31.20:45:54 Progress: Loading nios_ii/yellowos_de_nios_ii.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501554916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:45:56 Progress: Reading input file " "2017.07.31.20:45:56 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501556538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:45:56 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.07.31.20:45:56 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501556839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:00 Progress: Parameterizing module clk_0 " "2017.07.31.20:46:00 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501560094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:00 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 17.0\] " "2017.07.31.20:46:00 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501560110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:00 Progress: Parameterizing module epcs_flash_controller_0 " "2017.07.31.20:46:00 Progress: Parameterizing module epcs_flash_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501560450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:00 Progress: Adding jtag \[altera_avalon_jtag_uart 17.0\] " "2017.07.31.20:46:00 Progress: Adding jtag \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501560450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:00 Progress: Parameterizing module jtag " "2017.07.31.20:46:00 Progress: Parameterizing module jtag" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501560550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:00 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\] " "2017.07.31.20:46:00 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501560550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:01 Progress: Parameterizing module nios2_qsys_0 " "2017.07.31.20:46:01 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501561322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:01 Progress: Adding pio_0 \[altera_avalon_pio 17.0\] " "2017.07.31.20:46:01 Progress: Adding pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501561334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:01 Progress: Parameterizing module pio_0 " "2017.07.31.20:46:01 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501561384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:01 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\] " "2017.07.31.20:46:01 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501561386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:01 Progress: Parameterizing module sdram " "2017.07.31.20:46:01 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501561475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:01 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\] " "2017.07.31.20:46:01 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501561477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:02 Progress: Parameterizing module sysid " "2017.07.31.20:46:02 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501562838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:02 Progress: Adding vic_0 \[altera_vic 17.0\] " "2017.07.31.20:46:02 Progress: Adding vic_0 \[altera_vic 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501562838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:02 Progress: Parameterizing module vic_0 " "2017.07.31.20:46:02 Progress: Parameterizing module vic_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501562953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:02 Progress: Building connections " "2017.07.31.20:46:02 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501562953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:04 Progress: Parameterizing connections " "2017.07.31.20:46:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501564089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:04 Progress: Validating " "2017.07.31.20:46:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501564093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.20:46:07 Progress: Done reading input file " "2017.07.31.20:46:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501567081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Yellowos_de_nios_ii.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501568347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design. " "Yellowos_de_nios_ii.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501568347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Yellowos_de_nios_ii.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501568347 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Yellowos_de_nios_ii.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects " "Yellowos_de_nios_ii.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501568347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Yellowos_de_nios_ii.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501568347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Yellowos_de_nios_ii.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501568347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii.sysid: Time stamp will be automatically updated when this component is generated. " "Yellowos_de_nios_ii.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501568347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii: Generating yellowos_de_nios_ii \"yellowos_de_nios_ii\" for QUARTUS_SYNTH " "Yellowos_de_nios_ii: Generating yellowos_de_nios_ii \"yellowos_de_nios_ii\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501570330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Starting RTL generation for module 'yellowos_de_nios_ii_epcs_flash_controller_0' " "Epcs_flash_controller_0: Starting RTL generation for module 'yellowos_de_nios_ii_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501580478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=yellowos_de_nios_ii_epcs_flash_controller_0 --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0001_epcs_flash_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0001_epcs_flash_controller_0_gen//yellowos_de_nios_ii_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  \] " "Epcs_flash_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=yellowos_de_nios_ii_epcs_flash_controller_0 --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0001_epcs_flash_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0001_epcs_flash_controller_0_gen//yellowos_de_nios_ii_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501580486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Done RTL generation for module 'yellowos_de_nios_ii_epcs_flash_controller_0' " "Epcs_flash_controller_0: Done RTL generation for module 'yellowos_de_nios_ii_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501581593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: \"yellowos_de_nios_ii\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\" " "Epcs_flash_controller_0: \"yellowos_de_nios_ii\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501581624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Starting RTL generation for module 'yellowos_de_nios_ii_jtag' " "Jtag: Starting RTL generation for module 'yellowos_de_nios_ii_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501581639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=yellowos_de_nios_ii_jtag --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0002_jtag_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0002_jtag_gen//yellowos_de_nios_ii_jtag_component_configuration.pl  --do_build_sim=0  \] " "Jtag:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=yellowos_de_nios_ii_jtag --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0002_jtag_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0002_jtag_gen//yellowos_de_nios_ii_jtag_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501581639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Done RTL generation for module 'yellowos_de_nios_ii_jtag' " "Jtag: Done RTL generation for module 'yellowos_de_nios_ii_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501582361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: \"yellowos_de_nios_ii\" instantiated altera_avalon_jtag_uart \"jtag\" " "Jtag: \"yellowos_de_nios_ii\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501582408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'yellowos_de_nios_ii_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'yellowos_de_nios_ii_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501582532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=yellowos_de_nios_ii_nios2_qsys_0 --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/17.0/quartus/bin64 --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0003_nios2_qsys_0_gen//yellowos_de_nios_ii_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=yellowos_de_nios_ii_nios2_qsys_0 --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/17.0/quartus/bin64 --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0003_nios2_qsys_0_gen//yellowos_de_nios_ii_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501582533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:23 (*) Starting Nios II generation " "Nios2_qsys_0: # 2017.07.31 19:46:23 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:23 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2017.07.31 19:46:23 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:24 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.0/quartus/bin64 " "Nios2_qsys_0: # 2017.07.31 19:46:24 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.0/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2017.07.31 19:46:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:24 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2017.07.31 19:46:24 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:24 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2017.07.31 19:46:24 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:24 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys_0: # 2017.07.31 19:46:24 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.0/quartus/bin64 " "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.0/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)     Testbench " "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)     Instruction decoding " "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)       Instruction fields " "Nios2_qsys_0: # 2017.07.31 19:46:25 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:26 (*)       Instruction decodes " "Nios2_qsys_0: # 2017.07.31 19:46:26 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:27 (*)       Signals for RTL simulation waveforms " "Nios2_qsys_0: # 2017.07.31 19:46:27 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:27 (*)       Instruction controls " "Nios2_qsys_0: # 2017.07.31 19:46:27 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:27 (*)     Pipeline frontend " "Nios2_qsys_0: # 2017.07.31 19:46:27 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:27 (*)     Pipeline backend " "Nios2_qsys_0: # 2017.07.31 19:46:27 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:32 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2017.07.31 19:46:32 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:35 (*)   Creating encrypted RTL " "Nios2_qsys_0: # 2017.07.31 19:46:35 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 19:46:38 (*) Done Nios II generation " "Nios2_qsys_0: # 2017.07.31 19:46:38 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'yellowos_de_nios_ii_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'yellowos_de_nios_ii_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"yellowos_de_nios_ii\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"yellowos_de_nios_ii\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'yellowos_de_nios_ii_pio_0' " "Pio_0: Starting RTL generation for module 'yellowos_de_nios_ii_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=yellowos_de_nios_ii_pio_0 --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0004_pio_0_gen//yellowos_de_nios_ii_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=yellowos_de_nios_ii_pio_0 --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0004_pio_0_gen//yellowos_de_nios_ii_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'yellowos_de_nios_ii_pio_0' " "Pio_0: Done RTL generation for module 'yellowos_de_nios_ii_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"yellowos_de_nios_ii\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"yellowos_de_nios_ii\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'yellowos_de_nios_ii_sdram' " "Sdram: Starting RTL generation for module 'yellowos_de_nios_ii_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=yellowos_de_nios_ii_sdram --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0005_sdram_gen//yellowos_de_nios_ii_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=yellowos_de_nios_ii_sdram --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_536328069536151089.dir/0005_sdram_gen//yellowos_de_nios_ii_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501598726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'yellowos_de_nios_ii_sdram' " "Sdram: Done RTL generation for module 'yellowos_de_nios_ii_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501599659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"yellowos_de_nios_ii\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"yellowos_de_nios_ii\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501599675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"yellowos_de_nios_ii\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"yellowos_de_nios_ii\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501599690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vic_0: \"yellowos_de_nios_ii\" instantiated altera_vic \"vic_0\" " "Vic_0: \"yellowos_de_nios_ii\" instantiated altera_vic \"vic_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501600124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501602922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501603169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501603452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501603665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501603890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501604107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501604366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"yellowos_de_nios_ii\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"yellowos_de_nios_ii\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"yellowos_de_nios_ii\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"yellowos_de_nios_ii\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"yellowos_de_nios_ii\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"yellowos_de_nios_ii\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vic_csr: \"vic_0\" instantiated altera_vic_csr \"vic_csr\" " "Vic_csr: \"vic_0\" instantiated altera_vic_csr \"vic_csr\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vic_priority: \"vic_0\" instantiated altera_vic_priority \"vic_priority\" " "Vic_priority: \"vic_0\" instantiated altera_vic_priority \"vic_priority\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vic_vector: \"vic_0\" instantiated altera_vic_vector \"vic_vector\" " "Vic_vector: \"vic_0\" instantiated altera_vic_vector \"vic_vector\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\" " "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\" " "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\" " "Nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_base.v " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501606982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501607034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501607034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501607049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_address_alignment.sv " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501607049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501607065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501607335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501607551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501607567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501607567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii: Done \"yellowos_de_nios_ii\" with 39 modules, 70 files " "Yellowos_de_nios_ii: Done \"yellowos_de_nios_ii\" with 39 modules, 70 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501607582 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "yellowos_de_nios_ii.qsys " "Finished elaborating Qsys system entity \"yellowos_de_nios_ii.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501609819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pll " "Found entity 1: cpu_pll" {  } { { "cpu_pll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/cpu_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_base.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_default_burst_converter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_incr_burst_converter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_address_alignment.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610701 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610780 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610780 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610780 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610780 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501501610802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_agent.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_translator.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501610980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501610980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_reorder_memory.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611018 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_reorder_memory.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_translator.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_traffic_limiter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_synchronizer.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_compare2 " "Found entity 1: altera_vic_compare2" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare2.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_compare4 " "Found entity 1: altera_vic_compare4" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare4.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare4.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_csr " "Found entity 1: altera_vic_csr" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611337 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_vic_output_reg " "Found entity 2: altera_vic_output_reg" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611337 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_vic_config_reg " "Found entity 3: altera_vic_config_reg" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611337 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_vic_reg " "Found entity 4: altera_vic_reg" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611337 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_vic_reg_ro " "Found entity 5: altera_vic_reg_ro" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611337 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_vic_reg_set_clear " "Found entity 6: altera_vic_reg_set_clear" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 817 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_priority " "Found entity 1: altera_vic_priority" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_vic_vector.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_vic_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_vector " "Found entity 1: altera_vic_vector" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_vector.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_vector.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_wrap_burst_converter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501501611406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_wrap_burst_converter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_epcs_flash_controller_0_sub " "Found entity 1: yellowos_de_nios_ii_epcs_flash_controller_0_sub" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611453 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_epcs_flash_controller_0 " "Found entity 2: yellowos_de_nios_ii_epcs_flash_controller_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_irq_mapper " "Found entity 1: yellowos_de_nios_ii_irq_mapper" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_irq_mapper.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_jtag_sim_scfifo_w " "Found entity 1: yellowos_de_nios_ii_jtag_sim_scfifo_w" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611522 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_jtag_scfifo_w " "Found entity 2: yellowos_de_nios_ii_jtag_scfifo_w" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611522 ""} { "Info" "ISGN_ENTITY_NAME" "3 yellowos_de_nios_ii_jtag_sim_scfifo_r " "Found entity 3: yellowos_de_nios_ii_jtag_sim_scfifo_r" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611522 ""} { "Info" "ISGN_ENTITY_NAME" "4 yellowos_de_nios_ii_jtag_scfifo_r " "Found entity 4: yellowos_de_nios_ii_jtag_scfifo_r" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611522 ""} { "Info" "ISGN_ENTITY_NAME" "5 yellowos_de_nios_ii_jtag " "Found entity 5: yellowos_de_nios_ii_jtag" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_cmd_demux " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_cmd_demux" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_cmd_mux " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_cmd_mux" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel yellowos_de_nios_ii_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501501611838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel yellowos_de_nios_ii_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501501611838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_router_default_decode " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_router_default_decode" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611838 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_mm_interconnect_0_router " "Found entity 2: yellowos_de_nios_ii_mm_interconnect_0_router" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel yellowos_de_nios_ii_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501501611869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel yellowos_de_nios_ii_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501501611869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_router_001_default_decode " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611869 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_mm_interconnect_0_router_001 " "Found entity 2: yellowos_de_nios_ii_mm_interconnect_0_router_001" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel yellowos_de_nios_ii_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501501611907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel yellowos_de_nios_ii_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501501611907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_router_002_default_decode " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611907 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_mm_interconnect_0_router_002 " "Found entity 2: yellowos_de_nios_ii_mm_interconnect_0_router_002" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel yellowos_de_nios_ii_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501501611922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel yellowos_de_nios_ii_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501501611922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_router_005_default_decode " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611938 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_mm_interconnect_0_router_005 " "Found entity 2: yellowos_de_nios_ii_mm_interconnect_0_router_005" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel yellowos_de_nios_ii_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501501611954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel yellowos_de_nios_ii_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501501611954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_router_007_default_decode " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611969 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_mm_interconnect_0_router_007 " "Found entity 2: yellowos_de_nios_ii_mm_interconnect_0_router_007" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501611969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501611969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_rsp_demux " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_rsp_demux" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501612001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501612001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501612023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501612023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_rsp_mux " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_rsp_mux" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501612038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501612038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501612070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501612070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_ic_data_module " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_ic_data_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module " "Found entity 2: yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "3 yellowos_de_nios_ii_nios2_qsys_0_bht_module " "Found entity 3: yellowos_de_nios_ii_nios2_qsys_0_bht_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "4 yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module " "Found entity 4: yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "5 yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module " "Found entity 5: yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "6 yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module " "Found entity 6: yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "7 yellowos_de_nios_ii_nios2_qsys_0_dc_data_module " "Found entity 7: yellowos_de_nios_ii_nios2_qsys_0_dc_data_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "8 yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module " "Found entity 8: yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "9 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug " "Found entity 9: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "10 yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "11 yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem " "Found entity 11: yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 768 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "12 yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "13 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break " "Found entity 13: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 1045 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "14 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 1340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "15 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 1601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "16 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 1790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "17 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "18 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "19 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 19: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "20 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 20: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "21 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 21: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "22 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "23 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib " "Found entity 23: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "24 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im " "Found entity 24: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3076 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "25 yellowos_de_nios_ii_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: yellowos_de_nios_ii_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "26 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci " "Found entity 26: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""} { "Info" "ISGN_ENTITY_NAME" "27 yellowos_de_nios_ii_nios2_qsys_0 " "Found entity 27: yellowos_de_nios_ii_nios2_qsys_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3799 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501613405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501613420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501613458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501613489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_mult_cell " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_mult_cell" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501613520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501613558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_test_bench " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_test_bench" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_test_bench.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501613574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_pio_0 " "Found entity 1: yellowos_de_nios_ii_pio_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_pio_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501613621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_sdram_input_efifo_module " "Found entity 1: yellowos_de_nios_ii_sdram_input_efifo_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613643 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_sdram " "Found entity 2: yellowos_de_nios_ii_sdram" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501613643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_sysid " "Found entity 1: yellowos_de_nios_ii_sysid" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sysid.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501613674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_vic_0 " "Found entity 1: yellowos_de_nios_ii_vic_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501613705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii " "Found entity 1: yellowos_de_nios_ii" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501613743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501613743 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_epcs_flash_controller_0.v(402) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_epcs_flash_controller_0.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501501613790 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_nios2_qsys_0.v(2148) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_nios2_qsys_0.v(2148): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2148 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501501613821 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_nios2_qsys_0.v(2150) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_nios2_qsys_0.v(2150): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2150 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501501613821 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_nios2_qsys_0.v(2308) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_nios2_qsys_0.v(2308): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2308 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501501613821 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_nios2_qsys_0.v(3138) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_nios2_qsys_0.v(3138): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501501613843 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_sdram.v(318) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501501613891 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_sdram.v(328) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501501613891 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_sdram.v(338) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501501613891 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_sdram.v(682) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501501613891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano " "Elaborating entity \"DE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501501614961 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_Nano.v(103) " "Output port \"G_SENSOR_CS_N\" at DE0_Nano.v(103) has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501501614961 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_Nano.v(105) " "Output port \"I2C_SCLK\" at DE0_Nano.v(105) has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501501614961 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_Nano.v(109) " "Output port \"ADC_CS_N\" at DE0_Nano.v(109) has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501501614961 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_Nano.v(110) " "Output port \"ADC_SADDR\" at DE0_Nano.v(110) has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501501614961 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_Nano.v(111) " "Output port \"ADC_SCLK\" at DE0_Nano.v(111) has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501501614961 "|DE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pll cpu_pll:cpu_pll_inst " "Elaborating entity \"cpu_pll\" for hierarchy \"cpu_pll:cpu_pll_inst\"" {  } { { "DE0_Nano.v" "cpu_pll_inst" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501615023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cpu_pll:cpu_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"cpu_pll:cpu_pll_inst\|altpll:altpll_component\"" {  } { { "cpu_pll.v" "altpll_component" { Text "//Mac/Home/Documents/FPGA/nios_ii/cpu_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501615176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_pll:cpu_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"cpu_pll:cpu_pll_inst\|altpll:altpll_component\"" {  } { { "cpu_pll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/cpu_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501615223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_pll:cpu_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"cpu_pll:cpu_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=cpu_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=cpu_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615223 ""}  } { { "cpu_pll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/cpu_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501501615223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cpu_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/cpu_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pll_altpll " "Found entity 1: cpu_pll_altpll" {  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501615344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501615344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pll_altpll cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated " "Elaborating entity \"cpu_pll_altpll\" for hierarchy \"cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501615345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii yellowos_de_nios_ii:u0 " "Elaborating entity \"yellowos_de_nios_ii\" for hierarchy \"yellowos_de_nios_ii:u0\"" {  } { { "DE0_Nano.v" "u0" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501615392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_epcs_flash_controller_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0 " "Elaborating entity \"yellowos_de_nios_ii_epcs_flash_controller_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "epcs_flash_controller_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501615461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_epcs_flash_controller_0_sub yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|yellowos_de_nios_ii_epcs_flash_controller_0_sub:the_yellowos_de_nios_ii_epcs_flash_controller_0_sub " "Elaborating entity \"yellowos_de_nios_ii_epcs_flash_controller_0_sub\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|yellowos_de_nios_ii_epcs_flash_controller_0_sub:the_yellowos_de_nios_ii_epcs_flash_controller_0_sub\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "the_yellowos_de_nios_ii_epcs_flash_controller_0_sub" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501615508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "the_boot_copier_rom" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501615693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501615725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file yellowos_de_nios_ii_epcs_flash_controller_0_boot_rom.hex " "Parameter \"init_file\" = \"yellowos_de_nios_ii_epcs_flash_controller_0_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501615725 ""}  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501501615725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3h71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3h71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3h71 " "Found entity 1: altsyncram_3h71" {  } { { "db/altsyncram_3h71.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_3h71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501615847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501615847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3h71 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_3h71:auto_generated " "Elaborating entity \"altsyncram_3h71\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_3h71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501615863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_jtag yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag " "Elaborating entity \"yellowos_de_nios_ii_jtag\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "jtag" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501616211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_jtag_scfifo_w yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w " "Elaborating entity \"yellowos_de_nios_ii_jtag_scfifo_w\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "the_yellowos_de_nios_ii_jtag_scfifo_w" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501616248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "wfifo" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501616595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501616610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501616610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501616610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501616610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501616610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501616610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501616610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501616610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501616610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501616610 ""}  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501501616610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501616710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501616710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501616710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501616779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501616779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501616795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501616864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501616864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501616864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501616995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501616995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501617010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501617149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501617149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501617149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501617280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501617280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501617280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_jtag_scfifo_r yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_r:the_yellowos_de_nios_ii_jtag_scfifo_r " "Elaborating entity \"yellowos_de_nios_ii_jtag_scfifo_r\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_r:the_yellowos_de_nios_ii_jtag_scfifo_r\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "the_yellowos_de_nios_ii_jtag_scfifo_r" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501617344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "yellowos_de_nios_ii_jtag_alt_jtag_atlantic" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501617796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501617844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic " "Instantiated megafunction \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501617844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501617844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501617844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501617844 ""}  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501501617844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501618598 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501618629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501618666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501618697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "nios2_qsys_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501618766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_test_bench yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_test_bench:the_yellowos_de_nios_ii_nios2_qsys_0_test_bench " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_test_bench\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_test_bench:the_yellowos_de_nios_ii_nios2_qsys_0_test_bench\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_test_bench" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 6389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501619528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_ic_data_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_data_module:yellowos_de_nios_ii_nios2_qsys_0_ic_data " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_ic_data_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_data_module:yellowos_de_nios_ii_nios2_qsys_0_ic_data\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_ic_data" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 7410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501619650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_data_module:yellowos_de_nios_ii_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_data_module:yellowos_de_nios_ii_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501619713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501619866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501619866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_data_module:yellowos_de_nios_ii_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_data_module:yellowos_de_nios_ii_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501619866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module:yellowos_de_nios_ii_nios2_qsys_0_ic_tag " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module:yellowos_de_nios_ii_nios2_qsys_0_ic_tag\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_ic_tag" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 7476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501619966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module:yellowos_de_nios_ii_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module:yellowos_de_nios_ii_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501620029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33j1 " "Found entity 1: altsyncram_33j1" {  } { { "db/altsyncram_33j1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_33j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501620213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501620213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33j1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module:yellowos_de_nios_ii_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_33j1:auto_generated " "Elaborating entity \"altsyncram_33j1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module:yellowos_de_nios_ii_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_33j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501620213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_bht_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_bht_module:yellowos_de_nios_ii_nios2_qsys_0_bht " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_bht_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_bht_module:yellowos_de_nios_ii_nios2_qsys_0_bht\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_bht" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 7680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501620528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_bht_module:yellowos_de_nios_ii_nios2_qsys_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_bht_module:yellowos_de_nios_ii_nios2_qsys_0_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501620567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmi1 " "Found entity 1: altsyncram_qmi1" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_qmi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501620714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501620714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qmi1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_bht_module:yellowos_de_nios_ii_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_qmi1:auto_generated " "Elaborating entity \"altsyncram_qmi1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_bht_module:yellowos_de_nios_ii_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_qmi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501620714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_a " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_a\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_register_bank_a" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 7856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501620815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501620852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8i1 " "Found entity 1: altsyncram_s8i1" {  } { { "db/altsyncram_s8i1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_s8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501621000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501621000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8i1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s8i1:auto_generated " "Elaborating entity \"altsyncram_s8i1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501621000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_b " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_b\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_register_bank_b" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 7877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501621316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501621385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8i1 " "Found entity 1: altsyncram_t8i1" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_t8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501621556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501621556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8i1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_t8i1:auto_generated " "Elaborating entity \"altsyncram_t8i1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_t8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501621556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module:yellowos_de_nios_ii_nios2_qsys_0_dc_tag " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module:yellowos_de_nios_ii_nios2_qsys_0_dc_tag\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_dc_tag" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 8196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501622036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module:yellowos_de_nios_ii_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module:yellowos_de_nios_ii_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501622088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_obi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_obi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_obi1 " "Found entity 1: altsyncram_obi1" {  } { { "db/altsyncram_obi1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_obi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501622290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501622290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_obi1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module:yellowos_de_nios_ii_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_obi1:auto_generated " "Elaborating entity \"altsyncram_obi1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module:yellowos_de_nios_ii_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_obi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501622290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_dc_data_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_data_module:yellowos_de_nios_ii_nios2_qsys_0_dc_data " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_dc_data_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_data_module:yellowos_de_nios_ii_nios2_qsys_0_dc_data\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_dc_data" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 8253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501622559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_data_module:yellowos_de_nios_ii_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_data_module:yellowos_de_nios_ii_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501622591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpc1 " "Found entity 1: altsyncram_kpc1" {  } { { "db/altsyncram_kpc1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_kpc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501622707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501622707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpc1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_data_module:yellowos_de_nios_ii_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated " "Elaborating entity \"altsyncram_kpc1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_data_module:yellowos_de_nios_ii_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501622707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module:yellowos_de_nios_ii_nios2_qsys_0_dc_victim " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module:yellowos_de_nios_ii_nios2_qsys_0_dc_victim\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_dc_victim" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 8383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501622807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module:yellowos_de_nios_ii_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module:yellowos_de_nios_ii_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501622860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501623008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501623008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module:yellowos_de_nios_ii_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module:yellowos_de_nios_ii_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_mult_cell yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_mult_cell\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 10720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altera_mult_add_q1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501623293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501623293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501623994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501624025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501624094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501624341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501624442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501624479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501624511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501624564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501624610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501624661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501624711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altera_mult_add_s1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501624842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501624842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501624842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altera_mult_add_s1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501624895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 11013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501625527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501625628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501625697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501625781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\|yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module:yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\|yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module:yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501625913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\|yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module:yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\|yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module:yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501625966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fa1 " "Found entity 1: altsyncram_4fa1" {  } { { "db/altsyncram_4fa1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_4fa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501626098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501626098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4fa1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\|yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module:yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4fa1:auto_generated " "Elaborating entity \"altsyncram_4fa1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\|yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module:yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4fa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501626098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501626462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501626531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501626671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501626750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501626849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501626987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_td_mode yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_td_mode:yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_td_mode:yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501627134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501627219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501627334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501627403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501627504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench:the_yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench:the_yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501627534 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench " "Entity \"yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2658 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1501501627534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501627619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501627704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501627750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501627788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501627888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" "yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501628005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501628035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501628204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501628420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_pio_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_pio_0:pio_0 " "Elaborating entity \"yellowos_de_nios_ii_pio_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_pio_0:pio_0\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "pio_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501628505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_sdram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram " "Elaborating entity \"yellowos_de_nios_ii_sdram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "sdram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501628551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_sdram_input_efifo_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|yellowos_de_nios_ii_sdram_input_efifo_module:the_yellowos_de_nios_ii_sdram_input_efifo_module " "Elaborating entity \"yellowos_de_nios_ii_sdram_input_efifo_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|yellowos_de_nios_ii_sdram_input_efifo_module:the_yellowos_de_nios_ii_sdram_input_efifo_module\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "the_yellowos_de_nios_ii_sdram_input_efifo_module" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501628705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_sysid yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sysid:sysid " "Elaborating entity \"yellowos_de_nios_ii_sysid\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sysid:sysid\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "sysid" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501628752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_vic_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0 " "Elaborating entity \"yellowos_de_nios_ii_vic_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "vic_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501628775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_csr yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr " "Elaborating entity \"altera_vic_csr\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" "vic_csr" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501628837 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcInValid altera_vic_csr.sv(152) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(152): object \"DcInValid\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501501628837 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcInData altera_vic_csr.sv(153) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(153): object \"DcInData\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501501628837 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcRrsValue altera_vic_csr.sv(158) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(158): object \"DcRrsValue\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501501628837 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcNmiValue altera_vic_csr.sv(159) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(159): object \"DcNmiValue\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501501628837 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcRilAdjust altera_vic_csr.sv(161) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(161): object \"DcRilAdjust\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501501628837 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_output_reg yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_output_reg:INT_OUT\[0\].U " "Elaborating entity \"altera_vic_output_reg\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_output_reg:INT_OUT\[0\].U\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "INT_OUT\[0\].U" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501628937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_config_reg yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_config_reg:REG_CONFIG\[0\].U " "Elaborating entity \"altera_vic_config_reg\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_config_reg:REG_CONFIG\[0\].U\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "REG_CONFIG\[0\].U" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501628975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_set_clear yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_set_clear:INT_ENABLE " "Elaborating entity \"altera_vic_reg_set_clear\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_set_clear:INT_ENABLE\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "INT_ENABLE" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_ro yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:INT_PENDING " "Elaborating entity \"altera_vic_reg_ro\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:INT_PENDING\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "INT_PENDING" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VIC_CONFIG " "Elaborating entity \"altera_vic_reg\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VIC_CONFIG\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "VIC_CONFIG" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_ro yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:VIC_STATUS " "Elaborating entity \"altera_vic_reg_ro\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:VIC_STATUS\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "VIC_STATUS" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VEC_TABLE_BASE " "Elaborating entity \"altera_vic_reg\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VEC_TABLE_BASE\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "VEC_TABLE_BASE" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_priority yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_priority:vic_priority " "Elaborating entity \"altera_vic_priority\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_priority:vic_priority\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" "vic_priority" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_compare4 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare4:port5_8.A0 " "Elaborating entity \"altera_vic_compare4\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare4:port5_8.A0\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" "port5_8.A0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_compare2 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare2:port5_8.B0 " "Elaborating entity \"altera_vic_compare2\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare2:port5_8.B0\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" "port5_8.B0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_vector yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_vector:vic_vector " "Elaborating entity \"altera_vic_vector\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_vector:vic_vector\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" "vic_vector" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "mm_interconnect_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vic_0_csr_access_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vic_0_csr_access_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "vic_0_csr_access_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "epcs_flash_controller_0_epcs_control_port_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501629992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "pio_0_s1_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_agent" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router:router " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router:router\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "router" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_default_decode yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router:router\|yellowos_de_nios_ii_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_default_decode\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router:router\|yellowos_de_nios_ii_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" "the_default_decode" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_001 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_001\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "router_001" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_001_default_decode yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_001:router_001\|yellowos_de_nios_ii_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_001_default_decode\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_001:router_001\|yellowos_de_nios_ii_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_002 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_002\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "router_002" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_002_default_decode yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_002:router_002\|yellowos_de_nios_ii_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_002_default_decode\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_002:router_002\|yellowos_de_nios_ii_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_005 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_005\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "router_005" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_005_default_decode yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_005:router_005\|yellowos_de_nios_ii_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_005_default_decode\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_005:router_005\|yellowos_de_nios_ii_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_007 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_007\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "router_007" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_007_default_decode yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_007:router_007\|yellowos_de_nios_ii_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_007_default_decode\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_007:router_007\|yellowos_de_nios_ii_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501630993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "nios2_qsys_0_data_master_limiter" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_cmd_demux yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_cmd_demux\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "cmd_demux" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "cmd_demux_001" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_cmd_mux yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_cmd_mux\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "cmd_mux" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "cmd_mux_003" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_rsp_demux yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_rsp_demux\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "rsp_demux" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "rsp_demux_003" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_rsp_mux yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_rsp_mux\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "rsp_mux" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux.sv" "arb" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "rsp_mux_001" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 3049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631743 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501501631758 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501501631758 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501501631758 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 3115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "avalon_st_adapter" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501631981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501632028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_irq_mapper yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_irq_mapper:irq_mapper " "Elaborating entity \"yellowos_de_nios_ii_irq_mapper\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_irq_mapper:irq_mapper\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "irq_mapper" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501632060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "rst_controller" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501632097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501632128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501632159 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3607 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1501501633915 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A_eic_rha the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci 27 32 " "Port \"A_eic_rha\" on the entity instantiation of \"the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\" is connected to a signal of width 27. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 11013 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1501501633915 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501501635133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.07.31.20:47:23 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2017.07.31.20:47:23 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501643938 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501649621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501650020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501652598 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501652915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501653126 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501653389 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501653411 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501653411 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501501654159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501654690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501654690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501654875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501654875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501654891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501654891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501655012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501655012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501655164 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501655164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501655164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501655296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501655296 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" "mem" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1501501661655 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1501501661655 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501667132 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501667132 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1501501667132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501667248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667248 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501501667248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501667333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501667333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501667428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501501667429 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501501667429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501501667549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501667549 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1501501670114 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1501501670114 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1501501670237 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1501501670237 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1501501670237 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1501501670237 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1501501670237 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501501670269 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501501670638 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1501501670638 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 442 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 243 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 132 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 356 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 253 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 352 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 306 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 9798 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 9199 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 1028 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 398 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 6289 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 9807 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 6212 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_synchronizer.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1501501670738 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1501501670738 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501501675497 "|DE0_Nano|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501501675497 "|DE0_Nano|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501501675497 "|DE0_Nano|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501501675497 "|DE0_Nano|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501501675497 "|DE0_Nano|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501501675497 "|DE0_Nano|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1501501675497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501676098 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "300 " "300 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1501501681822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501682356 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.map.smsg " "Generated suppressed messages file //Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501685375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501501688081 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501501688081 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501501689066 "|DE0_Nano|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1501501689066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6814 " "Implemented 6814 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501501689066 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501501689066 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1501501689066 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6367 " "Implemented 6367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501501689066 ""} { "Info" "ICUT_CUT_TM_RAMS" "283 " "Implemented 283 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1501501689066 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1501501689066 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1501501689066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501501689066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "872 " "Peak virtual memory: 872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501501689250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 31 19:48:09 2017 " "Processing ended: Mon Jul 31 19:48:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501501689250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:57 " "Elapsed time: 00:02:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501501689250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:41 " "Total CPU time (on all processors): 00:04:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501501689250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501501689250 ""}
