#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 18 19:02:20 2021
# Process ID: 10868
# Current directory: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12964 C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.xpr
# Log file: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/vivado.log
# Journal file: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.xpr
update_module_reference system_ov7670_axi_stream_ca_0_0
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /ov7670_controller_0]
report_ip_status -name ip_status 
set_property location {2.5 746 336} [get_bd_cells ps7_0_axi_periph]
update_ip_catalog -rebuild
update_ip_catalog -rebuild
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv user.org:user:ov7670_controller:1.0 ov7670_controller_1
endgroup
set_property location {6 1960 723} [get_bd_cells ov7670_controller_1]
connect_bd_net [get_bd_pins ov7670_controller_1/clk] [get_bd_pins clk_wiz_25M175/clk_out1]
connect_bd_net [get_bd_pins ov7670_controller_1/resend] [get_bd_pins logical0/dout]
delete_bd_objs [get_bd_nets ov7670_controller_0_config_finished]
delete_bd_objs [get_bd_nets ov7670_controller_0_sioc]
delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_nets ov7670_controller_0_xclk]
connect_bd_net [get_bd_ports config_finished] [get_bd_pins ov7670_controller_1/config_finished]
connect_bd_net [get_bd_ports ov7670_sioc] [get_bd_pins ov7670_controller_1/sioc]
connect_bd_net [get_bd_ports ov7670_siod] [get_bd_pins ov7670_controller_1/siod]
connect_bd_net [get_bd_ports ov7670_xclk] [get_bd_pins ov7670_controller_1/xclk]
delete_bd_objs [get_bd_cells ov7670_controller_0]
regenerate_bd_layout
validate_bd_design
report_ip_status -name ip_status 
set_property name ov7670_controller_0 [get_bd_cells ov7670_controller_1]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run system_ov7670_axi_stream_ca_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
file copy -force C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/system_wrapper.sysdef C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
open_bd_design {C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd}
file copy -force C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/system_wrapper.sysdef C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
set_property location {3 981 303} [get_bd_cells vdma_camera_s2mm]
set_property location {3 970 312} [get_bd_cells vdma_camera_s2mm]
undo
save_bd_design
file mkdir C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk
file copy -force C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/system_wrapper.sysdef C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
file copy -force C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/system_wrapper.sysdef C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aresetn] [get_bd_pins rst_clk25M175/peripheral_aresetn]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/system_wrapper.sysdef C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf

