Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 69493668170b475eaf5e2e5fa69b3ed9 --incr --debug typical --relax --mt 2 -L work -L xil_defaultlib -L secureip -L xpm --snapshot AMVGA_tb_behav xil_defaultlib.AMVGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture bhv of entity xil_defaultlib.clkdiv [clkdiv_default]
Compiling architecture arch640x480 of entity xil_defaultlib.vga_640x480 [vga_640x480_default]
Compiling architecture arch1920x1080 of entity xil_defaultlib.vga_1920x1080 [vga_1920x1080_default]
Compiling architecture arch_stripes of entity xil_defaultlib.vga_stripes [vga_stripes_default]
Compiling architecture arch of entity xil_defaultlib.prom_sprites [prom_sprites_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_16x32_sprites [vga_16x32_sprites_default]
Compiling architecture behavioral of entity xil_defaultlib.SelBlock [selblock_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_dynamic_res [vga_dynamic_res_default]
Compiling architecture behavioral of entity work.AMVGA [amvga_default]
Compiling architecture behavior of entity xil_defaultlib.amvga_tb
Built simulation snapshot AMVGA_tb_behav
