Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan  4 17:30:04 2023
| Host         : DESKTOP-LA8ISAJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file adda_hdmi_top_control_sets_placed.rpt
| Design       : adda_hdmi_top
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|     10 |            3 |
|     12 |            1 |
|     13 |            3 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           12 |
| No           | No                    | Yes                    |              24 |           13 |
| No           | Yes                   | No                     |             104 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------------------+-----------------------------------------------------+------------------+----------------+
|          Clock Signal          |               Enable Signal              |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+--------------------------------+------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  inst_clock/inst/clk_out2      |                                          |                                                     |                2 |              3 |
|  inst_hdmi_clock/inst/clk_out1 |                                          | inst_wave_mix/inst_hdmi_background/SR[0]            |                2 |             10 |
|  inst_clock/inst/clk_out1      |                                          | inst_hdmi_trans/inst_encode_chn_b/rst               |                2 |             10 |
|  inst_clock/inst/clk_out2      |                                          | inst_wave_mix/wr_ram_addr[9]_i_1_n_0                |                3 |             10 |
|  inst_clock/inst/clk_out2      |                                          | inst_wave_mix/cnt_data[0]_i_1_n_0                   |                3 |             12 |
|  inst_hdmi_clock/inst/clk_out1 |                                          | inst_wave_mix/inst_hdmi_background/x[12]_i_1_n_0    |                6 |             13 |
|  inst_hdmi_clock/inst/clk_out1 | inst_wave_mix/inst_hdmi_background/cnt_v | inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0 |                4 |             13 |
|  inst_hdmi_clock/inst/clk_out1 | inst_wave_mix/inst_hdmi_background/y0    | inst_hdmi_trans/inst_encode_chn_b/rst               |                4 |             13 |
|  inst_hdmi_clock/inst/clk_out1 |                                          |                                                     |               10 |             26 |
|  inst_clock/inst/clk_out2      |                                          | inst_wave_mix/timer[31]_i_1_n_0                     |               13 |             32 |
|  inst_hdmi_clock/inst/clk_out1 |                                          | inst_hdmi_trans/inst_encode_chn_b/rst               |               20 |             41 |
+--------------------------------+------------------------------------------+-----------------------------------------------------+------------------+----------------+


