<dec f='llvm/llvm/include/llvm/MCA/Stages/DispatchStage.h' l='50' type='unsigned int'/>
<offset>512</offset>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='32' u='w' c='_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='34' u='r' c='_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='35' u='w' c='_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='83' u='r' c='_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='86' u='r' c='_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='134' u='r' c='_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='142' u='r' c='_ZN4llvm3mca13DispatchStage10cycleStartEv'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='146' u='r' c='_ZN4llvm3mca13DispatchStage10cycleStartEv'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='146' u='r' c='_ZN4llvm3mca13DispatchStage10cycleStartEv'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='147' u='r' c='_ZN4llvm3mca13DispatchStage10cycleStartEv'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='162' u='r' c='_ZNK4llvm3mca13DispatchStage11isAvailableERKNS0_7InstRefE'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='166' u='r' c='_ZNK4llvm3mca13DispatchStage11isAvailableERKNS0_7InstRefE'/>
