
stm32_h7_canpwm_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009858  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08009af8  08009af8  0000aaf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ef4  08009ef4  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009ef4  08009ef4  0000aef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009efc  08009efc  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009efc  08009efc  0000aefc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f00  08009f00  0000af00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  24000000  08009f04  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  240001d8  0800a0dc  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000558  0800a0dc  0000b558  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001830f  00000000  00000000  0000b206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028aa  00000000  00000000  00023515  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001388  00000000  00000000  00025dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f35  00000000  00000000  00027148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c328  00000000  00000000  0002807d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017772  00000000  00000000  000643a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00190c7b  00000000  00000000  0007bb17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0020c792  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006230  00000000  00000000  0020c7d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00212a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08009ae0 	.word	0x08009ae0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	08009ae0 	.word	0x08009ae0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <SystemInit+0x12c>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <SystemInit+0x12c>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <SystemInit+0x12c>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a44      	ldr	r2, [pc, #272]	@ (80007e8 <SystemInit+0x12c>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b43      	ldr	r3, [pc, #268]	@ (80007ec <SystemInit+0x130>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <SystemInit+0x130>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a3e      	ldr	r2, [pc, #248]	@ (80007ec <SystemInit+0x130>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b3d      	ldr	r3, [pc, #244]	@ (80007f0 <SystemInit+0x134>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	@ (80007f0 <SystemInit+0x134>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <SystemInit+0x134>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <SystemInit+0x134>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4938      	ldr	r1, [pc, #224]	@ (80007f0 <SystemInit+0x134>)
 8000710:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <SystemInit+0x138>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <SystemInit+0x130>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <SystemInit+0x130>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <SystemInit+0x130>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <SystemInit+0x134>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <SystemInit+0x134>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <SystemInit+0x134>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <SystemInit+0x134>)
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <SystemInit+0x13c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemInit+0x134>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <SystemInit+0x140>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <SystemInit+0x134>)
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <SystemInit+0x144>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemInit+0x134>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <SystemInit+0x134>)
 800075e:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <SystemInit+0x144>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemInit+0x134>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <SystemInit+0x134>)
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <SystemInit+0x144>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <SystemInit+0x134>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <SystemInit+0x134>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <SystemInit+0x134>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <SystemInit+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <SystemInit+0x148>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <SystemInit+0x148>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemInit+0x14c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemInit+0x150>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <SystemInit+0x154>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <SystemInit+0x134>)
 80007a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d113      	bne.n	80007dc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <SystemInit+0x134>)
 80007b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ba:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <SystemInit+0x134>)
 80007bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <SystemInit+0x158>)
 80007c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <SystemInit+0x134>)
 80007ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d2:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <SystemInit+0x134>)
 80007d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00
 80007ec:	52002000 	.word	0x52002000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007f8:	02020200 	.word	0x02020200
 80007fc:	01ff0000 	.word	0x01ff0000
 8000800:	01010280 	.word	0x01010280
 8000804:	580000c0 	.word	0x580000c0
 8000808:	5c001000 	.word	0x5c001000
 800080c:	ffff0000 	.word	0xffff0000
 8000810:	51008108 	.word	0x51008108
 8000814:	52004000 	.word	0x52004000

08000818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <ExitRun0Mode+0x2c>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <ExitRun0Mode+0x2c>)
 8000822:	f023 0302 	bic.w	r3, r3, #2
 8000826:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000828:	bf00      	nop
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <ExitRun0Mode+0x2c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f9      	beq.n	800082a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <Turning_SetAngle>:

    return lastPosition;
}

void Turning_SetAngle(float steer)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 0) Preprocess normalized input (-1..1) → (-90..90 degrees) */
    float angle = steer * 90.0f;
 8000852:	edd7 7a01 	vldr	s15, [r7, #4]
 8000856:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80008e8 <Turning_SetAngle+0xa0>
 800085a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800085e:	edc7 7a05 	vstr	s15, [r7, #20]

	/* 1) Clamp input */
    if (angle < -90.0f) angle = -90.0f;
 8000862:	edd7 7a05 	vldr	s15, [r7, #20]
 8000866:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80008ec <Turning_SetAngle+0xa4>
 800086a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800086e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000872:	d501      	bpl.n	8000878 <Turning_SetAngle+0x30>
 8000874:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <Turning_SetAngle+0xa8>)
 8000876:	617b      	str	r3, [r7, #20]
    if (angle >  90.0f) angle =  90.0f;
 8000878:	edd7 7a05 	vldr	s15, [r7, #20]
 800087c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80008e8 <Turning_SetAngle+0xa0>
 8000880:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000888:	dd01      	ble.n	800088e <Turning_SetAngle+0x46>
 800088a:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <Turning_SetAngle+0xac>)
 800088c:	617b      	str	r3, [r7, #20]

    /* 2) Map to pulse width in microseconds */
    float pulseWidth = 1000.0f + (angle * 1000.0f) / 180.0f;   // 1000..2000 us
 800088e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000892:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80008f8 <Turning_SetAngle+0xb0>
 8000896:	ee27 7a87 	vmul.f32	s14, s15, s14
 800089a:	eddf 6a18 	vldr	s13, [pc, #96]	@ 80008fc <Turning_SetAngle+0xb4>
 800089e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008a2:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80008f8 <Turning_SetAngle+0xb0>
 80008a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80008aa:	edc7 7a03 	vstr	s15, [r7, #12]

    /* 3) Convert to compare value and clamp to ARR */
    uint32_t arr   = __HAL_TIM_GET_AUTORELOAD(&htim13);        // e.g., 19999 for 20 ms frame
 80008ae:	4b14      	ldr	r3, [pc, #80]	@ (8000900 <Turning_SetAngle+0xb8>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008b4:	60bb      	str	r3, [r7, #8]
    int32_t  value = (int32_t)lroundf(pulseWidth);             // round to nearest tick
 80008b6:	ed97 0a03 	vldr	s0, [r7, #12]
 80008ba:	f009 f8e3 	bl	8009a84 <lroundf>
 80008be:	6138      	str	r0, [r7, #16]

    if (value < 0) value = 0;
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	da01      	bge.n	80008ca <Turning_SetAngle+0x82>
 80008c6:	2300      	movs	r3, #0
 80008c8:	613b      	str	r3, [r7, #16]
    if ((uint32_t)value > arr) value = (int32_t)arr;
 80008ca:	693b      	ldr	r3, [r7, #16]
 80008cc:	68ba      	ldr	r2, [r7, #8]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	d201      	bcs.n	80008d6 <Turning_SetAngle+0x8e>
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	613b      	str	r3, [r7, #16]

    /* 4) Write compare register */
    __HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, (uint32_t)value);
 80008d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <Turning_SetAngle+0xb8>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	693a      	ldr	r2, [r7, #16]
 80008dc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80008de:	bf00      	nop
 80008e0:	3718      	adds	r7, #24
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	42b40000 	.word	0x42b40000
 80008ec:	c2b40000 	.word	0xc2b40000
 80008f0:	c2b40000 	.word	0xc2b40000
 80008f4:	42b40000 	.word	0x42b40000
 80008f8:	447a0000 	.word	0x447a0000
 80008fc:	43340000 	.word	0x43340000
 8000900:	24000294 	.word	0x24000294

08000904 <SetEscSpeed>:

void SetEscSpeed(float value)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b086      	sub	sp, #24
 8000908:	af00      	add	r7, sp, #0
 800090a:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 1) Clamp input range */
    if (value < -1.0f) value = -1.0f;
 800090e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000912:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000916:	eef4 7ac7 	vcmpe.f32	s15, s14
 800091a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800091e:	d501      	bpl.n	8000924 <SetEscSpeed+0x20>
 8000920:	4b22      	ldr	r3, [pc, #136]	@ (80009ac <SetEscSpeed+0xa8>)
 8000922:	607b      	str	r3, [r7, #4]
    if (value >  1.0f) value =  2.0f;
 8000924:	edd7 7a01 	vldr	s15, [r7, #4]
 8000928:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800092c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000934:	dd02      	ble.n	800093c <SetEscSpeed+0x38>
 8000936:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800093a:	607b      	str	r3, [r7, #4]

    /* 2) Adjust asymmetry:
          Forward (positive) -> halve output
          Reverse (negative) -> unchanged */
    if (value > 0.0f)
 800093c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000940:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000948:	dd07      	ble.n	800095a <SetEscSpeed+0x56>
        value *= 0.5f;
 800094a:	edd7 7a01 	vldr	s15, [r7, #4]
 800094e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000952:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000956:	edc7 7a01 	vstr	s15, [r7, #4]
    /* 3) Map to pulse width (µs)
          -1 → 1000 µs
           0 → 1500 µs
          +1 → 2000 µs
    */
    float pulseWidth = 1500.0f + (value * 500.0f);
 800095a:	edd7 7a01 	vldr	s15, [r7, #4]
 800095e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80009b0 <SetEscSpeed+0xac>
 8000962:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000966:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80009b4 <SetEscSpeed+0xb0>
 800096a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800096e:	edc7 7a04 	vstr	s15, [r7, #16]

    /* 4) Convert µs to timer ticks (1 tick = 1 µs assumed) */
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim14);
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <SetEscSpeed+0xb4>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000978:	60fb      	str	r3, [r7, #12]
    int32_t ticks = (int32_t)lroundf(pulseWidth);
 800097a:	ed97 0a04 	vldr	s0, [r7, #16]
 800097e:	f009 f881 	bl	8009a84 <lroundf>
 8000982:	6178      	str	r0, [r7, #20]

    /* 5) Clamp within timer range */
    if (ticks < 0) ticks = 0;
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	2b00      	cmp	r3, #0
 8000988:	da01      	bge.n	800098e <SetEscSpeed+0x8a>
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
    if ((uint32_t)ticks > arr) ticks = (int32_t)arr;
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	68fa      	ldr	r2, [r7, #12]
 8000992:	429a      	cmp	r2, r3
 8000994:	d201      	bcs.n	800099a <SetEscSpeed+0x96>
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	617b      	str	r3, [r7, #20]

    /* 6) Apply PWM */
    __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, (uint32_t)ticks);
 800099a:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <SetEscSpeed+0xb4>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	697a      	ldr	r2, [r7, #20]
 80009a0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80009a2:	bf00      	nop
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	bf800000 	.word	0xbf800000
 80009b0:	43fa0000 	.word	0x43fa0000
 80009b4:	44bb8000 	.word	0x44bb8000
 80009b8:	240002e0 	.word	0x240002e0

080009bc <StopCarEsc>:


void StopCarEsc(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
    SetEscSpeed(0.0f);   // Neutral = 1500 µs pulse
 80009c0:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 80009cc <StopCarEsc+0x10>
 80009c4:	f7ff ff9e 	bl	8000904 <SetEscSpeed>
}
 80009c8:	bf00      	nop
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	00000000 	.word	0x00000000

080009d0 <debugSetup>:
        // No delay — tight control loop
    }
}


void debugSetup() {
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
	float dbg_spd = 0.5f;
 80009d6:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 80009da:	607b      	str	r3, [r7, #4]
	float dbg_str = 0.0f;
 80009dc:	f04f 0300 	mov.w	r3, #0
 80009e0:	603b      	str	r3, [r7, #0]

	while (1) {
		SetEscSpeed(dbg_spd);
 80009e2:	ed97 0a01 	vldr	s0, [r7, #4]
 80009e6:	f7ff ff8d 	bl	8000904 <SetEscSpeed>
		Turning_SetAngle(dbg_str);
 80009ea:	ed97 0a00 	vldr	s0, [r7]
 80009ee:	f7ff ff2b 	bl	8000848 <Turning_SetAngle>
		StopCarEsc();
 80009f2:	f7ff ffe3 	bl	80009bc <StopCarEsc>
		SetEscSpeed(dbg_spd);
 80009f6:	bf00      	nop
 80009f8:	e7f3      	b.n	80009e2 <debugSetup+0x12>
	...

080009fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000a02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a06:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	da01      	bge.n	8000a12 <main+0x16>
  {
  Error_Handler();
 8000a0e:	f000 fafb 	bl	8001008 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a12:	f000 fdd3 	bl	80015bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a16:	f000 f84d 	bl	8000ab4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000a1a:	4b22      	ldr	r3, [pc, #136]	@ (8000aa4 <main+0xa8>)
 8000a1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a20:	4a20      	ldr	r2, [pc, #128]	@ (8000aa4 <main+0xa8>)
 8000a22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa4 <main+0xa8>)
 8000a2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a34:	603b      	str	r3, [r7, #0]
 8000a36:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000a38:	2000      	movs	r0, #0
 8000a3a:	f001 fdb7 	bl	80025ac <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000a3e:	2100      	movs	r1, #0
 8000a40:	2000      	movs	r0, #0
 8000a42:	f001 fdcd 	bl	80025e0 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000a46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a4a:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000a4c:	bf00      	nop
 8000a4e:	4b15      	ldr	r3, [pc, #84]	@ (8000aa4 <main+0xa8>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d104      	bne.n	8000a64 <main+0x68>
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	1e5a      	subs	r2, r3, #1
 8000a5e:	607a      	str	r2, [r7, #4]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	dcf4      	bgt.n	8000a4e <main+0x52>
if ( timeout < 0 )
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	da01      	bge.n	8000a6e <main+0x72>
{
Error_Handler();
 8000a6a:	f000 facd 	bl	8001008 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a6e:	f000 fa39 	bl	8000ee4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000a72:	f000 f9eb 	bl	8000e4c <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8000a76:	f000 f899 	bl	8000bac <MX_FDCAN1_Init>
  MX_TIM13_Init();
 8000a7a:	f000 f94b 	bl	8000d14 <MX_TIM13_Init>
  MX_TIM14_Init();
 8000a7e:	f000 f997 	bl	8000db0 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8000a82:	2100      	movs	r1, #0
 8000a84:	4808      	ldr	r0, [pc, #32]	@ (8000aa8 <main+0xac>)
 8000a86:	f004 fce3 	bl	8005450 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	4807      	ldr	r0, [pc, #28]	@ (8000aac <main+0xb0>)
 8000a8e:	f004 fcdf 	bl	8005450 <HAL_TIM_PWM_Start>
  Turning_SetAngle(0);
 8000a92:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8000ab0 <main+0xb4>
 8000a96:	f7ff fed7 	bl	8000848 <Turning_SetAngle>
//  goDistance(1, 0.5);
//  goDistanceP(0.4, 0.001, 0.6);
  debugSetup();
 8000a9a:	f7ff ff99 	bl	80009d0 <debugSetup>
//  debugSetup();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a9e:	bf00      	nop
 8000aa0:	e7fd      	b.n	8000a9e <main+0xa2>
 8000aa2:	bf00      	nop
 8000aa4:	58024400 	.word	0x58024400
 8000aa8:	24000294 	.word	0x24000294
 8000aac:	240002e0 	.word	0x240002e0
 8000ab0:	00000000 	.word	0x00000000

08000ab4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b09c      	sub	sp, #112	@ 0x70
 8000ab8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000abe:	224c      	movs	r2, #76	@ 0x4c
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f007 f927 	bl	8007d16 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	2220      	movs	r2, #32
 8000acc:	2100      	movs	r1, #0
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f007 f921 	bl	8007d16 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000ad4:	2004      	movs	r0, #4
 8000ad6:	f001 fd97 	bl	8002608 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ada:	2300      	movs	r3, #0
 8000adc:	603b      	str	r3, [r7, #0]
 8000ade:	4b31      	ldr	r3, [pc, #196]	@ (8000ba4 <SystemClock_Config+0xf0>)
 8000ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ae2:	4a30      	ldr	r2, [pc, #192]	@ (8000ba4 <SystemClock_Config+0xf0>)
 8000ae4:	f023 0301 	bic.w	r3, r3, #1
 8000ae8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000aea:	4b2e      	ldr	r3, [pc, #184]	@ (8000ba4 <SystemClock_Config+0xf0>)
 8000aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	603b      	str	r3, [r7, #0]
 8000af4:	4b2c      	ldr	r3, [pc, #176]	@ (8000ba8 <SystemClock_Config+0xf4>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000afc:	4a2a      	ldr	r2, [pc, #168]	@ (8000ba8 <SystemClock_Config+0xf4>)
 8000afe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b02:	6193      	str	r3, [r2, #24]
 8000b04:	4b28      	ldr	r3, [pc, #160]	@ (8000ba8 <SystemClock_Config+0xf4>)
 8000b06:	699b      	ldr	r3, [r3, #24]
 8000b08:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b0c:	603b      	str	r3, [r7, #0]
 8000b0e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b10:	bf00      	nop
 8000b12:	4b25      	ldr	r3, [pc, #148]	@ (8000ba8 <SystemClock_Config+0xf4>)
 8000b14:	699b      	ldr	r3, [r3, #24]
 8000b16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b1e:	d1f8      	bne.n	8000b12 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b20:	2302      	movs	r3, #2
 8000b22:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b24:	2301      	movs	r3, #1
 8000b26:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b28:	2340      	movs	r3, #64	@ 0x40
 8000b2a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b30:	2300      	movs	r3, #0
 8000b32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b34:	2304      	movs	r3, #4
 8000b36:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000b38:	230a      	movs	r3, #10
 8000b3a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b40:	2304      	movs	r3, #4
 8000b42:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b44:	2302      	movs	r3, #2
 8000b46:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b48:	230c      	movs	r3, #12
 8000b4a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f001 fdaf 	bl	80026bc <HAL_RCC_OscConfig>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000b64:	f000 fa50 	bl	8001008 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b68:	233f      	movs	r3, #63	@ 0x3f
 8000b6a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b6c:	2303      	movs	r3, #3
 8000b6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b70:	2300      	movs	r3, #0
 8000b72:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b74:	2300      	movs	r3, #0
 8000b76:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b7c:	2340      	movs	r3, #64	@ 0x40
 8000b7e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000b80:	2300      	movs	r3, #0
 8000b82:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b84:	2300      	movs	r3, #0
 8000b86:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b88:	1d3b      	adds	r3, r7, #4
 8000b8a:	2101      	movs	r1, #1
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f002 f9ef 	bl	8002f70 <HAL_RCC_ClockConfig>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000b98:	f000 fa36 	bl	8001008 <Error_Handler>
  }
}
 8000b9c:	bf00      	nop
 8000b9e:	3770      	adds	r7, #112	@ 0x70
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	58000400 	.word	0x58000400
 8000ba8:	58024800 	.word	0x58024800

08000bac <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000bb2:	4b54      	ldr	r3, [pc, #336]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000bb4:	4a54      	ldr	r2, [pc, #336]	@ (8000d08 <MX_FDCAN1_Init+0x15c>)
 8000bb6:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000bb8:	4b52      	ldr	r3, [pc, #328]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000bbe:	4b51      	ldr	r3, [pc, #324]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000bc4:	4b4f      	ldr	r3, [pc, #316]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000bca:	4b4e      	ldr	r3, [pc, #312]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000bd0:	4b4c      	ldr	r3, [pc, #304]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000bd6:	4b4b      	ldr	r3, [pc, #300]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000bd8:	2202      	movs	r2, #2
 8000bda:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000bdc:	4b49      	ldr	r3, [pc, #292]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000bde:	2208      	movs	r2, #8
 8000be0:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 8000be2:	4b48      	ldr	r3, [pc, #288]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000be4:	221f      	movs	r2, #31
 8000be6:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000be8:	4b46      	ldr	r3, [pc, #280]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000bea:	2208      	movs	r2, #8
 8000bec:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000bee:	4b45      	ldr	r3, [pc, #276]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000bf4:	4b43      	ldr	r3, [pc, #268]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000bfa:	4b42      	ldr	r3, [pc, #264]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000c00:	4b40      	ldr	r3, [pc, #256]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000c06:	4b3f      	ldr	r3, [pc, #252]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000c0c:	4b3d      	ldr	r3, [pc, #244]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c0e:	2201      	movs	r2, #1
 8000c10:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000c12:	4b3c      	ldr	r3, [pc, #240]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8000c18:	4b3a      	ldr	r3, [pc, #232]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c1a:	2232      	movs	r2, #50	@ 0x32
 8000c1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000c1e:	4b39      	ldr	r3, [pc, #228]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c20:	2204      	movs	r2, #4
 8000c22:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000c24:	4b37      	ldr	r3, [pc, #220]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000c2a:	4b36      	ldr	r3, [pc, #216]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c2c:	2204      	movs	r2, #4
 8000c2e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000c30:	4b34      	ldr	r3, [pc, #208]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000c36:	4b33      	ldr	r3, [pc, #204]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c38:	2204      	movs	r2, #4
 8000c3a:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000c3c:	4b31      	ldr	r3, [pc, #196]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000c42:	4b30      	ldr	r3, [pc, #192]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000c48:	4b2e      	ldr	r3, [pc, #184]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c4e:	4b2d      	ldr	r3, [pc, #180]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000c54:	4b2b      	ldr	r3, [pc, #172]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c56:	2204      	movs	r2, #4
 8000c58:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000c5a:	482a      	ldr	r0, [pc, #168]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c5c:	f000 fe30 	bl	80018c0 <HAL_FDCAN_Init>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000c66:	f000 f9cf 	bl	8001008 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
      /*AAO+*/
        sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000c6a:	4b28      	ldr	r3, [pc, #160]	@ (8000d0c <MX_FDCAN1_Init+0x160>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
        sFilterConfig.FilterIndex = 0;
 8000c70:	4b26      	ldr	r3, [pc, #152]	@ (8000d0c <MX_FDCAN1_Init+0x160>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	605a      	str	r2, [r3, #4]
        sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000c76:	4b25      	ldr	r3, [pc, #148]	@ (8000d0c <MX_FDCAN1_Init+0x160>)
 8000c78:	2202      	movs	r2, #2
 8000c7a:	609a      	str	r2, [r3, #8]
        sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000c7c:	4b23      	ldr	r3, [pc, #140]	@ (8000d0c <MX_FDCAN1_Init+0x160>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	60da      	str	r2, [r3, #12]
        sFilterConfig.FilterID1 = 0x000;   // base ID (don't care)
 8000c82:	4b22      	ldr	r3, [pc, #136]	@ (8000d0c <MX_FDCAN1_Init+0x160>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	611a      	str	r2, [r3, #16]
        sFilterConfig.FilterID2 = 0x000;   // mask = 0 → accept all messages
 8000c88:	4b20      	ldr	r3, [pc, #128]	@ (8000d0c <MX_FDCAN1_Init+0x160>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	615a      	str	r2, [r3, #20]

        /* Configure global filter to reject all non-matching frames */
        HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 8000c8e:	2301      	movs	r3, #1
 8000c90:	9300      	str	r3, [sp, #0]
 8000c92:	2301      	movs	r3, #1
 8000c94:	2202      	movs	r2, #2
 8000c96:	2102      	movs	r1, #2
 8000c98:	481a      	ldr	r0, [pc, #104]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000c9a:	f001 f865 	bl	8001d68 <HAL_FDCAN_ConfigGlobalFilter>
                                     FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

        if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000c9e:	491b      	ldr	r1, [pc, #108]	@ (8000d0c <MX_FDCAN1_Init+0x160>)
 8000ca0:	4818      	ldr	r0, [pc, #96]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000ca2:	f000 ffeb 	bl	8001c7c <HAL_FDCAN_ConfigFilter>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_FDCAN1_Init+0x104>
          {
             /* Filter configuration Error */
             Error_Handler();
 8000cac:	f000 f9ac 	bl	8001008 <Error_Handler>
          }
         /* Start the FDCAN module */
        if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000cb0:	4814      	ldr	r0, [pc, #80]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000cb2:	f001 f886 	bl	8001dc2 <HAL_FDCAN_Start>
          }
             /* Start Error */
        if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2101      	movs	r1, #1
 8000cba:	4812      	ldr	r0, [pc, #72]	@ (8000d04 <MX_FDCAN1_Init+0x158>)
 8000cbc:	f001 f8ac 	bl	8001e18 <HAL_FDCAN_ActivateNotification>
          }
             /* Notification Error */

         /* Configure Tx buffer message */
        TxHeader.Identifier = 0x111;
 8000cc0:	4b13      	ldr	r3, [pc, #76]	@ (8000d10 <MX_FDCAN1_Init+0x164>)
 8000cc2:	f240 1211 	movw	r2, #273	@ 0x111
 8000cc6:	601a      	str	r2, [r3, #0]
        TxHeader.IdType = FDCAN_STANDARD_ID;
 8000cc8:	4b11      	ldr	r3, [pc, #68]	@ (8000d10 <MX_FDCAN1_Init+0x164>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	605a      	str	r2, [r3, #4]
        TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000cce:	4b10      	ldr	r3, [pc, #64]	@ (8000d10 <MX_FDCAN1_Init+0x164>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	609a      	str	r2, [r3, #8]
        TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8000cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8000d10 <MX_FDCAN1_Init+0x164>)
 8000cd6:	2209      	movs	r2, #9
 8000cd8:	60da      	str	r2, [r3, #12]
        TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000cda:	4b0d      	ldr	r3, [pc, #52]	@ (8000d10 <MX_FDCAN1_Init+0x164>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	611a      	str	r2, [r3, #16]
        TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d10 <MX_FDCAN1_Init+0x164>)
 8000ce2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000ce6:	615a      	str	r2, [r3, #20]
        TxHeader.FDFormat = FDCAN_FD_CAN;
 8000ce8:	4b09      	ldr	r3, [pc, #36]	@ (8000d10 <MX_FDCAN1_Init+0x164>)
 8000cea:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000cee:	619a      	str	r2, [r3, #24]
        TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000cf0:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <MX_FDCAN1_Init+0x164>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	61da      	str	r2, [r3, #28]
        TxHeader.MessageMarker = 0x00;
 8000cf6:	4b06      	ldr	r3, [pc, #24]	@ (8000d10 <MX_FDCAN1_Init+0x164>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	621a      	str	r2, [r3, #32]
       /*AAO-*/

  /* USER CODE END FDCAN1_Init 2 */

}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	240001f4 	.word	0x240001f4
 8000d08:	4000a000 	.word	0x4000a000
 8000d0c:	240003c0 	.word	0x240003c0
 8000d10:	240003e0 	.word	0x240003e0

08000d14 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b088      	sub	sp, #32
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d1a:	1d3b      	adds	r3, r7, #4
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
 8000d26:	611a      	str	r2, [r3, #16]
 8000d28:	615a      	str	r2, [r3, #20]
 8000d2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8000d2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000da8 <MX_TIM13_Init+0x94>)
 8000d2e:	4a1f      	ldr	r2, [pc, #124]	@ (8000dac <MX_TIM13_Init+0x98>)
 8000d30:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8000d32:	4b1d      	ldr	r3, [pc, #116]	@ (8000da8 <MX_TIM13_Init+0x94>)
 8000d34:	224f      	movs	r2, #79	@ 0x4f
 8000d36:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d38:	4b1b      	ldr	r3, [pc, #108]	@ (8000da8 <MX_TIM13_Init+0x94>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 8000d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000da8 <MX_TIM13_Init+0x94>)
 8000d40:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000d44:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d46:	4b18      	ldr	r3, [pc, #96]	@ (8000da8 <MX_TIM13_Init+0x94>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d4c:	4b16      	ldr	r3, [pc, #88]	@ (8000da8 <MX_TIM13_Init+0x94>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8000d52:	4815      	ldr	r0, [pc, #84]	@ (8000da8 <MX_TIM13_Init+0x94>)
 8000d54:	f004 fac4 	bl	80052e0 <HAL_TIM_Base_Init>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8000d5e:	f000 f953 	bl	8001008 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8000d62:	4811      	ldr	r0, [pc, #68]	@ (8000da8 <MX_TIM13_Init+0x94>)
 8000d64:	f004 fb13 	bl	800538e <HAL_TIM_PWM_Init>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8000d6e:	f000 f94b 	bl	8001008 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d72:	2360      	movs	r3, #96	@ 0x60
 8000d74:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000d76:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000d7a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d80:	2300      	movs	r3, #0
 8000d82:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d84:	1d3b      	adds	r3, r7, #4
 8000d86:	2200      	movs	r2, #0
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4807      	ldr	r0, [pc, #28]	@ (8000da8 <MX_TIM13_Init+0x94>)
 8000d8c:	f004 fc6e 	bl	800566c <HAL_TIM_PWM_ConfigChannel>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8000d96:	f000 f937 	bl	8001008 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8000d9a:	4803      	ldr	r0, [pc, #12]	@ (8000da8 <MX_TIM13_Init+0x94>)
 8000d9c:	f000 fa1e 	bl	80011dc <HAL_TIM_MspPostInit>

}
 8000da0:	bf00      	nop
 8000da2:	3720      	adds	r7, #32
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	24000294 	.word	0x24000294
 8000dac:	40001c00 	.word	0x40001c00

08000db0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b088      	sub	sp, #32
 8000db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
 8000dbe:	609a      	str	r2, [r3, #8]
 8000dc0:	60da      	str	r2, [r3, #12]
 8000dc2:	611a      	str	r2, [r3, #16]
 8000dc4:	615a      	str	r2, [r3, #20]
 8000dc6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000dc8:	4b1e      	ldr	r3, [pc, #120]	@ (8000e44 <MX_TIM14_Init+0x94>)
 8000dca:	4a1f      	ldr	r2, [pc, #124]	@ (8000e48 <MX_TIM14_Init+0x98>)
 8000dcc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 8000dce:	4b1d      	ldr	r3, [pc, #116]	@ (8000e44 <MX_TIM14_Init+0x94>)
 8000dd0:	224f      	movs	r2, #79	@ 0x4f
 8000dd2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dd4:	4b1b      	ldr	r3, [pc, #108]	@ (8000e44 <MX_TIM14_Init+0x94>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8000dda:	4b1a      	ldr	r3, [pc, #104]	@ (8000e44 <MX_TIM14_Init+0x94>)
 8000ddc:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000de0:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000de2:	4b18      	ldr	r3, [pc, #96]	@ (8000e44 <MX_TIM14_Init+0x94>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000de8:	4b16      	ldr	r3, [pc, #88]	@ (8000e44 <MX_TIM14_Init+0x94>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000dee:	4815      	ldr	r0, [pc, #84]	@ (8000e44 <MX_TIM14_Init+0x94>)
 8000df0:	f004 fa76 	bl	80052e0 <HAL_TIM_Base_Init>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8000dfa:	f000 f905 	bl	8001008 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000dfe:	4811      	ldr	r0, [pc, #68]	@ (8000e44 <MX_TIM14_Init+0x94>)
 8000e00:	f004 fac5 	bl	800538e <HAL_TIM_PWM_Init>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8000e0a:	f000 f8fd 	bl	8001008 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e0e:	2360      	movs	r3, #96	@ 0x60
 8000e10:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000e12:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000e16:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e20:	1d3b      	adds	r3, r7, #4
 8000e22:	2200      	movs	r2, #0
 8000e24:	4619      	mov	r1, r3
 8000e26:	4807      	ldr	r0, [pc, #28]	@ (8000e44 <MX_TIM14_Init+0x94>)
 8000e28:	f004 fc20 	bl	800566c <HAL_TIM_PWM_ConfigChannel>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8000e32:	f000 f8e9 	bl	8001008 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000e36:	4803      	ldr	r0, [pc, #12]	@ (8000e44 <MX_TIM14_Init+0x94>)
 8000e38:	f000 f9d0 	bl	80011dc <HAL_TIM_MspPostInit>

}
 8000e3c:	bf00      	nop
 8000e3e:	3720      	adds	r7, #32
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	240002e0 	.word	0x240002e0
 8000e48:	40002000 	.word	0x40002000

08000e4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e50:	4b22      	ldr	r3, [pc, #136]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000e52:	4a23      	ldr	r2, [pc, #140]	@ (8000ee0 <MX_USART3_UART_Init+0x94>)
 8000e54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e56:	4b21      	ldr	r3, [pc, #132]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000e58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e64:	4b1d      	ldr	r3, [pc, #116]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e70:	4b1a      	ldr	r3, [pc, #104]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000e72:	220c      	movs	r2, #12
 8000e74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e76:	4b19      	ldr	r3, [pc, #100]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e7c:	4b17      	ldr	r3, [pc, #92]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e82:	4b16      	ldr	r3, [pc, #88]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e88:	4b14      	ldr	r3, [pc, #80]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e8e:	4b13      	ldr	r3, [pc, #76]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e94:	4811      	ldr	r0, [pc, #68]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000e96:	f005 f898 	bl	8005fca <HAL_UART_Init>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000ea0:	f000 f8b2 	bl	8001008 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	480d      	ldr	r0, [pc, #52]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000ea8:	f006 f92f 	bl	800710a <HAL_UARTEx_SetTxFifoThreshold>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000eb2:	f000 f8a9 	bl	8001008 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	4808      	ldr	r0, [pc, #32]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000eba:	f006 f964 	bl	8007186 <HAL_UARTEx_SetRxFifoThreshold>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000ec4:	f000 f8a0 	bl	8001008 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000ec8:	4804      	ldr	r0, [pc, #16]	@ (8000edc <MX_USART3_UART_Init+0x90>)
 8000eca:	f006 f8e5 	bl	8007098 <HAL_UARTEx_DisableFifoMode>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ed4:	f000 f898 	bl	8001008 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ed8:	bf00      	nop
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	2400032c 	.word	0x2400032c
 8000ee0:	40004800 	.word	0x40004800

08000ee4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08c      	sub	sp, #48	@ 0x30
 8000ee8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eea:	f107 031c 	add.w	r3, r7, #28
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000efa:	4b40      	ldr	r3, [pc, #256]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000efc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f00:	4a3e      	ldr	r2, [pc, #248]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f02:	f043 0304 	orr.w	r3, r3, #4
 8000f06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f0a:	4b3c      	ldr	r3, [pc, #240]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f10:	f003 0304 	and.w	r3, r3, #4
 8000f14:	61bb      	str	r3, [r7, #24]
 8000f16:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f18:	4b38      	ldr	r3, [pc, #224]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f1e:	4a37      	ldr	r2, [pc, #220]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f20:	f043 0320 	orr.w	r3, r3, #32
 8000f24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f28:	4b34      	ldr	r3, [pc, #208]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f2e:	f003 0320 	and.w	r3, r3, #32
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f36:	4b31      	ldr	r3, [pc, #196]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f3c:	4a2f      	ldr	r2, [pc, #188]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f46:	4b2d      	ldr	r3, [pc, #180]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f50:	613b      	str	r3, [r7, #16]
 8000f52:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f54:	4b29      	ldr	r3, [pc, #164]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f5a:	4a28      	ldr	r2, [pc, #160]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f5c:	f043 0302 	orr.w	r3, r3, #2
 8000f60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f64:	4b25      	ldr	r3, [pc, #148]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6a:	f003 0302 	and.w	r3, r3, #2
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f72:	4b22      	ldr	r3, [pc, #136]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f78:	4a20      	ldr	r2, [pc, #128]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f7a:	f043 0308 	orr.w	r3, r3, #8
 8000f7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f82:	4b1e      	ldr	r3, [pc, #120]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f88:	f003 0308 	and.w	r3, r3, #8
 8000f8c:	60bb      	str	r3, [r7, #8]
 8000f8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f90:	4b1a      	ldr	r3, [pc, #104]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f96:	4a19      	ldr	r2, [pc, #100]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fa0:	4b16      	ldr	r3, [pc, #88]	@ (8000ffc <MX_GPIO_Init+0x118>)
 8000fa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa6:	f003 0301 	and.w	r3, r3, #1
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000fb4:	4812      	ldr	r0, [pc, #72]	@ (8001000 <MX_GPIO_Init+0x11c>)
 8000fb6:	f001 fadf 	bl	8002578 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fc8:	f107 031c 	add.w	r3, r7, #28
 8000fcc:	4619      	mov	r1, r3
 8000fce:	480d      	ldr	r0, [pc, #52]	@ (8001004 <MX_GPIO_Init+0x120>)
 8000fd0:	f001 f922 	bl	8002218 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 8000fd4:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000fd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe6:	f107 031c 	add.w	r3, r7, #28
 8000fea:	4619      	mov	r1, r3
 8000fec:	4804      	ldr	r0, [pc, #16]	@ (8001000 <MX_GPIO_Init+0x11c>)
 8000fee:	f001 f913 	bl	8002218 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ff2:	bf00      	nop
 8000ff4:	3730      	adds	r7, #48	@ 0x30
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	58024400 	.word	0x58024400
 8001000:	58020400 	.word	0x58020400
 8001004:	58020800 	.word	0x58020800

08001008 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800100c:	b672      	cpsid	i
}
 800100e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <Error_Handler+0x8>

08001014 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800101c:	1d39      	adds	r1, r7, #4
 800101e:	f04f 33ff 	mov.w	r3, #4294967295
 8001022:	2201      	movs	r2, #1
 8001024:	4803      	ldr	r0, [pc, #12]	@ (8001034 <__io_putchar+0x20>)
 8001026:	f005 f820 	bl	800606a <HAL_UART_Transmit>
  return ch;
 800102a:	687b      	ldr	r3, [r7, #4]
}
 800102c:	4618      	mov	r0, r3
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	2400032c 	.word	0x2400032c

08001038 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800103e:	4b0a      	ldr	r3, [pc, #40]	@ (8001068 <HAL_MspInit+0x30>)
 8001040:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001044:	4a08      	ldr	r2, [pc, #32]	@ (8001068 <HAL_MspInit+0x30>)
 8001046:	f043 0302 	orr.w	r3, r3, #2
 800104a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800104e:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <HAL_MspInit+0x30>)
 8001050:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001054:	f003 0302 	and.w	r3, r3, #2
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	58024400 	.word	0x58024400

0800106c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b0ba      	sub	sp, #232	@ 0xe8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001074:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001084:	f107 0310 	add.w	r3, r7, #16
 8001088:	22c0      	movs	r2, #192	@ 0xc0
 800108a:	2100      	movs	r1, #0
 800108c:	4618      	mov	r0, r3
 800108e:	f006 fe42 	bl	8007d16 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a31      	ldr	r2, [pc, #196]	@ (800115c <HAL_FDCAN_MspInit+0xf0>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d15b      	bne.n	8001154 <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800109c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80010a0:	f04f 0300 	mov.w	r3, #0
 80010a4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80010a8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80010ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010b0:	f107 0310 	add.w	r3, r7, #16
 80010b4:	4618      	mov	r0, r3
 80010b6:	f002 fae7 	bl	8003688 <HAL_RCCEx_PeriphCLKConfig>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80010c0:	f7ff ffa2 	bl	8001008 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80010c4:	4b26      	ldr	r3, [pc, #152]	@ (8001160 <HAL_FDCAN_MspInit+0xf4>)
 80010c6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80010ca:	4a25      	ldr	r2, [pc, #148]	@ (8001160 <HAL_FDCAN_MspInit+0xf4>)
 80010cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010d0:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80010d4:	4b22      	ldr	r3, [pc, #136]	@ (8001160 <HAL_FDCAN_MspInit+0xf4>)
 80010d6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80010da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001160 <HAL_FDCAN_MspInit+0xf4>)
 80010e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010e8:	4a1d      	ldr	r2, [pc, #116]	@ (8001160 <HAL_FDCAN_MspInit+0xf4>)
 80010ea:	f043 0308 	orr.w	r3, r3, #8
 80010ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001160 <HAL_FDCAN_MspInit+0xf4>)
 80010f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010f8:	f003 0308 	and.w	r3, r3, #8
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 8001100:	2301      	movs	r3, #1
 8001102:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001106:	2302      	movs	r3, #2
 8001108:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001112:	2303      	movs	r3, #3
 8001114:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001118:	2309      	movs	r3, #9
 800111a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 800111e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001122:	4619      	mov	r1, r3
 8001124:	480f      	ldr	r0, [pc, #60]	@ (8001164 <HAL_FDCAN_MspInit+0xf8>)
 8001126:	f001 f877 	bl	8002218 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 800112a:	2302      	movs	r3, #2
 800112c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001130:	2302      	movs	r3, #2
 8001132:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001136:	2301      	movs	r3, #1
 8001138:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113c:	2303      	movs	r3, #3
 800113e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001142:	2309      	movs	r3, #9
 8001144:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8001148:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800114c:	4619      	mov	r1, r3
 800114e:	4805      	ldr	r0, [pc, #20]	@ (8001164 <HAL_FDCAN_MspInit+0xf8>)
 8001150:	f001 f862 	bl	8002218 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001154:	bf00      	nop
 8001156:	37e8      	adds	r7, #232	@ 0xe8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	4000a000 	.word	0x4000a000
 8001160:	58024400 	.word	0x58024400
 8001164:	58020c00 	.word	0x58020c00

08001168 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001168:	b480      	push	{r7}
 800116a:	b085      	sub	sp, #20
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a16      	ldr	r2, [pc, #88]	@ (80011d0 <HAL_TIM_Base_MspInit+0x68>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d10f      	bne.n	800119a <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800117a:	4b16      	ldr	r3, [pc, #88]	@ (80011d4 <HAL_TIM_Base_MspInit+0x6c>)
 800117c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001180:	4a14      	ldr	r2, [pc, #80]	@ (80011d4 <HAL_TIM_Base_MspInit+0x6c>)
 8001182:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001186:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800118a:	4b12      	ldr	r3, [pc, #72]	@ (80011d4 <HAL_TIM_Base_MspInit+0x6c>)
 800118c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001190:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001198:	e013      	b.n	80011c2 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a0e      	ldr	r2, [pc, #56]	@ (80011d8 <HAL_TIM_Base_MspInit+0x70>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d10e      	bne.n	80011c2 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80011a4:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <HAL_TIM_Base_MspInit+0x6c>)
 80011a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011aa:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <HAL_TIM_Base_MspInit+0x6c>)
 80011ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011b0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011b4:	4b07      	ldr	r3, [pc, #28]	@ (80011d4 <HAL_TIM_Base_MspInit+0x6c>)
 80011b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011be:	60bb      	str	r3, [r7, #8]
 80011c0:	68bb      	ldr	r3, [r7, #8]
}
 80011c2:	bf00      	nop
 80011c4:	3714      	adds	r7, #20
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	40001c00 	.word	0x40001c00
 80011d4:	58024400 	.word	0x58024400
 80011d8:	40002000 	.word	0x40002000

080011dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08a      	sub	sp, #40	@ 0x28
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e4:	f107 0314 	add.w	r3, r7, #20
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	605a      	str	r2, [r3, #4]
 80011ee:	609a      	str	r2, [r3, #8]
 80011f0:	60da      	str	r2, [r3, #12]
 80011f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a26      	ldr	r2, [pc, #152]	@ (8001294 <HAL_TIM_MspPostInit+0xb8>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d120      	bne.n	8001240 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80011fe:	4b26      	ldr	r3, [pc, #152]	@ (8001298 <HAL_TIM_MspPostInit+0xbc>)
 8001200:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001204:	4a24      	ldr	r2, [pc, #144]	@ (8001298 <HAL_TIM_MspPostInit+0xbc>)
 8001206:	f043 0320 	orr.w	r3, r3, #32
 800120a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800120e:	4b22      	ldr	r3, [pc, #136]	@ (8001298 <HAL_TIM_MspPostInit+0xbc>)
 8001210:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001214:	f003 0320 	and.w	r3, r3, #32
 8001218:	613b      	str	r3, [r7, #16]
 800121a:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800121c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001222:	2302      	movs	r3, #2
 8001224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122a:	2300      	movs	r3, #0
 800122c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 800122e:	2309      	movs	r3, #9
 8001230:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001232:	f107 0314 	add.w	r3, r7, #20
 8001236:	4619      	mov	r1, r3
 8001238:	4818      	ldr	r0, [pc, #96]	@ (800129c <HAL_TIM_MspPostInit+0xc0>)
 800123a:	f000 ffed 	bl	8002218 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 800123e:	e024      	b.n	800128a <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a16      	ldr	r2, [pc, #88]	@ (80012a0 <HAL_TIM_MspPostInit+0xc4>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d11f      	bne.n	800128a <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800124a:	4b13      	ldr	r3, [pc, #76]	@ (8001298 <HAL_TIM_MspPostInit+0xbc>)
 800124c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001250:	4a11      	ldr	r2, [pc, #68]	@ (8001298 <HAL_TIM_MspPostInit+0xbc>)
 8001252:	f043 0320 	orr.w	r3, r3, #32
 8001256:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800125a:	4b0f      	ldr	r3, [pc, #60]	@ (8001298 <HAL_TIM_MspPostInit+0xbc>)
 800125c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001260:	f003 0320 	and.w	r3, r3, #32
 8001264:	60fb      	str	r3, [r7, #12]
 8001266:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001268:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800126c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126e:	2302      	movs	r3, #2
 8001270:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	2300      	movs	r3, #0
 8001274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001276:	2300      	movs	r3, #0
 8001278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 800127a:	2309      	movs	r3, #9
 800127c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800127e:	f107 0314 	add.w	r3, r7, #20
 8001282:	4619      	mov	r1, r3
 8001284:	4805      	ldr	r0, [pc, #20]	@ (800129c <HAL_TIM_MspPostInit+0xc0>)
 8001286:	f000 ffc7 	bl	8002218 <HAL_GPIO_Init>
}
 800128a:	bf00      	nop
 800128c:	3728      	adds	r7, #40	@ 0x28
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	40001c00 	.word	0x40001c00
 8001298:	58024400 	.word	0x58024400
 800129c:	58021400 	.word	0x58021400
 80012a0:	40002000 	.word	0x40002000

080012a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b0ba      	sub	sp, #232	@ 0xe8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012bc:	f107 0310 	add.w	r3, r7, #16
 80012c0:	22c0      	movs	r2, #192	@ 0xc0
 80012c2:	2100      	movs	r1, #0
 80012c4:	4618      	mov	r0, r3
 80012c6:	f006 fd26 	bl	8007d16 <memset>
  if(huart->Instance==USART3)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a27      	ldr	r2, [pc, #156]	@ (800136c <HAL_UART_MspInit+0xc8>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d146      	bne.n	8001362 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80012d4:	f04f 0202 	mov.w	r2, #2
 80012d8:	f04f 0300 	mov.w	r3, #0
 80012dc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80012e0:	2300      	movs	r3, #0
 80012e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012e6:	f107 0310 	add.w	r3, r7, #16
 80012ea:	4618      	mov	r0, r3
 80012ec:	f002 f9cc 	bl	8003688 <HAL_RCCEx_PeriphCLKConfig>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80012f6:	f7ff fe87 	bl	8001008 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001370 <HAL_UART_MspInit+0xcc>)
 80012fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001300:	4a1b      	ldr	r2, [pc, #108]	@ (8001370 <HAL_UART_MspInit+0xcc>)
 8001302:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001306:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800130a:	4b19      	ldr	r3, [pc, #100]	@ (8001370 <HAL_UART_MspInit+0xcc>)
 800130c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001310:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001314:	60fb      	str	r3, [r7, #12]
 8001316:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001318:	4b15      	ldr	r3, [pc, #84]	@ (8001370 <HAL_UART_MspInit+0xcc>)
 800131a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800131e:	4a14      	ldr	r2, [pc, #80]	@ (8001370 <HAL_UART_MspInit+0xcc>)
 8001320:	f043 0308 	orr.w	r3, r3, #8
 8001324:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001328:	4b11      	ldr	r3, [pc, #68]	@ (8001370 <HAL_UART_MspInit+0xcc>)
 800132a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800132e:	f003 0308 	and.w	r3, r3, #8
 8001332:	60bb      	str	r3, [r7, #8]
 8001334:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001336:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800133a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133e:	2302      	movs	r3, #2
 8001340:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134a:	2300      	movs	r3, #0
 800134c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001350:	2307      	movs	r3, #7
 8001352:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001356:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800135a:	4619      	mov	r1, r3
 800135c:	4805      	ldr	r0, [pc, #20]	@ (8001374 <HAL_UART_MspInit+0xd0>)
 800135e:	f000 ff5b 	bl	8002218 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001362:	bf00      	nop
 8001364:	37e8      	adds	r7, #232	@ 0xe8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40004800 	.word	0x40004800
 8001370:	58024400 	.word	0x58024400
 8001374:	58020c00 	.word	0x58020c00

08001378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800137c:	bf00      	nop
 800137e:	e7fd      	b.n	800137c <NMI_Handler+0x4>

08001380 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001384:	bf00      	nop
 8001386:	e7fd      	b.n	8001384 <HardFault_Handler+0x4>

08001388 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800138c:	bf00      	nop
 800138e:	e7fd      	b.n	800138c <MemManage_Handler+0x4>

08001390 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <BusFault_Handler+0x4>

08001398 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <UsageFault_Handler+0x4>

080013a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr

080013ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr

080013ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013ce:	f000 f967 	bl	80016a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013d6:	b480      	push	{r7}
 80013d8:	af00      	add	r7, sp, #0
  return 1;
 80013da:	2301      	movs	r3, #1
}
 80013dc:	4618      	mov	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr

080013e6 <_kill>:

int _kill(int pid, int sig)
{
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b082      	sub	sp, #8
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
 80013ee:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013f0:	f006 fce4 	bl	8007dbc <__errno>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2216      	movs	r2, #22
 80013f8:	601a      	str	r2, [r3, #0]
  return -1;
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <_exit>:

void _exit (int status)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	b082      	sub	sp, #8
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800140e:	f04f 31ff 	mov.w	r1, #4294967295
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f7ff ffe7 	bl	80013e6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001418:	bf00      	nop
 800141a:	e7fd      	b.n	8001418 <_exit+0x12>

0800141c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001428:	2300      	movs	r3, #0
 800142a:	617b      	str	r3, [r7, #20]
 800142c:	e00a      	b.n	8001444 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800142e:	f3af 8000 	nop.w
 8001432:	4601      	mov	r1, r0
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	1c5a      	adds	r2, r3, #1
 8001438:	60ba      	str	r2, [r7, #8]
 800143a:	b2ca      	uxtb	r2, r1
 800143c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	3301      	adds	r3, #1
 8001442:	617b      	str	r3, [r7, #20]
 8001444:	697a      	ldr	r2, [r7, #20]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	429a      	cmp	r2, r3
 800144a:	dbf0      	blt.n	800142e <_read+0x12>
  }

  return len;
 800144c:	687b      	ldr	r3, [r7, #4]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3718      	adds	r7, #24
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	b086      	sub	sp, #24
 800145a:	af00      	add	r7, sp, #0
 800145c:	60f8      	str	r0, [r7, #12]
 800145e:	60b9      	str	r1, [r7, #8]
 8001460:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001462:	2300      	movs	r3, #0
 8001464:	617b      	str	r3, [r7, #20]
 8001466:	e009      	b.n	800147c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	1c5a      	adds	r2, r3, #1
 800146c:	60ba      	str	r2, [r7, #8]
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff fdcf 	bl	8001014 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	3301      	adds	r3, #1
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	697a      	ldr	r2, [r7, #20]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	429a      	cmp	r2, r3
 8001482:	dbf1      	blt.n	8001468 <_write+0x12>
  }
  return len;
 8001484:	687b      	ldr	r3, [r7, #4]
}
 8001486:	4618      	mov	r0, r3
 8001488:	3718      	adds	r7, #24
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <_close>:

int _close(int file)
{
 800148e:	b480      	push	{r7}
 8001490:	b083      	sub	sp, #12
 8001492:	af00      	add	r7, sp, #0
 8001494:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001496:	f04f 33ff 	mov.w	r3, #4294967295
}
 800149a:	4618      	mov	r0, r3
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr

080014a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014a6:	b480      	push	{r7}
 80014a8:	b083      	sub	sp, #12
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
 80014ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014b6:	605a      	str	r2, [r3, #4]
  return 0;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr

080014c6 <_isatty>:

int _isatty(int file)
{
 80014c6:	b480      	push	{r7}
 80014c8:	b083      	sub	sp, #12
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014ce:	2301      	movs	r3, #1
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3714      	adds	r7, #20
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
	...

080014f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001500:	4a14      	ldr	r2, [pc, #80]	@ (8001554 <_sbrk+0x5c>)
 8001502:	4b15      	ldr	r3, [pc, #84]	@ (8001558 <_sbrk+0x60>)
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800150c:	4b13      	ldr	r3, [pc, #76]	@ (800155c <_sbrk+0x64>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001514:	4b11      	ldr	r3, [pc, #68]	@ (800155c <_sbrk+0x64>)
 8001516:	4a12      	ldr	r2, [pc, #72]	@ (8001560 <_sbrk+0x68>)
 8001518:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800151a:	4b10      	ldr	r3, [pc, #64]	@ (800155c <_sbrk+0x64>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4413      	add	r3, r2
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	429a      	cmp	r2, r3
 8001526:	d207      	bcs.n	8001538 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001528:	f006 fc48 	bl	8007dbc <__errno>
 800152c:	4603      	mov	r3, r0
 800152e:	220c      	movs	r2, #12
 8001530:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001532:	f04f 33ff 	mov.w	r3, #4294967295
 8001536:	e009      	b.n	800154c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001538:	4b08      	ldr	r3, [pc, #32]	@ (800155c <_sbrk+0x64>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800153e:	4b07      	ldr	r3, [pc, #28]	@ (800155c <_sbrk+0x64>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4413      	add	r3, r2
 8001546:	4a05      	ldr	r2, [pc, #20]	@ (800155c <_sbrk+0x64>)
 8001548:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800154a:	68fb      	ldr	r3, [r7, #12]
}
 800154c:	4618      	mov	r0, r3
 800154e:	3718      	adds	r7, #24
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	24080000 	.word	0x24080000
 8001558:	00000400 	.word	0x00000400
 800155c:	24000404 	.word	0x24000404
 8001560:	24000558 	.word	0x24000558

08001564 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001564:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80015a0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001568:	f7ff f956 	bl	8000818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800156c:	f7ff f8a6 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001570:	480c      	ldr	r0, [pc, #48]	@ (80015a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001572:	490d      	ldr	r1, [pc, #52]	@ (80015a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001574:	4a0d      	ldr	r2, [pc, #52]	@ (80015ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001576:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001578:	e002      	b.n	8001580 <LoopCopyDataInit>

0800157a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800157a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800157c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800157e:	3304      	adds	r3, #4

08001580 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001580:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001582:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001584:	d3f9      	bcc.n	800157a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001586:	4a0a      	ldr	r2, [pc, #40]	@ (80015b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001588:	4c0a      	ldr	r4, [pc, #40]	@ (80015b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800158a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800158c:	e001      	b.n	8001592 <LoopFillZerobss>

0800158e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800158e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001590:	3204      	adds	r2, #4

08001592 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001592:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001594:	d3fb      	bcc.n	800158e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001596:	f006 fc17 	bl	8007dc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800159a:	f7ff fa2f 	bl	80009fc <main>
  bx  lr
 800159e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015a0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80015a4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80015a8:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 80015ac:	08009f04 	.word	0x08009f04
  ldr r2, =_sbss
 80015b0:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 80015b4:	24000558 	.word	0x24000558

080015b8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015b8:	e7fe      	b.n	80015b8 <ADC3_IRQHandler>
	...

080015bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015c2:	2003      	movs	r0, #3
 80015c4:	f000 f94a 	bl	800185c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80015c8:	f001 fe88 	bl	80032dc <HAL_RCC_GetSysClockFreq>
 80015cc:	4602      	mov	r2, r0
 80015ce:	4b15      	ldr	r3, [pc, #84]	@ (8001624 <HAL_Init+0x68>)
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	0a1b      	lsrs	r3, r3, #8
 80015d4:	f003 030f 	and.w	r3, r3, #15
 80015d8:	4913      	ldr	r1, [pc, #76]	@ (8001628 <HAL_Init+0x6c>)
 80015da:	5ccb      	ldrb	r3, [r1, r3]
 80015dc:	f003 031f 	and.w	r3, r3, #31
 80015e0:	fa22 f303 	lsr.w	r3, r2, r3
 80015e4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80015e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001624 <HAL_Init+0x68>)
 80015e8:	699b      	ldr	r3, [r3, #24]
 80015ea:	f003 030f 	and.w	r3, r3, #15
 80015ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001628 <HAL_Init+0x6c>)
 80015f0:	5cd3      	ldrb	r3, [r2, r3]
 80015f2:	f003 031f 	and.w	r3, r3, #31
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	fa22 f303 	lsr.w	r3, r2, r3
 80015fc:	4a0b      	ldr	r2, [pc, #44]	@ (800162c <HAL_Init+0x70>)
 80015fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001600:	4a0b      	ldr	r2, [pc, #44]	@ (8001630 <HAL_Init+0x74>)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001606:	200f      	movs	r0, #15
 8001608:	f000 f814 	bl	8001634 <HAL_InitTick>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e002      	b.n	800161c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001616:	f7ff fd0f 	bl	8001038 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800161a:	2300      	movs	r3, #0
}
 800161c:	4618      	mov	r0, r3
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	58024400 	.word	0x58024400
 8001628:	08009b44 	.word	0x08009b44
 800162c:	24000004 	.word	0x24000004
 8001630:	24000000 	.word	0x24000000

08001634 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800163c:	4b15      	ldr	r3, [pc, #84]	@ (8001694 <HAL_InitTick+0x60>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d101      	bne.n	8001648 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e021      	b.n	800168c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001648:	4b13      	ldr	r3, [pc, #76]	@ (8001698 <HAL_InitTick+0x64>)
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	4b11      	ldr	r3, [pc, #68]	@ (8001694 <HAL_InitTick+0x60>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	4619      	mov	r1, r3
 8001652:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001656:	fbb3 f3f1 	udiv	r3, r3, r1
 800165a:	fbb2 f3f3 	udiv	r3, r2, r3
 800165e:	4618      	mov	r0, r3
 8001660:	f000 f921 	bl	80018a6 <HAL_SYSTICK_Config>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e00e      	b.n	800168c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2b0f      	cmp	r3, #15
 8001672:	d80a      	bhi.n	800168a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001674:	2200      	movs	r2, #0
 8001676:	6879      	ldr	r1, [r7, #4]
 8001678:	f04f 30ff 	mov.w	r0, #4294967295
 800167c:	f000 f8f9 	bl	8001872 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001680:	4a06      	ldr	r2, [pc, #24]	@ (800169c <HAL_InitTick+0x68>)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001686:	2300      	movs	r3, #0
 8001688:	e000      	b.n	800168c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
}
 800168c:	4618      	mov	r0, r3
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	2400000c 	.word	0x2400000c
 8001698:	24000000 	.word	0x24000000
 800169c:	24000008 	.word	0x24000008

080016a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016a4:	4b06      	ldr	r3, [pc, #24]	@ (80016c0 <HAL_IncTick+0x20>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	461a      	mov	r2, r3
 80016aa:	4b06      	ldr	r3, [pc, #24]	@ (80016c4 <HAL_IncTick+0x24>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4413      	add	r3, r2
 80016b0:	4a04      	ldr	r2, [pc, #16]	@ (80016c4 <HAL_IncTick+0x24>)
 80016b2:	6013      	str	r3, [r2, #0]
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	2400000c 	.word	0x2400000c
 80016c4:	24000408 	.word	0x24000408

080016c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  return uwTick;
 80016cc:	4b03      	ldr	r3, [pc, #12]	@ (80016dc <HAL_GetTick+0x14>)
 80016ce:	681b      	ldr	r3, [r3, #0]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	24000408 	.word	0x24000408

080016e0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80016e4:	4b03      	ldr	r3, [pc, #12]	@ (80016f4 <HAL_GetREVID+0x14>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	0c1b      	lsrs	r3, r3, #16
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr
 80016f4:	5c001000 	.word	0x5c001000

080016f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001708:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <__NVIC_SetPriorityGrouping+0x40>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800170e:	68ba      	ldr	r2, [r7, #8]
 8001710:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001714:	4013      	ands	r3, r2
 8001716:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001720:	4b06      	ldr	r3, [pc, #24]	@ (800173c <__NVIC_SetPriorityGrouping+0x44>)
 8001722:	4313      	orrs	r3, r2
 8001724:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001726:	4a04      	ldr	r2, [pc, #16]	@ (8001738 <__NVIC_SetPriorityGrouping+0x40>)
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	60d3      	str	r3, [r2, #12]
}
 800172c:	bf00      	nop
 800172e:	3714      	adds	r7, #20
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	e000ed00 	.word	0xe000ed00
 800173c:	05fa0000 	.word	0x05fa0000

08001740 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001744:	4b04      	ldr	r3, [pc, #16]	@ (8001758 <__NVIC_GetPriorityGrouping+0x18>)
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	0a1b      	lsrs	r3, r3, #8
 800174a:	f003 0307 	and.w	r3, r3, #7
}
 800174e:	4618      	mov	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	6039      	str	r1, [r7, #0]
 8001766:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001768:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800176c:	2b00      	cmp	r3, #0
 800176e:	db0a      	blt.n	8001786 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	b2da      	uxtb	r2, r3
 8001774:	490c      	ldr	r1, [pc, #48]	@ (80017a8 <__NVIC_SetPriority+0x4c>)
 8001776:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800177a:	0112      	lsls	r2, r2, #4
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	440b      	add	r3, r1
 8001780:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001784:	e00a      	b.n	800179c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	b2da      	uxtb	r2, r3
 800178a:	4908      	ldr	r1, [pc, #32]	@ (80017ac <__NVIC_SetPriority+0x50>)
 800178c:	88fb      	ldrh	r3, [r7, #6]
 800178e:	f003 030f 	and.w	r3, r3, #15
 8001792:	3b04      	subs	r3, #4
 8001794:	0112      	lsls	r2, r2, #4
 8001796:	b2d2      	uxtb	r2, r2
 8001798:	440b      	add	r3, r1
 800179a:	761a      	strb	r2, [r3, #24]
}
 800179c:	bf00      	nop
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	e000e100 	.word	0xe000e100
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b089      	sub	sp, #36	@ 0x24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	f003 0307 	and.w	r3, r3, #7
 80017c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	f1c3 0307 	rsb	r3, r3, #7
 80017ca:	2b04      	cmp	r3, #4
 80017cc:	bf28      	it	cs
 80017ce:	2304      	movcs	r3, #4
 80017d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	3304      	adds	r3, #4
 80017d6:	2b06      	cmp	r3, #6
 80017d8:	d902      	bls.n	80017e0 <NVIC_EncodePriority+0x30>
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	3b03      	subs	r3, #3
 80017de:	e000      	b.n	80017e2 <NVIC_EncodePriority+0x32>
 80017e0:	2300      	movs	r3, #0
 80017e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e4:	f04f 32ff 	mov.w	r2, #4294967295
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	43da      	mvns	r2, r3
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	401a      	ands	r2, r3
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017f8:	f04f 31ff 	mov.w	r1, #4294967295
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001802:	43d9      	mvns	r1, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001808:	4313      	orrs	r3, r2
         );
}
 800180a:	4618      	mov	r0, r3
 800180c:	3724      	adds	r7, #36	@ 0x24
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
	...

08001818 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	3b01      	subs	r3, #1
 8001824:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001828:	d301      	bcc.n	800182e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800182a:	2301      	movs	r3, #1
 800182c:	e00f      	b.n	800184e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800182e:	4a0a      	ldr	r2, [pc, #40]	@ (8001858 <SysTick_Config+0x40>)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3b01      	subs	r3, #1
 8001834:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001836:	210f      	movs	r1, #15
 8001838:	f04f 30ff 	mov.w	r0, #4294967295
 800183c:	f7ff ff8e 	bl	800175c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001840:	4b05      	ldr	r3, [pc, #20]	@ (8001858 <SysTick_Config+0x40>)
 8001842:	2200      	movs	r2, #0
 8001844:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001846:	4b04      	ldr	r3, [pc, #16]	@ (8001858 <SysTick_Config+0x40>)
 8001848:	2207      	movs	r2, #7
 800184a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	e000e010 	.word	0xe000e010

0800185c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f7ff ff47 	bl	80016f8 <__NVIC_SetPriorityGrouping>
}
 800186a:	bf00      	nop
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b086      	sub	sp, #24
 8001876:	af00      	add	r7, sp, #0
 8001878:	4603      	mov	r3, r0
 800187a:	60b9      	str	r1, [r7, #8]
 800187c:	607a      	str	r2, [r7, #4]
 800187e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001880:	f7ff ff5e 	bl	8001740 <__NVIC_GetPriorityGrouping>
 8001884:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	68b9      	ldr	r1, [r7, #8]
 800188a:	6978      	ldr	r0, [r7, #20]
 800188c:	f7ff ff90 	bl	80017b0 <NVIC_EncodePriority>
 8001890:	4602      	mov	r2, r0
 8001892:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001896:	4611      	mov	r1, r2
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff ff5f 	bl	800175c <__NVIC_SetPriority>
}
 800189e:	bf00      	nop
 80018a0:	3718      	adds	r7, #24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b082      	sub	sp, #8
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f7ff ffb2 	bl	8001818 <SysTick_Config>
 80018b4:	4603      	mov	r3, r0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
	...

080018c0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b098      	sub	sp, #96	@ 0x60
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80018c8:	4a84      	ldr	r2, [pc, #528]	@ (8001adc <HAL_FDCAN_Init+0x21c>)
 80018ca:	f107 030c 	add.w	r3, r7, #12
 80018ce:	4611      	mov	r1, r2
 80018d0:	224c      	movs	r2, #76	@ 0x4c
 80018d2:	4618      	mov	r0, r3
 80018d4:	f006 fa9f 	bl	8007e16 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d101      	bne.n	80018e2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e1c6      	b.n	8001c70 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a7e      	ldr	r2, [pc, #504]	@ (8001ae0 <HAL_FDCAN_Init+0x220>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d106      	bne.n	80018fa <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80018f4:	461a      	mov	r2, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001900:	b2db      	uxtb	r3, r3
 8001902:	2b00      	cmp	r3, #0
 8001904:	d106      	bne.n	8001914 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2200      	movs	r2, #0
 800190a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7ff fbac 	bl	800106c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	699a      	ldr	r2, [r3, #24]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f022 0210 	bic.w	r2, r2, #16
 8001922:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001924:	f7ff fed0 	bl	80016c8 <HAL_GetTick>
 8001928:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800192a:	e014      	b.n	8001956 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800192c:	f7ff fecc 	bl	80016c8 <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b0a      	cmp	r3, #10
 8001938:	d90d      	bls.n	8001956 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001940:	f043 0201 	orr.w	r2, r3, #1
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2203      	movs	r2, #3
 800194e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e18c      	b.n	8001c70 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	699b      	ldr	r3, [r3, #24]
 800195c:	f003 0308 	and.w	r3, r3, #8
 8001960:	2b08      	cmp	r3, #8
 8001962:	d0e3      	beq.n	800192c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	699a      	ldr	r2, [r3, #24]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f042 0201 	orr.w	r2, r2, #1
 8001972:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001974:	f7ff fea8 	bl	80016c8 <HAL_GetTick>
 8001978:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800197a:	e014      	b.n	80019a6 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800197c:	f7ff fea4 	bl	80016c8 <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	2b0a      	cmp	r3, #10
 8001988:	d90d      	bls.n	80019a6 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001990:	f043 0201 	orr.w	r2, r3, #1
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2203      	movs	r2, #3
 800199e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e164      	b.n	8001c70 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	699b      	ldr	r3, [r3, #24]
 80019ac:	f003 0301 	and.w	r3, r3, #1
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d0e3      	beq.n	800197c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	699a      	ldr	r2, [r3, #24]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f042 0202 	orr.w	r2, r2, #2
 80019c2:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	7c1b      	ldrb	r3, [r3, #16]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d108      	bne.n	80019de <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	699a      	ldr	r2, [r3, #24]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80019da:	619a      	str	r2, [r3, #24]
 80019dc:	e007      	b.n	80019ee <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	699a      	ldr	r2, [r3, #24]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80019ec:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	7c5b      	ldrb	r3, [r3, #17]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d108      	bne.n	8001a08 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	699a      	ldr	r2, [r3, #24]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001a04:	619a      	str	r2, [r3, #24]
 8001a06:	e007      	b.n	8001a18 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	699a      	ldr	r2, [r3, #24]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001a16:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	7c9b      	ldrb	r3, [r3, #18]
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d108      	bne.n	8001a32 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	699a      	ldr	r2, [r3, #24]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001a2e:	619a      	str	r2, [r3, #24]
 8001a30:	e007      	b.n	8001a42 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	699a      	ldr	r2, [r3, #24]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001a40:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	689a      	ldr	r2, [r3, #8]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	430a      	orrs	r2, r1
 8001a56:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	699a      	ldr	r2, [r3, #24]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001a66:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	691a      	ldr	r2, [r3, #16]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f022 0210 	bic.w	r2, r2, #16
 8001a76:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d108      	bne.n	8001a92 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	699a      	ldr	r2, [r3, #24]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f042 0204 	orr.w	r2, r2, #4
 8001a8e:	619a      	str	r2, [r3, #24]
 8001a90:	e030      	b.n	8001af4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d02c      	beq.n	8001af4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d020      	beq.n	8001ae4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	699a      	ldr	r2, [r3, #24]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001ab0:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	691a      	ldr	r2, [r3, #16]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f042 0210 	orr.w	r2, r2, #16
 8001ac0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	2b03      	cmp	r3, #3
 8001ac8:	d114      	bne.n	8001af4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	699a      	ldr	r2, [r3, #24]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f042 0220 	orr.w	r2, r2, #32
 8001ad8:	619a      	str	r2, [r3, #24]
 8001ada:	e00b      	b.n	8001af4 <HAL_FDCAN_Init+0x234>
 8001adc:	08009af8 	.word	0x08009af8
 8001ae0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	699a      	ldr	r2, [r3, #24]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f042 0220 	orr.w	r2, r2, #32
 8001af2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	699b      	ldr	r3, [r3, #24]
 8001af8:	3b01      	subs	r3, #1
 8001afa:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	69db      	ldr	r3, [r3, #28]
 8001b00:	3b01      	subs	r3, #1
 8001b02:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001b04:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6a1b      	ldr	r3, [r3, #32]
 8001b0a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001b0c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	695b      	ldr	r3, [r3, #20]
 8001b14:	3b01      	subs	r3, #1
 8001b16:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001b1c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001b1e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001b28:	d115      	bne.n	8001b56 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b2e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b34:	3b01      	subs	r3, #1
 8001b36:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001b38:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001b42:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b4a:	3b01      	subs	r3, #1
 8001b4c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001b52:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001b54:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d00a      	beq.n	8001b74 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b7c:	4413      	add	r3, r2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d011      	beq.n	8001ba6 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001b8a:	f023 0107 	bic.w	r1, r3, #7
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	3360      	adds	r3, #96	@ 0x60
 8001b96:	443b      	add	r3, r7
 8001b98:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d011      	beq.n	8001bd2 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001bb6:	f023 0107 	bic.w	r1, r3, #7
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	3360      	adds	r3, #96	@ 0x60
 8001bc2:	443b      	add	r3, r7
 8001bc4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d012      	beq.n	8001c00 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001be2:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	3360      	adds	r3, #96	@ 0x60
 8001bee:	443b      	add	r3, r7
 8001bf0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001bf4:	011a      	lsls	r2, r3, #4
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	430a      	orrs	r2, r1
 8001bfc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d012      	beq.n	8001c2e <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001c10:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	3360      	adds	r3, #96	@ 0x60
 8001c1c:	443b      	add	r3, r7
 8001c1e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001c22:	021a      	lsls	r2, r3, #8
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a11      	ldr	r2, [pc, #68]	@ (8001c78 <HAL_FDCAN_Init+0x3b8>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d107      	bne.n	8001c48 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	689a      	ldr	r2, [r3, #8]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f022 0203 	bic.w	r2, r2, #3
 8001c46:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f000 f953 	bl	8001f0c <FDCAN_CalcultateRamBlockAddresses>
 8001c66:	4603      	mov	r3, r0
 8001c68:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8001c6c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3760      	adds	r7, #96	@ 0x60
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	4000a000 	.word	0x4000a000

08001c7c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b087      	sub	sp, #28
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001c8c:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d002      	beq.n	8001c9a <HAL_FDCAN_ConfigFilter+0x1e>
 8001c94:	7bfb      	ldrb	r3, [r7, #15]
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d157      	bne.n	8001d4a <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d12b      	bne.n	8001cfa <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	2b07      	cmp	r3, #7
 8001ca8:	d10d      	bne.n	8001cc6 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	691b      	ldr	r3, [r3, #16]
 8001cae:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	69db      	ldr	r3, [r3, #28]
 8001cb4:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8001cb6:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001cbc:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8001cbe:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	e00e      	b.n	8001ce4 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001cd2:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	691b      	ldr	r3, [r3, #16]
 8001cd8:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8001cda:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	4413      	add	r3, r2
 8001cf0:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	e025      	b.n	8001d46 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	68db      	ldr	r3, [r3, #12]
 8001cfe:	075a      	lsls	r2, r3, #29
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	691b      	ldr	r3, [r3, #16]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	2b07      	cmp	r3, #7
 8001d0e:	d103      	bne.n	8001d18 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	e006      	b.n	8001d26 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	079a      	lsls	r2, r3, #30
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	00db      	lsls	r3, r3, #3
 8001d30:	4413      	add	r3, r2
 8001d32:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	697a      	ldr	r2, [r7, #20]
 8001d38:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	3304      	adds	r3, #4
 8001d3e:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	693a      	ldr	r2, [r7, #16]
 8001d44:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001d46:	2300      	movs	r3, #0
 8001d48:	e008      	b.n	8001d5c <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d50:	f043 0202 	orr.w	r2, r3, #2
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
  }
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	371c      	adds	r7, #28
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr

08001d68 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
 8001d74:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d110      	bne.n	8001da4 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8001d8a:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8001d90:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8001d9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8001da0:	2300      	movs	r3, #0
 8001da2:	e008      	b.n	8001db6 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001daa:	f043 0204 	orr.w	r2, r3, #4
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
  }
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3714      	adds	r7, #20
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d111      	bne.n	8001dfa <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2202      	movs	r2, #2
 8001dda:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	699a      	ldr	r2, [r3, #24]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f022 0201 	bic.w	r2, r2, #1
 8001dec:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8001df6:	2300      	movs	r3, #0
 8001df8:	e008      	b.n	8001e0c <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e00:	f043 0204 	orr.w	r2, r3, #4
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
  }
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b087      	sub	sp, #28
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	60b9      	str	r1, [r7, #8]
 8001e22:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001e2a:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001e2c:	7dfb      	ldrb	r3, [r7, #23]
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d002      	beq.n	8001e38 <HAL_FDCAN_ActivateNotification+0x20>
 8001e32:	7dfb      	ldrb	r3, [r7, #23]
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d155      	bne.n	8001ee4 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	4013      	ands	r3, r2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d108      	bne.n	8001e58 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f042 0201 	orr.w	r2, r2, #1
 8001e54:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e56:	e014      	b.n	8001e82 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	4013      	ands	r3, r2
 8001e62:	68ba      	ldr	r2, [r7, #8]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d108      	bne.n	8001e7a <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f042 0202 	orr.w	r2, r2, #2
 8001e76:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e78:	e003      	b.n	8001e82 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2203      	movs	r2, #3
 8001e80:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d009      	beq.n	8001ea0 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d009      	beq.n	8001ebe <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001ec4:	68ba      	ldr	r2, [r7, #8]
 8001ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8001f04 <HAL_FDCAN_ActivateNotification+0xec>)
 8001ec8:	4013      	ands	r3, r2
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	6812      	ldr	r2, [r2, #0]
 8001ece:	430b      	orrs	r3, r1
 8001ed0:	6553      	str	r3, [r2, #84]	@ 0x54
 8001ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8001f08 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001ed4:	695a      	ldr	r2, [r3, #20]
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	0f9b      	lsrs	r3, r3, #30
 8001eda:	490b      	ldr	r1, [pc, #44]	@ (8001f08 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001edc:	4313      	orrs	r3, r2
 8001ede:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	e008      	b.n	8001ef6 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001eea:	f043 0202 	orr.w	r2, r3, #2
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
  }
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	371c      	adds	r7, #28
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	3fcfffff 	.word	0x3fcfffff
 8001f08:	4000a800 	.word	0x4000a800

08001f0c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f18:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001f22:	4ba7      	ldr	r3, [pc, #668]	@ (80021c0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001f24:	4013      	ands	r3, r2
 8001f26:	68ba      	ldr	r2, [r7, #8]
 8001f28:	0091      	lsls	r1, r2, #2
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	6812      	ldr	r2, [r2, #0]
 8001f2e:	430b      	orrs	r3, r1
 8001f30:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001f3c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f44:	041a      	lsls	r2, r3, #16
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f54:	68ba      	ldr	r2, [r7, #8]
 8001f56:	4413      	add	r3, r2
 8001f58:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001f62:	4b97      	ldr	r3, [pc, #604]	@ (80021c0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001f64:	4013      	ands	r3, r2
 8001f66:	68ba      	ldr	r2, [r7, #8]
 8001f68:	0091      	lsls	r1, r2, #2
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	6812      	ldr	r2, [r2, #0]
 8001f6e:	430b      	orrs	r3, r1
 8001f70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f7c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f84:	041a      	lsls	r2, r3, #16
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	68ba      	ldr	r2, [r7, #8]
 8001f98:	4413      	add	r3, r2
 8001f9a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8001fa4:	4b86      	ldr	r3, [pc, #536]	@ (80021c0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	68ba      	ldr	r2, [r7, #8]
 8001faa:	0091      	lsls	r1, r2, #2
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	6812      	ldr	r2, [r2, #0]
 8001fb0:	430b      	orrs	r3, r1
 8001fb2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001fbe:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	041a      	lsls	r2, r3, #16
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001fda:	fb02 f303 	mul.w	r3, r2, r3
 8001fde:	68ba      	ldr	r2, [r7, #8]
 8001fe0:	4413      	add	r3, r2
 8001fe2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001fec:	4b74      	ldr	r3, [pc, #464]	@ (80021c0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001fee:	4013      	ands	r3, r2
 8001ff0:	68ba      	ldr	r2, [r7, #8]
 8001ff2:	0091      	lsls	r1, r2, #2
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	430b      	orrs	r3, r1
 8001ffa:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002006:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800200e:	041a      	lsls	r2, r3, #16
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	430a      	orrs	r2, r1
 8002016:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002022:	fb02 f303 	mul.w	r3, r2, r3
 8002026:	68ba      	ldr	r2, [r7, #8]
 8002028:	4413      	add	r3, r2
 800202a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8002034:	4b62      	ldr	r3, [pc, #392]	@ (80021c0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002036:	4013      	ands	r3, r2
 8002038:	68ba      	ldr	r2, [r7, #8]
 800203a:	0091      	lsls	r1, r2, #2
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	6812      	ldr	r2, [r2, #0]
 8002040:	430b      	orrs	r3, r1
 8002042:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800204e:	fb02 f303 	mul.w	r3, r2, r3
 8002052:	68ba      	ldr	r2, [r7, #8]
 8002054:	4413      	add	r3, r2
 8002056:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002060:	4b57      	ldr	r3, [pc, #348]	@ (80021c0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002062:	4013      	ands	r3, r2
 8002064:	68ba      	ldr	r2, [r7, #8]
 8002066:	0091      	lsls	r1, r2, #2
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	6812      	ldr	r2, [r2, #0]
 800206c:	430b      	orrs	r3, r1
 800206e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800207a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002082:	041a      	lsls	r2, r3, #16
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	430a      	orrs	r2, r1
 800208a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	68ba      	ldr	r2, [r7, #8]
 8002096:	4413      	add	r3, r2
 8002098:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80020a2:	4b47      	ldr	r3, [pc, #284]	@ (80021c0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80020a4:	4013      	ands	r3, r2
 80020a6:	68ba      	ldr	r2, [r7, #8]
 80020a8:	0091      	lsls	r1, r2, #2
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	6812      	ldr	r2, [r2, #0]
 80020ae:	430b      	orrs	r3, r1
 80020b0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80020bc:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020c4:	041a      	lsls	r2, r3, #16
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	430a      	orrs	r2, r1
 80020cc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80020d8:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020e0:	061a      	lsls	r2, r3, #24
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020f0:	4b34      	ldr	r3, [pc, #208]	@ (80021c4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80020f2:	4413      	add	r3, r2
 80020f4:	009a      	lsls	r2, r3, #2
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	441a      	add	r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002112:	00db      	lsls	r3, r3, #3
 8002114:	441a      	add	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	6879      	ldr	r1, [r7, #4]
 8002124:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8002126:	fb01 f303 	mul.w	r3, r1, r3
 800212a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800212c:	441a      	add	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800213a:	6879      	ldr	r1, [r7, #4]
 800213c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800213e:	fb01 f303 	mul.w	r3, r1, r3
 8002142:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002144:	441a      	add	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002152:	6879      	ldr	r1, [r7, #4]
 8002154:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8002156:	fb01 f303 	mul.w	r3, r1, r3
 800215a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800215c:	441a      	add	r2, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	441a      	add	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002182:	6879      	ldr	r1, [r7, #4]
 8002184:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002186:	fb01 f303 	mul.w	r3, r1, r3
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	441a      	add	r2, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800219e:	6879      	ldr	r1, [r7, #4]
 80021a0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80021a2:	fb01 f303 	mul.w	r3, r1, r3
 80021a6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80021a8:	441a      	add	r2, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021b6:	4a04      	ldr	r2, [pc, #16]	@ (80021c8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d915      	bls.n	80021e8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80021bc:	e006      	b.n	80021cc <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80021be:	bf00      	nop
 80021c0:	ffff0003 	.word	0xffff0003
 80021c4:	10002b00 	.word	0x10002b00
 80021c8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80021d2:	f043 0220 	orr.w	r2, r3, #32
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2203      	movs	r2, #3
 80021e0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e010      	b.n	800220a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	e005      	b.n	80021fc <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	3304      	adds	r3, #4
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002202:	68fa      	ldr	r2, [r7, #12]
 8002204:	429a      	cmp	r2, r3
 8002206:	d3f3      	bcc.n	80021f0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3714      	adds	r7, #20
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop

08002218 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002218:	b480      	push	{r7}
 800221a:	b089      	sub	sp, #36	@ 0x24
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002222:	2300      	movs	r3, #0
 8002224:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002226:	4b89      	ldr	r3, [pc, #548]	@ (800244c <HAL_GPIO_Init+0x234>)
 8002228:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800222a:	e194      	b.n	8002556 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	2101      	movs	r1, #1
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	fa01 f303 	lsl.w	r3, r1, r3
 8002238:	4013      	ands	r3, r2
 800223a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	2b00      	cmp	r3, #0
 8002240:	f000 8186 	beq.w	8002550 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 0303 	and.w	r3, r3, #3
 800224c:	2b01      	cmp	r3, #1
 800224e:	d005      	beq.n	800225c <HAL_GPIO_Init+0x44>
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f003 0303 	and.w	r3, r3, #3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d130      	bne.n	80022be <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	2203      	movs	r2, #3
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	43db      	mvns	r3, r3
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	4013      	ands	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	68da      	ldr	r2, [r3, #12]
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4313      	orrs	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002292:	2201      	movs	r2, #1
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	fa02 f303 	lsl.w	r3, r2, r3
 800229a:	43db      	mvns	r3, r3
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	4013      	ands	r3, r2
 80022a0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	091b      	lsrs	r3, r3, #4
 80022a8:	f003 0201 	and.w	r2, r3, #1
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	fa02 f303 	lsl.w	r3, r2, r3
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f003 0303 	and.w	r3, r3, #3
 80022c6:	2b03      	cmp	r3, #3
 80022c8:	d017      	beq.n	80022fa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	2203      	movs	r2, #3
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43db      	mvns	r3, r3
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	4013      	ands	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	689a      	ldr	r2, [r3, #8]
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f003 0303 	and.w	r3, r3, #3
 8002302:	2b02      	cmp	r3, #2
 8002304:	d123      	bne.n	800234e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	08da      	lsrs	r2, r3, #3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	3208      	adds	r2, #8
 800230e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002312:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	f003 0307 	and.w	r3, r3, #7
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	220f      	movs	r2, #15
 800231e:	fa02 f303 	lsl.w	r3, r2, r3
 8002322:	43db      	mvns	r3, r3
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	4013      	ands	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	691a      	ldr	r2, [r3, #16]
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	f003 0307 	and.w	r3, r3, #7
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4313      	orrs	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	08da      	lsrs	r2, r3, #3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3208      	adds	r2, #8
 8002348:	69b9      	ldr	r1, [r7, #24]
 800234a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	2203      	movs	r2, #3
 800235a:	fa02 f303 	lsl.w	r3, r2, r3
 800235e:	43db      	mvns	r3, r3
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	4013      	ands	r3, r2
 8002364:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f003 0203 	and.w	r2, r3, #3
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4313      	orrs	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800238a:	2b00      	cmp	r3, #0
 800238c:	f000 80e0 	beq.w	8002550 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002390:	4b2f      	ldr	r3, [pc, #188]	@ (8002450 <HAL_GPIO_Init+0x238>)
 8002392:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002396:	4a2e      	ldr	r2, [pc, #184]	@ (8002450 <HAL_GPIO_Init+0x238>)
 8002398:	f043 0302 	orr.w	r3, r3, #2
 800239c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80023a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002450 <HAL_GPIO_Init+0x238>)
 80023a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	60fb      	str	r3, [r7, #12]
 80023ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023ae:	4a29      	ldr	r2, [pc, #164]	@ (8002454 <HAL_GPIO_Init+0x23c>)
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	089b      	lsrs	r3, r3, #2
 80023b4:	3302      	adds	r3, #2
 80023b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	f003 0303 	and.w	r3, r3, #3
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	220f      	movs	r2, #15
 80023c6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ca:	43db      	mvns	r3, r3
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	4013      	ands	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a20      	ldr	r2, [pc, #128]	@ (8002458 <HAL_GPIO_Init+0x240>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d052      	beq.n	8002480 <HAL_GPIO_Init+0x268>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a1f      	ldr	r2, [pc, #124]	@ (800245c <HAL_GPIO_Init+0x244>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d031      	beq.n	8002446 <HAL_GPIO_Init+0x22e>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a1e      	ldr	r2, [pc, #120]	@ (8002460 <HAL_GPIO_Init+0x248>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d02b      	beq.n	8002442 <HAL_GPIO_Init+0x22a>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a1d      	ldr	r2, [pc, #116]	@ (8002464 <HAL_GPIO_Init+0x24c>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d025      	beq.n	800243e <HAL_GPIO_Init+0x226>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a1c      	ldr	r2, [pc, #112]	@ (8002468 <HAL_GPIO_Init+0x250>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d01f      	beq.n	800243a <HAL_GPIO_Init+0x222>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a1b      	ldr	r2, [pc, #108]	@ (800246c <HAL_GPIO_Init+0x254>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d019      	beq.n	8002436 <HAL_GPIO_Init+0x21e>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a1a      	ldr	r2, [pc, #104]	@ (8002470 <HAL_GPIO_Init+0x258>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d013      	beq.n	8002432 <HAL_GPIO_Init+0x21a>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a19      	ldr	r2, [pc, #100]	@ (8002474 <HAL_GPIO_Init+0x25c>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d00d      	beq.n	800242e <HAL_GPIO_Init+0x216>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a18      	ldr	r2, [pc, #96]	@ (8002478 <HAL_GPIO_Init+0x260>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d007      	beq.n	800242a <HAL_GPIO_Init+0x212>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a17      	ldr	r2, [pc, #92]	@ (800247c <HAL_GPIO_Init+0x264>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d101      	bne.n	8002426 <HAL_GPIO_Init+0x20e>
 8002422:	2309      	movs	r3, #9
 8002424:	e02d      	b.n	8002482 <HAL_GPIO_Init+0x26a>
 8002426:	230a      	movs	r3, #10
 8002428:	e02b      	b.n	8002482 <HAL_GPIO_Init+0x26a>
 800242a:	2308      	movs	r3, #8
 800242c:	e029      	b.n	8002482 <HAL_GPIO_Init+0x26a>
 800242e:	2307      	movs	r3, #7
 8002430:	e027      	b.n	8002482 <HAL_GPIO_Init+0x26a>
 8002432:	2306      	movs	r3, #6
 8002434:	e025      	b.n	8002482 <HAL_GPIO_Init+0x26a>
 8002436:	2305      	movs	r3, #5
 8002438:	e023      	b.n	8002482 <HAL_GPIO_Init+0x26a>
 800243a:	2304      	movs	r3, #4
 800243c:	e021      	b.n	8002482 <HAL_GPIO_Init+0x26a>
 800243e:	2303      	movs	r3, #3
 8002440:	e01f      	b.n	8002482 <HAL_GPIO_Init+0x26a>
 8002442:	2302      	movs	r3, #2
 8002444:	e01d      	b.n	8002482 <HAL_GPIO_Init+0x26a>
 8002446:	2301      	movs	r3, #1
 8002448:	e01b      	b.n	8002482 <HAL_GPIO_Init+0x26a>
 800244a:	bf00      	nop
 800244c:	58000080 	.word	0x58000080
 8002450:	58024400 	.word	0x58024400
 8002454:	58000400 	.word	0x58000400
 8002458:	58020000 	.word	0x58020000
 800245c:	58020400 	.word	0x58020400
 8002460:	58020800 	.word	0x58020800
 8002464:	58020c00 	.word	0x58020c00
 8002468:	58021000 	.word	0x58021000
 800246c:	58021400 	.word	0x58021400
 8002470:	58021800 	.word	0x58021800
 8002474:	58021c00 	.word	0x58021c00
 8002478:	58022000 	.word	0x58022000
 800247c:	58022400 	.word	0x58022400
 8002480:	2300      	movs	r3, #0
 8002482:	69fa      	ldr	r2, [r7, #28]
 8002484:	f002 0203 	and.w	r2, r2, #3
 8002488:	0092      	lsls	r2, r2, #2
 800248a:	4093      	lsls	r3, r2
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	4313      	orrs	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002492:	4938      	ldr	r1, [pc, #224]	@ (8002574 <HAL_GPIO_Init+0x35c>)
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	089b      	lsrs	r3, r3, #2
 8002498:	3302      	adds	r3, #2
 800249a:	69ba      	ldr	r2, [r7, #24]
 800249c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	43db      	mvns	r3, r3
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	4013      	ands	r3, r2
 80024b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d003      	beq.n	80024c6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80024c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80024ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	43db      	mvns	r3, r3
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	4013      	ands	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d003      	beq.n	80024f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80024f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	43db      	mvns	r3, r3
 8002506:	69ba      	ldr	r2, [r7, #24]
 8002508:	4013      	ands	r3, r2
 800250a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d003      	beq.n	8002520 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	4313      	orrs	r3, r2
 800251e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	69ba      	ldr	r2, [r7, #24]
 8002524:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	43db      	mvns	r3, r3
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	4013      	ands	r3, r2
 8002534:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002542:	69ba      	ldr	r2, [r7, #24]
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	4313      	orrs	r3, r2
 8002548:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	3301      	adds	r3, #1
 8002554:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	fa22 f303 	lsr.w	r3, r2, r3
 8002560:	2b00      	cmp	r3, #0
 8002562:	f47f ae63 	bne.w	800222c <HAL_GPIO_Init+0x14>
  }
}
 8002566:	bf00      	nop
 8002568:	bf00      	nop
 800256a:	3724      	adds	r7, #36	@ 0x24
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	58000400 	.word	0x58000400

08002578 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	460b      	mov	r3, r1
 8002582:	807b      	strh	r3, [r7, #2]
 8002584:	4613      	mov	r3, r2
 8002586:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002588:	787b      	ldrb	r3, [r7, #1]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d003      	beq.n	8002596 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800258e:	887a      	ldrh	r2, [r7, #2]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002594:	e003      	b.n	800259e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002596:	887b      	ldrh	r3, [r7, #2]
 8002598:	041a      	lsls	r2, r3, #16
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	619a      	str	r2, [r3, #24]
}
 800259e:	bf00      	nop
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
	...

080025ac <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80025b4:	4a08      	ldr	r2, [pc, #32]	@ (80025d8 <HAL_HSEM_FastTake+0x2c>)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	3320      	adds	r3, #32
 80025ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025be:	4a07      	ldr	r2, [pc, #28]	@ (80025dc <HAL_HSEM_FastTake+0x30>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d101      	bne.n	80025c8 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80025c4:	2300      	movs	r3, #0
 80025c6:	e000      	b.n	80025ca <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	370c      	adds	r7, #12
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	58026400 	.word	0x58026400
 80025dc:	80000300 	.word	0x80000300

080025e0 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80025ea:	4906      	ldr	r1, [pc, #24]	@ (8002604 <HAL_HSEM_Release+0x24>)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80025f8:	bf00      	nop
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr
 8002604:	58026400 	.word	0x58026400

08002608 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002610:	4b29      	ldr	r3, [pc, #164]	@ (80026b8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	f003 0307 	and.w	r3, r3, #7
 8002618:	2b06      	cmp	r3, #6
 800261a:	d00a      	beq.n	8002632 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800261c:	4b26      	ldr	r3, [pc, #152]	@ (80026b8 <HAL_PWREx_ConfigSupply+0xb0>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	429a      	cmp	r2, r3
 8002628:	d001      	beq.n	800262e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e040      	b.n	80026b0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800262e:	2300      	movs	r3, #0
 8002630:	e03e      	b.n	80026b0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002632:	4b21      	ldr	r3, [pc, #132]	@ (80026b8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800263a:	491f      	ldr	r1, [pc, #124]	@ (80026b8 <HAL_PWREx_ConfigSupply+0xb0>)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4313      	orrs	r3, r2
 8002640:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002642:	f7ff f841 	bl	80016c8 <HAL_GetTick>
 8002646:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002648:	e009      	b.n	800265e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800264a:	f7ff f83d 	bl	80016c8 <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002658:	d901      	bls.n	800265e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e028      	b.n	80026b0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800265e:	4b16      	ldr	r3, [pc, #88]	@ (80026b8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002666:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800266a:	d1ee      	bne.n	800264a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b1e      	cmp	r3, #30
 8002670:	d008      	beq.n	8002684 <HAL_PWREx_ConfigSupply+0x7c>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2b2e      	cmp	r3, #46	@ 0x2e
 8002676:	d005      	beq.n	8002684 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2b1d      	cmp	r3, #29
 800267c:	d002      	beq.n	8002684 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2b2d      	cmp	r3, #45	@ 0x2d
 8002682:	d114      	bne.n	80026ae <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002684:	f7ff f820 	bl	80016c8 <HAL_GetTick>
 8002688:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800268a:	e009      	b.n	80026a0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800268c:	f7ff f81c 	bl	80016c8 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800269a:	d901      	bls.n	80026a0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e007      	b.n	80026b0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80026a0:	4b05      	ldr	r3, [pc, #20]	@ (80026b8 <HAL_PWREx_ConfigSupply+0xb0>)
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026ac:	d1ee      	bne.n	800268c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3710      	adds	r7, #16
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	58024800 	.word	0x58024800

080026bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b08c      	sub	sp, #48	@ 0x30
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d102      	bne.n	80026d0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	f000 bc48 	b.w	8002f60 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0301 	and.w	r3, r3, #1
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f000 8088 	beq.w	80027ee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026de:	4b99      	ldr	r3, [pc, #612]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 80026e0:	691b      	ldr	r3, [r3, #16]
 80026e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026e8:	4b96      	ldr	r3, [pc, #600]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 80026ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80026ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026f0:	2b10      	cmp	r3, #16
 80026f2:	d007      	beq.n	8002704 <HAL_RCC_OscConfig+0x48>
 80026f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026f6:	2b18      	cmp	r3, #24
 80026f8:	d111      	bne.n	800271e <HAL_RCC_OscConfig+0x62>
 80026fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026fc:	f003 0303 	and.w	r3, r3, #3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d10c      	bne.n	800271e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002704:	4b8f      	ldr	r3, [pc, #572]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d06d      	beq.n	80027ec <HAL_RCC_OscConfig+0x130>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d169      	bne.n	80027ec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	f000 bc21 	b.w	8002f60 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002726:	d106      	bne.n	8002736 <HAL_RCC_OscConfig+0x7a>
 8002728:	4b86      	ldr	r3, [pc, #536]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a85      	ldr	r2, [pc, #532]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 800272e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002732:	6013      	str	r3, [r2, #0]
 8002734:	e02e      	b.n	8002794 <HAL_RCC_OscConfig+0xd8>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d10c      	bne.n	8002758 <HAL_RCC_OscConfig+0x9c>
 800273e:	4b81      	ldr	r3, [pc, #516]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a80      	ldr	r2, [pc, #512]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002744:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002748:	6013      	str	r3, [r2, #0]
 800274a:	4b7e      	ldr	r3, [pc, #504]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a7d      	ldr	r2, [pc, #500]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002750:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002754:	6013      	str	r3, [r2, #0]
 8002756:	e01d      	b.n	8002794 <HAL_RCC_OscConfig+0xd8>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002760:	d10c      	bne.n	800277c <HAL_RCC_OscConfig+0xc0>
 8002762:	4b78      	ldr	r3, [pc, #480]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a77      	ldr	r2, [pc, #476]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002768:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800276c:	6013      	str	r3, [r2, #0]
 800276e:	4b75      	ldr	r3, [pc, #468]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a74      	ldr	r2, [pc, #464]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002774:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002778:	6013      	str	r3, [r2, #0]
 800277a:	e00b      	b.n	8002794 <HAL_RCC_OscConfig+0xd8>
 800277c:	4b71      	ldr	r3, [pc, #452]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a70      	ldr	r2, [pc, #448]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002782:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002786:	6013      	str	r3, [r2, #0]
 8002788:	4b6e      	ldr	r3, [pc, #440]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a6d      	ldr	r2, [pc, #436]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 800278e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002792:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d013      	beq.n	80027c4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800279c:	f7fe ff94 	bl	80016c8 <HAL_GetTick>
 80027a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027a2:	e008      	b.n	80027b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027a4:	f7fe ff90 	bl	80016c8 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b64      	cmp	r3, #100	@ 0x64
 80027b0:	d901      	bls.n	80027b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e3d4      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027b6:	4b63      	ldr	r3, [pc, #396]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d0f0      	beq.n	80027a4 <HAL_RCC_OscConfig+0xe8>
 80027c2:	e014      	b.n	80027ee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c4:	f7fe ff80 	bl	80016c8 <HAL_GetTick>
 80027c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027cc:	f7fe ff7c 	bl	80016c8 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b64      	cmp	r3, #100	@ 0x64
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e3c0      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80027de:	4b59      	ldr	r3, [pc, #356]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1f0      	bne.n	80027cc <HAL_RCC_OscConfig+0x110>
 80027ea:	e000      	b.n	80027ee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f000 80ca 	beq.w	8002990 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027fc:	4b51      	ldr	r3, [pc, #324]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002804:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002806:	4b4f      	ldr	r3, [pc, #316]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800280a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800280c:	6a3b      	ldr	r3, [r7, #32]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d007      	beq.n	8002822 <HAL_RCC_OscConfig+0x166>
 8002812:	6a3b      	ldr	r3, [r7, #32]
 8002814:	2b18      	cmp	r3, #24
 8002816:	d156      	bne.n	80028c6 <HAL_RCC_OscConfig+0x20a>
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	2b00      	cmp	r3, #0
 8002820:	d151      	bne.n	80028c6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002822:	4b48      	ldr	r3, [pc, #288]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0304 	and.w	r3, r3, #4
 800282a:	2b00      	cmp	r3, #0
 800282c:	d005      	beq.n	800283a <HAL_RCC_OscConfig+0x17e>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e392      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800283a:	4b42      	ldr	r3, [pc, #264]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f023 0219 	bic.w	r2, r3, #25
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	493f      	ldr	r1, [pc, #252]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002848:	4313      	orrs	r3, r2
 800284a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800284c:	f7fe ff3c 	bl	80016c8 <HAL_GetTick>
 8002850:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002854:	f7fe ff38 	bl	80016c8 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e37c      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002866:	4b37      	ldr	r3, [pc, #220]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0304 	and.w	r3, r3, #4
 800286e:	2b00      	cmp	r3, #0
 8002870:	d0f0      	beq.n	8002854 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002872:	f7fe ff35 	bl	80016e0 <HAL_GetREVID>
 8002876:	4603      	mov	r3, r0
 8002878:	f241 0203 	movw	r2, #4099	@ 0x1003
 800287c:	4293      	cmp	r3, r2
 800287e:	d817      	bhi.n	80028b0 <HAL_RCC_OscConfig+0x1f4>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	691b      	ldr	r3, [r3, #16]
 8002884:	2b40      	cmp	r3, #64	@ 0x40
 8002886:	d108      	bne.n	800289a <HAL_RCC_OscConfig+0x1de>
 8002888:	4b2e      	ldr	r3, [pc, #184]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002890:	4a2c      	ldr	r2, [pc, #176]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002892:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002896:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002898:	e07a      	b.n	8002990 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800289a:	4b2a      	ldr	r3, [pc, #168]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	031b      	lsls	r3, r3, #12
 80028a8:	4926      	ldr	r1, [pc, #152]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 80028aa:	4313      	orrs	r3, r2
 80028ac:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028ae:	e06f      	b.n	8002990 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b0:	4b24      	ldr	r3, [pc, #144]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	691b      	ldr	r3, [r3, #16]
 80028bc:	061b      	lsls	r3, r3, #24
 80028be:	4921      	ldr	r1, [pc, #132]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 80028c0:	4313      	orrs	r3, r2
 80028c2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028c4:	e064      	b.n	8002990 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d047      	beq.n	800295e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80028ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f023 0219 	bic.w	r2, r3, #25
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	491a      	ldr	r1, [pc, #104]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e0:	f7fe fef2 	bl	80016c8 <HAL_GetTick>
 80028e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028e8:	f7fe feee 	bl	80016c8 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e332      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028fa:	4b12      	ldr	r3, [pc, #72]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0304 	and.w	r3, r3, #4
 8002902:	2b00      	cmp	r3, #0
 8002904:	d0f0      	beq.n	80028e8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002906:	f7fe feeb 	bl	80016e0 <HAL_GetREVID>
 800290a:	4603      	mov	r3, r0
 800290c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002910:	4293      	cmp	r3, r2
 8002912:	d819      	bhi.n	8002948 <HAL_RCC_OscConfig+0x28c>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	691b      	ldr	r3, [r3, #16]
 8002918:	2b40      	cmp	r3, #64	@ 0x40
 800291a:	d108      	bne.n	800292e <HAL_RCC_OscConfig+0x272>
 800291c:	4b09      	ldr	r3, [pc, #36]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002924:	4a07      	ldr	r2, [pc, #28]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002926:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800292a:	6053      	str	r3, [r2, #4]
 800292c:	e030      	b.n	8002990 <HAL_RCC_OscConfig+0x2d4>
 800292e:	4b05      	ldr	r3, [pc, #20]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	031b      	lsls	r3, r3, #12
 800293c:	4901      	ldr	r1, [pc, #4]	@ (8002944 <HAL_RCC_OscConfig+0x288>)
 800293e:	4313      	orrs	r3, r2
 8002940:	604b      	str	r3, [r1, #4]
 8002942:	e025      	b.n	8002990 <HAL_RCC_OscConfig+0x2d4>
 8002944:	58024400 	.word	0x58024400
 8002948:	4b9a      	ldr	r3, [pc, #616]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	691b      	ldr	r3, [r3, #16]
 8002954:	061b      	lsls	r3, r3, #24
 8002956:	4997      	ldr	r1, [pc, #604]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002958:	4313      	orrs	r3, r2
 800295a:	604b      	str	r3, [r1, #4]
 800295c:	e018      	b.n	8002990 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800295e:	4b95      	ldr	r3, [pc, #596]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a94      	ldr	r2, [pc, #592]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002964:	f023 0301 	bic.w	r3, r3, #1
 8002968:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800296a:	f7fe fead 	bl	80016c8 <HAL_GetTick>
 800296e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002970:	e008      	b.n	8002984 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002972:	f7fe fea9 	bl	80016c8 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	2b02      	cmp	r3, #2
 800297e:	d901      	bls.n	8002984 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e2ed      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002984:	4b8b      	ldr	r3, [pc, #556]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0304 	and.w	r3, r3, #4
 800298c:	2b00      	cmp	r3, #0
 800298e:	d1f0      	bne.n	8002972 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0310 	and.w	r3, r3, #16
 8002998:	2b00      	cmp	r3, #0
 800299a:	f000 80a9 	beq.w	8002af0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800299e:	4b85      	ldr	r3, [pc, #532]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80029a6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80029a8:	4b82      	ldr	r3, [pc, #520]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 80029aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ac:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	2b08      	cmp	r3, #8
 80029b2:	d007      	beq.n	80029c4 <HAL_RCC_OscConfig+0x308>
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	2b18      	cmp	r3, #24
 80029b8:	d13a      	bne.n	8002a30 <HAL_RCC_OscConfig+0x374>
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	f003 0303 	and.w	r3, r3, #3
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d135      	bne.n	8002a30 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80029c4:	4b7b      	ldr	r3, [pc, #492]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d005      	beq.n	80029dc <HAL_RCC_OscConfig+0x320>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	69db      	ldr	r3, [r3, #28]
 80029d4:	2b80      	cmp	r3, #128	@ 0x80
 80029d6:	d001      	beq.n	80029dc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e2c1      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80029dc:	f7fe fe80 	bl	80016e0 <HAL_GetREVID>
 80029e0:	4603      	mov	r3, r0
 80029e2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d817      	bhi.n	8002a1a <HAL_RCC_OscConfig+0x35e>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a1b      	ldr	r3, [r3, #32]
 80029ee:	2b20      	cmp	r3, #32
 80029f0:	d108      	bne.n	8002a04 <HAL_RCC_OscConfig+0x348>
 80029f2:	4b70      	ldr	r3, [pc, #448]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80029fa:	4a6e      	ldr	r2, [pc, #440]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 80029fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002a00:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002a02:	e075      	b.n	8002af0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002a04:	4b6b      	ldr	r3, [pc, #428]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a1b      	ldr	r3, [r3, #32]
 8002a10:	069b      	lsls	r3, r3, #26
 8002a12:	4968      	ldr	r1, [pc, #416]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a14:	4313      	orrs	r3, r2
 8002a16:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002a18:	e06a      	b.n	8002af0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002a1a:	4b66      	ldr	r3, [pc, #408]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a1b      	ldr	r3, [r3, #32]
 8002a26:	061b      	lsls	r3, r3, #24
 8002a28:	4962      	ldr	r1, [pc, #392]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002a2e:	e05f      	b.n	8002af0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	69db      	ldr	r3, [r3, #28]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d042      	beq.n	8002abe <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002a38:	4b5e      	ldr	r3, [pc, #376]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a5d      	ldr	r2, [pc, #372]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a44:	f7fe fe40 	bl	80016c8 <HAL_GetTick>
 8002a48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002a4c:	f7fe fe3c 	bl	80016c8 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e280      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002a5e:	4b55      	ldr	r3, [pc, #340]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d0f0      	beq.n	8002a4c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002a6a:	f7fe fe39 	bl	80016e0 <HAL_GetREVID>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d817      	bhi.n	8002aa8 <HAL_RCC_OscConfig+0x3ec>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a1b      	ldr	r3, [r3, #32]
 8002a7c:	2b20      	cmp	r3, #32
 8002a7e:	d108      	bne.n	8002a92 <HAL_RCC_OscConfig+0x3d6>
 8002a80:	4b4c      	ldr	r3, [pc, #304]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002a88:	4a4a      	ldr	r2, [pc, #296]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a8a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002a8e:	6053      	str	r3, [r2, #4]
 8002a90:	e02e      	b.n	8002af0 <HAL_RCC_OscConfig+0x434>
 8002a92:	4b48      	ldr	r3, [pc, #288]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a1b      	ldr	r3, [r3, #32]
 8002a9e:	069b      	lsls	r3, r3, #26
 8002aa0:	4944      	ldr	r1, [pc, #272]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	604b      	str	r3, [r1, #4]
 8002aa6:	e023      	b.n	8002af0 <HAL_RCC_OscConfig+0x434>
 8002aa8:	4b42      	ldr	r3, [pc, #264]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a1b      	ldr	r3, [r3, #32]
 8002ab4:	061b      	lsls	r3, r3, #24
 8002ab6:	493f      	ldr	r1, [pc, #252]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	60cb      	str	r3, [r1, #12]
 8002abc:	e018      	b.n	8002af0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002abe:	4b3d      	ldr	r3, [pc, #244]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a3c      	ldr	r2, [pc, #240]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002ac4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ac8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aca:	f7fe fdfd 	bl	80016c8 <HAL_GetTick>
 8002ace:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002ad0:	e008      	b.n	8002ae4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002ad2:	f7fe fdf9 	bl	80016c8 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d901      	bls.n	8002ae4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e23d      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002ae4:	4b33      	ldr	r3, [pc, #204]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1f0      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0308 	and.w	r3, r3, #8
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d036      	beq.n	8002b6a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	695b      	ldr	r3, [r3, #20]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d019      	beq.n	8002b38 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b04:	4b2b      	ldr	r3, [pc, #172]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b08:	4a2a      	ldr	r2, [pc, #168]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b0a:	f043 0301 	orr.w	r3, r3, #1
 8002b0e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b10:	f7fe fdda 	bl	80016c8 <HAL_GetTick>
 8002b14:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b18:	f7fe fdd6 	bl	80016c8 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e21a      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002b2a:	4b22      	ldr	r3, [pc, #136]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d0f0      	beq.n	8002b18 <HAL_RCC_OscConfig+0x45c>
 8002b36:	e018      	b.n	8002b6a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b38:	4b1e      	ldr	r3, [pc, #120]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b3c:	4a1d      	ldr	r2, [pc, #116]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b3e:	f023 0301 	bic.w	r3, r3, #1
 8002b42:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b44:	f7fe fdc0 	bl	80016c8 <HAL_GetTick>
 8002b48:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b4c:	f7fe fdbc 	bl	80016c8 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e200      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b5e:	4b15      	ldr	r3, [pc, #84]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1f0      	bne.n	8002b4c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0320 	and.w	r3, r3, #32
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d039      	beq.n	8002bea <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	699b      	ldr	r3, [r3, #24]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d01c      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a0c      	ldr	r2, [pc, #48]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b88:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002b8a:	f7fe fd9d 	bl	80016c8 <HAL_GetTick>
 8002b8e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002b90:	e008      	b.n	8002ba4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b92:	f7fe fd99 	bl	80016c8 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d901      	bls.n	8002ba4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	e1dd      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ba4:	4b03      	ldr	r3, [pc, #12]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d0f0      	beq.n	8002b92 <HAL_RCC_OscConfig+0x4d6>
 8002bb0:	e01b      	b.n	8002bea <HAL_RCC_OscConfig+0x52e>
 8002bb2:	bf00      	nop
 8002bb4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002bb8:	4b9b      	ldr	r3, [pc, #620]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a9a      	ldr	r2, [pc, #616]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002bbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002bc2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002bc4:	f7fe fd80 	bl	80016c8 <HAL_GetTick>
 8002bc8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bcc:	f7fe fd7c 	bl	80016c8 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e1c0      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002bde:	4b92      	ldr	r3, [pc, #584]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1f0      	bne.n	8002bcc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0304 	and.w	r3, r3, #4
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	f000 8081 	beq.w	8002cfa <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002bf8:	4b8c      	ldr	r3, [pc, #560]	@ (8002e2c <HAL_RCC_OscConfig+0x770>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a8b      	ldr	r2, [pc, #556]	@ (8002e2c <HAL_RCC_OscConfig+0x770>)
 8002bfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c02:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c04:	f7fe fd60 	bl	80016c8 <HAL_GetTick>
 8002c08:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c0a:	e008      	b.n	8002c1e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c0c:	f7fe fd5c 	bl	80016c8 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b64      	cmp	r3, #100	@ 0x64
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e1a0      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c1e:	4b83      	ldr	r3, [pc, #524]	@ (8002e2c <HAL_RCC_OscConfig+0x770>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d0f0      	beq.n	8002c0c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d106      	bne.n	8002c40 <HAL_RCC_OscConfig+0x584>
 8002c32:	4b7d      	ldr	r3, [pc, #500]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c36:	4a7c      	ldr	r2, [pc, #496]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c38:	f043 0301 	orr.w	r3, r3, #1
 8002c3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c3e:	e02d      	b.n	8002c9c <HAL_RCC_OscConfig+0x5e0>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d10c      	bne.n	8002c62 <HAL_RCC_OscConfig+0x5a6>
 8002c48:	4b77      	ldr	r3, [pc, #476]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c4c:	4a76      	ldr	r2, [pc, #472]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c4e:	f023 0301 	bic.w	r3, r3, #1
 8002c52:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c54:	4b74      	ldr	r3, [pc, #464]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c58:	4a73      	ldr	r2, [pc, #460]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c5a:	f023 0304 	bic.w	r3, r3, #4
 8002c5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c60:	e01c      	b.n	8002c9c <HAL_RCC_OscConfig+0x5e0>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	2b05      	cmp	r3, #5
 8002c68:	d10c      	bne.n	8002c84 <HAL_RCC_OscConfig+0x5c8>
 8002c6a:	4b6f      	ldr	r3, [pc, #444]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c6e:	4a6e      	ldr	r2, [pc, #440]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c70:	f043 0304 	orr.w	r3, r3, #4
 8002c74:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c76:	4b6c      	ldr	r3, [pc, #432]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c7a:	4a6b      	ldr	r2, [pc, #428]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c7c:	f043 0301 	orr.w	r3, r3, #1
 8002c80:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c82:	e00b      	b.n	8002c9c <HAL_RCC_OscConfig+0x5e0>
 8002c84:	4b68      	ldr	r3, [pc, #416]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c88:	4a67      	ldr	r2, [pc, #412]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c8a:	f023 0301 	bic.w	r3, r3, #1
 8002c8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c90:	4b65      	ldr	r3, [pc, #404]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c94:	4a64      	ldr	r2, [pc, #400]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002c96:	f023 0304 	bic.w	r3, r3, #4
 8002c9a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d015      	beq.n	8002cd0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca4:	f7fe fd10 	bl	80016c8 <HAL_GetTick>
 8002ca8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002caa:	e00a      	b.n	8002cc2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cac:	f7fe fd0c 	bl	80016c8 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e14e      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002cc2:	4b59      	ldr	r3, [pc, #356]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d0ee      	beq.n	8002cac <HAL_RCC_OscConfig+0x5f0>
 8002cce:	e014      	b.n	8002cfa <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd0:	f7fe fcfa 	bl	80016c8 <HAL_GetTick>
 8002cd4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002cd6:	e00a      	b.n	8002cee <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cd8:	f7fe fcf6 	bl	80016c8 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e138      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002cee:	4b4e      	ldr	r3, [pc, #312]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1ee      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	f000 812d 	beq.w	8002f5e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002d04:	4b48      	ldr	r3, [pc, #288]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002d06:	691b      	ldr	r3, [r3, #16]
 8002d08:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d0c:	2b18      	cmp	r3, #24
 8002d0e:	f000 80bd 	beq.w	8002e8c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	f040 809e 	bne.w	8002e58 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d1c:	4b42      	ldr	r3, [pc, #264]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a41      	ldr	r2, [pc, #260]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002d22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d28:	f7fe fcce 	bl	80016c8 <HAL_GetTick>
 8002d2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d30:	f7fe fcca 	bl	80016c8 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e10e      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d42:	4b39      	ldr	r3, [pc, #228]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f0      	bne.n	8002d30 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d4e:	4b36      	ldr	r3, [pc, #216]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002d50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d52:	4b37      	ldr	r3, [pc, #220]	@ (8002e30 <HAL_RCC_OscConfig+0x774>)
 8002d54:	4013      	ands	r3, r2
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002d5e:	0112      	lsls	r2, r2, #4
 8002d60:	430a      	orrs	r2, r1
 8002d62:	4931      	ldr	r1, [pc, #196]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002d64:	4313      	orrs	r3, r2
 8002d66:	628b      	str	r3, [r1, #40]	@ 0x28
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d76:	3b01      	subs	r3, #1
 8002d78:	025b      	lsls	r3, r3, #9
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	431a      	orrs	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d82:	3b01      	subs	r3, #1
 8002d84:	041b      	lsls	r3, r3, #16
 8002d86:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d90:	3b01      	subs	r3, #1
 8002d92:	061b      	lsls	r3, r3, #24
 8002d94:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002d98:	4923      	ldr	r1, [pc, #140]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002d9e:	4b22      	ldr	r3, [pc, #136]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da2:	4a21      	ldr	r2, [pc, #132]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002da4:	f023 0301 	bic.w	r3, r3, #1
 8002da8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002daa:	4b1f      	ldr	r3, [pc, #124]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002dac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002dae:	4b21      	ldr	r3, [pc, #132]	@ (8002e34 <HAL_RCC_OscConfig+0x778>)
 8002db0:	4013      	ands	r3, r2
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002db6:	00d2      	lsls	r2, r2, #3
 8002db8:	491b      	ldr	r1, [pc, #108]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc2:	f023 020c 	bic.w	r2, r3, #12
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dca:	4917      	ldr	r1, [pc, #92]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002dd0:	4b15      	ldr	r3, [pc, #84]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd4:	f023 0202 	bic.w	r2, r3, #2
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ddc:	4912      	ldr	r1, [pc, #72]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002dde:	4313      	orrs	r3, r2
 8002de0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002de2:	4b11      	ldr	r3, [pc, #68]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de6:	4a10      	ldr	r2, [pc, #64]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002de8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dee:	4b0e      	ldr	r3, [pc, #56]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df2:	4a0d      	ldr	r2, [pc, #52]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002df4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002df8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002e00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e04:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002e06:	4b08      	ldr	r3, [pc, #32]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0a:	4a07      	ldr	r2, [pc, #28]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002e0c:	f043 0301 	orr.w	r3, r3, #1
 8002e10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e12:	4b05      	ldr	r3, [pc, #20]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a04      	ldr	r2, [pc, #16]	@ (8002e28 <HAL_RCC_OscConfig+0x76c>)
 8002e18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e1e:	f7fe fc53 	bl	80016c8 <HAL_GetTick>
 8002e22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e24:	e011      	b.n	8002e4a <HAL_RCC_OscConfig+0x78e>
 8002e26:	bf00      	nop
 8002e28:	58024400 	.word	0x58024400
 8002e2c:	58024800 	.word	0x58024800
 8002e30:	fffffc0c 	.word	0xfffffc0c
 8002e34:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e38:	f7fe fc46 	bl	80016c8 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e08a      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e4a:	4b47      	ldr	r3, [pc, #284]	@ (8002f68 <HAL_RCC_OscConfig+0x8ac>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0f0      	beq.n	8002e38 <HAL_RCC_OscConfig+0x77c>
 8002e56:	e082      	b.n	8002f5e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e58:	4b43      	ldr	r3, [pc, #268]	@ (8002f68 <HAL_RCC_OscConfig+0x8ac>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a42      	ldr	r2, [pc, #264]	@ (8002f68 <HAL_RCC_OscConfig+0x8ac>)
 8002e5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e64:	f7fe fc30 	bl	80016c8 <HAL_GetTick>
 8002e68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e6a:	e008      	b.n	8002e7e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e6c:	f7fe fc2c 	bl	80016c8 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e070      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e7e:	4b3a      	ldr	r3, [pc, #232]	@ (8002f68 <HAL_RCC_OscConfig+0x8ac>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d1f0      	bne.n	8002e6c <HAL_RCC_OscConfig+0x7b0>
 8002e8a:	e068      	b.n	8002f5e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002e8c:	4b36      	ldr	r3, [pc, #216]	@ (8002f68 <HAL_RCC_OscConfig+0x8ac>)
 8002e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e90:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002e92:	4b35      	ldr	r3, [pc, #212]	@ (8002f68 <HAL_RCC_OscConfig+0x8ac>)
 8002e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e96:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d031      	beq.n	8002f04 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	f003 0203 	and.w	r2, r3, #3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d12a      	bne.n	8002f04 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	091b      	lsrs	r3, r3, #4
 8002eb2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d122      	bne.n	8002f04 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d11a      	bne.n	8002f04 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	0a5b      	lsrs	r3, r3, #9
 8002ed2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eda:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d111      	bne.n	8002f04 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	0c1b      	lsrs	r3, r3, #16
 8002ee4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eec:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d108      	bne.n	8002f04 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	0e1b      	lsrs	r3, r3, #24
 8002ef6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002efe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d001      	beq.n	8002f08 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e02b      	b.n	8002f60 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002f08:	4b17      	ldr	r3, [pc, #92]	@ (8002f68 <HAL_RCC_OscConfig+0x8ac>)
 8002f0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f0c:	08db      	lsrs	r3, r3, #3
 8002f0e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f12:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d01f      	beq.n	8002f5e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002f1e:	4b12      	ldr	r3, [pc, #72]	@ (8002f68 <HAL_RCC_OscConfig+0x8ac>)
 8002f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f22:	4a11      	ldr	r2, [pc, #68]	@ (8002f68 <HAL_RCC_OscConfig+0x8ac>)
 8002f24:	f023 0301 	bic.w	r3, r3, #1
 8002f28:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f2a:	f7fe fbcd 	bl	80016c8 <HAL_GetTick>
 8002f2e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002f30:	bf00      	nop
 8002f32:	f7fe fbc9 	bl	80016c8 <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d0f9      	beq.n	8002f32 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f68 <HAL_RCC_OscConfig+0x8ac>)
 8002f40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f42:	4b0a      	ldr	r3, [pc, #40]	@ (8002f6c <HAL_RCC_OscConfig+0x8b0>)
 8002f44:	4013      	ands	r3, r2
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002f4a:	00d2      	lsls	r2, r2, #3
 8002f4c:	4906      	ldr	r1, [pc, #24]	@ (8002f68 <HAL_RCC_OscConfig+0x8ac>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002f52:	4b05      	ldr	r3, [pc, #20]	@ (8002f68 <HAL_RCC_OscConfig+0x8ac>)
 8002f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f56:	4a04      	ldr	r2, [pc, #16]	@ (8002f68 <HAL_RCC_OscConfig+0x8ac>)
 8002f58:	f043 0301 	orr.w	r3, r3, #1
 8002f5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002f5e:	2300      	movs	r3, #0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3730      	adds	r7, #48	@ 0x30
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	58024400 	.word	0x58024400
 8002f6c:	ffff0007 	.word	0xffff0007

08002f70 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b086      	sub	sp, #24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d101      	bne.n	8002f84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e19c      	b.n	80032be <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f84:	4b8a      	ldr	r3, [pc, #552]	@ (80031b0 <HAL_RCC_ClockConfig+0x240>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 030f 	and.w	r3, r3, #15
 8002f8c:	683a      	ldr	r2, [r7, #0]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d910      	bls.n	8002fb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f92:	4b87      	ldr	r3, [pc, #540]	@ (80031b0 <HAL_RCC_ClockConfig+0x240>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f023 020f 	bic.w	r2, r3, #15
 8002f9a:	4985      	ldr	r1, [pc, #532]	@ (80031b0 <HAL_RCC_ClockConfig+0x240>)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fa2:	4b83      	ldr	r3, [pc, #524]	@ (80031b0 <HAL_RCC_ClockConfig+0x240>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 030f 	and.w	r3, r3, #15
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d001      	beq.n	8002fb4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e184      	b.n	80032be <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0304 	and.w	r3, r3, #4
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d010      	beq.n	8002fe2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	691a      	ldr	r2, [r3, #16]
 8002fc4:	4b7b      	ldr	r3, [pc, #492]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d908      	bls.n	8002fe2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002fd0:	4b78      	ldr	r3, [pc, #480]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8002fd2:	699b      	ldr	r3, [r3, #24]
 8002fd4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	4975      	ldr	r1, [pc, #468]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0308 	and.w	r3, r3, #8
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d010      	beq.n	8003010 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	695a      	ldr	r2, [r3, #20]
 8002ff2:	4b70      	ldr	r3, [pc, #448]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8002ff4:	69db      	ldr	r3, [r3, #28]
 8002ff6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d908      	bls.n	8003010 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002ffe:	4b6d      	ldr	r3, [pc, #436]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8003000:	69db      	ldr	r3, [r3, #28]
 8003002:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	496a      	ldr	r1, [pc, #424]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 800300c:	4313      	orrs	r3, r2
 800300e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0310 	and.w	r3, r3, #16
 8003018:	2b00      	cmp	r3, #0
 800301a:	d010      	beq.n	800303e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	699a      	ldr	r2, [r3, #24]
 8003020:	4b64      	ldr	r3, [pc, #400]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8003022:	69db      	ldr	r3, [r3, #28]
 8003024:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003028:	429a      	cmp	r2, r3
 800302a:	d908      	bls.n	800303e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800302c:	4b61      	ldr	r3, [pc, #388]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 800302e:	69db      	ldr	r3, [r3, #28]
 8003030:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	699b      	ldr	r3, [r3, #24]
 8003038:	495e      	ldr	r1, [pc, #376]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 800303a:	4313      	orrs	r3, r2
 800303c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0320 	and.w	r3, r3, #32
 8003046:	2b00      	cmp	r3, #0
 8003048:	d010      	beq.n	800306c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	69da      	ldr	r2, [r3, #28]
 800304e:	4b59      	ldr	r3, [pc, #356]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8003050:	6a1b      	ldr	r3, [r3, #32]
 8003052:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003056:	429a      	cmp	r2, r3
 8003058:	d908      	bls.n	800306c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800305a:	4b56      	ldr	r3, [pc, #344]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 800305c:	6a1b      	ldr	r3, [r3, #32]
 800305e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	4953      	ldr	r1, [pc, #332]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8003068:	4313      	orrs	r3, r2
 800306a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0302 	and.w	r3, r3, #2
 8003074:	2b00      	cmp	r3, #0
 8003076:	d010      	beq.n	800309a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68da      	ldr	r2, [r3, #12]
 800307c:	4b4d      	ldr	r3, [pc, #308]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	f003 030f 	and.w	r3, r3, #15
 8003084:	429a      	cmp	r2, r3
 8003086:	d908      	bls.n	800309a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003088:	4b4a      	ldr	r3, [pc, #296]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 800308a:	699b      	ldr	r3, [r3, #24]
 800308c:	f023 020f 	bic.w	r2, r3, #15
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	4947      	ldr	r1, [pc, #284]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8003096:	4313      	orrs	r3, r2
 8003098:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d055      	beq.n	8003152 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80030a6:	4b43      	ldr	r3, [pc, #268]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	4940      	ldr	r1, [pc, #256]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d107      	bne.n	80030d0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80030c0:	4b3c      	ldr	r3, [pc, #240]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d121      	bne.n	8003110 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e0f6      	b.n	80032be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	2b03      	cmp	r3, #3
 80030d6:	d107      	bne.n	80030e8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80030d8:	4b36      	ldr	r3, [pc, #216]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d115      	bne.n	8003110 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e0ea      	b.n	80032be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d107      	bne.n	8003100 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80030f0:	4b30      	ldr	r3, [pc, #192]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d109      	bne.n	8003110 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e0de      	b.n	80032be <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003100:	4b2c      	ldr	r3, [pc, #176]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0304 	and.w	r3, r3, #4
 8003108:	2b00      	cmp	r3, #0
 800310a:	d101      	bne.n	8003110 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e0d6      	b.n	80032be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003110:	4b28      	ldr	r3, [pc, #160]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8003112:	691b      	ldr	r3, [r3, #16]
 8003114:	f023 0207 	bic.w	r2, r3, #7
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	4925      	ldr	r1, [pc, #148]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 800311e:	4313      	orrs	r3, r2
 8003120:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003122:	f7fe fad1 	bl	80016c8 <HAL_GetTick>
 8003126:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003128:	e00a      	b.n	8003140 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800312a:	f7fe facd 	bl	80016c8 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003138:	4293      	cmp	r3, r2
 800313a:	d901      	bls.n	8003140 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e0be      	b.n	80032be <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003140:	4b1c      	ldr	r3, [pc, #112]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	429a      	cmp	r2, r3
 8003150:	d1eb      	bne.n	800312a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0302 	and.w	r3, r3, #2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d010      	beq.n	8003180 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68da      	ldr	r2, [r3, #12]
 8003162:	4b14      	ldr	r3, [pc, #80]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	f003 030f 	and.w	r3, r3, #15
 800316a:	429a      	cmp	r2, r3
 800316c:	d208      	bcs.n	8003180 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800316e:	4b11      	ldr	r3, [pc, #68]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 8003170:	699b      	ldr	r3, [r3, #24]
 8003172:	f023 020f 	bic.w	r2, r3, #15
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	490e      	ldr	r1, [pc, #56]	@ (80031b4 <HAL_RCC_ClockConfig+0x244>)
 800317c:	4313      	orrs	r3, r2
 800317e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003180:	4b0b      	ldr	r3, [pc, #44]	@ (80031b0 <HAL_RCC_ClockConfig+0x240>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 030f 	and.w	r3, r3, #15
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	429a      	cmp	r2, r3
 800318c:	d214      	bcs.n	80031b8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800318e:	4b08      	ldr	r3, [pc, #32]	@ (80031b0 <HAL_RCC_ClockConfig+0x240>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f023 020f 	bic.w	r2, r3, #15
 8003196:	4906      	ldr	r1, [pc, #24]	@ (80031b0 <HAL_RCC_ClockConfig+0x240>)
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	4313      	orrs	r3, r2
 800319c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800319e:	4b04      	ldr	r3, [pc, #16]	@ (80031b0 <HAL_RCC_ClockConfig+0x240>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d005      	beq.n	80031b8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e086      	b.n	80032be <HAL_RCC_ClockConfig+0x34e>
 80031b0:	52002000 	.word	0x52002000
 80031b4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0304 	and.w	r3, r3, #4
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d010      	beq.n	80031e6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	691a      	ldr	r2, [r3, #16]
 80031c8:	4b3f      	ldr	r3, [pc, #252]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d208      	bcs.n	80031e6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80031d4:	4b3c      	ldr	r3, [pc, #240]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	691b      	ldr	r3, [r3, #16]
 80031e0:	4939      	ldr	r1, [pc, #228]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0308 	and.w	r3, r3, #8
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d010      	beq.n	8003214 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	695a      	ldr	r2, [r3, #20]
 80031f6:	4b34      	ldr	r3, [pc, #208]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 80031f8:	69db      	ldr	r3, [r3, #28]
 80031fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031fe:	429a      	cmp	r2, r3
 8003200:	d208      	bcs.n	8003214 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003202:	4b31      	ldr	r3, [pc, #196]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	492e      	ldr	r1, [pc, #184]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 8003210:	4313      	orrs	r3, r2
 8003212:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0310 	and.w	r3, r3, #16
 800321c:	2b00      	cmp	r3, #0
 800321e:	d010      	beq.n	8003242 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	699a      	ldr	r2, [r3, #24]
 8003224:	4b28      	ldr	r3, [pc, #160]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 8003226:	69db      	ldr	r3, [r3, #28]
 8003228:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800322c:	429a      	cmp	r2, r3
 800322e:	d208      	bcs.n	8003242 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003230:	4b25      	ldr	r3, [pc, #148]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 8003232:	69db      	ldr	r3, [r3, #28]
 8003234:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	4922      	ldr	r1, [pc, #136]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 800323e:	4313      	orrs	r3, r2
 8003240:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0320 	and.w	r3, r3, #32
 800324a:	2b00      	cmp	r3, #0
 800324c:	d010      	beq.n	8003270 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	69da      	ldr	r2, [r3, #28]
 8003252:	4b1d      	ldr	r3, [pc, #116]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800325a:	429a      	cmp	r2, r3
 800325c:	d208      	bcs.n	8003270 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800325e:	4b1a      	ldr	r3, [pc, #104]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	69db      	ldr	r3, [r3, #28]
 800326a:	4917      	ldr	r1, [pc, #92]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 800326c:	4313      	orrs	r3, r2
 800326e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003270:	f000 f834 	bl	80032dc <HAL_RCC_GetSysClockFreq>
 8003274:	4602      	mov	r2, r0
 8003276:	4b14      	ldr	r3, [pc, #80]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 8003278:	699b      	ldr	r3, [r3, #24]
 800327a:	0a1b      	lsrs	r3, r3, #8
 800327c:	f003 030f 	and.w	r3, r3, #15
 8003280:	4912      	ldr	r1, [pc, #72]	@ (80032cc <HAL_RCC_ClockConfig+0x35c>)
 8003282:	5ccb      	ldrb	r3, [r1, r3]
 8003284:	f003 031f 	and.w	r3, r3, #31
 8003288:	fa22 f303 	lsr.w	r3, r2, r3
 800328c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800328e:	4b0e      	ldr	r3, [pc, #56]	@ (80032c8 <HAL_RCC_ClockConfig+0x358>)
 8003290:	699b      	ldr	r3, [r3, #24]
 8003292:	f003 030f 	and.w	r3, r3, #15
 8003296:	4a0d      	ldr	r2, [pc, #52]	@ (80032cc <HAL_RCC_ClockConfig+0x35c>)
 8003298:	5cd3      	ldrb	r3, [r2, r3]
 800329a:	f003 031f 	and.w	r3, r3, #31
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	fa22 f303 	lsr.w	r3, r2, r3
 80032a4:	4a0a      	ldr	r2, [pc, #40]	@ (80032d0 <HAL_RCC_ClockConfig+0x360>)
 80032a6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80032a8:	4a0a      	ldr	r2, [pc, #40]	@ (80032d4 <HAL_RCC_ClockConfig+0x364>)
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80032ae:	4b0a      	ldr	r3, [pc, #40]	@ (80032d8 <HAL_RCC_ClockConfig+0x368>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7fe f9be 	bl	8001634 <HAL_InitTick>
 80032b8:	4603      	mov	r3, r0
 80032ba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3718      	adds	r7, #24
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	58024400 	.word	0x58024400
 80032cc:	08009b44 	.word	0x08009b44
 80032d0:	24000004 	.word	0x24000004
 80032d4:	24000000 	.word	0x24000000
 80032d8:	24000008 	.word	0x24000008

080032dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	b089      	sub	sp, #36	@ 0x24
 80032e0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032e2:	4bb3      	ldr	r3, [pc, #716]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032ea:	2b18      	cmp	r3, #24
 80032ec:	f200 8155 	bhi.w	800359a <HAL_RCC_GetSysClockFreq+0x2be>
 80032f0:	a201      	add	r2, pc, #4	@ (adr r2, 80032f8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80032f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f6:	bf00      	nop
 80032f8:	0800335d 	.word	0x0800335d
 80032fc:	0800359b 	.word	0x0800359b
 8003300:	0800359b 	.word	0x0800359b
 8003304:	0800359b 	.word	0x0800359b
 8003308:	0800359b 	.word	0x0800359b
 800330c:	0800359b 	.word	0x0800359b
 8003310:	0800359b 	.word	0x0800359b
 8003314:	0800359b 	.word	0x0800359b
 8003318:	08003383 	.word	0x08003383
 800331c:	0800359b 	.word	0x0800359b
 8003320:	0800359b 	.word	0x0800359b
 8003324:	0800359b 	.word	0x0800359b
 8003328:	0800359b 	.word	0x0800359b
 800332c:	0800359b 	.word	0x0800359b
 8003330:	0800359b 	.word	0x0800359b
 8003334:	0800359b 	.word	0x0800359b
 8003338:	08003389 	.word	0x08003389
 800333c:	0800359b 	.word	0x0800359b
 8003340:	0800359b 	.word	0x0800359b
 8003344:	0800359b 	.word	0x0800359b
 8003348:	0800359b 	.word	0x0800359b
 800334c:	0800359b 	.word	0x0800359b
 8003350:	0800359b 	.word	0x0800359b
 8003354:	0800359b 	.word	0x0800359b
 8003358:	0800338f 	.word	0x0800338f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800335c:	4b94      	ldr	r3, [pc, #592]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0320 	and.w	r3, r3, #32
 8003364:	2b00      	cmp	r3, #0
 8003366:	d009      	beq.n	800337c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003368:	4b91      	ldr	r3, [pc, #580]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	08db      	lsrs	r3, r3, #3
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	4a90      	ldr	r2, [pc, #576]	@ (80035b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003374:	fa22 f303 	lsr.w	r3, r2, r3
 8003378:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800337a:	e111      	b.n	80035a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800337c:	4b8d      	ldr	r3, [pc, #564]	@ (80035b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800337e:	61bb      	str	r3, [r7, #24]
      break;
 8003380:	e10e      	b.n	80035a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003382:	4b8d      	ldr	r3, [pc, #564]	@ (80035b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003384:	61bb      	str	r3, [r7, #24]
      break;
 8003386:	e10b      	b.n	80035a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003388:	4b8c      	ldr	r3, [pc, #560]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x2e0>)
 800338a:	61bb      	str	r3, [r7, #24]
      break;
 800338c:	e108      	b.n	80035a0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800338e:	4b88      	ldr	r3, [pc, #544]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003392:	f003 0303 	and.w	r3, r3, #3
 8003396:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003398:	4b85      	ldr	r3, [pc, #532]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800339a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339c:	091b      	lsrs	r3, r3, #4
 800339e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033a2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80033a4:	4b82      	ldr	r3, [pc, #520]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80033ae:	4b80      	ldr	r3, [pc, #512]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033b2:	08db      	lsrs	r3, r3, #3
 80033b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80033b8:	68fa      	ldr	r2, [r7, #12]
 80033ba:	fb02 f303 	mul.w	r3, r2, r3
 80033be:	ee07 3a90 	vmov	s15, r3
 80033c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033c6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	f000 80e1 	beq.w	8003594 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	f000 8083 	beq.w	80034e0 <HAL_RCC_GetSysClockFreq+0x204>
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	2b02      	cmp	r3, #2
 80033de:	f200 80a1 	bhi.w	8003524 <HAL_RCC_GetSysClockFreq+0x248>
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d003      	beq.n	80033f0 <HAL_RCC_GetSysClockFreq+0x114>
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d056      	beq.n	800349c <HAL_RCC_GetSysClockFreq+0x1c0>
 80033ee:	e099      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80033f0:	4b6f      	ldr	r3, [pc, #444]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0320 	and.w	r3, r3, #32
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d02d      	beq.n	8003458 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80033fc:	4b6c      	ldr	r3, [pc, #432]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	08db      	lsrs	r3, r3, #3
 8003402:	f003 0303 	and.w	r3, r3, #3
 8003406:	4a6b      	ldr	r2, [pc, #428]	@ (80035b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003408:	fa22 f303 	lsr.w	r3, r2, r3
 800340c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	ee07 3a90 	vmov	s15, r3
 8003414:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	ee07 3a90 	vmov	s15, r3
 800341e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003422:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003426:	4b62      	ldr	r3, [pc, #392]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800342e:	ee07 3a90 	vmov	s15, r3
 8003432:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003436:	ed97 6a02 	vldr	s12, [r7, #8]
 800343a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80035c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800343e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003442:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003446:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800344a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800344e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003452:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003456:	e087      	b.n	8003568 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	ee07 3a90 	vmov	s15, r3
 800345e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003462:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80035c4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003466:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800346a:	4b51      	ldr	r3, [pc, #324]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800346c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003472:	ee07 3a90 	vmov	s15, r3
 8003476:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800347a:	ed97 6a02 	vldr	s12, [r7, #8]
 800347e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80035c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003482:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003486:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800348a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800348e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003492:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003496:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800349a:	e065      	b.n	8003568 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	ee07 3a90 	vmov	s15, r3
 80034a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034a6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80035c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80034aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034ae:	4b40      	ldr	r3, [pc, #256]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034b6:	ee07 3a90 	vmov	s15, r3
 80034ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034be:	ed97 6a02 	vldr	s12, [r7, #8]
 80034c2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80035c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80034c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80034de:	e043      	b.n	8003568 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	ee07 3a90 	vmov	s15, r3
 80034e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034ea:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80035cc <HAL_RCC_GetSysClockFreq+0x2f0>
 80034ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034f2:	4b2f      	ldr	r3, [pc, #188]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034fa:	ee07 3a90 	vmov	s15, r3
 80034fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003502:	ed97 6a02 	vldr	s12, [r7, #8]
 8003506:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80035c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800350a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800350e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003512:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003516:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800351a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800351e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003522:	e021      	b.n	8003568 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	ee07 3a90 	vmov	s15, r3
 800352a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800352e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80035c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003536:	4b1e      	ldr	r3, [pc, #120]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800353e:	ee07 3a90 	vmov	s15, r3
 8003542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003546:	ed97 6a02 	vldr	s12, [r7, #8]
 800354a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80035c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800354e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800355a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800355e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003562:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003566:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003568:	4b11      	ldr	r3, [pc, #68]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800356a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800356c:	0a5b      	lsrs	r3, r3, #9
 800356e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003572:	3301      	adds	r3, #1
 8003574:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	ee07 3a90 	vmov	s15, r3
 800357c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003580:	edd7 6a07 	vldr	s13, [r7, #28]
 8003584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003588:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800358c:	ee17 3a90 	vmov	r3, s15
 8003590:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003592:	e005      	b.n	80035a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003594:	2300      	movs	r3, #0
 8003596:	61bb      	str	r3, [r7, #24]
      break;
 8003598:	e002      	b.n	80035a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800359a:	4b07      	ldr	r3, [pc, #28]	@ (80035b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800359c:	61bb      	str	r3, [r7, #24]
      break;
 800359e:	bf00      	nop
  }

  return sysclockfreq;
 80035a0:	69bb      	ldr	r3, [r7, #24]
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3724      	adds	r7, #36	@ 0x24
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	58024400 	.word	0x58024400
 80035b4:	03d09000 	.word	0x03d09000
 80035b8:	003d0900 	.word	0x003d0900
 80035bc:	007a1200 	.word	0x007a1200
 80035c0:	46000000 	.word	0x46000000
 80035c4:	4c742400 	.word	0x4c742400
 80035c8:	4a742400 	.word	0x4a742400
 80035cc:	4af42400 	.word	0x4af42400

080035d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80035d6:	f7ff fe81 	bl	80032dc <HAL_RCC_GetSysClockFreq>
 80035da:	4602      	mov	r2, r0
 80035dc:	4b10      	ldr	r3, [pc, #64]	@ (8003620 <HAL_RCC_GetHCLKFreq+0x50>)
 80035de:	699b      	ldr	r3, [r3, #24]
 80035e0:	0a1b      	lsrs	r3, r3, #8
 80035e2:	f003 030f 	and.w	r3, r3, #15
 80035e6:	490f      	ldr	r1, [pc, #60]	@ (8003624 <HAL_RCC_GetHCLKFreq+0x54>)
 80035e8:	5ccb      	ldrb	r3, [r1, r3]
 80035ea:	f003 031f 	and.w	r3, r3, #31
 80035ee:	fa22 f303 	lsr.w	r3, r2, r3
 80035f2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80035f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003620 <HAL_RCC_GetHCLKFreq+0x50>)
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	f003 030f 	and.w	r3, r3, #15
 80035fc:	4a09      	ldr	r2, [pc, #36]	@ (8003624 <HAL_RCC_GetHCLKFreq+0x54>)
 80035fe:	5cd3      	ldrb	r3, [r2, r3]
 8003600:	f003 031f 	and.w	r3, r3, #31
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	fa22 f303 	lsr.w	r3, r2, r3
 800360a:	4a07      	ldr	r2, [pc, #28]	@ (8003628 <HAL_RCC_GetHCLKFreq+0x58>)
 800360c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800360e:	4a07      	ldr	r2, [pc, #28]	@ (800362c <HAL_RCC_GetHCLKFreq+0x5c>)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003614:	4b04      	ldr	r3, [pc, #16]	@ (8003628 <HAL_RCC_GetHCLKFreq+0x58>)
 8003616:	681b      	ldr	r3, [r3, #0]
}
 8003618:	4618      	mov	r0, r3
 800361a:	3708      	adds	r7, #8
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	58024400 	.word	0x58024400
 8003624:	08009b44 	.word	0x08009b44
 8003628:	24000004 	.word	0x24000004
 800362c:	24000000 	.word	0x24000000

08003630 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003634:	f7ff ffcc 	bl	80035d0 <HAL_RCC_GetHCLKFreq>
 8003638:	4602      	mov	r2, r0
 800363a:	4b06      	ldr	r3, [pc, #24]	@ (8003654 <HAL_RCC_GetPCLK1Freq+0x24>)
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	091b      	lsrs	r3, r3, #4
 8003640:	f003 0307 	and.w	r3, r3, #7
 8003644:	4904      	ldr	r1, [pc, #16]	@ (8003658 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003646:	5ccb      	ldrb	r3, [r1, r3]
 8003648:	f003 031f 	and.w	r3, r3, #31
 800364c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003650:	4618      	mov	r0, r3
 8003652:	bd80      	pop	{r7, pc}
 8003654:	58024400 	.word	0x58024400
 8003658:	08009b44 	.word	0x08009b44

0800365c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003660:	f7ff ffb6 	bl	80035d0 <HAL_RCC_GetHCLKFreq>
 8003664:	4602      	mov	r2, r0
 8003666:	4b06      	ldr	r3, [pc, #24]	@ (8003680 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003668:	69db      	ldr	r3, [r3, #28]
 800366a:	0a1b      	lsrs	r3, r3, #8
 800366c:	f003 0307 	and.w	r3, r3, #7
 8003670:	4904      	ldr	r1, [pc, #16]	@ (8003684 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003672:	5ccb      	ldrb	r3, [r1, r3]
 8003674:	f003 031f 	and.w	r3, r3, #31
 8003678:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800367c:	4618      	mov	r0, r3
 800367e:	bd80      	pop	{r7, pc}
 8003680:	58024400 	.word	0x58024400
 8003684:	08009b44 	.word	0x08009b44

08003688 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003688:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800368c:	b0ca      	sub	sp, #296	@ 0x128
 800368e:	af00      	add	r7, sp, #0
 8003690:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003694:	2300      	movs	r3, #0
 8003696:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800369a:	2300      	movs	r3, #0
 800369c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80036a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80036ac:	2500      	movs	r5, #0
 80036ae:	ea54 0305 	orrs.w	r3, r4, r5
 80036b2:	d049      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80036b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036ba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80036be:	d02f      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80036c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80036c4:	d828      	bhi.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80036c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036ca:	d01a      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80036cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036d0:	d822      	bhi.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d003      	beq.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x56>
 80036d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036da:	d007      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x64>
 80036dc:	e01c      	b.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036de:	4bb8      	ldr	r3, [pc, #736]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e2:	4ab7      	ldr	r2, [pc, #732]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80036ea:	e01a      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80036ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f0:	3308      	adds	r3, #8
 80036f2:	2102      	movs	r1, #2
 80036f4:	4618      	mov	r0, r3
 80036f6:	f001 fc8f 	bl	8005018 <RCCEx_PLL2_Config>
 80036fa:	4603      	mov	r3, r0
 80036fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003700:	e00f      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003706:	3328      	adds	r3, #40	@ 0x28
 8003708:	2102      	movs	r1, #2
 800370a:	4618      	mov	r0, r3
 800370c:	f001 fd36 	bl	800517c <RCCEx_PLL3_Config>
 8003710:	4603      	mov	r3, r0
 8003712:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003716:	e004      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800371e:	e000      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003720:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003722:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003726:	2b00      	cmp	r3, #0
 8003728:	d10a      	bne.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800372a:	4ba5      	ldr	r3, [pc, #660]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800372c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800372e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003736:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003738:	4aa1      	ldr	r2, [pc, #644]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800373a:	430b      	orrs	r3, r1
 800373c:	6513      	str	r3, [r2, #80]	@ 0x50
 800373e:	e003      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003740:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003744:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800374c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003750:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003754:	f04f 0900 	mov.w	r9, #0
 8003758:	ea58 0309 	orrs.w	r3, r8, r9
 800375c:	d047      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800375e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003764:	2b04      	cmp	r3, #4
 8003766:	d82a      	bhi.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003768:	a201      	add	r2, pc, #4	@ (adr r2, 8003770 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800376a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800376e:	bf00      	nop
 8003770:	08003785 	.word	0x08003785
 8003774:	08003793 	.word	0x08003793
 8003778:	080037a9 	.word	0x080037a9
 800377c:	080037c7 	.word	0x080037c7
 8003780:	080037c7 	.word	0x080037c7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003784:	4b8e      	ldr	r3, [pc, #568]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003788:	4a8d      	ldr	r2, [pc, #564]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800378a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800378e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003790:	e01a      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003796:	3308      	adds	r3, #8
 8003798:	2100      	movs	r1, #0
 800379a:	4618      	mov	r0, r3
 800379c:	f001 fc3c 	bl	8005018 <RCCEx_PLL2_Config>
 80037a0:	4603      	mov	r3, r0
 80037a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037a6:	e00f      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80037a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ac:	3328      	adds	r3, #40	@ 0x28
 80037ae:	2100      	movs	r1, #0
 80037b0:	4618      	mov	r0, r3
 80037b2:	f001 fce3 	bl	800517c <RCCEx_PLL3_Config>
 80037b6:	4603      	mov	r3, r0
 80037b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037bc:	e004      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037c4:	e000      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80037c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d10a      	bne.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037d0:	4b7b      	ldr	r3, [pc, #492]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037d4:	f023 0107 	bic.w	r1, r3, #7
 80037d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037de:	4a78      	ldr	r2, [pc, #480]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037e0:	430b      	orrs	r3, r1
 80037e2:	6513      	str	r3, [r2, #80]	@ 0x50
 80037e4:	e003      	b.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80037ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80037fa:	f04f 0b00 	mov.w	fp, #0
 80037fe:	ea5a 030b 	orrs.w	r3, sl, fp
 8003802:	d04c      	beq.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800380a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800380e:	d030      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003810:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003814:	d829      	bhi.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003816:	2bc0      	cmp	r3, #192	@ 0xc0
 8003818:	d02d      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800381a:	2bc0      	cmp	r3, #192	@ 0xc0
 800381c:	d825      	bhi.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800381e:	2b80      	cmp	r3, #128	@ 0x80
 8003820:	d018      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003822:	2b80      	cmp	r3, #128	@ 0x80
 8003824:	d821      	bhi.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003826:	2b00      	cmp	r3, #0
 8003828:	d002      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800382a:	2b40      	cmp	r3, #64	@ 0x40
 800382c:	d007      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800382e:	e01c      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003830:	4b63      	ldr	r3, [pc, #396]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003834:	4a62      	ldr	r2, [pc, #392]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003836:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800383a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800383c:	e01c      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800383e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003842:	3308      	adds	r3, #8
 8003844:	2100      	movs	r1, #0
 8003846:	4618      	mov	r0, r3
 8003848:	f001 fbe6 	bl	8005018 <RCCEx_PLL2_Config>
 800384c:	4603      	mov	r3, r0
 800384e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003852:	e011      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003858:	3328      	adds	r3, #40	@ 0x28
 800385a:	2100      	movs	r1, #0
 800385c:	4618      	mov	r0, r3
 800385e:	f001 fc8d 	bl	800517c <RCCEx_PLL3_Config>
 8003862:	4603      	mov	r3, r0
 8003864:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003868:	e006      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003870:	e002      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003872:	bf00      	nop
 8003874:	e000      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003876:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003878:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800387c:	2b00      	cmp	r3, #0
 800387e:	d10a      	bne.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003880:	4b4f      	ldr	r3, [pc, #316]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003882:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003884:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800388c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800388e:	4a4c      	ldr	r2, [pc, #304]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003890:	430b      	orrs	r3, r1
 8003892:	6513      	str	r3, [r2, #80]	@ 0x50
 8003894:	e003      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003896:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800389a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800389e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80038aa:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80038ae:	2300      	movs	r3, #0
 80038b0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80038b4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80038b8:	460b      	mov	r3, r1
 80038ba:	4313      	orrs	r3, r2
 80038bc:	d053      	beq.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80038be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80038c6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80038ca:	d035      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80038cc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80038d0:	d82e      	bhi.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80038d2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80038d6:	d031      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80038d8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80038dc:	d828      	bhi.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80038de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038e2:	d01a      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x292>
 80038e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038e8:	d822      	bhi.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d003      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80038ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80038f2:	d007      	beq.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80038f4:	e01c      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038f6:	4b32      	ldr	r3, [pc, #200]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fa:	4a31      	ldr	r2, [pc, #196]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003900:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003902:	e01c      	b.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003908:	3308      	adds	r3, #8
 800390a:	2100      	movs	r1, #0
 800390c:	4618      	mov	r0, r3
 800390e:	f001 fb83 	bl	8005018 <RCCEx_PLL2_Config>
 8003912:	4603      	mov	r3, r0
 8003914:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003918:	e011      	b.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800391a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800391e:	3328      	adds	r3, #40	@ 0x28
 8003920:	2100      	movs	r1, #0
 8003922:	4618      	mov	r0, r3
 8003924:	f001 fc2a 	bl	800517c <RCCEx_PLL3_Config>
 8003928:	4603      	mov	r3, r0
 800392a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800392e:	e006      	b.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003936:	e002      	b.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003938:	bf00      	nop
 800393a:	e000      	b.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800393c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800393e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003942:	2b00      	cmp	r3, #0
 8003944:	d10b      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003946:	4b1e      	ldr	r3, [pc, #120]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800394a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800394e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003952:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003956:	4a1a      	ldr	r2, [pc, #104]	@ (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003958:	430b      	orrs	r3, r1
 800395a:	6593      	str	r3, [r2, #88]	@ 0x58
 800395c:	e003      	b.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800395e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003962:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800396a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003972:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003976:	2300      	movs	r3, #0
 8003978:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800397c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003980:	460b      	mov	r3, r1
 8003982:	4313      	orrs	r3, r2
 8003984:	d056      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800398a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800398e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003992:	d038      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003994:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003998:	d831      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 800399a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800399e:	d034      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x382>
 80039a0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80039a4:	d82b      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 80039a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80039aa:	d01d      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80039ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80039b0:	d825      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d006      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80039b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039ba:	d00a      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80039bc:	e01f      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 80039be:	bf00      	nop
 80039c0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039c4:	4ba2      	ldr	r3, [pc, #648]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c8:	4aa1      	ldr	r2, [pc, #644]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80039d0:	e01c      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d6:	3308      	adds	r3, #8
 80039d8:	2100      	movs	r1, #0
 80039da:	4618      	mov	r0, r3
 80039dc:	f001 fb1c 	bl	8005018 <RCCEx_PLL2_Config>
 80039e0:	4603      	mov	r3, r0
 80039e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80039e6:	e011      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80039e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ec:	3328      	adds	r3, #40	@ 0x28
 80039ee:	2100      	movs	r1, #0
 80039f0:	4618      	mov	r0, r3
 80039f2:	f001 fbc3 	bl	800517c <RCCEx_PLL3_Config>
 80039f6:	4603      	mov	r3, r0
 80039f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80039fc:	e006      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a04:	e002      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003a06:	bf00      	nop
 8003a08:	e000      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003a0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10b      	bne.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003a14:	4b8e      	ldr	r3, [pc, #568]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a18:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a20:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003a24:	4a8a      	ldr	r2, [pc, #552]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a26:	430b      	orrs	r3, r1
 8003a28:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a2a:	e003      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003a40:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003a44:	2300      	movs	r3, #0
 8003a46:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003a4a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003a4e:	460b      	mov	r3, r1
 8003a50:	4313      	orrs	r3, r2
 8003a52:	d03a      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a5a:	2b30      	cmp	r3, #48	@ 0x30
 8003a5c:	d01f      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003a5e:	2b30      	cmp	r3, #48	@ 0x30
 8003a60:	d819      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003a62:	2b20      	cmp	r3, #32
 8003a64:	d00c      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003a66:	2b20      	cmp	r3, #32
 8003a68:	d815      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d019      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003a6e:	2b10      	cmp	r3, #16
 8003a70:	d111      	bne.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a72:	4b77      	ldr	r3, [pc, #476]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a76:	4a76      	ldr	r2, [pc, #472]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003a7e:	e011      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a84:	3308      	adds	r3, #8
 8003a86:	2102      	movs	r1, #2
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f001 fac5 	bl	8005018 <RCCEx_PLL2_Config>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003a94:	e006      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a9c:	e002      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003a9e:	bf00      	nop
 8003aa0:	e000      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003aa2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10a      	bne.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003aac:	4b68      	ldr	r3, [pc, #416]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ab0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aba:	4a65      	ldr	r2, [pc, #404]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003abc:	430b      	orrs	r3, r1
 8003abe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ac0:	e003      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ac6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003ad6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003ada:	2300      	movs	r3, #0
 8003adc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003ae0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	d051      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003af0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003af4:	d035      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003af6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003afa:	d82e      	bhi.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003afc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b00:	d031      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003b02:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b06:	d828      	bhi.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003b08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b0c:	d01a      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003b0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b12:	d822      	bhi.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d003      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003b18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b1c:	d007      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003b1e:	e01c      	b.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b20:	4b4b      	ldr	r3, [pc, #300]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b24:	4a4a      	ldr	r2, [pc, #296]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003b2c:	e01c      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b32:	3308      	adds	r3, #8
 8003b34:	2100      	movs	r1, #0
 8003b36:	4618      	mov	r0, r3
 8003b38:	f001 fa6e 	bl	8005018 <RCCEx_PLL2_Config>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003b42:	e011      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b48:	3328      	adds	r3, #40	@ 0x28
 8003b4a:	2100      	movs	r1, #0
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f001 fb15 	bl	800517c <RCCEx_PLL3_Config>
 8003b52:	4603      	mov	r3, r0
 8003b54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003b58:	e006      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b60:	e002      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003b62:	bf00      	nop
 8003b64:	e000      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003b66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d10a      	bne.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003b70:	4b37      	ldr	r3, [pc, #220]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b74:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b7e:	4a34      	ldr	r2, [pc, #208]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b80:	430b      	orrs	r3, r1
 8003b82:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b84:	e003      	b.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b96:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003b9a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003ba4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003ba8:	460b      	mov	r3, r1
 8003baa:	4313      	orrs	r3, r2
 8003bac:	d056      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003bb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bb8:	d033      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003bba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bbe:	d82c      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003bc0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003bc4:	d02f      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003bc6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003bca:	d826      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003bcc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003bd0:	d02b      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003bd2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003bd6:	d820      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003bd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003bdc:	d012      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003bde:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003be2:	d81a      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d022      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003be8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bec:	d115      	bne.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf2:	3308      	adds	r3, #8
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f001 fa0e 	bl	8005018 <RCCEx_PLL2_Config>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003c02:	e015      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c08:	3328      	adds	r3, #40	@ 0x28
 8003c0a:	2101      	movs	r1, #1
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f001 fab5 	bl	800517c <RCCEx_PLL3_Config>
 8003c12:	4603      	mov	r3, r0
 8003c14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003c18:	e00a      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c20:	e006      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003c22:	bf00      	nop
 8003c24:	e004      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003c26:	bf00      	nop
 8003c28:	e002      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003c2a:	bf00      	nop
 8003c2c:	e000      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003c2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10d      	bne.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003c38:	4b05      	ldr	r3, [pc, #20]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c3c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c46:	4a02      	ldr	r2, [pc, #8]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c48:	430b      	orrs	r3, r1
 8003c4a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c4c:	e006      	b.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003c4e:	bf00      	nop
 8003c50:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c64:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003c68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003c72:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003c76:	460b      	mov	r3, r1
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	d055      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c80:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003c84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c88:	d033      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003c8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c8e:	d82c      	bhi.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003c90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c94:	d02f      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003c96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c9a:	d826      	bhi.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003c9c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ca0:	d02b      	beq.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003ca2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ca6:	d820      	bhi.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003ca8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003cac:	d012      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003cae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003cb2:	d81a      	bhi.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d022      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003cb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003cbc:	d115      	bne.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc2:	3308      	adds	r3, #8
 8003cc4:	2101      	movs	r1, #1
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f001 f9a6 	bl	8005018 <RCCEx_PLL2_Config>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003cd2:	e015      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd8:	3328      	adds	r3, #40	@ 0x28
 8003cda:	2101      	movs	r1, #1
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f001 fa4d 	bl	800517c <RCCEx_PLL3_Config>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003ce8:	e00a      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cf0:	e006      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003cf2:	bf00      	nop
 8003cf4:	e004      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003cf6:	bf00      	nop
 8003cf8:	e002      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003cfa:	bf00      	nop
 8003cfc:	e000      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003cfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d10b      	bne.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003d08:	4ba3      	ldr	r3, [pc, #652]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d0c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d14:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003d18:	4a9f      	ldr	r2, [pc, #636]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d1a:	430b      	orrs	r3, r1
 8003d1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d1e:	e003      	b.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d30:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003d34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003d38:	2300      	movs	r3, #0
 8003d3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003d3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003d42:	460b      	mov	r3, r1
 8003d44:	4313      	orrs	r3, r2
 8003d46:	d037      	beq.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d52:	d00e      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003d54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d58:	d816      	bhi.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d018      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003d5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d62:	d111      	bne.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d64:	4b8c      	ldr	r3, [pc, #560]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d68:	4a8b      	ldr	r2, [pc, #556]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003d70:	e00f      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d76:	3308      	adds	r3, #8
 8003d78:	2101      	movs	r1, #1
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f001 f94c 	bl	8005018 <RCCEx_PLL2_Config>
 8003d80:	4603      	mov	r3, r0
 8003d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003d86:	e004      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d8e:	e000      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003d90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d10a      	bne.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003d9a:	4b7f      	ldr	r3, [pc, #508]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d9e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003da8:	4a7b      	ldr	r2, [pc, #492]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003daa:	430b      	orrs	r3, r1
 8003dac:	6513      	str	r3, [r2, #80]	@ 0x50
 8003dae:	e003      	b.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003db0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003db4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003dc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003dc8:	2300      	movs	r3, #0
 8003dca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003dce:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003dd2:	460b      	mov	r3, r1
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	d039      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ddc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dde:	2b03      	cmp	r3, #3
 8003de0:	d81c      	bhi.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003de2:	a201      	add	r2, pc, #4	@ (adr r2, 8003de8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de8:	08003e25 	.word	0x08003e25
 8003dec:	08003df9 	.word	0x08003df9
 8003df0:	08003e07 	.word	0x08003e07
 8003df4:	08003e25 	.word	0x08003e25
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003df8:	4b67      	ldr	r3, [pc, #412]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dfc:	4a66      	ldr	r2, [pc, #408]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003e04:	e00f      	b.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e0a:	3308      	adds	r3, #8
 8003e0c:	2102      	movs	r1, #2
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f001 f902 	bl	8005018 <RCCEx_PLL2_Config>
 8003e14:	4603      	mov	r3, r0
 8003e16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003e1a:	e004      	b.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e22:	e000      	b.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003e24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10a      	bne.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003e2e:	4b5a      	ldr	r3, [pc, #360]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e32:	f023 0103 	bic.w	r1, r3, #3
 8003e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e3c:	4a56      	ldr	r2, [pc, #344]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e3e:	430b      	orrs	r3, r1
 8003e40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e42:	e003      	b.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e54:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003e58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003e62:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003e66:	460b      	mov	r3, r1
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	f000 809f 	beq.w	8003fac <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e6e:	4b4b      	ldr	r3, [pc, #300]	@ (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a4a      	ldr	r2, [pc, #296]	@ (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003e74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e78:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e7a:	f7fd fc25 	bl	80016c8 <HAL_GetTick>
 8003e7e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e82:	e00b      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e84:	f7fd fc20 	bl	80016c8 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	2b64      	cmp	r3, #100	@ 0x64
 8003e92:	d903      	bls.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e9a:	e005      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e9c:	4b3f      	ldr	r3, [pc, #252]	@ (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d0ed      	beq.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003ea8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d179      	bne.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003eb0:	4b39      	ldr	r3, [pc, #228]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003eb2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ebc:	4053      	eors	r3, r2
 8003ebe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d015      	beq.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ec6:	4b34      	ldr	r3, [pc, #208]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ece:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ed2:	4b31      	ldr	r3, [pc, #196]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ed6:	4a30      	ldr	r2, [pc, #192]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ed8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003edc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ede:	4b2e      	ldr	r3, [pc, #184]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ee2:	4a2d      	ldr	r2, [pc, #180]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ee4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ee8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003eea:	4a2b      	ldr	r2, [pc, #172]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003eec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003ef0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003efa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003efe:	d118      	bne.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f00:	f7fd fbe2 	bl	80016c8 <HAL_GetTick>
 8003f04:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f08:	e00d      	b.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f0a:	f7fd fbdd 	bl	80016c8 <HAL_GetTick>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003f14:	1ad2      	subs	r2, r2, r3
 8003f16:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d903      	bls.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003f24:	e005      	b.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f26:	4b1c      	ldr	r3, [pc, #112]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d0eb      	beq.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003f32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d129      	bne.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f3e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f4a:	d10e      	bne.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003f4c:	4b12      	ldr	r3, [pc, #72]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003f54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f58:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f5c:	091a      	lsrs	r2, r3, #4
 8003f5e:	4b10      	ldr	r3, [pc, #64]	@ (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003f60:	4013      	ands	r3, r2
 8003f62:	4a0d      	ldr	r2, [pc, #52]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f64:	430b      	orrs	r3, r1
 8003f66:	6113      	str	r3, [r2, #16]
 8003f68:	e005      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f70:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003f74:	6113      	str	r3, [r2, #16]
 8003f76:	4b08      	ldr	r3, [pc, #32]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f78:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f7e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f86:	4a04      	ldr	r2, [pc, #16]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f88:	430b      	orrs	r3, r1
 8003f8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f8c:	e00e      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003f96:	e009      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003f98:	58024400 	.word	0x58024400
 8003f9c:	58024800 	.word	0x58024800
 8003fa0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fa8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb4:	f002 0301 	and.w	r3, r2, #1
 8003fb8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003fc2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003fc6:	460b      	mov	r3, r1
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	f000 8089 	beq.w	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fd4:	2b28      	cmp	r3, #40	@ 0x28
 8003fd6:	d86b      	bhi.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fde:	bf00      	nop
 8003fe0:	080040b9 	.word	0x080040b9
 8003fe4:	080040b1 	.word	0x080040b1
 8003fe8:	080040b1 	.word	0x080040b1
 8003fec:	080040b1 	.word	0x080040b1
 8003ff0:	080040b1 	.word	0x080040b1
 8003ff4:	080040b1 	.word	0x080040b1
 8003ff8:	080040b1 	.word	0x080040b1
 8003ffc:	080040b1 	.word	0x080040b1
 8004000:	08004085 	.word	0x08004085
 8004004:	080040b1 	.word	0x080040b1
 8004008:	080040b1 	.word	0x080040b1
 800400c:	080040b1 	.word	0x080040b1
 8004010:	080040b1 	.word	0x080040b1
 8004014:	080040b1 	.word	0x080040b1
 8004018:	080040b1 	.word	0x080040b1
 800401c:	080040b1 	.word	0x080040b1
 8004020:	0800409b 	.word	0x0800409b
 8004024:	080040b1 	.word	0x080040b1
 8004028:	080040b1 	.word	0x080040b1
 800402c:	080040b1 	.word	0x080040b1
 8004030:	080040b1 	.word	0x080040b1
 8004034:	080040b1 	.word	0x080040b1
 8004038:	080040b1 	.word	0x080040b1
 800403c:	080040b1 	.word	0x080040b1
 8004040:	080040b9 	.word	0x080040b9
 8004044:	080040b1 	.word	0x080040b1
 8004048:	080040b1 	.word	0x080040b1
 800404c:	080040b1 	.word	0x080040b1
 8004050:	080040b1 	.word	0x080040b1
 8004054:	080040b1 	.word	0x080040b1
 8004058:	080040b1 	.word	0x080040b1
 800405c:	080040b1 	.word	0x080040b1
 8004060:	080040b9 	.word	0x080040b9
 8004064:	080040b1 	.word	0x080040b1
 8004068:	080040b1 	.word	0x080040b1
 800406c:	080040b1 	.word	0x080040b1
 8004070:	080040b1 	.word	0x080040b1
 8004074:	080040b1 	.word	0x080040b1
 8004078:	080040b1 	.word	0x080040b1
 800407c:	080040b1 	.word	0x080040b1
 8004080:	080040b9 	.word	0x080040b9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004088:	3308      	adds	r3, #8
 800408a:	2101      	movs	r1, #1
 800408c:	4618      	mov	r0, r3
 800408e:	f000 ffc3 	bl	8005018 <RCCEx_PLL2_Config>
 8004092:	4603      	mov	r3, r0
 8004094:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004098:	e00f      	b.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800409a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800409e:	3328      	adds	r3, #40	@ 0x28
 80040a0:	2101      	movs	r1, #1
 80040a2:	4618      	mov	r0, r3
 80040a4:	f001 f86a 	bl	800517c <RCCEx_PLL3_Config>
 80040a8:	4603      	mov	r3, r0
 80040aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80040ae:	e004      	b.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040b6:	e000      	b.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80040b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d10a      	bne.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80040c2:	4bbf      	ldr	r3, [pc, #764]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040c6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80040ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040d0:	4abb      	ldr	r2, [pc, #748]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040d2:	430b      	orrs	r3, r1
 80040d4:	6553      	str	r3, [r2, #84]	@ 0x54
 80040d6:	e003      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80040e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e8:	f002 0302 	and.w	r3, r2, #2
 80040ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80040f0:	2300      	movs	r3, #0
 80040f2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80040f6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80040fa:	460b      	mov	r3, r1
 80040fc:	4313      	orrs	r3, r2
 80040fe:	d041      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004104:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004106:	2b05      	cmp	r3, #5
 8004108:	d824      	bhi.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800410a:	a201      	add	r2, pc, #4	@ (adr r2, 8004110 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800410c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004110:	0800415d 	.word	0x0800415d
 8004114:	08004129 	.word	0x08004129
 8004118:	0800413f 	.word	0x0800413f
 800411c:	0800415d 	.word	0x0800415d
 8004120:	0800415d 	.word	0x0800415d
 8004124:	0800415d 	.word	0x0800415d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800412c:	3308      	adds	r3, #8
 800412e:	2101      	movs	r1, #1
 8004130:	4618      	mov	r0, r3
 8004132:	f000 ff71 	bl	8005018 <RCCEx_PLL2_Config>
 8004136:	4603      	mov	r3, r0
 8004138:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800413c:	e00f      	b.n	800415e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800413e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004142:	3328      	adds	r3, #40	@ 0x28
 8004144:	2101      	movs	r1, #1
 8004146:	4618      	mov	r0, r3
 8004148:	f001 f818 	bl	800517c <RCCEx_PLL3_Config>
 800414c:	4603      	mov	r3, r0
 800414e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004152:	e004      	b.n	800415e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800415a:	e000      	b.n	800415e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800415c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800415e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004162:	2b00      	cmp	r3, #0
 8004164:	d10a      	bne.n	800417c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004166:	4b96      	ldr	r3, [pc, #600]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800416a:	f023 0107 	bic.w	r1, r3, #7
 800416e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004172:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004174:	4a92      	ldr	r2, [pc, #584]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004176:	430b      	orrs	r3, r1
 8004178:	6553      	str	r3, [r2, #84]	@ 0x54
 800417a:	e003      	b.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800417c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004180:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800418c:	f002 0304 	and.w	r3, r2, #4
 8004190:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004194:	2300      	movs	r3, #0
 8004196:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800419a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800419e:	460b      	mov	r3, r1
 80041a0:	4313      	orrs	r3, r2
 80041a2:	d044      	beq.n	800422e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80041a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041ac:	2b05      	cmp	r3, #5
 80041ae:	d825      	bhi.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80041b0:	a201      	add	r2, pc, #4	@ (adr r2, 80041b8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80041b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b6:	bf00      	nop
 80041b8:	08004205 	.word	0x08004205
 80041bc:	080041d1 	.word	0x080041d1
 80041c0:	080041e7 	.word	0x080041e7
 80041c4:	08004205 	.word	0x08004205
 80041c8:	08004205 	.word	0x08004205
 80041cc:	08004205 	.word	0x08004205
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d4:	3308      	adds	r3, #8
 80041d6:	2101      	movs	r1, #1
 80041d8:	4618      	mov	r0, r3
 80041da:	f000 ff1d 	bl	8005018 <RCCEx_PLL2_Config>
 80041de:	4603      	mov	r3, r0
 80041e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80041e4:	e00f      	b.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ea:	3328      	adds	r3, #40	@ 0x28
 80041ec:	2101      	movs	r1, #1
 80041ee:	4618      	mov	r0, r3
 80041f0:	f000 ffc4 	bl	800517c <RCCEx_PLL3_Config>
 80041f4:	4603      	mov	r3, r0
 80041f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80041fa:	e004      	b.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004202:	e000      	b.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004204:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004206:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10b      	bne.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800420e:	4b6c      	ldr	r3, [pc, #432]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004212:	f023 0107 	bic.w	r1, r3, #7
 8004216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800421a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800421e:	4a68      	ldr	r2, [pc, #416]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004220:	430b      	orrs	r3, r1
 8004222:	6593      	str	r3, [r2, #88]	@ 0x58
 8004224:	e003      	b.n	800422e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004226:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800422a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800422e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004236:	f002 0320 	and.w	r3, r2, #32
 800423a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800423e:	2300      	movs	r3, #0
 8004240:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004244:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004248:	460b      	mov	r3, r1
 800424a:	4313      	orrs	r3, r2
 800424c:	d055      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800424e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004256:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800425a:	d033      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800425c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004260:	d82c      	bhi.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004262:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004266:	d02f      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004268:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800426c:	d826      	bhi.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800426e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004272:	d02b      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004274:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004278:	d820      	bhi.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800427a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800427e:	d012      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004280:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004284:	d81a      	bhi.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004286:	2b00      	cmp	r3, #0
 8004288:	d022      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800428a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800428e:	d115      	bne.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004294:	3308      	adds	r3, #8
 8004296:	2100      	movs	r1, #0
 8004298:	4618      	mov	r0, r3
 800429a:	f000 febd 	bl	8005018 <RCCEx_PLL2_Config>
 800429e:	4603      	mov	r3, r0
 80042a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80042a4:	e015      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80042a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042aa:	3328      	adds	r3, #40	@ 0x28
 80042ac:	2102      	movs	r1, #2
 80042ae:	4618      	mov	r0, r3
 80042b0:	f000 ff64 	bl	800517c <RCCEx_PLL3_Config>
 80042b4:	4603      	mov	r3, r0
 80042b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80042ba:	e00a      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042c2:	e006      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80042c4:	bf00      	nop
 80042c6:	e004      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80042c8:	bf00      	nop
 80042ca:	e002      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80042cc:	bf00      	nop
 80042ce:	e000      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80042d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d10b      	bne.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80042da:	4b39      	ldr	r3, [pc, #228]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042de:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80042e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ea:	4a35      	ldr	r2, [pc, #212]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042ec:	430b      	orrs	r3, r1
 80042ee:	6553      	str	r3, [r2, #84]	@ 0x54
 80042f0:	e003      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80042fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004302:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004306:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800430a:	2300      	movs	r3, #0
 800430c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004310:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004314:	460b      	mov	r3, r1
 8004316:	4313      	orrs	r3, r2
 8004318:	d058      	beq.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800431a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800431e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004322:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004326:	d033      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004328:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800432c:	d82c      	bhi.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800432e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004332:	d02f      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004334:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004338:	d826      	bhi.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800433a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800433e:	d02b      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004340:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004344:	d820      	bhi.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004346:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800434a:	d012      	beq.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800434c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004350:	d81a      	bhi.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004352:	2b00      	cmp	r3, #0
 8004354:	d022      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800435a:	d115      	bne.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800435c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004360:	3308      	adds	r3, #8
 8004362:	2100      	movs	r1, #0
 8004364:	4618      	mov	r0, r3
 8004366:	f000 fe57 	bl	8005018 <RCCEx_PLL2_Config>
 800436a:	4603      	mov	r3, r0
 800436c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004370:	e015      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004376:	3328      	adds	r3, #40	@ 0x28
 8004378:	2102      	movs	r1, #2
 800437a:	4618      	mov	r0, r3
 800437c:	f000 fefe 	bl	800517c <RCCEx_PLL3_Config>
 8004380:	4603      	mov	r3, r0
 8004382:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004386:	e00a      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800438e:	e006      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004390:	bf00      	nop
 8004392:	e004      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004394:	bf00      	nop
 8004396:	e002      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004398:	bf00      	nop
 800439a:	e000      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800439c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800439e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10e      	bne.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80043a6:	4b06      	ldr	r3, [pc, #24]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043aa:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80043ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043b6:	4a02      	ldr	r2, [pc, #8]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043b8:	430b      	orrs	r3, r1
 80043ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80043bc:	e006      	b.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80043be:	bf00      	nop
 80043c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80043cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80043d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80043dc:	2300      	movs	r3, #0
 80043de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80043e2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80043e6:	460b      	mov	r3, r1
 80043e8:	4313      	orrs	r3, r2
 80043ea:	d055      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80043ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80043f4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80043f8:	d033      	beq.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80043fa:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80043fe:	d82c      	bhi.n	800445a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004400:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004404:	d02f      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004406:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800440a:	d826      	bhi.n	800445a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800440c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004410:	d02b      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004412:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004416:	d820      	bhi.n	800445a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004418:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800441c:	d012      	beq.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800441e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004422:	d81a      	bhi.n	800445a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004424:	2b00      	cmp	r3, #0
 8004426:	d022      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004428:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800442c:	d115      	bne.n	800445a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800442e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004432:	3308      	adds	r3, #8
 8004434:	2100      	movs	r1, #0
 8004436:	4618      	mov	r0, r3
 8004438:	f000 fdee 	bl	8005018 <RCCEx_PLL2_Config>
 800443c:	4603      	mov	r3, r0
 800443e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004442:	e015      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004444:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004448:	3328      	adds	r3, #40	@ 0x28
 800444a:	2102      	movs	r1, #2
 800444c:	4618      	mov	r0, r3
 800444e:	f000 fe95 	bl	800517c <RCCEx_PLL3_Config>
 8004452:	4603      	mov	r3, r0
 8004454:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004458:	e00a      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004460:	e006      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004462:	bf00      	nop
 8004464:	e004      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004466:	bf00      	nop
 8004468:	e002      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800446a:	bf00      	nop
 800446c:	e000      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800446e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004470:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004474:	2b00      	cmp	r3, #0
 8004476:	d10b      	bne.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004478:	4ba1      	ldr	r3, [pc, #644]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800447a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800447c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004484:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004488:	4a9d      	ldr	r2, [pc, #628]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800448a:	430b      	orrs	r3, r1
 800448c:	6593      	str	r3, [r2, #88]	@ 0x58
 800448e:	e003      	b.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004490:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004494:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800449c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a0:	f002 0308 	and.w	r3, r2, #8
 80044a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80044a8:	2300      	movs	r3, #0
 80044aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80044ae:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80044b2:	460b      	mov	r3, r1
 80044b4:	4313      	orrs	r3, r2
 80044b6:	d01e      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80044b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044c4:	d10c      	bne.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80044c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ca:	3328      	adds	r3, #40	@ 0x28
 80044cc:	2102      	movs	r1, #2
 80044ce:	4618      	mov	r0, r3
 80044d0:	f000 fe54 	bl	800517c <RCCEx_PLL3_Config>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d002      	beq.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80044e0:	4b87      	ldr	r3, [pc, #540]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044e4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80044e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044f0:	4a83      	ldr	r2, [pc, #524]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044f2:	430b      	orrs	r3, r1
 80044f4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80044f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044fe:	f002 0310 	and.w	r3, r2, #16
 8004502:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004506:	2300      	movs	r3, #0
 8004508:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800450c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004510:	460b      	mov	r3, r1
 8004512:	4313      	orrs	r3, r2
 8004514:	d01e      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800451e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004522:	d10c      	bne.n	800453e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004528:	3328      	adds	r3, #40	@ 0x28
 800452a:	2102      	movs	r1, #2
 800452c:	4618      	mov	r0, r3
 800452e:	f000 fe25 	bl	800517c <RCCEx_PLL3_Config>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d002      	beq.n	800453e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800453e:	4b70      	ldr	r3, [pc, #448]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004542:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800454a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800454e:	4a6c      	ldr	r2, [pc, #432]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004550:	430b      	orrs	r3, r1
 8004552:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800455c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004560:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004564:	2300      	movs	r3, #0
 8004566:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800456a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800456e:	460b      	mov	r3, r1
 8004570:	4313      	orrs	r3, r2
 8004572:	d03e      	beq.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004578:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800457c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004580:	d022      	beq.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004582:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004586:	d81b      	bhi.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004588:	2b00      	cmp	r3, #0
 800458a:	d003      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800458c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004590:	d00b      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004592:	e015      	b.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004598:	3308      	adds	r3, #8
 800459a:	2100      	movs	r1, #0
 800459c:	4618      	mov	r0, r3
 800459e:	f000 fd3b 	bl	8005018 <RCCEx_PLL2_Config>
 80045a2:	4603      	mov	r3, r0
 80045a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80045a8:	e00f      	b.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80045aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ae:	3328      	adds	r3, #40	@ 0x28
 80045b0:	2102      	movs	r1, #2
 80045b2:	4618      	mov	r0, r3
 80045b4:	f000 fde2 	bl	800517c <RCCEx_PLL3_Config>
 80045b8:	4603      	mov	r3, r0
 80045ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80045be:	e004      	b.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045c6:	e000      	b.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80045c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10b      	bne.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045d2:	4b4b      	ldr	r3, [pc, #300]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80045da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80045e2:	4a47      	ldr	r2, [pc, #284]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045e4:	430b      	orrs	r3, r1
 80045e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80045e8:	e003      	b.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80045f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045fa:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80045fe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004600:	2300      	movs	r3, #0
 8004602:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004604:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004608:	460b      	mov	r3, r1
 800460a:	4313      	orrs	r3, r2
 800460c:	d03b      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800460e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004616:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800461a:	d01f      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800461c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004620:	d818      	bhi.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004622:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004626:	d003      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004628:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800462c:	d007      	beq.n	800463e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800462e:	e011      	b.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004630:	4b33      	ldr	r3, [pc, #204]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004634:	4a32      	ldr	r2, [pc, #200]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004636:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800463a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800463c:	e00f      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800463e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004642:	3328      	adds	r3, #40	@ 0x28
 8004644:	2101      	movs	r1, #1
 8004646:	4618      	mov	r0, r3
 8004648:	f000 fd98 	bl	800517c <RCCEx_PLL3_Config>
 800464c:	4603      	mov	r3, r0
 800464e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004652:	e004      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800465a:	e000      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800465c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800465e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004662:	2b00      	cmp	r3, #0
 8004664:	d10b      	bne.n	800467e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004666:	4b26      	ldr	r3, [pc, #152]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800466a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800466e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004676:	4a22      	ldr	r2, [pc, #136]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004678:	430b      	orrs	r3, r1
 800467a:	6553      	str	r3, [r2, #84]	@ 0x54
 800467c:	e003      	b.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800467e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004682:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800468e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004692:	673b      	str	r3, [r7, #112]	@ 0x70
 8004694:	2300      	movs	r3, #0
 8004696:	677b      	str	r3, [r7, #116]	@ 0x74
 8004698:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800469c:	460b      	mov	r3, r1
 800469e:	4313      	orrs	r3, r2
 80046a0:	d034      	beq.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80046a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d003      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80046ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046b0:	d007      	beq.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80046b2:	e011      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046b4:	4b12      	ldr	r3, [pc, #72]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b8:	4a11      	ldr	r2, [pc, #68]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80046c0:	e00e      	b.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80046c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c6:	3308      	adds	r3, #8
 80046c8:	2102      	movs	r1, #2
 80046ca:	4618      	mov	r0, r3
 80046cc:	f000 fca4 	bl	8005018 <RCCEx_PLL2_Config>
 80046d0:	4603      	mov	r3, r0
 80046d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80046d6:	e003      	b.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d10d      	bne.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80046e8:	4b05      	ldr	r3, [pc, #20]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ec:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80046f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046f6:	4a02      	ldr	r2, [pc, #8]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046f8:	430b      	orrs	r3, r1
 80046fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046fc:	e006      	b.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80046fe:	bf00      	nop
 8004700:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004704:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004708:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800470c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004714:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004718:	66bb      	str	r3, [r7, #104]	@ 0x68
 800471a:	2300      	movs	r3, #0
 800471c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800471e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004722:	460b      	mov	r3, r1
 8004724:	4313      	orrs	r3, r2
 8004726:	d00c      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472c:	3328      	adds	r3, #40	@ 0x28
 800472e:	2102      	movs	r1, #2
 8004730:	4618      	mov	r0, r3
 8004732:	f000 fd23 	bl	800517c <RCCEx_PLL3_Config>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d002      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800474e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004750:	2300      	movs	r3, #0
 8004752:	667b      	str	r3, [r7, #100]	@ 0x64
 8004754:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004758:	460b      	mov	r3, r1
 800475a:	4313      	orrs	r3, r2
 800475c:	d038      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800475e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004766:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800476a:	d018      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800476c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004770:	d811      	bhi.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004772:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004776:	d014      	beq.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800477c:	d80b      	bhi.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800477e:	2b00      	cmp	r3, #0
 8004780:	d011      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004782:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004786:	d106      	bne.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004788:	4bc3      	ldr	r3, [pc, #780]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800478a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800478c:	4ac2      	ldr	r2, [pc, #776]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800478e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004792:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004794:	e008      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800479c:	e004      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800479e:	bf00      	nop
 80047a0:	e002      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80047a2:	bf00      	nop
 80047a4:	e000      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80047a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d10b      	bne.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80047b0:	4bb9      	ldr	r3, [pc, #740]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047b4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80047b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047c0:	4ab5      	ldr	r2, [pc, #724]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047c2:	430b      	orrs	r3, r1
 80047c4:	6553      	str	r3, [r2, #84]	@ 0x54
 80047c6:	e003      	b.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80047d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80047dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80047de:	2300      	movs	r3, #0
 80047e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80047e2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80047e6:	460b      	mov	r3, r1
 80047e8:	4313      	orrs	r3, r2
 80047ea:	d009      	beq.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80047ec:	4baa      	ldr	r3, [pc, #680]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047f0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80047f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047fa:	4aa7      	ldr	r2, [pc, #668]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047fc:	430b      	orrs	r3, r1
 80047fe:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004808:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800480c:	653b      	str	r3, [r7, #80]	@ 0x50
 800480e:	2300      	movs	r3, #0
 8004810:	657b      	str	r3, [r7, #84]	@ 0x54
 8004812:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004816:	460b      	mov	r3, r1
 8004818:	4313      	orrs	r3, r2
 800481a:	d00a      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800481c:	4b9e      	ldr	r3, [pc, #632]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800481e:	691b      	ldr	r3, [r3, #16]
 8004820:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004828:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800482c:	4a9a      	ldr	r2, [pc, #616]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800482e:	430b      	orrs	r3, r1
 8004830:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800483a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800483e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004840:	2300      	movs	r3, #0
 8004842:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004844:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004848:	460b      	mov	r3, r1
 800484a:	4313      	orrs	r3, r2
 800484c:	d009      	beq.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800484e:	4b92      	ldr	r3, [pc, #584]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004850:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004852:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800485a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800485c:	4a8e      	ldr	r2, [pc, #568]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800485e:	430b      	orrs	r3, r1
 8004860:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800486a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800486e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004870:	2300      	movs	r3, #0
 8004872:	647b      	str	r3, [r7, #68]	@ 0x44
 8004874:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004878:	460b      	mov	r3, r1
 800487a:	4313      	orrs	r3, r2
 800487c:	d00e      	beq.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800487e:	4b86      	ldr	r3, [pc, #536]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	4a85      	ldr	r2, [pc, #532]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004884:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004888:	6113      	str	r3, [r2, #16]
 800488a:	4b83      	ldr	r3, [pc, #524]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800488c:	6919      	ldr	r1, [r3, #16]
 800488e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004892:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004896:	4a80      	ldr	r2, [pc, #512]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004898:	430b      	orrs	r3, r1
 800489a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800489c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80048a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048aa:	2300      	movs	r3, #0
 80048ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048ae:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80048b2:	460b      	mov	r3, r1
 80048b4:	4313      	orrs	r3, r2
 80048b6:	d009      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80048b8:	4b77      	ldr	r3, [pc, #476]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048bc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80048c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c6:	4a74      	ldr	r2, [pc, #464]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048c8:	430b      	orrs	r3, r1
 80048ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80048cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80048d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80048da:	2300      	movs	r3, #0
 80048dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80048de:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80048e2:	460b      	mov	r3, r1
 80048e4:	4313      	orrs	r3, r2
 80048e6:	d00a      	beq.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80048e8:	4b6b      	ldr	r3, [pc, #428]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ec:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80048f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048f8:	4a67      	ldr	r2, [pc, #412]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048fa:	430b      	orrs	r3, r1
 80048fc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80048fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004906:	2100      	movs	r1, #0
 8004908:	62b9      	str	r1, [r7, #40]	@ 0x28
 800490a:	f003 0301 	and.w	r3, r3, #1
 800490e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004910:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004914:	460b      	mov	r3, r1
 8004916:	4313      	orrs	r3, r2
 8004918:	d011      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800491a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800491e:	3308      	adds	r3, #8
 8004920:	2100      	movs	r1, #0
 8004922:	4618      	mov	r0, r3
 8004924:	f000 fb78 	bl	8005018 <RCCEx_PLL2_Config>
 8004928:	4603      	mov	r3, r0
 800492a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800492e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004932:	2b00      	cmp	r3, #0
 8004934:	d003      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004936:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800493a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800493e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004946:	2100      	movs	r1, #0
 8004948:	6239      	str	r1, [r7, #32]
 800494a:	f003 0302 	and.w	r3, r3, #2
 800494e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004950:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004954:	460b      	mov	r3, r1
 8004956:	4313      	orrs	r3, r2
 8004958:	d011      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800495a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800495e:	3308      	adds	r3, #8
 8004960:	2101      	movs	r1, #1
 8004962:	4618      	mov	r0, r3
 8004964:	f000 fb58 	bl	8005018 <RCCEx_PLL2_Config>
 8004968:	4603      	mov	r3, r0
 800496a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800496e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004972:	2b00      	cmp	r3, #0
 8004974:	d003      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004976:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800497a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800497e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004986:	2100      	movs	r1, #0
 8004988:	61b9      	str	r1, [r7, #24]
 800498a:	f003 0304 	and.w	r3, r3, #4
 800498e:	61fb      	str	r3, [r7, #28]
 8004990:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004994:	460b      	mov	r3, r1
 8004996:	4313      	orrs	r3, r2
 8004998:	d011      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800499a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800499e:	3308      	adds	r3, #8
 80049a0:	2102      	movs	r1, #2
 80049a2:	4618      	mov	r0, r3
 80049a4:	f000 fb38 	bl	8005018 <RCCEx_PLL2_Config>
 80049a8:	4603      	mov	r3, r0
 80049aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80049ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d003      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80049be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c6:	2100      	movs	r1, #0
 80049c8:	6139      	str	r1, [r7, #16]
 80049ca:	f003 0308 	and.w	r3, r3, #8
 80049ce:	617b      	str	r3, [r7, #20]
 80049d0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80049d4:	460b      	mov	r3, r1
 80049d6:	4313      	orrs	r3, r2
 80049d8:	d011      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80049da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049de:	3328      	adds	r3, #40	@ 0x28
 80049e0:	2100      	movs	r1, #0
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 fbca 	bl	800517c <RCCEx_PLL3_Config>
 80049e8:	4603      	mov	r3, r0
 80049ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80049ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d003      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80049fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a06:	2100      	movs	r1, #0
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	f003 0310 	and.w	r3, r3, #16
 8004a0e:	60fb      	str	r3, [r7, #12]
 8004a10:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004a14:	460b      	mov	r3, r1
 8004a16:	4313      	orrs	r3, r2
 8004a18:	d011      	beq.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a1e:	3328      	adds	r3, #40	@ 0x28
 8004a20:	2101      	movs	r1, #1
 8004a22:	4618      	mov	r0, r3
 8004a24:	f000 fbaa 	bl	800517c <RCCEx_PLL3_Config>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d003      	beq.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a46:	2100      	movs	r1, #0
 8004a48:	6039      	str	r1, [r7, #0]
 8004a4a:	f003 0320 	and.w	r3, r3, #32
 8004a4e:	607b      	str	r3, [r7, #4]
 8004a50:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004a54:	460b      	mov	r3, r1
 8004a56:	4313      	orrs	r3, r2
 8004a58:	d011      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a5e:	3328      	adds	r3, #40	@ 0x28
 8004a60:	2102      	movs	r1, #2
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 fb8a 	bl	800517c <RCCEx_PLL3_Config>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d003      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004a7e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d101      	bne.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004a86:	2300      	movs	r3, #0
 8004a88:	e000      	b.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004a92:	46bd      	mov	sp, r7
 8004a94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a98:	58024400 	.word	0x58024400

08004a9c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004aa0:	f7fe fd96 	bl	80035d0 <HAL_RCC_GetHCLKFreq>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	4b06      	ldr	r3, [pc, #24]	@ (8004ac0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	091b      	lsrs	r3, r3, #4
 8004aac:	f003 0307 	and.w	r3, r3, #7
 8004ab0:	4904      	ldr	r1, [pc, #16]	@ (8004ac4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004ab2:	5ccb      	ldrb	r3, [r1, r3]
 8004ab4:	f003 031f 	and.w	r3, r3, #31
 8004ab8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	58024400 	.word	0x58024400
 8004ac4:	08009b44 	.word	0x08009b44

08004ac8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b089      	sub	sp, #36	@ 0x24
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004ad0:	4ba1      	ldr	r3, [pc, #644]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad4:	f003 0303 	and.w	r3, r3, #3
 8004ad8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004ada:	4b9f      	ldr	r3, [pc, #636]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ade:	0b1b      	lsrs	r3, r3, #12
 8004ae0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ae4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004ae6:	4b9c      	ldr	r3, [pc, #624]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aea:	091b      	lsrs	r3, r3, #4
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004af2:	4b99      	ldr	r3, [pc, #612]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004af6:	08db      	lsrs	r3, r3, #3
 8004af8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004afc:	693a      	ldr	r2, [r7, #16]
 8004afe:	fb02 f303 	mul.w	r3, r2, r3
 8004b02:	ee07 3a90 	vmov	s15, r3
 8004b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b0a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f000 8111 	beq.w	8004d38 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	f000 8083 	beq.w	8004c24 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	f200 80a1 	bhi.w	8004c68 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d003      	beq.n	8004b34 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004b2c:	69bb      	ldr	r3, [r7, #24]
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d056      	beq.n	8004be0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004b32:	e099      	b.n	8004c68 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b34:	4b88      	ldr	r3, [pc, #544]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0320 	and.w	r3, r3, #32
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d02d      	beq.n	8004b9c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b40:	4b85      	ldr	r3, [pc, #532]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	08db      	lsrs	r3, r3, #3
 8004b46:	f003 0303 	and.w	r3, r3, #3
 8004b4a:	4a84      	ldr	r2, [pc, #528]	@ (8004d5c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004b4c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b50:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	ee07 3a90 	vmov	s15, r3
 8004b58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	ee07 3a90 	vmov	s15, r3
 8004b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b6a:	4b7b      	ldr	r3, [pc, #492]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b72:	ee07 3a90 	vmov	s15, r3
 8004b76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b7e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004d60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b96:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004b9a:	e087      	b.n	8004cac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	ee07 3a90 	vmov	s15, r3
 8004ba2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ba6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004d64 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004baa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bae:	4b6a      	ldr	r3, [pc, #424]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bb6:	ee07 3a90 	vmov	s15, r3
 8004bba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bc2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004d60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004bc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bde:	e065      	b.n	8004cac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	ee07 3a90 	vmov	s15, r3
 8004be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004bee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bf2:	4b59      	ldr	r3, [pc, #356]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bfa:	ee07 3a90 	vmov	s15, r3
 8004bfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c02:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c06:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004d60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004c0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c22:	e043      	b.n	8004cac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	ee07 3a90 	vmov	s15, r3
 8004c2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c2e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004c32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c36:	4b48      	ldr	r3, [pc, #288]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c3e:	ee07 3a90 	vmov	s15, r3
 8004c42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c46:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c4a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004d60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004c4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c66:	e021      	b.n	8004cac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	ee07 3a90 	vmov	s15, r3
 8004c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c72:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004c76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c7a:	4b37      	ldr	r3, [pc, #220]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c82:	ee07 3a90 	vmov	s15, r3
 8004c86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c8e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004d60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004c92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ca6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004caa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004cac:	4b2a      	ldr	r3, [pc, #168]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb0:	0a5b      	lsrs	r3, r3, #9
 8004cb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cb6:	ee07 3a90 	vmov	s15, r3
 8004cba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cbe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004cc2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004cc6:	edd7 6a07 	vldr	s13, [r7, #28]
 8004cca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cd2:	ee17 2a90 	vmov	r2, s15
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004cda:	4b1f      	ldr	r3, [pc, #124]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cde:	0c1b      	lsrs	r3, r3, #16
 8004ce0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ce4:	ee07 3a90 	vmov	s15, r3
 8004ce8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004cf0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004cf4:	edd7 6a07 	vldr	s13, [r7, #28]
 8004cf8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d00:	ee17 2a90 	vmov	r2, s15
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004d08:	4b13      	ldr	r3, [pc, #76]	@ (8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d0c:	0e1b      	lsrs	r3, r3, #24
 8004d0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d12:	ee07 3a90 	vmov	s15, r3
 8004d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d22:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d2e:	ee17 2a90 	vmov	r2, s15
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004d36:	e008      	b.n	8004d4a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	609a      	str	r2, [r3, #8]
}
 8004d4a:	bf00      	nop
 8004d4c:	3724      	adds	r7, #36	@ 0x24
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	58024400 	.word	0x58024400
 8004d5c:	03d09000 	.word	0x03d09000
 8004d60:	46000000 	.word	0x46000000
 8004d64:	4c742400 	.word	0x4c742400
 8004d68:	4a742400 	.word	0x4a742400
 8004d6c:	4af42400 	.word	0x4af42400

08004d70 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b089      	sub	sp, #36	@ 0x24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d78:	4ba1      	ldr	r3, [pc, #644]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d7c:	f003 0303 	and.w	r3, r3, #3
 8004d80:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004d82:	4b9f      	ldr	r3, [pc, #636]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d86:	0d1b      	lsrs	r3, r3, #20
 8004d88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d8c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004d8e:	4b9c      	ldr	r3, [pc, #624]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d92:	0a1b      	lsrs	r3, r3, #8
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004d9a:	4b99      	ldr	r3, [pc, #612]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d9e:	08db      	lsrs	r3, r3, #3
 8004da0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004da4:	693a      	ldr	r2, [r7, #16]
 8004da6:	fb02 f303 	mul.w	r3, r2, r3
 8004daa:	ee07 3a90 	vmov	s15, r3
 8004dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004db2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	f000 8111 	beq.w	8004fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	f000 8083 	beq.w	8004ecc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004dc6:	69bb      	ldr	r3, [r7, #24]
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	f200 80a1 	bhi.w	8004f10 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d003      	beq.n	8004ddc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d056      	beq.n	8004e88 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004dda:	e099      	b.n	8004f10 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ddc:	4b88      	ldr	r3, [pc, #544]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0320 	and.w	r3, r3, #32
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d02d      	beq.n	8004e44 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004de8:	4b85      	ldr	r3, [pc, #532]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	08db      	lsrs	r3, r3, #3
 8004dee:	f003 0303 	and.w	r3, r3, #3
 8004df2:	4a84      	ldr	r2, [pc, #528]	@ (8005004 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004df4:	fa22 f303 	lsr.w	r3, r2, r3
 8004df8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	ee07 3a90 	vmov	s15, r3
 8004e00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	ee07 3a90 	vmov	s15, r3
 8004e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e12:	4b7b      	ldr	r3, [pc, #492]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e1a:	ee07 3a90 	vmov	s15, r3
 8004e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e22:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e26:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005008 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e3e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004e42:	e087      	b.n	8004f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	ee07 3a90 	vmov	s15, r3
 8004e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e4e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800500c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e56:	4b6a      	ldr	r3, [pc, #424]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e5e:	ee07 3a90 	vmov	s15, r3
 8004e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e66:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e6a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005008 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e86:	e065      	b.n	8004f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	ee07 3a90 	vmov	s15, r3
 8004e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e92:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004e96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e9a:	4b59      	ldr	r3, [pc, #356]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ea2:	ee07 3a90 	vmov	s15, r3
 8004ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eaa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004eae:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005008 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004eb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004eb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004eba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ebe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ec6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004eca:	e043      	b.n	8004f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	ee07 3a90 	vmov	s15, r3
 8004ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ed6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005014 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004eda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ede:	4b48      	ldr	r3, [pc, #288]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ee6:	ee07 3a90 	vmov	s15, r3
 8004eea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eee:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ef2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005008 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004ef6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004efa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004efe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f0e:	e021      	b.n	8004f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	ee07 3a90 	vmov	s15, r3
 8004f16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f1a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004f1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f22:	4b37      	ldr	r3, [pc, #220]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f2a:	ee07 3a90 	vmov	s15, r3
 8004f2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f32:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f36:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005008 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004f3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f52:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004f54:	4b2a      	ldr	r3, [pc, #168]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f58:	0a5b      	lsrs	r3, r3, #9
 8004f5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f5e:	ee07 3a90 	vmov	s15, r3
 8004f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f7a:	ee17 2a90 	vmov	r2, s15
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004f82:	4b1f      	ldr	r3, [pc, #124]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f86:	0c1b      	lsrs	r3, r3, #16
 8004f88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f8c:	ee07 3a90 	vmov	s15, r3
 8004f90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f98:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f9c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004fa0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004fa8:	ee17 2a90 	vmov	r2, s15
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004fb0:	4b13      	ldr	r3, [pc, #76]	@ (8005000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb4:	0e1b      	lsrs	r3, r3, #24
 8004fb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fba:	ee07 3a90 	vmov	s15, r3
 8004fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fc2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004fc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004fca:	edd7 6a07 	vldr	s13, [r7, #28]
 8004fce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004fd6:	ee17 2a90 	vmov	r2, s15
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004fde:	e008      	b.n	8004ff2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	609a      	str	r2, [r3, #8]
}
 8004ff2:	bf00      	nop
 8004ff4:	3724      	adds	r7, #36	@ 0x24
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	58024400 	.word	0x58024400
 8005004:	03d09000 	.word	0x03d09000
 8005008:	46000000 	.word	0x46000000
 800500c:	4c742400 	.word	0x4c742400
 8005010:	4a742400 	.word	0x4a742400
 8005014:	4af42400 	.word	0x4af42400

08005018 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005022:	2300      	movs	r3, #0
 8005024:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005026:	4b53      	ldr	r3, [pc, #332]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 8005028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800502a:	f003 0303 	and.w	r3, r3, #3
 800502e:	2b03      	cmp	r3, #3
 8005030:	d101      	bne.n	8005036 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e099      	b.n	800516a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005036:	4b4f      	ldr	r3, [pc, #316]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a4e      	ldr	r2, [pc, #312]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 800503c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005040:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005042:	f7fc fb41 	bl	80016c8 <HAL_GetTick>
 8005046:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005048:	e008      	b.n	800505c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800504a:	f7fc fb3d 	bl	80016c8 <HAL_GetTick>
 800504e:	4602      	mov	r2, r0
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	1ad3      	subs	r3, r2, r3
 8005054:	2b02      	cmp	r3, #2
 8005056:	d901      	bls.n	800505c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005058:	2303      	movs	r3, #3
 800505a:	e086      	b.n	800516a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800505c:	4b45      	ldr	r3, [pc, #276]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d1f0      	bne.n	800504a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005068:	4b42      	ldr	r3, [pc, #264]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 800506a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800506c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	031b      	lsls	r3, r3, #12
 8005076:	493f      	ldr	r1, [pc, #252]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 8005078:	4313      	orrs	r3, r2
 800507a:	628b      	str	r3, [r1, #40]	@ 0x28
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	3b01      	subs	r3, #1
 8005082:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	3b01      	subs	r3, #1
 800508c:	025b      	lsls	r3, r3, #9
 800508e:	b29b      	uxth	r3, r3
 8005090:	431a      	orrs	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	3b01      	subs	r3, #1
 8005098:	041b      	lsls	r3, r3, #16
 800509a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800509e:	431a      	orrs	r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	3b01      	subs	r3, #1
 80050a6:	061b      	lsls	r3, r3, #24
 80050a8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80050ac:	4931      	ldr	r1, [pc, #196]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 80050ae:	4313      	orrs	r3, r2
 80050b0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80050b2:	4b30      	ldr	r3, [pc, #192]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 80050b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	492d      	ldr	r1, [pc, #180]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80050c4:	4b2b      	ldr	r3, [pc, #172]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 80050c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c8:	f023 0220 	bic.w	r2, r3, #32
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	4928      	ldr	r1, [pc, #160]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80050d6:	4b27      	ldr	r3, [pc, #156]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 80050d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050da:	4a26      	ldr	r2, [pc, #152]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 80050dc:	f023 0310 	bic.w	r3, r3, #16
 80050e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80050e2:	4b24      	ldr	r3, [pc, #144]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 80050e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050e6:	4b24      	ldr	r3, [pc, #144]	@ (8005178 <RCCEx_PLL2_Config+0x160>)
 80050e8:	4013      	ands	r3, r2
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	69d2      	ldr	r2, [r2, #28]
 80050ee:	00d2      	lsls	r2, r2, #3
 80050f0:	4920      	ldr	r1, [pc, #128]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80050f6:	4b1f      	ldr	r3, [pc, #124]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 80050f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fa:	4a1e      	ldr	r2, [pc, #120]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 80050fc:	f043 0310 	orr.w	r3, r3, #16
 8005100:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d106      	bne.n	8005116 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005108:	4b1a      	ldr	r3, [pc, #104]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 800510a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510c:	4a19      	ldr	r2, [pc, #100]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 800510e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005112:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005114:	e00f      	b.n	8005136 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d106      	bne.n	800512a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800511c:	4b15      	ldr	r3, [pc, #84]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 800511e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005120:	4a14      	ldr	r2, [pc, #80]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 8005122:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005126:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005128:	e005      	b.n	8005136 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800512a:	4b12      	ldr	r3, [pc, #72]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 800512c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800512e:	4a11      	ldr	r2, [pc, #68]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 8005130:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005134:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005136:	4b0f      	ldr	r3, [pc, #60]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a0e      	ldr	r2, [pc, #56]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 800513c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005140:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005142:	f7fc fac1 	bl	80016c8 <HAL_GetTick>
 8005146:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005148:	e008      	b.n	800515c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800514a:	f7fc fabd 	bl	80016c8 <HAL_GetTick>
 800514e:	4602      	mov	r2, r0
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	1ad3      	subs	r3, r2, r3
 8005154:	2b02      	cmp	r3, #2
 8005156:	d901      	bls.n	800515c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	e006      	b.n	800516a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800515c:	4b05      	ldr	r3, [pc, #20]	@ (8005174 <RCCEx_PLL2_Config+0x15c>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005164:	2b00      	cmp	r3, #0
 8005166:	d0f0      	beq.n	800514a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005168:	7bfb      	ldrb	r3, [r7, #15]
}
 800516a:	4618      	mov	r0, r3
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	58024400 	.word	0x58024400
 8005178:	ffff0007 	.word	0xffff0007

0800517c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b084      	sub	sp, #16
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005186:	2300      	movs	r3, #0
 8005188:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800518a:	4b53      	ldr	r3, [pc, #332]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 800518c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800518e:	f003 0303 	and.w	r3, r3, #3
 8005192:	2b03      	cmp	r3, #3
 8005194:	d101      	bne.n	800519a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e099      	b.n	80052ce <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800519a:	4b4f      	ldr	r3, [pc, #316]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a4e      	ldr	r2, [pc, #312]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 80051a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051a6:	f7fc fa8f 	bl	80016c8 <HAL_GetTick>
 80051aa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80051ac:	e008      	b.n	80051c0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80051ae:	f7fc fa8b 	bl	80016c8 <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d901      	bls.n	80051c0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	e086      	b.n	80052ce <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80051c0:	4b45      	ldr	r3, [pc, #276]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d1f0      	bne.n	80051ae <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80051cc:	4b42      	ldr	r3, [pc, #264]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 80051ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051d0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	051b      	lsls	r3, r3, #20
 80051da:	493f      	ldr	r1, [pc, #252]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	628b      	str	r3, [r1, #40]	@ 0x28
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	3b01      	subs	r3, #1
 80051e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	3b01      	subs	r3, #1
 80051f0:	025b      	lsls	r3, r3, #9
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	431a      	orrs	r2, r3
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	3b01      	subs	r3, #1
 80051fc:	041b      	lsls	r3, r3, #16
 80051fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005202:	431a      	orrs	r2, r3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	3b01      	subs	r3, #1
 800520a:	061b      	lsls	r3, r3, #24
 800520c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005210:	4931      	ldr	r1, [pc, #196]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 8005212:	4313      	orrs	r3, r2
 8005214:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005216:	4b30      	ldr	r3, [pc, #192]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 8005218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800521a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	492d      	ldr	r1, [pc, #180]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 8005224:	4313      	orrs	r3, r2
 8005226:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005228:	4b2b      	ldr	r3, [pc, #172]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 800522a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800522c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	4928      	ldr	r1, [pc, #160]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 8005236:	4313      	orrs	r3, r2
 8005238:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800523a:	4b27      	ldr	r3, [pc, #156]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 800523c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523e:	4a26      	ldr	r2, [pc, #152]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 8005240:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005244:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005246:	4b24      	ldr	r3, [pc, #144]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 8005248:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800524a:	4b24      	ldr	r3, [pc, #144]	@ (80052dc <RCCEx_PLL3_Config+0x160>)
 800524c:	4013      	ands	r3, r2
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	69d2      	ldr	r2, [r2, #28]
 8005252:	00d2      	lsls	r2, r2, #3
 8005254:	4920      	ldr	r1, [pc, #128]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 8005256:	4313      	orrs	r3, r2
 8005258:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800525a:	4b1f      	ldr	r3, [pc, #124]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 800525c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800525e:	4a1e      	ldr	r2, [pc, #120]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 8005260:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005264:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d106      	bne.n	800527a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800526c:	4b1a      	ldr	r3, [pc, #104]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 800526e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005270:	4a19      	ldr	r2, [pc, #100]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 8005272:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005276:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005278:	e00f      	b.n	800529a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	2b01      	cmp	r3, #1
 800527e:	d106      	bne.n	800528e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005280:	4b15      	ldr	r3, [pc, #84]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 8005282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005284:	4a14      	ldr	r2, [pc, #80]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 8005286:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800528a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800528c:	e005      	b.n	800529a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800528e:	4b12      	ldr	r3, [pc, #72]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 8005290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005292:	4a11      	ldr	r2, [pc, #68]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 8005294:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005298:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800529a:	4b0f      	ldr	r3, [pc, #60]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a0e      	ldr	r2, [pc, #56]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 80052a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052a6:	f7fc fa0f 	bl	80016c8 <HAL_GetTick>
 80052aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80052ac:	e008      	b.n	80052c0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80052ae:	f7fc fa0b 	bl	80016c8 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	2b02      	cmp	r3, #2
 80052ba:	d901      	bls.n	80052c0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80052bc:	2303      	movs	r3, #3
 80052be:	e006      	b.n	80052ce <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80052c0:	4b05      	ldr	r3, [pc, #20]	@ (80052d8 <RCCEx_PLL3_Config+0x15c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d0f0      	beq.n	80052ae <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80052cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3710      	adds	r7, #16
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	bf00      	nop
 80052d8:	58024400 	.word	0x58024400
 80052dc:	ffff0007 	.word	0xffff0007

080052e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b082      	sub	sp, #8
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d101      	bne.n	80052f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e049      	b.n	8005386 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d106      	bne.n	800530c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f7fb ff2e 	bl	8001168 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2202      	movs	r2, #2
 8005310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	3304      	adds	r3, #4
 800531c:	4619      	mov	r1, r3
 800531e:	4610      	mov	r0, r2
 8005320:	f000 fab8 	bl	8005894 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2201      	movs	r2, #1
 8005328:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2201      	movs	r2, #1
 8005380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	3708      	adds	r7, #8
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}

0800538e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b082      	sub	sp, #8
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d101      	bne.n	80053a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e049      	b.n	8005434 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d106      	bne.n	80053ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 f841 	bl	800543c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2202      	movs	r2, #2
 80053be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	3304      	adds	r3, #4
 80053ca:	4619      	mov	r1, r3
 80053cc:	4610      	mov	r0, r2
 80053ce:	f000 fa61 	bl	8005894 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2201      	movs	r2, #1
 80053d6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2201      	movs	r2, #1
 80053e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2201      	movs	r2, #1
 80053ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2201      	movs	r2, #1
 80053f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2201      	movs	r2, #1
 8005406:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2201      	movs	r2, #1
 800540e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2201      	movs	r2, #1
 8005416:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2201      	movs	r2, #1
 8005426:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2201      	movs	r2, #1
 800542e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005432:	2300      	movs	r3, #0
}
 8005434:	4618      	mov	r0, r3
 8005436:	3708      	adds	r7, #8
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005444:	bf00      	nop
 8005446:	370c      	adds	r7, #12
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d109      	bne.n	8005474 <HAL_TIM_PWM_Start+0x24>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005466:	b2db      	uxtb	r3, r3
 8005468:	2b01      	cmp	r3, #1
 800546a:	bf14      	ite	ne
 800546c:	2301      	movne	r3, #1
 800546e:	2300      	moveq	r3, #0
 8005470:	b2db      	uxtb	r3, r3
 8005472:	e03c      	b.n	80054ee <HAL_TIM_PWM_Start+0x9e>
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	2b04      	cmp	r3, #4
 8005478:	d109      	bne.n	800548e <HAL_TIM_PWM_Start+0x3e>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005480:	b2db      	uxtb	r3, r3
 8005482:	2b01      	cmp	r3, #1
 8005484:	bf14      	ite	ne
 8005486:	2301      	movne	r3, #1
 8005488:	2300      	moveq	r3, #0
 800548a:	b2db      	uxtb	r3, r3
 800548c:	e02f      	b.n	80054ee <HAL_TIM_PWM_Start+0x9e>
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	2b08      	cmp	r3, #8
 8005492:	d109      	bne.n	80054a8 <HAL_TIM_PWM_Start+0x58>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800549a:	b2db      	uxtb	r3, r3
 800549c:	2b01      	cmp	r3, #1
 800549e:	bf14      	ite	ne
 80054a0:	2301      	movne	r3, #1
 80054a2:	2300      	moveq	r3, #0
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	e022      	b.n	80054ee <HAL_TIM_PWM_Start+0x9e>
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	2b0c      	cmp	r3, #12
 80054ac:	d109      	bne.n	80054c2 <HAL_TIM_PWM_Start+0x72>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	bf14      	ite	ne
 80054ba:	2301      	movne	r3, #1
 80054bc:	2300      	moveq	r3, #0
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	e015      	b.n	80054ee <HAL_TIM_PWM_Start+0x9e>
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	2b10      	cmp	r3, #16
 80054c6:	d109      	bne.n	80054dc <HAL_TIM_PWM_Start+0x8c>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	bf14      	ite	ne
 80054d4:	2301      	movne	r3, #1
 80054d6:	2300      	moveq	r3, #0
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	e008      	b.n	80054ee <HAL_TIM_PWM_Start+0x9e>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	bf14      	ite	ne
 80054e8:	2301      	movne	r3, #1
 80054ea:	2300      	moveq	r3, #0
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d001      	beq.n	80054f6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e0a1      	b.n	800563a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d104      	bne.n	8005506 <HAL_TIM_PWM_Start+0xb6>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2202      	movs	r2, #2
 8005500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005504:	e023      	b.n	800554e <HAL_TIM_PWM_Start+0xfe>
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	2b04      	cmp	r3, #4
 800550a:	d104      	bne.n	8005516 <HAL_TIM_PWM_Start+0xc6>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2202      	movs	r2, #2
 8005510:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005514:	e01b      	b.n	800554e <HAL_TIM_PWM_Start+0xfe>
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	2b08      	cmp	r3, #8
 800551a:	d104      	bne.n	8005526 <HAL_TIM_PWM_Start+0xd6>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2202      	movs	r2, #2
 8005520:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005524:	e013      	b.n	800554e <HAL_TIM_PWM_Start+0xfe>
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	2b0c      	cmp	r3, #12
 800552a:	d104      	bne.n	8005536 <HAL_TIM_PWM_Start+0xe6>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2202      	movs	r2, #2
 8005530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005534:	e00b      	b.n	800554e <HAL_TIM_PWM_Start+0xfe>
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	2b10      	cmp	r3, #16
 800553a:	d104      	bne.n	8005546 <HAL_TIM_PWM_Start+0xf6>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2202      	movs	r2, #2
 8005540:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005544:	e003      	b.n	800554e <HAL_TIM_PWM_Start+0xfe>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2202      	movs	r2, #2
 800554a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	2201      	movs	r2, #1
 8005554:	6839      	ldr	r1, [r7, #0]
 8005556:	4618      	mov	r0, r3
 8005558:	f000 fd12 	bl	8005f80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a38      	ldr	r2, [pc, #224]	@ (8005644 <HAL_TIM_PWM_Start+0x1f4>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d013      	beq.n	800558e <HAL_TIM_PWM_Start+0x13e>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a37      	ldr	r2, [pc, #220]	@ (8005648 <HAL_TIM_PWM_Start+0x1f8>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d00e      	beq.n	800558e <HAL_TIM_PWM_Start+0x13e>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a35      	ldr	r2, [pc, #212]	@ (800564c <HAL_TIM_PWM_Start+0x1fc>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d009      	beq.n	800558e <HAL_TIM_PWM_Start+0x13e>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a34      	ldr	r2, [pc, #208]	@ (8005650 <HAL_TIM_PWM_Start+0x200>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d004      	beq.n	800558e <HAL_TIM_PWM_Start+0x13e>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a32      	ldr	r2, [pc, #200]	@ (8005654 <HAL_TIM_PWM_Start+0x204>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d101      	bne.n	8005592 <HAL_TIM_PWM_Start+0x142>
 800558e:	2301      	movs	r3, #1
 8005590:	e000      	b.n	8005594 <HAL_TIM_PWM_Start+0x144>
 8005592:	2300      	movs	r3, #0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d007      	beq.n	80055a8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80055a6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a25      	ldr	r2, [pc, #148]	@ (8005644 <HAL_TIM_PWM_Start+0x1f4>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d022      	beq.n	80055f8 <HAL_TIM_PWM_Start+0x1a8>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055ba:	d01d      	beq.n	80055f8 <HAL_TIM_PWM_Start+0x1a8>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a25      	ldr	r2, [pc, #148]	@ (8005658 <HAL_TIM_PWM_Start+0x208>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d018      	beq.n	80055f8 <HAL_TIM_PWM_Start+0x1a8>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a24      	ldr	r2, [pc, #144]	@ (800565c <HAL_TIM_PWM_Start+0x20c>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d013      	beq.n	80055f8 <HAL_TIM_PWM_Start+0x1a8>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a22      	ldr	r2, [pc, #136]	@ (8005660 <HAL_TIM_PWM_Start+0x210>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d00e      	beq.n	80055f8 <HAL_TIM_PWM_Start+0x1a8>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a1a      	ldr	r2, [pc, #104]	@ (8005648 <HAL_TIM_PWM_Start+0x1f8>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d009      	beq.n	80055f8 <HAL_TIM_PWM_Start+0x1a8>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a1e      	ldr	r2, [pc, #120]	@ (8005664 <HAL_TIM_PWM_Start+0x214>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d004      	beq.n	80055f8 <HAL_TIM_PWM_Start+0x1a8>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a16      	ldr	r2, [pc, #88]	@ (800564c <HAL_TIM_PWM_Start+0x1fc>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d115      	bne.n	8005624 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	689a      	ldr	r2, [r3, #8]
 80055fe:	4b1a      	ldr	r3, [pc, #104]	@ (8005668 <HAL_TIM_PWM_Start+0x218>)
 8005600:	4013      	ands	r3, r2
 8005602:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2b06      	cmp	r3, #6
 8005608:	d015      	beq.n	8005636 <HAL_TIM_PWM_Start+0x1e6>
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005610:	d011      	beq.n	8005636 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f042 0201 	orr.w	r2, r2, #1
 8005620:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005622:	e008      	b.n	8005636 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f042 0201 	orr.w	r2, r2, #1
 8005632:	601a      	str	r2, [r3, #0]
 8005634:	e000      	b.n	8005638 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005636:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3710      	adds	r7, #16
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	40010000 	.word	0x40010000
 8005648:	40010400 	.word	0x40010400
 800564c:	40014000 	.word	0x40014000
 8005650:	40014400 	.word	0x40014400
 8005654:	40014800 	.word	0x40014800
 8005658:	40000400 	.word	0x40000400
 800565c:	40000800 	.word	0x40000800
 8005660:	40000c00 	.word	0x40000c00
 8005664:	40001800 	.word	0x40001800
 8005668:	00010007 	.word	0x00010007

0800566c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b086      	sub	sp, #24
 8005670:	af00      	add	r7, sp, #0
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005678:	2300      	movs	r3, #0
 800567a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005682:	2b01      	cmp	r3, #1
 8005684:	d101      	bne.n	800568a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005686:	2302      	movs	r3, #2
 8005688:	e0ff      	b.n	800588a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2201      	movs	r2, #1
 800568e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2b14      	cmp	r3, #20
 8005696:	f200 80f0 	bhi.w	800587a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800569a:	a201      	add	r2, pc, #4	@ (adr r2, 80056a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800569c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056a0:	080056f5 	.word	0x080056f5
 80056a4:	0800587b 	.word	0x0800587b
 80056a8:	0800587b 	.word	0x0800587b
 80056ac:	0800587b 	.word	0x0800587b
 80056b0:	08005735 	.word	0x08005735
 80056b4:	0800587b 	.word	0x0800587b
 80056b8:	0800587b 	.word	0x0800587b
 80056bc:	0800587b 	.word	0x0800587b
 80056c0:	08005777 	.word	0x08005777
 80056c4:	0800587b 	.word	0x0800587b
 80056c8:	0800587b 	.word	0x0800587b
 80056cc:	0800587b 	.word	0x0800587b
 80056d0:	080057b7 	.word	0x080057b7
 80056d4:	0800587b 	.word	0x0800587b
 80056d8:	0800587b 	.word	0x0800587b
 80056dc:	0800587b 	.word	0x0800587b
 80056e0:	080057f9 	.word	0x080057f9
 80056e4:	0800587b 	.word	0x0800587b
 80056e8:	0800587b 	.word	0x0800587b
 80056ec:	0800587b 	.word	0x0800587b
 80056f0:	08005839 	.word	0x08005839
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68b9      	ldr	r1, [r7, #8]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f000 f96a 	bl	80059d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	699a      	ldr	r2, [r3, #24]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f042 0208 	orr.w	r2, r2, #8
 800570e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	699a      	ldr	r2, [r3, #24]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 0204 	bic.w	r2, r2, #4
 800571e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	6999      	ldr	r1, [r3, #24]
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	691a      	ldr	r2, [r3, #16]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	430a      	orrs	r2, r1
 8005730:	619a      	str	r2, [r3, #24]
      break;
 8005732:	e0a5      	b.n	8005880 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	68b9      	ldr	r1, [r7, #8]
 800573a:	4618      	mov	r0, r3
 800573c:	f000 f9da 	bl	8005af4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	699a      	ldr	r2, [r3, #24]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800574e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	699a      	ldr	r2, [r3, #24]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800575e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	6999      	ldr	r1, [r3, #24]
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	021a      	lsls	r2, r3, #8
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	430a      	orrs	r2, r1
 8005772:	619a      	str	r2, [r3, #24]
      break;
 8005774:	e084      	b.n	8005880 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68b9      	ldr	r1, [r7, #8]
 800577c:	4618      	mov	r0, r3
 800577e:	f000 fa43 	bl	8005c08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	69da      	ldr	r2, [r3, #28]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f042 0208 	orr.w	r2, r2, #8
 8005790:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	69da      	ldr	r2, [r3, #28]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f022 0204 	bic.w	r2, r2, #4
 80057a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	69d9      	ldr	r1, [r3, #28]
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	691a      	ldr	r2, [r3, #16]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	430a      	orrs	r2, r1
 80057b2:	61da      	str	r2, [r3, #28]
      break;
 80057b4:	e064      	b.n	8005880 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	68b9      	ldr	r1, [r7, #8]
 80057bc:	4618      	mov	r0, r3
 80057be:	f000 faab 	bl	8005d18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	69da      	ldr	r2, [r3, #28]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	69da      	ldr	r2, [r3, #28]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	69d9      	ldr	r1, [r3, #28]
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	021a      	lsls	r2, r3, #8
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	430a      	orrs	r2, r1
 80057f4:	61da      	str	r2, [r3, #28]
      break;
 80057f6:	e043      	b.n	8005880 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68b9      	ldr	r1, [r7, #8]
 80057fe:	4618      	mov	r0, r3
 8005800:	f000 faf4 	bl	8005dec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f042 0208 	orr.w	r2, r2, #8
 8005812:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f022 0204 	bic.w	r2, r2, #4
 8005822:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	691a      	ldr	r2, [r3, #16]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	430a      	orrs	r2, r1
 8005834:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005836:	e023      	b.n	8005880 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	68b9      	ldr	r1, [r7, #8]
 800583e:	4618      	mov	r0, r3
 8005840:	f000 fb38 	bl	8005eb4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005852:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005862:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	021a      	lsls	r2, r3, #8
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	430a      	orrs	r2, r1
 8005876:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005878:	e002      	b.n	8005880 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	75fb      	strb	r3, [r7, #23]
      break;
 800587e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005888:	7dfb      	ldrb	r3, [r7, #23]
}
 800588a:	4618      	mov	r0, r3
 800588c:	3718      	adds	r7, #24
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop

08005894 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005894:	b480      	push	{r7}
 8005896:	b085      	sub	sp, #20
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a43      	ldr	r2, [pc, #268]	@ (80059b4 <TIM_Base_SetConfig+0x120>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d013      	beq.n	80058d4 <TIM_Base_SetConfig+0x40>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058b2:	d00f      	beq.n	80058d4 <TIM_Base_SetConfig+0x40>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4a40      	ldr	r2, [pc, #256]	@ (80059b8 <TIM_Base_SetConfig+0x124>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d00b      	beq.n	80058d4 <TIM_Base_SetConfig+0x40>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	4a3f      	ldr	r2, [pc, #252]	@ (80059bc <TIM_Base_SetConfig+0x128>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d007      	beq.n	80058d4 <TIM_Base_SetConfig+0x40>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a3e      	ldr	r2, [pc, #248]	@ (80059c0 <TIM_Base_SetConfig+0x12c>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d003      	beq.n	80058d4 <TIM_Base_SetConfig+0x40>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a3d      	ldr	r2, [pc, #244]	@ (80059c4 <TIM_Base_SetConfig+0x130>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d108      	bne.n	80058e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	4a32      	ldr	r2, [pc, #200]	@ (80059b4 <TIM_Base_SetConfig+0x120>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d01f      	beq.n	800592e <TIM_Base_SetConfig+0x9a>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058f4:	d01b      	beq.n	800592e <TIM_Base_SetConfig+0x9a>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	4a2f      	ldr	r2, [pc, #188]	@ (80059b8 <TIM_Base_SetConfig+0x124>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d017      	beq.n	800592e <TIM_Base_SetConfig+0x9a>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	4a2e      	ldr	r2, [pc, #184]	@ (80059bc <TIM_Base_SetConfig+0x128>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d013      	beq.n	800592e <TIM_Base_SetConfig+0x9a>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a2d      	ldr	r2, [pc, #180]	@ (80059c0 <TIM_Base_SetConfig+0x12c>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d00f      	beq.n	800592e <TIM_Base_SetConfig+0x9a>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a2c      	ldr	r2, [pc, #176]	@ (80059c4 <TIM_Base_SetConfig+0x130>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d00b      	beq.n	800592e <TIM_Base_SetConfig+0x9a>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a2b      	ldr	r2, [pc, #172]	@ (80059c8 <TIM_Base_SetConfig+0x134>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d007      	beq.n	800592e <TIM_Base_SetConfig+0x9a>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	4a2a      	ldr	r2, [pc, #168]	@ (80059cc <TIM_Base_SetConfig+0x138>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d003      	beq.n	800592e <TIM_Base_SetConfig+0x9a>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a29      	ldr	r2, [pc, #164]	@ (80059d0 <TIM_Base_SetConfig+0x13c>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d108      	bne.n	8005940 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005934:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	68fa      	ldr	r2, [r7, #12]
 800593c:	4313      	orrs	r3, r2
 800593e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	4313      	orrs	r3, r2
 800594c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	689a      	ldr	r2, [r3, #8]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4a14      	ldr	r2, [pc, #80]	@ (80059b4 <TIM_Base_SetConfig+0x120>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d00f      	beq.n	8005986 <TIM_Base_SetConfig+0xf2>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a16      	ldr	r2, [pc, #88]	@ (80059c4 <TIM_Base_SetConfig+0x130>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d00b      	beq.n	8005986 <TIM_Base_SetConfig+0xf2>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a15      	ldr	r2, [pc, #84]	@ (80059c8 <TIM_Base_SetConfig+0x134>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d007      	beq.n	8005986 <TIM_Base_SetConfig+0xf2>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a14      	ldr	r2, [pc, #80]	@ (80059cc <TIM_Base_SetConfig+0x138>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d003      	beq.n	8005986 <TIM_Base_SetConfig+0xf2>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a13      	ldr	r2, [pc, #76]	@ (80059d0 <TIM_Base_SetConfig+0x13c>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d103      	bne.n	800598e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	691a      	ldr	r2, [r3, #16]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f043 0204 	orr.w	r2, r3, #4
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	68fa      	ldr	r2, [r7, #12]
 80059a4:	601a      	str	r2, [r3, #0]
}
 80059a6:	bf00      	nop
 80059a8:	3714      	adds	r7, #20
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	40010000 	.word	0x40010000
 80059b8:	40000400 	.word	0x40000400
 80059bc:	40000800 	.word	0x40000800
 80059c0:	40000c00 	.word	0x40000c00
 80059c4:	40010400 	.word	0x40010400
 80059c8:	40014000 	.word	0x40014000
 80059cc:	40014400 	.word	0x40014400
 80059d0:	40014800 	.word	0x40014800

080059d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b087      	sub	sp, #28
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6a1b      	ldr	r3, [r3, #32]
 80059e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6a1b      	ldr	r3, [r3, #32]
 80059e8:	f023 0201 	bic.w	r2, r3, #1
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80059fc:	68fa      	ldr	r2, [r7, #12]
 80059fe:	4b37      	ldr	r3, [pc, #220]	@ (8005adc <TIM_OC1_SetConfig+0x108>)
 8005a00:	4013      	ands	r3, r2
 8005a02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f023 0303 	bic.w	r3, r3, #3
 8005a0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	68fa      	ldr	r2, [r7, #12]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f023 0302 	bic.w	r3, r3, #2
 8005a1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	697a      	ldr	r2, [r7, #20]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a2d      	ldr	r2, [pc, #180]	@ (8005ae0 <TIM_OC1_SetConfig+0x10c>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d00f      	beq.n	8005a50 <TIM_OC1_SetConfig+0x7c>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a2c      	ldr	r2, [pc, #176]	@ (8005ae4 <TIM_OC1_SetConfig+0x110>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d00b      	beq.n	8005a50 <TIM_OC1_SetConfig+0x7c>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a2b      	ldr	r2, [pc, #172]	@ (8005ae8 <TIM_OC1_SetConfig+0x114>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d007      	beq.n	8005a50 <TIM_OC1_SetConfig+0x7c>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a2a      	ldr	r2, [pc, #168]	@ (8005aec <TIM_OC1_SetConfig+0x118>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d003      	beq.n	8005a50 <TIM_OC1_SetConfig+0x7c>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a29      	ldr	r2, [pc, #164]	@ (8005af0 <TIM_OC1_SetConfig+0x11c>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d10c      	bne.n	8005a6a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	f023 0308 	bic.w	r3, r3, #8
 8005a56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	697a      	ldr	r2, [r7, #20]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f023 0304 	bic.w	r3, r3, #4
 8005a68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a1c      	ldr	r2, [pc, #112]	@ (8005ae0 <TIM_OC1_SetConfig+0x10c>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d00f      	beq.n	8005a92 <TIM_OC1_SetConfig+0xbe>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a1b      	ldr	r2, [pc, #108]	@ (8005ae4 <TIM_OC1_SetConfig+0x110>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d00b      	beq.n	8005a92 <TIM_OC1_SetConfig+0xbe>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a1a      	ldr	r2, [pc, #104]	@ (8005ae8 <TIM_OC1_SetConfig+0x114>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d007      	beq.n	8005a92 <TIM_OC1_SetConfig+0xbe>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a19      	ldr	r2, [pc, #100]	@ (8005aec <TIM_OC1_SetConfig+0x118>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d003      	beq.n	8005a92 <TIM_OC1_SetConfig+0xbe>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a18      	ldr	r2, [pc, #96]	@ (8005af0 <TIM_OC1_SetConfig+0x11c>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d111      	bne.n	8005ab6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005aa0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	693a      	ldr	r2, [r7, #16]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	699b      	ldr	r3, [r3, #24]
 8005ab0:	693a      	ldr	r2, [r7, #16]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	685a      	ldr	r2, [r3, #4]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	621a      	str	r2, [r3, #32]
}
 8005ad0:	bf00      	nop
 8005ad2:	371c      	adds	r7, #28
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr
 8005adc:	fffeff8f 	.word	0xfffeff8f
 8005ae0:	40010000 	.word	0x40010000
 8005ae4:	40010400 	.word	0x40010400
 8005ae8:	40014000 	.word	0x40014000
 8005aec:	40014400 	.word	0x40014400
 8005af0:	40014800 	.word	0x40014800

08005af4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b087      	sub	sp, #28
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a1b      	ldr	r3, [r3, #32]
 8005b02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a1b      	ldr	r3, [r3, #32]
 8005b08:	f023 0210 	bic.w	r2, r3, #16
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	699b      	ldr	r3, [r3, #24]
 8005b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	4b34      	ldr	r3, [pc, #208]	@ (8005bf0 <TIM_OC2_SetConfig+0xfc>)
 8005b20:	4013      	ands	r3, r2
 8005b22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	021b      	lsls	r3, r3, #8
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	f023 0320 	bic.w	r3, r3, #32
 8005b3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	011b      	lsls	r3, r3, #4
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a29      	ldr	r2, [pc, #164]	@ (8005bf4 <TIM_OC2_SetConfig+0x100>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d003      	beq.n	8005b5c <TIM_OC2_SetConfig+0x68>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a28      	ldr	r2, [pc, #160]	@ (8005bf8 <TIM_OC2_SetConfig+0x104>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d10d      	bne.n	8005b78 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	011b      	lsls	r3, r3, #4
 8005b6a:	697a      	ldr	r2, [r7, #20]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b76:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8005bf4 <TIM_OC2_SetConfig+0x100>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d00f      	beq.n	8005ba0 <TIM_OC2_SetConfig+0xac>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a1d      	ldr	r2, [pc, #116]	@ (8005bf8 <TIM_OC2_SetConfig+0x104>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d00b      	beq.n	8005ba0 <TIM_OC2_SetConfig+0xac>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8005bfc <TIM_OC2_SetConfig+0x108>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d007      	beq.n	8005ba0 <TIM_OC2_SetConfig+0xac>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a1b      	ldr	r2, [pc, #108]	@ (8005c00 <TIM_OC2_SetConfig+0x10c>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d003      	beq.n	8005ba0 <TIM_OC2_SetConfig+0xac>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a1a      	ldr	r2, [pc, #104]	@ (8005c04 <TIM_OC2_SetConfig+0x110>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d113      	bne.n	8005bc8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ba6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005bae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	695b      	ldr	r3, [r3, #20]
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	693a      	ldr	r2, [r7, #16]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	699b      	ldr	r3, [r3, #24]
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	693a      	ldr	r2, [r7, #16]
 8005bc4:	4313      	orrs	r3, r2
 8005bc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	693a      	ldr	r2, [r7, #16]
 8005bcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	68fa      	ldr	r2, [r7, #12]
 8005bd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	685a      	ldr	r2, [r3, #4]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	697a      	ldr	r2, [r7, #20]
 8005be0:	621a      	str	r2, [r3, #32]
}
 8005be2:	bf00      	nop
 8005be4:	371c      	adds	r7, #28
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	feff8fff 	.word	0xfeff8fff
 8005bf4:	40010000 	.word	0x40010000
 8005bf8:	40010400 	.word	0x40010400
 8005bfc:	40014000 	.word	0x40014000
 8005c00:	40014400 	.word	0x40014400
 8005c04:	40014800 	.word	0x40014800

08005c08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b087      	sub	sp, #28
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
 8005c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6a1b      	ldr	r3, [r3, #32]
 8005c1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	69db      	ldr	r3, [r3, #28]
 8005c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	4b33      	ldr	r3, [pc, #204]	@ (8005d00 <TIM_OC3_SetConfig+0xf8>)
 8005c34:	4013      	ands	r3, r2
 8005c36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f023 0303 	bic.w	r3, r3, #3
 8005c3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	021b      	lsls	r3, r3, #8
 8005c58:	697a      	ldr	r2, [r7, #20]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a28      	ldr	r2, [pc, #160]	@ (8005d04 <TIM_OC3_SetConfig+0xfc>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d003      	beq.n	8005c6e <TIM_OC3_SetConfig+0x66>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a27      	ldr	r2, [pc, #156]	@ (8005d08 <TIM_OC3_SetConfig+0x100>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d10d      	bne.n	8005c8a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	021b      	lsls	r3, r3, #8
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a1d      	ldr	r2, [pc, #116]	@ (8005d04 <TIM_OC3_SetConfig+0xfc>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d00f      	beq.n	8005cb2 <TIM_OC3_SetConfig+0xaa>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a1c      	ldr	r2, [pc, #112]	@ (8005d08 <TIM_OC3_SetConfig+0x100>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d00b      	beq.n	8005cb2 <TIM_OC3_SetConfig+0xaa>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a1b      	ldr	r2, [pc, #108]	@ (8005d0c <TIM_OC3_SetConfig+0x104>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d007      	beq.n	8005cb2 <TIM_OC3_SetConfig+0xaa>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a1a      	ldr	r2, [pc, #104]	@ (8005d10 <TIM_OC3_SetConfig+0x108>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d003      	beq.n	8005cb2 <TIM_OC3_SetConfig+0xaa>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a19      	ldr	r2, [pc, #100]	@ (8005d14 <TIM_OC3_SetConfig+0x10c>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d113      	bne.n	8005cda <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005cb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005cc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	011b      	lsls	r3, r3, #4
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	699b      	ldr	r3, [r3, #24]
 8005cd2:	011b      	lsls	r3, r3, #4
 8005cd4:	693a      	ldr	r2, [r7, #16]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	693a      	ldr	r2, [r7, #16]
 8005cde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	68fa      	ldr	r2, [r7, #12]
 8005ce4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	685a      	ldr	r2, [r3, #4]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	697a      	ldr	r2, [r7, #20]
 8005cf2:	621a      	str	r2, [r3, #32]
}
 8005cf4:	bf00      	nop
 8005cf6:	371c      	adds	r7, #28
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr
 8005d00:	fffeff8f 	.word	0xfffeff8f
 8005d04:	40010000 	.word	0x40010000
 8005d08:	40010400 	.word	0x40010400
 8005d0c:	40014000 	.word	0x40014000
 8005d10:	40014400 	.word	0x40014400
 8005d14:	40014800 	.word	0x40014800

08005d18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b087      	sub	sp, #28
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a1b      	ldr	r3, [r3, #32]
 8005d26:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6a1b      	ldr	r3, [r3, #32]
 8005d2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	69db      	ldr	r3, [r3, #28]
 8005d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	4b24      	ldr	r3, [pc, #144]	@ (8005dd4 <TIM_OC4_SetConfig+0xbc>)
 8005d44:	4013      	ands	r3, r2
 8005d46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	021b      	lsls	r3, r3, #8
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	031b      	lsls	r3, r3, #12
 8005d6a:	693a      	ldr	r2, [r7, #16]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a19      	ldr	r2, [pc, #100]	@ (8005dd8 <TIM_OC4_SetConfig+0xc0>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d00f      	beq.n	8005d98 <TIM_OC4_SetConfig+0x80>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4a18      	ldr	r2, [pc, #96]	@ (8005ddc <TIM_OC4_SetConfig+0xc4>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d00b      	beq.n	8005d98 <TIM_OC4_SetConfig+0x80>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	4a17      	ldr	r2, [pc, #92]	@ (8005de0 <TIM_OC4_SetConfig+0xc8>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d007      	beq.n	8005d98 <TIM_OC4_SetConfig+0x80>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a16      	ldr	r2, [pc, #88]	@ (8005de4 <TIM_OC4_SetConfig+0xcc>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d003      	beq.n	8005d98 <TIM_OC4_SetConfig+0x80>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	4a15      	ldr	r2, [pc, #84]	@ (8005de8 <TIM_OC4_SetConfig+0xd0>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d109      	bne.n	8005dac <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d9e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	695b      	ldr	r3, [r3, #20]
 8005da4:	019b      	lsls	r3, r3, #6
 8005da6:	697a      	ldr	r2, [r7, #20]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	697a      	ldr	r2, [r7, #20]
 8005db0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	68fa      	ldr	r2, [r7, #12]
 8005db6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	685a      	ldr	r2, [r3, #4]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	621a      	str	r2, [r3, #32]
}
 8005dc6:	bf00      	nop
 8005dc8:	371c      	adds	r7, #28
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop
 8005dd4:	feff8fff 	.word	0xfeff8fff
 8005dd8:	40010000 	.word	0x40010000
 8005ddc:	40010400 	.word	0x40010400
 8005de0:	40014000 	.word	0x40014000
 8005de4:	40014400 	.word	0x40014400
 8005de8:	40014800 	.word	0x40014800

08005dec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b087      	sub	sp, #28
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a1b      	ldr	r3, [r3, #32]
 8005dfa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6a1b      	ldr	r3, [r3, #32]
 8005e00:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	4b21      	ldr	r3, [pc, #132]	@ (8005e9c <TIM_OC5_SetConfig+0xb0>)
 8005e18:	4013      	ands	r3, r2
 8005e1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68fa      	ldr	r2, [r7, #12]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005e2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	041b      	lsls	r3, r3, #16
 8005e34:	693a      	ldr	r2, [r7, #16]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	4a18      	ldr	r2, [pc, #96]	@ (8005ea0 <TIM_OC5_SetConfig+0xb4>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d00f      	beq.n	8005e62 <TIM_OC5_SetConfig+0x76>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a17      	ldr	r2, [pc, #92]	@ (8005ea4 <TIM_OC5_SetConfig+0xb8>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d00b      	beq.n	8005e62 <TIM_OC5_SetConfig+0x76>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	4a16      	ldr	r2, [pc, #88]	@ (8005ea8 <TIM_OC5_SetConfig+0xbc>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d007      	beq.n	8005e62 <TIM_OC5_SetConfig+0x76>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4a15      	ldr	r2, [pc, #84]	@ (8005eac <TIM_OC5_SetConfig+0xc0>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d003      	beq.n	8005e62 <TIM_OC5_SetConfig+0x76>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a14      	ldr	r2, [pc, #80]	@ (8005eb0 <TIM_OC5_SetConfig+0xc4>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d109      	bne.n	8005e76 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e68:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	695b      	ldr	r3, [r3, #20]
 8005e6e:	021b      	lsls	r3, r3, #8
 8005e70:	697a      	ldr	r2, [r7, #20]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	697a      	ldr	r2, [r7, #20]
 8005e7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	68fa      	ldr	r2, [r7, #12]
 8005e80:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	685a      	ldr	r2, [r3, #4]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	693a      	ldr	r2, [r7, #16]
 8005e8e:	621a      	str	r2, [r3, #32]
}
 8005e90:	bf00      	nop
 8005e92:	371c      	adds	r7, #28
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr
 8005e9c:	fffeff8f 	.word	0xfffeff8f
 8005ea0:	40010000 	.word	0x40010000
 8005ea4:	40010400 	.word	0x40010400
 8005ea8:	40014000 	.word	0x40014000
 8005eac:	40014400 	.word	0x40014400
 8005eb0:	40014800 	.word	0x40014800

08005eb4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b087      	sub	sp, #28
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6a1b      	ldr	r3, [r3, #32]
 8005ec2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a1b      	ldr	r3, [r3, #32]
 8005ec8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005edc:	68fa      	ldr	r2, [r7, #12]
 8005ede:	4b22      	ldr	r3, [pc, #136]	@ (8005f68 <TIM_OC6_SetConfig+0xb4>)
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	021b      	lsls	r3, r3, #8
 8005eea:	68fa      	ldr	r2, [r7, #12]
 8005eec:	4313      	orrs	r3, r2
 8005eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005ef6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	051b      	lsls	r3, r3, #20
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	4a19      	ldr	r2, [pc, #100]	@ (8005f6c <TIM_OC6_SetConfig+0xb8>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d00f      	beq.n	8005f2c <TIM_OC6_SetConfig+0x78>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a18      	ldr	r2, [pc, #96]	@ (8005f70 <TIM_OC6_SetConfig+0xbc>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d00b      	beq.n	8005f2c <TIM_OC6_SetConfig+0x78>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	4a17      	ldr	r2, [pc, #92]	@ (8005f74 <TIM_OC6_SetConfig+0xc0>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d007      	beq.n	8005f2c <TIM_OC6_SetConfig+0x78>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a16      	ldr	r2, [pc, #88]	@ (8005f78 <TIM_OC6_SetConfig+0xc4>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d003      	beq.n	8005f2c <TIM_OC6_SetConfig+0x78>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a15      	ldr	r2, [pc, #84]	@ (8005f7c <TIM_OC6_SetConfig+0xc8>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d109      	bne.n	8005f40 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f32:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	695b      	ldr	r3, [r3, #20]
 8005f38:	029b      	lsls	r3, r3, #10
 8005f3a:	697a      	ldr	r2, [r7, #20]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	685a      	ldr	r2, [r3, #4]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	621a      	str	r2, [r3, #32]
}
 8005f5a:	bf00      	nop
 8005f5c:	371c      	adds	r7, #28
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
 8005f66:	bf00      	nop
 8005f68:	feff8fff 	.word	0xfeff8fff
 8005f6c:	40010000 	.word	0x40010000
 8005f70:	40010400 	.word	0x40010400
 8005f74:	40014000 	.word	0x40014000
 8005f78:	40014400 	.word	0x40014400
 8005f7c:	40014800 	.word	0x40014800

08005f80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b087      	sub	sp, #28
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	f003 031f 	and.w	r3, r3, #31
 8005f92:	2201      	movs	r2, #1
 8005f94:	fa02 f303 	lsl.w	r3, r2, r3
 8005f98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6a1a      	ldr	r2, [r3, #32]
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	43db      	mvns	r3, r3
 8005fa2:	401a      	ands	r2, r3
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6a1a      	ldr	r2, [r3, #32]
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	f003 031f 	and.w	r3, r3, #31
 8005fb2:	6879      	ldr	r1, [r7, #4]
 8005fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8005fb8:	431a      	orrs	r2, r3
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	621a      	str	r2, [r3, #32]
}
 8005fbe:	bf00      	nop
 8005fc0:	371c      	adds	r7, #28
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr

08005fca <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b082      	sub	sp, #8
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d101      	bne.n	8005fdc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e042      	b.n	8006062 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d106      	bne.n	8005ff4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f7fb f958 	bl	80012a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2224      	movs	r2, #36	@ 0x24
 8005ff8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f022 0201 	bic.w	r2, r2, #1
 800600a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006010:	2b00      	cmp	r3, #0
 8006012:	d002      	beq.n	800601a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f000 fe1f 	bl	8006c58 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 f8b4 	bl	8006188 <UART_SetConfig>
 8006020:	4603      	mov	r3, r0
 8006022:	2b01      	cmp	r3, #1
 8006024:	d101      	bne.n	800602a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e01b      	b.n	8006062 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	685a      	ldr	r2, [r3, #4]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006038:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	689a      	ldr	r2, [r3, #8]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006048:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f042 0201 	orr.w	r2, r2, #1
 8006058:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 fe9e 	bl	8006d9c <UART_CheckIdleState>
 8006060:	4603      	mov	r3, r0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3708      	adds	r7, #8
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}

0800606a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800606a:	b580      	push	{r7, lr}
 800606c:	b08a      	sub	sp, #40	@ 0x28
 800606e:	af02      	add	r7, sp, #8
 8006070:	60f8      	str	r0, [r7, #12]
 8006072:	60b9      	str	r1, [r7, #8]
 8006074:	603b      	str	r3, [r7, #0]
 8006076:	4613      	mov	r3, r2
 8006078:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006080:	2b20      	cmp	r3, #32
 8006082:	d17b      	bne.n	800617c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d002      	beq.n	8006090 <HAL_UART_Transmit+0x26>
 800608a:	88fb      	ldrh	r3, [r7, #6]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d101      	bne.n	8006094 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	e074      	b.n	800617e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2200      	movs	r2, #0
 8006098:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2221      	movs	r2, #33	@ 0x21
 80060a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060a4:	f7fb fb10 	bl	80016c8 <HAL_GetTick>
 80060a8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	88fa      	ldrh	r2, [r7, #6]
 80060ae:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	88fa      	ldrh	r2, [r7, #6]
 80060b6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060c2:	d108      	bne.n	80060d6 <HAL_UART_Transmit+0x6c>
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	691b      	ldr	r3, [r3, #16]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d104      	bne.n	80060d6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80060cc:	2300      	movs	r3, #0
 80060ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	61bb      	str	r3, [r7, #24]
 80060d4:	e003      	b.n	80060de <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80060da:	2300      	movs	r3, #0
 80060dc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80060de:	e030      	b.n	8006142 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	9300      	str	r3, [sp, #0]
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	2200      	movs	r2, #0
 80060e8:	2180      	movs	r1, #128	@ 0x80
 80060ea:	68f8      	ldr	r0, [r7, #12]
 80060ec:	f000 ff00 	bl	8006ef0 <UART_WaitOnFlagUntilTimeout>
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d005      	beq.n	8006102 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2220      	movs	r2, #32
 80060fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80060fe:	2303      	movs	r3, #3
 8006100:	e03d      	b.n	800617e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d10b      	bne.n	8006120 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	881b      	ldrh	r3, [r3, #0]
 800610c:	461a      	mov	r2, r3
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006116:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006118:	69bb      	ldr	r3, [r7, #24]
 800611a:	3302      	adds	r3, #2
 800611c:	61bb      	str	r3, [r7, #24]
 800611e:	e007      	b.n	8006130 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	781a      	ldrb	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	3301      	adds	r3, #1
 800612e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006136:	b29b      	uxth	r3, r3
 8006138:	3b01      	subs	r3, #1
 800613a:	b29a      	uxth	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006148:	b29b      	uxth	r3, r3
 800614a:	2b00      	cmp	r3, #0
 800614c:	d1c8      	bne.n	80060e0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	9300      	str	r3, [sp, #0]
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	2200      	movs	r2, #0
 8006156:	2140      	movs	r1, #64	@ 0x40
 8006158:	68f8      	ldr	r0, [r7, #12]
 800615a:	f000 fec9 	bl	8006ef0 <UART_WaitOnFlagUntilTimeout>
 800615e:	4603      	mov	r3, r0
 8006160:	2b00      	cmp	r3, #0
 8006162:	d005      	beq.n	8006170 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2220      	movs	r2, #32
 8006168:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e006      	b.n	800617e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2220      	movs	r2, #32
 8006174:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006178:	2300      	movs	r3, #0
 800617a:	e000      	b.n	800617e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800617c:	2302      	movs	r3, #2
  }
}
 800617e:	4618      	mov	r0, r3
 8006180:	3720      	adds	r7, #32
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
	...

08006188 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006188:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800618c:	b092      	sub	sp, #72	@ 0x48
 800618e:	af00      	add	r7, sp, #0
 8006190:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006192:	2300      	movs	r3, #0
 8006194:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	689a      	ldr	r2, [r3, #8]
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	691b      	ldr	r3, [r3, #16]
 80061a0:	431a      	orrs	r2, r3
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	695b      	ldr	r3, [r3, #20]
 80061a6:	431a      	orrs	r2, r3
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	69db      	ldr	r3, [r3, #28]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	4bbe      	ldr	r3, [pc, #760]	@ (80064b0 <UART_SetConfig+0x328>)
 80061b8:	4013      	ands	r3, r2
 80061ba:	697a      	ldr	r2, [r7, #20]
 80061bc:	6812      	ldr	r2, [r2, #0]
 80061be:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80061c0:	430b      	orrs	r3, r1
 80061c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	68da      	ldr	r2, [r3, #12]
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	430a      	orrs	r2, r1
 80061d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	699b      	ldr	r3, [r3, #24]
 80061de:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4ab3      	ldr	r2, [pc, #716]	@ (80064b4 <UART_SetConfig+0x32c>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d004      	beq.n	80061f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	6a1b      	ldr	r3, [r3, #32]
 80061ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061f0:	4313      	orrs	r3, r2
 80061f2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	689a      	ldr	r2, [r3, #8]
 80061fa:	4baf      	ldr	r3, [pc, #700]	@ (80064b8 <UART_SetConfig+0x330>)
 80061fc:	4013      	ands	r3, r2
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	6812      	ldr	r2, [r2, #0]
 8006202:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006204:	430b      	orrs	r3, r1
 8006206:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800620e:	f023 010f 	bic.w	r1, r3, #15
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	430a      	orrs	r2, r1
 800621c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4aa6      	ldr	r2, [pc, #664]	@ (80064bc <UART_SetConfig+0x334>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d177      	bne.n	8006318 <UART_SetConfig+0x190>
 8006228:	4ba5      	ldr	r3, [pc, #660]	@ (80064c0 <UART_SetConfig+0x338>)
 800622a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800622c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006230:	2b28      	cmp	r3, #40	@ 0x28
 8006232:	d86d      	bhi.n	8006310 <UART_SetConfig+0x188>
 8006234:	a201      	add	r2, pc, #4	@ (adr r2, 800623c <UART_SetConfig+0xb4>)
 8006236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800623a:	bf00      	nop
 800623c:	080062e1 	.word	0x080062e1
 8006240:	08006311 	.word	0x08006311
 8006244:	08006311 	.word	0x08006311
 8006248:	08006311 	.word	0x08006311
 800624c:	08006311 	.word	0x08006311
 8006250:	08006311 	.word	0x08006311
 8006254:	08006311 	.word	0x08006311
 8006258:	08006311 	.word	0x08006311
 800625c:	080062e9 	.word	0x080062e9
 8006260:	08006311 	.word	0x08006311
 8006264:	08006311 	.word	0x08006311
 8006268:	08006311 	.word	0x08006311
 800626c:	08006311 	.word	0x08006311
 8006270:	08006311 	.word	0x08006311
 8006274:	08006311 	.word	0x08006311
 8006278:	08006311 	.word	0x08006311
 800627c:	080062f1 	.word	0x080062f1
 8006280:	08006311 	.word	0x08006311
 8006284:	08006311 	.word	0x08006311
 8006288:	08006311 	.word	0x08006311
 800628c:	08006311 	.word	0x08006311
 8006290:	08006311 	.word	0x08006311
 8006294:	08006311 	.word	0x08006311
 8006298:	08006311 	.word	0x08006311
 800629c:	080062f9 	.word	0x080062f9
 80062a0:	08006311 	.word	0x08006311
 80062a4:	08006311 	.word	0x08006311
 80062a8:	08006311 	.word	0x08006311
 80062ac:	08006311 	.word	0x08006311
 80062b0:	08006311 	.word	0x08006311
 80062b4:	08006311 	.word	0x08006311
 80062b8:	08006311 	.word	0x08006311
 80062bc:	08006301 	.word	0x08006301
 80062c0:	08006311 	.word	0x08006311
 80062c4:	08006311 	.word	0x08006311
 80062c8:	08006311 	.word	0x08006311
 80062cc:	08006311 	.word	0x08006311
 80062d0:	08006311 	.word	0x08006311
 80062d4:	08006311 	.word	0x08006311
 80062d8:	08006311 	.word	0x08006311
 80062dc:	08006309 	.word	0x08006309
 80062e0:	2301      	movs	r3, #1
 80062e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062e6:	e222      	b.n	800672e <UART_SetConfig+0x5a6>
 80062e8:	2304      	movs	r3, #4
 80062ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ee:	e21e      	b.n	800672e <UART_SetConfig+0x5a6>
 80062f0:	2308      	movs	r3, #8
 80062f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062f6:	e21a      	b.n	800672e <UART_SetConfig+0x5a6>
 80062f8:	2310      	movs	r3, #16
 80062fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062fe:	e216      	b.n	800672e <UART_SetConfig+0x5a6>
 8006300:	2320      	movs	r3, #32
 8006302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006306:	e212      	b.n	800672e <UART_SetConfig+0x5a6>
 8006308:	2340      	movs	r3, #64	@ 0x40
 800630a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800630e:	e20e      	b.n	800672e <UART_SetConfig+0x5a6>
 8006310:	2380      	movs	r3, #128	@ 0x80
 8006312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006316:	e20a      	b.n	800672e <UART_SetConfig+0x5a6>
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a69      	ldr	r2, [pc, #420]	@ (80064c4 <UART_SetConfig+0x33c>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d130      	bne.n	8006384 <UART_SetConfig+0x1fc>
 8006322:	4b67      	ldr	r3, [pc, #412]	@ (80064c0 <UART_SetConfig+0x338>)
 8006324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006326:	f003 0307 	and.w	r3, r3, #7
 800632a:	2b05      	cmp	r3, #5
 800632c:	d826      	bhi.n	800637c <UART_SetConfig+0x1f4>
 800632e:	a201      	add	r2, pc, #4	@ (adr r2, 8006334 <UART_SetConfig+0x1ac>)
 8006330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006334:	0800634d 	.word	0x0800634d
 8006338:	08006355 	.word	0x08006355
 800633c:	0800635d 	.word	0x0800635d
 8006340:	08006365 	.word	0x08006365
 8006344:	0800636d 	.word	0x0800636d
 8006348:	08006375 	.word	0x08006375
 800634c:	2300      	movs	r3, #0
 800634e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006352:	e1ec      	b.n	800672e <UART_SetConfig+0x5a6>
 8006354:	2304      	movs	r3, #4
 8006356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800635a:	e1e8      	b.n	800672e <UART_SetConfig+0x5a6>
 800635c:	2308      	movs	r3, #8
 800635e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006362:	e1e4      	b.n	800672e <UART_SetConfig+0x5a6>
 8006364:	2310      	movs	r3, #16
 8006366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800636a:	e1e0      	b.n	800672e <UART_SetConfig+0x5a6>
 800636c:	2320      	movs	r3, #32
 800636e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006372:	e1dc      	b.n	800672e <UART_SetConfig+0x5a6>
 8006374:	2340      	movs	r3, #64	@ 0x40
 8006376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800637a:	e1d8      	b.n	800672e <UART_SetConfig+0x5a6>
 800637c:	2380      	movs	r3, #128	@ 0x80
 800637e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006382:	e1d4      	b.n	800672e <UART_SetConfig+0x5a6>
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a4f      	ldr	r2, [pc, #316]	@ (80064c8 <UART_SetConfig+0x340>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d130      	bne.n	80063f0 <UART_SetConfig+0x268>
 800638e:	4b4c      	ldr	r3, [pc, #304]	@ (80064c0 <UART_SetConfig+0x338>)
 8006390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006392:	f003 0307 	and.w	r3, r3, #7
 8006396:	2b05      	cmp	r3, #5
 8006398:	d826      	bhi.n	80063e8 <UART_SetConfig+0x260>
 800639a:	a201      	add	r2, pc, #4	@ (adr r2, 80063a0 <UART_SetConfig+0x218>)
 800639c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a0:	080063b9 	.word	0x080063b9
 80063a4:	080063c1 	.word	0x080063c1
 80063a8:	080063c9 	.word	0x080063c9
 80063ac:	080063d1 	.word	0x080063d1
 80063b0:	080063d9 	.word	0x080063d9
 80063b4:	080063e1 	.word	0x080063e1
 80063b8:	2300      	movs	r3, #0
 80063ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063be:	e1b6      	b.n	800672e <UART_SetConfig+0x5a6>
 80063c0:	2304      	movs	r3, #4
 80063c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063c6:	e1b2      	b.n	800672e <UART_SetConfig+0x5a6>
 80063c8:	2308      	movs	r3, #8
 80063ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063ce:	e1ae      	b.n	800672e <UART_SetConfig+0x5a6>
 80063d0:	2310      	movs	r3, #16
 80063d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063d6:	e1aa      	b.n	800672e <UART_SetConfig+0x5a6>
 80063d8:	2320      	movs	r3, #32
 80063da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063de:	e1a6      	b.n	800672e <UART_SetConfig+0x5a6>
 80063e0:	2340      	movs	r3, #64	@ 0x40
 80063e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063e6:	e1a2      	b.n	800672e <UART_SetConfig+0x5a6>
 80063e8:	2380      	movs	r3, #128	@ 0x80
 80063ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063ee:	e19e      	b.n	800672e <UART_SetConfig+0x5a6>
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a35      	ldr	r2, [pc, #212]	@ (80064cc <UART_SetConfig+0x344>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d130      	bne.n	800645c <UART_SetConfig+0x2d4>
 80063fa:	4b31      	ldr	r3, [pc, #196]	@ (80064c0 <UART_SetConfig+0x338>)
 80063fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063fe:	f003 0307 	and.w	r3, r3, #7
 8006402:	2b05      	cmp	r3, #5
 8006404:	d826      	bhi.n	8006454 <UART_SetConfig+0x2cc>
 8006406:	a201      	add	r2, pc, #4	@ (adr r2, 800640c <UART_SetConfig+0x284>)
 8006408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800640c:	08006425 	.word	0x08006425
 8006410:	0800642d 	.word	0x0800642d
 8006414:	08006435 	.word	0x08006435
 8006418:	0800643d 	.word	0x0800643d
 800641c:	08006445 	.word	0x08006445
 8006420:	0800644d 	.word	0x0800644d
 8006424:	2300      	movs	r3, #0
 8006426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800642a:	e180      	b.n	800672e <UART_SetConfig+0x5a6>
 800642c:	2304      	movs	r3, #4
 800642e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006432:	e17c      	b.n	800672e <UART_SetConfig+0x5a6>
 8006434:	2308      	movs	r3, #8
 8006436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800643a:	e178      	b.n	800672e <UART_SetConfig+0x5a6>
 800643c:	2310      	movs	r3, #16
 800643e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006442:	e174      	b.n	800672e <UART_SetConfig+0x5a6>
 8006444:	2320      	movs	r3, #32
 8006446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800644a:	e170      	b.n	800672e <UART_SetConfig+0x5a6>
 800644c:	2340      	movs	r3, #64	@ 0x40
 800644e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006452:	e16c      	b.n	800672e <UART_SetConfig+0x5a6>
 8006454:	2380      	movs	r3, #128	@ 0x80
 8006456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800645a:	e168      	b.n	800672e <UART_SetConfig+0x5a6>
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a1b      	ldr	r2, [pc, #108]	@ (80064d0 <UART_SetConfig+0x348>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d142      	bne.n	80064ec <UART_SetConfig+0x364>
 8006466:	4b16      	ldr	r3, [pc, #88]	@ (80064c0 <UART_SetConfig+0x338>)
 8006468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800646a:	f003 0307 	and.w	r3, r3, #7
 800646e:	2b05      	cmp	r3, #5
 8006470:	d838      	bhi.n	80064e4 <UART_SetConfig+0x35c>
 8006472:	a201      	add	r2, pc, #4	@ (adr r2, 8006478 <UART_SetConfig+0x2f0>)
 8006474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006478:	08006491 	.word	0x08006491
 800647c:	08006499 	.word	0x08006499
 8006480:	080064a1 	.word	0x080064a1
 8006484:	080064a9 	.word	0x080064a9
 8006488:	080064d5 	.word	0x080064d5
 800648c:	080064dd 	.word	0x080064dd
 8006490:	2300      	movs	r3, #0
 8006492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006496:	e14a      	b.n	800672e <UART_SetConfig+0x5a6>
 8006498:	2304      	movs	r3, #4
 800649a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800649e:	e146      	b.n	800672e <UART_SetConfig+0x5a6>
 80064a0:	2308      	movs	r3, #8
 80064a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064a6:	e142      	b.n	800672e <UART_SetConfig+0x5a6>
 80064a8:	2310      	movs	r3, #16
 80064aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ae:	e13e      	b.n	800672e <UART_SetConfig+0x5a6>
 80064b0:	cfff69f3 	.word	0xcfff69f3
 80064b4:	58000c00 	.word	0x58000c00
 80064b8:	11fff4ff 	.word	0x11fff4ff
 80064bc:	40011000 	.word	0x40011000
 80064c0:	58024400 	.word	0x58024400
 80064c4:	40004400 	.word	0x40004400
 80064c8:	40004800 	.word	0x40004800
 80064cc:	40004c00 	.word	0x40004c00
 80064d0:	40005000 	.word	0x40005000
 80064d4:	2320      	movs	r3, #32
 80064d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064da:	e128      	b.n	800672e <UART_SetConfig+0x5a6>
 80064dc:	2340      	movs	r3, #64	@ 0x40
 80064de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064e2:	e124      	b.n	800672e <UART_SetConfig+0x5a6>
 80064e4:	2380      	movs	r3, #128	@ 0x80
 80064e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ea:	e120      	b.n	800672e <UART_SetConfig+0x5a6>
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4acb      	ldr	r2, [pc, #812]	@ (8006820 <UART_SetConfig+0x698>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d176      	bne.n	80065e4 <UART_SetConfig+0x45c>
 80064f6:	4bcb      	ldr	r3, [pc, #812]	@ (8006824 <UART_SetConfig+0x69c>)
 80064f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064fe:	2b28      	cmp	r3, #40	@ 0x28
 8006500:	d86c      	bhi.n	80065dc <UART_SetConfig+0x454>
 8006502:	a201      	add	r2, pc, #4	@ (adr r2, 8006508 <UART_SetConfig+0x380>)
 8006504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006508:	080065ad 	.word	0x080065ad
 800650c:	080065dd 	.word	0x080065dd
 8006510:	080065dd 	.word	0x080065dd
 8006514:	080065dd 	.word	0x080065dd
 8006518:	080065dd 	.word	0x080065dd
 800651c:	080065dd 	.word	0x080065dd
 8006520:	080065dd 	.word	0x080065dd
 8006524:	080065dd 	.word	0x080065dd
 8006528:	080065b5 	.word	0x080065b5
 800652c:	080065dd 	.word	0x080065dd
 8006530:	080065dd 	.word	0x080065dd
 8006534:	080065dd 	.word	0x080065dd
 8006538:	080065dd 	.word	0x080065dd
 800653c:	080065dd 	.word	0x080065dd
 8006540:	080065dd 	.word	0x080065dd
 8006544:	080065dd 	.word	0x080065dd
 8006548:	080065bd 	.word	0x080065bd
 800654c:	080065dd 	.word	0x080065dd
 8006550:	080065dd 	.word	0x080065dd
 8006554:	080065dd 	.word	0x080065dd
 8006558:	080065dd 	.word	0x080065dd
 800655c:	080065dd 	.word	0x080065dd
 8006560:	080065dd 	.word	0x080065dd
 8006564:	080065dd 	.word	0x080065dd
 8006568:	080065c5 	.word	0x080065c5
 800656c:	080065dd 	.word	0x080065dd
 8006570:	080065dd 	.word	0x080065dd
 8006574:	080065dd 	.word	0x080065dd
 8006578:	080065dd 	.word	0x080065dd
 800657c:	080065dd 	.word	0x080065dd
 8006580:	080065dd 	.word	0x080065dd
 8006584:	080065dd 	.word	0x080065dd
 8006588:	080065cd 	.word	0x080065cd
 800658c:	080065dd 	.word	0x080065dd
 8006590:	080065dd 	.word	0x080065dd
 8006594:	080065dd 	.word	0x080065dd
 8006598:	080065dd 	.word	0x080065dd
 800659c:	080065dd 	.word	0x080065dd
 80065a0:	080065dd 	.word	0x080065dd
 80065a4:	080065dd 	.word	0x080065dd
 80065a8:	080065d5 	.word	0x080065d5
 80065ac:	2301      	movs	r3, #1
 80065ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065b2:	e0bc      	b.n	800672e <UART_SetConfig+0x5a6>
 80065b4:	2304      	movs	r3, #4
 80065b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ba:	e0b8      	b.n	800672e <UART_SetConfig+0x5a6>
 80065bc:	2308      	movs	r3, #8
 80065be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065c2:	e0b4      	b.n	800672e <UART_SetConfig+0x5a6>
 80065c4:	2310      	movs	r3, #16
 80065c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ca:	e0b0      	b.n	800672e <UART_SetConfig+0x5a6>
 80065cc:	2320      	movs	r3, #32
 80065ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065d2:	e0ac      	b.n	800672e <UART_SetConfig+0x5a6>
 80065d4:	2340      	movs	r3, #64	@ 0x40
 80065d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065da:	e0a8      	b.n	800672e <UART_SetConfig+0x5a6>
 80065dc:	2380      	movs	r3, #128	@ 0x80
 80065de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065e2:	e0a4      	b.n	800672e <UART_SetConfig+0x5a6>
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a8f      	ldr	r2, [pc, #572]	@ (8006828 <UART_SetConfig+0x6a0>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d130      	bne.n	8006650 <UART_SetConfig+0x4c8>
 80065ee:	4b8d      	ldr	r3, [pc, #564]	@ (8006824 <UART_SetConfig+0x69c>)
 80065f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f2:	f003 0307 	and.w	r3, r3, #7
 80065f6:	2b05      	cmp	r3, #5
 80065f8:	d826      	bhi.n	8006648 <UART_SetConfig+0x4c0>
 80065fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006600 <UART_SetConfig+0x478>)
 80065fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006600:	08006619 	.word	0x08006619
 8006604:	08006621 	.word	0x08006621
 8006608:	08006629 	.word	0x08006629
 800660c:	08006631 	.word	0x08006631
 8006610:	08006639 	.word	0x08006639
 8006614:	08006641 	.word	0x08006641
 8006618:	2300      	movs	r3, #0
 800661a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800661e:	e086      	b.n	800672e <UART_SetConfig+0x5a6>
 8006620:	2304      	movs	r3, #4
 8006622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006626:	e082      	b.n	800672e <UART_SetConfig+0x5a6>
 8006628:	2308      	movs	r3, #8
 800662a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800662e:	e07e      	b.n	800672e <UART_SetConfig+0x5a6>
 8006630:	2310      	movs	r3, #16
 8006632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006636:	e07a      	b.n	800672e <UART_SetConfig+0x5a6>
 8006638:	2320      	movs	r3, #32
 800663a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800663e:	e076      	b.n	800672e <UART_SetConfig+0x5a6>
 8006640:	2340      	movs	r3, #64	@ 0x40
 8006642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006646:	e072      	b.n	800672e <UART_SetConfig+0x5a6>
 8006648:	2380      	movs	r3, #128	@ 0x80
 800664a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800664e:	e06e      	b.n	800672e <UART_SetConfig+0x5a6>
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a75      	ldr	r2, [pc, #468]	@ (800682c <UART_SetConfig+0x6a4>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d130      	bne.n	80066bc <UART_SetConfig+0x534>
 800665a:	4b72      	ldr	r3, [pc, #456]	@ (8006824 <UART_SetConfig+0x69c>)
 800665c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800665e:	f003 0307 	and.w	r3, r3, #7
 8006662:	2b05      	cmp	r3, #5
 8006664:	d826      	bhi.n	80066b4 <UART_SetConfig+0x52c>
 8006666:	a201      	add	r2, pc, #4	@ (adr r2, 800666c <UART_SetConfig+0x4e4>)
 8006668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800666c:	08006685 	.word	0x08006685
 8006670:	0800668d 	.word	0x0800668d
 8006674:	08006695 	.word	0x08006695
 8006678:	0800669d 	.word	0x0800669d
 800667c:	080066a5 	.word	0x080066a5
 8006680:	080066ad 	.word	0x080066ad
 8006684:	2300      	movs	r3, #0
 8006686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800668a:	e050      	b.n	800672e <UART_SetConfig+0x5a6>
 800668c:	2304      	movs	r3, #4
 800668e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006692:	e04c      	b.n	800672e <UART_SetConfig+0x5a6>
 8006694:	2308      	movs	r3, #8
 8006696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800669a:	e048      	b.n	800672e <UART_SetConfig+0x5a6>
 800669c:	2310      	movs	r3, #16
 800669e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066a2:	e044      	b.n	800672e <UART_SetConfig+0x5a6>
 80066a4:	2320      	movs	r3, #32
 80066a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066aa:	e040      	b.n	800672e <UART_SetConfig+0x5a6>
 80066ac:	2340      	movs	r3, #64	@ 0x40
 80066ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066b2:	e03c      	b.n	800672e <UART_SetConfig+0x5a6>
 80066b4:	2380      	movs	r3, #128	@ 0x80
 80066b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066ba:	e038      	b.n	800672e <UART_SetConfig+0x5a6>
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a5b      	ldr	r2, [pc, #364]	@ (8006830 <UART_SetConfig+0x6a8>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d130      	bne.n	8006728 <UART_SetConfig+0x5a0>
 80066c6:	4b57      	ldr	r3, [pc, #348]	@ (8006824 <UART_SetConfig+0x69c>)
 80066c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066ca:	f003 0307 	and.w	r3, r3, #7
 80066ce:	2b05      	cmp	r3, #5
 80066d0:	d826      	bhi.n	8006720 <UART_SetConfig+0x598>
 80066d2:	a201      	add	r2, pc, #4	@ (adr r2, 80066d8 <UART_SetConfig+0x550>)
 80066d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066d8:	080066f1 	.word	0x080066f1
 80066dc:	080066f9 	.word	0x080066f9
 80066e0:	08006701 	.word	0x08006701
 80066e4:	08006709 	.word	0x08006709
 80066e8:	08006711 	.word	0x08006711
 80066ec:	08006719 	.word	0x08006719
 80066f0:	2302      	movs	r3, #2
 80066f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066f6:	e01a      	b.n	800672e <UART_SetConfig+0x5a6>
 80066f8:	2304      	movs	r3, #4
 80066fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066fe:	e016      	b.n	800672e <UART_SetConfig+0x5a6>
 8006700:	2308      	movs	r3, #8
 8006702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006706:	e012      	b.n	800672e <UART_SetConfig+0x5a6>
 8006708:	2310      	movs	r3, #16
 800670a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800670e:	e00e      	b.n	800672e <UART_SetConfig+0x5a6>
 8006710:	2320      	movs	r3, #32
 8006712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006716:	e00a      	b.n	800672e <UART_SetConfig+0x5a6>
 8006718:	2340      	movs	r3, #64	@ 0x40
 800671a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800671e:	e006      	b.n	800672e <UART_SetConfig+0x5a6>
 8006720:	2380      	movs	r3, #128	@ 0x80
 8006722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006726:	e002      	b.n	800672e <UART_SetConfig+0x5a6>
 8006728:	2380      	movs	r3, #128	@ 0x80
 800672a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a3f      	ldr	r2, [pc, #252]	@ (8006830 <UART_SetConfig+0x6a8>)
 8006734:	4293      	cmp	r3, r2
 8006736:	f040 80f8 	bne.w	800692a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800673a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800673e:	2b20      	cmp	r3, #32
 8006740:	dc46      	bgt.n	80067d0 <UART_SetConfig+0x648>
 8006742:	2b02      	cmp	r3, #2
 8006744:	f2c0 8082 	blt.w	800684c <UART_SetConfig+0x6c4>
 8006748:	3b02      	subs	r3, #2
 800674a:	2b1e      	cmp	r3, #30
 800674c:	d87e      	bhi.n	800684c <UART_SetConfig+0x6c4>
 800674e:	a201      	add	r2, pc, #4	@ (adr r2, 8006754 <UART_SetConfig+0x5cc>)
 8006750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006754:	080067d7 	.word	0x080067d7
 8006758:	0800684d 	.word	0x0800684d
 800675c:	080067df 	.word	0x080067df
 8006760:	0800684d 	.word	0x0800684d
 8006764:	0800684d 	.word	0x0800684d
 8006768:	0800684d 	.word	0x0800684d
 800676c:	080067ef 	.word	0x080067ef
 8006770:	0800684d 	.word	0x0800684d
 8006774:	0800684d 	.word	0x0800684d
 8006778:	0800684d 	.word	0x0800684d
 800677c:	0800684d 	.word	0x0800684d
 8006780:	0800684d 	.word	0x0800684d
 8006784:	0800684d 	.word	0x0800684d
 8006788:	0800684d 	.word	0x0800684d
 800678c:	080067ff 	.word	0x080067ff
 8006790:	0800684d 	.word	0x0800684d
 8006794:	0800684d 	.word	0x0800684d
 8006798:	0800684d 	.word	0x0800684d
 800679c:	0800684d 	.word	0x0800684d
 80067a0:	0800684d 	.word	0x0800684d
 80067a4:	0800684d 	.word	0x0800684d
 80067a8:	0800684d 	.word	0x0800684d
 80067ac:	0800684d 	.word	0x0800684d
 80067b0:	0800684d 	.word	0x0800684d
 80067b4:	0800684d 	.word	0x0800684d
 80067b8:	0800684d 	.word	0x0800684d
 80067bc:	0800684d 	.word	0x0800684d
 80067c0:	0800684d 	.word	0x0800684d
 80067c4:	0800684d 	.word	0x0800684d
 80067c8:	0800684d 	.word	0x0800684d
 80067cc:	0800683f 	.word	0x0800683f
 80067d0:	2b40      	cmp	r3, #64	@ 0x40
 80067d2:	d037      	beq.n	8006844 <UART_SetConfig+0x6bc>
 80067d4:	e03a      	b.n	800684c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80067d6:	f7fe f961 	bl	8004a9c <HAL_RCCEx_GetD3PCLK1Freq>
 80067da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80067dc:	e03c      	b.n	8006858 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7fe f970 	bl	8004ac8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80067e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067ec:	e034      	b.n	8006858 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067ee:	f107 0318 	add.w	r3, r7, #24
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7fe fabc 	bl	8004d70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067fc:	e02c      	b.n	8006858 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80067fe:	4b09      	ldr	r3, [pc, #36]	@ (8006824 <UART_SetConfig+0x69c>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 0320 	and.w	r3, r3, #32
 8006806:	2b00      	cmp	r3, #0
 8006808:	d016      	beq.n	8006838 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800680a:	4b06      	ldr	r3, [pc, #24]	@ (8006824 <UART_SetConfig+0x69c>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	08db      	lsrs	r3, r3, #3
 8006810:	f003 0303 	and.w	r3, r3, #3
 8006814:	4a07      	ldr	r2, [pc, #28]	@ (8006834 <UART_SetConfig+0x6ac>)
 8006816:	fa22 f303 	lsr.w	r3, r2, r3
 800681a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800681c:	e01c      	b.n	8006858 <UART_SetConfig+0x6d0>
 800681e:	bf00      	nop
 8006820:	40011400 	.word	0x40011400
 8006824:	58024400 	.word	0x58024400
 8006828:	40007800 	.word	0x40007800
 800682c:	40007c00 	.word	0x40007c00
 8006830:	58000c00 	.word	0x58000c00
 8006834:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006838:	4b9d      	ldr	r3, [pc, #628]	@ (8006ab0 <UART_SetConfig+0x928>)
 800683a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800683c:	e00c      	b.n	8006858 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800683e:	4b9d      	ldr	r3, [pc, #628]	@ (8006ab4 <UART_SetConfig+0x92c>)
 8006840:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006842:	e009      	b.n	8006858 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006844:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006848:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800684a:	e005      	b.n	8006858 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800684c:	2300      	movs	r3, #0
 800684e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006856:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800685a:	2b00      	cmp	r3, #0
 800685c:	f000 81de 	beq.w	8006c1c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006864:	4a94      	ldr	r2, [pc, #592]	@ (8006ab8 <UART_SetConfig+0x930>)
 8006866:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800686a:	461a      	mov	r2, r3
 800686c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800686e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006872:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	685a      	ldr	r2, [r3, #4]
 8006878:	4613      	mov	r3, r2
 800687a:	005b      	lsls	r3, r3, #1
 800687c:	4413      	add	r3, r2
 800687e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006880:	429a      	cmp	r2, r3
 8006882:	d305      	bcc.n	8006890 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800688a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800688c:	429a      	cmp	r2, r3
 800688e:	d903      	bls.n	8006898 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006896:	e1c1      	b.n	8006c1c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800689a:	2200      	movs	r2, #0
 800689c:	60bb      	str	r3, [r7, #8]
 800689e:	60fa      	str	r2, [r7, #12]
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068a4:	4a84      	ldr	r2, [pc, #528]	@ (8006ab8 <UART_SetConfig+0x930>)
 80068a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	2200      	movs	r2, #0
 80068ae:	603b      	str	r3, [r7, #0]
 80068b0:	607a      	str	r2, [r7, #4]
 80068b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80068ba:	f7f9 fd69 	bl	8000390 <__aeabi_uldivmod>
 80068be:	4602      	mov	r2, r0
 80068c0:	460b      	mov	r3, r1
 80068c2:	4610      	mov	r0, r2
 80068c4:	4619      	mov	r1, r3
 80068c6:	f04f 0200 	mov.w	r2, #0
 80068ca:	f04f 0300 	mov.w	r3, #0
 80068ce:	020b      	lsls	r3, r1, #8
 80068d0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80068d4:	0202      	lsls	r2, r0, #8
 80068d6:	6979      	ldr	r1, [r7, #20]
 80068d8:	6849      	ldr	r1, [r1, #4]
 80068da:	0849      	lsrs	r1, r1, #1
 80068dc:	2000      	movs	r0, #0
 80068de:	460c      	mov	r4, r1
 80068e0:	4605      	mov	r5, r0
 80068e2:	eb12 0804 	adds.w	r8, r2, r4
 80068e6:	eb43 0905 	adc.w	r9, r3, r5
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	2200      	movs	r2, #0
 80068f0:	469a      	mov	sl, r3
 80068f2:	4693      	mov	fp, r2
 80068f4:	4652      	mov	r2, sl
 80068f6:	465b      	mov	r3, fp
 80068f8:	4640      	mov	r0, r8
 80068fa:	4649      	mov	r1, r9
 80068fc:	f7f9 fd48 	bl	8000390 <__aeabi_uldivmod>
 8006900:	4602      	mov	r2, r0
 8006902:	460b      	mov	r3, r1
 8006904:	4613      	mov	r3, r2
 8006906:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800690a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800690e:	d308      	bcc.n	8006922 <UART_SetConfig+0x79a>
 8006910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006912:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006916:	d204      	bcs.n	8006922 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800691e:	60da      	str	r2, [r3, #12]
 8006920:	e17c      	b.n	8006c1c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006928:	e178      	b.n	8006c1c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	69db      	ldr	r3, [r3, #28]
 800692e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006932:	f040 80c5 	bne.w	8006ac0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006936:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800693a:	2b20      	cmp	r3, #32
 800693c:	dc48      	bgt.n	80069d0 <UART_SetConfig+0x848>
 800693e:	2b00      	cmp	r3, #0
 8006940:	db7b      	blt.n	8006a3a <UART_SetConfig+0x8b2>
 8006942:	2b20      	cmp	r3, #32
 8006944:	d879      	bhi.n	8006a3a <UART_SetConfig+0x8b2>
 8006946:	a201      	add	r2, pc, #4	@ (adr r2, 800694c <UART_SetConfig+0x7c4>)
 8006948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800694c:	080069d7 	.word	0x080069d7
 8006950:	080069df 	.word	0x080069df
 8006954:	08006a3b 	.word	0x08006a3b
 8006958:	08006a3b 	.word	0x08006a3b
 800695c:	080069e7 	.word	0x080069e7
 8006960:	08006a3b 	.word	0x08006a3b
 8006964:	08006a3b 	.word	0x08006a3b
 8006968:	08006a3b 	.word	0x08006a3b
 800696c:	080069f7 	.word	0x080069f7
 8006970:	08006a3b 	.word	0x08006a3b
 8006974:	08006a3b 	.word	0x08006a3b
 8006978:	08006a3b 	.word	0x08006a3b
 800697c:	08006a3b 	.word	0x08006a3b
 8006980:	08006a3b 	.word	0x08006a3b
 8006984:	08006a3b 	.word	0x08006a3b
 8006988:	08006a3b 	.word	0x08006a3b
 800698c:	08006a07 	.word	0x08006a07
 8006990:	08006a3b 	.word	0x08006a3b
 8006994:	08006a3b 	.word	0x08006a3b
 8006998:	08006a3b 	.word	0x08006a3b
 800699c:	08006a3b 	.word	0x08006a3b
 80069a0:	08006a3b 	.word	0x08006a3b
 80069a4:	08006a3b 	.word	0x08006a3b
 80069a8:	08006a3b 	.word	0x08006a3b
 80069ac:	08006a3b 	.word	0x08006a3b
 80069b0:	08006a3b 	.word	0x08006a3b
 80069b4:	08006a3b 	.word	0x08006a3b
 80069b8:	08006a3b 	.word	0x08006a3b
 80069bc:	08006a3b 	.word	0x08006a3b
 80069c0:	08006a3b 	.word	0x08006a3b
 80069c4:	08006a3b 	.word	0x08006a3b
 80069c8:	08006a3b 	.word	0x08006a3b
 80069cc:	08006a2d 	.word	0x08006a2d
 80069d0:	2b40      	cmp	r3, #64	@ 0x40
 80069d2:	d02e      	beq.n	8006a32 <UART_SetConfig+0x8aa>
 80069d4:	e031      	b.n	8006a3a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069d6:	f7fc fe2b 	bl	8003630 <HAL_RCC_GetPCLK1Freq>
 80069da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80069dc:	e033      	b.n	8006a46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80069de:	f7fc fe3d 	bl	800365c <HAL_RCC_GetPCLK2Freq>
 80069e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80069e4:	e02f      	b.n	8006a46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80069e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7fe f86c 	bl	8004ac8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80069f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069f4:	e027      	b.n	8006a46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80069f6:	f107 0318 	add.w	r3, r7, #24
 80069fa:	4618      	mov	r0, r3
 80069fc:	f7fe f9b8 	bl	8004d70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a04:	e01f      	b.n	8006a46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a06:	4b2d      	ldr	r3, [pc, #180]	@ (8006abc <UART_SetConfig+0x934>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 0320 	and.w	r3, r3, #32
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d009      	beq.n	8006a26 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006a12:	4b2a      	ldr	r3, [pc, #168]	@ (8006abc <UART_SetConfig+0x934>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	08db      	lsrs	r3, r3, #3
 8006a18:	f003 0303 	and.w	r3, r3, #3
 8006a1c:	4a24      	ldr	r2, [pc, #144]	@ (8006ab0 <UART_SetConfig+0x928>)
 8006a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8006a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006a24:	e00f      	b.n	8006a46 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006a26:	4b22      	ldr	r3, [pc, #136]	@ (8006ab0 <UART_SetConfig+0x928>)
 8006a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a2a:	e00c      	b.n	8006a46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006a2c:	4b21      	ldr	r3, [pc, #132]	@ (8006ab4 <UART_SetConfig+0x92c>)
 8006a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a30:	e009      	b.n	8006a46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a38:	e005      	b.n	8006a46 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006a44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	f000 80e7 	beq.w	8006c1c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a52:	4a19      	ldr	r2, [pc, #100]	@ (8006ab8 <UART_SetConfig+0x930>)
 8006a54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a58:	461a      	mov	r2, r3
 8006a5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a60:	005a      	lsls	r2, r3, #1
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	085b      	lsrs	r3, r3, #1
 8006a68:	441a      	add	r2, r3
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a72:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a76:	2b0f      	cmp	r3, #15
 8006a78:	d916      	bls.n	8006aa8 <UART_SetConfig+0x920>
 8006a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a80:	d212      	bcs.n	8006aa8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	f023 030f 	bic.w	r3, r3, #15
 8006a8a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a8e:	085b      	lsrs	r3, r3, #1
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	f003 0307 	and.w	r3, r3, #7
 8006a96:	b29a      	uxth	r2, r3
 8006a98:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006aa4:	60da      	str	r2, [r3, #12]
 8006aa6:	e0b9      	b.n	8006c1c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006aae:	e0b5      	b.n	8006c1c <UART_SetConfig+0xa94>
 8006ab0:	03d09000 	.word	0x03d09000
 8006ab4:	003d0900 	.word	0x003d0900
 8006ab8:	08009b54 	.word	0x08009b54
 8006abc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006ac0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006ac4:	2b20      	cmp	r3, #32
 8006ac6:	dc49      	bgt.n	8006b5c <UART_SetConfig+0x9d4>
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	db7c      	blt.n	8006bc6 <UART_SetConfig+0xa3e>
 8006acc:	2b20      	cmp	r3, #32
 8006ace:	d87a      	bhi.n	8006bc6 <UART_SetConfig+0xa3e>
 8006ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ad8 <UART_SetConfig+0x950>)
 8006ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ad6:	bf00      	nop
 8006ad8:	08006b63 	.word	0x08006b63
 8006adc:	08006b6b 	.word	0x08006b6b
 8006ae0:	08006bc7 	.word	0x08006bc7
 8006ae4:	08006bc7 	.word	0x08006bc7
 8006ae8:	08006b73 	.word	0x08006b73
 8006aec:	08006bc7 	.word	0x08006bc7
 8006af0:	08006bc7 	.word	0x08006bc7
 8006af4:	08006bc7 	.word	0x08006bc7
 8006af8:	08006b83 	.word	0x08006b83
 8006afc:	08006bc7 	.word	0x08006bc7
 8006b00:	08006bc7 	.word	0x08006bc7
 8006b04:	08006bc7 	.word	0x08006bc7
 8006b08:	08006bc7 	.word	0x08006bc7
 8006b0c:	08006bc7 	.word	0x08006bc7
 8006b10:	08006bc7 	.word	0x08006bc7
 8006b14:	08006bc7 	.word	0x08006bc7
 8006b18:	08006b93 	.word	0x08006b93
 8006b1c:	08006bc7 	.word	0x08006bc7
 8006b20:	08006bc7 	.word	0x08006bc7
 8006b24:	08006bc7 	.word	0x08006bc7
 8006b28:	08006bc7 	.word	0x08006bc7
 8006b2c:	08006bc7 	.word	0x08006bc7
 8006b30:	08006bc7 	.word	0x08006bc7
 8006b34:	08006bc7 	.word	0x08006bc7
 8006b38:	08006bc7 	.word	0x08006bc7
 8006b3c:	08006bc7 	.word	0x08006bc7
 8006b40:	08006bc7 	.word	0x08006bc7
 8006b44:	08006bc7 	.word	0x08006bc7
 8006b48:	08006bc7 	.word	0x08006bc7
 8006b4c:	08006bc7 	.word	0x08006bc7
 8006b50:	08006bc7 	.word	0x08006bc7
 8006b54:	08006bc7 	.word	0x08006bc7
 8006b58:	08006bb9 	.word	0x08006bb9
 8006b5c:	2b40      	cmp	r3, #64	@ 0x40
 8006b5e:	d02e      	beq.n	8006bbe <UART_SetConfig+0xa36>
 8006b60:	e031      	b.n	8006bc6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b62:	f7fc fd65 	bl	8003630 <HAL_RCC_GetPCLK1Freq>
 8006b66:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006b68:	e033      	b.n	8006bd2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b6a:	f7fc fd77 	bl	800365c <HAL_RCC_GetPCLK2Freq>
 8006b6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006b70:	e02f      	b.n	8006bd2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006b76:	4618      	mov	r0, r3
 8006b78:	f7fd ffa6 	bl	8004ac8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b80:	e027      	b.n	8006bd2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b82:	f107 0318 	add.w	r3, r7, #24
 8006b86:	4618      	mov	r0, r3
 8006b88:	f7fe f8f2 	bl	8004d70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b90:	e01f      	b.n	8006bd2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b92:	4b2d      	ldr	r3, [pc, #180]	@ (8006c48 <UART_SetConfig+0xac0>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f003 0320 	and.w	r3, r3, #32
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d009      	beq.n	8006bb2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006b9e:	4b2a      	ldr	r3, [pc, #168]	@ (8006c48 <UART_SetConfig+0xac0>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	08db      	lsrs	r3, r3, #3
 8006ba4:	f003 0303 	and.w	r3, r3, #3
 8006ba8:	4a28      	ldr	r2, [pc, #160]	@ (8006c4c <UART_SetConfig+0xac4>)
 8006baa:	fa22 f303 	lsr.w	r3, r2, r3
 8006bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006bb0:	e00f      	b.n	8006bd2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8006bb2:	4b26      	ldr	r3, [pc, #152]	@ (8006c4c <UART_SetConfig+0xac4>)
 8006bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bb6:	e00c      	b.n	8006bd2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006bb8:	4b25      	ldr	r3, [pc, #148]	@ (8006c50 <UART_SetConfig+0xac8>)
 8006bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bbc:	e009      	b.n	8006bd2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bc4:	e005      	b.n	8006bd2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006bd0:	bf00      	nop
    }

    if (pclk != 0U)
 8006bd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d021      	beq.n	8006c1c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bdc:	4a1d      	ldr	r2, [pc, #116]	@ (8006c54 <UART_SetConfig+0xacc>)
 8006bde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006be2:	461a      	mov	r2, r3
 8006be4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006be6:	fbb3 f2f2 	udiv	r2, r3, r2
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	085b      	lsrs	r3, r3, #1
 8006bf0:	441a      	add	r2, r3
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bfa:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bfe:	2b0f      	cmp	r3, #15
 8006c00:	d909      	bls.n	8006c16 <UART_SetConfig+0xa8e>
 8006c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c08:	d205      	bcs.n	8006c16 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c0c:	b29a      	uxth	r2, r3
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	60da      	str	r2, [r3, #12]
 8006c14:	e002      	b.n	8006c1c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	2200      	movs	r2, #0
 8006c36:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006c38:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3748      	adds	r7, #72	@ 0x48
 8006c40:	46bd      	mov	sp, r7
 8006c42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c46:	bf00      	nop
 8006c48:	58024400 	.word	0x58024400
 8006c4c:	03d09000 	.word	0x03d09000
 8006c50:	003d0900 	.word	0x003d0900
 8006c54:	08009b54 	.word	0x08009b54

08006c58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c64:	f003 0308 	and.w	r3, r3, #8
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d00a      	beq.n	8006c82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	430a      	orrs	r2, r1
 8006c80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00a      	beq.n	8006ca4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	430a      	orrs	r2, r1
 8006ca2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca8:	f003 0302 	and.w	r3, r3, #2
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d00a      	beq.n	8006cc6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	430a      	orrs	r2, r1
 8006cc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cca:	f003 0304 	and.w	r3, r3, #4
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d00a      	beq.n	8006ce8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	430a      	orrs	r2, r1
 8006ce6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cec:	f003 0310 	and.w	r3, r3, #16
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d00a      	beq.n	8006d0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	430a      	orrs	r2, r1
 8006d08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d0e:	f003 0320 	and.w	r3, r3, #32
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d00a      	beq.n	8006d2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	430a      	orrs	r2, r1
 8006d2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d01a      	beq.n	8006d6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	430a      	orrs	r2, r1
 8006d4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d56:	d10a      	bne.n	8006d6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	430a      	orrs	r2, r1
 8006d6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d00a      	beq.n	8006d90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	430a      	orrs	r2, r1
 8006d8e:	605a      	str	r2, [r3, #4]
  }
}
 8006d90:	bf00      	nop
 8006d92:	370c      	adds	r7, #12
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr

08006d9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b098      	sub	sp, #96	@ 0x60
 8006da0:	af02      	add	r7, sp, #8
 8006da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006dac:	f7fa fc8c 	bl	80016c8 <HAL_GetTick>
 8006db0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f003 0308 	and.w	r3, r3, #8
 8006dbc:	2b08      	cmp	r3, #8
 8006dbe:	d12f      	bne.n	8006e20 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dc0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006dc4:	9300      	str	r3, [sp, #0]
 8006dc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 f88e 	bl	8006ef0 <UART_WaitOnFlagUntilTimeout>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d022      	beq.n	8006e20 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006de2:	e853 3f00 	ldrex	r3, [r3]
 8006de6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006dee:	653b      	str	r3, [r7, #80]	@ 0x50
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	461a      	mov	r2, r3
 8006df6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006df8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dfa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dfc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006dfe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e00:	e841 2300 	strex	r3, r2, [r1]
 8006e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d1e6      	bne.n	8006dda <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2220      	movs	r2, #32
 8006e10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2200      	movs	r2, #0
 8006e18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e1c:	2303      	movs	r3, #3
 8006e1e:	e063      	b.n	8006ee8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 0304 	and.w	r3, r3, #4
 8006e2a:	2b04      	cmp	r3, #4
 8006e2c:	d149      	bne.n	8006ec2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e2e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e32:	9300      	str	r3, [sp, #0]
 8006e34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e36:	2200      	movs	r2, #0
 8006e38:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f000 f857 	bl	8006ef0 <UART_WaitOnFlagUntilTimeout>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d03c      	beq.n	8006ec2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e50:	e853 3f00 	ldrex	r3, [r3]
 8006e54:	623b      	str	r3, [r7, #32]
   return(result);
 8006e56:	6a3b      	ldr	r3, [r7, #32]
 8006e58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	461a      	mov	r2, r3
 8006e64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e66:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e68:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e6e:	e841 2300 	strex	r3, r2, [r1]
 8006e72:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d1e6      	bne.n	8006e48 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	3308      	adds	r3, #8
 8006e80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	e853 3f00 	ldrex	r3, [r3]
 8006e88:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	f023 0301 	bic.w	r3, r3, #1
 8006e90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	3308      	adds	r3, #8
 8006e98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e9a:	61fa      	str	r2, [r7, #28]
 8006e9c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e9e:	69b9      	ldr	r1, [r7, #24]
 8006ea0:	69fa      	ldr	r2, [r7, #28]
 8006ea2:	e841 2300 	strex	r3, r2, [r1]
 8006ea6:	617b      	str	r3, [r7, #20]
   return(result);
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d1e5      	bne.n	8006e7a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2220      	movs	r2, #32
 8006eb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	e012      	b.n	8006ee8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2220      	movs	r2, #32
 8006ec6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2220      	movs	r2, #32
 8006ece:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2200      	movs	r2, #0
 8006edc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ee6:	2300      	movs	r3, #0
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3758      	adds	r7, #88	@ 0x58
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b084      	sub	sp, #16
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	60b9      	str	r1, [r7, #8]
 8006efa:	603b      	str	r3, [r7, #0]
 8006efc:	4613      	mov	r3, r2
 8006efe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f00:	e04f      	b.n	8006fa2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f02:	69bb      	ldr	r3, [r7, #24]
 8006f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f08:	d04b      	beq.n	8006fa2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f0a:	f7fa fbdd 	bl	80016c8 <HAL_GetTick>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	1ad3      	subs	r3, r2, r3
 8006f14:	69ba      	ldr	r2, [r7, #24]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d302      	bcc.n	8006f20 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f1a:	69bb      	ldr	r3, [r7, #24]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d101      	bne.n	8006f24 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f20:	2303      	movs	r3, #3
 8006f22:	e04e      	b.n	8006fc2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f003 0304 	and.w	r3, r3, #4
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d037      	beq.n	8006fa2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	2b80      	cmp	r3, #128	@ 0x80
 8006f36:	d034      	beq.n	8006fa2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	2b40      	cmp	r3, #64	@ 0x40
 8006f3c:	d031      	beq.n	8006fa2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	69db      	ldr	r3, [r3, #28]
 8006f44:	f003 0308 	and.w	r3, r3, #8
 8006f48:	2b08      	cmp	r3, #8
 8006f4a:	d110      	bne.n	8006f6e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2208      	movs	r2, #8
 8006f52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f54:	68f8      	ldr	r0, [r7, #12]
 8006f56:	f000 f839 	bl	8006fcc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2208      	movs	r2, #8
 8006f5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e029      	b.n	8006fc2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	69db      	ldr	r3, [r3, #28]
 8006f74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f7c:	d111      	bne.n	8006fa2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f88:	68f8      	ldr	r0, [r7, #12]
 8006f8a:	f000 f81f 	bl	8006fcc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	2220      	movs	r2, #32
 8006f92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006f9e:	2303      	movs	r3, #3
 8006fa0:	e00f      	b.n	8006fc2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	69da      	ldr	r2, [r3, #28]
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	4013      	ands	r3, r2
 8006fac:	68ba      	ldr	r2, [r7, #8]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	bf0c      	ite	eq
 8006fb2:	2301      	moveq	r3, #1
 8006fb4:	2300      	movne	r3, #0
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	461a      	mov	r2, r3
 8006fba:	79fb      	ldrb	r3, [r7, #7]
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d0a0      	beq.n	8006f02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006fc0:	2300      	movs	r3, #0
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3710      	adds	r7, #16
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
	...

08006fcc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b095      	sub	sp, #84	@ 0x54
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fdc:	e853 3f00 	ldrex	r3, [r3]
 8006fe0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006fe8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	461a      	mov	r2, r3
 8006ff0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ff2:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ff4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ff8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ffa:	e841 2300 	strex	r3, r2, [r1]
 8006ffe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1e6      	bne.n	8006fd4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	3308      	adds	r3, #8
 800700c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800700e:	6a3b      	ldr	r3, [r7, #32]
 8007010:	e853 3f00 	ldrex	r3, [r3]
 8007014:	61fb      	str	r3, [r7, #28]
   return(result);
 8007016:	69fa      	ldr	r2, [r7, #28]
 8007018:	4b1e      	ldr	r3, [pc, #120]	@ (8007094 <UART_EndRxTransfer+0xc8>)
 800701a:	4013      	ands	r3, r2
 800701c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	3308      	adds	r3, #8
 8007024:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007026:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007028:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800702a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800702c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800702e:	e841 2300 	strex	r3, r2, [r1]
 8007032:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1e5      	bne.n	8007006 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800703e:	2b01      	cmp	r3, #1
 8007040:	d118      	bne.n	8007074 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	e853 3f00 	ldrex	r3, [r3]
 800704e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	f023 0310 	bic.w	r3, r3, #16
 8007056:	647b      	str	r3, [r7, #68]	@ 0x44
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	461a      	mov	r2, r3
 800705e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007060:	61bb      	str	r3, [r7, #24]
 8007062:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007064:	6979      	ldr	r1, [r7, #20]
 8007066:	69ba      	ldr	r2, [r7, #24]
 8007068:	e841 2300 	strex	r3, r2, [r1]
 800706c:	613b      	str	r3, [r7, #16]
   return(result);
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d1e6      	bne.n	8007042 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2220      	movs	r2, #32
 8007078:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007088:	bf00      	nop
 800708a:	3754      	adds	r7, #84	@ 0x54
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr
 8007094:	effffffe 	.word	0xeffffffe

08007098 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007098:	b480      	push	{r7}
 800709a:	b085      	sub	sp, #20
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d101      	bne.n	80070ae <HAL_UARTEx_DisableFifoMode+0x16>
 80070aa:	2302      	movs	r3, #2
 80070ac:	e027      	b.n	80070fe <HAL_UARTEx_DisableFifoMode+0x66>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2224      	movs	r2, #36	@ 0x24
 80070ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f022 0201 	bic.w	r2, r2, #1
 80070d4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80070dc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2220      	movs	r2, #32
 80070f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2200      	movs	r2, #0
 80070f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80070fc:	2300      	movs	r3, #0
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3714      	adds	r7, #20
 8007102:	46bd      	mov	sp, r7
 8007104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007108:	4770      	bx	lr

0800710a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800710a:	b580      	push	{r7, lr}
 800710c:	b084      	sub	sp, #16
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
 8007112:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800711a:	2b01      	cmp	r3, #1
 800711c:	d101      	bne.n	8007122 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800711e:	2302      	movs	r3, #2
 8007120:	e02d      	b.n	800717e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2201      	movs	r2, #1
 8007126:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2224      	movs	r2, #36	@ 0x24
 800712e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f022 0201 	bic.w	r2, r2, #1
 8007148:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	683a      	ldr	r2, [r7, #0]
 800715a:	430a      	orrs	r2, r1
 800715c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 f850 	bl	8007204 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	68fa      	ldr	r2, [r7, #12]
 800716a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2220      	movs	r2, #32
 8007170:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2200      	movs	r2, #0
 8007178:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800717c:	2300      	movs	r3, #0
}
 800717e:	4618      	mov	r0, r3
 8007180:	3710      	adds	r7, #16
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}

08007186 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007186:	b580      	push	{r7, lr}
 8007188:	b084      	sub	sp, #16
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
 800718e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007196:	2b01      	cmp	r3, #1
 8007198:	d101      	bne.n	800719e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800719a:	2302      	movs	r3, #2
 800719c:	e02d      	b.n	80071fa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2201      	movs	r2, #1
 80071a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2224      	movs	r2, #36	@ 0x24
 80071aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f022 0201 	bic.w	r2, r2, #1
 80071c4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	683a      	ldr	r2, [r7, #0]
 80071d6:	430a      	orrs	r2, r1
 80071d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f812 	bl	8007204 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	68fa      	ldr	r2, [r7, #12]
 80071e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2220      	movs	r2, #32
 80071ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071f8:	2300      	movs	r3, #0
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3710      	adds	r7, #16
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}
	...

08007204 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007204:	b480      	push	{r7}
 8007206:	b085      	sub	sp, #20
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007210:	2b00      	cmp	r3, #0
 8007212:	d108      	bne.n	8007226 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007224:	e031      	b.n	800728a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007226:	2310      	movs	r3, #16
 8007228:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800722a:	2310      	movs	r3, #16
 800722c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	0e5b      	lsrs	r3, r3, #25
 8007236:	b2db      	uxtb	r3, r3
 8007238:	f003 0307 	and.w	r3, r3, #7
 800723c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	0f5b      	lsrs	r3, r3, #29
 8007246:	b2db      	uxtb	r3, r3
 8007248:	f003 0307 	and.w	r3, r3, #7
 800724c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800724e:	7bbb      	ldrb	r3, [r7, #14]
 8007250:	7b3a      	ldrb	r2, [r7, #12]
 8007252:	4911      	ldr	r1, [pc, #68]	@ (8007298 <UARTEx_SetNbDataToProcess+0x94>)
 8007254:	5c8a      	ldrb	r2, [r1, r2]
 8007256:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800725a:	7b3a      	ldrb	r2, [r7, #12]
 800725c:	490f      	ldr	r1, [pc, #60]	@ (800729c <UARTEx_SetNbDataToProcess+0x98>)
 800725e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007260:	fb93 f3f2 	sdiv	r3, r3, r2
 8007264:	b29a      	uxth	r2, r3
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800726c:	7bfb      	ldrb	r3, [r7, #15]
 800726e:	7b7a      	ldrb	r2, [r7, #13]
 8007270:	4909      	ldr	r1, [pc, #36]	@ (8007298 <UARTEx_SetNbDataToProcess+0x94>)
 8007272:	5c8a      	ldrb	r2, [r1, r2]
 8007274:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007278:	7b7a      	ldrb	r2, [r7, #13]
 800727a:	4908      	ldr	r1, [pc, #32]	@ (800729c <UARTEx_SetNbDataToProcess+0x98>)
 800727c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800727e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007282:	b29a      	uxth	r2, r3
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800728a:	bf00      	nop
 800728c:	3714      	adds	r7, #20
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop
 8007298:	08009b6c 	.word	0x08009b6c
 800729c:	08009b74 	.word	0x08009b74

080072a0 <__cvt>:
 80072a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072a2:	ed2d 8b02 	vpush	{d8}
 80072a6:	eeb0 8b40 	vmov.f64	d8, d0
 80072aa:	b085      	sub	sp, #20
 80072ac:	4617      	mov	r7, r2
 80072ae:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80072b0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80072b2:	ee18 2a90 	vmov	r2, s17
 80072b6:	f025 0520 	bic.w	r5, r5, #32
 80072ba:	2a00      	cmp	r2, #0
 80072bc:	bfb6      	itet	lt
 80072be:	222d      	movlt	r2, #45	@ 0x2d
 80072c0:	2200      	movge	r2, #0
 80072c2:	eeb1 8b40 	vneglt.f64	d8, d0
 80072c6:	2d46      	cmp	r5, #70	@ 0x46
 80072c8:	460c      	mov	r4, r1
 80072ca:	701a      	strb	r2, [r3, #0]
 80072cc:	d004      	beq.n	80072d8 <__cvt+0x38>
 80072ce:	2d45      	cmp	r5, #69	@ 0x45
 80072d0:	d100      	bne.n	80072d4 <__cvt+0x34>
 80072d2:	3401      	adds	r4, #1
 80072d4:	2102      	movs	r1, #2
 80072d6:	e000      	b.n	80072da <__cvt+0x3a>
 80072d8:	2103      	movs	r1, #3
 80072da:	ab03      	add	r3, sp, #12
 80072dc:	9301      	str	r3, [sp, #4]
 80072de:	ab02      	add	r3, sp, #8
 80072e0:	9300      	str	r3, [sp, #0]
 80072e2:	4622      	mov	r2, r4
 80072e4:	4633      	mov	r3, r6
 80072e6:	eeb0 0b48 	vmov.f64	d0, d8
 80072ea:	f000 fe2d 	bl	8007f48 <_dtoa_r>
 80072ee:	2d47      	cmp	r5, #71	@ 0x47
 80072f0:	d114      	bne.n	800731c <__cvt+0x7c>
 80072f2:	07fb      	lsls	r3, r7, #31
 80072f4:	d50a      	bpl.n	800730c <__cvt+0x6c>
 80072f6:	1902      	adds	r2, r0, r4
 80072f8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80072fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007300:	bf08      	it	eq
 8007302:	9203      	streq	r2, [sp, #12]
 8007304:	2130      	movs	r1, #48	@ 0x30
 8007306:	9b03      	ldr	r3, [sp, #12]
 8007308:	4293      	cmp	r3, r2
 800730a:	d319      	bcc.n	8007340 <__cvt+0xa0>
 800730c:	9b03      	ldr	r3, [sp, #12]
 800730e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007310:	1a1b      	subs	r3, r3, r0
 8007312:	6013      	str	r3, [r2, #0]
 8007314:	b005      	add	sp, #20
 8007316:	ecbd 8b02 	vpop	{d8}
 800731a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800731c:	2d46      	cmp	r5, #70	@ 0x46
 800731e:	eb00 0204 	add.w	r2, r0, r4
 8007322:	d1e9      	bne.n	80072f8 <__cvt+0x58>
 8007324:	7803      	ldrb	r3, [r0, #0]
 8007326:	2b30      	cmp	r3, #48	@ 0x30
 8007328:	d107      	bne.n	800733a <__cvt+0x9a>
 800732a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800732e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007332:	bf1c      	itt	ne
 8007334:	f1c4 0401 	rsbne	r4, r4, #1
 8007338:	6034      	strne	r4, [r6, #0]
 800733a:	6833      	ldr	r3, [r6, #0]
 800733c:	441a      	add	r2, r3
 800733e:	e7db      	b.n	80072f8 <__cvt+0x58>
 8007340:	1c5c      	adds	r4, r3, #1
 8007342:	9403      	str	r4, [sp, #12]
 8007344:	7019      	strb	r1, [r3, #0]
 8007346:	e7de      	b.n	8007306 <__cvt+0x66>

08007348 <__exponent>:
 8007348:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800734a:	2900      	cmp	r1, #0
 800734c:	bfba      	itte	lt
 800734e:	4249      	neglt	r1, r1
 8007350:	232d      	movlt	r3, #45	@ 0x2d
 8007352:	232b      	movge	r3, #43	@ 0x2b
 8007354:	2909      	cmp	r1, #9
 8007356:	7002      	strb	r2, [r0, #0]
 8007358:	7043      	strb	r3, [r0, #1]
 800735a:	dd29      	ble.n	80073b0 <__exponent+0x68>
 800735c:	f10d 0307 	add.w	r3, sp, #7
 8007360:	461d      	mov	r5, r3
 8007362:	270a      	movs	r7, #10
 8007364:	461a      	mov	r2, r3
 8007366:	fbb1 f6f7 	udiv	r6, r1, r7
 800736a:	fb07 1416 	mls	r4, r7, r6, r1
 800736e:	3430      	adds	r4, #48	@ 0x30
 8007370:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007374:	460c      	mov	r4, r1
 8007376:	2c63      	cmp	r4, #99	@ 0x63
 8007378:	f103 33ff 	add.w	r3, r3, #4294967295
 800737c:	4631      	mov	r1, r6
 800737e:	dcf1      	bgt.n	8007364 <__exponent+0x1c>
 8007380:	3130      	adds	r1, #48	@ 0x30
 8007382:	1e94      	subs	r4, r2, #2
 8007384:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007388:	1c41      	adds	r1, r0, #1
 800738a:	4623      	mov	r3, r4
 800738c:	42ab      	cmp	r3, r5
 800738e:	d30a      	bcc.n	80073a6 <__exponent+0x5e>
 8007390:	f10d 0309 	add.w	r3, sp, #9
 8007394:	1a9b      	subs	r3, r3, r2
 8007396:	42ac      	cmp	r4, r5
 8007398:	bf88      	it	hi
 800739a:	2300      	movhi	r3, #0
 800739c:	3302      	adds	r3, #2
 800739e:	4403      	add	r3, r0
 80073a0:	1a18      	subs	r0, r3, r0
 80073a2:	b003      	add	sp, #12
 80073a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073a6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80073aa:	f801 6f01 	strb.w	r6, [r1, #1]!
 80073ae:	e7ed      	b.n	800738c <__exponent+0x44>
 80073b0:	2330      	movs	r3, #48	@ 0x30
 80073b2:	3130      	adds	r1, #48	@ 0x30
 80073b4:	7083      	strb	r3, [r0, #2]
 80073b6:	70c1      	strb	r1, [r0, #3]
 80073b8:	1d03      	adds	r3, r0, #4
 80073ba:	e7f1      	b.n	80073a0 <__exponent+0x58>
 80073bc:	0000      	movs	r0, r0
	...

080073c0 <_printf_float>:
 80073c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073c4:	b08d      	sub	sp, #52	@ 0x34
 80073c6:	460c      	mov	r4, r1
 80073c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80073cc:	4616      	mov	r6, r2
 80073ce:	461f      	mov	r7, r3
 80073d0:	4605      	mov	r5, r0
 80073d2:	f000 fca9 	bl	8007d28 <_localeconv_r>
 80073d6:	f8d0 b000 	ldr.w	fp, [r0]
 80073da:	4658      	mov	r0, fp
 80073dc:	f7f8 ffd0 	bl	8000380 <strlen>
 80073e0:	2300      	movs	r3, #0
 80073e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80073e4:	f8d8 3000 	ldr.w	r3, [r8]
 80073e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80073ec:	6822      	ldr	r2, [r4, #0]
 80073ee:	9005      	str	r0, [sp, #20]
 80073f0:	3307      	adds	r3, #7
 80073f2:	f023 0307 	bic.w	r3, r3, #7
 80073f6:	f103 0108 	add.w	r1, r3, #8
 80073fa:	f8c8 1000 	str.w	r1, [r8]
 80073fe:	ed93 0b00 	vldr	d0, [r3]
 8007402:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8007660 <_printf_float+0x2a0>
 8007406:	eeb0 7bc0 	vabs.f64	d7, d0
 800740a:	eeb4 7b46 	vcmp.f64	d7, d6
 800740e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007412:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8007416:	dd24      	ble.n	8007462 <_printf_float+0xa2>
 8007418:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800741c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007420:	d502      	bpl.n	8007428 <_printf_float+0x68>
 8007422:	232d      	movs	r3, #45	@ 0x2d
 8007424:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007428:	498f      	ldr	r1, [pc, #572]	@ (8007668 <_printf_float+0x2a8>)
 800742a:	4b90      	ldr	r3, [pc, #576]	@ (800766c <_printf_float+0x2ac>)
 800742c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8007430:	bf8c      	ite	hi
 8007432:	4688      	movhi	r8, r1
 8007434:	4698      	movls	r8, r3
 8007436:	f022 0204 	bic.w	r2, r2, #4
 800743a:	2303      	movs	r3, #3
 800743c:	6123      	str	r3, [r4, #16]
 800743e:	6022      	str	r2, [r4, #0]
 8007440:	f04f 0a00 	mov.w	sl, #0
 8007444:	9700      	str	r7, [sp, #0]
 8007446:	4633      	mov	r3, r6
 8007448:	aa0b      	add	r2, sp, #44	@ 0x2c
 800744a:	4621      	mov	r1, r4
 800744c:	4628      	mov	r0, r5
 800744e:	f000 f9d1 	bl	80077f4 <_printf_common>
 8007452:	3001      	adds	r0, #1
 8007454:	f040 8089 	bne.w	800756a <_printf_float+0x1aa>
 8007458:	f04f 30ff 	mov.w	r0, #4294967295
 800745c:	b00d      	add	sp, #52	@ 0x34
 800745e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007462:	eeb4 0b40 	vcmp.f64	d0, d0
 8007466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800746a:	d709      	bvc.n	8007480 <_printf_float+0xc0>
 800746c:	ee10 3a90 	vmov	r3, s1
 8007470:	2b00      	cmp	r3, #0
 8007472:	bfbc      	itt	lt
 8007474:	232d      	movlt	r3, #45	@ 0x2d
 8007476:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800747a:	497d      	ldr	r1, [pc, #500]	@ (8007670 <_printf_float+0x2b0>)
 800747c:	4b7d      	ldr	r3, [pc, #500]	@ (8007674 <_printf_float+0x2b4>)
 800747e:	e7d5      	b.n	800742c <_printf_float+0x6c>
 8007480:	6863      	ldr	r3, [r4, #4]
 8007482:	1c59      	adds	r1, r3, #1
 8007484:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8007488:	d139      	bne.n	80074fe <_printf_float+0x13e>
 800748a:	2306      	movs	r3, #6
 800748c:	6063      	str	r3, [r4, #4]
 800748e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007492:	2300      	movs	r3, #0
 8007494:	6022      	str	r2, [r4, #0]
 8007496:	9303      	str	r3, [sp, #12]
 8007498:	ab0a      	add	r3, sp, #40	@ 0x28
 800749a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800749e:	ab09      	add	r3, sp, #36	@ 0x24
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	6861      	ldr	r1, [r4, #4]
 80074a4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80074a8:	4628      	mov	r0, r5
 80074aa:	f7ff fef9 	bl	80072a0 <__cvt>
 80074ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80074b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80074b4:	4680      	mov	r8, r0
 80074b6:	d129      	bne.n	800750c <_printf_float+0x14c>
 80074b8:	1cc8      	adds	r0, r1, #3
 80074ba:	db02      	blt.n	80074c2 <_printf_float+0x102>
 80074bc:	6863      	ldr	r3, [r4, #4]
 80074be:	4299      	cmp	r1, r3
 80074c0:	dd41      	ble.n	8007546 <_printf_float+0x186>
 80074c2:	f1a9 0902 	sub.w	r9, r9, #2
 80074c6:	fa5f f989 	uxtb.w	r9, r9
 80074ca:	3901      	subs	r1, #1
 80074cc:	464a      	mov	r2, r9
 80074ce:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80074d2:	9109      	str	r1, [sp, #36]	@ 0x24
 80074d4:	f7ff ff38 	bl	8007348 <__exponent>
 80074d8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074da:	1813      	adds	r3, r2, r0
 80074dc:	2a01      	cmp	r2, #1
 80074de:	4682      	mov	sl, r0
 80074e0:	6123      	str	r3, [r4, #16]
 80074e2:	dc02      	bgt.n	80074ea <_printf_float+0x12a>
 80074e4:	6822      	ldr	r2, [r4, #0]
 80074e6:	07d2      	lsls	r2, r2, #31
 80074e8:	d501      	bpl.n	80074ee <_printf_float+0x12e>
 80074ea:	3301      	adds	r3, #1
 80074ec:	6123      	str	r3, [r4, #16]
 80074ee:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d0a6      	beq.n	8007444 <_printf_float+0x84>
 80074f6:	232d      	movs	r3, #45	@ 0x2d
 80074f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074fc:	e7a2      	b.n	8007444 <_printf_float+0x84>
 80074fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007502:	d1c4      	bne.n	800748e <_printf_float+0xce>
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1c2      	bne.n	800748e <_printf_float+0xce>
 8007508:	2301      	movs	r3, #1
 800750a:	e7bf      	b.n	800748c <_printf_float+0xcc>
 800750c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007510:	d9db      	bls.n	80074ca <_printf_float+0x10a>
 8007512:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007516:	d118      	bne.n	800754a <_printf_float+0x18a>
 8007518:	2900      	cmp	r1, #0
 800751a:	6863      	ldr	r3, [r4, #4]
 800751c:	dd0b      	ble.n	8007536 <_printf_float+0x176>
 800751e:	6121      	str	r1, [r4, #16]
 8007520:	b913      	cbnz	r3, 8007528 <_printf_float+0x168>
 8007522:	6822      	ldr	r2, [r4, #0]
 8007524:	07d0      	lsls	r0, r2, #31
 8007526:	d502      	bpl.n	800752e <_printf_float+0x16e>
 8007528:	3301      	adds	r3, #1
 800752a:	440b      	add	r3, r1
 800752c:	6123      	str	r3, [r4, #16]
 800752e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007530:	f04f 0a00 	mov.w	sl, #0
 8007534:	e7db      	b.n	80074ee <_printf_float+0x12e>
 8007536:	b913      	cbnz	r3, 800753e <_printf_float+0x17e>
 8007538:	6822      	ldr	r2, [r4, #0]
 800753a:	07d2      	lsls	r2, r2, #31
 800753c:	d501      	bpl.n	8007542 <_printf_float+0x182>
 800753e:	3302      	adds	r3, #2
 8007540:	e7f4      	b.n	800752c <_printf_float+0x16c>
 8007542:	2301      	movs	r3, #1
 8007544:	e7f2      	b.n	800752c <_printf_float+0x16c>
 8007546:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800754a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800754c:	4299      	cmp	r1, r3
 800754e:	db05      	blt.n	800755c <_printf_float+0x19c>
 8007550:	6823      	ldr	r3, [r4, #0]
 8007552:	6121      	str	r1, [r4, #16]
 8007554:	07d8      	lsls	r0, r3, #31
 8007556:	d5ea      	bpl.n	800752e <_printf_float+0x16e>
 8007558:	1c4b      	adds	r3, r1, #1
 800755a:	e7e7      	b.n	800752c <_printf_float+0x16c>
 800755c:	2900      	cmp	r1, #0
 800755e:	bfd4      	ite	le
 8007560:	f1c1 0202 	rsble	r2, r1, #2
 8007564:	2201      	movgt	r2, #1
 8007566:	4413      	add	r3, r2
 8007568:	e7e0      	b.n	800752c <_printf_float+0x16c>
 800756a:	6823      	ldr	r3, [r4, #0]
 800756c:	055a      	lsls	r2, r3, #21
 800756e:	d407      	bmi.n	8007580 <_printf_float+0x1c0>
 8007570:	6923      	ldr	r3, [r4, #16]
 8007572:	4642      	mov	r2, r8
 8007574:	4631      	mov	r1, r6
 8007576:	4628      	mov	r0, r5
 8007578:	47b8      	blx	r7
 800757a:	3001      	adds	r0, #1
 800757c:	d12a      	bne.n	80075d4 <_printf_float+0x214>
 800757e:	e76b      	b.n	8007458 <_printf_float+0x98>
 8007580:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007584:	f240 80e0 	bls.w	8007748 <_printf_float+0x388>
 8007588:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800758c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007594:	d133      	bne.n	80075fe <_printf_float+0x23e>
 8007596:	4a38      	ldr	r2, [pc, #224]	@ (8007678 <_printf_float+0x2b8>)
 8007598:	2301      	movs	r3, #1
 800759a:	4631      	mov	r1, r6
 800759c:	4628      	mov	r0, r5
 800759e:	47b8      	blx	r7
 80075a0:	3001      	adds	r0, #1
 80075a2:	f43f af59 	beq.w	8007458 <_printf_float+0x98>
 80075a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80075aa:	4543      	cmp	r3, r8
 80075ac:	db02      	blt.n	80075b4 <_printf_float+0x1f4>
 80075ae:	6823      	ldr	r3, [r4, #0]
 80075b0:	07d8      	lsls	r0, r3, #31
 80075b2:	d50f      	bpl.n	80075d4 <_printf_float+0x214>
 80075b4:	9b05      	ldr	r3, [sp, #20]
 80075b6:	465a      	mov	r2, fp
 80075b8:	4631      	mov	r1, r6
 80075ba:	4628      	mov	r0, r5
 80075bc:	47b8      	blx	r7
 80075be:	3001      	adds	r0, #1
 80075c0:	f43f af4a 	beq.w	8007458 <_printf_float+0x98>
 80075c4:	f04f 0900 	mov.w	r9, #0
 80075c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80075cc:	f104 0a1a 	add.w	sl, r4, #26
 80075d0:	45c8      	cmp	r8, r9
 80075d2:	dc09      	bgt.n	80075e8 <_printf_float+0x228>
 80075d4:	6823      	ldr	r3, [r4, #0]
 80075d6:	079b      	lsls	r3, r3, #30
 80075d8:	f100 8107 	bmi.w	80077ea <_printf_float+0x42a>
 80075dc:	68e0      	ldr	r0, [r4, #12]
 80075de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075e0:	4298      	cmp	r0, r3
 80075e2:	bfb8      	it	lt
 80075e4:	4618      	movlt	r0, r3
 80075e6:	e739      	b.n	800745c <_printf_float+0x9c>
 80075e8:	2301      	movs	r3, #1
 80075ea:	4652      	mov	r2, sl
 80075ec:	4631      	mov	r1, r6
 80075ee:	4628      	mov	r0, r5
 80075f0:	47b8      	blx	r7
 80075f2:	3001      	adds	r0, #1
 80075f4:	f43f af30 	beq.w	8007458 <_printf_float+0x98>
 80075f8:	f109 0901 	add.w	r9, r9, #1
 80075fc:	e7e8      	b.n	80075d0 <_printf_float+0x210>
 80075fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007600:	2b00      	cmp	r3, #0
 8007602:	dc3b      	bgt.n	800767c <_printf_float+0x2bc>
 8007604:	4a1c      	ldr	r2, [pc, #112]	@ (8007678 <_printf_float+0x2b8>)
 8007606:	2301      	movs	r3, #1
 8007608:	4631      	mov	r1, r6
 800760a:	4628      	mov	r0, r5
 800760c:	47b8      	blx	r7
 800760e:	3001      	adds	r0, #1
 8007610:	f43f af22 	beq.w	8007458 <_printf_float+0x98>
 8007614:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007618:	ea59 0303 	orrs.w	r3, r9, r3
 800761c:	d102      	bne.n	8007624 <_printf_float+0x264>
 800761e:	6823      	ldr	r3, [r4, #0]
 8007620:	07d9      	lsls	r1, r3, #31
 8007622:	d5d7      	bpl.n	80075d4 <_printf_float+0x214>
 8007624:	9b05      	ldr	r3, [sp, #20]
 8007626:	465a      	mov	r2, fp
 8007628:	4631      	mov	r1, r6
 800762a:	4628      	mov	r0, r5
 800762c:	47b8      	blx	r7
 800762e:	3001      	adds	r0, #1
 8007630:	f43f af12 	beq.w	8007458 <_printf_float+0x98>
 8007634:	f04f 0a00 	mov.w	sl, #0
 8007638:	f104 0b1a 	add.w	fp, r4, #26
 800763c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800763e:	425b      	negs	r3, r3
 8007640:	4553      	cmp	r3, sl
 8007642:	dc01      	bgt.n	8007648 <_printf_float+0x288>
 8007644:	464b      	mov	r3, r9
 8007646:	e794      	b.n	8007572 <_printf_float+0x1b2>
 8007648:	2301      	movs	r3, #1
 800764a:	465a      	mov	r2, fp
 800764c:	4631      	mov	r1, r6
 800764e:	4628      	mov	r0, r5
 8007650:	47b8      	blx	r7
 8007652:	3001      	adds	r0, #1
 8007654:	f43f af00 	beq.w	8007458 <_printf_float+0x98>
 8007658:	f10a 0a01 	add.w	sl, sl, #1
 800765c:	e7ee      	b.n	800763c <_printf_float+0x27c>
 800765e:	bf00      	nop
 8007660:	ffffffff 	.word	0xffffffff
 8007664:	7fefffff 	.word	0x7fefffff
 8007668:	08009b80 	.word	0x08009b80
 800766c:	08009b7c 	.word	0x08009b7c
 8007670:	08009b88 	.word	0x08009b88
 8007674:	08009b84 	.word	0x08009b84
 8007678:	08009b8c 	.word	0x08009b8c
 800767c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800767e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007682:	4553      	cmp	r3, sl
 8007684:	bfa8      	it	ge
 8007686:	4653      	movge	r3, sl
 8007688:	2b00      	cmp	r3, #0
 800768a:	4699      	mov	r9, r3
 800768c:	dc37      	bgt.n	80076fe <_printf_float+0x33e>
 800768e:	2300      	movs	r3, #0
 8007690:	9307      	str	r3, [sp, #28]
 8007692:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007696:	f104 021a 	add.w	r2, r4, #26
 800769a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800769c:	9907      	ldr	r1, [sp, #28]
 800769e:	9306      	str	r3, [sp, #24]
 80076a0:	eba3 0309 	sub.w	r3, r3, r9
 80076a4:	428b      	cmp	r3, r1
 80076a6:	dc31      	bgt.n	800770c <_printf_float+0x34c>
 80076a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076aa:	459a      	cmp	sl, r3
 80076ac:	dc3b      	bgt.n	8007726 <_printf_float+0x366>
 80076ae:	6823      	ldr	r3, [r4, #0]
 80076b0:	07da      	lsls	r2, r3, #31
 80076b2:	d438      	bmi.n	8007726 <_printf_float+0x366>
 80076b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076b6:	ebaa 0903 	sub.w	r9, sl, r3
 80076ba:	9b06      	ldr	r3, [sp, #24]
 80076bc:	ebaa 0303 	sub.w	r3, sl, r3
 80076c0:	4599      	cmp	r9, r3
 80076c2:	bfa8      	it	ge
 80076c4:	4699      	movge	r9, r3
 80076c6:	f1b9 0f00 	cmp.w	r9, #0
 80076ca:	dc34      	bgt.n	8007736 <_printf_float+0x376>
 80076cc:	f04f 0800 	mov.w	r8, #0
 80076d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80076d4:	f104 0b1a 	add.w	fp, r4, #26
 80076d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076da:	ebaa 0303 	sub.w	r3, sl, r3
 80076de:	eba3 0309 	sub.w	r3, r3, r9
 80076e2:	4543      	cmp	r3, r8
 80076e4:	f77f af76 	ble.w	80075d4 <_printf_float+0x214>
 80076e8:	2301      	movs	r3, #1
 80076ea:	465a      	mov	r2, fp
 80076ec:	4631      	mov	r1, r6
 80076ee:	4628      	mov	r0, r5
 80076f0:	47b8      	blx	r7
 80076f2:	3001      	adds	r0, #1
 80076f4:	f43f aeb0 	beq.w	8007458 <_printf_float+0x98>
 80076f8:	f108 0801 	add.w	r8, r8, #1
 80076fc:	e7ec      	b.n	80076d8 <_printf_float+0x318>
 80076fe:	4642      	mov	r2, r8
 8007700:	4631      	mov	r1, r6
 8007702:	4628      	mov	r0, r5
 8007704:	47b8      	blx	r7
 8007706:	3001      	adds	r0, #1
 8007708:	d1c1      	bne.n	800768e <_printf_float+0x2ce>
 800770a:	e6a5      	b.n	8007458 <_printf_float+0x98>
 800770c:	2301      	movs	r3, #1
 800770e:	4631      	mov	r1, r6
 8007710:	4628      	mov	r0, r5
 8007712:	9206      	str	r2, [sp, #24]
 8007714:	47b8      	blx	r7
 8007716:	3001      	adds	r0, #1
 8007718:	f43f ae9e 	beq.w	8007458 <_printf_float+0x98>
 800771c:	9b07      	ldr	r3, [sp, #28]
 800771e:	9a06      	ldr	r2, [sp, #24]
 8007720:	3301      	adds	r3, #1
 8007722:	9307      	str	r3, [sp, #28]
 8007724:	e7b9      	b.n	800769a <_printf_float+0x2da>
 8007726:	9b05      	ldr	r3, [sp, #20]
 8007728:	465a      	mov	r2, fp
 800772a:	4631      	mov	r1, r6
 800772c:	4628      	mov	r0, r5
 800772e:	47b8      	blx	r7
 8007730:	3001      	adds	r0, #1
 8007732:	d1bf      	bne.n	80076b4 <_printf_float+0x2f4>
 8007734:	e690      	b.n	8007458 <_printf_float+0x98>
 8007736:	9a06      	ldr	r2, [sp, #24]
 8007738:	464b      	mov	r3, r9
 800773a:	4442      	add	r2, r8
 800773c:	4631      	mov	r1, r6
 800773e:	4628      	mov	r0, r5
 8007740:	47b8      	blx	r7
 8007742:	3001      	adds	r0, #1
 8007744:	d1c2      	bne.n	80076cc <_printf_float+0x30c>
 8007746:	e687      	b.n	8007458 <_printf_float+0x98>
 8007748:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800774c:	f1b9 0f01 	cmp.w	r9, #1
 8007750:	dc01      	bgt.n	8007756 <_printf_float+0x396>
 8007752:	07db      	lsls	r3, r3, #31
 8007754:	d536      	bpl.n	80077c4 <_printf_float+0x404>
 8007756:	2301      	movs	r3, #1
 8007758:	4642      	mov	r2, r8
 800775a:	4631      	mov	r1, r6
 800775c:	4628      	mov	r0, r5
 800775e:	47b8      	blx	r7
 8007760:	3001      	adds	r0, #1
 8007762:	f43f ae79 	beq.w	8007458 <_printf_float+0x98>
 8007766:	9b05      	ldr	r3, [sp, #20]
 8007768:	465a      	mov	r2, fp
 800776a:	4631      	mov	r1, r6
 800776c:	4628      	mov	r0, r5
 800776e:	47b8      	blx	r7
 8007770:	3001      	adds	r0, #1
 8007772:	f43f ae71 	beq.w	8007458 <_printf_float+0x98>
 8007776:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800777a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800777e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007782:	f109 39ff 	add.w	r9, r9, #4294967295
 8007786:	d018      	beq.n	80077ba <_printf_float+0x3fa>
 8007788:	464b      	mov	r3, r9
 800778a:	f108 0201 	add.w	r2, r8, #1
 800778e:	4631      	mov	r1, r6
 8007790:	4628      	mov	r0, r5
 8007792:	47b8      	blx	r7
 8007794:	3001      	adds	r0, #1
 8007796:	d10c      	bne.n	80077b2 <_printf_float+0x3f2>
 8007798:	e65e      	b.n	8007458 <_printf_float+0x98>
 800779a:	2301      	movs	r3, #1
 800779c:	465a      	mov	r2, fp
 800779e:	4631      	mov	r1, r6
 80077a0:	4628      	mov	r0, r5
 80077a2:	47b8      	blx	r7
 80077a4:	3001      	adds	r0, #1
 80077a6:	f43f ae57 	beq.w	8007458 <_printf_float+0x98>
 80077aa:	f108 0801 	add.w	r8, r8, #1
 80077ae:	45c8      	cmp	r8, r9
 80077b0:	dbf3      	blt.n	800779a <_printf_float+0x3da>
 80077b2:	4653      	mov	r3, sl
 80077b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80077b8:	e6dc      	b.n	8007574 <_printf_float+0x1b4>
 80077ba:	f04f 0800 	mov.w	r8, #0
 80077be:	f104 0b1a 	add.w	fp, r4, #26
 80077c2:	e7f4      	b.n	80077ae <_printf_float+0x3ee>
 80077c4:	2301      	movs	r3, #1
 80077c6:	4642      	mov	r2, r8
 80077c8:	e7e1      	b.n	800778e <_printf_float+0x3ce>
 80077ca:	2301      	movs	r3, #1
 80077cc:	464a      	mov	r2, r9
 80077ce:	4631      	mov	r1, r6
 80077d0:	4628      	mov	r0, r5
 80077d2:	47b8      	blx	r7
 80077d4:	3001      	adds	r0, #1
 80077d6:	f43f ae3f 	beq.w	8007458 <_printf_float+0x98>
 80077da:	f108 0801 	add.w	r8, r8, #1
 80077de:	68e3      	ldr	r3, [r4, #12]
 80077e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80077e2:	1a5b      	subs	r3, r3, r1
 80077e4:	4543      	cmp	r3, r8
 80077e6:	dcf0      	bgt.n	80077ca <_printf_float+0x40a>
 80077e8:	e6f8      	b.n	80075dc <_printf_float+0x21c>
 80077ea:	f04f 0800 	mov.w	r8, #0
 80077ee:	f104 0919 	add.w	r9, r4, #25
 80077f2:	e7f4      	b.n	80077de <_printf_float+0x41e>

080077f4 <_printf_common>:
 80077f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077f8:	4616      	mov	r6, r2
 80077fa:	4698      	mov	r8, r3
 80077fc:	688a      	ldr	r2, [r1, #8]
 80077fe:	690b      	ldr	r3, [r1, #16]
 8007800:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007804:	4293      	cmp	r3, r2
 8007806:	bfb8      	it	lt
 8007808:	4613      	movlt	r3, r2
 800780a:	6033      	str	r3, [r6, #0]
 800780c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007810:	4607      	mov	r7, r0
 8007812:	460c      	mov	r4, r1
 8007814:	b10a      	cbz	r2, 800781a <_printf_common+0x26>
 8007816:	3301      	adds	r3, #1
 8007818:	6033      	str	r3, [r6, #0]
 800781a:	6823      	ldr	r3, [r4, #0]
 800781c:	0699      	lsls	r1, r3, #26
 800781e:	bf42      	ittt	mi
 8007820:	6833      	ldrmi	r3, [r6, #0]
 8007822:	3302      	addmi	r3, #2
 8007824:	6033      	strmi	r3, [r6, #0]
 8007826:	6825      	ldr	r5, [r4, #0]
 8007828:	f015 0506 	ands.w	r5, r5, #6
 800782c:	d106      	bne.n	800783c <_printf_common+0x48>
 800782e:	f104 0a19 	add.w	sl, r4, #25
 8007832:	68e3      	ldr	r3, [r4, #12]
 8007834:	6832      	ldr	r2, [r6, #0]
 8007836:	1a9b      	subs	r3, r3, r2
 8007838:	42ab      	cmp	r3, r5
 800783a:	dc26      	bgt.n	800788a <_printf_common+0x96>
 800783c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007840:	6822      	ldr	r2, [r4, #0]
 8007842:	3b00      	subs	r3, #0
 8007844:	bf18      	it	ne
 8007846:	2301      	movne	r3, #1
 8007848:	0692      	lsls	r2, r2, #26
 800784a:	d42b      	bmi.n	80078a4 <_printf_common+0xb0>
 800784c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007850:	4641      	mov	r1, r8
 8007852:	4638      	mov	r0, r7
 8007854:	47c8      	blx	r9
 8007856:	3001      	adds	r0, #1
 8007858:	d01e      	beq.n	8007898 <_printf_common+0xa4>
 800785a:	6823      	ldr	r3, [r4, #0]
 800785c:	6922      	ldr	r2, [r4, #16]
 800785e:	f003 0306 	and.w	r3, r3, #6
 8007862:	2b04      	cmp	r3, #4
 8007864:	bf02      	ittt	eq
 8007866:	68e5      	ldreq	r5, [r4, #12]
 8007868:	6833      	ldreq	r3, [r6, #0]
 800786a:	1aed      	subeq	r5, r5, r3
 800786c:	68a3      	ldr	r3, [r4, #8]
 800786e:	bf0c      	ite	eq
 8007870:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007874:	2500      	movne	r5, #0
 8007876:	4293      	cmp	r3, r2
 8007878:	bfc4      	itt	gt
 800787a:	1a9b      	subgt	r3, r3, r2
 800787c:	18ed      	addgt	r5, r5, r3
 800787e:	2600      	movs	r6, #0
 8007880:	341a      	adds	r4, #26
 8007882:	42b5      	cmp	r5, r6
 8007884:	d11a      	bne.n	80078bc <_printf_common+0xc8>
 8007886:	2000      	movs	r0, #0
 8007888:	e008      	b.n	800789c <_printf_common+0xa8>
 800788a:	2301      	movs	r3, #1
 800788c:	4652      	mov	r2, sl
 800788e:	4641      	mov	r1, r8
 8007890:	4638      	mov	r0, r7
 8007892:	47c8      	blx	r9
 8007894:	3001      	adds	r0, #1
 8007896:	d103      	bne.n	80078a0 <_printf_common+0xac>
 8007898:	f04f 30ff 	mov.w	r0, #4294967295
 800789c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078a0:	3501      	adds	r5, #1
 80078a2:	e7c6      	b.n	8007832 <_printf_common+0x3e>
 80078a4:	18e1      	adds	r1, r4, r3
 80078a6:	1c5a      	adds	r2, r3, #1
 80078a8:	2030      	movs	r0, #48	@ 0x30
 80078aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80078ae:	4422      	add	r2, r4
 80078b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80078b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80078b8:	3302      	adds	r3, #2
 80078ba:	e7c7      	b.n	800784c <_printf_common+0x58>
 80078bc:	2301      	movs	r3, #1
 80078be:	4622      	mov	r2, r4
 80078c0:	4641      	mov	r1, r8
 80078c2:	4638      	mov	r0, r7
 80078c4:	47c8      	blx	r9
 80078c6:	3001      	adds	r0, #1
 80078c8:	d0e6      	beq.n	8007898 <_printf_common+0xa4>
 80078ca:	3601      	adds	r6, #1
 80078cc:	e7d9      	b.n	8007882 <_printf_common+0x8e>
	...

080078d0 <_printf_i>:
 80078d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078d4:	7e0f      	ldrb	r7, [r1, #24]
 80078d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80078d8:	2f78      	cmp	r7, #120	@ 0x78
 80078da:	4691      	mov	r9, r2
 80078dc:	4680      	mov	r8, r0
 80078de:	460c      	mov	r4, r1
 80078e0:	469a      	mov	sl, r3
 80078e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80078e6:	d807      	bhi.n	80078f8 <_printf_i+0x28>
 80078e8:	2f62      	cmp	r7, #98	@ 0x62
 80078ea:	d80a      	bhi.n	8007902 <_printf_i+0x32>
 80078ec:	2f00      	cmp	r7, #0
 80078ee:	f000 80d1 	beq.w	8007a94 <_printf_i+0x1c4>
 80078f2:	2f58      	cmp	r7, #88	@ 0x58
 80078f4:	f000 80b8 	beq.w	8007a68 <_printf_i+0x198>
 80078f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007900:	e03a      	b.n	8007978 <_printf_i+0xa8>
 8007902:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007906:	2b15      	cmp	r3, #21
 8007908:	d8f6      	bhi.n	80078f8 <_printf_i+0x28>
 800790a:	a101      	add	r1, pc, #4	@ (adr r1, 8007910 <_printf_i+0x40>)
 800790c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007910:	08007969 	.word	0x08007969
 8007914:	0800797d 	.word	0x0800797d
 8007918:	080078f9 	.word	0x080078f9
 800791c:	080078f9 	.word	0x080078f9
 8007920:	080078f9 	.word	0x080078f9
 8007924:	080078f9 	.word	0x080078f9
 8007928:	0800797d 	.word	0x0800797d
 800792c:	080078f9 	.word	0x080078f9
 8007930:	080078f9 	.word	0x080078f9
 8007934:	080078f9 	.word	0x080078f9
 8007938:	080078f9 	.word	0x080078f9
 800793c:	08007a7b 	.word	0x08007a7b
 8007940:	080079a7 	.word	0x080079a7
 8007944:	08007a35 	.word	0x08007a35
 8007948:	080078f9 	.word	0x080078f9
 800794c:	080078f9 	.word	0x080078f9
 8007950:	08007a9d 	.word	0x08007a9d
 8007954:	080078f9 	.word	0x080078f9
 8007958:	080079a7 	.word	0x080079a7
 800795c:	080078f9 	.word	0x080078f9
 8007960:	080078f9 	.word	0x080078f9
 8007964:	08007a3d 	.word	0x08007a3d
 8007968:	6833      	ldr	r3, [r6, #0]
 800796a:	1d1a      	adds	r2, r3, #4
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	6032      	str	r2, [r6, #0]
 8007970:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007974:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007978:	2301      	movs	r3, #1
 800797a:	e09c      	b.n	8007ab6 <_printf_i+0x1e6>
 800797c:	6833      	ldr	r3, [r6, #0]
 800797e:	6820      	ldr	r0, [r4, #0]
 8007980:	1d19      	adds	r1, r3, #4
 8007982:	6031      	str	r1, [r6, #0]
 8007984:	0606      	lsls	r6, r0, #24
 8007986:	d501      	bpl.n	800798c <_printf_i+0xbc>
 8007988:	681d      	ldr	r5, [r3, #0]
 800798a:	e003      	b.n	8007994 <_printf_i+0xc4>
 800798c:	0645      	lsls	r5, r0, #25
 800798e:	d5fb      	bpl.n	8007988 <_printf_i+0xb8>
 8007990:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007994:	2d00      	cmp	r5, #0
 8007996:	da03      	bge.n	80079a0 <_printf_i+0xd0>
 8007998:	232d      	movs	r3, #45	@ 0x2d
 800799a:	426d      	negs	r5, r5
 800799c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079a0:	4858      	ldr	r0, [pc, #352]	@ (8007b04 <_printf_i+0x234>)
 80079a2:	230a      	movs	r3, #10
 80079a4:	e011      	b.n	80079ca <_printf_i+0xfa>
 80079a6:	6821      	ldr	r1, [r4, #0]
 80079a8:	6833      	ldr	r3, [r6, #0]
 80079aa:	0608      	lsls	r0, r1, #24
 80079ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80079b0:	d402      	bmi.n	80079b8 <_printf_i+0xe8>
 80079b2:	0649      	lsls	r1, r1, #25
 80079b4:	bf48      	it	mi
 80079b6:	b2ad      	uxthmi	r5, r5
 80079b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80079ba:	4852      	ldr	r0, [pc, #328]	@ (8007b04 <_printf_i+0x234>)
 80079bc:	6033      	str	r3, [r6, #0]
 80079be:	bf14      	ite	ne
 80079c0:	230a      	movne	r3, #10
 80079c2:	2308      	moveq	r3, #8
 80079c4:	2100      	movs	r1, #0
 80079c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80079ca:	6866      	ldr	r6, [r4, #4]
 80079cc:	60a6      	str	r6, [r4, #8]
 80079ce:	2e00      	cmp	r6, #0
 80079d0:	db05      	blt.n	80079de <_printf_i+0x10e>
 80079d2:	6821      	ldr	r1, [r4, #0]
 80079d4:	432e      	orrs	r6, r5
 80079d6:	f021 0104 	bic.w	r1, r1, #4
 80079da:	6021      	str	r1, [r4, #0]
 80079dc:	d04b      	beq.n	8007a76 <_printf_i+0x1a6>
 80079de:	4616      	mov	r6, r2
 80079e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80079e4:	fb03 5711 	mls	r7, r3, r1, r5
 80079e8:	5dc7      	ldrb	r7, [r0, r7]
 80079ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80079ee:	462f      	mov	r7, r5
 80079f0:	42bb      	cmp	r3, r7
 80079f2:	460d      	mov	r5, r1
 80079f4:	d9f4      	bls.n	80079e0 <_printf_i+0x110>
 80079f6:	2b08      	cmp	r3, #8
 80079f8:	d10b      	bne.n	8007a12 <_printf_i+0x142>
 80079fa:	6823      	ldr	r3, [r4, #0]
 80079fc:	07df      	lsls	r7, r3, #31
 80079fe:	d508      	bpl.n	8007a12 <_printf_i+0x142>
 8007a00:	6923      	ldr	r3, [r4, #16]
 8007a02:	6861      	ldr	r1, [r4, #4]
 8007a04:	4299      	cmp	r1, r3
 8007a06:	bfde      	ittt	le
 8007a08:	2330      	movle	r3, #48	@ 0x30
 8007a0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007a12:	1b92      	subs	r2, r2, r6
 8007a14:	6122      	str	r2, [r4, #16]
 8007a16:	f8cd a000 	str.w	sl, [sp]
 8007a1a:	464b      	mov	r3, r9
 8007a1c:	aa03      	add	r2, sp, #12
 8007a1e:	4621      	mov	r1, r4
 8007a20:	4640      	mov	r0, r8
 8007a22:	f7ff fee7 	bl	80077f4 <_printf_common>
 8007a26:	3001      	adds	r0, #1
 8007a28:	d14a      	bne.n	8007ac0 <_printf_i+0x1f0>
 8007a2a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a2e:	b004      	add	sp, #16
 8007a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a34:	6823      	ldr	r3, [r4, #0]
 8007a36:	f043 0320 	orr.w	r3, r3, #32
 8007a3a:	6023      	str	r3, [r4, #0]
 8007a3c:	4832      	ldr	r0, [pc, #200]	@ (8007b08 <_printf_i+0x238>)
 8007a3e:	2778      	movs	r7, #120	@ 0x78
 8007a40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a44:	6823      	ldr	r3, [r4, #0]
 8007a46:	6831      	ldr	r1, [r6, #0]
 8007a48:	061f      	lsls	r7, r3, #24
 8007a4a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a4e:	d402      	bmi.n	8007a56 <_printf_i+0x186>
 8007a50:	065f      	lsls	r7, r3, #25
 8007a52:	bf48      	it	mi
 8007a54:	b2ad      	uxthmi	r5, r5
 8007a56:	6031      	str	r1, [r6, #0]
 8007a58:	07d9      	lsls	r1, r3, #31
 8007a5a:	bf44      	itt	mi
 8007a5c:	f043 0320 	orrmi.w	r3, r3, #32
 8007a60:	6023      	strmi	r3, [r4, #0]
 8007a62:	b11d      	cbz	r5, 8007a6c <_printf_i+0x19c>
 8007a64:	2310      	movs	r3, #16
 8007a66:	e7ad      	b.n	80079c4 <_printf_i+0xf4>
 8007a68:	4826      	ldr	r0, [pc, #152]	@ (8007b04 <_printf_i+0x234>)
 8007a6a:	e7e9      	b.n	8007a40 <_printf_i+0x170>
 8007a6c:	6823      	ldr	r3, [r4, #0]
 8007a6e:	f023 0320 	bic.w	r3, r3, #32
 8007a72:	6023      	str	r3, [r4, #0]
 8007a74:	e7f6      	b.n	8007a64 <_printf_i+0x194>
 8007a76:	4616      	mov	r6, r2
 8007a78:	e7bd      	b.n	80079f6 <_printf_i+0x126>
 8007a7a:	6833      	ldr	r3, [r6, #0]
 8007a7c:	6825      	ldr	r5, [r4, #0]
 8007a7e:	6961      	ldr	r1, [r4, #20]
 8007a80:	1d18      	adds	r0, r3, #4
 8007a82:	6030      	str	r0, [r6, #0]
 8007a84:	062e      	lsls	r6, r5, #24
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	d501      	bpl.n	8007a8e <_printf_i+0x1be>
 8007a8a:	6019      	str	r1, [r3, #0]
 8007a8c:	e002      	b.n	8007a94 <_printf_i+0x1c4>
 8007a8e:	0668      	lsls	r0, r5, #25
 8007a90:	d5fb      	bpl.n	8007a8a <_printf_i+0x1ba>
 8007a92:	8019      	strh	r1, [r3, #0]
 8007a94:	2300      	movs	r3, #0
 8007a96:	6123      	str	r3, [r4, #16]
 8007a98:	4616      	mov	r6, r2
 8007a9a:	e7bc      	b.n	8007a16 <_printf_i+0x146>
 8007a9c:	6833      	ldr	r3, [r6, #0]
 8007a9e:	1d1a      	adds	r2, r3, #4
 8007aa0:	6032      	str	r2, [r6, #0]
 8007aa2:	681e      	ldr	r6, [r3, #0]
 8007aa4:	6862      	ldr	r2, [r4, #4]
 8007aa6:	2100      	movs	r1, #0
 8007aa8:	4630      	mov	r0, r6
 8007aaa:	f7f8 fc19 	bl	80002e0 <memchr>
 8007aae:	b108      	cbz	r0, 8007ab4 <_printf_i+0x1e4>
 8007ab0:	1b80      	subs	r0, r0, r6
 8007ab2:	6060      	str	r0, [r4, #4]
 8007ab4:	6863      	ldr	r3, [r4, #4]
 8007ab6:	6123      	str	r3, [r4, #16]
 8007ab8:	2300      	movs	r3, #0
 8007aba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007abe:	e7aa      	b.n	8007a16 <_printf_i+0x146>
 8007ac0:	6923      	ldr	r3, [r4, #16]
 8007ac2:	4632      	mov	r2, r6
 8007ac4:	4649      	mov	r1, r9
 8007ac6:	4640      	mov	r0, r8
 8007ac8:	47d0      	blx	sl
 8007aca:	3001      	adds	r0, #1
 8007acc:	d0ad      	beq.n	8007a2a <_printf_i+0x15a>
 8007ace:	6823      	ldr	r3, [r4, #0]
 8007ad0:	079b      	lsls	r3, r3, #30
 8007ad2:	d413      	bmi.n	8007afc <_printf_i+0x22c>
 8007ad4:	68e0      	ldr	r0, [r4, #12]
 8007ad6:	9b03      	ldr	r3, [sp, #12]
 8007ad8:	4298      	cmp	r0, r3
 8007ada:	bfb8      	it	lt
 8007adc:	4618      	movlt	r0, r3
 8007ade:	e7a6      	b.n	8007a2e <_printf_i+0x15e>
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	4632      	mov	r2, r6
 8007ae4:	4649      	mov	r1, r9
 8007ae6:	4640      	mov	r0, r8
 8007ae8:	47d0      	blx	sl
 8007aea:	3001      	adds	r0, #1
 8007aec:	d09d      	beq.n	8007a2a <_printf_i+0x15a>
 8007aee:	3501      	adds	r5, #1
 8007af0:	68e3      	ldr	r3, [r4, #12]
 8007af2:	9903      	ldr	r1, [sp, #12]
 8007af4:	1a5b      	subs	r3, r3, r1
 8007af6:	42ab      	cmp	r3, r5
 8007af8:	dcf2      	bgt.n	8007ae0 <_printf_i+0x210>
 8007afa:	e7eb      	b.n	8007ad4 <_printf_i+0x204>
 8007afc:	2500      	movs	r5, #0
 8007afe:	f104 0619 	add.w	r6, r4, #25
 8007b02:	e7f5      	b.n	8007af0 <_printf_i+0x220>
 8007b04:	08009b8e 	.word	0x08009b8e
 8007b08:	08009b9f 	.word	0x08009b9f

08007b0c <std>:
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	b510      	push	{r4, lr}
 8007b10:	4604      	mov	r4, r0
 8007b12:	e9c0 3300 	strd	r3, r3, [r0]
 8007b16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b1a:	6083      	str	r3, [r0, #8]
 8007b1c:	8181      	strh	r1, [r0, #12]
 8007b1e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007b20:	81c2      	strh	r2, [r0, #14]
 8007b22:	6183      	str	r3, [r0, #24]
 8007b24:	4619      	mov	r1, r3
 8007b26:	2208      	movs	r2, #8
 8007b28:	305c      	adds	r0, #92	@ 0x5c
 8007b2a:	f000 f8f4 	bl	8007d16 <memset>
 8007b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8007b64 <std+0x58>)
 8007b30:	6263      	str	r3, [r4, #36]	@ 0x24
 8007b32:	4b0d      	ldr	r3, [pc, #52]	@ (8007b68 <std+0x5c>)
 8007b34:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007b36:	4b0d      	ldr	r3, [pc, #52]	@ (8007b6c <std+0x60>)
 8007b38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007b70 <std+0x64>)
 8007b3c:	6323      	str	r3, [r4, #48]	@ 0x30
 8007b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8007b74 <std+0x68>)
 8007b40:	6224      	str	r4, [r4, #32]
 8007b42:	429c      	cmp	r4, r3
 8007b44:	d006      	beq.n	8007b54 <std+0x48>
 8007b46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007b4a:	4294      	cmp	r4, r2
 8007b4c:	d002      	beq.n	8007b54 <std+0x48>
 8007b4e:	33d0      	adds	r3, #208	@ 0xd0
 8007b50:	429c      	cmp	r4, r3
 8007b52:	d105      	bne.n	8007b60 <std+0x54>
 8007b54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007b58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b5c:	f000 b958 	b.w	8007e10 <__retarget_lock_init_recursive>
 8007b60:	bd10      	pop	{r4, pc}
 8007b62:	bf00      	nop
 8007b64:	08007c91 	.word	0x08007c91
 8007b68:	08007cb3 	.word	0x08007cb3
 8007b6c:	08007ceb 	.word	0x08007ceb
 8007b70:	08007d0f 	.word	0x08007d0f
 8007b74:	2400040c 	.word	0x2400040c

08007b78 <stdio_exit_handler>:
 8007b78:	4a02      	ldr	r2, [pc, #8]	@ (8007b84 <stdio_exit_handler+0xc>)
 8007b7a:	4903      	ldr	r1, [pc, #12]	@ (8007b88 <stdio_exit_handler+0x10>)
 8007b7c:	4803      	ldr	r0, [pc, #12]	@ (8007b8c <stdio_exit_handler+0x14>)
 8007b7e:	f000 b869 	b.w	8007c54 <_fwalk_sglue>
 8007b82:	bf00      	nop
 8007b84:	24000010 	.word	0x24000010
 8007b88:	08009685 	.word	0x08009685
 8007b8c:	24000020 	.word	0x24000020

08007b90 <cleanup_stdio>:
 8007b90:	6841      	ldr	r1, [r0, #4]
 8007b92:	4b0c      	ldr	r3, [pc, #48]	@ (8007bc4 <cleanup_stdio+0x34>)
 8007b94:	4299      	cmp	r1, r3
 8007b96:	b510      	push	{r4, lr}
 8007b98:	4604      	mov	r4, r0
 8007b9a:	d001      	beq.n	8007ba0 <cleanup_stdio+0x10>
 8007b9c:	f001 fd72 	bl	8009684 <_fflush_r>
 8007ba0:	68a1      	ldr	r1, [r4, #8]
 8007ba2:	4b09      	ldr	r3, [pc, #36]	@ (8007bc8 <cleanup_stdio+0x38>)
 8007ba4:	4299      	cmp	r1, r3
 8007ba6:	d002      	beq.n	8007bae <cleanup_stdio+0x1e>
 8007ba8:	4620      	mov	r0, r4
 8007baa:	f001 fd6b 	bl	8009684 <_fflush_r>
 8007bae:	68e1      	ldr	r1, [r4, #12]
 8007bb0:	4b06      	ldr	r3, [pc, #24]	@ (8007bcc <cleanup_stdio+0x3c>)
 8007bb2:	4299      	cmp	r1, r3
 8007bb4:	d004      	beq.n	8007bc0 <cleanup_stdio+0x30>
 8007bb6:	4620      	mov	r0, r4
 8007bb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bbc:	f001 bd62 	b.w	8009684 <_fflush_r>
 8007bc0:	bd10      	pop	{r4, pc}
 8007bc2:	bf00      	nop
 8007bc4:	2400040c 	.word	0x2400040c
 8007bc8:	24000474 	.word	0x24000474
 8007bcc:	240004dc 	.word	0x240004dc

08007bd0 <global_stdio_init.part.0>:
 8007bd0:	b510      	push	{r4, lr}
 8007bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8007c00 <global_stdio_init.part.0+0x30>)
 8007bd4:	4c0b      	ldr	r4, [pc, #44]	@ (8007c04 <global_stdio_init.part.0+0x34>)
 8007bd6:	4a0c      	ldr	r2, [pc, #48]	@ (8007c08 <global_stdio_init.part.0+0x38>)
 8007bd8:	601a      	str	r2, [r3, #0]
 8007bda:	4620      	mov	r0, r4
 8007bdc:	2200      	movs	r2, #0
 8007bde:	2104      	movs	r1, #4
 8007be0:	f7ff ff94 	bl	8007b0c <std>
 8007be4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007be8:	2201      	movs	r2, #1
 8007bea:	2109      	movs	r1, #9
 8007bec:	f7ff ff8e 	bl	8007b0c <std>
 8007bf0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007bf4:	2202      	movs	r2, #2
 8007bf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bfa:	2112      	movs	r1, #18
 8007bfc:	f7ff bf86 	b.w	8007b0c <std>
 8007c00:	24000544 	.word	0x24000544
 8007c04:	2400040c 	.word	0x2400040c
 8007c08:	08007b79 	.word	0x08007b79

08007c0c <__sfp_lock_acquire>:
 8007c0c:	4801      	ldr	r0, [pc, #4]	@ (8007c14 <__sfp_lock_acquire+0x8>)
 8007c0e:	f000 b900 	b.w	8007e12 <__retarget_lock_acquire_recursive>
 8007c12:	bf00      	nop
 8007c14:	2400054d 	.word	0x2400054d

08007c18 <__sfp_lock_release>:
 8007c18:	4801      	ldr	r0, [pc, #4]	@ (8007c20 <__sfp_lock_release+0x8>)
 8007c1a:	f000 b8fb 	b.w	8007e14 <__retarget_lock_release_recursive>
 8007c1e:	bf00      	nop
 8007c20:	2400054d 	.word	0x2400054d

08007c24 <__sinit>:
 8007c24:	b510      	push	{r4, lr}
 8007c26:	4604      	mov	r4, r0
 8007c28:	f7ff fff0 	bl	8007c0c <__sfp_lock_acquire>
 8007c2c:	6a23      	ldr	r3, [r4, #32]
 8007c2e:	b11b      	cbz	r3, 8007c38 <__sinit+0x14>
 8007c30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c34:	f7ff bff0 	b.w	8007c18 <__sfp_lock_release>
 8007c38:	4b04      	ldr	r3, [pc, #16]	@ (8007c4c <__sinit+0x28>)
 8007c3a:	6223      	str	r3, [r4, #32]
 8007c3c:	4b04      	ldr	r3, [pc, #16]	@ (8007c50 <__sinit+0x2c>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d1f5      	bne.n	8007c30 <__sinit+0xc>
 8007c44:	f7ff ffc4 	bl	8007bd0 <global_stdio_init.part.0>
 8007c48:	e7f2      	b.n	8007c30 <__sinit+0xc>
 8007c4a:	bf00      	nop
 8007c4c:	08007b91 	.word	0x08007b91
 8007c50:	24000544 	.word	0x24000544

08007c54 <_fwalk_sglue>:
 8007c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c58:	4607      	mov	r7, r0
 8007c5a:	4688      	mov	r8, r1
 8007c5c:	4614      	mov	r4, r2
 8007c5e:	2600      	movs	r6, #0
 8007c60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c64:	f1b9 0901 	subs.w	r9, r9, #1
 8007c68:	d505      	bpl.n	8007c76 <_fwalk_sglue+0x22>
 8007c6a:	6824      	ldr	r4, [r4, #0]
 8007c6c:	2c00      	cmp	r4, #0
 8007c6e:	d1f7      	bne.n	8007c60 <_fwalk_sglue+0xc>
 8007c70:	4630      	mov	r0, r6
 8007c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c76:	89ab      	ldrh	r3, [r5, #12]
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	d907      	bls.n	8007c8c <_fwalk_sglue+0x38>
 8007c7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c80:	3301      	adds	r3, #1
 8007c82:	d003      	beq.n	8007c8c <_fwalk_sglue+0x38>
 8007c84:	4629      	mov	r1, r5
 8007c86:	4638      	mov	r0, r7
 8007c88:	47c0      	blx	r8
 8007c8a:	4306      	orrs	r6, r0
 8007c8c:	3568      	adds	r5, #104	@ 0x68
 8007c8e:	e7e9      	b.n	8007c64 <_fwalk_sglue+0x10>

08007c90 <__sread>:
 8007c90:	b510      	push	{r4, lr}
 8007c92:	460c      	mov	r4, r1
 8007c94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c98:	f000 f86c 	bl	8007d74 <_read_r>
 8007c9c:	2800      	cmp	r0, #0
 8007c9e:	bfab      	itete	ge
 8007ca0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007ca2:	89a3      	ldrhlt	r3, [r4, #12]
 8007ca4:	181b      	addge	r3, r3, r0
 8007ca6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007caa:	bfac      	ite	ge
 8007cac:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007cae:	81a3      	strhlt	r3, [r4, #12]
 8007cb0:	bd10      	pop	{r4, pc}

08007cb2 <__swrite>:
 8007cb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cb6:	461f      	mov	r7, r3
 8007cb8:	898b      	ldrh	r3, [r1, #12]
 8007cba:	05db      	lsls	r3, r3, #23
 8007cbc:	4605      	mov	r5, r0
 8007cbe:	460c      	mov	r4, r1
 8007cc0:	4616      	mov	r6, r2
 8007cc2:	d505      	bpl.n	8007cd0 <__swrite+0x1e>
 8007cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cc8:	2302      	movs	r3, #2
 8007cca:	2200      	movs	r2, #0
 8007ccc:	f000 f840 	bl	8007d50 <_lseek_r>
 8007cd0:	89a3      	ldrh	r3, [r4, #12]
 8007cd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007cd6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007cda:	81a3      	strh	r3, [r4, #12]
 8007cdc:	4632      	mov	r2, r6
 8007cde:	463b      	mov	r3, r7
 8007ce0:	4628      	mov	r0, r5
 8007ce2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ce6:	f000 b857 	b.w	8007d98 <_write_r>

08007cea <__sseek>:
 8007cea:	b510      	push	{r4, lr}
 8007cec:	460c      	mov	r4, r1
 8007cee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cf2:	f000 f82d 	bl	8007d50 <_lseek_r>
 8007cf6:	1c43      	adds	r3, r0, #1
 8007cf8:	89a3      	ldrh	r3, [r4, #12]
 8007cfa:	bf15      	itete	ne
 8007cfc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007cfe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007d02:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007d06:	81a3      	strheq	r3, [r4, #12]
 8007d08:	bf18      	it	ne
 8007d0a:	81a3      	strhne	r3, [r4, #12]
 8007d0c:	bd10      	pop	{r4, pc}

08007d0e <__sclose>:
 8007d0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d12:	f000 b80d 	b.w	8007d30 <_close_r>

08007d16 <memset>:
 8007d16:	4402      	add	r2, r0
 8007d18:	4603      	mov	r3, r0
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d100      	bne.n	8007d20 <memset+0xa>
 8007d1e:	4770      	bx	lr
 8007d20:	f803 1b01 	strb.w	r1, [r3], #1
 8007d24:	e7f9      	b.n	8007d1a <memset+0x4>
	...

08007d28 <_localeconv_r>:
 8007d28:	4800      	ldr	r0, [pc, #0]	@ (8007d2c <_localeconv_r+0x4>)
 8007d2a:	4770      	bx	lr
 8007d2c:	2400015c 	.word	0x2400015c

08007d30 <_close_r>:
 8007d30:	b538      	push	{r3, r4, r5, lr}
 8007d32:	4d06      	ldr	r5, [pc, #24]	@ (8007d4c <_close_r+0x1c>)
 8007d34:	2300      	movs	r3, #0
 8007d36:	4604      	mov	r4, r0
 8007d38:	4608      	mov	r0, r1
 8007d3a:	602b      	str	r3, [r5, #0]
 8007d3c:	f7f9 fba7 	bl	800148e <_close>
 8007d40:	1c43      	adds	r3, r0, #1
 8007d42:	d102      	bne.n	8007d4a <_close_r+0x1a>
 8007d44:	682b      	ldr	r3, [r5, #0]
 8007d46:	b103      	cbz	r3, 8007d4a <_close_r+0x1a>
 8007d48:	6023      	str	r3, [r4, #0]
 8007d4a:	bd38      	pop	{r3, r4, r5, pc}
 8007d4c:	24000548 	.word	0x24000548

08007d50 <_lseek_r>:
 8007d50:	b538      	push	{r3, r4, r5, lr}
 8007d52:	4d07      	ldr	r5, [pc, #28]	@ (8007d70 <_lseek_r+0x20>)
 8007d54:	4604      	mov	r4, r0
 8007d56:	4608      	mov	r0, r1
 8007d58:	4611      	mov	r1, r2
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	602a      	str	r2, [r5, #0]
 8007d5e:	461a      	mov	r2, r3
 8007d60:	f7f9 fbbc 	bl	80014dc <_lseek>
 8007d64:	1c43      	adds	r3, r0, #1
 8007d66:	d102      	bne.n	8007d6e <_lseek_r+0x1e>
 8007d68:	682b      	ldr	r3, [r5, #0]
 8007d6a:	b103      	cbz	r3, 8007d6e <_lseek_r+0x1e>
 8007d6c:	6023      	str	r3, [r4, #0]
 8007d6e:	bd38      	pop	{r3, r4, r5, pc}
 8007d70:	24000548 	.word	0x24000548

08007d74 <_read_r>:
 8007d74:	b538      	push	{r3, r4, r5, lr}
 8007d76:	4d07      	ldr	r5, [pc, #28]	@ (8007d94 <_read_r+0x20>)
 8007d78:	4604      	mov	r4, r0
 8007d7a:	4608      	mov	r0, r1
 8007d7c:	4611      	mov	r1, r2
 8007d7e:	2200      	movs	r2, #0
 8007d80:	602a      	str	r2, [r5, #0]
 8007d82:	461a      	mov	r2, r3
 8007d84:	f7f9 fb4a 	bl	800141c <_read>
 8007d88:	1c43      	adds	r3, r0, #1
 8007d8a:	d102      	bne.n	8007d92 <_read_r+0x1e>
 8007d8c:	682b      	ldr	r3, [r5, #0]
 8007d8e:	b103      	cbz	r3, 8007d92 <_read_r+0x1e>
 8007d90:	6023      	str	r3, [r4, #0]
 8007d92:	bd38      	pop	{r3, r4, r5, pc}
 8007d94:	24000548 	.word	0x24000548

08007d98 <_write_r>:
 8007d98:	b538      	push	{r3, r4, r5, lr}
 8007d9a:	4d07      	ldr	r5, [pc, #28]	@ (8007db8 <_write_r+0x20>)
 8007d9c:	4604      	mov	r4, r0
 8007d9e:	4608      	mov	r0, r1
 8007da0:	4611      	mov	r1, r2
 8007da2:	2200      	movs	r2, #0
 8007da4:	602a      	str	r2, [r5, #0]
 8007da6:	461a      	mov	r2, r3
 8007da8:	f7f9 fb55 	bl	8001456 <_write>
 8007dac:	1c43      	adds	r3, r0, #1
 8007dae:	d102      	bne.n	8007db6 <_write_r+0x1e>
 8007db0:	682b      	ldr	r3, [r5, #0]
 8007db2:	b103      	cbz	r3, 8007db6 <_write_r+0x1e>
 8007db4:	6023      	str	r3, [r4, #0]
 8007db6:	bd38      	pop	{r3, r4, r5, pc}
 8007db8:	24000548 	.word	0x24000548

08007dbc <__errno>:
 8007dbc:	4b01      	ldr	r3, [pc, #4]	@ (8007dc4 <__errno+0x8>)
 8007dbe:	6818      	ldr	r0, [r3, #0]
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop
 8007dc4:	2400001c 	.word	0x2400001c

08007dc8 <__libc_init_array>:
 8007dc8:	b570      	push	{r4, r5, r6, lr}
 8007dca:	4d0d      	ldr	r5, [pc, #52]	@ (8007e00 <__libc_init_array+0x38>)
 8007dcc:	4c0d      	ldr	r4, [pc, #52]	@ (8007e04 <__libc_init_array+0x3c>)
 8007dce:	1b64      	subs	r4, r4, r5
 8007dd0:	10a4      	asrs	r4, r4, #2
 8007dd2:	2600      	movs	r6, #0
 8007dd4:	42a6      	cmp	r6, r4
 8007dd6:	d109      	bne.n	8007dec <__libc_init_array+0x24>
 8007dd8:	4d0b      	ldr	r5, [pc, #44]	@ (8007e08 <__libc_init_array+0x40>)
 8007dda:	4c0c      	ldr	r4, [pc, #48]	@ (8007e0c <__libc_init_array+0x44>)
 8007ddc:	f001 fe80 	bl	8009ae0 <_init>
 8007de0:	1b64      	subs	r4, r4, r5
 8007de2:	10a4      	asrs	r4, r4, #2
 8007de4:	2600      	movs	r6, #0
 8007de6:	42a6      	cmp	r6, r4
 8007de8:	d105      	bne.n	8007df6 <__libc_init_array+0x2e>
 8007dea:	bd70      	pop	{r4, r5, r6, pc}
 8007dec:	f855 3b04 	ldr.w	r3, [r5], #4
 8007df0:	4798      	blx	r3
 8007df2:	3601      	adds	r6, #1
 8007df4:	e7ee      	b.n	8007dd4 <__libc_init_array+0xc>
 8007df6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007dfa:	4798      	blx	r3
 8007dfc:	3601      	adds	r6, #1
 8007dfe:	e7f2      	b.n	8007de6 <__libc_init_array+0x1e>
 8007e00:	08009efc 	.word	0x08009efc
 8007e04:	08009efc 	.word	0x08009efc
 8007e08:	08009efc 	.word	0x08009efc
 8007e0c:	08009f00 	.word	0x08009f00

08007e10 <__retarget_lock_init_recursive>:
 8007e10:	4770      	bx	lr

08007e12 <__retarget_lock_acquire_recursive>:
 8007e12:	4770      	bx	lr

08007e14 <__retarget_lock_release_recursive>:
 8007e14:	4770      	bx	lr

08007e16 <memcpy>:
 8007e16:	440a      	add	r2, r1
 8007e18:	4291      	cmp	r1, r2
 8007e1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e1e:	d100      	bne.n	8007e22 <memcpy+0xc>
 8007e20:	4770      	bx	lr
 8007e22:	b510      	push	{r4, lr}
 8007e24:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e2c:	4291      	cmp	r1, r2
 8007e2e:	d1f9      	bne.n	8007e24 <memcpy+0xe>
 8007e30:	bd10      	pop	{r4, pc}

08007e32 <quorem>:
 8007e32:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e36:	6903      	ldr	r3, [r0, #16]
 8007e38:	690c      	ldr	r4, [r1, #16]
 8007e3a:	42a3      	cmp	r3, r4
 8007e3c:	4607      	mov	r7, r0
 8007e3e:	db7e      	blt.n	8007f3e <quorem+0x10c>
 8007e40:	3c01      	subs	r4, #1
 8007e42:	f101 0814 	add.w	r8, r1, #20
 8007e46:	00a3      	lsls	r3, r4, #2
 8007e48:	f100 0514 	add.w	r5, r0, #20
 8007e4c:	9300      	str	r3, [sp, #0]
 8007e4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e52:	9301      	str	r3, [sp, #4]
 8007e54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e5c:	3301      	adds	r3, #1
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e64:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e68:	d32e      	bcc.n	8007ec8 <quorem+0x96>
 8007e6a:	f04f 0a00 	mov.w	sl, #0
 8007e6e:	46c4      	mov	ip, r8
 8007e70:	46ae      	mov	lr, r5
 8007e72:	46d3      	mov	fp, sl
 8007e74:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007e78:	b298      	uxth	r0, r3
 8007e7a:	fb06 a000 	mla	r0, r6, r0, sl
 8007e7e:	0c02      	lsrs	r2, r0, #16
 8007e80:	0c1b      	lsrs	r3, r3, #16
 8007e82:	fb06 2303 	mla	r3, r6, r3, r2
 8007e86:	f8de 2000 	ldr.w	r2, [lr]
 8007e8a:	b280      	uxth	r0, r0
 8007e8c:	b292      	uxth	r2, r2
 8007e8e:	1a12      	subs	r2, r2, r0
 8007e90:	445a      	add	r2, fp
 8007e92:	f8de 0000 	ldr.w	r0, [lr]
 8007e96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007ea0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007ea4:	b292      	uxth	r2, r2
 8007ea6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007eaa:	45e1      	cmp	r9, ip
 8007eac:	f84e 2b04 	str.w	r2, [lr], #4
 8007eb0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007eb4:	d2de      	bcs.n	8007e74 <quorem+0x42>
 8007eb6:	9b00      	ldr	r3, [sp, #0]
 8007eb8:	58eb      	ldr	r3, [r5, r3]
 8007eba:	b92b      	cbnz	r3, 8007ec8 <quorem+0x96>
 8007ebc:	9b01      	ldr	r3, [sp, #4]
 8007ebe:	3b04      	subs	r3, #4
 8007ec0:	429d      	cmp	r5, r3
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	d32f      	bcc.n	8007f26 <quorem+0xf4>
 8007ec6:	613c      	str	r4, [r7, #16]
 8007ec8:	4638      	mov	r0, r7
 8007eca:	f001 f90d 	bl	80090e8 <__mcmp>
 8007ece:	2800      	cmp	r0, #0
 8007ed0:	db25      	blt.n	8007f1e <quorem+0xec>
 8007ed2:	4629      	mov	r1, r5
 8007ed4:	2000      	movs	r0, #0
 8007ed6:	f858 2b04 	ldr.w	r2, [r8], #4
 8007eda:	f8d1 c000 	ldr.w	ip, [r1]
 8007ede:	fa1f fe82 	uxth.w	lr, r2
 8007ee2:	fa1f f38c 	uxth.w	r3, ip
 8007ee6:	eba3 030e 	sub.w	r3, r3, lr
 8007eea:	4403      	add	r3, r0
 8007eec:	0c12      	lsrs	r2, r2, #16
 8007eee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007ef2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007efc:	45c1      	cmp	r9, r8
 8007efe:	f841 3b04 	str.w	r3, [r1], #4
 8007f02:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007f06:	d2e6      	bcs.n	8007ed6 <quorem+0xa4>
 8007f08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f10:	b922      	cbnz	r2, 8007f1c <quorem+0xea>
 8007f12:	3b04      	subs	r3, #4
 8007f14:	429d      	cmp	r5, r3
 8007f16:	461a      	mov	r2, r3
 8007f18:	d30b      	bcc.n	8007f32 <quorem+0x100>
 8007f1a:	613c      	str	r4, [r7, #16]
 8007f1c:	3601      	adds	r6, #1
 8007f1e:	4630      	mov	r0, r6
 8007f20:	b003      	add	sp, #12
 8007f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f26:	6812      	ldr	r2, [r2, #0]
 8007f28:	3b04      	subs	r3, #4
 8007f2a:	2a00      	cmp	r2, #0
 8007f2c:	d1cb      	bne.n	8007ec6 <quorem+0x94>
 8007f2e:	3c01      	subs	r4, #1
 8007f30:	e7c6      	b.n	8007ec0 <quorem+0x8e>
 8007f32:	6812      	ldr	r2, [r2, #0]
 8007f34:	3b04      	subs	r3, #4
 8007f36:	2a00      	cmp	r2, #0
 8007f38:	d1ef      	bne.n	8007f1a <quorem+0xe8>
 8007f3a:	3c01      	subs	r4, #1
 8007f3c:	e7ea      	b.n	8007f14 <quorem+0xe2>
 8007f3e:	2000      	movs	r0, #0
 8007f40:	e7ee      	b.n	8007f20 <quorem+0xee>
 8007f42:	0000      	movs	r0, r0
 8007f44:	0000      	movs	r0, r0
	...

08007f48 <_dtoa_r>:
 8007f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f4c:	ed2d 8b02 	vpush	{d8}
 8007f50:	69c7      	ldr	r7, [r0, #28]
 8007f52:	b091      	sub	sp, #68	@ 0x44
 8007f54:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007f58:	ec55 4b10 	vmov	r4, r5, d0
 8007f5c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8007f5e:	9107      	str	r1, [sp, #28]
 8007f60:	4681      	mov	r9, r0
 8007f62:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f64:	930d      	str	r3, [sp, #52]	@ 0x34
 8007f66:	b97f      	cbnz	r7, 8007f88 <_dtoa_r+0x40>
 8007f68:	2010      	movs	r0, #16
 8007f6a:	f000 fd95 	bl	8008a98 <malloc>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	f8c9 001c 	str.w	r0, [r9, #28]
 8007f74:	b920      	cbnz	r0, 8007f80 <_dtoa_r+0x38>
 8007f76:	4ba0      	ldr	r3, [pc, #640]	@ (80081f8 <_dtoa_r+0x2b0>)
 8007f78:	21ef      	movs	r1, #239	@ 0xef
 8007f7a:	48a0      	ldr	r0, [pc, #640]	@ (80081fc <_dtoa_r+0x2b4>)
 8007f7c:	f001 fc4e 	bl	800981c <__assert_func>
 8007f80:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007f84:	6007      	str	r7, [r0, #0]
 8007f86:	60c7      	str	r7, [r0, #12]
 8007f88:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007f8c:	6819      	ldr	r1, [r3, #0]
 8007f8e:	b159      	cbz	r1, 8007fa8 <_dtoa_r+0x60>
 8007f90:	685a      	ldr	r2, [r3, #4]
 8007f92:	604a      	str	r2, [r1, #4]
 8007f94:	2301      	movs	r3, #1
 8007f96:	4093      	lsls	r3, r2
 8007f98:	608b      	str	r3, [r1, #8]
 8007f9a:	4648      	mov	r0, r9
 8007f9c:	f000 fe72 	bl	8008c84 <_Bfree>
 8007fa0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	601a      	str	r2, [r3, #0]
 8007fa8:	1e2b      	subs	r3, r5, #0
 8007faa:	bfbb      	ittet	lt
 8007fac:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007fb0:	9303      	strlt	r3, [sp, #12]
 8007fb2:	2300      	movge	r3, #0
 8007fb4:	2201      	movlt	r2, #1
 8007fb6:	bfac      	ite	ge
 8007fb8:	6033      	strge	r3, [r6, #0]
 8007fba:	6032      	strlt	r2, [r6, #0]
 8007fbc:	4b90      	ldr	r3, [pc, #576]	@ (8008200 <_dtoa_r+0x2b8>)
 8007fbe:	9e03      	ldr	r6, [sp, #12]
 8007fc0:	43b3      	bics	r3, r6
 8007fc2:	d110      	bne.n	8007fe6 <_dtoa_r+0x9e>
 8007fc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007fc6:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007fca:	6013      	str	r3, [r2, #0]
 8007fcc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8007fd0:	4323      	orrs	r3, r4
 8007fd2:	f000 84e6 	beq.w	80089a2 <_dtoa_r+0xa5a>
 8007fd6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007fd8:	4f8a      	ldr	r7, [pc, #552]	@ (8008204 <_dtoa_r+0x2bc>)
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	f000 84e8 	beq.w	80089b0 <_dtoa_r+0xa68>
 8007fe0:	1cfb      	adds	r3, r7, #3
 8007fe2:	f000 bce3 	b.w	80089ac <_dtoa_r+0xa64>
 8007fe6:	ed9d 8b02 	vldr	d8, [sp, #8]
 8007fea:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ff2:	d10a      	bne.n	800800a <_dtoa_r+0xc2>
 8007ff4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	6013      	str	r3, [r2, #0]
 8007ffa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007ffc:	b113      	cbz	r3, 8008004 <_dtoa_r+0xbc>
 8007ffe:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008000:	4b81      	ldr	r3, [pc, #516]	@ (8008208 <_dtoa_r+0x2c0>)
 8008002:	6013      	str	r3, [r2, #0]
 8008004:	4f81      	ldr	r7, [pc, #516]	@ (800820c <_dtoa_r+0x2c4>)
 8008006:	f000 bcd3 	b.w	80089b0 <_dtoa_r+0xa68>
 800800a:	aa0e      	add	r2, sp, #56	@ 0x38
 800800c:	a90f      	add	r1, sp, #60	@ 0x3c
 800800e:	4648      	mov	r0, r9
 8008010:	eeb0 0b48 	vmov.f64	d0, d8
 8008014:	f001 f918 	bl	8009248 <__d2b>
 8008018:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800801c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800801e:	9001      	str	r0, [sp, #4]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d045      	beq.n	80080b0 <_dtoa_r+0x168>
 8008024:	eeb0 7b48 	vmov.f64	d7, d8
 8008028:	ee18 1a90 	vmov	r1, s17
 800802c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008030:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8008034:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008038:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800803c:	2500      	movs	r5, #0
 800803e:	ee07 1a90 	vmov	s15, r1
 8008042:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8008046:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80081e0 <_dtoa_r+0x298>
 800804a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800804e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80081e8 <_dtoa_r+0x2a0>
 8008052:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008056:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80081f0 <_dtoa_r+0x2a8>
 800805a:	ee07 3a90 	vmov	s15, r3
 800805e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8008062:	eeb0 7b46 	vmov.f64	d7, d6
 8008066:	eea4 7b05 	vfma.f64	d7, d4, d5
 800806a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800806e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008076:	ee16 8a90 	vmov	r8, s13
 800807a:	d508      	bpl.n	800808e <_dtoa_r+0x146>
 800807c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008080:	eeb4 6b47 	vcmp.f64	d6, d7
 8008084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008088:	bf18      	it	ne
 800808a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800808e:	f1b8 0f16 	cmp.w	r8, #22
 8008092:	d82b      	bhi.n	80080ec <_dtoa_r+0x1a4>
 8008094:	495e      	ldr	r1, [pc, #376]	@ (8008210 <_dtoa_r+0x2c8>)
 8008096:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800809a:	ed91 7b00 	vldr	d7, [r1]
 800809e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80080a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080a6:	d501      	bpl.n	80080ac <_dtoa_r+0x164>
 80080a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80080ac:	2100      	movs	r1, #0
 80080ae:	e01e      	b.n	80080ee <_dtoa_r+0x1a6>
 80080b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080b2:	4413      	add	r3, r2
 80080b4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80080b8:	2920      	cmp	r1, #32
 80080ba:	bfc1      	itttt	gt
 80080bc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80080c0:	408e      	lslgt	r6, r1
 80080c2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80080c6:	fa24 f101 	lsrgt.w	r1, r4, r1
 80080ca:	bfd6      	itet	le
 80080cc:	f1c1 0120 	rsble	r1, r1, #32
 80080d0:	4331      	orrgt	r1, r6
 80080d2:	fa04 f101 	lslle.w	r1, r4, r1
 80080d6:	ee07 1a90 	vmov	s15, r1
 80080da:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80080de:	3b01      	subs	r3, #1
 80080e0:	ee17 1a90 	vmov	r1, s15
 80080e4:	2501      	movs	r5, #1
 80080e6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80080ea:	e7a8      	b.n	800803e <_dtoa_r+0xf6>
 80080ec:	2101      	movs	r1, #1
 80080ee:	1ad2      	subs	r2, r2, r3
 80080f0:	1e53      	subs	r3, r2, #1
 80080f2:	9306      	str	r3, [sp, #24]
 80080f4:	bf45      	ittet	mi
 80080f6:	f1c2 0301 	rsbmi	r3, r2, #1
 80080fa:	9304      	strmi	r3, [sp, #16]
 80080fc:	2300      	movpl	r3, #0
 80080fe:	2300      	movmi	r3, #0
 8008100:	bf4c      	ite	mi
 8008102:	9306      	strmi	r3, [sp, #24]
 8008104:	9304      	strpl	r3, [sp, #16]
 8008106:	f1b8 0f00 	cmp.w	r8, #0
 800810a:	910c      	str	r1, [sp, #48]	@ 0x30
 800810c:	db18      	blt.n	8008140 <_dtoa_r+0x1f8>
 800810e:	9b06      	ldr	r3, [sp, #24]
 8008110:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8008114:	4443      	add	r3, r8
 8008116:	9306      	str	r3, [sp, #24]
 8008118:	2300      	movs	r3, #0
 800811a:	9a07      	ldr	r2, [sp, #28]
 800811c:	2a09      	cmp	r2, #9
 800811e:	d845      	bhi.n	80081ac <_dtoa_r+0x264>
 8008120:	2a05      	cmp	r2, #5
 8008122:	bfc4      	itt	gt
 8008124:	3a04      	subgt	r2, #4
 8008126:	9207      	strgt	r2, [sp, #28]
 8008128:	9a07      	ldr	r2, [sp, #28]
 800812a:	f1a2 0202 	sub.w	r2, r2, #2
 800812e:	bfcc      	ite	gt
 8008130:	2400      	movgt	r4, #0
 8008132:	2401      	movle	r4, #1
 8008134:	2a03      	cmp	r2, #3
 8008136:	d844      	bhi.n	80081c2 <_dtoa_r+0x27a>
 8008138:	e8df f002 	tbb	[pc, r2]
 800813c:	0b173634 	.word	0x0b173634
 8008140:	9b04      	ldr	r3, [sp, #16]
 8008142:	2200      	movs	r2, #0
 8008144:	eba3 0308 	sub.w	r3, r3, r8
 8008148:	9304      	str	r3, [sp, #16]
 800814a:	920a      	str	r2, [sp, #40]	@ 0x28
 800814c:	f1c8 0300 	rsb	r3, r8, #0
 8008150:	e7e3      	b.n	800811a <_dtoa_r+0x1d2>
 8008152:	2201      	movs	r2, #1
 8008154:	9208      	str	r2, [sp, #32]
 8008156:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008158:	eb08 0b02 	add.w	fp, r8, r2
 800815c:	f10b 0a01 	add.w	sl, fp, #1
 8008160:	4652      	mov	r2, sl
 8008162:	2a01      	cmp	r2, #1
 8008164:	bfb8      	it	lt
 8008166:	2201      	movlt	r2, #1
 8008168:	e006      	b.n	8008178 <_dtoa_r+0x230>
 800816a:	2201      	movs	r2, #1
 800816c:	9208      	str	r2, [sp, #32]
 800816e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008170:	2a00      	cmp	r2, #0
 8008172:	dd29      	ble.n	80081c8 <_dtoa_r+0x280>
 8008174:	4693      	mov	fp, r2
 8008176:	4692      	mov	sl, r2
 8008178:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800817c:	2100      	movs	r1, #0
 800817e:	2004      	movs	r0, #4
 8008180:	f100 0614 	add.w	r6, r0, #20
 8008184:	4296      	cmp	r6, r2
 8008186:	d926      	bls.n	80081d6 <_dtoa_r+0x28e>
 8008188:	6079      	str	r1, [r7, #4]
 800818a:	4648      	mov	r0, r9
 800818c:	9305      	str	r3, [sp, #20]
 800818e:	f000 fd39 	bl	8008c04 <_Balloc>
 8008192:	9b05      	ldr	r3, [sp, #20]
 8008194:	4607      	mov	r7, r0
 8008196:	2800      	cmp	r0, #0
 8008198:	d13e      	bne.n	8008218 <_dtoa_r+0x2d0>
 800819a:	4b1e      	ldr	r3, [pc, #120]	@ (8008214 <_dtoa_r+0x2cc>)
 800819c:	4602      	mov	r2, r0
 800819e:	f240 11af 	movw	r1, #431	@ 0x1af
 80081a2:	e6ea      	b.n	8007f7a <_dtoa_r+0x32>
 80081a4:	2200      	movs	r2, #0
 80081a6:	e7e1      	b.n	800816c <_dtoa_r+0x224>
 80081a8:	2200      	movs	r2, #0
 80081aa:	e7d3      	b.n	8008154 <_dtoa_r+0x20c>
 80081ac:	2401      	movs	r4, #1
 80081ae:	2200      	movs	r2, #0
 80081b0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80081b4:	f04f 3bff 	mov.w	fp, #4294967295
 80081b8:	2100      	movs	r1, #0
 80081ba:	46da      	mov	sl, fp
 80081bc:	2212      	movs	r2, #18
 80081be:	9109      	str	r1, [sp, #36]	@ 0x24
 80081c0:	e7da      	b.n	8008178 <_dtoa_r+0x230>
 80081c2:	2201      	movs	r2, #1
 80081c4:	9208      	str	r2, [sp, #32]
 80081c6:	e7f5      	b.n	80081b4 <_dtoa_r+0x26c>
 80081c8:	f04f 0b01 	mov.w	fp, #1
 80081cc:	46da      	mov	sl, fp
 80081ce:	465a      	mov	r2, fp
 80081d0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80081d4:	e7d0      	b.n	8008178 <_dtoa_r+0x230>
 80081d6:	3101      	adds	r1, #1
 80081d8:	0040      	lsls	r0, r0, #1
 80081da:	e7d1      	b.n	8008180 <_dtoa_r+0x238>
 80081dc:	f3af 8000 	nop.w
 80081e0:	636f4361 	.word	0x636f4361
 80081e4:	3fd287a7 	.word	0x3fd287a7
 80081e8:	8b60c8b3 	.word	0x8b60c8b3
 80081ec:	3fc68a28 	.word	0x3fc68a28
 80081f0:	509f79fb 	.word	0x509f79fb
 80081f4:	3fd34413 	.word	0x3fd34413
 80081f8:	08009bbd 	.word	0x08009bbd
 80081fc:	08009bd4 	.word	0x08009bd4
 8008200:	7ff00000 	.word	0x7ff00000
 8008204:	08009bb9 	.word	0x08009bb9
 8008208:	08009b8d 	.word	0x08009b8d
 800820c:	08009b8c 	.word	0x08009b8c
 8008210:	08009d28 	.word	0x08009d28
 8008214:	08009c2c 	.word	0x08009c2c
 8008218:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800821c:	f1ba 0f0e 	cmp.w	sl, #14
 8008220:	6010      	str	r0, [r2, #0]
 8008222:	d86e      	bhi.n	8008302 <_dtoa_r+0x3ba>
 8008224:	2c00      	cmp	r4, #0
 8008226:	d06c      	beq.n	8008302 <_dtoa_r+0x3ba>
 8008228:	f1b8 0f00 	cmp.w	r8, #0
 800822c:	f340 80b4 	ble.w	8008398 <_dtoa_r+0x450>
 8008230:	4ac8      	ldr	r2, [pc, #800]	@ (8008554 <_dtoa_r+0x60c>)
 8008232:	f008 010f 	and.w	r1, r8, #15
 8008236:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800823a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800823e:	ed92 7b00 	vldr	d7, [r2]
 8008242:	ea4f 1128 	mov.w	r1, r8, asr #4
 8008246:	f000 809b 	beq.w	8008380 <_dtoa_r+0x438>
 800824a:	4ac3      	ldr	r2, [pc, #780]	@ (8008558 <_dtoa_r+0x610>)
 800824c:	ed92 6b08 	vldr	d6, [r2, #32]
 8008250:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8008254:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008258:	f001 010f 	and.w	r1, r1, #15
 800825c:	2203      	movs	r2, #3
 800825e:	48be      	ldr	r0, [pc, #760]	@ (8008558 <_dtoa_r+0x610>)
 8008260:	2900      	cmp	r1, #0
 8008262:	f040 808f 	bne.w	8008384 <_dtoa_r+0x43c>
 8008266:	ed9d 6b02 	vldr	d6, [sp, #8]
 800826a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800826e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008272:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008274:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008278:	2900      	cmp	r1, #0
 800827a:	f000 80b3 	beq.w	80083e4 <_dtoa_r+0x49c>
 800827e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8008282:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800828a:	f140 80ab 	bpl.w	80083e4 <_dtoa_r+0x49c>
 800828e:	f1ba 0f00 	cmp.w	sl, #0
 8008292:	f000 80a7 	beq.w	80083e4 <_dtoa_r+0x49c>
 8008296:	f1bb 0f00 	cmp.w	fp, #0
 800829a:	dd30      	ble.n	80082fe <_dtoa_r+0x3b6>
 800829c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80082a0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80082a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80082a8:	f108 31ff 	add.w	r1, r8, #4294967295
 80082ac:	9105      	str	r1, [sp, #20]
 80082ae:	3201      	adds	r2, #1
 80082b0:	465c      	mov	r4, fp
 80082b2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80082b6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80082ba:	ee07 2a90 	vmov	s15, r2
 80082be:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80082c2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80082c6:	ee15 2a90 	vmov	r2, s11
 80082ca:	ec51 0b15 	vmov	r0, r1, d5
 80082ce:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80082d2:	2c00      	cmp	r4, #0
 80082d4:	f040 808a 	bne.w	80083ec <_dtoa_r+0x4a4>
 80082d8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80082dc:	ee36 6b47 	vsub.f64	d6, d6, d7
 80082e0:	ec41 0b17 	vmov	d7, r0, r1
 80082e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80082e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082ec:	f300 826a 	bgt.w	80087c4 <_dtoa_r+0x87c>
 80082f0:	eeb1 7b47 	vneg.f64	d7, d7
 80082f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80082f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082fc:	d423      	bmi.n	8008346 <_dtoa_r+0x3fe>
 80082fe:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008302:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008304:	2a00      	cmp	r2, #0
 8008306:	f2c0 8129 	blt.w	800855c <_dtoa_r+0x614>
 800830a:	f1b8 0f0e 	cmp.w	r8, #14
 800830e:	f300 8125 	bgt.w	800855c <_dtoa_r+0x614>
 8008312:	4b90      	ldr	r3, [pc, #576]	@ (8008554 <_dtoa_r+0x60c>)
 8008314:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008318:	ed93 6b00 	vldr	d6, [r3]
 800831c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800831e:	2b00      	cmp	r3, #0
 8008320:	f280 80c8 	bge.w	80084b4 <_dtoa_r+0x56c>
 8008324:	f1ba 0f00 	cmp.w	sl, #0
 8008328:	f300 80c4 	bgt.w	80084b4 <_dtoa_r+0x56c>
 800832c:	d10b      	bne.n	8008346 <_dtoa_r+0x3fe>
 800832e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8008332:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008336:	ed9d 7b02 	vldr	d7, [sp, #8]
 800833a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800833e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008342:	f2c0 823c 	blt.w	80087be <_dtoa_r+0x876>
 8008346:	2400      	movs	r4, #0
 8008348:	4625      	mov	r5, r4
 800834a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800834c:	43db      	mvns	r3, r3
 800834e:	9305      	str	r3, [sp, #20]
 8008350:	463e      	mov	r6, r7
 8008352:	f04f 0800 	mov.w	r8, #0
 8008356:	4621      	mov	r1, r4
 8008358:	4648      	mov	r0, r9
 800835a:	f000 fc93 	bl	8008c84 <_Bfree>
 800835e:	2d00      	cmp	r5, #0
 8008360:	f000 80a2 	beq.w	80084a8 <_dtoa_r+0x560>
 8008364:	f1b8 0f00 	cmp.w	r8, #0
 8008368:	d005      	beq.n	8008376 <_dtoa_r+0x42e>
 800836a:	45a8      	cmp	r8, r5
 800836c:	d003      	beq.n	8008376 <_dtoa_r+0x42e>
 800836e:	4641      	mov	r1, r8
 8008370:	4648      	mov	r0, r9
 8008372:	f000 fc87 	bl	8008c84 <_Bfree>
 8008376:	4629      	mov	r1, r5
 8008378:	4648      	mov	r0, r9
 800837a:	f000 fc83 	bl	8008c84 <_Bfree>
 800837e:	e093      	b.n	80084a8 <_dtoa_r+0x560>
 8008380:	2202      	movs	r2, #2
 8008382:	e76c      	b.n	800825e <_dtoa_r+0x316>
 8008384:	07cc      	lsls	r4, r1, #31
 8008386:	d504      	bpl.n	8008392 <_dtoa_r+0x44a>
 8008388:	ed90 6b00 	vldr	d6, [r0]
 800838c:	3201      	adds	r2, #1
 800838e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008392:	1049      	asrs	r1, r1, #1
 8008394:	3008      	adds	r0, #8
 8008396:	e763      	b.n	8008260 <_dtoa_r+0x318>
 8008398:	d022      	beq.n	80083e0 <_dtoa_r+0x498>
 800839a:	f1c8 0100 	rsb	r1, r8, #0
 800839e:	4a6d      	ldr	r2, [pc, #436]	@ (8008554 <_dtoa_r+0x60c>)
 80083a0:	f001 000f 	and.w	r0, r1, #15
 80083a4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80083a8:	ed92 7b00 	vldr	d7, [r2]
 80083ac:	ee28 7b07 	vmul.f64	d7, d8, d7
 80083b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80083b4:	4868      	ldr	r0, [pc, #416]	@ (8008558 <_dtoa_r+0x610>)
 80083b6:	1109      	asrs	r1, r1, #4
 80083b8:	2400      	movs	r4, #0
 80083ba:	2202      	movs	r2, #2
 80083bc:	b929      	cbnz	r1, 80083ca <_dtoa_r+0x482>
 80083be:	2c00      	cmp	r4, #0
 80083c0:	f43f af57 	beq.w	8008272 <_dtoa_r+0x32a>
 80083c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80083c8:	e753      	b.n	8008272 <_dtoa_r+0x32a>
 80083ca:	07ce      	lsls	r6, r1, #31
 80083cc:	d505      	bpl.n	80083da <_dtoa_r+0x492>
 80083ce:	ed90 6b00 	vldr	d6, [r0]
 80083d2:	3201      	adds	r2, #1
 80083d4:	2401      	movs	r4, #1
 80083d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80083da:	1049      	asrs	r1, r1, #1
 80083dc:	3008      	adds	r0, #8
 80083de:	e7ed      	b.n	80083bc <_dtoa_r+0x474>
 80083e0:	2202      	movs	r2, #2
 80083e2:	e746      	b.n	8008272 <_dtoa_r+0x32a>
 80083e4:	f8cd 8014 	str.w	r8, [sp, #20]
 80083e8:	4654      	mov	r4, sl
 80083ea:	e762      	b.n	80082b2 <_dtoa_r+0x36a>
 80083ec:	4a59      	ldr	r2, [pc, #356]	@ (8008554 <_dtoa_r+0x60c>)
 80083ee:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80083f2:	ed12 4b02 	vldr	d4, [r2, #-8]
 80083f6:	9a08      	ldr	r2, [sp, #32]
 80083f8:	ec41 0b17 	vmov	d7, r0, r1
 80083fc:	443c      	add	r4, r7
 80083fe:	b34a      	cbz	r2, 8008454 <_dtoa_r+0x50c>
 8008400:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8008404:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8008408:	463e      	mov	r6, r7
 800840a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800840e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8008412:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008416:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800841a:	ee14 2a90 	vmov	r2, s9
 800841e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008422:	3230      	adds	r2, #48	@ 0x30
 8008424:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008428:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800842c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008430:	f806 2b01 	strb.w	r2, [r6], #1
 8008434:	d438      	bmi.n	80084a8 <_dtoa_r+0x560>
 8008436:	ee32 5b46 	vsub.f64	d5, d2, d6
 800843a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800843e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008442:	d46e      	bmi.n	8008522 <_dtoa_r+0x5da>
 8008444:	42a6      	cmp	r6, r4
 8008446:	f43f af5a 	beq.w	80082fe <_dtoa_r+0x3b6>
 800844a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800844e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008452:	e7e0      	b.n	8008416 <_dtoa_r+0x4ce>
 8008454:	4621      	mov	r1, r4
 8008456:	463e      	mov	r6, r7
 8008458:	ee27 7b04 	vmul.f64	d7, d7, d4
 800845c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8008460:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008464:	ee14 2a90 	vmov	r2, s9
 8008468:	3230      	adds	r2, #48	@ 0x30
 800846a:	f806 2b01 	strb.w	r2, [r6], #1
 800846e:	42a6      	cmp	r6, r4
 8008470:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008474:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008478:	d119      	bne.n	80084ae <_dtoa_r+0x566>
 800847a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800847e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008482:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8008486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800848a:	dc4a      	bgt.n	8008522 <_dtoa_r+0x5da>
 800848c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8008490:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8008494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008498:	f57f af31 	bpl.w	80082fe <_dtoa_r+0x3b6>
 800849c:	460e      	mov	r6, r1
 800849e:	3901      	subs	r1, #1
 80084a0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80084a4:	2b30      	cmp	r3, #48	@ 0x30
 80084a6:	d0f9      	beq.n	800849c <_dtoa_r+0x554>
 80084a8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80084ac:	e027      	b.n	80084fe <_dtoa_r+0x5b6>
 80084ae:	ee26 6b03 	vmul.f64	d6, d6, d3
 80084b2:	e7d5      	b.n	8008460 <_dtoa_r+0x518>
 80084b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80084b8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80084bc:	463e      	mov	r6, r7
 80084be:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80084c2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80084c6:	ee15 3a10 	vmov	r3, s10
 80084ca:	3330      	adds	r3, #48	@ 0x30
 80084cc:	f806 3b01 	strb.w	r3, [r6], #1
 80084d0:	1bf3      	subs	r3, r6, r7
 80084d2:	459a      	cmp	sl, r3
 80084d4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80084d8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80084dc:	d132      	bne.n	8008544 <_dtoa_r+0x5fc>
 80084de:	ee37 7b07 	vadd.f64	d7, d7, d7
 80084e2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80084e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084ea:	dc18      	bgt.n	800851e <_dtoa_r+0x5d6>
 80084ec:	eeb4 7b46 	vcmp.f64	d7, d6
 80084f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084f4:	d103      	bne.n	80084fe <_dtoa_r+0x5b6>
 80084f6:	ee15 3a10 	vmov	r3, s10
 80084fa:	07db      	lsls	r3, r3, #31
 80084fc:	d40f      	bmi.n	800851e <_dtoa_r+0x5d6>
 80084fe:	9901      	ldr	r1, [sp, #4]
 8008500:	4648      	mov	r0, r9
 8008502:	f000 fbbf 	bl	8008c84 <_Bfree>
 8008506:	2300      	movs	r3, #0
 8008508:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800850a:	7033      	strb	r3, [r6, #0]
 800850c:	f108 0301 	add.w	r3, r8, #1
 8008510:	6013      	str	r3, [r2, #0]
 8008512:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008514:	2b00      	cmp	r3, #0
 8008516:	f000 824b 	beq.w	80089b0 <_dtoa_r+0xa68>
 800851a:	601e      	str	r6, [r3, #0]
 800851c:	e248      	b.n	80089b0 <_dtoa_r+0xa68>
 800851e:	f8cd 8014 	str.w	r8, [sp, #20]
 8008522:	4633      	mov	r3, r6
 8008524:	461e      	mov	r6, r3
 8008526:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800852a:	2a39      	cmp	r2, #57	@ 0x39
 800852c:	d106      	bne.n	800853c <_dtoa_r+0x5f4>
 800852e:	429f      	cmp	r7, r3
 8008530:	d1f8      	bne.n	8008524 <_dtoa_r+0x5dc>
 8008532:	9a05      	ldr	r2, [sp, #20]
 8008534:	3201      	adds	r2, #1
 8008536:	9205      	str	r2, [sp, #20]
 8008538:	2230      	movs	r2, #48	@ 0x30
 800853a:	703a      	strb	r2, [r7, #0]
 800853c:	781a      	ldrb	r2, [r3, #0]
 800853e:	3201      	adds	r2, #1
 8008540:	701a      	strb	r2, [r3, #0]
 8008542:	e7b1      	b.n	80084a8 <_dtoa_r+0x560>
 8008544:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008548:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800854c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008550:	d1b5      	bne.n	80084be <_dtoa_r+0x576>
 8008552:	e7d4      	b.n	80084fe <_dtoa_r+0x5b6>
 8008554:	08009d28 	.word	0x08009d28
 8008558:	08009d00 	.word	0x08009d00
 800855c:	9908      	ldr	r1, [sp, #32]
 800855e:	2900      	cmp	r1, #0
 8008560:	f000 80e9 	beq.w	8008736 <_dtoa_r+0x7ee>
 8008564:	9907      	ldr	r1, [sp, #28]
 8008566:	2901      	cmp	r1, #1
 8008568:	f300 80cb 	bgt.w	8008702 <_dtoa_r+0x7ba>
 800856c:	2d00      	cmp	r5, #0
 800856e:	f000 80c4 	beq.w	80086fa <_dtoa_r+0x7b2>
 8008572:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008576:	9e04      	ldr	r6, [sp, #16]
 8008578:	461c      	mov	r4, r3
 800857a:	9305      	str	r3, [sp, #20]
 800857c:	9b04      	ldr	r3, [sp, #16]
 800857e:	4413      	add	r3, r2
 8008580:	9304      	str	r3, [sp, #16]
 8008582:	9b06      	ldr	r3, [sp, #24]
 8008584:	2101      	movs	r1, #1
 8008586:	4413      	add	r3, r2
 8008588:	4648      	mov	r0, r9
 800858a:	9306      	str	r3, [sp, #24]
 800858c:	f000 fc2e 	bl	8008dec <__i2b>
 8008590:	9b05      	ldr	r3, [sp, #20]
 8008592:	4605      	mov	r5, r0
 8008594:	b166      	cbz	r6, 80085b0 <_dtoa_r+0x668>
 8008596:	9a06      	ldr	r2, [sp, #24]
 8008598:	2a00      	cmp	r2, #0
 800859a:	dd09      	ble.n	80085b0 <_dtoa_r+0x668>
 800859c:	42b2      	cmp	r2, r6
 800859e:	9904      	ldr	r1, [sp, #16]
 80085a0:	bfa8      	it	ge
 80085a2:	4632      	movge	r2, r6
 80085a4:	1a89      	subs	r1, r1, r2
 80085a6:	9104      	str	r1, [sp, #16]
 80085a8:	9906      	ldr	r1, [sp, #24]
 80085aa:	1ab6      	subs	r6, r6, r2
 80085ac:	1a8a      	subs	r2, r1, r2
 80085ae:	9206      	str	r2, [sp, #24]
 80085b0:	b30b      	cbz	r3, 80085f6 <_dtoa_r+0x6ae>
 80085b2:	9a08      	ldr	r2, [sp, #32]
 80085b4:	2a00      	cmp	r2, #0
 80085b6:	f000 80c5 	beq.w	8008744 <_dtoa_r+0x7fc>
 80085ba:	2c00      	cmp	r4, #0
 80085bc:	f000 80bf 	beq.w	800873e <_dtoa_r+0x7f6>
 80085c0:	4629      	mov	r1, r5
 80085c2:	4622      	mov	r2, r4
 80085c4:	4648      	mov	r0, r9
 80085c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80085c8:	f000 fcc8 	bl	8008f5c <__pow5mult>
 80085cc:	9a01      	ldr	r2, [sp, #4]
 80085ce:	4601      	mov	r1, r0
 80085d0:	4605      	mov	r5, r0
 80085d2:	4648      	mov	r0, r9
 80085d4:	f000 fc20 	bl	8008e18 <__multiply>
 80085d8:	9901      	ldr	r1, [sp, #4]
 80085da:	9005      	str	r0, [sp, #20]
 80085dc:	4648      	mov	r0, r9
 80085de:	f000 fb51 	bl	8008c84 <_Bfree>
 80085e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085e4:	1b1b      	subs	r3, r3, r4
 80085e6:	f000 80b0 	beq.w	800874a <_dtoa_r+0x802>
 80085ea:	9905      	ldr	r1, [sp, #20]
 80085ec:	461a      	mov	r2, r3
 80085ee:	4648      	mov	r0, r9
 80085f0:	f000 fcb4 	bl	8008f5c <__pow5mult>
 80085f4:	9001      	str	r0, [sp, #4]
 80085f6:	2101      	movs	r1, #1
 80085f8:	4648      	mov	r0, r9
 80085fa:	f000 fbf7 	bl	8008dec <__i2b>
 80085fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008600:	4604      	mov	r4, r0
 8008602:	2b00      	cmp	r3, #0
 8008604:	f000 81da 	beq.w	80089bc <_dtoa_r+0xa74>
 8008608:	461a      	mov	r2, r3
 800860a:	4601      	mov	r1, r0
 800860c:	4648      	mov	r0, r9
 800860e:	f000 fca5 	bl	8008f5c <__pow5mult>
 8008612:	9b07      	ldr	r3, [sp, #28]
 8008614:	2b01      	cmp	r3, #1
 8008616:	4604      	mov	r4, r0
 8008618:	f300 80a0 	bgt.w	800875c <_dtoa_r+0x814>
 800861c:	9b02      	ldr	r3, [sp, #8]
 800861e:	2b00      	cmp	r3, #0
 8008620:	f040 8096 	bne.w	8008750 <_dtoa_r+0x808>
 8008624:	9b03      	ldr	r3, [sp, #12]
 8008626:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800862a:	2a00      	cmp	r2, #0
 800862c:	f040 8092 	bne.w	8008754 <_dtoa_r+0x80c>
 8008630:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008634:	0d12      	lsrs	r2, r2, #20
 8008636:	0512      	lsls	r2, r2, #20
 8008638:	2a00      	cmp	r2, #0
 800863a:	f000 808d 	beq.w	8008758 <_dtoa_r+0x810>
 800863e:	9b04      	ldr	r3, [sp, #16]
 8008640:	3301      	adds	r3, #1
 8008642:	9304      	str	r3, [sp, #16]
 8008644:	9b06      	ldr	r3, [sp, #24]
 8008646:	3301      	adds	r3, #1
 8008648:	9306      	str	r3, [sp, #24]
 800864a:	2301      	movs	r3, #1
 800864c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800864e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008650:	2b00      	cmp	r3, #0
 8008652:	f000 81b9 	beq.w	80089c8 <_dtoa_r+0xa80>
 8008656:	6922      	ldr	r2, [r4, #16]
 8008658:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800865c:	6910      	ldr	r0, [r2, #16]
 800865e:	f000 fb79 	bl	8008d54 <__hi0bits>
 8008662:	f1c0 0020 	rsb	r0, r0, #32
 8008666:	9b06      	ldr	r3, [sp, #24]
 8008668:	4418      	add	r0, r3
 800866a:	f010 001f 	ands.w	r0, r0, #31
 800866e:	f000 8081 	beq.w	8008774 <_dtoa_r+0x82c>
 8008672:	f1c0 0220 	rsb	r2, r0, #32
 8008676:	2a04      	cmp	r2, #4
 8008678:	dd73      	ble.n	8008762 <_dtoa_r+0x81a>
 800867a:	9b04      	ldr	r3, [sp, #16]
 800867c:	f1c0 001c 	rsb	r0, r0, #28
 8008680:	4403      	add	r3, r0
 8008682:	9304      	str	r3, [sp, #16]
 8008684:	9b06      	ldr	r3, [sp, #24]
 8008686:	4406      	add	r6, r0
 8008688:	4403      	add	r3, r0
 800868a:	9306      	str	r3, [sp, #24]
 800868c:	9b04      	ldr	r3, [sp, #16]
 800868e:	2b00      	cmp	r3, #0
 8008690:	dd05      	ble.n	800869e <_dtoa_r+0x756>
 8008692:	9901      	ldr	r1, [sp, #4]
 8008694:	461a      	mov	r2, r3
 8008696:	4648      	mov	r0, r9
 8008698:	f000 fcba 	bl	8009010 <__lshift>
 800869c:	9001      	str	r0, [sp, #4]
 800869e:	9b06      	ldr	r3, [sp, #24]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	dd05      	ble.n	80086b0 <_dtoa_r+0x768>
 80086a4:	4621      	mov	r1, r4
 80086a6:	461a      	mov	r2, r3
 80086a8:	4648      	mov	r0, r9
 80086aa:	f000 fcb1 	bl	8009010 <__lshift>
 80086ae:	4604      	mov	r4, r0
 80086b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d060      	beq.n	8008778 <_dtoa_r+0x830>
 80086b6:	9801      	ldr	r0, [sp, #4]
 80086b8:	4621      	mov	r1, r4
 80086ba:	f000 fd15 	bl	80090e8 <__mcmp>
 80086be:	2800      	cmp	r0, #0
 80086c0:	da5a      	bge.n	8008778 <_dtoa_r+0x830>
 80086c2:	f108 33ff 	add.w	r3, r8, #4294967295
 80086c6:	9305      	str	r3, [sp, #20]
 80086c8:	9901      	ldr	r1, [sp, #4]
 80086ca:	2300      	movs	r3, #0
 80086cc:	220a      	movs	r2, #10
 80086ce:	4648      	mov	r0, r9
 80086d0:	f000 fafa 	bl	8008cc8 <__multadd>
 80086d4:	9b08      	ldr	r3, [sp, #32]
 80086d6:	9001      	str	r0, [sp, #4]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	f000 8177 	beq.w	80089cc <_dtoa_r+0xa84>
 80086de:	4629      	mov	r1, r5
 80086e0:	2300      	movs	r3, #0
 80086e2:	220a      	movs	r2, #10
 80086e4:	4648      	mov	r0, r9
 80086e6:	f000 faef 	bl	8008cc8 <__multadd>
 80086ea:	f1bb 0f00 	cmp.w	fp, #0
 80086ee:	4605      	mov	r5, r0
 80086f0:	dc6e      	bgt.n	80087d0 <_dtoa_r+0x888>
 80086f2:	9b07      	ldr	r3, [sp, #28]
 80086f4:	2b02      	cmp	r3, #2
 80086f6:	dc48      	bgt.n	800878a <_dtoa_r+0x842>
 80086f8:	e06a      	b.n	80087d0 <_dtoa_r+0x888>
 80086fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80086fc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008700:	e739      	b.n	8008576 <_dtoa_r+0x62e>
 8008702:	f10a 34ff 	add.w	r4, sl, #4294967295
 8008706:	42a3      	cmp	r3, r4
 8008708:	db07      	blt.n	800871a <_dtoa_r+0x7d2>
 800870a:	f1ba 0f00 	cmp.w	sl, #0
 800870e:	eba3 0404 	sub.w	r4, r3, r4
 8008712:	db0b      	blt.n	800872c <_dtoa_r+0x7e4>
 8008714:	9e04      	ldr	r6, [sp, #16]
 8008716:	4652      	mov	r2, sl
 8008718:	e72f      	b.n	800857a <_dtoa_r+0x632>
 800871a:	1ae2      	subs	r2, r4, r3
 800871c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800871e:	9e04      	ldr	r6, [sp, #16]
 8008720:	4413      	add	r3, r2
 8008722:	930a      	str	r3, [sp, #40]	@ 0x28
 8008724:	4652      	mov	r2, sl
 8008726:	4623      	mov	r3, r4
 8008728:	2400      	movs	r4, #0
 800872a:	e726      	b.n	800857a <_dtoa_r+0x632>
 800872c:	9a04      	ldr	r2, [sp, #16]
 800872e:	eba2 060a 	sub.w	r6, r2, sl
 8008732:	2200      	movs	r2, #0
 8008734:	e721      	b.n	800857a <_dtoa_r+0x632>
 8008736:	9e04      	ldr	r6, [sp, #16]
 8008738:	9d08      	ldr	r5, [sp, #32]
 800873a:	461c      	mov	r4, r3
 800873c:	e72a      	b.n	8008594 <_dtoa_r+0x64c>
 800873e:	9a01      	ldr	r2, [sp, #4]
 8008740:	9205      	str	r2, [sp, #20]
 8008742:	e752      	b.n	80085ea <_dtoa_r+0x6a2>
 8008744:	9901      	ldr	r1, [sp, #4]
 8008746:	461a      	mov	r2, r3
 8008748:	e751      	b.n	80085ee <_dtoa_r+0x6a6>
 800874a:	9b05      	ldr	r3, [sp, #20]
 800874c:	9301      	str	r3, [sp, #4]
 800874e:	e752      	b.n	80085f6 <_dtoa_r+0x6ae>
 8008750:	2300      	movs	r3, #0
 8008752:	e77b      	b.n	800864c <_dtoa_r+0x704>
 8008754:	9b02      	ldr	r3, [sp, #8]
 8008756:	e779      	b.n	800864c <_dtoa_r+0x704>
 8008758:	920b      	str	r2, [sp, #44]	@ 0x2c
 800875a:	e778      	b.n	800864e <_dtoa_r+0x706>
 800875c:	2300      	movs	r3, #0
 800875e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008760:	e779      	b.n	8008656 <_dtoa_r+0x70e>
 8008762:	d093      	beq.n	800868c <_dtoa_r+0x744>
 8008764:	9b04      	ldr	r3, [sp, #16]
 8008766:	321c      	adds	r2, #28
 8008768:	4413      	add	r3, r2
 800876a:	9304      	str	r3, [sp, #16]
 800876c:	9b06      	ldr	r3, [sp, #24]
 800876e:	4416      	add	r6, r2
 8008770:	4413      	add	r3, r2
 8008772:	e78a      	b.n	800868a <_dtoa_r+0x742>
 8008774:	4602      	mov	r2, r0
 8008776:	e7f5      	b.n	8008764 <_dtoa_r+0x81c>
 8008778:	f1ba 0f00 	cmp.w	sl, #0
 800877c:	f8cd 8014 	str.w	r8, [sp, #20]
 8008780:	46d3      	mov	fp, sl
 8008782:	dc21      	bgt.n	80087c8 <_dtoa_r+0x880>
 8008784:	9b07      	ldr	r3, [sp, #28]
 8008786:	2b02      	cmp	r3, #2
 8008788:	dd1e      	ble.n	80087c8 <_dtoa_r+0x880>
 800878a:	f1bb 0f00 	cmp.w	fp, #0
 800878e:	f47f addc 	bne.w	800834a <_dtoa_r+0x402>
 8008792:	4621      	mov	r1, r4
 8008794:	465b      	mov	r3, fp
 8008796:	2205      	movs	r2, #5
 8008798:	4648      	mov	r0, r9
 800879a:	f000 fa95 	bl	8008cc8 <__multadd>
 800879e:	4601      	mov	r1, r0
 80087a0:	4604      	mov	r4, r0
 80087a2:	9801      	ldr	r0, [sp, #4]
 80087a4:	f000 fca0 	bl	80090e8 <__mcmp>
 80087a8:	2800      	cmp	r0, #0
 80087aa:	f77f adce 	ble.w	800834a <_dtoa_r+0x402>
 80087ae:	463e      	mov	r6, r7
 80087b0:	2331      	movs	r3, #49	@ 0x31
 80087b2:	f806 3b01 	strb.w	r3, [r6], #1
 80087b6:	9b05      	ldr	r3, [sp, #20]
 80087b8:	3301      	adds	r3, #1
 80087ba:	9305      	str	r3, [sp, #20]
 80087bc:	e5c9      	b.n	8008352 <_dtoa_r+0x40a>
 80087be:	f8cd 8014 	str.w	r8, [sp, #20]
 80087c2:	4654      	mov	r4, sl
 80087c4:	4625      	mov	r5, r4
 80087c6:	e7f2      	b.n	80087ae <_dtoa_r+0x866>
 80087c8:	9b08      	ldr	r3, [sp, #32]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	f000 8102 	beq.w	80089d4 <_dtoa_r+0xa8c>
 80087d0:	2e00      	cmp	r6, #0
 80087d2:	dd05      	ble.n	80087e0 <_dtoa_r+0x898>
 80087d4:	4629      	mov	r1, r5
 80087d6:	4632      	mov	r2, r6
 80087d8:	4648      	mov	r0, r9
 80087da:	f000 fc19 	bl	8009010 <__lshift>
 80087de:	4605      	mov	r5, r0
 80087e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d058      	beq.n	8008898 <_dtoa_r+0x950>
 80087e6:	6869      	ldr	r1, [r5, #4]
 80087e8:	4648      	mov	r0, r9
 80087ea:	f000 fa0b 	bl	8008c04 <_Balloc>
 80087ee:	4606      	mov	r6, r0
 80087f0:	b928      	cbnz	r0, 80087fe <_dtoa_r+0x8b6>
 80087f2:	4b82      	ldr	r3, [pc, #520]	@ (80089fc <_dtoa_r+0xab4>)
 80087f4:	4602      	mov	r2, r0
 80087f6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80087fa:	f7ff bbbe 	b.w	8007f7a <_dtoa_r+0x32>
 80087fe:	692a      	ldr	r2, [r5, #16]
 8008800:	3202      	adds	r2, #2
 8008802:	0092      	lsls	r2, r2, #2
 8008804:	f105 010c 	add.w	r1, r5, #12
 8008808:	300c      	adds	r0, #12
 800880a:	f7ff fb04 	bl	8007e16 <memcpy>
 800880e:	2201      	movs	r2, #1
 8008810:	4631      	mov	r1, r6
 8008812:	4648      	mov	r0, r9
 8008814:	f000 fbfc 	bl	8009010 <__lshift>
 8008818:	1c7b      	adds	r3, r7, #1
 800881a:	9304      	str	r3, [sp, #16]
 800881c:	eb07 030b 	add.w	r3, r7, fp
 8008820:	9309      	str	r3, [sp, #36]	@ 0x24
 8008822:	9b02      	ldr	r3, [sp, #8]
 8008824:	f003 0301 	and.w	r3, r3, #1
 8008828:	46a8      	mov	r8, r5
 800882a:	9308      	str	r3, [sp, #32]
 800882c:	4605      	mov	r5, r0
 800882e:	9b04      	ldr	r3, [sp, #16]
 8008830:	9801      	ldr	r0, [sp, #4]
 8008832:	4621      	mov	r1, r4
 8008834:	f103 3bff 	add.w	fp, r3, #4294967295
 8008838:	f7ff fafb 	bl	8007e32 <quorem>
 800883c:	4641      	mov	r1, r8
 800883e:	9002      	str	r0, [sp, #8]
 8008840:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008844:	9801      	ldr	r0, [sp, #4]
 8008846:	f000 fc4f 	bl	80090e8 <__mcmp>
 800884a:	462a      	mov	r2, r5
 800884c:	9006      	str	r0, [sp, #24]
 800884e:	4621      	mov	r1, r4
 8008850:	4648      	mov	r0, r9
 8008852:	f000 fc65 	bl	8009120 <__mdiff>
 8008856:	68c2      	ldr	r2, [r0, #12]
 8008858:	4606      	mov	r6, r0
 800885a:	b9fa      	cbnz	r2, 800889c <_dtoa_r+0x954>
 800885c:	4601      	mov	r1, r0
 800885e:	9801      	ldr	r0, [sp, #4]
 8008860:	f000 fc42 	bl	80090e8 <__mcmp>
 8008864:	4602      	mov	r2, r0
 8008866:	4631      	mov	r1, r6
 8008868:	4648      	mov	r0, r9
 800886a:	920a      	str	r2, [sp, #40]	@ 0x28
 800886c:	f000 fa0a 	bl	8008c84 <_Bfree>
 8008870:	9b07      	ldr	r3, [sp, #28]
 8008872:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008874:	9e04      	ldr	r6, [sp, #16]
 8008876:	ea42 0103 	orr.w	r1, r2, r3
 800887a:	9b08      	ldr	r3, [sp, #32]
 800887c:	4319      	orrs	r1, r3
 800887e:	d10f      	bne.n	80088a0 <_dtoa_r+0x958>
 8008880:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008884:	d028      	beq.n	80088d8 <_dtoa_r+0x990>
 8008886:	9b06      	ldr	r3, [sp, #24]
 8008888:	2b00      	cmp	r3, #0
 800888a:	dd02      	ble.n	8008892 <_dtoa_r+0x94a>
 800888c:	9b02      	ldr	r3, [sp, #8]
 800888e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8008892:	f88b a000 	strb.w	sl, [fp]
 8008896:	e55e      	b.n	8008356 <_dtoa_r+0x40e>
 8008898:	4628      	mov	r0, r5
 800889a:	e7bd      	b.n	8008818 <_dtoa_r+0x8d0>
 800889c:	2201      	movs	r2, #1
 800889e:	e7e2      	b.n	8008866 <_dtoa_r+0x91e>
 80088a0:	9b06      	ldr	r3, [sp, #24]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	db04      	blt.n	80088b0 <_dtoa_r+0x968>
 80088a6:	9907      	ldr	r1, [sp, #28]
 80088a8:	430b      	orrs	r3, r1
 80088aa:	9908      	ldr	r1, [sp, #32]
 80088ac:	430b      	orrs	r3, r1
 80088ae:	d120      	bne.n	80088f2 <_dtoa_r+0x9aa>
 80088b0:	2a00      	cmp	r2, #0
 80088b2:	ddee      	ble.n	8008892 <_dtoa_r+0x94a>
 80088b4:	9901      	ldr	r1, [sp, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	4648      	mov	r0, r9
 80088ba:	f000 fba9 	bl	8009010 <__lshift>
 80088be:	4621      	mov	r1, r4
 80088c0:	9001      	str	r0, [sp, #4]
 80088c2:	f000 fc11 	bl	80090e8 <__mcmp>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	dc03      	bgt.n	80088d2 <_dtoa_r+0x98a>
 80088ca:	d1e2      	bne.n	8008892 <_dtoa_r+0x94a>
 80088cc:	f01a 0f01 	tst.w	sl, #1
 80088d0:	d0df      	beq.n	8008892 <_dtoa_r+0x94a>
 80088d2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80088d6:	d1d9      	bne.n	800888c <_dtoa_r+0x944>
 80088d8:	2339      	movs	r3, #57	@ 0x39
 80088da:	f88b 3000 	strb.w	r3, [fp]
 80088de:	4633      	mov	r3, r6
 80088e0:	461e      	mov	r6, r3
 80088e2:	3b01      	subs	r3, #1
 80088e4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80088e8:	2a39      	cmp	r2, #57	@ 0x39
 80088ea:	d052      	beq.n	8008992 <_dtoa_r+0xa4a>
 80088ec:	3201      	adds	r2, #1
 80088ee:	701a      	strb	r2, [r3, #0]
 80088f0:	e531      	b.n	8008356 <_dtoa_r+0x40e>
 80088f2:	2a00      	cmp	r2, #0
 80088f4:	dd07      	ble.n	8008906 <_dtoa_r+0x9be>
 80088f6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80088fa:	d0ed      	beq.n	80088d8 <_dtoa_r+0x990>
 80088fc:	f10a 0301 	add.w	r3, sl, #1
 8008900:	f88b 3000 	strb.w	r3, [fp]
 8008904:	e527      	b.n	8008356 <_dtoa_r+0x40e>
 8008906:	9b04      	ldr	r3, [sp, #16]
 8008908:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800890a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800890e:	4293      	cmp	r3, r2
 8008910:	d029      	beq.n	8008966 <_dtoa_r+0xa1e>
 8008912:	9901      	ldr	r1, [sp, #4]
 8008914:	2300      	movs	r3, #0
 8008916:	220a      	movs	r2, #10
 8008918:	4648      	mov	r0, r9
 800891a:	f000 f9d5 	bl	8008cc8 <__multadd>
 800891e:	45a8      	cmp	r8, r5
 8008920:	9001      	str	r0, [sp, #4]
 8008922:	f04f 0300 	mov.w	r3, #0
 8008926:	f04f 020a 	mov.w	r2, #10
 800892a:	4641      	mov	r1, r8
 800892c:	4648      	mov	r0, r9
 800892e:	d107      	bne.n	8008940 <_dtoa_r+0x9f8>
 8008930:	f000 f9ca 	bl	8008cc8 <__multadd>
 8008934:	4680      	mov	r8, r0
 8008936:	4605      	mov	r5, r0
 8008938:	9b04      	ldr	r3, [sp, #16]
 800893a:	3301      	adds	r3, #1
 800893c:	9304      	str	r3, [sp, #16]
 800893e:	e776      	b.n	800882e <_dtoa_r+0x8e6>
 8008940:	f000 f9c2 	bl	8008cc8 <__multadd>
 8008944:	4629      	mov	r1, r5
 8008946:	4680      	mov	r8, r0
 8008948:	2300      	movs	r3, #0
 800894a:	220a      	movs	r2, #10
 800894c:	4648      	mov	r0, r9
 800894e:	f000 f9bb 	bl	8008cc8 <__multadd>
 8008952:	4605      	mov	r5, r0
 8008954:	e7f0      	b.n	8008938 <_dtoa_r+0x9f0>
 8008956:	f1bb 0f00 	cmp.w	fp, #0
 800895a:	bfcc      	ite	gt
 800895c:	465e      	movgt	r6, fp
 800895e:	2601      	movle	r6, #1
 8008960:	443e      	add	r6, r7
 8008962:	f04f 0800 	mov.w	r8, #0
 8008966:	9901      	ldr	r1, [sp, #4]
 8008968:	2201      	movs	r2, #1
 800896a:	4648      	mov	r0, r9
 800896c:	f000 fb50 	bl	8009010 <__lshift>
 8008970:	4621      	mov	r1, r4
 8008972:	9001      	str	r0, [sp, #4]
 8008974:	f000 fbb8 	bl	80090e8 <__mcmp>
 8008978:	2800      	cmp	r0, #0
 800897a:	dcb0      	bgt.n	80088de <_dtoa_r+0x996>
 800897c:	d102      	bne.n	8008984 <_dtoa_r+0xa3c>
 800897e:	f01a 0f01 	tst.w	sl, #1
 8008982:	d1ac      	bne.n	80088de <_dtoa_r+0x996>
 8008984:	4633      	mov	r3, r6
 8008986:	461e      	mov	r6, r3
 8008988:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800898c:	2a30      	cmp	r2, #48	@ 0x30
 800898e:	d0fa      	beq.n	8008986 <_dtoa_r+0xa3e>
 8008990:	e4e1      	b.n	8008356 <_dtoa_r+0x40e>
 8008992:	429f      	cmp	r7, r3
 8008994:	d1a4      	bne.n	80088e0 <_dtoa_r+0x998>
 8008996:	9b05      	ldr	r3, [sp, #20]
 8008998:	3301      	adds	r3, #1
 800899a:	9305      	str	r3, [sp, #20]
 800899c:	2331      	movs	r3, #49	@ 0x31
 800899e:	703b      	strb	r3, [r7, #0]
 80089a0:	e4d9      	b.n	8008356 <_dtoa_r+0x40e>
 80089a2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80089a4:	4f16      	ldr	r7, [pc, #88]	@ (8008a00 <_dtoa_r+0xab8>)
 80089a6:	b11b      	cbz	r3, 80089b0 <_dtoa_r+0xa68>
 80089a8:	f107 0308 	add.w	r3, r7, #8
 80089ac:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80089ae:	6013      	str	r3, [r2, #0]
 80089b0:	4638      	mov	r0, r7
 80089b2:	b011      	add	sp, #68	@ 0x44
 80089b4:	ecbd 8b02 	vpop	{d8}
 80089b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089bc:	9b07      	ldr	r3, [sp, #28]
 80089be:	2b01      	cmp	r3, #1
 80089c0:	f77f ae2c 	ble.w	800861c <_dtoa_r+0x6d4>
 80089c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80089c8:	2001      	movs	r0, #1
 80089ca:	e64c      	b.n	8008666 <_dtoa_r+0x71e>
 80089cc:	f1bb 0f00 	cmp.w	fp, #0
 80089d0:	f77f aed8 	ble.w	8008784 <_dtoa_r+0x83c>
 80089d4:	463e      	mov	r6, r7
 80089d6:	9801      	ldr	r0, [sp, #4]
 80089d8:	4621      	mov	r1, r4
 80089da:	f7ff fa2a 	bl	8007e32 <quorem>
 80089de:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80089e2:	f806 ab01 	strb.w	sl, [r6], #1
 80089e6:	1bf2      	subs	r2, r6, r7
 80089e8:	4593      	cmp	fp, r2
 80089ea:	ddb4      	ble.n	8008956 <_dtoa_r+0xa0e>
 80089ec:	9901      	ldr	r1, [sp, #4]
 80089ee:	2300      	movs	r3, #0
 80089f0:	220a      	movs	r2, #10
 80089f2:	4648      	mov	r0, r9
 80089f4:	f000 f968 	bl	8008cc8 <__multadd>
 80089f8:	9001      	str	r0, [sp, #4]
 80089fa:	e7ec      	b.n	80089d6 <_dtoa_r+0xa8e>
 80089fc:	08009c2c 	.word	0x08009c2c
 8008a00:	08009bb0 	.word	0x08009bb0

08008a04 <_free_r>:
 8008a04:	b538      	push	{r3, r4, r5, lr}
 8008a06:	4605      	mov	r5, r0
 8008a08:	2900      	cmp	r1, #0
 8008a0a:	d041      	beq.n	8008a90 <_free_r+0x8c>
 8008a0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a10:	1f0c      	subs	r4, r1, #4
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	bfb8      	it	lt
 8008a16:	18e4      	addlt	r4, r4, r3
 8008a18:	f000 f8e8 	bl	8008bec <__malloc_lock>
 8008a1c:	4a1d      	ldr	r2, [pc, #116]	@ (8008a94 <_free_r+0x90>)
 8008a1e:	6813      	ldr	r3, [r2, #0]
 8008a20:	b933      	cbnz	r3, 8008a30 <_free_r+0x2c>
 8008a22:	6063      	str	r3, [r4, #4]
 8008a24:	6014      	str	r4, [r2, #0]
 8008a26:	4628      	mov	r0, r5
 8008a28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a2c:	f000 b8e4 	b.w	8008bf8 <__malloc_unlock>
 8008a30:	42a3      	cmp	r3, r4
 8008a32:	d908      	bls.n	8008a46 <_free_r+0x42>
 8008a34:	6820      	ldr	r0, [r4, #0]
 8008a36:	1821      	adds	r1, r4, r0
 8008a38:	428b      	cmp	r3, r1
 8008a3a:	bf01      	itttt	eq
 8008a3c:	6819      	ldreq	r1, [r3, #0]
 8008a3e:	685b      	ldreq	r3, [r3, #4]
 8008a40:	1809      	addeq	r1, r1, r0
 8008a42:	6021      	streq	r1, [r4, #0]
 8008a44:	e7ed      	b.n	8008a22 <_free_r+0x1e>
 8008a46:	461a      	mov	r2, r3
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	b10b      	cbz	r3, 8008a50 <_free_r+0x4c>
 8008a4c:	42a3      	cmp	r3, r4
 8008a4e:	d9fa      	bls.n	8008a46 <_free_r+0x42>
 8008a50:	6811      	ldr	r1, [r2, #0]
 8008a52:	1850      	adds	r0, r2, r1
 8008a54:	42a0      	cmp	r0, r4
 8008a56:	d10b      	bne.n	8008a70 <_free_r+0x6c>
 8008a58:	6820      	ldr	r0, [r4, #0]
 8008a5a:	4401      	add	r1, r0
 8008a5c:	1850      	adds	r0, r2, r1
 8008a5e:	4283      	cmp	r3, r0
 8008a60:	6011      	str	r1, [r2, #0]
 8008a62:	d1e0      	bne.n	8008a26 <_free_r+0x22>
 8008a64:	6818      	ldr	r0, [r3, #0]
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	6053      	str	r3, [r2, #4]
 8008a6a:	4408      	add	r0, r1
 8008a6c:	6010      	str	r0, [r2, #0]
 8008a6e:	e7da      	b.n	8008a26 <_free_r+0x22>
 8008a70:	d902      	bls.n	8008a78 <_free_r+0x74>
 8008a72:	230c      	movs	r3, #12
 8008a74:	602b      	str	r3, [r5, #0]
 8008a76:	e7d6      	b.n	8008a26 <_free_r+0x22>
 8008a78:	6820      	ldr	r0, [r4, #0]
 8008a7a:	1821      	adds	r1, r4, r0
 8008a7c:	428b      	cmp	r3, r1
 8008a7e:	bf04      	itt	eq
 8008a80:	6819      	ldreq	r1, [r3, #0]
 8008a82:	685b      	ldreq	r3, [r3, #4]
 8008a84:	6063      	str	r3, [r4, #4]
 8008a86:	bf04      	itt	eq
 8008a88:	1809      	addeq	r1, r1, r0
 8008a8a:	6021      	streq	r1, [r4, #0]
 8008a8c:	6054      	str	r4, [r2, #4]
 8008a8e:	e7ca      	b.n	8008a26 <_free_r+0x22>
 8008a90:	bd38      	pop	{r3, r4, r5, pc}
 8008a92:	bf00      	nop
 8008a94:	24000554 	.word	0x24000554

08008a98 <malloc>:
 8008a98:	4b02      	ldr	r3, [pc, #8]	@ (8008aa4 <malloc+0xc>)
 8008a9a:	4601      	mov	r1, r0
 8008a9c:	6818      	ldr	r0, [r3, #0]
 8008a9e:	f000 b825 	b.w	8008aec <_malloc_r>
 8008aa2:	bf00      	nop
 8008aa4:	2400001c 	.word	0x2400001c

08008aa8 <sbrk_aligned>:
 8008aa8:	b570      	push	{r4, r5, r6, lr}
 8008aaa:	4e0f      	ldr	r6, [pc, #60]	@ (8008ae8 <sbrk_aligned+0x40>)
 8008aac:	460c      	mov	r4, r1
 8008aae:	6831      	ldr	r1, [r6, #0]
 8008ab0:	4605      	mov	r5, r0
 8008ab2:	b911      	cbnz	r1, 8008aba <sbrk_aligned+0x12>
 8008ab4:	f000 fea2 	bl	80097fc <_sbrk_r>
 8008ab8:	6030      	str	r0, [r6, #0]
 8008aba:	4621      	mov	r1, r4
 8008abc:	4628      	mov	r0, r5
 8008abe:	f000 fe9d 	bl	80097fc <_sbrk_r>
 8008ac2:	1c43      	adds	r3, r0, #1
 8008ac4:	d103      	bne.n	8008ace <sbrk_aligned+0x26>
 8008ac6:	f04f 34ff 	mov.w	r4, #4294967295
 8008aca:	4620      	mov	r0, r4
 8008acc:	bd70      	pop	{r4, r5, r6, pc}
 8008ace:	1cc4      	adds	r4, r0, #3
 8008ad0:	f024 0403 	bic.w	r4, r4, #3
 8008ad4:	42a0      	cmp	r0, r4
 8008ad6:	d0f8      	beq.n	8008aca <sbrk_aligned+0x22>
 8008ad8:	1a21      	subs	r1, r4, r0
 8008ada:	4628      	mov	r0, r5
 8008adc:	f000 fe8e 	bl	80097fc <_sbrk_r>
 8008ae0:	3001      	adds	r0, #1
 8008ae2:	d1f2      	bne.n	8008aca <sbrk_aligned+0x22>
 8008ae4:	e7ef      	b.n	8008ac6 <sbrk_aligned+0x1e>
 8008ae6:	bf00      	nop
 8008ae8:	24000550 	.word	0x24000550

08008aec <_malloc_r>:
 8008aec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008af0:	1ccd      	adds	r5, r1, #3
 8008af2:	f025 0503 	bic.w	r5, r5, #3
 8008af6:	3508      	adds	r5, #8
 8008af8:	2d0c      	cmp	r5, #12
 8008afa:	bf38      	it	cc
 8008afc:	250c      	movcc	r5, #12
 8008afe:	2d00      	cmp	r5, #0
 8008b00:	4606      	mov	r6, r0
 8008b02:	db01      	blt.n	8008b08 <_malloc_r+0x1c>
 8008b04:	42a9      	cmp	r1, r5
 8008b06:	d904      	bls.n	8008b12 <_malloc_r+0x26>
 8008b08:	230c      	movs	r3, #12
 8008b0a:	6033      	str	r3, [r6, #0]
 8008b0c:	2000      	movs	r0, #0
 8008b0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008be8 <_malloc_r+0xfc>
 8008b16:	f000 f869 	bl	8008bec <__malloc_lock>
 8008b1a:	f8d8 3000 	ldr.w	r3, [r8]
 8008b1e:	461c      	mov	r4, r3
 8008b20:	bb44      	cbnz	r4, 8008b74 <_malloc_r+0x88>
 8008b22:	4629      	mov	r1, r5
 8008b24:	4630      	mov	r0, r6
 8008b26:	f7ff ffbf 	bl	8008aa8 <sbrk_aligned>
 8008b2a:	1c43      	adds	r3, r0, #1
 8008b2c:	4604      	mov	r4, r0
 8008b2e:	d158      	bne.n	8008be2 <_malloc_r+0xf6>
 8008b30:	f8d8 4000 	ldr.w	r4, [r8]
 8008b34:	4627      	mov	r7, r4
 8008b36:	2f00      	cmp	r7, #0
 8008b38:	d143      	bne.n	8008bc2 <_malloc_r+0xd6>
 8008b3a:	2c00      	cmp	r4, #0
 8008b3c:	d04b      	beq.n	8008bd6 <_malloc_r+0xea>
 8008b3e:	6823      	ldr	r3, [r4, #0]
 8008b40:	4639      	mov	r1, r7
 8008b42:	4630      	mov	r0, r6
 8008b44:	eb04 0903 	add.w	r9, r4, r3
 8008b48:	f000 fe58 	bl	80097fc <_sbrk_r>
 8008b4c:	4581      	cmp	r9, r0
 8008b4e:	d142      	bne.n	8008bd6 <_malloc_r+0xea>
 8008b50:	6821      	ldr	r1, [r4, #0]
 8008b52:	1a6d      	subs	r5, r5, r1
 8008b54:	4629      	mov	r1, r5
 8008b56:	4630      	mov	r0, r6
 8008b58:	f7ff ffa6 	bl	8008aa8 <sbrk_aligned>
 8008b5c:	3001      	adds	r0, #1
 8008b5e:	d03a      	beq.n	8008bd6 <_malloc_r+0xea>
 8008b60:	6823      	ldr	r3, [r4, #0]
 8008b62:	442b      	add	r3, r5
 8008b64:	6023      	str	r3, [r4, #0]
 8008b66:	f8d8 3000 	ldr.w	r3, [r8]
 8008b6a:	685a      	ldr	r2, [r3, #4]
 8008b6c:	bb62      	cbnz	r2, 8008bc8 <_malloc_r+0xdc>
 8008b6e:	f8c8 7000 	str.w	r7, [r8]
 8008b72:	e00f      	b.n	8008b94 <_malloc_r+0xa8>
 8008b74:	6822      	ldr	r2, [r4, #0]
 8008b76:	1b52      	subs	r2, r2, r5
 8008b78:	d420      	bmi.n	8008bbc <_malloc_r+0xd0>
 8008b7a:	2a0b      	cmp	r2, #11
 8008b7c:	d917      	bls.n	8008bae <_malloc_r+0xc2>
 8008b7e:	1961      	adds	r1, r4, r5
 8008b80:	42a3      	cmp	r3, r4
 8008b82:	6025      	str	r5, [r4, #0]
 8008b84:	bf18      	it	ne
 8008b86:	6059      	strne	r1, [r3, #4]
 8008b88:	6863      	ldr	r3, [r4, #4]
 8008b8a:	bf08      	it	eq
 8008b8c:	f8c8 1000 	streq.w	r1, [r8]
 8008b90:	5162      	str	r2, [r4, r5]
 8008b92:	604b      	str	r3, [r1, #4]
 8008b94:	4630      	mov	r0, r6
 8008b96:	f000 f82f 	bl	8008bf8 <__malloc_unlock>
 8008b9a:	f104 000b 	add.w	r0, r4, #11
 8008b9e:	1d23      	adds	r3, r4, #4
 8008ba0:	f020 0007 	bic.w	r0, r0, #7
 8008ba4:	1ac2      	subs	r2, r0, r3
 8008ba6:	bf1c      	itt	ne
 8008ba8:	1a1b      	subne	r3, r3, r0
 8008baa:	50a3      	strne	r3, [r4, r2]
 8008bac:	e7af      	b.n	8008b0e <_malloc_r+0x22>
 8008bae:	6862      	ldr	r2, [r4, #4]
 8008bb0:	42a3      	cmp	r3, r4
 8008bb2:	bf0c      	ite	eq
 8008bb4:	f8c8 2000 	streq.w	r2, [r8]
 8008bb8:	605a      	strne	r2, [r3, #4]
 8008bba:	e7eb      	b.n	8008b94 <_malloc_r+0xa8>
 8008bbc:	4623      	mov	r3, r4
 8008bbe:	6864      	ldr	r4, [r4, #4]
 8008bc0:	e7ae      	b.n	8008b20 <_malloc_r+0x34>
 8008bc2:	463c      	mov	r4, r7
 8008bc4:	687f      	ldr	r7, [r7, #4]
 8008bc6:	e7b6      	b.n	8008b36 <_malloc_r+0x4a>
 8008bc8:	461a      	mov	r2, r3
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	42a3      	cmp	r3, r4
 8008bce:	d1fb      	bne.n	8008bc8 <_malloc_r+0xdc>
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	6053      	str	r3, [r2, #4]
 8008bd4:	e7de      	b.n	8008b94 <_malloc_r+0xa8>
 8008bd6:	230c      	movs	r3, #12
 8008bd8:	6033      	str	r3, [r6, #0]
 8008bda:	4630      	mov	r0, r6
 8008bdc:	f000 f80c 	bl	8008bf8 <__malloc_unlock>
 8008be0:	e794      	b.n	8008b0c <_malloc_r+0x20>
 8008be2:	6005      	str	r5, [r0, #0]
 8008be4:	e7d6      	b.n	8008b94 <_malloc_r+0xa8>
 8008be6:	bf00      	nop
 8008be8:	24000554 	.word	0x24000554

08008bec <__malloc_lock>:
 8008bec:	4801      	ldr	r0, [pc, #4]	@ (8008bf4 <__malloc_lock+0x8>)
 8008bee:	f7ff b910 	b.w	8007e12 <__retarget_lock_acquire_recursive>
 8008bf2:	bf00      	nop
 8008bf4:	2400054c 	.word	0x2400054c

08008bf8 <__malloc_unlock>:
 8008bf8:	4801      	ldr	r0, [pc, #4]	@ (8008c00 <__malloc_unlock+0x8>)
 8008bfa:	f7ff b90b 	b.w	8007e14 <__retarget_lock_release_recursive>
 8008bfe:	bf00      	nop
 8008c00:	2400054c 	.word	0x2400054c

08008c04 <_Balloc>:
 8008c04:	b570      	push	{r4, r5, r6, lr}
 8008c06:	69c6      	ldr	r6, [r0, #28]
 8008c08:	4604      	mov	r4, r0
 8008c0a:	460d      	mov	r5, r1
 8008c0c:	b976      	cbnz	r6, 8008c2c <_Balloc+0x28>
 8008c0e:	2010      	movs	r0, #16
 8008c10:	f7ff ff42 	bl	8008a98 <malloc>
 8008c14:	4602      	mov	r2, r0
 8008c16:	61e0      	str	r0, [r4, #28]
 8008c18:	b920      	cbnz	r0, 8008c24 <_Balloc+0x20>
 8008c1a:	4b18      	ldr	r3, [pc, #96]	@ (8008c7c <_Balloc+0x78>)
 8008c1c:	4818      	ldr	r0, [pc, #96]	@ (8008c80 <_Balloc+0x7c>)
 8008c1e:	216b      	movs	r1, #107	@ 0x6b
 8008c20:	f000 fdfc 	bl	800981c <__assert_func>
 8008c24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c28:	6006      	str	r6, [r0, #0]
 8008c2a:	60c6      	str	r6, [r0, #12]
 8008c2c:	69e6      	ldr	r6, [r4, #28]
 8008c2e:	68f3      	ldr	r3, [r6, #12]
 8008c30:	b183      	cbz	r3, 8008c54 <_Balloc+0x50>
 8008c32:	69e3      	ldr	r3, [r4, #28]
 8008c34:	68db      	ldr	r3, [r3, #12]
 8008c36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008c3a:	b9b8      	cbnz	r0, 8008c6c <_Balloc+0x68>
 8008c3c:	2101      	movs	r1, #1
 8008c3e:	fa01 f605 	lsl.w	r6, r1, r5
 8008c42:	1d72      	adds	r2, r6, #5
 8008c44:	0092      	lsls	r2, r2, #2
 8008c46:	4620      	mov	r0, r4
 8008c48:	f000 fe06 	bl	8009858 <_calloc_r>
 8008c4c:	b160      	cbz	r0, 8008c68 <_Balloc+0x64>
 8008c4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c52:	e00e      	b.n	8008c72 <_Balloc+0x6e>
 8008c54:	2221      	movs	r2, #33	@ 0x21
 8008c56:	2104      	movs	r1, #4
 8008c58:	4620      	mov	r0, r4
 8008c5a:	f000 fdfd 	bl	8009858 <_calloc_r>
 8008c5e:	69e3      	ldr	r3, [r4, #28]
 8008c60:	60f0      	str	r0, [r6, #12]
 8008c62:	68db      	ldr	r3, [r3, #12]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d1e4      	bne.n	8008c32 <_Balloc+0x2e>
 8008c68:	2000      	movs	r0, #0
 8008c6a:	bd70      	pop	{r4, r5, r6, pc}
 8008c6c:	6802      	ldr	r2, [r0, #0]
 8008c6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c72:	2300      	movs	r3, #0
 8008c74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c78:	e7f7      	b.n	8008c6a <_Balloc+0x66>
 8008c7a:	bf00      	nop
 8008c7c:	08009bbd 	.word	0x08009bbd
 8008c80:	08009c3d 	.word	0x08009c3d

08008c84 <_Bfree>:
 8008c84:	b570      	push	{r4, r5, r6, lr}
 8008c86:	69c6      	ldr	r6, [r0, #28]
 8008c88:	4605      	mov	r5, r0
 8008c8a:	460c      	mov	r4, r1
 8008c8c:	b976      	cbnz	r6, 8008cac <_Bfree+0x28>
 8008c8e:	2010      	movs	r0, #16
 8008c90:	f7ff ff02 	bl	8008a98 <malloc>
 8008c94:	4602      	mov	r2, r0
 8008c96:	61e8      	str	r0, [r5, #28]
 8008c98:	b920      	cbnz	r0, 8008ca4 <_Bfree+0x20>
 8008c9a:	4b09      	ldr	r3, [pc, #36]	@ (8008cc0 <_Bfree+0x3c>)
 8008c9c:	4809      	ldr	r0, [pc, #36]	@ (8008cc4 <_Bfree+0x40>)
 8008c9e:	218f      	movs	r1, #143	@ 0x8f
 8008ca0:	f000 fdbc 	bl	800981c <__assert_func>
 8008ca4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ca8:	6006      	str	r6, [r0, #0]
 8008caa:	60c6      	str	r6, [r0, #12]
 8008cac:	b13c      	cbz	r4, 8008cbe <_Bfree+0x3a>
 8008cae:	69eb      	ldr	r3, [r5, #28]
 8008cb0:	6862      	ldr	r2, [r4, #4]
 8008cb2:	68db      	ldr	r3, [r3, #12]
 8008cb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008cb8:	6021      	str	r1, [r4, #0]
 8008cba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008cbe:	bd70      	pop	{r4, r5, r6, pc}
 8008cc0:	08009bbd 	.word	0x08009bbd
 8008cc4:	08009c3d 	.word	0x08009c3d

08008cc8 <__multadd>:
 8008cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ccc:	690d      	ldr	r5, [r1, #16]
 8008cce:	4607      	mov	r7, r0
 8008cd0:	460c      	mov	r4, r1
 8008cd2:	461e      	mov	r6, r3
 8008cd4:	f101 0c14 	add.w	ip, r1, #20
 8008cd8:	2000      	movs	r0, #0
 8008cda:	f8dc 3000 	ldr.w	r3, [ip]
 8008cde:	b299      	uxth	r1, r3
 8008ce0:	fb02 6101 	mla	r1, r2, r1, r6
 8008ce4:	0c1e      	lsrs	r6, r3, #16
 8008ce6:	0c0b      	lsrs	r3, r1, #16
 8008ce8:	fb02 3306 	mla	r3, r2, r6, r3
 8008cec:	b289      	uxth	r1, r1
 8008cee:	3001      	adds	r0, #1
 8008cf0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008cf4:	4285      	cmp	r5, r0
 8008cf6:	f84c 1b04 	str.w	r1, [ip], #4
 8008cfa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008cfe:	dcec      	bgt.n	8008cda <__multadd+0x12>
 8008d00:	b30e      	cbz	r6, 8008d46 <__multadd+0x7e>
 8008d02:	68a3      	ldr	r3, [r4, #8]
 8008d04:	42ab      	cmp	r3, r5
 8008d06:	dc19      	bgt.n	8008d3c <__multadd+0x74>
 8008d08:	6861      	ldr	r1, [r4, #4]
 8008d0a:	4638      	mov	r0, r7
 8008d0c:	3101      	adds	r1, #1
 8008d0e:	f7ff ff79 	bl	8008c04 <_Balloc>
 8008d12:	4680      	mov	r8, r0
 8008d14:	b928      	cbnz	r0, 8008d22 <__multadd+0x5a>
 8008d16:	4602      	mov	r2, r0
 8008d18:	4b0c      	ldr	r3, [pc, #48]	@ (8008d4c <__multadd+0x84>)
 8008d1a:	480d      	ldr	r0, [pc, #52]	@ (8008d50 <__multadd+0x88>)
 8008d1c:	21ba      	movs	r1, #186	@ 0xba
 8008d1e:	f000 fd7d 	bl	800981c <__assert_func>
 8008d22:	6922      	ldr	r2, [r4, #16]
 8008d24:	3202      	adds	r2, #2
 8008d26:	f104 010c 	add.w	r1, r4, #12
 8008d2a:	0092      	lsls	r2, r2, #2
 8008d2c:	300c      	adds	r0, #12
 8008d2e:	f7ff f872 	bl	8007e16 <memcpy>
 8008d32:	4621      	mov	r1, r4
 8008d34:	4638      	mov	r0, r7
 8008d36:	f7ff ffa5 	bl	8008c84 <_Bfree>
 8008d3a:	4644      	mov	r4, r8
 8008d3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008d40:	3501      	adds	r5, #1
 8008d42:	615e      	str	r6, [r3, #20]
 8008d44:	6125      	str	r5, [r4, #16]
 8008d46:	4620      	mov	r0, r4
 8008d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d4c:	08009c2c 	.word	0x08009c2c
 8008d50:	08009c3d 	.word	0x08009c3d

08008d54 <__hi0bits>:
 8008d54:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008d58:	4603      	mov	r3, r0
 8008d5a:	bf36      	itet	cc
 8008d5c:	0403      	lslcc	r3, r0, #16
 8008d5e:	2000      	movcs	r0, #0
 8008d60:	2010      	movcc	r0, #16
 8008d62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d66:	bf3c      	itt	cc
 8008d68:	021b      	lslcc	r3, r3, #8
 8008d6a:	3008      	addcc	r0, #8
 8008d6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d70:	bf3c      	itt	cc
 8008d72:	011b      	lslcc	r3, r3, #4
 8008d74:	3004      	addcc	r0, #4
 8008d76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d7a:	bf3c      	itt	cc
 8008d7c:	009b      	lslcc	r3, r3, #2
 8008d7e:	3002      	addcc	r0, #2
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	db05      	blt.n	8008d90 <__hi0bits+0x3c>
 8008d84:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008d88:	f100 0001 	add.w	r0, r0, #1
 8008d8c:	bf08      	it	eq
 8008d8e:	2020      	moveq	r0, #32
 8008d90:	4770      	bx	lr

08008d92 <__lo0bits>:
 8008d92:	6803      	ldr	r3, [r0, #0]
 8008d94:	4602      	mov	r2, r0
 8008d96:	f013 0007 	ands.w	r0, r3, #7
 8008d9a:	d00b      	beq.n	8008db4 <__lo0bits+0x22>
 8008d9c:	07d9      	lsls	r1, r3, #31
 8008d9e:	d421      	bmi.n	8008de4 <__lo0bits+0x52>
 8008da0:	0798      	lsls	r0, r3, #30
 8008da2:	bf49      	itett	mi
 8008da4:	085b      	lsrmi	r3, r3, #1
 8008da6:	089b      	lsrpl	r3, r3, #2
 8008da8:	2001      	movmi	r0, #1
 8008daa:	6013      	strmi	r3, [r2, #0]
 8008dac:	bf5c      	itt	pl
 8008dae:	6013      	strpl	r3, [r2, #0]
 8008db0:	2002      	movpl	r0, #2
 8008db2:	4770      	bx	lr
 8008db4:	b299      	uxth	r1, r3
 8008db6:	b909      	cbnz	r1, 8008dbc <__lo0bits+0x2a>
 8008db8:	0c1b      	lsrs	r3, r3, #16
 8008dba:	2010      	movs	r0, #16
 8008dbc:	b2d9      	uxtb	r1, r3
 8008dbe:	b909      	cbnz	r1, 8008dc4 <__lo0bits+0x32>
 8008dc0:	3008      	adds	r0, #8
 8008dc2:	0a1b      	lsrs	r3, r3, #8
 8008dc4:	0719      	lsls	r1, r3, #28
 8008dc6:	bf04      	itt	eq
 8008dc8:	091b      	lsreq	r3, r3, #4
 8008dca:	3004      	addeq	r0, #4
 8008dcc:	0799      	lsls	r1, r3, #30
 8008dce:	bf04      	itt	eq
 8008dd0:	089b      	lsreq	r3, r3, #2
 8008dd2:	3002      	addeq	r0, #2
 8008dd4:	07d9      	lsls	r1, r3, #31
 8008dd6:	d403      	bmi.n	8008de0 <__lo0bits+0x4e>
 8008dd8:	085b      	lsrs	r3, r3, #1
 8008dda:	f100 0001 	add.w	r0, r0, #1
 8008dde:	d003      	beq.n	8008de8 <__lo0bits+0x56>
 8008de0:	6013      	str	r3, [r2, #0]
 8008de2:	4770      	bx	lr
 8008de4:	2000      	movs	r0, #0
 8008de6:	4770      	bx	lr
 8008de8:	2020      	movs	r0, #32
 8008dea:	4770      	bx	lr

08008dec <__i2b>:
 8008dec:	b510      	push	{r4, lr}
 8008dee:	460c      	mov	r4, r1
 8008df0:	2101      	movs	r1, #1
 8008df2:	f7ff ff07 	bl	8008c04 <_Balloc>
 8008df6:	4602      	mov	r2, r0
 8008df8:	b928      	cbnz	r0, 8008e06 <__i2b+0x1a>
 8008dfa:	4b05      	ldr	r3, [pc, #20]	@ (8008e10 <__i2b+0x24>)
 8008dfc:	4805      	ldr	r0, [pc, #20]	@ (8008e14 <__i2b+0x28>)
 8008dfe:	f240 1145 	movw	r1, #325	@ 0x145
 8008e02:	f000 fd0b 	bl	800981c <__assert_func>
 8008e06:	2301      	movs	r3, #1
 8008e08:	6144      	str	r4, [r0, #20]
 8008e0a:	6103      	str	r3, [r0, #16]
 8008e0c:	bd10      	pop	{r4, pc}
 8008e0e:	bf00      	nop
 8008e10:	08009c2c 	.word	0x08009c2c
 8008e14:	08009c3d 	.word	0x08009c3d

08008e18 <__multiply>:
 8008e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e1c:	4617      	mov	r7, r2
 8008e1e:	690a      	ldr	r2, [r1, #16]
 8008e20:	693b      	ldr	r3, [r7, #16]
 8008e22:	429a      	cmp	r2, r3
 8008e24:	bfa8      	it	ge
 8008e26:	463b      	movge	r3, r7
 8008e28:	4689      	mov	r9, r1
 8008e2a:	bfa4      	itt	ge
 8008e2c:	460f      	movge	r7, r1
 8008e2e:	4699      	movge	r9, r3
 8008e30:	693d      	ldr	r5, [r7, #16]
 8008e32:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	6879      	ldr	r1, [r7, #4]
 8008e3a:	eb05 060a 	add.w	r6, r5, sl
 8008e3e:	42b3      	cmp	r3, r6
 8008e40:	b085      	sub	sp, #20
 8008e42:	bfb8      	it	lt
 8008e44:	3101      	addlt	r1, #1
 8008e46:	f7ff fedd 	bl	8008c04 <_Balloc>
 8008e4a:	b930      	cbnz	r0, 8008e5a <__multiply+0x42>
 8008e4c:	4602      	mov	r2, r0
 8008e4e:	4b41      	ldr	r3, [pc, #260]	@ (8008f54 <__multiply+0x13c>)
 8008e50:	4841      	ldr	r0, [pc, #260]	@ (8008f58 <__multiply+0x140>)
 8008e52:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008e56:	f000 fce1 	bl	800981c <__assert_func>
 8008e5a:	f100 0414 	add.w	r4, r0, #20
 8008e5e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008e62:	4623      	mov	r3, r4
 8008e64:	2200      	movs	r2, #0
 8008e66:	4573      	cmp	r3, lr
 8008e68:	d320      	bcc.n	8008eac <__multiply+0x94>
 8008e6a:	f107 0814 	add.w	r8, r7, #20
 8008e6e:	f109 0114 	add.w	r1, r9, #20
 8008e72:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008e76:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008e7a:	9302      	str	r3, [sp, #8]
 8008e7c:	1beb      	subs	r3, r5, r7
 8008e7e:	3b15      	subs	r3, #21
 8008e80:	f023 0303 	bic.w	r3, r3, #3
 8008e84:	3304      	adds	r3, #4
 8008e86:	3715      	adds	r7, #21
 8008e88:	42bd      	cmp	r5, r7
 8008e8a:	bf38      	it	cc
 8008e8c:	2304      	movcc	r3, #4
 8008e8e:	9301      	str	r3, [sp, #4]
 8008e90:	9b02      	ldr	r3, [sp, #8]
 8008e92:	9103      	str	r1, [sp, #12]
 8008e94:	428b      	cmp	r3, r1
 8008e96:	d80c      	bhi.n	8008eb2 <__multiply+0x9a>
 8008e98:	2e00      	cmp	r6, #0
 8008e9a:	dd03      	ble.n	8008ea4 <__multiply+0x8c>
 8008e9c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d055      	beq.n	8008f50 <__multiply+0x138>
 8008ea4:	6106      	str	r6, [r0, #16]
 8008ea6:	b005      	add	sp, #20
 8008ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eac:	f843 2b04 	str.w	r2, [r3], #4
 8008eb0:	e7d9      	b.n	8008e66 <__multiply+0x4e>
 8008eb2:	f8b1 a000 	ldrh.w	sl, [r1]
 8008eb6:	f1ba 0f00 	cmp.w	sl, #0
 8008eba:	d01f      	beq.n	8008efc <__multiply+0xe4>
 8008ebc:	46c4      	mov	ip, r8
 8008ebe:	46a1      	mov	r9, r4
 8008ec0:	2700      	movs	r7, #0
 8008ec2:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008ec6:	f8d9 3000 	ldr.w	r3, [r9]
 8008eca:	fa1f fb82 	uxth.w	fp, r2
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	fb0a 330b 	mla	r3, sl, fp, r3
 8008ed4:	443b      	add	r3, r7
 8008ed6:	f8d9 7000 	ldr.w	r7, [r9]
 8008eda:	0c12      	lsrs	r2, r2, #16
 8008edc:	0c3f      	lsrs	r7, r7, #16
 8008ede:	fb0a 7202 	mla	r2, sl, r2, r7
 8008ee2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008eec:	4565      	cmp	r5, ip
 8008eee:	f849 3b04 	str.w	r3, [r9], #4
 8008ef2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008ef6:	d8e4      	bhi.n	8008ec2 <__multiply+0xaa>
 8008ef8:	9b01      	ldr	r3, [sp, #4]
 8008efa:	50e7      	str	r7, [r4, r3]
 8008efc:	9b03      	ldr	r3, [sp, #12]
 8008efe:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008f02:	3104      	adds	r1, #4
 8008f04:	f1b9 0f00 	cmp.w	r9, #0
 8008f08:	d020      	beq.n	8008f4c <__multiply+0x134>
 8008f0a:	6823      	ldr	r3, [r4, #0]
 8008f0c:	4647      	mov	r7, r8
 8008f0e:	46a4      	mov	ip, r4
 8008f10:	f04f 0a00 	mov.w	sl, #0
 8008f14:	f8b7 b000 	ldrh.w	fp, [r7]
 8008f18:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008f1c:	fb09 220b 	mla	r2, r9, fp, r2
 8008f20:	4452      	add	r2, sl
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f28:	f84c 3b04 	str.w	r3, [ip], #4
 8008f2c:	f857 3b04 	ldr.w	r3, [r7], #4
 8008f30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f34:	f8bc 3000 	ldrh.w	r3, [ip]
 8008f38:	fb09 330a 	mla	r3, r9, sl, r3
 8008f3c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008f40:	42bd      	cmp	r5, r7
 8008f42:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f46:	d8e5      	bhi.n	8008f14 <__multiply+0xfc>
 8008f48:	9a01      	ldr	r2, [sp, #4]
 8008f4a:	50a3      	str	r3, [r4, r2]
 8008f4c:	3404      	adds	r4, #4
 8008f4e:	e79f      	b.n	8008e90 <__multiply+0x78>
 8008f50:	3e01      	subs	r6, #1
 8008f52:	e7a1      	b.n	8008e98 <__multiply+0x80>
 8008f54:	08009c2c 	.word	0x08009c2c
 8008f58:	08009c3d 	.word	0x08009c3d

08008f5c <__pow5mult>:
 8008f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f60:	4615      	mov	r5, r2
 8008f62:	f012 0203 	ands.w	r2, r2, #3
 8008f66:	4607      	mov	r7, r0
 8008f68:	460e      	mov	r6, r1
 8008f6a:	d007      	beq.n	8008f7c <__pow5mult+0x20>
 8008f6c:	4c25      	ldr	r4, [pc, #148]	@ (8009004 <__pow5mult+0xa8>)
 8008f6e:	3a01      	subs	r2, #1
 8008f70:	2300      	movs	r3, #0
 8008f72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f76:	f7ff fea7 	bl	8008cc8 <__multadd>
 8008f7a:	4606      	mov	r6, r0
 8008f7c:	10ad      	asrs	r5, r5, #2
 8008f7e:	d03d      	beq.n	8008ffc <__pow5mult+0xa0>
 8008f80:	69fc      	ldr	r4, [r7, #28]
 8008f82:	b97c      	cbnz	r4, 8008fa4 <__pow5mult+0x48>
 8008f84:	2010      	movs	r0, #16
 8008f86:	f7ff fd87 	bl	8008a98 <malloc>
 8008f8a:	4602      	mov	r2, r0
 8008f8c:	61f8      	str	r0, [r7, #28]
 8008f8e:	b928      	cbnz	r0, 8008f9c <__pow5mult+0x40>
 8008f90:	4b1d      	ldr	r3, [pc, #116]	@ (8009008 <__pow5mult+0xac>)
 8008f92:	481e      	ldr	r0, [pc, #120]	@ (800900c <__pow5mult+0xb0>)
 8008f94:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008f98:	f000 fc40 	bl	800981c <__assert_func>
 8008f9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fa0:	6004      	str	r4, [r0, #0]
 8008fa2:	60c4      	str	r4, [r0, #12]
 8008fa4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008fa8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008fac:	b94c      	cbnz	r4, 8008fc2 <__pow5mult+0x66>
 8008fae:	f240 2171 	movw	r1, #625	@ 0x271
 8008fb2:	4638      	mov	r0, r7
 8008fb4:	f7ff ff1a 	bl	8008dec <__i2b>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	f8c8 0008 	str.w	r0, [r8, #8]
 8008fbe:	4604      	mov	r4, r0
 8008fc0:	6003      	str	r3, [r0, #0]
 8008fc2:	f04f 0900 	mov.w	r9, #0
 8008fc6:	07eb      	lsls	r3, r5, #31
 8008fc8:	d50a      	bpl.n	8008fe0 <__pow5mult+0x84>
 8008fca:	4631      	mov	r1, r6
 8008fcc:	4622      	mov	r2, r4
 8008fce:	4638      	mov	r0, r7
 8008fd0:	f7ff ff22 	bl	8008e18 <__multiply>
 8008fd4:	4631      	mov	r1, r6
 8008fd6:	4680      	mov	r8, r0
 8008fd8:	4638      	mov	r0, r7
 8008fda:	f7ff fe53 	bl	8008c84 <_Bfree>
 8008fde:	4646      	mov	r6, r8
 8008fe0:	106d      	asrs	r5, r5, #1
 8008fe2:	d00b      	beq.n	8008ffc <__pow5mult+0xa0>
 8008fe4:	6820      	ldr	r0, [r4, #0]
 8008fe6:	b938      	cbnz	r0, 8008ff8 <__pow5mult+0x9c>
 8008fe8:	4622      	mov	r2, r4
 8008fea:	4621      	mov	r1, r4
 8008fec:	4638      	mov	r0, r7
 8008fee:	f7ff ff13 	bl	8008e18 <__multiply>
 8008ff2:	6020      	str	r0, [r4, #0]
 8008ff4:	f8c0 9000 	str.w	r9, [r0]
 8008ff8:	4604      	mov	r4, r0
 8008ffa:	e7e4      	b.n	8008fc6 <__pow5mult+0x6a>
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009002:	bf00      	nop
 8009004:	08009cf0 	.word	0x08009cf0
 8009008:	08009bbd 	.word	0x08009bbd
 800900c:	08009c3d 	.word	0x08009c3d

08009010 <__lshift>:
 8009010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009014:	460c      	mov	r4, r1
 8009016:	6849      	ldr	r1, [r1, #4]
 8009018:	6923      	ldr	r3, [r4, #16]
 800901a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800901e:	68a3      	ldr	r3, [r4, #8]
 8009020:	4607      	mov	r7, r0
 8009022:	4691      	mov	r9, r2
 8009024:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009028:	f108 0601 	add.w	r6, r8, #1
 800902c:	42b3      	cmp	r3, r6
 800902e:	db0b      	blt.n	8009048 <__lshift+0x38>
 8009030:	4638      	mov	r0, r7
 8009032:	f7ff fde7 	bl	8008c04 <_Balloc>
 8009036:	4605      	mov	r5, r0
 8009038:	b948      	cbnz	r0, 800904e <__lshift+0x3e>
 800903a:	4602      	mov	r2, r0
 800903c:	4b28      	ldr	r3, [pc, #160]	@ (80090e0 <__lshift+0xd0>)
 800903e:	4829      	ldr	r0, [pc, #164]	@ (80090e4 <__lshift+0xd4>)
 8009040:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009044:	f000 fbea 	bl	800981c <__assert_func>
 8009048:	3101      	adds	r1, #1
 800904a:	005b      	lsls	r3, r3, #1
 800904c:	e7ee      	b.n	800902c <__lshift+0x1c>
 800904e:	2300      	movs	r3, #0
 8009050:	f100 0114 	add.w	r1, r0, #20
 8009054:	f100 0210 	add.w	r2, r0, #16
 8009058:	4618      	mov	r0, r3
 800905a:	4553      	cmp	r3, sl
 800905c:	db33      	blt.n	80090c6 <__lshift+0xb6>
 800905e:	6920      	ldr	r0, [r4, #16]
 8009060:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009064:	f104 0314 	add.w	r3, r4, #20
 8009068:	f019 091f 	ands.w	r9, r9, #31
 800906c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009070:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009074:	d02b      	beq.n	80090ce <__lshift+0xbe>
 8009076:	f1c9 0e20 	rsb	lr, r9, #32
 800907a:	468a      	mov	sl, r1
 800907c:	2200      	movs	r2, #0
 800907e:	6818      	ldr	r0, [r3, #0]
 8009080:	fa00 f009 	lsl.w	r0, r0, r9
 8009084:	4310      	orrs	r0, r2
 8009086:	f84a 0b04 	str.w	r0, [sl], #4
 800908a:	f853 2b04 	ldr.w	r2, [r3], #4
 800908e:	459c      	cmp	ip, r3
 8009090:	fa22 f20e 	lsr.w	r2, r2, lr
 8009094:	d8f3      	bhi.n	800907e <__lshift+0x6e>
 8009096:	ebac 0304 	sub.w	r3, ip, r4
 800909a:	3b15      	subs	r3, #21
 800909c:	f023 0303 	bic.w	r3, r3, #3
 80090a0:	3304      	adds	r3, #4
 80090a2:	f104 0015 	add.w	r0, r4, #21
 80090a6:	4560      	cmp	r0, ip
 80090a8:	bf88      	it	hi
 80090aa:	2304      	movhi	r3, #4
 80090ac:	50ca      	str	r2, [r1, r3]
 80090ae:	b10a      	cbz	r2, 80090b4 <__lshift+0xa4>
 80090b0:	f108 0602 	add.w	r6, r8, #2
 80090b4:	3e01      	subs	r6, #1
 80090b6:	4638      	mov	r0, r7
 80090b8:	612e      	str	r6, [r5, #16]
 80090ba:	4621      	mov	r1, r4
 80090bc:	f7ff fde2 	bl	8008c84 <_Bfree>
 80090c0:	4628      	mov	r0, r5
 80090c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80090ca:	3301      	adds	r3, #1
 80090cc:	e7c5      	b.n	800905a <__lshift+0x4a>
 80090ce:	3904      	subs	r1, #4
 80090d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80090d4:	f841 2f04 	str.w	r2, [r1, #4]!
 80090d8:	459c      	cmp	ip, r3
 80090da:	d8f9      	bhi.n	80090d0 <__lshift+0xc0>
 80090dc:	e7ea      	b.n	80090b4 <__lshift+0xa4>
 80090de:	bf00      	nop
 80090e0:	08009c2c 	.word	0x08009c2c
 80090e4:	08009c3d 	.word	0x08009c3d

080090e8 <__mcmp>:
 80090e8:	690a      	ldr	r2, [r1, #16]
 80090ea:	4603      	mov	r3, r0
 80090ec:	6900      	ldr	r0, [r0, #16]
 80090ee:	1a80      	subs	r0, r0, r2
 80090f0:	b530      	push	{r4, r5, lr}
 80090f2:	d10e      	bne.n	8009112 <__mcmp+0x2a>
 80090f4:	3314      	adds	r3, #20
 80090f6:	3114      	adds	r1, #20
 80090f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80090fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009100:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009104:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009108:	4295      	cmp	r5, r2
 800910a:	d003      	beq.n	8009114 <__mcmp+0x2c>
 800910c:	d205      	bcs.n	800911a <__mcmp+0x32>
 800910e:	f04f 30ff 	mov.w	r0, #4294967295
 8009112:	bd30      	pop	{r4, r5, pc}
 8009114:	42a3      	cmp	r3, r4
 8009116:	d3f3      	bcc.n	8009100 <__mcmp+0x18>
 8009118:	e7fb      	b.n	8009112 <__mcmp+0x2a>
 800911a:	2001      	movs	r0, #1
 800911c:	e7f9      	b.n	8009112 <__mcmp+0x2a>
	...

08009120 <__mdiff>:
 8009120:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009124:	4689      	mov	r9, r1
 8009126:	4606      	mov	r6, r0
 8009128:	4611      	mov	r1, r2
 800912a:	4648      	mov	r0, r9
 800912c:	4614      	mov	r4, r2
 800912e:	f7ff ffdb 	bl	80090e8 <__mcmp>
 8009132:	1e05      	subs	r5, r0, #0
 8009134:	d112      	bne.n	800915c <__mdiff+0x3c>
 8009136:	4629      	mov	r1, r5
 8009138:	4630      	mov	r0, r6
 800913a:	f7ff fd63 	bl	8008c04 <_Balloc>
 800913e:	4602      	mov	r2, r0
 8009140:	b928      	cbnz	r0, 800914e <__mdiff+0x2e>
 8009142:	4b3f      	ldr	r3, [pc, #252]	@ (8009240 <__mdiff+0x120>)
 8009144:	f240 2137 	movw	r1, #567	@ 0x237
 8009148:	483e      	ldr	r0, [pc, #248]	@ (8009244 <__mdiff+0x124>)
 800914a:	f000 fb67 	bl	800981c <__assert_func>
 800914e:	2301      	movs	r3, #1
 8009150:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009154:	4610      	mov	r0, r2
 8009156:	b003      	add	sp, #12
 8009158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800915c:	bfbc      	itt	lt
 800915e:	464b      	movlt	r3, r9
 8009160:	46a1      	movlt	r9, r4
 8009162:	4630      	mov	r0, r6
 8009164:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009168:	bfba      	itte	lt
 800916a:	461c      	movlt	r4, r3
 800916c:	2501      	movlt	r5, #1
 800916e:	2500      	movge	r5, #0
 8009170:	f7ff fd48 	bl	8008c04 <_Balloc>
 8009174:	4602      	mov	r2, r0
 8009176:	b918      	cbnz	r0, 8009180 <__mdiff+0x60>
 8009178:	4b31      	ldr	r3, [pc, #196]	@ (8009240 <__mdiff+0x120>)
 800917a:	f240 2145 	movw	r1, #581	@ 0x245
 800917e:	e7e3      	b.n	8009148 <__mdiff+0x28>
 8009180:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009184:	6926      	ldr	r6, [r4, #16]
 8009186:	60c5      	str	r5, [r0, #12]
 8009188:	f109 0310 	add.w	r3, r9, #16
 800918c:	f109 0514 	add.w	r5, r9, #20
 8009190:	f104 0e14 	add.w	lr, r4, #20
 8009194:	f100 0b14 	add.w	fp, r0, #20
 8009198:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800919c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80091a0:	9301      	str	r3, [sp, #4]
 80091a2:	46d9      	mov	r9, fp
 80091a4:	f04f 0c00 	mov.w	ip, #0
 80091a8:	9b01      	ldr	r3, [sp, #4]
 80091aa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80091ae:	f853 af04 	ldr.w	sl, [r3, #4]!
 80091b2:	9301      	str	r3, [sp, #4]
 80091b4:	fa1f f38a 	uxth.w	r3, sl
 80091b8:	4619      	mov	r1, r3
 80091ba:	b283      	uxth	r3, r0
 80091bc:	1acb      	subs	r3, r1, r3
 80091be:	0c00      	lsrs	r0, r0, #16
 80091c0:	4463      	add	r3, ip
 80091c2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80091c6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80091ca:	b29b      	uxth	r3, r3
 80091cc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80091d0:	4576      	cmp	r6, lr
 80091d2:	f849 3b04 	str.w	r3, [r9], #4
 80091d6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80091da:	d8e5      	bhi.n	80091a8 <__mdiff+0x88>
 80091dc:	1b33      	subs	r3, r6, r4
 80091de:	3b15      	subs	r3, #21
 80091e0:	f023 0303 	bic.w	r3, r3, #3
 80091e4:	3415      	adds	r4, #21
 80091e6:	3304      	adds	r3, #4
 80091e8:	42a6      	cmp	r6, r4
 80091ea:	bf38      	it	cc
 80091ec:	2304      	movcc	r3, #4
 80091ee:	441d      	add	r5, r3
 80091f0:	445b      	add	r3, fp
 80091f2:	461e      	mov	r6, r3
 80091f4:	462c      	mov	r4, r5
 80091f6:	4544      	cmp	r4, r8
 80091f8:	d30e      	bcc.n	8009218 <__mdiff+0xf8>
 80091fa:	f108 0103 	add.w	r1, r8, #3
 80091fe:	1b49      	subs	r1, r1, r5
 8009200:	f021 0103 	bic.w	r1, r1, #3
 8009204:	3d03      	subs	r5, #3
 8009206:	45a8      	cmp	r8, r5
 8009208:	bf38      	it	cc
 800920a:	2100      	movcc	r1, #0
 800920c:	440b      	add	r3, r1
 800920e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009212:	b191      	cbz	r1, 800923a <__mdiff+0x11a>
 8009214:	6117      	str	r7, [r2, #16]
 8009216:	e79d      	b.n	8009154 <__mdiff+0x34>
 8009218:	f854 1b04 	ldr.w	r1, [r4], #4
 800921c:	46e6      	mov	lr, ip
 800921e:	0c08      	lsrs	r0, r1, #16
 8009220:	fa1c fc81 	uxtah	ip, ip, r1
 8009224:	4471      	add	r1, lr
 8009226:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800922a:	b289      	uxth	r1, r1
 800922c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009230:	f846 1b04 	str.w	r1, [r6], #4
 8009234:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009238:	e7dd      	b.n	80091f6 <__mdiff+0xd6>
 800923a:	3f01      	subs	r7, #1
 800923c:	e7e7      	b.n	800920e <__mdiff+0xee>
 800923e:	bf00      	nop
 8009240:	08009c2c 	.word	0x08009c2c
 8009244:	08009c3d 	.word	0x08009c3d

08009248 <__d2b>:
 8009248:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800924c:	460f      	mov	r7, r1
 800924e:	2101      	movs	r1, #1
 8009250:	ec59 8b10 	vmov	r8, r9, d0
 8009254:	4616      	mov	r6, r2
 8009256:	f7ff fcd5 	bl	8008c04 <_Balloc>
 800925a:	4604      	mov	r4, r0
 800925c:	b930      	cbnz	r0, 800926c <__d2b+0x24>
 800925e:	4602      	mov	r2, r0
 8009260:	4b23      	ldr	r3, [pc, #140]	@ (80092f0 <__d2b+0xa8>)
 8009262:	4824      	ldr	r0, [pc, #144]	@ (80092f4 <__d2b+0xac>)
 8009264:	f240 310f 	movw	r1, #783	@ 0x30f
 8009268:	f000 fad8 	bl	800981c <__assert_func>
 800926c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009270:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009274:	b10d      	cbz	r5, 800927a <__d2b+0x32>
 8009276:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800927a:	9301      	str	r3, [sp, #4]
 800927c:	f1b8 0300 	subs.w	r3, r8, #0
 8009280:	d023      	beq.n	80092ca <__d2b+0x82>
 8009282:	4668      	mov	r0, sp
 8009284:	9300      	str	r3, [sp, #0]
 8009286:	f7ff fd84 	bl	8008d92 <__lo0bits>
 800928a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800928e:	b1d0      	cbz	r0, 80092c6 <__d2b+0x7e>
 8009290:	f1c0 0320 	rsb	r3, r0, #32
 8009294:	fa02 f303 	lsl.w	r3, r2, r3
 8009298:	430b      	orrs	r3, r1
 800929a:	40c2      	lsrs	r2, r0
 800929c:	6163      	str	r3, [r4, #20]
 800929e:	9201      	str	r2, [sp, #4]
 80092a0:	9b01      	ldr	r3, [sp, #4]
 80092a2:	61a3      	str	r3, [r4, #24]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	bf0c      	ite	eq
 80092a8:	2201      	moveq	r2, #1
 80092aa:	2202      	movne	r2, #2
 80092ac:	6122      	str	r2, [r4, #16]
 80092ae:	b1a5      	cbz	r5, 80092da <__d2b+0x92>
 80092b0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80092b4:	4405      	add	r5, r0
 80092b6:	603d      	str	r5, [r7, #0]
 80092b8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80092bc:	6030      	str	r0, [r6, #0]
 80092be:	4620      	mov	r0, r4
 80092c0:	b003      	add	sp, #12
 80092c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80092c6:	6161      	str	r1, [r4, #20]
 80092c8:	e7ea      	b.n	80092a0 <__d2b+0x58>
 80092ca:	a801      	add	r0, sp, #4
 80092cc:	f7ff fd61 	bl	8008d92 <__lo0bits>
 80092d0:	9b01      	ldr	r3, [sp, #4]
 80092d2:	6163      	str	r3, [r4, #20]
 80092d4:	3020      	adds	r0, #32
 80092d6:	2201      	movs	r2, #1
 80092d8:	e7e8      	b.n	80092ac <__d2b+0x64>
 80092da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80092de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80092e2:	6038      	str	r0, [r7, #0]
 80092e4:	6918      	ldr	r0, [r3, #16]
 80092e6:	f7ff fd35 	bl	8008d54 <__hi0bits>
 80092ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80092ee:	e7e5      	b.n	80092bc <__d2b+0x74>
 80092f0:	08009c2c 	.word	0x08009c2c
 80092f4:	08009c3d 	.word	0x08009c3d

080092f8 <__sfputc_r>:
 80092f8:	6893      	ldr	r3, [r2, #8]
 80092fa:	3b01      	subs	r3, #1
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	b410      	push	{r4}
 8009300:	6093      	str	r3, [r2, #8]
 8009302:	da08      	bge.n	8009316 <__sfputc_r+0x1e>
 8009304:	6994      	ldr	r4, [r2, #24]
 8009306:	42a3      	cmp	r3, r4
 8009308:	db01      	blt.n	800930e <__sfputc_r+0x16>
 800930a:	290a      	cmp	r1, #10
 800930c:	d103      	bne.n	8009316 <__sfputc_r+0x1e>
 800930e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009312:	f000 b9df 	b.w	80096d4 <__swbuf_r>
 8009316:	6813      	ldr	r3, [r2, #0]
 8009318:	1c58      	adds	r0, r3, #1
 800931a:	6010      	str	r0, [r2, #0]
 800931c:	7019      	strb	r1, [r3, #0]
 800931e:	4608      	mov	r0, r1
 8009320:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009324:	4770      	bx	lr

08009326 <__sfputs_r>:
 8009326:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009328:	4606      	mov	r6, r0
 800932a:	460f      	mov	r7, r1
 800932c:	4614      	mov	r4, r2
 800932e:	18d5      	adds	r5, r2, r3
 8009330:	42ac      	cmp	r4, r5
 8009332:	d101      	bne.n	8009338 <__sfputs_r+0x12>
 8009334:	2000      	movs	r0, #0
 8009336:	e007      	b.n	8009348 <__sfputs_r+0x22>
 8009338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800933c:	463a      	mov	r2, r7
 800933e:	4630      	mov	r0, r6
 8009340:	f7ff ffda 	bl	80092f8 <__sfputc_r>
 8009344:	1c43      	adds	r3, r0, #1
 8009346:	d1f3      	bne.n	8009330 <__sfputs_r+0xa>
 8009348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800934c <_vfiprintf_r>:
 800934c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009350:	460d      	mov	r5, r1
 8009352:	b09d      	sub	sp, #116	@ 0x74
 8009354:	4614      	mov	r4, r2
 8009356:	4698      	mov	r8, r3
 8009358:	4606      	mov	r6, r0
 800935a:	b118      	cbz	r0, 8009364 <_vfiprintf_r+0x18>
 800935c:	6a03      	ldr	r3, [r0, #32]
 800935e:	b90b      	cbnz	r3, 8009364 <_vfiprintf_r+0x18>
 8009360:	f7fe fc60 	bl	8007c24 <__sinit>
 8009364:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009366:	07d9      	lsls	r1, r3, #31
 8009368:	d405      	bmi.n	8009376 <_vfiprintf_r+0x2a>
 800936a:	89ab      	ldrh	r3, [r5, #12]
 800936c:	059a      	lsls	r2, r3, #22
 800936e:	d402      	bmi.n	8009376 <_vfiprintf_r+0x2a>
 8009370:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009372:	f7fe fd4e 	bl	8007e12 <__retarget_lock_acquire_recursive>
 8009376:	89ab      	ldrh	r3, [r5, #12]
 8009378:	071b      	lsls	r3, r3, #28
 800937a:	d501      	bpl.n	8009380 <_vfiprintf_r+0x34>
 800937c:	692b      	ldr	r3, [r5, #16]
 800937e:	b99b      	cbnz	r3, 80093a8 <_vfiprintf_r+0x5c>
 8009380:	4629      	mov	r1, r5
 8009382:	4630      	mov	r0, r6
 8009384:	f000 f9e4 	bl	8009750 <__swsetup_r>
 8009388:	b170      	cbz	r0, 80093a8 <_vfiprintf_r+0x5c>
 800938a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800938c:	07dc      	lsls	r4, r3, #31
 800938e:	d504      	bpl.n	800939a <_vfiprintf_r+0x4e>
 8009390:	f04f 30ff 	mov.w	r0, #4294967295
 8009394:	b01d      	add	sp, #116	@ 0x74
 8009396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800939a:	89ab      	ldrh	r3, [r5, #12]
 800939c:	0598      	lsls	r0, r3, #22
 800939e:	d4f7      	bmi.n	8009390 <_vfiprintf_r+0x44>
 80093a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093a2:	f7fe fd37 	bl	8007e14 <__retarget_lock_release_recursive>
 80093a6:	e7f3      	b.n	8009390 <_vfiprintf_r+0x44>
 80093a8:	2300      	movs	r3, #0
 80093aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80093ac:	2320      	movs	r3, #32
 80093ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80093b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80093b6:	2330      	movs	r3, #48	@ 0x30
 80093b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009568 <_vfiprintf_r+0x21c>
 80093bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093c0:	f04f 0901 	mov.w	r9, #1
 80093c4:	4623      	mov	r3, r4
 80093c6:	469a      	mov	sl, r3
 80093c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093cc:	b10a      	cbz	r2, 80093d2 <_vfiprintf_r+0x86>
 80093ce:	2a25      	cmp	r2, #37	@ 0x25
 80093d0:	d1f9      	bne.n	80093c6 <_vfiprintf_r+0x7a>
 80093d2:	ebba 0b04 	subs.w	fp, sl, r4
 80093d6:	d00b      	beq.n	80093f0 <_vfiprintf_r+0xa4>
 80093d8:	465b      	mov	r3, fp
 80093da:	4622      	mov	r2, r4
 80093dc:	4629      	mov	r1, r5
 80093de:	4630      	mov	r0, r6
 80093e0:	f7ff ffa1 	bl	8009326 <__sfputs_r>
 80093e4:	3001      	adds	r0, #1
 80093e6:	f000 80a7 	beq.w	8009538 <_vfiprintf_r+0x1ec>
 80093ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093ec:	445a      	add	r2, fp
 80093ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80093f0:	f89a 3000 	ldrb.w	r3, [sl]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	f000 809f 	beq.w	8009538 <_vfiprintf_r+0x1ec>
 80093fa:	2300      	movs	r3, #0
 80093fc:	f04f 32ff 	mov.w	r2, #4294967295
 8009400:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009404:	f10a 0a01 	add.w	sl, sl, #1
 8009408:	9304      	str	r3, [sp, #16]
 800940a:	9307      	str	r3, [sp, #28]
 800940c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009410:	931a      	str	r3, [sp, #104]	@ 0x68
 8009412:	4654      	mov	r4, sl
 8009414:	2205      	movs	r2, #5
 8009416:	f814 1b01 	ldrb.w	r1, [r4], #1
 800941a:	4853      	ldr	r0, [pc, #332]	@ (8009568 <_vfiprintf_r+0x21c>)
 800941c:	f7f6 ff60 	bl	80002e0 <memchr>
 8009420:	9a04      	ldr	r2, [sp, #16]
 8009422:	b9d8      	cbnz	r0, 800945c <_vfiprintf_r+0x110>
 8009424:	06d1      	lsls	r1, r2, #27
 8009426:	bf44      	itt	mi
 8009428:	2320      	movmi	r3, #32
 800942a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800942e:	0713      	lsls	r3, r2, #28
 8009430:	bf44      	itt	mi
 8009432:	232b      	movmi	r3, #43	@ 0x2b
 8009434:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009438:	f89a 3000 	ldrb.w	r3, [sl]
 800943c:	2b2a      	cmp	r3, #42	@ 0x2a
 800943e:	d015      	beq.n	800946c <_vfiprintf_r+0x120>
 8009440:	9a07      	ldr	r2, [sp, #28]
 8009442:	4654      	mov	r4, sl
 8009444:	2000      	movs	r0, #0
 8009446:	f04f 0c0a 	mov.w	ip, #10
 800944a:	4621      	mov	r1, r4
 800944c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009450:	3b30      	subs	r3, #48	@ 0x30
 8009452:	2b09      	cmp	r3, #9
 8009454:	d94b      	bls.n	80094ee <_vfiprintf_r+0x1a2>
 8009456:	b1b0      	cbz	r0, 8009486 <_vfiprintf_r+0x13a>
 8009458:	9207      	str	r2, [sp, #28]
 800945a:	e014      	b.n	8009486 <_vfiprintf_r+0x13a>
 800945c:	eba0 0308 	sub.w	r3, r0, r8
 8009460:	fa09 f303 	lsl.w	r3, r9, r3
 8009464:	4313      	orrs	r3, r2
 8009466:	9304      	str	r3, [sp, #16]
 8009468:	46a2      	mov	sl, r4
 800946a:	e7d2      	b.n	8009412 <_vfiprintf_r+0xc6>
 800946c:	9b03      	ldr	r3, [sp, #12]
 800946e:	1d19      	adds	r1, r3, #4
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	9103      	str	r1, [sp, #12]
 8009474:	2b00      	cmp	r3, #0
 8009476:	bfbb      	ittet	lt
 8009478:	425b      	neglt	r3, r3
 800947a:	f042 0202 	orrlt.w	r2, r2, #2
 800947e:	9307      	strge	r3, [sp, #28]
 8009480:	9307      	strlt	r3, [sp, #28]
 8009482:	bfb8      	it	lt
 8009484:	9204      	strlt	r2, [sp, #16]
 8009486:	7823      	ldrb	r3, [r4, #0]
 8009488:	2b2e      	cmp	r3, #46	@ 0x2e
 800948a:	d10a      	bne.n	80094a2 <_vfiprintf_r+0x156>
 800948c:	7863      	ldrb	r3, [r4, #1]
 800948e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009490:	d132      	bne.n	80094f8 <_vfiprintf_r+0x1ac>
 8009492:	9b03      	ldr	r3, [sp, #12]
 8009494:	1d1a      	adds	r2, r3, #4
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	9203      	str	r2, [sp, #12]
 800949a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800949e:	3402      	adds	r4, #2
 80094a0:	9305      	str	r3, [sp, #20]
 80094a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009578 <_vfiprintf_r+0x22c>
 80094a6:	7821      	ldrb	r1, [r4, #0]
 80094a8:	2203      	movs	r2, #3
 80094aa:	4650      	mov	r0, sl
 80094ac:	f7f6 ff18 	bl	80002e0 <memchr>
 80094b0:	b138      	cbz	r0, 80094c2 <_vfiprintf_r+0x176>
 80094b2:	9b04      	ldr	r3, [sp, #16]
 80094b4:	eba0 000a 	sub.w	r0, r0, sl
 80094b8:	2240      	movs	r2, #64	@ 0x40
 80094ba:	4082      	lsls	r2, r0
 80094bc:	4313      	orrs	r3, r2
 80094be:	3401      	adds	r4, #1
 80094c0:	9304      	str	r3, [sp, #16]
 80094c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094c6:	4829      	ldr	r0, [pc, #164]	@ (800956c <_vfiprintf_r+0x220>)
 80094c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80094cc:	2206      	movs	r2, #6
 80094ce:	f7f6 ff07 	bl	80002e0 <memchr>
 80094d2:	2800      	cmp	r0, #0
 80094d4:	d03f      	beq.n	8009556 <_vfiprintf_r+0x20a>
 80094d6:	4b26      	ldr	r3, [pc, #152]	@ (8009570 <_vfiprintf_r+0x224>)
 80094d8:	bb1b      	cbnz	r3, 8009522 <_vfiprintf_r+0x1d6>
 80094da:	9b03      	ldr	r3, [sp, #12]
 80094dc:	3307      	adds	r3, #7
 80094de:	f023 0307 	bic.w	r3, r3, #7
 80094e2:	3308      	adds	r3, #8
 80094e4:	9303      	str	r3, [sp, #12]
 80094e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094e8:	443b      	add	r3, r7
 80094ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80094ec:	e76a      	b.n	80093c4 <_vfiprintf_r+0x78>
 80094ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80094f2:	460c      	mov	r4, r1
 80094f4:	2001      	movs	r0, #1
 80094f6:	e7a8      	b.n	800944a <_vfiprintf_r+0xfe>
 80094f8:	2300      	movs	r3, #0
 80094fa:	3401      	adds	r4, #1
 80094fc:	9305      	str	r3, [sp, #20]
 80094fe:	4619      	mov	r1, r3
 8009500:	f04f 0c0a 	mov.w	ip, #10
 8009504:	4620      	mov	r0, r4
 8009506:	f810 2b01 	ldrb.w	r2, [r0], #1
 800950a:	3a30      	subs	r2, #48	@ 0x30
 800950c:	2a09      	cmp	r2, #9
 800950e:	d903      	bls.n	8009518 <_vfiprintf_r+0x1cc>
 8009510:	2b00      	cmp	r3, #0
 8009512:	d0c6      	beq.n	80094a2 <_vfiprintf_r+0x156>
 8009514:	9105      	str	r1, [sp, #20]
 8009516:	e7c4      	b.n	80094a2 <_vfiprintf_r+0x156>
 8009518:	fb0c 2101 	mla	r1, ip, r1, r2
 800951c:	4604      	mov	r4, r0
 800951e:	2301      	movs	r3, #1
 8009520:	e7f0      	b.n	8009504 <_vfiprintf_r+0x1b8>
 8009522:	ab03      	add	r3, sp, #12
 8009524:	9300      	str	r3, [sp, #0]
 8009526:	462a      	mov	r2, r5
 8009528:	4b12      	ldr	r3, [pc, #72]	@ (8009574 <_vfiprintf_r+0x228>)
 800952a:	a904      	add	r1, sp, #16
 800952c:	4630      	mov	r0, r6
 800952e:	f7fd ff47 	bl	80073c0 <_printf_float>
 8009532:	4607      	mov	r7, r0
 8009534:	1c78      	adds	r0, r7, #1
 8009536:	d1d6      	bne.n	80094e6 <_vfiprintf_r+0x19a>
 8009538:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800953a:	07d9      	lsls	r1, r3, #31
 800953c:	d405      	bmi.n	800954a <_vfiprintf_r+0x1fe>
 800953e:	89ab      	ldrh	r3, [r5, #12]
 8009540:	059a      	lsls	r2, r3, #22
 8009542:	d402      	bmi.n	800954a <_vfiprintf_r+0x1fe>
 8009544:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009546:	f7fe fc65 	bl	8007e14 <__retarget_lock_release_recursive>
 800954a:	89ab      	ldrh	r3, [r5, #12]
 800954c:	065b      	lsls	r3, r3, #25
 800954e:	f53f af1f 	bmi.w	8009390 <_vfiprintf_r+0x44>
 8009552:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009554:	e71e      	b.n	8009394 <_vfiprintf_r+0x48>
 8009556:	ab03      	add	r3, sp, #12
 8009558:	9300      	str	r3, [sp, #0]
 800955a:	462a      	mov	r2, r5
 800955c:	4b05      	ldr	r3, [pc, #20]	@ (8009574 <_vfiprintf_r+0x228>)
 800955e:	a904      	add	r1, sp, #16
 8009560:	4630      	mov	r0, r6
 8009562:	f7fe f9b5 	bl	80078d0 <_printf_i>
 8009566:	e7e4      	b.n	8009532 <_vfiprintf_r+0x1e6>
 8009568:	08009c96 	.word	0x08009c96
 800956c:	08009ca0 	.word	0x08009ca0
 8009570:	080073c1 	.word	0x080073c1
 8009574:	08009327 	.word	0x08009327
 8009578:	08009c9c 	.word	0x08009c9c

0800957c <__sflush_r>:
 800957c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009584:	0716      	lsls	r6, r2, #28
 8009586:	4605      	mov	r5, r0
 8009588:	460c      	mov	r4, r1
 800958a:	d454      	bmi.n	8009636 <__sflush_r+0xba>
 800958c:	684b      	ldr	r3, [r1, #4]
 800958e:	2b00      	cmp	r3, #0
 8009590:	dc02      	bgt.n	8009598 <__sflush_r+0x1c>
 8009592:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009594:	2b00      	cmp	r3, #0
 8009596:	dd48      	ble.n	800962a <__sflush_r+0xae>
 8009598:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800959a:	2e00      	cmp	r6, #0
 800959c:	d045      	beq.n	800962a <__sflush_r+0xae>
 800959e:	2300      	movs	r3, #0
 80095a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80095a4:	682f      	ldr	r7, [r5, #0]
 80095a6:	6a21      	ldr	r1, [r4, #32]
 80095a8:	602b      	str	r3, [r5, #0]
 80095aa:	d030      	beq.n	800960e <__sflush_r+0x92>
 80095ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80095ae:	89a3      	ldrh	r3, [r4, #12]
 80095b0:	0759      	lsls	r1, r3, #29
 80095b2:	d505      	bpl.n	80095c0 <__sflush_r+0x44>
 80095b4:	6863      	ldr	r3, [r4, #4]
 80095b6:	1ad2      	subs	r2, r2, r3
 80095b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80095ba:	b10b      	cbz	r3, 80095c0 <__sflush_r+0x44>
 80095bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80095be:	1ad2      	subs	r2, r2, r3
 80095c0:	2300      	movs	r3, #0
 80095c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80095c4:	6a21      	ldr	r1, [r4, #32]
 80095c6:	4628      	mov	r0, r5
 80095c8:	47b0      	blx	r6
 80095ca:	1c43      	adds	r3, r0, #1
 80095cc:	89a3      	ldrh	r3, [r4, #12]
 80095ce:	d106      	bne.n	80095de <__sflush_r+0x62>
 80095d0:	6829      	ldr	r1, [r5, #0]
 80095d2:	291d      	cmp	r1, #29
 80095d4:	d82b      	bhi.n	800962e <__sflush_r+0xb2>
 80095d6:	4a2a      	ldr	r2, [pc, #168]	@ (8009680 <__sflush_r+0x104>)
 80095d8:	40ca      	lsrs	r2, r1
 80095da:	07d6      	lsls	r6, r2, #31
 80095dc:	d527      	bpl.n	800962e <__sflush_r+0xb2>
 80095de:	2200      	movs	r2, #0
 80095e0:	6062      	str	r2, [r4, #4]
 80095e2:	04d9      	lsls	r1, r3, #19
 80095e4:	6922      	ldr	r2, [r4, #16]
 80095e6:	6022      	str	r2, [r4, #0]
 80095e8:	d504      	bpl.n	80095f4 <__sflush_r+0x78>
 80095ea:	1c42      	adds	r2, r0, #1
 80095ec:	d101      	bne.n	80095f2 <__sflush_r+0x76>
 80095ee:	682b      	ldr	r3, [r5, #0]
 80095f0:	b903      	cbnz	r3, 80095f4 <__sflush_r+0x78>
 80095f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80095f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80095f6:	602f      	str	r7, [r5, #0]
 80095f8:	b1b9      	cbz	r1, 800962a <__sflush_r+0xae>
 80095fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80095fe:	4299      	cmp	r1, r3
 8009600:	d002      	beq.n	8009608 <__sflush_r+0x8c>
 8009602:	4628      	mov	r0, r5
 8009604:	f7ff f9fe 	bl	8008a04 <_free_r>
 8009608:	2300      	movs	r3, #0
 800960a:	6363      	str	r3, [r4, #52]	@ 0x34
 800960c:	e00d      	b.n	800962a <__sflush_r+0xae>
 800960e:	2301      	movs	r3, #1
 8009610:	4628      	mov	r0, r5
 8009612:	47b0      	blx	r6
 8009614:	4602      	mov	r2, r0
 8009616:	1c50      	adds	r0, r2, #1
 8009618:	d1c9      	bne.n	80095ae <__sflush_r+0x32>
 800961a:	682b      	ldr	r3, [r5, #0]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d0c6      	beq.n	80095ae <__sflush_r+0x32>
 8009620:	2b1d      	cmp	r3, #29
 8009622:	d001      	beq.n	8009628 <__sflush_r+0xac>
 8009624:	2b16      	cmp	r3, #22
 8009626:	d11e      	bne.n	8009666 <__sflush_r+0xea>
 8009628:	602f      	str	r7, [r5, #0]
 800962a:	2000      	movs	r0, #0
 800962c:	e022      	b.n	8009674 <__sflush_r+0xf8>
 800962e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009632:	b21b      	sxth	r3, r3
 8009634:	e01b      	b.n	800966e <__sflush_r+0xf2>
 8009636:	690f      	ldr	r7, [r1, #16]
 8009638:	2f00      	cmp	r7, #0
 800963a:	d0f6      	beq.n	800962a <__sflush_r+0xae>
 800963c:	0793      	lsls	r3, r2, #30
 800963e:	680e      	ldr	r6, [r1, #0]
 8009640:	bf08      	it	eq
 8009642:	694b      	ldreq	r3, [r1, #20]
 8009644:	600f      	str	r7, [r1, #0]
 8009646:	bf18      	it	ne
 8009648:	2300      	movne	r3, #0
 800964a:	eba6 0807 	sub.w	r8, r6, r7
 800964e:	608b      	str	r3, [r1, #8]
 8009650:	f1b8 0f00 	cmp.w	r8, #0
 8009654:	dde9      	ble.n	800962a <__sflush_r+0xae>
 8009656:	6a21      	ldr	r1, [r4, #32]
 8009658:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800965a:	4643      	mov	r3, r8
 800965c:	463a      	mov	r2, r7
 800965e:	4628      	mov	r0, r5
 8009660:	47b0      	blx	r6
 8009662:	2800      	cmp	r0, #0
 8009664:	dc08      	bgt.n	8009678 <__sflush_r+0xfc>
 8009666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800966a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800966e:	81a3      	strh	r3, [r4, #12]
 8009670:	f04f 30ff 	mov.w	r0, #4294967295
 8009674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009678:	4407      	add	r7, r0
 800967a:	eba8 0800 	sub.w	r8, r8, r0
 800967e:	e7e7      	b.n	8009650 <__sflush_r+0xd4>
 8009680:	20400001 	.word	0x20400001

08009684 <_fflush_r>:
 8009684:	b538      	push	{r3, r4, r5, lr}
 8009686:	690b      	ldr	r3, [r1, #16]
 8009688:	4605      	mov	r5, r0
 800968a:	460c      	mov	r4, r1
 800968c:	b913      	cbnz	r3, 8009694 <_fflush_r+0x10>
 800968e:	2500      	movs	r5, #0
 8009690:	4628      	mov	r0, r5
 8009692:	bd38      	pop	{r3, r4, r5, pc}
 8009694:	b118      	cbz	r0, 800969e <_fflush_r+0x1a>
 8009696:	6a03      	ldr	r3, [r0, #32]
 8009698:	b90b      	cbnz	r3, 800969e <_fflush_r+0x1a>
 800969a:	f7fe fac3 	bl	8007c24 <__sinit>
 800969e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d0f3      	beq.n	800968e <_fflush_r+0xa>
 80096a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80096a8:	07d0      	lsls	r0, r2, #31
 80096aa:	d404      	bmi.n	80096b6 <_fflush_r+0x32>
 80096ac:	0599      	lsls	r1, r3, #22
 80096ae:	d402      	bmi.n	80096b6 <_fflush_r+0x32>
 80096b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096b2:	f7fe fbae 	bl	8007e12 <__retarget_lock_acquire_recursive>
 80096b6:	4628      	mov	r0, r5
 80096b8:	4621      	mov	r1, r4
 80096ba:	f7ff ff5f 	bl	800957c <__sflush_r>
 80096be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80096c0:	07da      	lsls	r2, r3, #31
 80096c2:	4605      	mov	r5, r0
 80096c4:	d4e4      	bmi.n	8009690 <_fflush_r+0xc>
 80096c6:	89a3      	ldrh	r3, [r4, #12]
 80096c8:	059b      	lsls	r3, r3, #22
 80096ca:	d4e1      	bmi.n	8009690 <_fflush_r+0xc>
 80096cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096ce:	f7fe fba1 	bl	8007e14 <__retarget_lock_release_recursive>
 80096d2:	e7dd      	b.n	8009690 <_fflush_r+0xc>

080096d4 <__swbuf_r>:
 80096d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096d6:	460e      	mov	r6, r1
 80096d8:	4614      	mov	r4, r2
 80096da:	4605      	mov	r5, r0
 80096dc:	b118      	cbz	r0, 80096e6 <__swbuf_r+0x12>
 80096de:	6a03      	ldr	r3, [r0, #32]
 80096e0:	b90b      	cbnz	r3, 80096e6 <__swbuf_r+0x12>
 80096e2:	f7fe fa9f 	bl	8007c24 <__sinit>
 80096e6:	69a3      	ldr	r3, [r4, #24]
 80096e8:	60a3      	str	r3, [r4, #8]
 80096ea:	89a3      	ldrh	r3, [r4, #12]
 80096ec:	071a      	lsls	r2, r3, #28
 80096ee:	d501      	bpl.n	80096f4 <__swbuf_r+0x20>
 80096f0:	6923      	ldr	r3, [r4, #16]
 80096f2:	b943      	cbnz	r3, 8009706 <__swbuf_r+0x32>
 80096f4:	4621      	mov	r1, r4
 80096f6:	4628      	mov	r0, r5
 80096f8:	f000 f82a 	bl	8009750 <__swsetup_r>
 80096fc:	b118      	cbz	r0, 8009706 <__swbuf_r+0x32>
 80096fe:	f04f 37ff 	mov.w	r7, #4294967295
 8009702:	4638      	mov	r0, r7
 8009704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009706:	6823      	ldr	r3, [r4, #0]
 8009708:	6922      	ldr	r2, [r4, #16]
 800970a:	1a98      	subs	r0, r3, r2
 800970c:	6963      	ldr	r3, [r4, #20]
 800970e:	b2f6      	uxtb	r6, r6
 8009710:	4283      	cmp	r3, r0
 8009712:	4637      	mov	r7, r6
 8009714:	dc05      	bgt.n	8009722 <__swbuf_r+0x4e>
 8009716:	4621      	mov	r1, r4
 8009718:	4628      	mov	r0, r5
 800971a:	f7ff ffb3 	bl	8009684 <_fflush_r>
 800971e:	2800      	cmp	r0, #0
 8009720:	d1ed      	bne.n	80096fe <__swbuf_r+0x2a>
 8009722:	68a3      	ldr	r3, [r4, #8]
 8009724:	3b01      	subs	r3, #1
 8009726:	60a3      	str	r3, [r4, #8]
 8009728:	6823      	ldr	r3, [r4, #0]
 800972a:	1c5a      	adds	r2, r3, #1
 800972c:	6022      	str	r2, [r4, #0]
 800972e:	701e      	strb	r6, [r3, #0]
 8009730:	6962      	ldr	r2, [r4, #20]
 8009732:	1c43      	adds	r3, r0, #1
 8009734:	429a      	cmp	r2, r3
 8009736:	d004      	beq.n	8009742 <__swbuf_r+0x6e>
 8009738:	89a3      	ldrh	r3, [r4, #12]
 800973a:	07db      	lsls	r3, r3, #31
 800973c:	d5e1      	bpl.n	8009702 <__swbuf_r+0x2e>
 800973e:	2e0a      	cmp	r6, #10
 8009740:	d1df      	bne.n	8009702 <__swbuf_r+0x2e>
 8009742:	4621      	mov	r1, r4
 8009744:	4628      	mov	r0, r5
 8009746:	f7ff ff9d 	bl	8009684 <_fflush_r>
 800974a:	2800      	cmp	r0, #0
 800974c:	d0d9      	beq.n	8009702 <__swbuf_r+0x2e>
 800974e:	e7d6      	b.n	80096fe <__swbuf_r+0x2a>

08009750 <__swsetup_r>:
 8009750:	b538      	push	{r3, r4, r5, lr}
 8009752:	4b29      	ldr	r3, [pc, #164]	@ (80097f8 <__swsetup_r+0xa8>)
 8009754:	4605      	mov	r5, r0
 8009756:	6818      	ldr	r0, [r3, #0]
 8009758:	460c      	mov	r4, r1
 800975a:	b118      	cbz	r0, 8009764 <__swsetup_r+0x14>
 800975c:	6a03      	ldr	r3, [r0, #32]
 800975e:	b90b      	cbnz	r3, 8009764 <__swsetup_r+0x14>
 8009760:	f7fe fa60 	bl	8007c24 <__sinit>
 8009764:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009768:	0719      	lsls	r1, r3, #28
 800976a:	d422      	bmi.n	80097b2 <__swsetup_r+0x62>
 800976c:	06da      	lsls	r2, r3, #27
 800976e:	d407      	bmi.n	8009780 <__swsetup_r+0x30>
 8009770:	2209      	movs	r2, #9
 8009772:	602a      	str	r2, [r5, #0]
 8009774:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009778:	81a3      	strh	r3, [r4, #12]
 800977a:	f04f 30ff 	mov.w	r0, #4294967295
 800977e:	e033      	b.n	80097e8 <__swsetup_r+0x98>
 8009780:	0758      	lsls	r0, r3, #29
 8009782:	d512      	bpl.n	80097aa <__swsetup_r+0x5a>
 8009784:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009786:	b141      	cbz	r1, 800979a <__swsetup_r+0x4a>
 8009788:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800978c:	4299      	cmp	r1, r3
 800978e:	d002      	beq.n	8009796 <__swsetup_r+0x46>
 8009790:	4628      	mov	r0, r5
 8009792:	f7ff f937 	bl	8008a04 <_free_r>
 8009796:	2300      	movs	r3, #0
 8009798:	6363      	str	r3, [r4, #52]	@ 0x34
 800979a:	89a3      	ldrh	r3, [r4, #12]
 800979c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80097a0:	81a3      	strh	r3, [r4, #12]
 80097a2:	2300      	movs	r3, #0
 80097a4:	6063      	str	r3, [r4, #4]
 80097a6:	6923      	ldr	r3, [r4, #16]
 80097a8:	6023      	str	r3, [r4, #0]
 80097aa:	89a3      	ldrh	r3, [r4, #12]
 80097ac:	f043 0308 	orr.w	r3, r3, #8
 80097b0:	81a3      	strh	r3, [r4, #12]
 80097b2:	6923      	ldr	r3, [r4, #16]
 80097b4:	b94b      	cbnz	r3, 80097ca <__swsetup_r+0x7a>
 80097b6:	89a3      	ldrh	r3, [r4, #12]
 80097b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80097bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097c0:	d003      	beq.n	80097ca <__swsetup_r+0x7a>
 80097c2:	4621      	mov	r1, r4
 80097c4:	4628      	mov	r0, r5
 80097c6:	f000 f8b3 	bl	8009930 <__smakebuf_r>
 80097ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097ce:	f013 0201 	ands.w	r2, r3, #1
 80097d2:	d00a      	beq.n	80097ea <__swsetup_r+0x9a>
 80097d4:	2200      	movs	r2, #0
 80097d6:	60a2      	str	r2, [r4, #8]
 80097d8:	6962      	ldr	r2, [r4, #20]
 80097da:	4252      	negs	r2, r2
 80097dc:	61a2      	str	r2, [r4, #24]
 80097de:	6922      	ldr	r2, [r4, #16]
 80097e0:	b942      	cbnz	r2, 80097f4 <__swsetup_r+0xa4>
 80097e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80097e6:	d1c5      	bne.n	8009774 <__swsetup_r+0x24>
 80097e8:	bd38      	pop	{r3, r4, r5, pc}
 80097ea:	0799      	lsls	r1, r3, #30
 80097ec:	bf58      	it	pl
 80097ee:	6962      	ldrpl	r2, [r4, #20]
 80097f0:	60a2      	str	r2, [r4, #8]
 80097f2:	e7f4      	b.n	80097de <__swsetup_r+0x8e>
 80097f4:	2000      	movs	r0, #0
 80097f6:	e7f7      	b.n	80097e8 <__swsetup_r+0x98>
 80097f8:	2400001c 	.word	0x2400001c

080097fc <_sbrk_r>:
 80097fc:	b538      	push	{r3, r4, r5, lr}
 80097fe:	4d06      	ldr	r5, [pc, #24]	@ (8009818 <_sbrk_r+0x1c>)
 8009800:	2300      	movs	r3, #0
 8009802:	4604      	mov	r4, r0
 8009804:	4608      	mov	r0, r1
 8009806:	602b      	str	r3, [r5, #0]
 8009808:	f7f7 fe76 	bl	80014f8 <_sbrk>
 800980c:	1c43      	adds	r3, r0, #1
 800980e:	d102      	bne.n	8009816 <_sbrk_r+0x1a>
 8009810:	682b      	ldr	r3, [r5, #0]
 8009812:	b103      	cbz	r3, 8009816 <_sbrk_r+0x1a>
 8009814:	6023      	str	r3, [r4, #0]
 8009816:	bd38      	pop	{r3, r4, r5, pc}
 8009818:	24000548 	.word	0x24000548

0800981c <__assert_func>:
 800981c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800981e:	4614      	mov	r4, r2
 8009820:	461a      	mov	r2, r3
 8009822:	4b09      	ldr	r3, [pc, #36]	@ (8009848 <__assert_func+0x2c>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	4605      	mov	r5, r0
 8009828:	68d8      	ldr	r0, [r3, #12]
 800982a:	b14c      	cbz	r4, 8009840 <__assert_func+0x24>
 800982c:	4b07      	ldr	r3, [pc, #28]	@ (800984c <__assert_func+0x30>)
 800982e:	9100      	str	r1, [sp, #0]
 8009830:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009834:	4906      	ldr	r1, [pc, #24]	@ (8009850 <__assert_func+0x34>)
 8009836:	462b      	mov	r3, r5
 8009838:	f000 f842 	bl	80098c0 <fiprintf>
 800983c:	f000 f8d6 	bl	80099ec <abort>
 8009840:	4b04      	ldr	r3, [pc, #16]	@ (8009854 <__assert_func+0x38>)
 8009842:	461c      	mov	r4, r3
 8009844:	e7f3      	b.n	800982e <__assert_func+0x12>
 8009846:	bf00      	nop
 8009848:	2400001c 	.word	0x2400001c
 800984c:	08009cb1 	.word	0x08009cb1
 8009850:	08009cbe 	.word	0x08009cbe
 8009854:	08009cec 	.word	0x08009cec

08009858 <_calloc_r>:
 8009858:	b570      	push	{r4, r5, r6, lr}
 800985a:	fba1 5402 	umull	r5, r4, r1, r2
 800985e:	b934      	cbnz	r4, 800986e <_calloc_r+0x16>
 8009860:	4629      	mov	r1, r5
 8009862:	f7ff f943 	bl	8008aec <_malloc_r>
 8009866:	4606      	mov	r6, r0
 8009868:	b928      	cbnz	r0, 8009876 <_calloc_r+0x1e>
 800986a:	4630      	mov	r0, r6
 800986c:	bd70      	pop	{r4, r5, r6, pc}
 800986e:	220c      	movs	r2, #12
 8009870:	6002      	str	r2, [r0, #0]
 8009872:	2600      	movs	r6, #0
 8009874:	e7f9      	b.n	800986a <_calloc_r+0x12>
 8009876:	462a      	mov	r2, r5
 8009878:	4621      	mov	r1, r4
 800987a:	f7fe fa4c 	bl	8007d16 <memset>
 800987e:	e7f4      	b.n	800986a <_calloc_r+0x12>

08009880 <__ascii_mbtowc>:
 8009880:	b082      	sub	sp, #8
 8009882:	b901      	cbnz	r1, 8009886 <__ascii_mbtowc+0x6>
 8009884:	a901      	add	r1, sp, #4
 8009886:	b142      	cbz	r2, 800989a <__ascii_mbtowc+0x1a>
 8009888:	b14b      	cbz	r3, 800989e <__ascii_mbtowc+0x1e>
 800988a:	7813      	ldrb	r3, [r2, #0]
 800988c:	600b      	str	r3, [r1, #0]
 800988e:	7812      	ldrb	r2, [r2, #0]
 8009890:	1e10      	subs	r0, r2, #0
 8009892:	bf18      	it	ne
 8009894:	2001      	movne	r0, #1
 8009896:	b002      	add	sp, #8
 8009898:	4770      	bx	lr
 800989a:	4610      	mov	r0, r2
 800989c:	e7fb      	b.n	8009896 <__ascii_mbtowc+0x16>
 800989e:	f06f 0001 	mvn.w	r0, #1
 80098a2:	e7f8      	b.n	8009896 <__ascii_mbtowc+0x16>

080098a4 <__ascii_wctomb>:
 80098a4:	4603      	mov	r3, r0
 80098a6:	4608      	mov	r0, r1
 80098a8:	b141      	cbz	r1, 80098bc <__ascii_wctomb+0x18>
 80098aa:	2aff      	cmp	r2, #255	@ 0xff
 80098ac:	d904      	bls.n	80098b8 <__ascii_wctomb+0x14>
 80098ae:	228a      	movs	r2, #138	@ 0x8a
 80098b0:	601a      	str	r2, [r3, #0]
 80098b2:	f04f 30ff 	mov.w	r0, #4294967295
 80098b6:	4770      	bx	lr
 80098b8:	700a      	strb	r2, [r1, #0]
 80098ba:	2001      	movs	r0, #1
 80098bc:	4770      	bx	lr
	...

080098c0 <fiprintf>:
 80098c0:	b40e      	push	{r1, r2, r3}
 80098c2:	b503      	push	{r0, r1, lr}
 80098c4:	4601      	mov	r1, r0
 80098c6:	ab03      	add	r3, sp, #12
 80098c8:	4805      	ldr	r0, [pc, #20]	@ (80098e0 <fiprintf+0x20>)
 80098ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80098ce:	6800      	ldr	r0, [r0, #0]
 80098d0:	9301      	str	r3, [sp, #4]
 80098d2:	f7ff fd3b 	bl	800934c <_vfiprintf_r>
 80098d6:	b002      	add	sp, #8
 80098d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80098dc:	b003      	add	sp, #12
 80098de:	4770      	bx	lr
 80098e0:	2400001c 	.word	0x2400001c

080098e4 <__swhatbuf_r>:
 80098e4:	b570      	push	{r4, r5, r6, lr}
 80098e6:	460c      	mov	r4, r1
 80098e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098ec:	2900      	cmp	r1, #0
 80098ee:	b096      	sub	sp, #88	@ 0x58
 80098f0:	4615      	mov	r5, r2
 80098f2:	461e      	mov	r6, r3
 80098f4:	da0d      	bge.n	8009912 <__swhatbuf_r+0x2e>
 80098f6:	89a3      	ldrh	r3, [r4, #12]
 80098f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80098fc:	f04f 0100 	mov.w	r1, #0
 8009900:	bf14      	ite	ne
 8009902:	2340      	movne	r3, #64	@ 0x40
 8009904:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009908:	2000      	movs	r0, #0
 800990a:	6031      	str	r1, [r6, #0]
 800990c:	602b      	str	r3, [r5, #0]
 800990e:	b016      	add	sp, #88	@ 0x58
 8009910:	bd70      	pop	{r4, r5, r6, pc}
 8009912:	466a      	mov	r2, sp
 8009914:	f000 f848 	bl	80099a8 <_fstat_r>
 8009918:	2800      	cmp	r0, #0
 800991a:	dbec      	blt.n	80098f6 <__swhatbuf_r+0x12>
 800991c:	9901      	ldr	r1, [sp, #4]
 800991e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009922:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009926:	4259      	negs	r1, r3
 8009928:	4159      	adcs	r1, r3
 800992a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800992e:	e7eb      	b.n	8009908 <__swhatbuf_r+0x24>

08009930 <__smakebuf_r>:
 8009930:	898b      	ldrh	r3, [r1, #12]
 8009932:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009934:	079d      	lsls	r5, r3, #30
 8009936:	4606      	mov	r6, r0
 8009938:	460c      	mov	r4, r1
 800993a:	d507      	bpl.n	800994c <__smakebuf_r+0x1c>
 800993c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009940:	6023      	str	r3, [r4, #0]
 8009942:	6123      	str	r3, [r4, #16]
 8009944:	2301      	movs	r3, #1
 8009946:	6163      	str	r3, [r4, #20]
 8009948:	b003      	add	sp, #12
 800994a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800994c:	ab01      	add	r3, sp, #4
 800994e:	466a      	mov	r2, sp
 8009950:	f7ff ffc8 	bl	80098e4 <__swhatbuf_r>
 8009954:	9f00      	ldr	r7, [sp, #0]
 8009956:	4605      	mov	r5, r0
 8009958:	4639      	mov	r1, r7
 800995a:	4630      	mov	r0, r6
 800995c:	f7ff f8c6 	bl	8008aec <_malloc_r>
 8009960:	b948      	cbnz	r0, 8009976 <__smakebuf_r+0x46>
 8009962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009966:	059a      	lsls	r2, r3, #22
 8009968:	d4ee      	bmi.n	8009948 <__smakebuf_r+0x18>
 800996a:	f023 0303 	bic.w	r3, r3, #3
 800996e:	f043 0302 	orr.w	r3, r3, #2
 8009972:	81a3      	strh	r3, [r4, #12]
 8009974:	e7e2      	b.n	800993c <__smakebuf_r+0xc>
 8009976:	89a3      	ldrh	r3, [r4, #12]
 8009978:	6020      	str	r0, [r4, #0]
 800997a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800997e:	81a3      	strh	r3, [r4, #12]
 8009980:	9b01      	ldr	r3, [sp, #4]
 8009982:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009986:	b15b      	cbz	r3, 80099a0 <__smakebuf_r+0x70>
 8009988:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800998c:	4630      	mov	r0, r6
 800998e:	f000 f81d 	bl	80099cc <_isatty_r>
 8009992:	b128      	cbz	r0, 80099a0 <__smakebuf_r+0x70>
 8009994:	89a3      	ldrh	r3, [r4, #12]
 8009996:	f023 0303 	bic.w	r3, r3, #3
 800999a:	f043 0301 	orr.w	r3, r3, #1
 800999e:	81a3      	strh	r3, [r4, #12]
 80099a0:	89a3      	ldrh	r3, [r4, #12]
 80099a2:	431d      	orrs	r5, r3
 80099a4:	81a5      	strh	r5, [r4, #12]
 80099a6:	e7cf      	b.n	8009948 <__smakebuf_r+0x18>

080099a8 <_fstat_r>:
 80099a8:	b538      	push	{r3, r4, r5, lr}
 80099aa:	4d07      	ldr	r5, [pc, #28]	@ (80099c8 <_fstat_r+0x20>)
 80099ac:	2300      	movs	r3, #0
 80099ae:	4604      	mov	r4, r0
 80099b0:	4608      	mov	r0, r1
 80099b2:	4611      	mov	r1, r2
 80099b4:	602b      	str	r3, [r5, #0]
 80099b6:	f7f7 fd76 	bl	80014a6 <_fstat>
 80099ba:	1c43      	adds	r3, r0, #1
 80099bc:	d102      	bne.n	80099c4 <_fstat_r+0x1c>
 80099be:	682b      	ldr	r3, [r5, #0]
 80099c0:	b103      	cbz	r3, 80099c4 <_fstat_r+0x1c>
 80099c2:	6023      	str	r3, [r4, #0]
 80099c4:	bd38      	pop	{r3, r4, r5, pc}
 80099c6:	bf00      	nop
 80099c8:	24000548 	.word	0x24000548

080099cc <_isatty_r>:
 80099cc:	b538      	push	{r3, r4, r5, lr}
 80099ce:	4d06      	ldr	r5, [pc, #24]	@ (80099e8 <_isatty_r+0x1c>)
 80099d0:	2300      	movs	r3, #0
 80099d2:	4604      	mov	r4, r0
 80099d4:	4608      	mov	r0, r1
 80099d6:	602b      	str	r3, [r5, #0]
 80099d8:	f7f7 fd75 	bl	80014c6 <_isatty>
 80099dc:	1c43      	adds	r3, r0, #1
 80099de:	d102      	bne.n	80099e6 <_isatty_r+0x1a>
 80099e0:	682b      	ldr	r3, [r5, #0]
 80099e2:	b103      	cbz	r3, 80099e6 <_isatty_r+0x1a>
 80099e4:	6023      	str	r3, [r4, #0]
 80099e6:	bd38      	pop	{r3, r4, r5, pc}
 80099e8:	24000548 	.word	0x24000548

080099ec <abort>:
 80099ec:	b508      	push	{r3, lr}
 80099ee:	2006      	movs	r0, #6
 80099f0:	f000 f82c 	bl	8009a4c <raise>
 80099f4:	2001      	movs	r0, #1
 80099f6:	f7f7 fd06 	bl	8001406 <_exit>

080099fa <_raise_r>:
 80099fa:	291f      	cmp	r1, #31
 80099fc:	b538      	push	{r3, r4, r5, lr}
 80099fe:	4605      	mov	r5, r0
 8009a00:	460c      	mov	r4, r1
 8009a02:	d904      	bls.n	8009a0e <_raise_r+0x14>
 8009a04:	2316      	movs	r3, #22
 8009a06:	6003      	str	r3, [r0, #0]
 8009a08:	f04f 30ff 	mov.w	r0, #4294967295
 8009a0c:	bd38      	pop	{r3, r4, r5, pc}
 8009a0e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009a10:	b112      	cbz	r2, 8009a18 <_raise_r+0x1e>
 8009a12:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a16:	b94b      	cbnz	r3, 8009a2c <_raise_r+0x32>
 8009a18:	4628      	mov	r0, r5
 8009a1a:	f000 f831 	bl	8009a80 <_getpid_r>
 8009a1e:	4622      	mov	r2, r4
 8009a20:	4601      	mov	r1, r0
 8009a22:	4628      	mov	r0, r5
 8009a24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a28:	f000 b818 	b.w	8009a5c <_kill_r>
 8009a2c:	2b01      	cmp	r3, #1
 8009a2e:	d00a      	beq.n	8009a46 <_raise_r+0x4c>
 8009a30:	1c59      	adds	r1, r3, #1
 8009a32:	d103      	bne.n	8009a3c <_raise_r+0x42>
 8009a34:	2316      	movs	r3, #22
 8009a36:	6003      	str	r3, [r0, #0]
 8009a38:	2001      	movs	r0, #1
 8009a3a:	e7e7      	b.n	8009a0c <_raise_r+0x12>
 8009a3c:	2100      	movs	r1, #0
 8009a3e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009a42:	4620      	mov	r0, r4
 8009a44:	4798      	blx	r3
 8009a46:	2000      	movs	r0, #0
 8009a48:	e7e0      	b.n	8009a0c <_raise_r+0x12>
	...

08009a4c <raise>:
 8009a4c:	4b02      	ldr	r3, [pc, #8]	@ (8009a58 <raise+0xc>)
 8009a4e:	4601      	mov	r1, r0
 8009a50:	6818      	ldr	r0, [r3, #0]
 8009a52:	f7ff bfd2 	b.w	80099fa <_raise_r>
 8009a56:	bf00      	nop
 8009a58:	2400001c 	.word	0x2400001c

08009a5c <_kill_r>:
 8009a5c:	b538      	push	{r3, r4, r5, lr}
 8009a5e:	4d07      	ldr	r5, [pc, #28]	@ (8009a7c <_kill_r+0x20>)
 8009a60:	2300      	movs	r3, #0
 8009a62:	4604      	mov	r4, r0
 8009a64:	4608      	mov	r0, r1
 8009a66:	4611      	mov	r1, r2
 8009a68:	602b      	str	r3, [r5, #0]
 8009a6a:	f7f7 fcbc 	bl	80013e6 <_kill>
 8009a6e:	1c43      	adds	r3, r0, #1
 8009a70:	d102      	bne.n	8009a78 <_kill_r+0x1c>
 8009a72:	682b      	ldr	r3, [r5, #0]
 8009a74:	b103      	cbz	r3, 8009a78 <_kill_r+0x1c>
 8009a76:	6023      	str	r3, [r4, #0]
 8009a78:	bd38      	pop	{r3, r4, r5, pc}
 8009a7a:	bf00      	nop
 8009a7c:	24000548 	.word	0x24000548

08009a80 <_getpid_r>:
 8009a80:	f7f7 bca9 	b.w	80013d6 <_getpid>

08009a84 <lroundf>:
 8009a84:	ee10 1a10 	vmov	r1, s0
 8009a88:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 8009a8c:	2900      	cmp	r1, #0
 8009a8e:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 8009a92:	bfac      	ite	ge
 8009a94:	2001      	movge	r0, #1
 8009a96:	f04f 30ff 	movlt.w	r0, #4294967295
 8009a9a:	2a1e      	cmp	r2, #30
 8009a9c:	dc1a      	bgt.n	8009ad4 <lroundf+0x50>
 8009a9e:	2a00      	cmp	r2, #0
 8009aa0:	da03      	bge.n	8009aaa <lroundf+0x26>
 8009aa2:	3201      	adds	r2, #1
 8009aa4:	bf18      	it	ne
 8009aa6:	2000      	movne	r0, #0
 8009aa8:	4770      	bx	lr
 8009aaa:	2a16      	cmp	r2, #22
 8009aac:	bfd8      	it	le
 8009aae:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 8009ab2:	f3c1 0116 	ubfx	r1, r1, #0, #23
 8009ab6:	bfd8      	it	le
 8009ab8:	4113      	asrle	r3, r2
 8009aba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8009abe:	bfcd      	iteet	gt
 8009ac0:	3b96      	subgt	r3, #150	@ 0x96
 8009ac2:	185b      	addle	r3, r3, r1
 8009ac4:	f1c2 0217 	rsble	r2, r2, #23
 8009ac8:	fa01 f303 	lslgt.w	r3, r1, r3
 8009acc:	bfd8      	it	le
 8009ace:	40d3      	lsrle	r3, r2
 8009ad0:	4358      	muls	r0, r3
 8009ad2:	4770      	bx	lr
 8009ad4:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8009ad8:	ee17 0a90 	vmov	r0, s15
 8009adc:	4770      	bx	lr
	...

08009ae0 <_init>:
 8009ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ae2:	bf00      	nop
 8009ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ae6:	bc08      	pop	{r3}
 8009ae8:	469e      	mov	lr, r3
 8009aea:	4770      	bx	lr

08009aec <_fini>:
 8009aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aee:	bf00      	nop
 8009af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009af2:	bc08      	pop	{r3}
 8009af4:	469e      	mov	lr, r3
 8009af6:	4770      	bx	lr
