[0m[[0m[31merror[0m] [0m[0m/home/meowth/ysyx/ysyx-workbench/chisel/7_GPR/src/main/scala/module.scala:24:15: reassignment to val[0m
[0m[[0m[31merror[0m] [0m[0m  regs_valid1 = clock.asUInt[0m
[0m[[0m[31merror[0m] [0m[0m              ^[0m
[0m[[0m[31merror[0m] [0m[0mone error found[0m
