
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224937    0.000726    1.080099 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007665    0.084854    0.137271    1.217370 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084854    0.000235    1.217605 v _267_/A1 (sg13g2_o21ai_1)
     1    0.005342    0.090735    0.121964    1.339568 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.090735    0.000411    1.339979 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004325    0.056271    0.082190    1.422169 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.056272    0.000325    1.422494 v _273_/A (sg13g2_nor2_1)
     1    0.005628    0.071033    0.081023    1.503517 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.071034    0.000407    1.503924 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004316    0.058147    0.071505    1.575428 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.058148    0.000278    1.575706 v output15/A (sg13g2_buf_1)
     1    0.010768    0.042801    0.093466    1.669172 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.042805    0.000432    1.669604 v sine_out[1] (out)
                                              1.669604   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.669604   data arrival time
---------------------------------------------------------------------------------------------
                                             18.080395   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031755    0.003267    0.785553 ^ fanout74/A (sg13g2_buf_1)
     4    0.018584    0.083119    0.105983    0.891536 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083151    0.001344    0.892880 ^ _140_/A (sg13g2_nor2_2)
     5    0.021751    0.056961    0.081250    0.974131 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.056981    0.001013    0.975144 v _224_/B (sg13g2_nand2_1)
     2    0.006763    0.046123    0.057584    1.032727 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.046138    0.000477    1.033204 ^ _243_/C (sg13g2_nand3_1)
     2    0.007068    0.083349    0.103325    1.136529 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.083349    0.000222    1.136751 v _247_/A2 (sg13g2_o21ai_1)
     1    0.004864    0.090345    0.110927    1.247678 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.090345    0.000357    1.248036 ^ _248_/C (sg13g2_nor3_1)
     1    0.003406    0.037901    0.053042    1.301078 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.037901    0.000138    1.301216 v _255_/B (sg13g2_nor4_1)
     1    0.004443    0.134858    0.158145    1.459361 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.134858    0.000333    1.459695 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.004796    0.074281    0.087423    1.547118 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.074281    0.000327    1.547445 v output4/A (sg13g2_buf_1)
     1    0.011427    0.045102    0.102001    1.649446 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.045106    0.000485    1.649931 v sine_out[0] (out)
                                              1.649931   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.649931   data arrival time
---------------------------------------------------------------------------------------------
                                             18.100069   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031755    0.003267    0.785553 ^ fanout74/A (sg13g2_buf_1)
     4    0.018584    0.083119    0.105983    0.891536 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083146    0.001232    0.892768 ^ _137_/B (sg13g2_nand3_1)
     5    0.022659    0.207237    0.211781    1.104550 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207242    0.000905    1.105455 v _138_/B (sg13g2_nor2_1)
     2    0.008337    0.111973    0.131302    1.236757 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.112012    0.000261    1.237019 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.004411    0.054567    0.092310    1.329328 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.054568    0.000320    1.329648 v output8/A (sg13g2_buf_1)
     1    0.008971    0.037382    0.087387    1.417035 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.037392    0.000604    1.417639 v sine_out[13] (out)
                                              1.417639   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.417639   data arrival time
---------------------------------------------------------------------------------------------
                                             18.332359   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224941    0.001095    1.080468 ^ _185_/B (sg13g2_nor2_2)
     5    0.021966    0.089695    0.119179    1.199647 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.089733    0.001660    1.201307 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003431    0.079083    0.103029    1.304336 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.079083    0.000130    1.304466 ^ output29/A (sg13g2_buf_1)
     1    0.010327    0.051729    0.102621    1.407087 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.051741    0.000784    1.407871 ^ sine_out[32] (out)
                                              1.407871   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.407871   data arrival time
---------------------------------------------------------------------------------------------
                                             18.342129   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224941    0.001095    1.080468 ^ _185_/B (sg13g2_nor2_2)
     5    0.021966    0.089695    0.119179    1.199647 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.089733    0.001658    1.201304 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004030    0.065645    0.098978    1.300282 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.065645    0.000281    1.300564 ^ output27/A (sg13g2_buf_1)
     1    0.009695    0.048966    0.095093    1.395657 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.048975    0.000640    1.396296 ^ sine_out[30] (out)
                                              1.396296   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.396296   data arrival time
---------------------------------------------------------------------------------------------
                                             18.353703   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031755    0.003267    0.785553 ^ fanout74/A (sg13g2_buf_1)
     4    0.018584    0.083119    0.105983    0.891536 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083146    0.001232    0.892768 ^ _137_/B (sg13g2_nand3_1)
     5    0.022659    0.207237    0.211781    1.104550 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207242    0.000905    1.105455 v _138_/B (sg13g2_nor2_1)
     2    0.008337    0.111973    0.131302    1.236757 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.112014    0.000456    1.237214 ^ _279_/B (sg13g2_nor2_1)
     1    0.006514    0.043363    0.065120    1.302333 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.043408    0.000812    1.303145 v output34/A (sg13g2_buf_1)
     1    0.009211    0.037810    0.083237    1.386382 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.037820    0.000591    1.386973 v sine_out[7] (out)
                                              1.386973   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.386973   data arrival time
---------------------------------------------------------------------------------------------
                                             18.363028   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031755    0.003267    0.785553 ^ fanout74/A (sg13g2_buf_1)
     4    0.018584    0.083119    0.105983    0.891536 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083146    0.001232    0.892768 ^ _137_/B (sg13g2_nand3_1)
     5    0.022659    0.207237    0.211781    1.104550 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207241    0.000828    1.105378 v _156_/B (sg13g2_nand2b_1)
     2    0.008767    0.081146    0.108084    1.213462 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.081146    0.000286    1.213748 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004966    0.053687    0.084667    1.298415 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.053688    0.000350    1.298765 v output13/A (sg13g2_buf_1)
     1    0.008347    0.035577    0.085626    1.384391 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.035578    0.000256    1.384647 v sine_out[18] (out)
                                              1.384647   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.384647   data arrival time
---------------------------------------------------------------------------------------------
                                             18.365353   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224940    0.001023    1.080396 ^ _147_/B (sg13g2_nand2_1)
     2    0.008150    0.079829    0.122318    1.202714 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.079829    0.000409    1.203123 v _275_/B (sg13g2_nor2_1)
     1    0.005328    0.070550    0.080755    1.283878 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.070552    0.000366    1.284244 ^ output30/A (sg13g2_buf_1)
     1    0.010001    0.050347    0.098205    1.382449 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.050348    0.000374    1.382823 ^ sine_out[3] (out)
                                              1.382823   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.382823   data arrival time
---------------------------------------------------------------------------------------------
                                             18.367176   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224941    0.001095    1.080468 ^ _185_/B (sg13g2_nor2_2)
     5    0.021966    0.089695    0.119179    1.199647 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.089713    0.001169    1.200815 v _278_/B (sg13g2_nor2_1)
     1    0.004778    0.068526    0.080458    1.281274 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.068526    0.000307    1.281581 ^ output33/A (sg13g2_buf_1)
     1    0.010271    0.051233    0.097572    1.379152 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.051323    0.001447    1.380599 ^ sine_out[6] (out)
                                              1.380599   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.380599   data arrival time
---------------------------------------------------------------------------------------------
                                             18.369400   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031755    0.003267    0.785553 ^ fanout74/A (sg13g2_buf_1)
     4    0.018584    0.083119    0.105983    0.891536 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083146    0.001232    0.892768 ^ _137_/B (sg13g2_nand3_1)
     5    0.022659    0.207237    0.211781    1.104550 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207241    0.000828    1.105378 v _156_/B (sg13g2_nand2b_1)
     2    0.008767    0.081146    0.108084    1.213462 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.081147    0.000471    1.213933 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004502    0.046294    0.074088    1.288021 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.046295    0.000314    1.288335 v output23/A (sg13g2_buf_1)
     1    0.009533    0.038876    0.085371    1.373705 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.038879    0.000340    1.374045 v sine_out[27] (out)
                                              1.374045   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.374045   data arrival time
---------------------------------------------------------------------------------------------
                                             18.375954   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027086    0.000765    0.875945 v _141_/A (sg13g2_or2_1)
     3    0.014903    0.062390    0.135400    1.011345 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.062401    0.000825    1.012170 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009166    0.125296    0.133659    1.145828 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.125296    0.000479    1.146307 ^ _174_/B (sg13g2_nand2_1)
     1    0.004648    0.048944    0.083065    1.229372 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.048950    0.000329    1.229700 v _175_/B (sg13g2_nand2_1)
     1    0.005292    0.039436    0.049919    1.279619 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.039437    0.000367    1.279987 ^ output22/A (sg13g2_buf_1)
     1    0.009964    0.049412    0.084718    1.364704 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.049413    0.000371    1.365076 ^ sine_out[26] (out)
                                              1.365076   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.365076   data arrival time
---------------------------------------------------------------------------------------------
                                             18.384924   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224940    0.001023    1.080396 ^ _147_/B (sg13g2_nand2_1)
     2    0.008150    0.079829    0.122318    1.202714 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.079829    0.000230    1.202943 v _149_/B (sg13g2_nand2_1)
     1    0.004770    0.043616    0.059649    1.262592 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.043617    0.000344    1.262936 ^ output10/A (sg13g2_buf_1)
     1    0.008246    0.042852    0.081537    1.344473 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.042853    0.000250    1.344723 ^ sine_out[15] (out)
                                              1.344723   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.344723   data arrival time
---------------------------------------------------------------------------------------------
                                             18.405275   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109604    0.001114    1.018496 ^ _152_/B (sg13g2_nor2_2)
     4    0.015612    0.049793    0.073114    1.091610 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.049809    0.000824    1.092433 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004406    0.123069    0.136746    1.229180 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.123069    0.000317    1.229497 ^ output12/A (sg13g2_buf_1)
     1    0.009004    0.047970    0.113597    1.343094 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.047976    0.000581    1.343675 ^ sine_out[17] (out)
                                              1.343675   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.343675   data arrival time
---------------------------------------------------------------------------------------------
                                             18.406324   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031755    0.003267    0.785553 ^ fanout74/A (sg13g2_buf_1)
     4    0.018584    0.083119    0.105983    0.891536 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083146    0.001232    0.892768 ^ _137_/B (sg13g2_nand3_1)
     5    0.022659    0.207237    0.211781    1.104550 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207242    0.000914    1.105464 v _166_/A (sg13g2_nor2_1)
     1    0.004815    0.076946    0.108949    1.214413 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.076946    0.000197    1.214610 ^ _167_/B (sg13g2_nor2_1)
     1    0.004784    0.032404    0.049622    1.264231 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032405    0.000325    1.264556 v output19/A (sg13g2_buf_1)
     1    0.008879    0.036576    0.077693    1.342249 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036587    0.000600    1.342849 v sine_out[23] (out)
                                              1.342849   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.342849   data arrival time
---------------------------------------------------------------------------------------------
                                             18.407150   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109593    0.000620    1.018001 ^ _144_/A (sg13g2_nand2_1)
     2    0.009421    0.077146    0.098631    1.116632 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077177    0.000523    1.117155 v _212_/B (sg13g2_nor2_1)
     2    0.010261    0.106792    0.110915    1.228070 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.106797    0.000582    1.228652 ^ output26/A (sg13g2_buf_1)
     1    0.010411    0.052857    0.113385    1.342036 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.052859    0.000406    1.342443 ^ sine_out[2] (out)
                                              1.342443   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.342443   data arrival time
---------------------------------------------------------------------------------------------
                                             18.407557   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031795    0.003410    0.785697 ^ fanout73/A (sg13g2_buf_8)
     8    0.032718    0.029269    0.074220    0.859917 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029342    0.001444    0.861361 ^ _132_/A (sg13g2_nand2_2)
     4    0.017196    0.062166    0.066378    0.927739 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062226    0.001577    0.929317 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017324    0.200553    0.191902    1.121218 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.200561    0.000998    1.122217 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.005138    0.069504    0.118230    1.240446 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.069505    0.000350    1.240796 v output5/A (sg13g2_buf_1)
     1    0.009567    0.039481    0.095202    1.335998 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.039494    0.000684    1.336683 v sine_out[10] (out)
                                              1.336683   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.336683   data arrival time
---------------------------------------------------------------------------------------------
                                             18.413317   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011917    0.031633    0.183754    0.332279 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031633    0.000318    0.332596 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009702    0.056439    0.396048    0.728645 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.056439    0.000788    0.729432 v fanout71/A (sg13g2_buf_8)
     8    0.036121    0.029314    0.093055    0.822487 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029339    0.001374    0.823861 v _126_/A (sg13g2_inv_1)
     3    0.015945    0.072249    0.067667    0.891528 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.072272    0.001073    0.892601 ^ _161_/B (sg13g2_nand2_2)
     3    0.018340    0.068307    0.089916    0.982517 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.068396    0.002008    0.984525 v _177_/B (sg13g2_nand2_1)
     3    0.011224    0.064591    0.076827    1.061353 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.064593    0.000311    1.061663 ^ _179_/A (sg13g2_nand2_1)
     2    0.008374    0.064375    0.077959    1.139622 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.064379    0.000434    1.140056 v _281_/B (sg13g2_nor2_1)
     1    0.007184    0.081623    0.087071    1.227127 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.081640    0.000906    1.228033 ^ output35/A (sg13g2_buf_1)
     1    0.009417    0.048321    0.101106    1.329139 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.048330    0.000672    1.329811 ^ sine_out[8] (out)
                                              1.329811   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.329811   data arrival time
---------------------------------------------------------------------------------------------
                                             18.420189   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031795    0.003410    0.785697 ^ fanout73/A (sg13g2_buf_8)
     8    0.032718    0.029269    0.074220    0.859917 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029342    0.001444    0.861361 ^ _132_/A (sg13g2_nand2_2)
     4    0.017196    0.062166    0.066378    0.927739 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062226    0.001577    0.929317 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017324    0.200553    0.191902    1.121218 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.200562    0.001113    1.122331 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003819    0.072480    0.107749    1.230080 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.072480    0.000263    1.230343 v output25/A (sg13g2_buf_1)
     1    0.008691    0.037011    0.094319    1.324662 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.037022    0.000608    1.325270 v sine_out[29] (out)
                                              1.325270   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.325270   data arrival time
---------------------------------------------------------------------------------------------
                                             18.424730   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031795    0.003410    0.785697 ^ fanout73/A (sg13g2_buf_8)
     8    0.032718    0.029269    0.074220    0.859917 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029342    0.001444    0.861361 ^ _132_/A (sg13g2_nand2_2)
     4    0.017196    0.062166    0.066378    0.927739 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062226    0.001577    0.929317 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017324    0.200553    0.191902    1.121218 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.200562    0.001119    1.122337 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003189    0.060280    0.107749    1.230086 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.060280    0.000227    1.230313 v output17/A (sg13g2_buf_1)
     1    0.008272    0.035523    0.088251    1.318564 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.035524    0.000252    1.318816 v sine_out[21] (out)
                                              1.318816   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.318816   data arrival time
---------------------------------------------------------------------------------------------
                                             18.431183   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224936    0.000603    1.079976 ^ _171_/A (sg13g2_nand2_1)
     1    0.003232    0.064055    0.086247    1.166223 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.064055    0.000128    1.166351 v _172_/B (sg13g2_nand2_1)
     1    0.006172    0.045386    0.058439    1.224790 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.045387    0.000417    1.225207 ^ output21/A (sg13g2_buf_1)
     1    0.009178    0.046507    0.084996    1.310203 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.046508    0.000315    1.310518 ^ sine_out[25] (out)
                                              1.310518   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.310518   data arrival time
---------------------------------------------------------------------------------------------
                                             18.439482   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031795    0.003410    0.785697 ^ fanout73/A (sg13g2_buf_8)
     8    0.032718    0.029269    0.074220    0.859917 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029342    0.001444    0.861361 ^ _132_/A (sg13g2_nand2_2)
     4    0.017196    0.062166    0.066378    0.927739 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062226    0.001577    0.929317 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017324    0.200553    0.191902    1.121218 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.200561    0.001031    1.122249 ^ _276_/B (sg13g2_nor2_1)
     1    0.007807    0.062191    0.088978    1.211228 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.062194    0.000513    1.211741 v output31/A (sg13g2_buf_1)
     1    0.010595    0.042350    0.094431    1.306172 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.042385    0.001091    1.307262 v sine_out[4] (out)
                                              1.307262   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.307262   data arrival time
---------------------------------------------------------------------------------------------
                                             18.442738   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109604    0.001114    1.018496 ^ _152_/B (sg13g2_nor2_2)
     4    0.015612    0.049793    0.073114    1.091610 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.049798    0.000513    1.092123 v _283_/A2 (sg13g2_a21oi_1)
     1    0.005153    0.077168    0.090862    1.182985 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.077168    0.000348    1.183333 ^ output6/A (sg13g2_buf_1)
     1    0.009456    0.048354    0.099348    1.282681 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.048362    0.000622    1.283303 ^ sine_out[11] (out)
                                              1.283303   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.283303   data arrival time
---------------------------------------------------------------------------------------------
                                             18.466698   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109604    0.001114    1.018496 ^ _152_/B (sg13g2_nor2_2)
     4    0.015612    0.049793    0.073114    1.091610 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.049798    0.000508    1.092118 v _277_/B (sg13g2_nor2_1)
     1    0.007351    0.080508    0.083202    1.175320 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.080524    0.000887    1.176207 ^ output32/A (sg13g2_buf_1)
     1    0.010333    0.051782    0.103147    1.279353 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.051807    0.001059    1.280413 ^ sine_out[5] (out)
                                              1.280413   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.280413   data arrival time
---------------------------------------------------------------------------------------------
                                             18.469587   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011917    0.031633    0.183754    0.332279 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031633    0.000318    0.332596 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009702    0.056439    0.396048    0.728645 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.056439    0.000788    0.729432 v fanout71/A (sg13g2_buf_8)
     8    0.036121    0.029314    0.093055    0.822487 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029339    0.001374    0.823861 v _126_/A (sg13g2_inv_1)
     3    0.015945    0.072249    0.067667    0.891528 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.072272    0.001073    0.892601 ^ _161_/B (sg13g2_nand2_2)
     3    0.018340    0.068307    0.089916    0.982517 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.068396    0.002008    0.984525 v _177_/B (sg13g2_nand2_1)
     3    0.011224    0.064591    0.076827    1.061353 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.064593    0.000311    1.061663 ^ _179_/A (sg13g2_nand2_1)
     2    0.008374    0.064375    0.077959    1.139622 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.064376    0.000246    1.139868 v _180_/B (sg13g2_nand2_1)
     1    0.002952    0.034314    0.048025    1.187893 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.034314    0.000113    1.188005 ^ output24/A (sg13g2_buf_1)
     1    0.009131    0.046029    0.080103    1.268108 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.046030    0.000313    1.268421 ^ sine_out[28] (out)
                                              1.268421   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.268421   data arrival time
---------------------------------------------------------------------------------------------
                                             18.481577   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109604    0.001114    1.018496 ^ _152_/B (sg13g2_nor2_2)
     4    0.015612    0.049793    0.073114    1.091610 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.049809    0.000821    1.092431 v _165_/A2 (sg13g2_a21oi_1)
     1    0.002834    0.052329    0.077127    1.169558 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.052329    0.000109    1.169667 ^ output18/A (sg13g2_buf_1)
     1    0.008037    0.042298    0.084668    1.254335 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.042298    0.000237    1.254573 ^ sine_out[22] (out)
                                              1.254573   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.254573   data arrival time
---------------------------------------------------------------------------------------------
                                             18.495426   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109593    0.000620    1.018001 ^ _144_/A (sg13g2_nand2_1)
     2    0.009421    0.077146    0.098631    1.116632 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077146    0.000279    1.116911 v _145_/B (sg13g2_nand2_1)
     1    0.003356    0.038317    0.053874    1.170785 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.038317    0.000129    1.170913 ^ output9/A (sg13g2_buf_1)
     1    0.009014    0.045604    0.081319    1.252233 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.045613    0.000635    1.252868 ^ sine_out[14] (out)
                                              1.252868   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.252868   data arrival time
---------------------------------------------------------------------------------------------
                                             18.497131   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027110    0.001579    0.876759 v _158_/B (sg13g2_nor2_1)
     3    0.013499    0.125924    0.112132    0.988890 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.125931    0.000775    0.989666 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003782    0.057293    0.093063    1.082729 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.057293    0.000278    1.083007 v _160_/B (sg13g2_nor2_1)
     1    0.004350    0.059549    0.067462    1.150469 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.059549    0.000173    1.150642 ^ output14/A (sg13g2_buf_1)
     1    0.008138    0.042891    0.088060    1.238703 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.042892    0.000244    1.238946 ^ sine_out[19] (out)
                                              1.238946   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.238946   data arrival time
---------------------------------------------------------------------------------------------
                                             18.511053   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109603    0.001061    1.018443 ^ _169_/A (sg13g2_nand2_1)
     1    0.003914    0.049754    0.070195    1.088638 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.049754    0.000157    1.088795 v _170_/B (sg13g2_nand2_1)
     1    0.006332    0.043270    0.053460    1.142254 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.043272    0.000453    1.142707 ^ output20/A (sg13g2_buf_1)
     1    0.009046    0.045866    0.083569    1.226276 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.045874    0.000612    1.226889 ^ sine_out[24] (out)
                                              1.226889   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.226889   data arrival time
---------------------------------------------------------------------------------------------
                                             18.523111   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012684    0.060346    0.192284    0.340493 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060346    0.000309    0.340802 ^ hold13/A (sg13g2_dlygate4sd3_1)
     1    0.005670    0.043791    0.382922    0.723724 ^ hold13/X (sg13g2_dlygate4sd3_1)
                                                         net49 (net)
                      0.043791    0.000390    0.724114 ^ fanout63/A (sg13g2_buf_2)
     5    0.029642    0.069864    0.111587    0.835702 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.069880    0.001021    0.836723 ^ fanout62/A (sg13g2_buf_8)
     8    0.033450    0.031265    0.092983    0.929706 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.031293    0.001590    0.931295 ^ _181_/A (sg13g2_and2_1)
     4    0.017889    0.082927    0.123061    1.054356 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.082936    0.000869    1.055225 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.006224    0.056654    0.073226    1.128451 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.056657    0.000449    1.128899 v output28/A (sg13g2_buf_1)
     1    0.010615    0.042266    0.092238    1.221138 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.042283    0.000808    1.221946 v sine_out[31] (out)
                                              1.221946   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.221946   data arrival time
---------------------------------------------------------------------------------------------
                                             18.528055   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011917    0.031633    0.183754    0.332279 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031633    0.000318    0.332596 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009702    0.056439    0.396048    0.728645 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.056439    0.000788    0.729432 v fanout71/A (sg13g2_buf_8)
     8    0.036121    0.029314    0.093055    0.822487 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029339    0.001374    0.823861 v _126_/A (sg13g2_inv_1)
     3    0.015945    0.072249    0.067667    0.891528 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.072272    0.001073    0.892601 ^ _161_/B (sg13g2_nand2_2)
     3    0.018340    0.068307    0.089916    0.982517 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.068385    0.001877    0.984394 v _280_/A2 (sg13g2_a21oi_1)
     1    0.004497    0.072536    0.093873    1.078267 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.072536    0.000307    1.078574 ^ output36/A (sg13g2_buf_1)
     1    0.009210    0.047288    0.096593    1.175167 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.047298    0.000653    1.175821 ^ sine_out[9] (out)
                                              1.175821   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.175821   data arrival time
---------------------------------------------------------------------------------------------
                                             18.574179   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011917    0.031633    0.183754    0.332279 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031633    0.000318    0.332596 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009702    0.056439    0.396048    0.728645 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.056439    0.000788    0.729432 v fanout71/A (sg13g2_buf_8)
     8    0.036121    0.029314    0.093055    0.822487 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029339    0.001374    0.823861 v _126_/A (sg13g2_inv_1)
     3    0.015945    0.072249    0.067667    0.891528 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.072272    0.001073    0.892601 ^ _161_/B (sg13g2_nand2_2)
     3    0.018340    0.068307    0.089916    0.982517 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.068423    0.002284    0.984801 v _162_/A2 (sg13g2_a21oi_1)
     1    0.002998    0.055115    0.084936    1.069737 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.055115    0.000115    1.069852 ^ output16/A (sg13g2_buf_1)
     1    0.009093    0.046368    0.088794    1.158646 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.046376    0.000616    1.159261 ^ sine_out[20] (out)
                                              1.159261   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.159261   data arrival time
---------------------------------------------------------------------------------------------
                                             18.590738   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.018871    0.160495    0.308702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018871    0.000103    0.308804 v fanout68/A (sg13g2_buf_1)
     4    0.025546    0.085023    0.111595    0.420400 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.085116    0.002317    0.422716 v fanout65/A (sg13g2_buf_8)
     8    0.039204    0.031209    0.107485    0.530202 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031491    0.002311    0.532513 v fanout64/A (sg13g2_buf_8)
     8    0.031916    0.027147    0.079434    0.611947 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027156    0.000843    0.612790 v _142_/A (sg13g2_or2_1)
     7    0.024837    0.089136    0.163230    0.776020 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.089160    0.001401    0.777421 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004014    0.064257    0.098666    0.876086 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.064258    0.000289    0.876376 ^ output11/A (sg13g2_buf_1)
     1    0.008103    0.042896    0.089981    0.966356 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.042897    0.000242    0.966599 ^ sine_out[16] (out)
                                              0.966599   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.966599   data arrival time
---------------------------------------------------------------------------------------------
                                             18.783400   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002706    0.023263    0.163458    0.311665 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023263    0.000105    0.311770 ^ fanout68/A (sg13g2_buf_1)
     4    0.025779    0.111172    0.122783    0.434554 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.111246    0.002359    0.436913 ^ fanout65/A (sg13g2_buf_8)
     8    0.039988    0.035847    0.112994    0.549907 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.036083    0.002365    0.552271 ^ fanout64/A (sg13g2_buf_8)
     8    0.032658    0.029376    0.076051    0.628322 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029620    0.002480    0.630802 ^ _215_/A (sg13g2_nand3_1)
     2    0.008031    0.087957    0.090576    0.721378 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.087961    0.000480    0.721859 v _284_/B (sg13g2_and2_1)
     1    0.006184    0.030853    0.106496    0.828355 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.030867    0.000578    0.828933 v output7/A (sg13g2_buf_1)
     1    0.008675    0.035940    0.076544    0.905477 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.035950    0.000580    0.906057 v sine_out[12] (out)
                                              0.906057   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.906057   data arrival time
---------------------------------------------------------------------------------------------
                                             18.843943   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000912    0.148403 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010328    0.029477    0.181776    0.330178 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.029494    0.000508    0.330686 v _127_/A (sg13g2_inv_1)
     1    0.004646    0.028137    0.034148    0.364834 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.028141    0.000310    0.365144 ^ output3/A (sg13g2_buf_1)
     1    0.011118    0.053674    0.083146    0.448290 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.053680    0.000597    0.448887 ^ signB (out)
                                              0.448887   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.448887   data arrival time
---------------------------------------------------------------------------------------------
                                             19.301113   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000912    0.148403 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010453    0.035455    0.184571    0.332974 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.035455    0.000312    0.333285 ^ output2/A (sg13g2_buf_1)
     1    0.008254    0.042592    0.077995    0.411281 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.042595    0.000389    0.411670 ^ sign (out)
                                              0.411670   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.411670   data arrival time
---------------------------------------------------------------------------------------------
                                             19.338329   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028189    0.001951    5.174602 v _289_/A (sg13g2_inv_1)
     1    0.007599    0.039178    0.042416    5.217017 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.039193    0.000616    5.217633 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.217633   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226   25.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898211   clock uncertainty
                                  0.000000   24.898211   clock reconvergence pessimism
                                 -0.125458   24.772751   library recovery time
                                             24.772751   data required time
---------------------------------------------------------------------------------------------
                                             24.772751   data required time
                                             -5.217633   data arrival time
---------------------------------------------------------------------------------------------
                                             19.555119   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028181    0.001901    5.174551 v _290_/A (sg13g2_inv_1)
     1    0.007522    0.038879    0.042184    5.216735 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.038894    0.000611    5.217346 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.217346   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272   25.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.898256   clock uncertainty
                                  0.000000   24.898256   clock reconvergence pessimism
                                 -0.125345   24.772911   library recovery time
                                             24.772911   data required time
---------------------------------------------------------------------------------------------
                                             24.772911   data required time
                                             -5.217346   data arrival time
---------------------------------------------------------------------------------------------
                                             19.555565   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028194    0.001983    5.174634 v _287_/A (sg13g2_inv_1)
     1    0.006690    0.035663    0.039756    5.214389 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.035675    0.000517    5.214907 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.214907   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023652    0.000526   25.148016 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898016   clock uncertainty
                                  0.000000   24.898016   clock reconvergence pessimism
                                 -0.124317   24.773701   library recovery time
                                             24.773701   data required time
---------------------------------------------------------------------------------------------
                                             24.773701   data required time
                                             -5.214907   data arrival time
---------------------------------------------------------------------------------------------
                                             19.558794   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028196    0.001995    5.174646 v _286_/A (sg13g2_inv_1)
     1    0.006740    0.035856    0.039906    5.214552 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.035868    0.000518    5.215070 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.215070   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034   25.148523 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.898525   clock uncertainty
                                  0.000000   24.898525   clock reconvergence pessimism
                                 -0.124349   24.774174   library recovery time
                                             24.774174   data required time
---------------------------------------------------------------------------------------------
                                             24.774174   data required time
                                             -5.215070   data arrival time
---------------------------------------------------------------------------------------------
                                             19.559105   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028196    0.001997    5.174647 v _285_/A (sg13g2_inv_1)
     1    0.006500    0.034918    0.039299    5.213946 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.034921    0.000276    5.214222 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.214222   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001037   25.148527 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898529   clock uncertainty
                                  0.000000   24.898529   clock reconvergence pessimism
                                 -0.124085   24.774443   library recovery time
                                             24.774443   data required time
---------------------------------------------------------------------------------------------
                                             24.774443   data required time
                                             -5.214222   data arrival time
---------------------------------------------------------------------------------------------
                                             19.560221   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028216    0.002122    5.174773 v _288_/A (sg13g2_inv_1)
     1    0.006085    0.033338    0.038074    5.212846 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.033341    0.000252    5.213098 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.213098   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001222   25.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898207   clock uncertainty
                                  0.000000   24.898207   clock reconvergence pessimism
                                 -0.123673   24.774534   library recovery time
                                             24.774534   data required time
---------------------------------------------------------------------------------------------
                                             24.774534   data required time
                                             -5.213098   data arrival time
---------------------------------------------------------------------------------------------
                                             19.561436   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028145    0.001627    5.174277 v _291_/A (sg13g2_inv_1)
     1    0.006187    0.033711    0.038351    5.212628 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033714    0.000260    5.212889 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.212889   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000911   25.148401 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.898403   clock uncertainty
                                  0.000000   24.898403   clock reconvergence pessimism
                                 -0.123693   24.774710   library recovery time
                                             24.774710   data required time
---------------------------------------------------------------------------------------------
                                             24.774710   data required time
                                             -5.212889   data arrival time
---------------------------------------------------------------------------------------------
                                             19.561821   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028195    0.001994    5.174644 v _129_/A (sg13g2_inv_1)
     1    0.005711    0.031900    0.036954    5.211598 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031914    0.000235    5.211833 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.211833   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917   25.148407 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898407   clock uncertainty
                                  0.000000   24.898407   clock reconvergence pessimism
                                 -0.123168   24.775240   library recovery time
                                             24.775240   data required time
---------------------------------------------------------------------------------------------
                                             24.775240   data required time
                                             -5.211833   data arrival time
---------------------------------------------------------------------------------------------
                                             19.563408   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047836    0.000893    5.084872 v _292_/A (sg13g2_inv_1)
     1    0.007051    0.040599    0.047265    5.132137 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.040611    0.000548    5.132685 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.132685   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001286   25.148270 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898272   clock uncertainty
                                  0.000000   24.898272   clock reconvergence pessimism
                                 -0.125891   24.772381   library recovery time
                                             24.772381   data required time
---------------------------------------------------------------------------------------------
                                             24.772381   data required time
                                             -5.132685   data arrival time
---------------------------------------------------------------------------------------------
                                             19.639694   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071149    0.000529    0.713387 v fanout55/A (sg13g2_buf_8)
     8    0.039309    0.030791    0.100806    0.814192 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031147    0.002496    0.816688 v _191_/B (sg13g2_xnor2_1)
     2    0.006888    0.059283    0.101063    0.917751 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059293    0.000388    0.918140 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010826    0.140111    0.144249    1.062389 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.140112    0.000309    1.062698 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012844    0.107582    0.140792    1.203490 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107632    0.000962    1.204453 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011027    0.143740    0.170076    1.374529 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.143747    0.000820    1.375348 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010316    0.088735    0.130095    1.505443 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.088735    0.000484    1.505927 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007975    0.117430    0.135578    1.641505 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.117433    0.000639    1.642144 ^ _211_/A (sg13g2_xnor2_1)
     1    0.003214    0.064927    0.116421    1.758564 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.064927    0.000204    1.758769 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.002089    0.031383    0.372952    2.131721 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.031383    0.000075    2.131796 ^ _299_/D (sg13g2_dfrbpq_2)
                                              2.131796   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272   25.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.898256   clock uncertainty
                                  0.000000   24.898256   clock reconvergence pessimism
                                 -0.115903   24.782352   library setup time
                                             24.782352   data required time
---------------------------------------------------------------------------------------------
                                             24.782352   data required time
                                             -2.131796   data arrival time
---------------------------------------------------------------------------------------------
                                             22.650558   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109593    0.000620    1.018001 ^ _144_/A (sg13g2_nand2_1)
     2    0.009421    0.077146    0.098631    1.116632 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077177    0.000523    1.117155 v _212_/B (sg13g2_nor2_1)
     2    0.010261    0.106792    0.110915    1.228070 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.106797    0.000606    1.228675 ^ _213_/C (sg13g2_nand3_1)
     2    0.012570    0.126427    0.158057    1.386733 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.126478    0.000901    1.387633 v _214_/B (sg13g2_xnor2_1)
     1    0.002730    0.039398    0.119219    1.506853 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.039400    0.000182    1.507035 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002386    0.035269    0.375256    1.882291 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.035269    0.000088    1.882379 v _300_/D (sg13g2_dfrbpq_2)
                                              1.882379   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000911   25.148401 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.898403   clock uncertainty
                                  0.000000   24.898403   clock reconvergence pessimism
                                 -0.117191   24.781212   library setup time
                                             24.781212   data required time
---------------------------------------------------------------------------------------------
                                             24.781212   data required time
                                             -1.882379   data arrival time
---------------------------------------------------------------------------------------------
                                             22.898834   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109593    0.000620    1.018001 ^ _144_/A (sg13g2_nand2_1)
     2    0.009421    0.077146    0.098631    1.116632 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077177    0.000523    1.117155 v _212_/B (sg13g2_nor2_1)
     2    0.010261    0.106792    0.110915    1.228070 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.106797    0.000606    1.228675 ^ _213_/C (sg13g2_nand3_1)
     2    0.012570    0.126427    0.158057    1.386733 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.126475    0.000721    1.387454 v _218_/B1 (sg13g2_o21ai_1)
     1    0.001946    0.058052    0.059309    1.446763 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.058052    0.000069    1.446832 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.004841    0.040626    0.378845    1.825677 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.040626    0.000367    1.826044 ^ _219_/A (sg13g2_inv_1)
     1    0.003887    0.022075    0.033077    1.859121 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.022077    0.000252    1.859373 v _301_/D (sg13g2_dfrbpq_1)
                                              1.859373   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001286   25.148270 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898272   clock uncertainty
                                  0.000000   24.898272   clock reconvergence pessimism
                                 -0.112564   24.785707   library setup time
                                             24.785707   data required time
---------------------------------------------------------------------------------------------
                                             24.785707   data required time
                                             -1.859373   data arrival time
---------------------------------------------------------------------------------------------
                                             22.926334   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071149    0.000529    0.713387 v fanout55/A (sg13g2_buf_8)
     8    0.039309    0.030791    0.100806    0.814192 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031147    0.002496    0.816688 v _191_/B (sg13g2_xnor2_1)
     2    0.006888    0.059283    0.101063    0.917751 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059293    0.000388    0.918140 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010826    0.140111    0.144249    1.062389 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.140112    0.000309    1.062698 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012844    0.107582    0.140792    1.203490 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107632    0.000962    1.204453 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011027    0.143740    0.170076    1.374529 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.143747    0.000820    1.375348 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010316    0.088735    0.130095    1.505443 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.088735    0.000369    1.505813 v _208_/B (sg13g2_xor2_1)
     1    0.002659    0.053629    0.113623    1.619436 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.053629    0.000097    1.619533 v _298_/D (sg13g2_dfrbpq_1)
                                              1.619533   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226   25.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898211   clock uncertainty
                                  0.000000   24.898211   clock reconvergence pessimism
                                 -0.123931   24.774279   library setup time
                                             24.774279   data required time
---------------------------------------------------------------------------------------------
                                             24.774279   data required time
                                             -1.619533   data arrival time
---------------------------------------------------------------------------------------------
                                             23.154747   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071149    0.000529    0.713387 v fanout55/A (sg13g2_buf_8)
     8    0.039309    0.030791    0.100806    0.814192 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031147    0.002496    0.816688 v _191_/B (sg13g2_xnor2_1)
     2    0.006888    0.059283    0.101063    0.917751 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059293    0.000388    0.918140 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010826    0.140111    0.144249    1.062389 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.140112    0.000309    1.062698 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012844    0.107582    0.140792    1.203490 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107632    0.000962    1.204453 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011027    0.143740    0.170076    1.374529 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.143749    0.000876    1.375404 ^ _204_/B (sg13g2_xor2_1)
     1    0.002019    0.051731    0.125082    1.500486 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.051731    0.000073    1.500558 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.500558   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001222   25.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898207   clock uncertainty
                                  0.000000   24.898207   clock reconvergence pessimism
                                 -0.122576   24.775631   library setup time
                                             24.775631   data required time
---------------------------------------------------------------------------------------------
                                             24.775631   data required time
                                             -1.500558   data arrival time
---------------------------------------------------------------------------------------------
                                             23.275074   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071149    0.000529    0.713387 v fanout55/A (sg13g2_buf_8)
     8    0.039309    0.030791    0.100806    0.814192 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031147    0.002496    0.816688 v _191_/B (sg13g2_xnor2_1)
     2    0.006888    0.059283    0.101063    0.917751 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059286    0.000188    0.917940 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005519    0.043362    0.397109    1.315049 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.043362    0.000226    1.315275 v _192_/B (sg13g2_xnor2_1)
     1    0.002425    0.036585    0.087942    1.403216 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.036585    0.000087    1.403303 v _294_/D (sg13g2_dfrbpq_1)
                                              1.403303   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001037   25.148527 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898529   clock uncertainty
                                  0.000000   24.898529   clock reconvergence pessimism
                                 -0.117664   24.780865   library setup time
                                             24.780865   data required time
---------------------------------------------------------------------------------------------
                                             24.780865   data required time
                                             -1.403303   data arrival time
---------------------------------------------------------------------------------------------
                                             23.377562   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071149    0.000529    0.713387 v fanout55/A (sg13g2_buf_8)
     8    0.039309    0.030791    0.100806    0.814192 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031147    0.002496    0.816688 v _191_/B (sg13g2_xnor2_1)
     2    0.006888    0.059283    0.101063    0.917751 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059293    0.000388    0.918140 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010826    0.140111    0.144249    1.062389 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.140112    0.000309    1.062698 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012844    0.107582    0.140792    1.203490 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107633    0.001010    1.204500 v _200_/A (sg13g2_xor2_1)
     1    0.002001    0.050868    0.122149    1.326648 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050868    0.000075    1.326724 v _296_/D (sg13g2_dfrbpq_1)
                                              1.326724   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023652    0.000526   25.148016 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898016   clock uncertainty
                                  0.000000   24.898016   clock reconvergence pessimism
                                 -0.122813   24.775206   library setup time
                                             24.775206   data required time
---------------------------------------------------------------------------------------------
                                             24.775206   data required time
                                             -1.326724   data arrival time
---------------------------------------------------------------------------------------------
                                             23.448481   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071149    0.000529    0.713387 v fanout55/A (sg13g2_buf_8)
     8    0.039309    0.030791    0.100806    0.814192 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031147    0.002496    0.816688 v _191_/B (sg13g2_xnor2_1)
     2    0.006888    0.059283    0.101063    0.917751 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059293    0.000388    0.918140 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010826    0.140111    0.144249    1.062389 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.140116    0.000636    1.063025 ^ _196_/A (sg13g2_xor2_1)
     1    0.001587    0.051608    0.126177    1.189201 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.051608    0.000061    1.189263 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.189263   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034   25.148523 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.898525   clock uncertainty
                                  0.000000   24.898525   clock reconvergence pessimism
                                 -0.122299   24.776226   library setup time
                                             24.776226   data required time
---------------------------------------------------------------------------------------------
                                             24.776226   data required time
                                             -1.189263   data arrival time
---------------------------------------------------------------------------------------------
                                             23.586964   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917    0.148408 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002495    0.018470    0.160345    0.308753 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.018470    0.000180    0.308933 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009974    0.057337    0.389683    0.698616 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057337    0.000828    0.699444 v fanout77/A (sg13g2_buf_8)
     7    0.041849    0.031254    0.094783    0.794227 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.031583    0.002221    0.796447 v _128_/A (sg13g2_inv_2)
     5    0.021195    0.050882    0.051260    0.847707 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.050889    0.000489    0.848196 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.848196   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917   25.148407 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898407   clock uncertainty
                                  0.000000   24.898407   clock reconvergence pessimism
                                 -0.122230   24.776178   library setup time
                                             24.776178   data required time
---------------------------------------------------------------------------------------------
                                             24.776178   data required time
                                             -0.848196   data arrival time
---------------------------------------------------------------------------------------------
                                             23.927982   slack (MET)



