INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/common/eth_mac_block_reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_block_reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/common/eth_mac_block_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_block_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_clk_en_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_clk_en_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/physical/eth_mac_rgmii_v2_0_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rgmii_v2_0_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_support
INFO: [VRFC 10-2458] undeclared symbol gtx_mmcm_rst, assumed default net type wire [C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_support.v:152]
INFO: [VRFC 10-2458] undeclared symbol gtx_mmcm_locked, assumed default net type wire [C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_support.v:153]
INFO: [VRFC 10-2458] undeclared symbol idelayctrl_ready, assumed default net type wire [C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_support.v:161]
INFO: [VRFC 10-2458] undeclared symbol idelayctrl_reset, assumed default net type wire [C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_support.v:163]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_support_clocking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_support_clocking
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_support_clocking.v:121]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_support_clocking.v:123]
INFO: [VRFC 10-2458] undeclared symbol clkout2, assumed default net type wire [C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_support_clocking.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_support_resets.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_support_resets
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/new/Router.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AsyncBridge
INFO: [VRFC 10-311] analyzing module AsyncBridge_1
INFO: [VRFC 10-311] analyzing module AsyncBridge_2
INFO: [VRFC 10-311] analyzing module ARPAcceptor
INFO: [VRFC 10-311] analyzing module IPAcceptor
INFO: [VRFC 10-311] analyzing module Acceptor
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-311] analyzing module LLFT
INFO: [VRFC 10-311] analyzing module ARPTable
INFO: [VRFC 10-311] analyzing module Encoder
INFO: [VRFC 10-311] analyzing module Transmitter
INFO: [VRFC 10-311] analyzing module Router
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/new/eth_conf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_conf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
WARNING: [VRFC 10-1512] unknown nettype reg ignored [C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:286]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Networking/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
