Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug 30 00:34:39 2018
| Host         : DESKTOP-6F3MM83 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: my_gremlins/vsync_out_reg/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: my_timing/vsync_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.550        0.000                      0                  265        0.108        0.000                      0                  265        3.000        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0        9.550        0.000                      0                  265        0.108        0.000                      0                  265       11.520        0.000                       0                   179  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.550ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.380ns  (logic 3.361ns (21.853%)  route 12.019ns (78.147%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.549    -0.963    MyCar/clk_out2
    SLICE_X29Y27         FDPE                                         r  MyCar/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDPE (Prop_fdpe_C_Q)         0.419    -0.544 r  MyCar/xpos_reg[6]/Q
                         net (fo=22, routed)          1.531     0.987    my_gremlins/car0_address[17]
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.286 r  my_gremlins/g48_b0_i_36/O
                         net (fo=1, routed)           0.000     1.286    my_gremlins/g48_b0_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.687 r  my_gremlins/g48_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.687    my_gremlins/g48_b0_i_23_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.844 r  my_gremlins/g48_b0_i_14/CO[1]
                         net (fo=1, routed)           0.825     2.670    my_gremlins/MyCar/rgb_out52_in
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.329     2.999 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           0.818     3.817    my_gremlins/g48_b0_i_9_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.152     3.969 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.667     4.636    my_gremlins/p_4_in
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.326     4.962 r  my_gremlins/g48_b0_i_1/O
                         net (fo=789, routed)         2.993     7.955    my_gremlins/MyCar/Car_xpixel[0]
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  my_gremlins/g15_b3/O
                         net (fo=1, routed)           0.804     8.883    my_gremlins/g15_b3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.007 f  my_gremlins/rgb_out[11]_i_109/O
                         net (fo=1, routed)           0.715     9.723    my_gremlins/rgb_out[11]_i_109_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.847 f  my_gremlins/rgb_out[11]_i_40/O
                         net (fo=4, routed)           1.568    11.415    MyCar/mycar/rgb1[0]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.539 f  MyCar/mycar//rgb_out[9]_i_12/O
                         net (fo=1, routed)           0.000    11.539    MyCar/mycar//rgb_out[9]_i_12_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_I0_O)      0.238    11.777 f  MyCar/mycar//rgb_out_reg[9]_i_6/O
                         net (fo=1, routed)           0.000    11.777    MyCar/mycar//rgb_out_reg[9]_i_6_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.881 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.434    13.315    my_gremlins/vcount_out_reg[3]_3
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.316    13.631 r  my_gremlins/rgb_out[11]_i_5/O
                         net (fo=9, routed)           0.663    14.294    my_gremlins/rgb_out[11]_i_5_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.124    14.418 r  my_gremlins/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000    14.418    my_collisions/vga_bus[0][1]
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.441    23.446    my_collisions/clk_out2
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[4]/C
                         clock pessimism              0.578    24.023    
                         clock uncertainty           -0.087    23.936    
    SLICE_X29Y34         FDRE (Setup_fdre_C_D)        0.031    23.967    my_collisions/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         23.967    
                         arrival time                         -14.418    
  -------------------------------------------------------------------
                         slack                                  9.550    

Slack (MET) :             9.574ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.356ns  (logic 3.361ns (21.888%)  route 11.995ns (78.112%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.549    -0.963    MyCar/clk_out2
    SLICE_X29Y27         FDPE                                         r  MyCar/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDPE (Prop_fdpe_C_Q)         0.419    -0.544 r  MyCar/xpos_reg[6]/Q
                         net (fo=22, routed)          1.531     0.987    my_gremlins/car0_address[17]
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.286 r  my_gremlins/g48_b0_i_36/O
                         net (fo=1, routed)           0.000     1.286    my_gremlins/g48_b0_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.687 r  my_gremlins/g48_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.687    my_gremlins/g48_b0_i_23_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.844 r  my_gremlins/g48_b0_i_14/CO[1]
                         net (fo=1, routed)           0.825     2.670    my_gremlins/MyCar/rgb_out52_in
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.329     2.999 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           0.818     3.817    my_gremlins/g48_b0_i_9_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.152     3.969 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.667     4.636    my_gremlins/p_4_in
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.326     4.962 r  my_gremlins/g48_b0_i_1/O
                         net (fo=789, routed)         2.993     7.955    my_gremlins/MyCar/Car_xpixel[0]
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  my_gremlins/g15_b3/O
                         net (fo=1, routed)           0.804     8.883    my_gremlins/g15_b3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.007 f  my_gremlins/rgb_out[11]_i_109/O
                         net (fo=1, routed)           0.715     9.723    my_gremlins/rgb_out[11]_i_109_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.847 f  my_gremlins/rgb_out[11]_i_40/O
                         net (fo=4, routed)           1.568    11.415    MyCar/mycar/rgb1[0]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.539 f  MyCar/mycar//rgb_out[9]_i_12/O
                         net (fo=1, routed)           0.000    11.539    MyCar/mycar//rgb_out[9]_i_12_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_I0_O)      0.238    11.777 f  MyCar/mycar//rgb_out_reg[9]_i_6/O
                         net (fo=1, routed)           0.000    11.777    MyCar/mycar//rgb_out_reg[9]_i_6_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.881 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.434    13.315    my_gremlins/vcount_out_reg[3]_3
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.316    13.631 r  my_gremlins/rgb_out[11]_i_5/O
                         net (fo=9, routed)           0.638    14.269    my_gremlins/rgb_out[11]_i_5_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.124    14.393 r  my_gremlins/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    14.393    my_collisions/vga_bus[0][3]
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.441    23.446    my_collisions/clk_out2
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[6]/C
                         clock pessimism              0.578    24.023    
                         clock uncertainty           -0.087    23.936    
    SLICE_X29Y34         FDRE (Setup_fdre_C_D)        0.031    23.967    my_collisions/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.967    
                         arrival time                         -14.393    
  -------------------------------------------------------------------
                         slack                                  9.574    

Slack (MET) :             9.578ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.351ns  (logic 3.361ns (21.894%)  route 11.990ns (78.106%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.549    -0.963    MyCar/clk_out2
    SLICE_X29Y27         FDPE                                         r  MyCar/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDPE (Prop_fdpe_C_Q)         0.419    -0.544 r  MyCar/xpos_reg[6]/Q
                         net (fo=22, routed)          1.531     0.987    my_gremlins/car0_address[17]
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.286 r  my_gremlins/g48_b0_i_36/O
                         net (fo=1, routed)           0.000     1.286    my_gremlins/g48_b0_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.687 r  my_gremlins/g48_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.687    my_gremlins/g48_b0_i_23_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.844 r  my_gremlins/g48_b0_i_14/CO[1]
                         net (fo=1, routed)           0.825     2.670    my_gremlins/MyCar/rgb_out52_in
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.329     2.999 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           0.818     3.817    my_gremlins/g48_b0_i_9_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.152     3.969 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.667     4.636    my_gremlins/p_4_in
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.326     4.962 r  my_gremlins/g48_b0_i_1/O
                         net (fo=789, routed)         2.993     7.955    my_gremlins/MyCar/Car_xpixel[0]
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  my_gremlins/g15_b3/O
                         net (fo=1, routed)           0.804     8.883    my_gremlins/g15_b3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.007 f  my_gremlins/rgb_out[11]_i_109/O
                         net (fo=1, routed)           0.715     9.723    my_gremlins/rgb_out[11]_i_109_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.847 f  my_gremlins/rgb_out[11]_i_40/O
                         net (fo=4, routed)           1.568    11.415    MyCar/mycar/rgb1[0]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.539 f  MyCar/mycar//rgb_out[9]_i_12/O
                         net (fo=1, routed)           0.000    11.539    MyCar/mycar//rgb_out[9]_i_12_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_I0_O)      0.238    11.777 f  MyCar/mycar//rgb_out_reg[9]_i_6/O
                         net (fo=1, routed)           0.000    11.777    MyCar/mycar//rgb_out_reg[9]_i_6_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.881 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.434    13.315    my_gremlins/vcount_out_reg[3]_3
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.316    13.631 r  my_gremlins/rgb_out[11]_i_5/O
                         net (fo=9, routed)           0.634    14.264    my_gremlins/rgb_out[11]_i_5_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.388 r  my_gremlins/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    14.388    my_collisions/vga_bus[1][2]
    SLICE_X29Y35         FDRE                                         r  my_collisions/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.442    23.447    my_collisions/clk_out2
    SLICE_X29Y35         FDRE                                         r  my_collisions/rgb_out_reg[10]/C
                         clock pessimism              0.578    24.024    
                         clock uncertainty           -0.087    23.937    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)        0.029    23.966    my_collisions/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.966    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                  9.578    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.385ns  (logic 3.390ns (22.035%)  route 11.995ns (77.965%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.549    -0.963    MyCar/clk_out2
    SLICE_X29Y27         FDPE                                         r  MyCar/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDPE (Prop_fdpe_C_Q)         0.419    -0.544 r  MyCar/xpos_reg[6]/Q
                         net (fo=22, routed)          1.531     0.987    my_gremlins/car0_address[17]
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.286 r  my_gremlins/g48_b0_i_36/O
                         net (fo=1, routed)           0.000     1.286    my_gremlins/g48_b0_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.687 r  my_gremlins/g48_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.687    my_gremlins/g48_b0_i_23_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.844 r  my_gremlins/g48_b0_i_14/CO[1]
                         net (fo=1, routed)           0.825     2.670    my_gremlins/MyCar/rgb_out52_in
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.329     2.999 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           0.818     3.817    my_gremlins/g48_b0_i_9_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.152     3.969 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.667     4.636    my_gremlins/p_4_in
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.326     4.962 r  my_gremlins/g48_b0_i_1/O
                         net (fo=789, routed)         2.993     7.955    my_gremlins/MyCar/Car_xpixel[0]
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  my_gremlins/g15_b3/O
                         net (fo=1, routed)           0.804     8.883    my_gremlins/g15_b3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.007 f  my_gremlins/rgb_out[11]_i_109/O
                         net (fo=1, routed)           0.715     9.723    my_gremlins/rgb_out[11]_i_109_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.847 f  my_gremlins/rgb_out[11]_i_40/O
                         net (fo=4, routed)           1.568    11.415    MyCar/mycar/rgb1[0]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.539 f  MyCar/mycar//rgb_out[9]_i_12/O
                         net (fo=1, routed)           0.000    11.539    MyCar/mycar//rgb_out[9]_i_12_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_I0_O)      0.238    11.777 f  MyCar/mycar//rgb_out_reg[9]_i_6/O
                         net (fo=1, routed)           0.000    11.777    MyCar/mycar//rgb_out_reg[9]_i_6_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.881 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.434    13.315    my_gremlins/vcount_out_reg[3]_3
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.316    13.631 r  my_gremlins/rgb_out[11]_i_5/O
                         net (fo=9, routed)           0.638    14.269    my_gremlins/rgb_out[11]_i_5_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.153    14.422 r  my_gremlins/rgb_out[7]_i_2/O
                         net (fo=1, routed)           0.000    14.422    my_collisions/vga_bus[0][4]
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.441    23.446    my_collisions/clk_out2
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[7]/C
                         clock pessimism              0.578    24.023    
                         clock uncertainty           -0.087    23.936    
    SLICE_X29Y34         FDRE (Setup_fdre_C_D)        0.075    24.011    my_collisions/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         24.011    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  9.589    

Slack (MET) :             9.599ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.375ns  (logic 3.356ns (21.827%)  route 12.019ns (78.173%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.549    -0.963    MyCar/clk_out2
    SLICE_X29Y27         FDPE                                         r  MyCar/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDPE (Prop_fdpe_C_Q)         0.419    -0.544 r  MyCar/xpos_reg[6]/Q
                         net (fo=22, routed)          1.531     0.987    my_gremlins/car0_address[17]
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.286 r  my_gremlins/g48_b0_i_36/O
                         net (fo=1, routed)           0.000     1.286    my_gremlins/g48_b0_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.687 r  my_gremlins/g48_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.687    my_gremlins/g48_b0_i_23_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.844 r  my_gremlins/g48_b0_i_14/CO[1]
                         net (fo=1, routed)           0.825     2.670    my_gremlins/MyCar/rgb_out52_in
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.329     2.999 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           0.818     3.817    my_gremlins/g48_b0_i_9_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.152     3.969 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.667     4.636    my_gremlins/p_4_in
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.326     4.962 r  my_gremlins/g48_b0_i_1/O
                         net (fo=789, routed)         2.993     7.955    my_gremlins/MyCar/Car_xpixel[0]
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  my_gremlins/g15_b3/O
                         net (fo=1, routed)           0.804     8.883    my_gremlins/g15_b3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.007 f  my_gremlins/rgb_out[11]_i_109/O
                         net (fo=1, routed)           0.715     9.723    my_gremlins/rgb_out[11]_i_109_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.847 f  my_gremlins/rgb_out[11]_i_40/O
                         net (fo=4, routed)           1.568    11.415    MyCar/mycar/rgb1[0]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.539 f  MyCar/mycar//rgb_out[9]_i_12/O
                         net (fo=1, routed)           0.000    11.539    MyCar/mycar//rgb_out[9]_i_12_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_I0_O)      0.238    11.777 f  MyCar/mycar//rgb_out_reg[9]_i_6/O
                         net (fo=1, routed)           0.000    11.777    MyCar/mycar//rgb_out_reg[9]_i_6_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.881 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.434    13.315    my_gremlins/vcount_out_reg[3]_3
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.316    13.631 r  my_gremlins/rgb_out[11]_i_5/O
                         net (fo=9, routed)           0.663    14.294    my_gremlins/rgb_out[11]_i_5_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.119    14.413 r  my_gremlins/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000    14.413    my_collisions/vga_bus[0][2]
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.441    23.446    my_collisions/clk_out2
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[5]/C
                         clock pessimism              0.578    24.023    
                         clock uncertainty           -0.087    23.936    
    SLICE_X29Y34         FDRE (Setup_fdre_C_D)        0.075    24.011    my_collisions/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         24.011    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  9.599    

Slack (MET) :             9.599ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.332ns  (logic 3.361ns (21.922%)  route 11.971ns (78.078%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.549    -0.963    MyCar/clk_out2
    SLICE_X29Y27         FDPE                                         r  MyCar/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDPE (Prop_fdpe_C_Q)         0.419    -0.544 r  MyCar/xpos_reg[6]/Q
                         net (fo=22, routed)          1.531     0.987    my_gremlins/car0_address[17]
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.286 r  my_gremlins/g48_b0_i_36/O
                         net (fo=1, routed)           0.000     1.286    my_gremlins/g48_b0_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.687 r  my_gremlins/g48_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.687    my_gremlins/g48_b0_i_23_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.844 r  my_gremlins/g48_b0_i_14/CO[1]
                         net (fo=1, routed)           0.825     2.670    my_gremlins/MyCar/rgb_out52_in
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.329     2.999 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           0.818     3.817    my_gremlins/g48_b0_i_9_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.152     3.969 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.667     4.636    my_gremlins/p_4_in
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.326     4.962 r  my_gremlins/g48_b0_i_1/O
                         net (fo=789, routed)         2.993     7.955    my_gremlins/MyCar/Car_xpixel[0]
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  my_gremlins/g15_b3/O
                         net (fo=1, routed)           0.804     8.883    my_gremlins/g15_b3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.007 f  my_gremlins/rgb_out[11]_i_109/O
                         net (fo=1, routed)           0.715     9.723    my_gremlins/rgb_out[11]_i_109_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.847 f  my_gremlins/rgb_out[11]_i_40/O
                         net (fo=4, routed)           1.568    11.415    MyCar/mycar/rgb1[0]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.539 f  MyCar/mycar//rgb_out[9]_i_12/O
                         net (fo=1, routed)           0.000    11.539    MyCar/mycar//rgb_out[9]_i_12_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_I0_O)      0.238    11.777 f  MyCar/mycar//rgb_out_reg[9]_i_6/O
                         net (fo=1, routed)           0.000    11.777    MyCar/mycar//rgb_out_reg[9]_i_6_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.881 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.434    13.315    my_gremlins/vcount_out_reg[3]_3
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.316    13.631 r  my_gremlins/rgb_out[11]_i_5/O
                         net (fo=9, routed)           0.614    14.245    my_gremlins/rgb_out[11]_i_5_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.369 r  my_gremlins/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000    14.369    my_collisions/vga_bus[1][3]
    SLICE_X29Y35         FDRE                                         r  my_collisions/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.442    23.447    my_collisions/clk_out2
    SLICE_X29Y35         FDRE                                         r  my_collisions/rgb_out_reg[11]/C
                         clock pessimism              0.578    24.024    
                         clock uncertainty           -0.087    23.937    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)        0.031    23.968    my_collisions/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.968    
                         arrival time                         -14.369    
  -------------------------------------------------------------------
                         slack                                  9.599    

Slack (MET) :             9.767ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.164ns  (logic 3.361ns (22.164%)  route 11.803ns (77.836%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.549    -0.963    MyCar/clk_out2
    SLICE_X29Y27         FDPE                                         r  MyCar/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDPE (Prop_fdpe_C_Q)         0.419    -0.544 r  MyCar/xpos_reg[6]/Q
                         net (fo=22, routed)          1.531     0.987    my_gremlins/car0_address[17]
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.286 r  my_gremlins/g48_b0_i_36/O
                         net (fo=1, routed)           0.000     1.286    my_gremlins/g48_b0_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.687 r  my_gremlins/g48_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.687    my_gremlins/g48_b0_i_23_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.844 r  my_gremlins/g48_b0_i_14/CO[1]
                         net (fo=1, routed)           0.825     2.670    my_gremlins/MyCar/rgb_out52_in
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.329     2.999 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           0.818     3.817    my_gremlins/g48_b0_i_9_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.152     3.969 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.667     4.636    my_gremlins/p_4_in
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.326     4.962 r  my_gremlins/g48_b0_i_1/O
                         net (fo=789, routed)         2.993     7.955    my_gremlins/MyCar/Car_xpixel[0]
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  my_gremlins/g15_b3/O
                         net (fo=1, routed)           0.804     8.883    my_gremlins/g15_b3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.007 f  my_gremlins/rgb_out[11]_i_109/O
                         net (fo=1, routed)           0.715     9.723    my_gremlins/rgb_out[11]_i_109_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.847 f  my_gremlins/rgb_out[11]_i_40/O
                         net (fo=4, routed)           1.568    11.415    MyCar/mycar/rgb1[0]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.539 f  MyCar/mycar//rgb_out[9]_i_12/O
                         net (fo=1, routed)           0.000    11.539    MyCar/mycar//rgb_out[9]_i_12_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_I0_O)      0.238    11.777 f  MyCar/mycar//rgb_out_reg[9]_i_6/O
                         net (fo=1, routed)           0.000    11.777    MyCar/mycar//rgb_out_reg[9]_i_6_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.881 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.434    13.315    my_gremlins/vcount_out_reg[3]_3
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.316    13.631 r  my_gremlins/rgb_out[11]_i_5/O
                         net (fo=9, routed)           0.447    14.078    my_gremlins/rgb_out[11]_i_5_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.202 r  my_gremlins/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000    14.202    my_collisions/vga_bus[1][0]
    SLICE_X29Y35         FDRE                                         r  my_collisions/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.442    23.447    my_collisions/clk_out2
    SLICE_X29Y35         FDRE                                         r  my_collisions/rgb_out_reg[8]/C
                         clock pessimism              0.578    24.024    
                         clock uncertainty           -0.087    23.937    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)        0.031    23.968    my_collisions/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         23.968    
                         arrival time                         -14.202    
  -------------------------------------------------------------------
                         slack                                  9.767    

Slack (MET) :             9.769ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.163ns  (logic 3.361ns (22.166%)  route 11.802ns (77.834%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.549    -0.963    MyCar/clk_out2
    SLICE_X29Y27         FDPE                                         r  MyCar/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDPE (Prop_fdpe_C_Q)         0.419    -0.544 r  MyCar/xpos_reg[6]/Q
                         net (fo=22, routed)          1.531     0.987    my_gremlins/car0_address[17]
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.286 r  my_gremlins/g48_b0_i_36/O
                         net (fo=1, routed)           0.000     1.286    my_gremlins/g48_b0_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.687 r  my_gremlins/g48_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.687    my_gremlins/g48_b0_i_23_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.844 r  my_gremlins/g48_b0_i_14/CO[1]
                         net (fo=1, routed)           0.825     2.670    my_gremlins/MyCar/rgb_out52_in
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.329     2.999 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           0.818     3.817    my_gremlins/g48_b0_i_9_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.152     3.969 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.667     4.636    my_gremlins/p_4_in
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.326     4.962 r  my_gremlins/g48_b0_i_1/O
                         net (fo=789, routed)         2.993     7.955    my_gremlins/MyCar/Car_xpixel[0]
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  my_gremlins/g15_b3/O
                         net (fo=1, routed)           0.804     8.883    my_gremlins/g15_b3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.007 f  my_gremlins/rgb_out[11]_i_109/O
                         net (fo=1, routed)           0.715     9.723    my_gremlins/rgb_out[11]_i_109_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.847 f  my_gremlins/rgb_out[11]_i_40/O
                         net (fo=4, routed)           1.568    11.415    MyCar/mycar/rgb1[0]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.539 f  MyCar/mycar//rgb_out[9]_i_12/O
                         net (fo=1, routed)           0.000    11.539    MyCar/mycar//rgb_out[9]_i_12_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_I0_O)      0.238    11.777 f  MyCar/mycar//rgb_out_reg[9]_i_6/O
                         net (fo=1, routed)           0.000    11.777    MyCar/mycar//rgb_out_reg[9]_i_6_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.881 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.434    13.315    my_gremlins/vcount_out_reg[3]_3
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.316    13.631 r  my_gremlins/rgb_out[11]_i_5/O
                         net (fo=9, routed)           0.446    14.077    my_gremlins/rgb_out[11]_i_5_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.201 r  my_gremlins/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000    14.201    my_collisions/vga_bus[1][1]
    SLICE_X29Y35         FDRE                                         r  my_collisions/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.442    23.447    my_collisions/clk_out2
    SLICE_X29Y35         FDRE                                         r  my_collisions/rgb_out_reg[9]/C
                         clock pessimism              0.578    24.024    
                         clock uncertainty           -0.087    23.937    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)        0.032    23.969    my_collisions/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.969    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  9.769    

Slack (MET) :             9.848ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.080ns  (logic 3.361ns (22.288%)  route 11.719ns (77.712%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.549    -0.963    MyCar/clk_out2
    SLICE_X29Y27         FDPE                                         r  MyCar/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDPE (Prop_fdpe_C_Q)         0.419    -0.544 r  MyCar/xpos_reg[6]/Q
                         net (fo=22, routed)          1.531     0.987    my_gremlins/car0_address[17]
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.286 r  my_gremlins/g48_b0_i_36/O
                         net (fo=1, routed)           0.000     1.286    my_gremlins/g48_b0_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.687 r  my_gremlins/g48_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.687    my_gremlins/g48_b0_i_23_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.844 r  my_gremlins/g48_b0_i_14/CO[1]
                         net (fo=1, routed)           0.825     2.670    my_gremlins/MyCar/rgb_out52_in
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.329     2.999 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           0.818     3.817    my_gremlins/g48_b0_i_9_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.152     3.969 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.667     4.636    my_gremlins/p_4_in
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.326     4.962 r  my_gremlins/g48_b0_i_1/O
                         net (fo=789, routed)         2.993     7.955    my_gremlins/MyCar/Car_xpixel[0]
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.079 f  my_gremlins/g15_b3/O
                         net (fo=1, routed)           0.804     8.883    my_gremlins/g15_b3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.007 f  my_gremlins/rgb_out[11]_i_109/O
                         net (fo=1, routed)           0.715     9.723    my_gremlins/rgb_out[11]_i_109_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.847 f  my_gremlins/rgb_out[11]_i_40/O
                         net (fo=4, routed)           1.568    11.415    MyCar/mycar/rgb1[0]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.539 f  MyCar/mycar//rgb_out[9]_i_12/O
                         net (fo=1, routed)           0.000    11.539    MyCar/mycar//rgb_out[9]_i_12_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_I0_O)      0.238    11.777 f  MyCar/mycar//rgb_out_reg[9]_i_6/O
                         net (fo=1, routed)           0.000    11.777    MyCar/mycar//rgb_out_reg[9]_i_6_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.881 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.434    13.315    my_gremlins/vcount_out_reg[3]_3
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.316    13.631 r  my_gremlins/rgb_out[11]_i_5/O
                         net (fo=9, routed)           0.362    13.993    my_gremlins/rgb_out[11]_i_5_n_0
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.124    14.117 r  my_gremlins/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000    14.117    my_collisions/vga_bus[0][0]
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.441    23.446    my_collisions/clk_out2
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[3]/C
                         clock pessimism              0.578    24.023    
                         clock uncertainty           -0.087    23.936    
    SLICE_X29Y34         FDRE (Setup_fdre_C_D)        0.029    23.965    my_collisions/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.965    
                         arrival time                         -14.117    
  -------------------------------------------------------------------
                         slack                                  9.848    

Slack (MET) :             10.229ns  (required time - arrival time)
  Source:                 my_gremlins/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.222ns  (logic 3.468ns (24.385%)  route 10.754ns (75.615%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.554    -0.958    my_gremlins/clk_out2
    SLICE_X32Y31         FDRE                                         r  my_gremlins/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  my_gremlins/vcount_out_reg[0]/Q
                         net (fo=37, routed)          1.021     0.520    my_gremlins/hblnk_out_reg_0[0]
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.124     0.644 r  my_gremlins/g1_b3__1_i_26/O
                         net (fo=1, routed)           0.000     0.644    my_gremlins/g1_b3__1_i_26_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.176 r  my_gremlins/g1_b3__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.176    my_gremlins/g1_b3__1_i_10_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.290 r  my_gremlins/g1_b3__1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.290    my_gremlins/g1_b3__1_i_7_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.624 f  my_gremlins/g1_b3__1_i_9/O[1]
                         net (fo=2, routed)           0.989     2.613    my_gremlins/g1_b3__1_i_9_n_6
    SLICE_X33Y39         LUT4 (Prop_lut4_I2_O)        0.329     2.942 r  my_gremlins/g1_b3__1_i_5/O
                         net (fo=6, routed)           0.335     3.277    my_gremlins/g1_b3__1_i_5_n_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I2_O)        0.332     3.609 r  my_gremlins/g1_b3__1_i_1/O
                         net (fo=116, routed)         3.148     6.757    my_gremlins/rgb_out_reg[11]_22[1]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124     6.881 r  my_gremlins/g3_b3__4/O
                         net (fo=3, routed)           0.693     7.573    MyCar2/mycar/vcount_out_reg[3]_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.124     7.697 r  MyCar2/mycar/p_0_out_inferred__4/i_/rgb_out[11]_i_99/O
                         net (fo=1, routed)           0.650     8.347    MyCar2/mycar/p_0_out_inferred__4/i_/rgb_out[11]_i_99_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  MyCar2/mycar/p_0_out_inferred__4/i_/rgb_out[11]_i_36/O
                         net (fo=4, routed)           1.630    10.101    MyCar2/mycar/rgb13[3]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.225 r  MyCar2/mycar//rgb_out[8]_i_11/O
                         net (fo=1, routed)           0.000    10.225    MyCar2/mycar//rgb_out[8]_i_11_n_0
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    10.442 r  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.442    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X35Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    10.536 r  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.163    11.699    my_gremlins/p_0_in_8[0]
    SLICE_X33Y37         LUT6 (Prop_lut6_I1_O)        0.316    12.015 f  my_gremlins/rgb_out[11]_i_6/O
                         net (fo=5, routed)           0.738    12.753    my_gremlins/rgb_out[11]_i_6_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.124    12.877 r  my_gremlins/rgb_out[7]_i_1/O
                         net (fo=5, routed)           0.387    13.264    my_collisions/vblnk_out_reg_0
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         1.441    23.446    my_collisions/clk_out2
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[3]/C
                         clock pessimism              0.564    24.009    
                         clock uncertainty           -0.087    23.922    
    SLICE_X29Y34         FDRE (Setup_fdre_C_R)       -0.429    23.493    my_collisions/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.493    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                 10.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 my_gremlins/vcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/vcount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.925%)  route 0.301ns (68.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.558    -0.623    my_gremlins/clk_out2
    SLICE_X31Y33         FDRE                                         r  my_gremlins/vcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  my_gremlins/vcount_out_reg[8]/Q
                         net (fo=9, routed)           0.301    -0.182    my_collisions/vga_bus[-1][8]
    SLICE_X36Y36         FDRE                                         r  my_collisions/vcount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.827    -0.863    my_collisions/clk_out2
    SLICE_X36Y36         FDRE                                         r  my_collisions/vcount_out_reg[8]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.070    -0.289    my_collisions/vcount_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 my_timing/hblnk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/hblnk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.880%)  route 0.301ns (68.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.560    -0.621    my_timing/clk_out2
    SLICE_X44Y35         FDCE                                         r  my_timing/hblnk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  my_timing/hblnk_out_reg/Q
                         net (fo=2, routed)           0.301    -0.179    my_gremlins/vga_bus[-2][24]
    SLICE_X33Y35         FDRE                                         r  my_gremlins/hblnk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.827    -0.863    my_gremlins/clk_out2
    SLICE_X33Y35         FDRE                                         r  my_gremlins/hblnk_out_reg/C
                         clock pessimism              0.503    -0.359    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.066    -0.293    my_gremlins/hblnk_out_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.037    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y38         FDCE                                         r  myClk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.896 r  myClk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.840    myClk/inst/seq_reg2[0]
    SLICE_X35Y38         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.303    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y38         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.037    
    SLICE_X35Y38         FDCE (Hold_fdce_C_D)         0.075    -0.962    myClk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.962    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 my_gremlins/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.337%)  route 0.299ns (61.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.559    -0.622    my_gremlins/clk_out2
    SLICE_X37Y34         FDRE                                         r  my_gremlins/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_gremlins/rgb_out_reg[11]/Q
                         net (fo=9, routed)           0.299    -0.182    my_gremlins/vga_bus[-1][33]
    SLICE_X29Y34         LUT2 (Prop_lut2_I1_O)        0.045    -0.137 r  my_gremlins/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    my_collisions/vga_bus[0][0]
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.827    -0.863    my_collisions/clk_out2
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[3]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.091    -0.268    my_collisions/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 my_collisions/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.559    -0.622    my_collisions/clk_out2
    SLICE_X29Y35         FDRE                                         r  my_collisions/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_collisions/rgb_out_reg[10]/Q
                         net (fo=1, routed)           0.097    -0.385    my_collisions/vga_bus[2][32]
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.048    -0.337 r  my_collisions/r[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    my_collisions_n_44
    SLICE_X28Y35         FDRE                                         r  r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.828    -0.862    pclk
    SLICE_X28Y35         FDRE                                         r  r_reg[2]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.107    -0.502    r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_gremlins/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.737%)  route 0.349ns (65.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.559    -0.622    my_gremlins/clk_out2
    SLICE_X37Y34         FDRE                                         r  my_gremlins/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_gremlins/rgb_out_reg[11]/Q
                         net (fo=9, routed)           0.349    -0.132    my_gremlins/vga_bus[-1][33]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.087 r  my_gremlins/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    my_collisions/vga_bus[1][1]
    SLICE_X29Y35         FDRE                                         r  my_collisions/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.828    -0.862    my_collisions/clk_out2
    SLICE_X29Y35         FDRE                                         r  my_collisions/rgb_out_reg[9]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.092    -0.266    my_collisions/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 my_timing/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/hcount_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.559    -0.622    my_timing/clk_out2
    SLICE_X47Y33         FDCE                                         r  my_timing/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  my_timing/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.135    -0.347    my_timing/vga_bus[-2][11]
    SLICE_X46Y33         LUT4 (Prop_lut4_I1_O)        0.045    -0.302 r  my_timing/hcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    my_timing/hcount_out[3]
    SLICE_X46Y33         FDCE                                         r  my_timing/hcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.827    -0.863    my_timing/clk_out2
    SLICE_X46Y33         FDCE                                         r  my_timing/hcount_out_reg[3]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X46Y33         FDCE (Hold_fdce_C_D)         0.120    -0.489    my_timing/hcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.037    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y38         FDCE                                         r  myClk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.128    -0.909 r  myClk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.854    myClk/inst/seq_reg2[6]
    SLICE_X35Y38         FDCE                                         r  myClk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.303    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y38         FDCE                                         r  myClk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.037    
    SLICE_X35Y38         FDCE (Hold_fdce_C_D)        -0.006    -1.043    myClk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.043    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 my_gremlins/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.184ns (32.442%)  route 0.383ns (67.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.559    -0.622    my_gremlins/clk_out2
    SLICE_X37Y34         FDRE                                         r  my_gremlins/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_gremlins/rgb_out_reg[11]/Q
                         net (fo=9, routed)           0.383    -0.098    my_gremlins/vga_bus[-1][33]
    SLICE_X29Y34         LUT3 (Prop_lut3_I1_O)        0.043    -0.055 r  my_gremlins/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    my_collisions/vga_bus[0][2]
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.827    -0.863    my_collisions/clk_out2
    SLICE_X29Y34         FDRE                                         r  my_collisions/rgb_out_reg[5]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.107    -0.252    my_collisions/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 my_gremlins/hblnk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/hblnk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.446%)  route 0.169ns (54.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.559    -0.622    my_gremlins/clk_out2
    SLICE_X33Y35         FDRE                                         r  my_gremlins/hblnk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_gremlins/hblnk_out_reg/Q
                         net (fo=3, routed)           0.169    -0.312    my_collisions/vga_bus[-1][24]
    SLICE_X29Y35         FDRE                                         r  my_collisions/hblnk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=168, routed)         0.828    -0.862    my_collisions/clk_out2
    SLICE_X29Y35         FDRE                                         r  my_collisions/hblnk_out_reg/C
                         clock pessimism              0.274    -0.587    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.075    -0.512    my_collisions/hblnk_out_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    myClk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      myClk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X35Y28     MyCar/ypos_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X33Y28     MyCar/ypos_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X33Y26     MyCar/ypos_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X32Y27     MyCar/ypos_reg[5]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X34Y28     MyCar/ypos_reg[6]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X32Y26     MyCar/ypos_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X38Y34     my_collisions/hsync_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X38Y34     my_collisions/hsync_out_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y34      b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y34      b_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y34      b_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y34      b_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y27     MyCar/xpos_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y28     MyCar/xpos_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X29Y28     MyCar/xpos_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y28     MyCar/xpos_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X38Y34     my_collisions/hsync_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X38Y34     my_collisions/hsync_out_reg_srl2/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X35Y28     MyCar/ypos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X33Y28     MyCar/ypos_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X33Y26     MyCar/ypos_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X32Y27     MyCar/ypos_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X34Y28     MyCar/ypos_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X32Y26     MyCar/ypos_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X31Y26     MyCar/ypos_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X31Y27     MyCar/ypos_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    myClk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT



