Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Sep 28 17:57:52 2024
| Host         : Ghamry running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIFO_control_sets_placed.rpt
| Design       : FIFO
| Device       : xcvu13p
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      6 |            2 |
|      8 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             288 |           25 |
| Yes          | No                    | Yes                    |              26 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------+---------------------+------------------+----------------+
| Clock Signal |        Enable Signal       |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+----------------------------+---------------------+------------------+----------------+
|  n_0_96_BUFG | vif\\.overflow_i_1_n_1     | wr_ptr_reg[2]_i_6/O |                1 |              2 |
|  n_0_96_BUFG | vif\\.underflow3_out       | wr_ptr_reg[2]_i_6/O |                0 |              2 |
|  n_0_96_BUFG | vif\\.wr_ack_i_1_n_1       | wr_ptr_reg[2]_i_6/O |                0 |              2 |
|  n_0_96_BUFG | rd_ptr[2]_i_1_n_1          | wr_ptr_reg[2]_i_6/O |                1 |              6 |
|  n_0_96_BUFG | wr_ptr[2]_i_1_n_1          | wr_ptr_reg[2]_i_6/O |                1 |              6 |
|  n_0_96_BUFG | count[3]_i_1_n_1           | wr_ptr_reg[2]_i_6/O |                1 |              8 |
|  n_0_96_BUFG | mem[0][15]_i_1_n_1         |                     |                9 |             32 |
|  n_0_96_BUFG | mem[1][15]_i_1_n_1         |                     |                6 |             32 |
|  n_0_96_BUFG | mem[3][15]_i_1_n_1         |                     |                2 |             32 |
|  n_0_96_BUFG | mem[2][15]_i_1_n_1         |                     |                3 |             32 |
|  n_0_96_BUFG | mem[5][15]_i_1_n_1         |                     |                1 |             32 |
|  n_0_96_BUFG | mem[7][15]_i_1_n_1         |                     |                0 |             32 |
|  n_0_96_BUFG | mem[4][15]_i_1_n_1         |                     |                4 |             32 |
|  n_0_96_BUFG | mem[6][15]_i_1_n_1         |                     |                0 |             32 |
|  n_0_96_BUFG | vif\\.data_out[15]_i_1_n_1 |                     |                0 |             32 |
+--------------+----------------------------+---------------------+------------------+----------------+


