Release 14.6 - xst P.68d (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-1csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : uart_tx

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/sergio/Code/uart_tx-v3/uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "/home/sergio/Code/uart_tx-v3/dataSend.v" into library work
Parsing module <dataSend>.
Analyzing Verilog file "/home/sergio/Code/uart_tx-v3/prescaler.v" into library work
Parsing module <prescaler>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart_tx>.

Elaborating module <prescaler(bitTime=10417,N=14)>.

Elaborating module <dataSend(BITS=8)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_tx>.
    Related source file is "/home/sergio/Code/uart_tx-v3/uart_tx.v".
        N_BITS = 8
        M = 10417
        N = 14
    Summary:
	no macro.
Unit <uart_tx> synthesized.

Synthesizing Unit <prescaler>.
    Related source file is "/home/sergio/Code/uart_tx-v3/prescaler.v".
        bitTime = 10417
        N = 14
    Found 14-bit register for signal <bitCount>.
    Found 14-bit subtractor for signal <bitCount[13]_GND_2_o_sub_3_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <prescaler> synthesized.

Synthesizing Unit <dataSend>.
    Related source file is "/home/sergio/Code/uart_tx-v3/dataSend.v".
        BITS = 8
    Found 1-bit register for signal <tx_reg>.
    Found 3-bit register for signal <bits_reg>.
    Found 8-bit register for signal <data_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bits_reg[2]_GND_3_o_add_13_OUT> created at line 82.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dataSend> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 14-bit subtractor                                     : 1
 3-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 14-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 3
 14-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <dataSend>.
The following registers are absorbed into counter <bits_reg>: 1 register on signal <bits_reg>.
Unit <dataSend> synthesized (advanced).

Synthesizing (advanced) Unit <prescaler>.
The following registers are absorbed into counter <bitCount>: 1 register on signal <bitCount>.
Unit <prescaler> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 14-bit down counter                                   : 1
 3-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Multiplexers                                         : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <transmitter/FSM_0> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

Optimizing unit <uart_tx> ...

Optimizing unit <dataSend> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block uart_tx, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 72
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 1
#      LUT2                        : 4
#      LUT3                        : 9
#      LUT4                        : 4
#      LUT5                        : 7
#      LUT6                        : 4
#      MUXCY                       : 13
#      VCC                         : 1
#      XORCY                       : 14
# FlipFlops/Latches                : 28
#      FDC                         : 2
#      FDCE                        : 11
#      FDP                         : 1
#      FDR                         : 8
#      FDS                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 10
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              27  out of  126800     0%  
 Number of Slice LUTs:                   43  out of  63400     0%  
    Number used as Logic:                43  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     43
   Number with an unused Flip Flop:      16  out of     43    37%  
   Number with an unused LUT:             0  out of     43     0%  
   Number of fully used LUT-FF pairs:    27  out of     43    62%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    210     6%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.402ns (Maximum Frequency: 293.945MHz)
   Minimum input arrival time before clock: 2.029ns
   Maximum output required time after clock: 1.643ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.402ns (frequency: 293.945MHz)
  Total number of paths / destination ports: 548 / 47
-------------------------------------------------------------------------
Delay:               3.402ns (Levels of Logic = 3)
  Source:            freqDiv/bitCount_1 (FF)
  Destination:       transmitter/data_reg_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: freqDiv/bitCount_1 to transmitter/data_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.945  freqDiv/bitCount_1 (freqDiv/bitCount_1)
     LUT6:I0->O            8   0.124   0.582  freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1 (freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>)
     LUT4:I2->O            4   0.124   0.441  freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3 (freqDiv/bitCount[13]_GND_2_o_equal_2_o)
     LUT4:I3->O            8   0.124   0.445  transmitter/_n0094_inv1 (transmitter/_n0094_inv)
     FDCE:CE                   0.139          transmitter/data_reg_0
    ----------------------------------------
    Total                      3.402ns (0.989ns logic, 2.413ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              2.029ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       freqDiv/bitCount_1 (FF)
  Destination Clock: clk rising

  Data Path: rst to freqDiv/bitCount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.965  rst_IBUF (rst_IBUF)
     LUT5:I0->O            8   0.124   0.445  freqDiv/bitCount[13]_GND_2_o_equal_2_o_01 (freqDiv/bitCount[13]_GND_2_o_equal_2_o_0)
     FDR:R                     0.494          freqDiv/bitCount_1
    ----------------------------------------
    Total                      2.029ns (0.619ns logic, 1.410ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              1.643ns (Levels of Logic = 2)
  Source:            transmitter/state_reg_FSM_FFd1 (FF)
  Destination:       done (PAD)
  Source Clock:      clk rising

  Data Path: transmitter/state_reg_FSM_FFd1 to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.478   0.642  transmitter/state_reg_FSM_FFd1 (transmitter/state_reg_FSM_FFd1)
     LUT2:I0->O            1   0.124   0.399  transmitter/state_reg_done1 (done_OBUF)
     OBUF:I->O                 0.000          done_OBUF (done)
    ----------------------------------------
    Total                      1.643ns (0.602ns logic, 1.041ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.402|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 51.00 secs
Total CPU time to Xst completion: 47.99 secs
 
--> 


Total memory usage is 192268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

