D:\lscc\diamond\3.9_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\FPGA\example\test2\impl2   -part LCMXO2_4000HC  -package MG132I  -grade -4    -maxfan 1000 -pipe  -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile D:\FPGA\example\test2\impl2\synlog\report\test2_impl2_fpga_mapper.xml  -flow mapping  -multisrs  -ta_num_paths  3  -oedif  D:\FPGA\example\test2\impl2\test2_impl2.edi   -autoconstraint  -freq 1.000   D:\FPGA\example\test2\impl2\synwork\test2_impl2_prem.srd  -devicelib  D:\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v  -devicelib  D:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  D:\FPGA\example\test2\impl2\syntmp\test2_impl2.plg  -osyn  D:\FPGA\example\test2\impl2\test2_impl2.srm  -prjdir  D:\FPGA\example\test2\impl2\  -prjname  proj_1  -log  D:\FPGA\example\test2\impl2\synlog\test2_impl2_fpga_mapper.srr 
rc:0 success:1 runtime:2
file:D:\FPGA\example\test2\impl2\test2_impl2.edi|io:o|time:1490060131|size:50908|exec:0
file:D:\FPGA\example\test2\impl2\synwork\test2_impl2_prem.srd|io:i|time:1490060130|size:4192|exec:0
file:D:\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1480960424|size:54295|exec:0
file:D:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1480960424|size:40584|exec:0
file:D:\FPGA\example\test2\impl2\syntmp\test2_impl2.plg|io:o|time:1490060132|size:266|exec:0
file:D:\FPGA\example\test2\impl2\test2_impl2.srm|io:o|time:1490060131|size:9027|exec:0
file:D:\FPGA\example\test2\impl2\synlog\test2_impl2_fpga_mapper.srr|io:o|time:1490060132|size:9553|exec:0
file:D:\lscc\diamond\3.9_x64\synpbase\bin\m_gen_lattice.exe|io:i|time:1480961290|size:19188224|exec:1
file:D:\lscc\diamond\3.9_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1480962888|size:23047168|exec:1
