{"schemaVersion":{"major":0,"patch":0,"minor":3},"primaryContentSections":[{"declarations":[{"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"dataRegister","kind":"identifier"},{"kind":"text","text":": "},{"text":"Self","kind":"typeIdentifier"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR7SPIPortP12PortDataTypeQa","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort\/PortDataType","kind":"typeIdentifier","text":"PortDataType"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" ","kind":"text"},{"text":"set","kind":"keyword"},{"kind":"text","text":" }"}],"languages":["swift"]}],"kind":"declarations"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/spiport\/dataregister"]}],"sections":[],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort"]]},"metadata":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"dataRegister","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":"."},{"text":"PortDataType","preciseIdentifier":"s:7CoreAVR7SPIPortP12PortDataTypeQa","kind":"typeIdentifier"}],"externalID":"s:7CoreAVR7SPIPortP12dataRegister12PortDataTypeQzvpZ","role":"symbol","roleHeading":"Type Property","required":true,"modules":[{"name":"CoreAVR"}],"symbolKind":"property","title":"dataRegister"},"kind":"symbol","identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort\/dataRegister"},"references":{"doc://CoreAVR/documentation/CoreAVR/SPIPort/PortDataType":{"kind":"symbol","role":"symbol","fragments":[{"kind":"keyword","text":"associatedtype"},{"kind":"text","text":" "},{"text":"PortDataType","kind":"identifier"},{"text":" : ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sz","text":"BinaryInteger"}],"type":"topic","url":"\/documentation\/coreavr\/spiport\/portdatatype","abstract":[],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort\/PortDataType","required":true,"title":"PortDataType"},"doc://CoreAVR/documentation/CoreAVR/SPIPort/dataRegister":{"kind":"symbol","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"dataRegister"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Self"},{"text":".","kind":"text"},{"text":"PortDataType","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR7SPIPortP12PortDataTypeQa"}],"type":"topic","url":"\/documentation\/coreavr\/spiport\/dataregister","abstract":[],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort\/dataRegister","required":true,"title":"dataRegister"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/SPIPort":{"title":"SPIPort","role":"symbol","type":"topic","abstract":[],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"text":"SPIPort","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"SPIPort"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort","url":"\/documentation\/coreavr\/spiport"}}}