// Seed: 1338806794
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input wire id_6,
    input wire id_7,
    input wire id_8,
    input wand id_9
);
  logic [-1 : 1] id_11 = id_1;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
module module_2 (
    output wor   id_0,
    output wire  id_1,
    input  tri   id_2,
    input  wor   id_3,
    output uwire id_4,
    input  tri1  id_5
);
endmodule
module module_3 (
    input supply0 id_0,
    output wire id_1,
    input wand id_2,
    output tri1 id_3,
    output wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wor id_7
);
  assign id_1 = -1'b0;
  always begin : LABEL_0
    logic id_9;
    ;
  end
  module_2 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_0,
      id_6,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = -1;
  assign id_3 = 1;
  parameter id_10 = 1;
  always begin : LABEL_1
    $signed(40);
    ;
  end
  wire id_11;
  assign id_6 = id_11;
  wire [(  1  ) : {  -1  ,  -1  ,  1  }] id_12;
endmodule
