============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Nov 09 2025  04:01:37 pm
  Module:                 benes
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (84 ps) Late External Delay Assertion at pin xif_out[0][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[0][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1327_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120979/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120266/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120193/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119665/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118785/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118642/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117948/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117662/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117156__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[0][0]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 2: MET (84 ps) Late External Delay Assertion at pin xif_out[0][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[0][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1314_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120804/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120699/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119844/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119290/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118834/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118543/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118113/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117637__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117143__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[0][13]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 3: MET (84 ps) Late External Delay Assertion at pin xif_out[0][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[0][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1313_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120795/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120446/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119933/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119362/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118818/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118662/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118109/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117635__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117142__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[0][14]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 4: MET (84 ps) Late External Delay Assertion at pin xif_out[0][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[0][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1312_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121083/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120372/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120133/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119242/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118799/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118528/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118105/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117633__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117141__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[0][15]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 5: MET (84 ps) Late External Delay Assertion at pin xif_out[1][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1311_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120951/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120509/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120214/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119697/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119064/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118341/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118161/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117663/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117140__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][0]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 6: MET (84 ps) Late External Delay Assertion at pin xif_out[1][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1310_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121236/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120698/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119947/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119635/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119046/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118638/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118158/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117661/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117139__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][1]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 7: MET (84 ps) Late External Delay Assertion at pin xif_out[1][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1309_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120800/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120255/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120019/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119602/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118966/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118631/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117958/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117659/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117138__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][2]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 8: MET (84 ps) Late External Delay Assertion at pin xif_out[1][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1308_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121152/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120649/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120127/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119539/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119014/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118624/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118150/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117657/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117137__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][3]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 9: MET (84 ps) Late External Delay Assertion at pin xif_out[1][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1307_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121247/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120603/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120044/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119414/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118997/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118358/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118146/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117655__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117136__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][4]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 10: MET (84 ps) Late External Delay Assertion at pin xif_out[1][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1306_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121056/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120613/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120101/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119589/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118984/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118610/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118143/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117653__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117135__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][5]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 11: MET (84 ps) Late External Delay Assertion at pin xif_out[1][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1305_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120961/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120640/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119903/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119367/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119131/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118604/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118032/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117651__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117134__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][6]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 12: MET (84 ps) Late External Delay Assertion at pin xif_out[1][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1304_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121103/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120725/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119810/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119283/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119078/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118595/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118136/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117649__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117133__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][7]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 13: MET (84 ps) Late External Delay Assertion at pin xif_out[1][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1303_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120831/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120557/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120080/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119677/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118933/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118586/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118133/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117647__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117132__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][8]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 14: MET (84 ps) Late External Delay Assertion at pin xif_out[1][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1302_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121085/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120617/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119799/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119320/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118917/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118579/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118130/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117645__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117131__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][9]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 15: MET (84 ps) Late External Delay Assertion at pin xif_out[1][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1301_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120844/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120539/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120009/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119529/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118971/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118571/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118164/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117642__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117128__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][10]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 16: MET (84 ps) Late External Delay Assertion at pin xif_out[1][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1300_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120893/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120230/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119877/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119346/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118877/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118563/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118122/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117641__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117127__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][11]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 17: MET (84 ps) Late External Delay Assertion at pin xif_out[1][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1299_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121182/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120721/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120185/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119646/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118860/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118651/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118119/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117640__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117126__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][12]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 18: MET (84 ps) Late External Delay Assertion at pin xif_out[1][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1298_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120924/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120664/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119792/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119465/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118845/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118547/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118114/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117638__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117125__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][13]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 19: MET (84 ps) Late External Delay Assertion at pin xif_out[1][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1297_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120974/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120488/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120136/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119586/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118826/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118539/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118111/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117636__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117124__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][14]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 20: MET (84 ps) Late External Delay Assertion at pin xif_out[1][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[0]
          Clock: (R) clock1
       Endpoint: (R) xif_out[1][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_817_1    
  output_delay              1              benes.sdc_line_19_1296_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[0]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121265/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121029/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120315/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120031/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119498/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118809/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118532/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118107/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117634__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117123__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[1][15]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 21: MET (84 ps) Late External Delay Assertion at pin xif_out[2][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1295_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120964/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120629/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120079/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119683/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119061/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118340/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118160/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117631__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117122__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][0]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 22: MET (84 ps) Late External Delay Assertion at pin xif_out[2][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1294_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120984/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120687/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120152/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119621/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119042/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118636/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118156/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117629__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117121__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][1]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 23: MET (84 ps) Late External Delay Assertion at pin xif_out[2][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1293_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121171/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120496/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119992/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119276/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119033/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118629/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118153/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117627__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117120__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][2]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 24: MET (84 ps) Late External Delay Assertion at pin xif_out[2][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1292_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121142/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120352/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119898/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119523/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119010/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118621/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118149/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117625__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117119__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][3]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 25: MET (84 ps) Late External Delay Assertion at pin xif_out[2][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1291_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120989/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120521/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120041/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119507/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119101/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118396/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118145/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117623__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117118__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][4]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 26: MET (84 ps) Late External Delay Assertion at pin xif_out[2][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1290_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120842/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120287/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119959/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119293/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118980/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118609/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118142/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117621__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117117__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][5]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 27: MET (84 ps) Late External Delay Assertion at pin xif_out[2][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1289_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120755/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120379/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119883/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119350/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118961/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118601/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118139/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117618__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117116__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][6]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 28: MET (84 ps) Late External Delay Assertion at pin xif_out[2][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1288_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121058/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120286/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119785/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119263/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118946/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118593/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118075/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117617__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117115__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][7]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 29: MET (84 ps) Late External Delay Assertion at pin xif_out[2][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1287_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121184/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120279/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120188/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119656/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118930/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118523/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118132/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117615__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117114__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][8]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 30: MET (84 ps) Late External Delay Assertion at pin xif_out[2][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1286_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120827/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120333/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119858/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119496/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118910/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118577/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118129/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117613__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117113__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][9]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 31: MET (84 ps) Late External Delay Assertion at pin xif_out[2][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1285_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121025/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120534/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119997/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119445/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118699/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118570/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118126/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117611__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117112__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][10]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 32: MET (84 ps) Late External Delay Assertion at pin xif_out[2][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1284_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121011/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120484/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119850/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119314/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118873/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118561/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118121/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117609__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117111__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][11]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 33: MET (84 ps) Late External Delay Assertion at pin xif_out[2][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1283_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121246/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120676/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120138/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119229/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118857/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118553/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118118/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117606__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117110__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][12]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 34: MET (84 ps) Late External Delay Assertion at pin xif_out[2][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1282_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121177/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120585/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119942/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119406/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118840/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118545/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117798/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117605__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117109__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][13]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 35: MET (84 ps) Late External Delay Assertion at pin xif_out[2][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1281_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121021/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120577/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120068/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119570/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118730/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118537/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118110/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117603__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117108__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][14]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 36: MET (84 ps) Late External Delay Assertion at pin xif_out[2][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[2][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1280_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121055/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120554/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120194/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119614/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118804/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118530/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118106/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117601__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117107__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[2][15]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 37: MET (84 ps) Late External Delay Assertion at pin xif_out[3][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1279_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120950/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120472/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119972/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119714/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118769/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118646/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118162/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117632__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117106__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][0]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 38: MET (84 ps) Late External Delay Assertion at pin xif_out[3][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1278_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121210/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120373/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120180/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119652/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119051/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118640/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118159/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117630__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117105__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][1]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 39: MET (84 ps) Late External Delay Assertion at pin xif_out[3][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1277_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121169/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120405/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119888/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119412/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119034/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118351/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118154/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117628__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117104__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][2]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 40: MET (84 ps) Late External Delay Assertion at pin xif_out[3][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1276_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121070/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120566/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120057/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119374/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119018/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118626/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118151/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117626__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117103__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][3]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 41: MET (84 ps) Late External Delay Assertion at pin xif_out[3][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1275_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120751/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120311/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119808/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119485/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119002/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118618/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118147/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117624__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117102__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][4]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 42: MET (84 ps) Late External Delay Assertion at pin xif_out[3][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1274_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120787/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120587/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120054/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119397/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118988/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118612/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118144/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117622__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117101__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][5]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 43: MET (84 ps) Late External Delay Assertion at pin xif_out[3][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1273_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121087/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120360/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119919/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119512/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118972/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118513/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118140/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117620__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117100__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][6]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 44: MET (84 ps) Late External Delay Assertion at pin xif_out[3][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1272_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121240/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120337/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119840/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119310/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118954/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118597/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118137/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117619__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117099__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][7]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 45: MET (84 ps) Late External Delay Assertion at pin xif_out[3][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1271_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120991/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120233/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119966/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119715/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118721/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118588/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118134/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117616__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117098__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][8]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 46: MET (84 ps) Late External Delay Assertion at pin xif_out[3][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1270_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120782/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120341/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120131/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119593/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118921/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118524/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118131/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117614__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117097__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][9]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 47: MET (84 ps) Late External Delay Assertion at pin xif_out[3][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1269_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121044/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120283/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120034/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119487/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118900/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118573/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118127/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117612__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117096__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][10]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 48: MET (84 ps) Late External Delay Assertion at pin xif_out[3][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1268_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121143/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120423/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119923/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119390/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118881/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118438/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118123/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117610__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117095__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][11]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 49: MET (84 ps) Late External Delay Assertion at pin xif_out[3][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1267_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121188/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120235/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119723/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119717/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118864/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118556/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118165/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117608__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117094__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][12]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 50: MET (84 ps) Late External Delay Assertion at pin xif_out[3][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1266_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120794/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120707/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119748/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119491/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118850/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118549/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118115/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117607__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117093__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][13]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 51: MET (84 ps) Late External Delay Assertion at pin xif_out[3][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1265_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120985/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120732/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119734/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119334/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118830/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118658/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118112/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117604__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117092__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][14]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 52: MET (84 ps) Late External Delay Assertion at pin xif_out[3][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[1]
          Clock: (R) clock1
       Endpoint: (R) xif_out[3][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_816_1    
  output_delay              1              benes.sdc_line_19_1264_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[1]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121269/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121062/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120249/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119745/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119703/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118813/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118534/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118108/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117602__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117091__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[3][15]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 53: MET (84 ps) Late External Delay Assertion at pin xif_out[4][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1263_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120779/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120268/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120200/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119609/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119059/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118643/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118097/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117599__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117090__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][0]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 54: MET (84 ps) Late External Delay Assertion at pin xif_out[4][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1262_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121009/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120510/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120147/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119617/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119039/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118635/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118093/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117597__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117089__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][1]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 55: MET (84 ps) Late External Delay Assertion at pin xif_out[4][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1261_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120744/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120436/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119828/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119322/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119075/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118628/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118090/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117596__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117088__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][2]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 56: MET (84 ps) Late External Delay Assertion at pin xif_out[4][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1260_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121000/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120644/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120173/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119517/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119009/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118355/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118086/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117592__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117087__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][3]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 57: MET (84 ps) Late External Delay Assertion at pin xif_out[4][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1259_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121111/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120653/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120005/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119527/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118992/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118614/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117918/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117590__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117086__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][4]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 58: MET (84 ps) Late External Delay Assertion at pin xif_out[4][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1258_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121049/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120429/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119954/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119425/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118977/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118608/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118078/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117588__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117085__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][5]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 59: MET (84 ps) Late External Delay Assertion at pin xif_out[4][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1257_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120867/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120616/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119876/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119435/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119134/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118600/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118073/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117586__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117084__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][6]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 60: MET (84 ps) Late External Delay Assertion at pin xif_out[4][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1256_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121113/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120248/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119773/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119257/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118944/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118591/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118069/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117584__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117083__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][7]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 61: MET (84 ps) Late External Delay Assertion at pin xif_out[4][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1255_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120982/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120476/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120176/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119647/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118927/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118584/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118065/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117582__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117082__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][8]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 62: MET (84 ps) Late External Delay Assertion at pin xif_out[4][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1254_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121052/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120408/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119802/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119356/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118907/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118576/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118061/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117579__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117081__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][9]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 63: MET (84 ps) Late External Delay Assertion at pin xif_out[4][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1253_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120940/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120380/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119977/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119437/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118890/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118569/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118056/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117578__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117080__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][10]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 64: MET (84 ps) Late External Delay Assertion at pin xif_out[4][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1252_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121016/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120278/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119834/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119302/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118870/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118560/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118052/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117576__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117079__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][11]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 65: MET (84 ps) Late External Delay Assertion at pin xif_out[4][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1251_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120962/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120574/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120123/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119499/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119139/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118552/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118048/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117574__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117078__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][12]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 66: MET (84 ps) Late External Delay Assertion at pin xif_out[4][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1250_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120983/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120343/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120049/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119379/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118836/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118544/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118044/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117572__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117077__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][13]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 67: MET (84 ps) Late External Delay Assertion at pin xif_out[4][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1249_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120975/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120490/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119824/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119470/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118732/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118536/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118038/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117570__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117076__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][14]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 68: MET (84 ps) Late External Delay Assertion at pin xif_out[4][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[4][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1248_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120988/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120466/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120040/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119429/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118801/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118529/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118033/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117568__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117075__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[4][15]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 69: MET (84 ps) Late External Delay Assertion at pin xif_out[5][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1247_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120934/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120514/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119986/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119708/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118771/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118645/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118100/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117600__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117074__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][0]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 70: MET (84 ps) Late External Delay Assertion at pin xif_out[5][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1246_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120944/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120696/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119908/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119645/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119049/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118639/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118095/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117598__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117073__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][1]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 71: MET (84 ps) Late External Delay Assertion at pin xif_out[5][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1245_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121145/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120638/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119890/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119285/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119031/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118632/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117880/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117595__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117072__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][2]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 72: MET (84 ps) Late External Delay Assertion at pin xif_out[5][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1244_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120858/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120658/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119738/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119549/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119016/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118625/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118088/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117593__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117071__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][3]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 73: MET (84 ps) Late External Delay Assertion at pin xif_out[5][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1243_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121038/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120506/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120213/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119335/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119096/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118617/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118084/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117591__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117070__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][4]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 74: MET (84 ps) Late External Delay Assertion at pin xif_out[5][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1242_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121076/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120627/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119990/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119460/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118986/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118611/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118080/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117589__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117069__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][5]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 75: MET (84 ps) Late External Delay Assertion at pin xif_out[5][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1241_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120955/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120516/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119915/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119382/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118969/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118605/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118076/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117587__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117068__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][6]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 76: MET (84 ps) Late External Delay Assertion at pin xif_out[5][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1240_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120960/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120709/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119829/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119299/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118952/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118596/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118071/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117585__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117067__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][7]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 77: MET (84 ps) Late External Delay Assertion at pin xif_out[5][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1239_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121186/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120632/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120223/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119704/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118743/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118587/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118067/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117583__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117066__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][8]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 78: MET (84 ps) Late External Delay Assertion at pin xif_out[5][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1238_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121032/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120501/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120042/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119585/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118919/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118581/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118063/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117580__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117065__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][9]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 79: MET (84 ps) Late External Delay Assertion at pin xif_out[5][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1237_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120815/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120549/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119889/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119597/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118898/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118572/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118059/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117581__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117064__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][10]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 80: MET (84 ps) Late External Delay Assertion at pin xif_out[5][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1236_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120912/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120479/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120093/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119375/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118879/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118565/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117926/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117577__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117063__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][11]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 81: MET (84 ps) Late External Delay Assertion at pin xif_out[5][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1235_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120904/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120327/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120217/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119698/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118862/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118555/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118050/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117575__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117062__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][12]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 82: MET (84 ps) Late External Delay Assertion at pin xif_out[5][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1234_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121122/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120545/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120092/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119403/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118847/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118548/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118046/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117573__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117061__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][13]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 83: MET (84 ps) Late External Delay Assertion at pin xif_out[5][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1233_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120802/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120675/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120207/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119684/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118828/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118540/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118042/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117571__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117060__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][14]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 84: MET (84 ps) Late External Delay Assertion at pin xif_out[5][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[2]
          Clock: (R) clock1
       Endpoint: (R) xif_out[5][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_815_1    
  output_delay              1              benes.sdc_line_19_1232_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[2]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121255/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120840/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120552/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120166/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119639/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118811/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118533/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118036/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117569__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117059__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[5][15]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 85: MET (84 ps) Late External Delay Assertion at pin xif_out[6][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1231_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120780/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120584/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120014/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119689/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118777/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118644/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118098/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117566__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117058__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][0]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 86: MET (84 ps) Late External Delay Assertion at pin xif_out[6][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1230_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121010/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120686/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120159/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119630/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119044/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118637/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118094/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117564__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117057__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][1]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 87: MET (84 ps) Late External Delay Assertion at pin xif_out[6][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1229_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120845/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120494/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120115/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119232/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119028/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118630/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118091/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117562__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117056__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][2]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 88: MET (84 ps) Late External Delay Assertion at pin xif_out[6][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1228_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121071/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120391/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120074/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119533/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119012/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118622/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118087/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117560__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117055__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][3]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 89: MET (84 ps) Late External Delay Assertion at pin xif_out[6][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1227_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120814/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120547/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120013/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119464/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119100/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118616/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118083/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117558__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117054__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][4]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 90: MET (84 ps) Late External Delay Assertion at pin xif_out[6][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1226_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121027/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120288/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119760/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119430/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118982/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118511/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118079/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117556__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117053__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][5]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 91: MET (84 ps) Late External Delay Assertion at pin xif_out[6][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1225_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121110/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120375/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119894/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119361/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118963/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118603/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118074/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117553__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117052__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][6]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 92: MET (84 ps) Late External Delay Assertion at pin xif_out[6][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1224_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120777/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120524/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119796/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119275/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118948/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118594/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118070/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117550__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117051__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][7]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 93: MET (84 ps) Late External Delay Assertion at pin xif_out[6][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1223_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121149/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120326/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120196/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119669/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118753/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118585/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118066/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117548__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117050__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][8]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 94: MET (84 ps) Late External Delay Assertion at pin xif_out[6][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1222_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121154/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120437/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120100/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119562/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118913/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118578/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118062/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117546__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117049__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][9]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 95: MET (84 ps) Late External Delay Assertion at pin xif_out[6][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1221_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120921/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120293/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119999/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119577/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118893/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118654/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118057/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117544__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117048__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][10]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 96: MET (84 ps) Late External Delay Assertion at pin xif_out[6][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1220_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121133/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120344/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119867/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119545/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118875/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118562/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118053/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117414__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117047__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][11]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 97: MET (84 ps) Late External Delay Assertion at pin xif_out[6][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1219_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120859/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120674/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120161/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119627/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119135/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118554/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118049/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117540__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117046__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][12]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 98: MET (84 ps) Late External Delay Assertion at pin xif_out[6][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1218_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120865/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120438/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119733/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119246/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118843/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118546/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118045/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117538__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117045__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][13]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 99: MET (84 ps) Late External Delay Assertion at pin xif_out[6][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1217_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121168/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120319/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120103/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119407/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118824/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118538/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118040/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117536__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117044__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][14]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 100: MET (84 ps) Late External Delay Assertion at pin xif_out[6][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[6][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1216_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120824/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120518/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119878/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119206/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118806/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118664/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118034/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117534__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117043__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[6][15]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 101: MET (84 ps) Late External Delay Assertion at pin xif_out[7][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1215_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121013/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120475/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119721/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119210/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119070/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118647/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118101/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117567__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117042__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][0]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 102: MET (84 ps) Late External Delay Assertion at pin xif_out[7][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1214_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121253/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120365/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120187/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119659/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119054/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118641/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118096/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117565__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117041__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][1]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 103: MET (84 ps) Late External Delay Assertion at pin xif_out[7][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1213_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120889/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120553/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119806/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119598/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118712/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118633/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118092/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117563__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117040__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][2]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 104: MET (84 ps) Late External Delay Assertion at pin xif_out[7][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1212_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121166/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120528/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119819/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119557/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119020/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118627/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118089/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117561__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117039__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][3]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 105: MET (84 ps) Late External Delay Assertion at pin xif_out[7][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1211_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120873/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120313/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119764/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119497/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119004/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118619/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118085/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117559__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117038__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][4]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 106: MET (84 ps) Late External Delay Assertion at pin xif_out[7][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1210_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121073/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120575/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119803/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119448/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118989/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118613/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118082/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117557__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117037__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][5]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 107: MET (84 ps) Late External Delay Assertion at pin xif_out[7][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1209_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120958/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120565/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119928/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119399/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119120/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118606/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118077/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117554__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117036__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][6]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 108: MET (84 ps) Late External Delay Assertion at pin xif_out[7][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1208_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121243/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120264/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119826/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119324/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118956/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118598/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118072/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117551__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117034__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][7]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 109: MET (84 ps) Late External Delay Assertion at pin xif_out[7][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1207_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121090/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120741/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119730/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119219/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118937/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118589/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118068/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117549__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117033__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][8]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 110: MET (84 ps) Late External Delay Assertion at pin xif_out[7][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1206_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120937/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120239/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120137/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119605/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118923/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118582/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118064/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117547__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117032__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][9]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 111: MET (84 ps) Late External Delay Assertion at pin xif_out[7][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1205_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121037/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120543/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120047/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119588/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118909/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118574/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118060/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117545__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117031__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][10]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 112: MET (84 ps) Late External Delay Assertion at pin xif_out[7][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1204_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121221/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120551/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119941/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119411/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118883/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118567/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118055/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117543__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116902__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][11]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 113: MET (84 ps) Late External Delay Assertion at pin xif_out[7][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1203_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120877/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120234/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119754/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119234/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118866/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118557/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118051/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117541__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117029__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][12]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 114: MET (84 ps) Late External Delay Assertion at pin xif_out[7][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1202_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121033/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120242/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120066/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119521/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118852/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118550/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118047/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117539__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117028__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][13]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 115: MET (84 ps) Late External Delay Assertion at pin xif_out[7][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1201_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121002/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120243/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119783/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119259/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118832/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118541/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118043/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117537__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117027__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][14]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 116: MET (84 ps) Late External Delay Assertion at pin xif_out[7][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[3]
          Clock: (R) clock1
       Endpoint: (R) xif_out[7][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_814_1    
  output_delay              1              benes.sdc_line_19_1200_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[3]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121256/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120994/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120733/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119835/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119304/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118816/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118535/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118037/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117535__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117026__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[7][15]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 117: MET (84 ps) Late External Delay Assertion at pin xif_out[8][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1199_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120941/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120274/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119791/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119675/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119058/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118503/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118026/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117530__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117025__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][0]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 118: MET (84 ps) Late External Delay Assertion at pin xif_out[8][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1198_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120956/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120670/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119732/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119615/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119038/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118493/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118022/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117527__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117024__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][1]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 119: MET (84 ps) Late External Delay Assertion at pin xif_out[8][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1197_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121082/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120409/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120226/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119355/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119024/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118483/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118018/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117526__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117023__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][2]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 120: MET (84 ps) Late External Delay Assertion at pin xif_out[8][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1196_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121092/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120294/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119736/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119457/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119007/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118475/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118014/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117524__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117022__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][3]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 121: MET (84 ps) Late External Delay Assertion at pin xif_out[8][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1195_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121170/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120663/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120206/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119532/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119107/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118464/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118008/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117522__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117021__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][4]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 122: MET (84 ps) Late External Delay Assertion at pin xif_out[8][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1194_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121226/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120433/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119935/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119424/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118976/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118456/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118004/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117520__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117020__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][5]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 123: MET (84 ps) Late External Delay Assertion at pin xif_out[8][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1193_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120756/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120634/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119854/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119344/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118959/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118446/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118000/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117518__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117019__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][6]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 124: MET (84 ps) Late External Delay Assertion at pin xif_out[8][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1192_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121117/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120477/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119741/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119252/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118943/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118436/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117996/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117516__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117018__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][7]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 125: MET (84 ps) Late External Delay Assertion at pin xif_out[8][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1191_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120970/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120487/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120144/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119641/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118925/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118426/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117992/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117512__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117017__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][8]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 126: MET (84 ps) Late External Delay Assertion at pin xif_out[8][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1190_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120947/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120701/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120027/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119567/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118906/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118416/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117988/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117511__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117016__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][9]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 127: MET (84 ps) Late External Delay Assertion at pin xif_out[8][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1189_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121139/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120608/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119950/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119505/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118889/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118405/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117984/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117509__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117015__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][10]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 128: MET (84 ps) Late External Delay Assertion at pin xif_out[8][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1188_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120826/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120271/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119767/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119294/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118869/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118397/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117980/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117507__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117014__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][11]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 129: MET (84 ps) Late External Delay Assertion at pin xif_out[8][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1187_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120943/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120615/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120083/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119568/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118855/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118387/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117976/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117505__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117013__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][12]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 130: MET (84 ps) Late External Delay Assertion at pin xif_out[8][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1186_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120776/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120371/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119817/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119368/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118835/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118378/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117971/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117503__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117012__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][13]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 131: MET (84 ps) Late External Delay Assertion at pin xif_out[8][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1185_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120767/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120596/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119895/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119463/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118744/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118368/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117967/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117501__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117011__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][14]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 132: MET (84 ps) Late External Delay Assertion at pin xif_out[8][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[8][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1184_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121190/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120404/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119849/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119434/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118800/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118359/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117963/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117499__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117010__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[8][15]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 133: MET (84 ps) Late External Delay Assertion at pin xif_out[9][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1183_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120892/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120735/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120012/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119706/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119065/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118507/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118028/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117531__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117009__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][0]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 134: MET (84 ps) Late External Delay Assertion at pin xif_out[9][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1182_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121244/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120695/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120165/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119642/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119047/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118499/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118024/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117528__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117008__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][1]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 135: MET (84 ps) Late External Delay Assertion at pin xif_out[9][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1181_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120900/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120657/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120010/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119247/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119030/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118488/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118020/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117529__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117007__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][2]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 136: MET (84 ps) Late External Delay Assertion at pin xif_out[9][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1180_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121036/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120661/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120132/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119565/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119015/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118479/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118016/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117525__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117006__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][3]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 137: MET (84 ps) Late External Delay Assertion at pin xif_out[9][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1179_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120788/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120434/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119946/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119474/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118998/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118470/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118010/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117523__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117005__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][4]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 138: MET (84 ps) Late External Delay Assertion at pin xif_out[9][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1178_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121153/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120470/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120122/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119447/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118985/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118460/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118006/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117521__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117004__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][5]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 139: MET (84 ps) Late External Delay Assertion at pin xif_out[9][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1177_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120939/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120536/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119899/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119378/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118967/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118452/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118002/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117519__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117003__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][6]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 140: MET (84 ps) Late External Delay Assertion at pin xif_out[9][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1176_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121205/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120312/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119804/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119295/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118951/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118441/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117998/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117517__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117002__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][7]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 141: MET (84 ps) Late External Delay Assertion at pin xif_out[9][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1175_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120872/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120639/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120199/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119700/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118934/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118432/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117994/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117513__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117001__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][8]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 142: MET (84 ps) Late External Delay Assertion at pin xif_out[9][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1174_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121121/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120317/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120106/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119583/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118918/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118421/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117990/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117515__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117000__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][9]   -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 143: MET (84 ps) Late External Delay Assertion at pin xif_out[9][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1173_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120765/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120573/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120064/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119376/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118897/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118412/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117986/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117510__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116999__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][10]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 144: MET (84 ps) Late External Delay Assertion at pin xif_out[9][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1172_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121132/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120421/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119875/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119370/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118878/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118401/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117982/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117508__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116998__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][11]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 145: MET (84 ps) Late External Delay Assertion at pin xif_out[9][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1171_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120822/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120339/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120172/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119692/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118861/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118392/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117978/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117506__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116997__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][12]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 146: MET (84 ps) Late External Delay Assertion at pin xif_out[9][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1170_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120890/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120448/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119980/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119433/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118846/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118383/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117973/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117504__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116996__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][13]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 147: MET (84 ps) Late External Delay Assertion at pin xif_out[9][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1169_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120862/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120323/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120026/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119671/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118827/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118374/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117969/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117502__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116995__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][14]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 148: MET (84 ps) Late External Delay Assertion at pin xif_out[9][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[4]
          Clock: (R) clock1
       Endpoint: (R) xif_out[9][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_813_1    
  output_delay              1              benes.sdc_line_19_1168_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[4]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121254/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121181/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120646/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119973/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119599/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118810/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118364/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117965/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117500__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116994__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[9][15]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 149: MET (84 ps) Late External Delay Assertion at pin xif_out[10][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1167_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120786/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120727/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120203/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119686/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119062/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118345/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118027/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117498__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116993__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 150: MET (84 ps) Late External Delay Assertion at pin xif_out[10][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1166_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120846/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120685/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120151/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119626/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119043/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118496/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118023/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117495__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116992__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 151: MET (84 ps) Late External Delay Assertion at pin xif_out[10][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1165_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120949/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120614/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119975/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119573/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119026/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118486/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118019/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117493__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116991__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 152: MET (84 ps) Late External Delay Assertion at pin xif_out[10][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1164_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120747/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120652/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119896/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119530/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119011/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118477/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118015/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117491__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116990__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 153: MET (84 ps) Late External Delay Assertion at pin xif_out[10][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1163_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121200/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120556/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120007/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119480/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118994/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118467/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118009/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117489__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116989__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 154: MET (84 ps) Late External Delay Assertion at pin xif_out[10][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1162_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120967/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120455/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119805/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119256/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118981/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118458/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118005/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117487__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116988__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 155: MET (84 ps) Late External Delay Assertion at pin xif_out[10][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1161_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120766/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120382/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119880/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119357/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118962/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118449/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118001/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117485__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116987__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 156: MET (84 ps) Late External Delay Assertion at pin xif_out[10][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1160_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120997/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120282/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119780/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119270/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118947/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118566/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117997/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117482__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116986__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 157: MET (84 ps) Late External Delay Assertion at pin xif_out[10][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1159_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120987/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120718/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120184/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119666/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118931/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118429/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117993/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117480__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116985__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 158: MET (84 ps) Late External Delay Assertion at pin xif_out[10][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1158_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121057/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120300/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120037/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119560/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118912/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118419/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117989/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117478__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116984__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 159: MET (84 ps) Late External Delay Assertion at pin xif_out[10][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1157_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120853/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120361/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119862/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119455/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118892/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118407/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117985/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117476__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116983__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 160: MET (84 ps) Late External Delay Assertion at pin xif_out[10][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1156_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120774/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120367/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119855/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119332/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118874/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118399/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117981/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117474__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116982__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 161: MET (84 ps) Late External Delay Assertion at pin xif_out[10][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1155_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120923/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120672/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119727/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119622/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118858/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118390/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117977/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117472__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116981__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 162: MET (84 ps) Late External Delay Assertion at pin xif_out[10][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1154_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120754/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120435/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119936/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119268/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118841/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118381/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117972/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117470__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116980__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 163: MET (84 ps) Late External Delay Assertion at pin xif_out[10][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1153_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120909/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120529/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120053/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119489/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118694/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118371/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117968/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117468__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116979__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 164: MET (84 ps) Late External Delay Assertion at pin xif_out[10][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[10][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1152_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120917/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120710/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120155/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119286/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118805/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118361/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117964/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117466__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116978__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[10][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 165: MET (84 ps) Late External Delay Assertion at pin xif_out[11][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1151_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120932/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120478/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119976/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119207/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119069/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118509/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118029/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117497__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116977__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 166: MET (84 ps) Late External Delay Assertion at pin xif_out[11][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1150_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121207/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120712/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120178/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119657/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119053/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118501/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118025/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117496__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116976__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 167: MET (84 ps) Late External Delay Assertion at pin xif_out[11][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1149_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121163/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120500/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119969/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119331/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119035/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118491/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118021/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117494__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116975__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 168: MET (84 ps) Late External Delay Assertion at pin xif_out[11][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1148_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121185/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120420/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120090/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119553/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119019/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118481/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118017/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117492__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116974__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 169: MET (84 ps) Late External Delay Assertion at pin xif_out[11][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1147_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120891/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120307/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119813/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119492/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119003/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118472/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118011/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117490__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116973__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 170: MET (84 ps) Late External Delay Assertion at pin xif_out[11][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1146_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121155/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120413/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119925/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119556/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119114/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118462/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118007/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117488__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116972__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 171: MET (84 ps) Late External Delay Assertion at pin xif_out[11][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1145_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120758/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120569/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119918/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119393/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118973/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118454/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118003/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117486__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116971__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 172: MET (84 ps) Late External Delay Assertion at pin xif_out[11][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1144_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120973/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120254/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119860/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119321/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118955/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118443/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117999/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117483__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116970__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 173: MET (84 ps) Late External Delay Assertion at pin xif_out[11][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1143_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121138/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120471/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120227/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119214/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118936/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118434/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117995/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117481__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116969__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 174: MET (84 ps) Late External Delay Assertion at pin xif_out[11][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1142_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120819/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120483/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120129/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119221/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118922/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118423/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117991/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117479__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116968__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 175: MET (84 ps) Late External Delay Assertion at pin xif_out[11][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1141_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121074/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120480/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119811/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119504/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118902/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118414/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117987/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117477__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116967__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 176: MET (84 ps) Late External Delay Assertion at pin xif_out[11][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1140_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120884/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120560/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119920/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119409/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118882/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118403/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117983/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117475__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116966__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 177: MET (84 ps) Late External Delay Assertion at pin xif_out[11][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1139_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120855/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120459/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120229/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119227/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118865/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118394/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117979/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117473__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116965__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 178: MET (84 ps) Late External Delay Assertion at pin xif_out[11][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1138_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120925/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120302/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120036/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119486/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118851/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118385/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117975/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117471__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116964__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 179: MET (84 ps) Late External Delay Assertion at pin xif_out[11][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1137_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120886/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120237/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119952/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119254/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118831/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118376/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117970/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117469__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116963__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 180: MET (84 ps) Late External Delay Assertion at pin xif_out[11][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[5]
          Clock: (R) clock1
       Endpoint: (R) xif_out[11][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_812_1    
  output_delay              1              benes.sdc_line_19_1136_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[5]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121257/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121224/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120305/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119982/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119284/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118814/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118366/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117966/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117467__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116962__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[11][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 181: MET (84 ps) Late External Delay Assertion at pin xif_out[12][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1135_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120790/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120285/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120102/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119681/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119060/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118505/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117954/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117463__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116961__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 182: MET (84 ps) Late External Delay Assertion at pin xif_out[12][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1134_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121012/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120377/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120146/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119619/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119041/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118495/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117949/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117462__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116960__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 183: MET (84 ps) Late External Delay Assertion at pin xif_out[12][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1133_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120953/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120422/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119737/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119571/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119025/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118484/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117944/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117459__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116959__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 184: MET (84 ps) Late External Delay Assertion at pin xif_out[12][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1132_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121020/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120555/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119963/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119520/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119088/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118476/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117939/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117457__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116958__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 185: MET (84 ps) Late External Delay Assertion at pin xif_out[12][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1131_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120863/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120296/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120065/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119459/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118993/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118465/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117935/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117455__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116957__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 186: MET (84 ps) Late External Delay Assertion at pin xif_out[12][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1130_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121161/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120482/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120202/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119311/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118978/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118457/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117930/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117453__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116956__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 187: MET (84 ps) Late External Delay Assertion at pin xif_out[12][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1129_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120821/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120348/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119978/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119348/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118960/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118447/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118054/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117451__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116955__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 188: MET (84 ps) Late External Delay Assertion at pin xif_out[12][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1128_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121035/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120619/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119772/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119260/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118945/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118437/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117921/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117449__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116954__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 189: MET (84 ps) Late External Delay Assertion at pin xif_out[12][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1127_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121089/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120681/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119881/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119653/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118928/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118427/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117916/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117447__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116953__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 190: MET (84 ps) Late External Delay Assertion at pin xif_out[12][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1126_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121199/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120310/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120070/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119550/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118908/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118417/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117910/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117445__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116952__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 191: MET (84 ps) Late External Delay Assertion at pin xif_out[12][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1125_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121061/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120736/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119991/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119443/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118891/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118406/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117906/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117443__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116951__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 192: MET (84 ps) Late External Delay Assertion at pin xif_out[12][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1124_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121187/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120595/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119831/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119315/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118871/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118398/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117901/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117441__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116950__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 193: MET (84 ps) Late External Delay Assertion at pin xif_out[12][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1123_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121237/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120594/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120038/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119596/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119138/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118388/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117896/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117439__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116949__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 194: MET (84 ps) Late External Delay Assertion at pin xif_out[12][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1122_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120881/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120394/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119911/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119394/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118838/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118379/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117892/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117437__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116948__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 195: MET (84 ps) Late External Delay Assertion at pin xif_out[12][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1121_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121136/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120396/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119902/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119501/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118820/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118204/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117888/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117435__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116947__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 196: MET (84 ps) Late External Delay Assertion at pin xif_out[12][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[12][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1120_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121112/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120412/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120218/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119546/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118802/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118360/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117882/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117434__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116946__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[12][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 197: MET (84 ps) Late External Delay Assertion at pin xif_out[13][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1119_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121019/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120523/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119988/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119712/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119067/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118508/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117956/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117464__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116945__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 198: MET (84 ps) Late External Delay Assertion at pin xif_out[13][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1118_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121245/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120693/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120171/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119650/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119050/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118500/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117952/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117461__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116941__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 199: MET (84 ps) Late External Delay Assertion at pin xif_out[13][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1117_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121225/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120667/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119864/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119422/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119032/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118489/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117946/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117460__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116940__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 200: MET (84 ps) Late External Delay Assertion at pin xif_out[13][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1116_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120888/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120666/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120130/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119269/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119017/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118480/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117942/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117458__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116939__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 201: MET (84 ps) Late External Delay Assertion at pin xif_out[13][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1115_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120838/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120439/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120025/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119312/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119000/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118471/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117937/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117456__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116938__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 202: MET (84 ps) Late External Delay Assertion at pin xif_out[13][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1114_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121137/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120582/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120008/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119439/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118987/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118461/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117932/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117454__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116937__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 203: MET (84 ps) Late External Delay Assertion at pin xif_out[13][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1113_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121097/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120659/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119912/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119386/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118970/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118453/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117928/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117452__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116936__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 204: MET (84 ps) Late External Delay Assertion at pin xif_out[13][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1112_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120978/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120474/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119827/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119306/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118953/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118442/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117924/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117450__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116935__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 205: MET (84 ps) Late External Delay Assertion at pin xif_out[13][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1111_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121164/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120680/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120221/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119711/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118935/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118433/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117919/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117448__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116934__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 206: MET (84 ps) Late External Delay Assertion at pin xif_out[13][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1110_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120869/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120325/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119968/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119427/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118920/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118422/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117913/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117446__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116933__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 207: MET (84 ps) Late External Delay Assertion at pin xif_out[13][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1109_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121080/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120578/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120021/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119483/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118899/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118413/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117908/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117444__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116932__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 208: MET (84 ps) Late External Delay Assertion at pin xif_out[13][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1108_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120854/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120467/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119910/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119385/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118880/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118402/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117903/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117442__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116931__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 209: MET (84 ps) Late External Delay Assertion at pin xif_out[13][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1107_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121193/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120397/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120215/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119709/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118863/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118393/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117899/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117440__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116930__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 210: MET (84 ps) Late External Delay Assertion at pin xif_out[13][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1106_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120761/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120244/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120016/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119481/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118848/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118384/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117894/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117438__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116929__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 211: MET (84 ps) Late External Delay Assertion at pin xif_out[13][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1105_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121099/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120347/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120204/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119705/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118829/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118375/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117890/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117436__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116928__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 212: MET (84 ps) Late External Delay Assertion at pin xif_out[13][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[6]
          Clock: (R) clock1
       Endpoint: (R) xif_out[13][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_811_1    
  output_delay              1              benes.sdc_line_19_1104_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[6]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121261/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121024/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120550/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120156/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119678/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118812/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118365/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117884/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117433__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116927__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[13][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 213: MET (84 ps) Late External Delay Assertion at pin xif_out[14][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1103_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120799/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120591/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120018/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119693/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119063/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118506/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117955/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117431__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116926__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 214: MET (84 ps) Late External Delay Assertion at pin xif_out[14][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1102_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121047/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120684/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119960/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119632/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119045/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118497/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117951/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117429__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116925__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 215: MET (84 ps) Late External Delay Assertion at pin xif_out[14][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1101_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120753/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120481/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119743/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119579/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119029/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118487/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117945/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117427__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116924__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 216: MET (84 ps) Late External Delay Assertion at pin xif_out[14][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1100_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120749/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120399/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120073/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119537/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119013/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118478/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117941/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117424__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116923__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 217: MET (84 ps) Late External Delay Assertion at pin xif_out[14][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1099_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121203/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120558/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120121/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119250/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118996/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118469/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117936/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117422__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116922__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 218: MET (84 ps) Late External Delay Assertion at pin xif_out[14][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1098_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120998/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120290/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120091/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119664/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118983/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118459/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117931/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117420__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116921__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 219: MET (84 ps) Late External Delay Assertion at pin xif_out[14][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1097_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120764/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120385/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119893/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119364/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118964/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118450/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117927/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117418__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116920__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 220: MET (84 ps) Late External Delay Assertion at pin xif_out[14][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1096_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121072/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120280/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119793/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119279/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118949/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118440/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117923/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117542__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116919__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 221: MET (84 ps) Late External Delay Assertion at pin xif_out[14][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1095_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120807/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120335/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120195/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119672/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118932/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118431/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117917/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117412/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116918__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 222: MET (84 ps) Late External Delay Assertion at pin xif_out[14][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1094_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120793/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120544/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119771/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119564/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118914/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118420/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117911/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117410/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116917__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 223: MET (84 ps) Late External Delay Assertion at pin xif_out[14][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1093_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121148/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120350/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120111/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119555/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119057/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118408/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117907/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117408/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116916__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 224: MET (84 ps) Late External Delay Assertion at pin xif_out[14][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1092_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120942/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120363/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119865/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119340/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118876/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118400/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117902/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117405__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116915__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 225: MET (84 ps) Late External Delay Assertion at pin xif_out[14][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1091_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120760/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120669/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120158/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119636/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118859/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118391/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117898/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117403__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116914__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 226: MET (84 ps) Late External Delay Assertion at pin xif_out[14][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1090_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120894/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120432/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119762/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119554/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118844/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118382/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117893/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117400__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116913__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 227: MET (84 ps) Late External Delay Assertion at pin xif_out[14][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1089_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121060/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120532/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119929/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119574/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118825/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118373/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117889/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117397__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116912__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 228: MET (84 ps) Late External Delay Assertion at pin xif_out[14][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[14][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1088_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120882/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120694/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119869/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119392/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118807/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118362/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117883/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117395__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116911__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[14][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 229: MET (84 ps) Late External Delay Assertion at pin xif_out[15][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1087_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121017/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120626/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119719/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119212/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119071/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118510/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117957/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117432__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116910__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 230: MET (84 ps) Late External Delay Assertion at pin xif_out[15][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1086_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121206/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120711/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120186/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119661/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119055/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118502/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117953/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117430__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116909__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 231: MET (84 ps) Late External Delay Assertion at pin xif_out[15][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1085_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121172/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120430/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119816/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119236/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119036/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118492/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117947/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117428__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116908__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 232: MET (84 ps) Late External Delay Assertion at pin xif_out[15][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1084_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121174/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120431/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119812/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119473/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119021/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118482/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117943/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117426__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116907__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 233: MET (84 ps) Late External Delay Assertion at pin xif_out[15][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1083_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121043/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120444/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120039/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119233/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119005/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118473/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117938/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117423__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116906__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 234: MET (84 ps) Late External Delay Assertion at pin xif_out[15][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1082_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121144/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120542/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119825/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119453/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118991/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118463/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117933/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117421__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116905__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 235: MET (84 ps) Late External Delay Assertion at pin xif_out[15][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1081_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120848/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120572/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119927/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119402/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118974/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118455/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117929/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117419__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116904__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 236: MET (84 ps) Late External Delay Assertion at pin xif_out[15][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1080_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120980/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120355/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119847/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119326/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118957/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118444/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117925/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117417__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116903__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 237: MET (84 ps) Late External Delay Assertion at pin xif_out[15][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1079_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121053/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120468/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119729/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119223/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118939/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118435/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117920/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117413/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117030__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 238: MET (84 ps) Late External Delay Assertion at pin xif_out[15][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1078_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120851/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120610/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120135/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119610/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118924/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118424/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117914/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117411/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116900__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 239: MET (84 ps) Late External Delay Assertion at pin xif_out[15][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1077_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121192/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120314/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120119/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119541/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118903/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118415/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117909/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117409/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116899__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 240: MET (84 ps) Late External Delay Assertion at pin xif_out[15][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1076_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121175/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120564/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119939/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119417/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118884/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118404/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117904/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117406__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116898__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 241: MET (84 ps) Late External Delay Assertion at pin xif_out[15][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1075_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121084/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120462/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119750/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119240/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118867/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118395/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117900/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117404__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116897__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 242: MET (84 ps) Late External Delay Assertion at pin xif_out[15][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1074_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120770/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120526/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120063/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119601/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118853/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118386/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117895/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117401__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116896__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 243: MET (84 ps) Late External Delay Assertion at pin xif_out[15][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1073_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120843/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120449/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119778/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119278/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118833/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118377/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117891/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117399__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116895__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 244: MET (84 ps) Late External Delay Assertion at pin xif_out[15][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[7]
          Clock: (R) clock1
       Endpoint: (R) xif_out[15][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_810_1    
  output_delay              1              benes.sdc_line_19_1072_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[7]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121264/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121066/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120450/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119842/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119339/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118817/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118367/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117885/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117396__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116894__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[15][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 245: MET (84 ps) Late External Delay Assertion at pin xif_out[16][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1071_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120805/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120726/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120225/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119230/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119176/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118330/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117875/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117393__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116893__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 246: MET (84 ps) Late External Delay Assertion at pin xif_out[16][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1070_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121208/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120495/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120143/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119608/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118707/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118320/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117871/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117391__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116892__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 247: MET (84 ps) Late External Delay Assertion at pin xif_out[16][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1069_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120879/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120389/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119904/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119400/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118886/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118311/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117867/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117389__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116891__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 248: MET (84 ps) Late External Delay Assertion at pin xif_out[16][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1068_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121063/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120402/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120052/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119509/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119086/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118301/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117863/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117387__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116890__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 249: MET (84 ps) Late External Delay Assertion at pin xif_out[16][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1067_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121096/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120605/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120002/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119576/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118713/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118293/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117859/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117385__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116889__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 250: MET (84 ps) Late External Delay Assertion at pin xif_out[16][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1066_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121219/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120445/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119948/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119415/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118791/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118285/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117855/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117383__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116888__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 251: MET (84 ps) Late External Delay Assertion at pin xif_out[16][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1065_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120999/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120513/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119871/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119336/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118752/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118277/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117850/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117380__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116887__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 252: MET (84 ps) Late External Delay Assertion at pin xif_out[16][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1064_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121041/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120601/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119763/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119239/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118706/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118268/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117846/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117378__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116886__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 253: MET (84 ps) Late External Delay Assertion at pin xif_out[16][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1063_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120926/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120702/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120168/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119629/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119151/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118260/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117842/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117376__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116885__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 254: MET (84 ps) Late External Delay Assertion at pin xif_out[16][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1062_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121198/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120636/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120126/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119264/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119091/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118250/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117836/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117374__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116884__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 255: MET (84 ps) Late External Delay Assertion at pin xif_out[16][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1061_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120745/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120586/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120116/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119244/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118798/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118242/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117832/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117372__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116883__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 256: MET (84 ps) Late External Delay Assertion at pin xif_out[16][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1060_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121098/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120461/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119809/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119272/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118714/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118233/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117828/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117370__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116882__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 257: MET (84 ps) Late External Delay Assertion at pin xif_out[16][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1059_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120847/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120301/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119795/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119405/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119112/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118224/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117824/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117368__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116881__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 258: MET (84 ps) Late External Delay Assertion at pin xif_out[16][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1058_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120791/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120738/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119882/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119544/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118734/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118215/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117820/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117365__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116880__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 259: MET (84 ps) Late External Delay Assertion at pin xif_out[16][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1057_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121081/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120465/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119994/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119248/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118765/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118207/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117816/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117364__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116879__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 260: MET (84 ps) Late External Delay Assertion at pin xif_out[16][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[16][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1056_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121227/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120386/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119759/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119590/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118763/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118195/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117812/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117362__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116878__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[16][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 261: MET (84 ps) Late External Delay Assertion at pin xif_out[17][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1055_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120995/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120497/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120219/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119699/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119192/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118334/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117877/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117394__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116877__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 262: MET (84 ps) Late External Delay Assertion at pin xif_out[17][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1054_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120783/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120706/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120170/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119637/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119162/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118325/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117873/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117392__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116876__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 263: MET (84 ps) Late External Delay Assertion at pin xif_out[17][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1053_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121008/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120442/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119790/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119342/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119145/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118315/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117869/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117390__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116875__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 264: MET (84 ps) Late External Delay Assertion at pin xif_out[17][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1052_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121135/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120600/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120109/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119542/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119109/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118306/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117865/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117388__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116874__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 265: MET (84 ps) Late External Delay Assertion at pin xif_out[17][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1051_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120898/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120334/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119900/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119468/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119040/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118297/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117861/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117386__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116873__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 266: MET (84 ps) Late External Delay Assertion at pin xif_out[17][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1050_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120772/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120563/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120048/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119547/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118856/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118289/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117857/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117384__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116872__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 267: MET (84 ps) Late External Delay Assertion at pin xif_out[17][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1049_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121202/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120328/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120097/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119369/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118768/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118281/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117852/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117381__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116871__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 268: MET (84 ps) Late External Delay Assertion at pin xif_out[17][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1048_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120885/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120324/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119820/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119288/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118727/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118272/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117848/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117379__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116870__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 269: MET (84 ps) Late External Delay Assertion at pin xif_out[17][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1047_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121100/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120599/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120211/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119688/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119183/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118264/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117844/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117377__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116869__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 270: MET (84 ps) Late External Delay Assertion at pin xif_out[17][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1046_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121068/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120643/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120118/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119235/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118758/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118256/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117838/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117375__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116868__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 271: MET (84 ps) Late External Delay Assertion at pin xif_out[17][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1045_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120990/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120424/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119943/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119318/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119102/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118246/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117834/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117373__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116867__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 272: MET (84 ps) Late External Delay Assertion at pin xif_out[17][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1044_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121150/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120403/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120125/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119359/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118916/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118237/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117830/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117371__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116866__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 273: MET (84 ps) Late External Delay Assertion at pin xif_out[17][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1043_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121128/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120728/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120201/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119668/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119166/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118228/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117826/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117369__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116865__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 274: MET (84 ps) Late External Delay Assertion at pin xif_out[17][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1042_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120875/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120309/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120006/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119578/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118894/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118220/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117822/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117366__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116864__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 275: MET (84 ps) Late External Delay Assertion at pin xif_out[17][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1041_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121228/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120298/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119884/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119625/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118735/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118211/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117818/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117367__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116863__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 276: MET (84 ps) Late External Delay Assertion at pin xif_out[17][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[8]
          Clock: (R) clock1
       Endpoint: (R) xif_out[17][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_809_1    
  output_delay              1              benes.sdc_line_19_1040_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[8]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121260/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121222/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120416/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119996/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119510/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118717/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118202/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117814/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117363__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116862__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[17][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 277: MET (84 ps) Late External Delay Assertion at pin xif_out[18][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1039_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121157/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120730/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120205/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119685/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119187/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118332/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117876/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117359__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116861__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 278: MET (84 ps) Late External Delay Assertion at pin xif_out[18][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1038_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120808/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120691/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120154/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119624/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119157/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118323/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117872/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117357__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116860__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 279: MET (84 ps) Late External Delay Assertion at pin xif_out[18][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1037_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120902/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120621/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120088/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119274/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118729/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118313/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117868/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117355__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116859__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 280: MET (84 ps) Late External Delay Assertion at pin xif_out[18][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1036_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120816/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120320/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119837/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119316/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119095/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118303/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117864/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117353__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116858__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 281: MET (84 ps) Late External Delay Assertion at pin xif_out[18][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1035_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121109/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120538/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120030/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119461/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119008/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118295/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117860/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117351__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116857__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 282: MET (84 ps) Late External Delay Assertion at pin xif_out[18][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1034_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121069/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120561/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120023/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119265/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118819/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118287/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117856/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117349__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116856__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 283: MET (84 ps) Late External Delay Assertion at pin xif_out[18][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1033_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120914/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120351/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119887/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119352/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118772/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118279/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117851/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117347__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116855__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 284: MET (84 ps) Late External Delay Assertion at pin xif_out[18][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1032_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120965/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120292/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119787/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119267/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118720/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118270/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117847/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117345__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116854__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 285: MET (84 ps) Late External Delay Assertion at pin xif_out[18][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1031_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120836/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120722/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120192/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119663/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119173/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118262/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117843/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117343__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116853__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 286: MET (84 ps) Late External Delay Assertion at pin xif_out[18][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1030_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121178/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120618/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119949/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119558/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119119/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118253/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117837/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117341__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116852__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 287: MET (84 ps) Late External Delay Assertion at pin xif_out[18][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1029_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120813/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120504/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120163/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119452/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118926/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118244/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117833/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117339__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116851__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 288: MET (84 ps) Late External Delay Assertion at pin xif_out[18][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1028_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120896/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120356/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119857/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119327/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118747/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118235/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117829/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117337__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116850__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 289: MET (84 ps) Late External Delay Assertion at pin xif_out[18][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1027_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120899/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120683/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120145/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119611/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118698/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118226/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117825/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117335__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116849__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 290: MET (84 ps) Late External Delay Assertion at pin xif_out[18][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1026_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121064/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120346/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119859/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119419/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118792/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118218/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117821/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117333__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116848__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 291: MET (84 ps) Late External Delay Assertion at pin xif_out[18][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1025_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120931/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120537/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120208/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119535/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119090/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118209/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117817/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117331__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116847__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 292: MET (84 ps) Late External Delay Assertion at pin xif_out[18][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[18][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1024_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121050/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120297/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119769/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119690/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119150/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118197/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117813/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117329__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116846__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[18][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 293: MET (84 ps) Late External Delay Assertion at pin xif_out[19][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1023_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121040/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120231/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119967/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119716/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119203/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118336/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117878/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117360__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116845__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 294: MET (84 ps) Late External Delay Assertion at pin xif_out[19][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1022_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121088/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120716/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120182/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119655/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119170/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118328/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117874/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117358__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116844__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 295: MET (84 ps) Late External Delay Assertion at pin xif_out[19][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1021_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120801/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120387/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119845/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119595/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118795/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118317/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117870/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117356__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116843__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 296: MET (84 ps) Late External Delay Assertion at pin xif_out[19][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1020_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121042/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120535/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119742/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119551/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119097/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118309/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117866/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117354__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116842__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 297: MET (84 ps) Late External Delay Assertion at pin xif_out[19][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1019_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121229/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120519/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120035/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119488/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118950/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118299/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117862/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117352__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116841__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 298: MET (84 ps) Late External Delay Assertion at pin xif_out[19][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1018_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120769/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120362/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119886/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119377/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118911/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118291/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117858/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117350__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116840__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 299: MET (84 ps) Late External Delay Assertion at pin xif_out[19][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1017_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121118/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120345/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119924/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119391/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118783/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118283/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117853/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117348__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116837__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 300: MET (84 ps) Late External Delay Assertion at pin xif_out[19][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1016_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120833/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120338/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119843/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119317/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118745/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118274/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117849/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117346__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116836__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 301: MET (84 ps) Late External Delay Assertion at pin xif_out[19][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1015_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120945/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120417/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119953/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119208/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119204/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118266/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117845/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117344__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116835__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 302: MET (84 ps) Late External Delay Assertion at pin xif_out[19][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1014_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120781/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120250/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119768/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119292/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119141/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118258/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117840/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117342__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116834__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 303: MET (84 ps) Late External Delay Assertion at pin xif_out[19][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1013_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120796/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120731/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119749/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119495/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118733/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118248/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117835/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117340__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116833__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 304: MET (84 ps) Late External Delay Assertion at pin xif_out[19][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1012_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120905/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120428/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119934/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119396/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118784/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118240/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117831/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117338__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116832__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 305: MET (84 ps) Late External Delay Assertion at pin xif_out[19][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1011_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120771/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120257/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119774/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119218/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119205/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118230/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117827/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117336__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116831__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 306: MET (84 ps) Late External Delay Assertion at pin xif_out[19][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1010_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120811/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120580/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120082/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119594/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119080/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118222/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117823/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117334__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116830__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 307: MET (84 ps) Late External Delay Assertion at pin xif_out[19][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1009_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120785/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120265/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119758/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119231/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118709/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118213/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117819/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117332__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116829__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 308: MET (84 ps) Late External Delay Assertion at pin xif_out[19][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[9]
          Clock: (R) clock1
       Endpoint: (R) xif_out[19][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_808_1    
  output_delay              1              benes.sdc_line_19_1008_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[9]  -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121268/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121067/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120304/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119779/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119243/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119194/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118205/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117815/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117330__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116828__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[19][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 309: MET (84 ps) Late External Delay Assertion at pin xif_out[20][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1    
  output_delay              1              benes.sdc_line_19_1007_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121241/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120737/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120128/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119679/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119184/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118331/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117806/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117327__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116827__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 310: MET (84 ps) Late External Delay Assertion at pin xif_out[20][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1    
  output_delay              1              benes.sdc_line_19_1006_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120993/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120678/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120149/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119618/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119153/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118321/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117802/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117325__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116826__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 311: MET (84 ps) Late External Delay Assertion at pin xif_out[20][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1    
  output_delay              1              benes.sdc_line_19_1005_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120812/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120647/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119821/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119313/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118751/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118312/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117797/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117323__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116825__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 312: MET (84 ps) Late External Delay Assertion at pin xif_out[20][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1    
  output_delay              1              benes.sdc_line_19_1004_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121223/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120611/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119938/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119518/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119093/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118302/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117792/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117321__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116824__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 313: MET (84 ps) Late External Delay Assertion at pin xif_out[20][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1    
  output_delay              1              benes.sdc_line_19_1003_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121115/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120622/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120055/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119458/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118995/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118294/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117788/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117319__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116823__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 314: MET (84 ps) Late External Delay Assertion at pin xif_out[20][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1    
  output_delay              1              benes.sdc_line_19_1002_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120883/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120411/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119839/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119426/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118808/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118286/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117784/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117316__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116822__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 315: MET (84 ps) Late External Delay Assertion at pin xif_out[20][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1    
  output_delay              1              benes.sdc_line_19_1001_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121231/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120530/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119962/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119347/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118901/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118278/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117780/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117317__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116821__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 316: MET (84 ps) Late External Delay Assertion at pin xif_out[20][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1    
  output_delay              1              benes.sdc_line_19_1000_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120936/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120607/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119776/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119258/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118716/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118269/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117776/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117312__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116820__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 317: MET (84 ps) Late External Delay Assertion at pin xif_out[20][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_999_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120775/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120697/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119879/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119649/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119168/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118261/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117772/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117310__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116819__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 318: MET (84 ps) Late External Delay Assertion at pin xif_out[20][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_998_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120930/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120588/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120058/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119548/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119117/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118251/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117767/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117308__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116818__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 319: MET (84 ps) Late External Delay Assertion at pin xif_out[20][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_997_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121238/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120624/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119930/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119580/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118896/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118243/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117763/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117306__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116817__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 320: MET (84 ps) Late External Delay Assertion at pin xif_out[20][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_996_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120992/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120452/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119838/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119309/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118741/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118234/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117759/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117304__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116816__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 321: MET (84 ps) Late External Delay Assertion at pin xif_out[20][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_995_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120968/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120281/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119725/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119592/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119087/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118225/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117754/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117301__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116815__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 322: MET (84 ps) Late External Delay Assertion at pin xif_out[20][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_994_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120768/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120374/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119921/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119387/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118779/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118217/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117750/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117302__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116814__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 323: MET (84 ps) Late External Delay Assertion at pin xif_out[20][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_993_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121156/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120270/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119781/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119478/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119056/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118208/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117746/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117298__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116813__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 324: MET (84 ps) Late External Delay Assertion at pin xif_out[20][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[20][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_992_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121093/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120527/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120085/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119524/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119052/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118196/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117741/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117296__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116812__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[20][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 325: MET (84 ps) Late External Delay Assertion at pin xif_out[21][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_991_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120996/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120503/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119979/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119441/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119200/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118335/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117808/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117328__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116811__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 326: MET (84 ps) Late External Delay Assertion at pin xif_out[21][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_990_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121214/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120705/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120175/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119648/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119167/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118327/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117804/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117326__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116810__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 327: MET (84 ps) Late External Delay Assertion at pin xif_out[21][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_989_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120908/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120316/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120011/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119462/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119137/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118316/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117799/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117324__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116809__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 328: MET (84 ps) Late External Delay Assertion at pin xif_out[21][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_988_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121218/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120597/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120075/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119536/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119113/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118308/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117795/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117322__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116808__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 329: MET (84 ps) Late External Delay Assertion at pin xif_out[21][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_987_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121173/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120400/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119718/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119479/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119073/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118298/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117790/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117320__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116807__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 330: MET (84 ps) Late External Delay Assertion at pin xif_out[21][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_986_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120907/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120571/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119981/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119450/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118895/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118290/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117786/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117318__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116806__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 331: MET (84 ps) Late External Delay Assertion at pin xif_out[21][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_985_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120837/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120232/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119917/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119384/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118781/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118282/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117782/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117314__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116805__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 332: MET (84 ps) Late External Delay Assertion at pin xif_out[21][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_984_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121134/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120322/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119833/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119303/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118739/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118273/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117778/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117313__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116804__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 333: MET (84 ps) Late External Delay Assertion at pin xif_out[21][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_983_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120828/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120734/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119984/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119707/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119196/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118265/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117774/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117311__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116803__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 334: MET (84 ps) Late External Delay Assertion at pin xif_out[21][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_982_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120929/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120533/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120022/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119587/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119098/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118257/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117770/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117309__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116802__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 335: MET (84 ps) Late External Delay Assertion at pin xif_out[21][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_981_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120972/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120522/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119868/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119476/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119068/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118247/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117765/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117307__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116801__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 336: MET (84 ps) Late External Delay Assertion at pin xif_out[21][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_980_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120901/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120401/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119914/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119381/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118775/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118239/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117761/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117305__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116800__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 337: MET (84 ps) Late External Delay Assertion at pin xif_out[21][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_979_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120762/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120567/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120222/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119701/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119193/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118229/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117757/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117303__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116799__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 338: MET (84 ps) Late External Delay Assertion at pin xif_out[21][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_978_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121230/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120576/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119891/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119373/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119048/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118221/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117752/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117300__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116798__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 339: MET (84 ps) Late External Delay Assertion at pin xif_out[21][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_977_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120839/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120713/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120216/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119696/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119186/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118212/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117748/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117299__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116797__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 340: MET (84 ps) Late External Delay Assertion at pin xif_out[21][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[10]
          Clock: (R) clock1
       Endpoint: (R) xif_out[21][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_807_1   
  output_delay              1              benes.sdc_line_19_976_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[10] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121258/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121106/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120414/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120183/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119640/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119156/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118203/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117743/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117297__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116796__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[21][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 341: MET (84 ps) Late External Delay Assertion at pin xif_out[22][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_975_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121251/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120559/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120210/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119691/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119190/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118333/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117807/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117293__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116795__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 342: MET (84 ps) Late External Delay Assertion at pin xif_out[22][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_974_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120829/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120690/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120162/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119631/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119160/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118324/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117803/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117291__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116794__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 343: MET (84 ps) Late External Delay Assertion at pin xif_out[22][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_973_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121030/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120260/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119726/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119225/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119130/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118314/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117670/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117289__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116793__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 344: MET (84 ps) Late External Delay Assertion at pin xif_out[22][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_972_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121039/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120370/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120089/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119534/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119105/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118304/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117794/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117158/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116792__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 345: MET (84 ps) Late External Delay Assertion at pin xif_out[22][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_971_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121125/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120321/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120046/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119449/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119103/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118296/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117789/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117283/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116791__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 346: MET (84 ps) Late External Delay Assertion at pin xif_out[22][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_970_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120870/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120273/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119740/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119431/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118842/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118288/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117785/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117281__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116790__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 347: MET (84 ps) Late External Delay Assertion at pin xif_out[22][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_969_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120742/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120623/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119897/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119363/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118766/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118280/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117781/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117279__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116789__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 348: MET (84 ps) Late External Delay Assertion at pin xif_out[22][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_968_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120922/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120717/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119987/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119277/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118723/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118271/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117777/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117276__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116788__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 349: MET (84 ps) Late External Delay Assertion at pin xif_out[22][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_967_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121209/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120275/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120198/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119670/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119178/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118263/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117773/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117274__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116787__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 350: MET (84 ps) Late External Delay Assertion at pin xif_out[22][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_966_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121165/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120443/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120104/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119563/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119123/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118254/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117768/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117271__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116786__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 351: MET (84 ps) Late External Delay Assertion at pin xif_out[22][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_965_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120789/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120660/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120004/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119569/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118968/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118245/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117764/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117269__8428/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116785__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 352: MET (84 ps) Late External Delay Assertion at pin xif_out[22][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_964_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120868/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120354/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120017/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119338/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118757/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118236/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117760/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117267__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116784__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 353: MET (84 ps) Late External Delay Assertion at pin xif_out[22][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_963_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120792/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120489/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120167/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119633/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119158/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118227/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117756/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117265__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116783__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 354: MET (84 ps) Late External Delay Assertion at pin xif_out[22][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_962_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120743/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120637/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120098/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119581/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118839/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118219/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117751/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117263__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116782__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 355: MET (84 ps) Late External Delay Assertion at pin xif_out[22][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_961_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121140/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120654/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119798/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119354/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118796/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118210/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117747/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117261__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116781__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 356: MET (84 ps) Late External Delay Assertion at pin xif_out[22][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[22][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_960_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120977/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120562/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119907/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119353/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118754/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118198/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117742/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117259__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116780__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[22][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 357: MET (84 ps) Late External Delay Assertion at pin xif_out[23][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_959_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121005/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120454/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119722/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119211/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118696/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118337/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117809/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117294__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116779__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 358: MET (84 ps) Late External Delay Assertion at pin xif_out[23][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_958_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121213/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120715/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120190/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119660/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119174/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118329/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117805/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117292__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116778__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 359: MET (84 ps) Late External Delay Assertion at pin xif_out[23][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_957_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121242/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120332/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119993/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119281/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118736/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118318/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117800/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117290__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116777__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 360: MET (84 ps) Late External Delay Assertion at pin xif_out[23][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_956_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121216/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120245/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119873/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119323/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118731/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118182/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117796/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117288__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116776__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 361: MET (84 ps) Late External Delay Assertion at pin xif_out[23][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_955_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120835/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120295/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119753/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119500/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119084/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118300/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117791/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117284/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116775__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 362: MET (84 ps) Late External Delay Assertion at pin xif_out[23][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_954_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120806/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120376/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119995/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119451/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118942/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118292/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117787/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117282__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116646__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 363: MET (84 ps) Late External Delay Assertion at pin xif_out[23][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_953_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120954/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120353/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119932/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119401/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118787/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118284/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117783/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117280__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116773__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 364: MET (84 ps) Late External Delay Assertion at pin xif_out[23][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_952_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121130/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120342/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119852/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119325/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118749/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118275/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117779/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117277__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116772__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 365: MET (84 ps) Late External Delay Assertion at pin xif_out[23][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_951_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120903/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120447/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119735/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119220/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118700/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118267/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117775/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117275__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116771__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 366: MET (84 ps) Late External Delay Assertion at pin xif_out[23][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_950_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120834/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120253/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120140/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119607/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119148/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118259/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117771/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117273__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116770__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 367: MET (84 ps) Late External Delay Assertion at pin xif_out[23][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_949_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120763/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120662/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120096/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119508/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119142/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118249/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117766/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117270__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116769__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 368: MET (84 ps) Late External Delay Assertion at pin xif_out[23][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_948_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121028/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120502/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119945/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119413/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118793/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118241/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117762/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117268__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116768__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 369: MET (84 ps) Late External Delay Assertion at pin xif_out[23][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_947_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120797/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120263/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119756/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119238/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118708/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118231/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117758/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117266__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116766__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 370: MET (84 ps) Late External Delay Assertion at pin xif_out[23][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_946_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121126/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120570/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119782/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119525/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119094/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118223/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117753/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117264__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116765__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 371: MET (84 ps) Late External Delay Assertion at pin xif_out[23][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_945_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120757/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120259/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119998/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119266/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118718/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118214/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117749/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117262__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116764__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 372: MET (84 ps) Late External Delay Assertion at pin xif_out[23][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[11]
          Clock: (R) clock1
       Endpoint: (R) xif_out[23][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_806_1   
  output_delay              1              benes.sdc_line_19_944_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[11] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121267/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120878/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120511/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119863/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119222/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118740/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118206/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117745/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117260__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116763__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[23][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 373: MET (84 ps) Late External Delay Assertion at pin xif_out[24][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_943_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120832/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120665/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119739/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119676/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119181/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118678/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117735/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117257__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116762__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 374: MET (84 ps) Late External Delay Assertion at pin xif_out[24][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_942_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121183/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120677/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120141/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119616/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119152/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118663/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117731/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117255__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116761__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 375: MET (84 ps) Late External Delay Assertion at pin xif_out[24][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_941_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121147/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120406/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119926/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119351/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119126/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118451/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117727/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117253__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116760__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 376: MET (84 ps) Late External Delay Assertion at pin xif_out[24][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_940_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121197/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120648/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120050/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119516/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119076/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118184/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117723/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117251__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116759__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 377: MET (84 ps) Late External Delay Assertion at pin xif_out[24][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_939_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120852/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120630/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120114/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119526/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119106/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118439/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117719/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117248__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116758__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 378: MET (84 ps) Late External Delay Assertion at pin xif_out[24][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_938_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120948/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120441/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119922/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119337/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118803/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118352/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117715/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117247__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116757__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 379: MET (84 ps) Late External Delay Assertion at pin xif_out[24][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_937_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120850/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120368/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120087/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119345/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118760/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118255/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117711/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117245__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116756__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 380: MET (84 ps) Late External Delay Assertion at pin xif_out[24][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_936_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121114/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120609/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119757/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119255/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118715/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118186/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117707/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117243__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116755__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 381: MET (84 ps) Late External Delay Assertion at pin xif_out[24][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_935_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121239/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120692/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120157/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119643/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119164/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118666/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117702/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117241__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116754__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 382: MET (84 ps) Late External Delay Assertion at pin xif_out[24][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_934_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120895/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120668/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120072/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119566/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119081/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118650/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117698/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117239__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116753__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 383: MET (84 ps) Late External Delay Assertion at pin xif_out[24][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_933_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121107/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120656/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119761/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119482/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118887/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118357/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117694/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117237__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116752__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 384: MET (84 ps) Late External Delay Assertion at pin xif_out[24][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_932_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121194/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120308/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119794/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119296/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118737/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118189/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117690/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117234__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116751__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 385: MET (84 ps) Late External Delay Assertion at pin xif_out[24][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_931_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120803/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120463/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120099/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119365/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119132/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118542/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117686/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117232__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116750__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 386: MET (84 ps) Late External Delay Assertion at pin xif_out[24][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_930_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121232/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120378/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119866/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119371/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118776/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118194/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117681/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117230__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116749__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 387: MET (84 ps) Late External Delay Assertion at pin xif_out[24][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_929_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120818/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120419/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119964/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119466/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119001/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118326/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117677/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117228__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116748__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 388: MET (84 ps) Late External Delay Assertion at pin xif_out[24][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[24][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_928_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121249/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120460/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120060/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119591/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118823/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118356/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117673/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117226__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116747__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[24][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 389: MET (84 ps) Late External Delay Assertion at pin xif_out[25][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_927_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120913/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120505/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120003/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119444/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119198/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118686/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117737/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117258__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116746__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 390: MET (84 ps) Late External Delay Assertion at pin xif_out[25][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_926_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121235/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120704/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120169/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119644/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119165/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118671/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117733/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117256__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116745__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 391: MET (84 ps) Late External Delay Assertion at pin xif_out[25][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_925_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120841/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120655/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120105/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119493/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119136/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118653/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117729/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117254__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116744__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 392: MET (84 ps) Late External Delay Assertion at pin xif_out[25][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_924_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121102/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120592/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120081/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119559/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119124/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118531/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117725/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117252__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116743__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 393: MET (84 ps) Late External Delay Assertion at pin xif_out[25][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_923_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121158/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120381/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119913/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119477/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119072/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118494/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117721/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117250__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116742__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 394: MET (84 ps) Late External Delay Assertion at pin xif_out[25][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_922_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120773/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120568/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120084/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119469/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119085/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118389/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117717/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117249__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116741__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 395: MET (84 ps) Late External Delay Assertion at pin xif_out[25][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_921_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121129/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120625/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119906/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119380/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118778/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118339/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117713/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117246__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116740__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 396: MET (84 ps) Late External Delay Assertion at pin xif_out[25][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_920_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120986/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120415/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119814/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119297/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118738/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118193/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117709/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117244__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116739__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 397: MET (84 ps) Late External Delay Assertion at pin xif_out[25][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_919_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120830/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120531/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119848/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119702/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119195/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118681/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117705/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117242__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116738__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 398: MET (84 ps) Late External Delay Assertion at pin xif_out[25][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_918_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121003/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120407/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119746/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119584/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119133/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118252/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117700/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117240__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116737__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 399: MET (84 ps) Late External Delay Assertion at pin xif_out[25][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_917_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121075/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120453/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120061/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119471/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119066/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118466/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117696/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117238__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116736__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 400: MET (84 ps) Late External Delay Assertion at pin xif_out[25][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_916_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120860/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120393/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119892/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119372/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118773/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118305/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117692/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117235__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116735__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 401: MET (84 ps) Late External Delay Assertion at pin xif_out[25][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_915_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120976/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120724/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119744/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119695/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119189/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118672/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117688/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117233__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116734__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 402: MET (84 ps) Late External Delay Assertion at pin xif_out[25][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_914_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120798/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120602/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120113/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119416/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119027/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118409/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117683/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117231__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116733__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 403: MET (84 ps) Late External Delay Assertion at pin xif_out[25][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_913_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120911/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120703/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119961/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119674/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119180/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118527/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117679/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117229__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116732__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 404: MET (84 ps) Late External Delay Assertion at pin xif_out[25][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[12]
          Clock: (R) clock1
       Endpoint: (R) xif_out[25][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_805_1   
  output_delay              1              benes.sdc_line_19_912_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[12] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121259/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120857/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120628/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119951/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119606/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118770/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118369/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117675/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117227__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116731__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[25][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 405: MET (84 ps) Late External Delay Assertion at pin xif_out[26][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_911_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120748/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120729/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120056/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119687/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119188/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118683/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117736/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117222__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116730__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 406: MET (84 ps) Late External Delay Assertion at pin xif_out[26][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_910_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121026/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120689/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120153/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119628/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119159/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118668/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117732/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117220__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116729__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 407: MET (84 ps) Late External Delay Assertion at pin xif_out[26][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_909_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121131/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120583/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120110/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119575/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119129/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118649/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117728/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117218__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116728__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 408: MET (84 ps) Late External Delay Assertion at pin xif_out[26][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_908_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120817/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120650/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120067/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119531/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119104/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118525/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117724/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117216__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116727__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 409: MET (84 ps) Late External Delay Assertion at pin xif_out[26][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_907_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121141/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120540/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120032/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119467/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119023/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118474/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117720/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117214__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116726__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 410: MET (84 ps) Late External Delay Assertion at pin xif_out[26][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_906_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121091/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120276/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119784/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119249/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118837/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118370/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117716/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117212__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116725__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 411: MET (84 ps) Late External Delay Assertion at pin xif_out[26][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_905_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121201/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120366/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119885/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119358/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118764/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118322/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117712/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117210__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116724__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 412: MET (84 ps) Late External Delay Assertion at pin xif_out[26][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_904_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121120/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120289/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119786/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119271/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118722/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118191/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117708/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117208__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116723__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 413: MET (84 ps) Late External Delay Assertion at pin xif_out[26][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_903_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121204/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120720/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120191/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119667/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119177/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118676/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117703/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117206__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116722__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 414: MET (84 ps) Late External Delay Assertion at pin xif_out[26][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_902_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121018/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120486/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120000/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119561/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119122/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118592/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117699/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117204__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116721__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 415: MET (84 ps) Late External Delay Assertion at pin xif_out[26][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_901_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120778/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120525/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119765/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119582/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118965/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118425/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117695/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117202__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116720__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 416: MET (84 ps) Late External Delay Assertion at pin xif_out[26][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_900_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121159/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120349/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119853/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119333/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118755/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118232/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117691/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117200__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116719__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 417: MET (84 ps) Late External Delay Assertion at pin xif_out[26][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_899_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121151/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120682/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120142/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119623/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119155/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118187/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117687/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117198__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116718__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 418: MET (84 ps) Late External Delay Assertion at pin xif_out[26][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_898_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121094/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120517/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119909/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119262/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118821/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118350/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117682/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117196__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116717__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 419: MET (84 ps) Late External Delay Assertion at pin xif_out[26][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_897_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121095/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120635/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120078/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119475/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119118/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118521/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117678/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117194__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116716__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 420: MET (84 ps) Late External Delay Assertion at pin xif_out[26][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[26][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_896_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120919/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120256/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119720/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119307/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118724/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118655/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117674/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117192__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116715__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[26][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 421: MET (84 ps) Late External Delay Assertion at pin xif_out[27][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_895_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120920/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120739/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120228/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119209/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118695/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118690/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117738/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117223__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116714__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 422: MET (84 ps) Late External Delay Assertion at pin xif_out[27][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_894_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121234/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120714/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120181/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119658/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119172/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118675/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117734/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117221/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116713__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 423: MET (84 ps) Late External Delay Assertion at pin xif_out[27][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_893_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120971/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120395/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119905/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119287/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119144/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118348/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117730/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117219__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116712__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 424: MET (84 ps) Late External Delay Assertion at pin xif_out[27][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_892_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120866/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120284/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120069/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119490/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119082/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118580/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117726/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117217__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116711__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 425: MET (84 ps) Late External Delay Assertion at pin xif_out[27][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_891_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121007/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120306/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119801/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119494/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119083/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118514/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117722/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117215__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116710__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 426: MET (84 ps) Late External Delay Assertion at pin xif_out[27][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_890_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121250/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120492/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119989/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119446/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118929/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118418/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117718/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117213__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116709__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 427: MET (84 ps) Late External Delay Assertion at pin xif_out[27][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_889_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121212/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120418/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120043/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119395/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118786/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118346/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117714/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117211__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116708__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 428: MET (84 ps) Late External Delay Assertion at pin xif_out[27][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_888_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120910/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120340/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119841/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119301/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118748/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118216/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117710/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117209__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116707__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 429: MET (84 ps) Late External Delay Assertion at pin xif_out[27][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_887_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121023/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120451/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119846/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119215/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118822/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118691/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117706/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117207__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116706__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 430: MET (84 ps) Late External Delay Assertion at pin xif_out[27][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_886_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120876/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120491/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119818/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119604/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119147/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118659/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117701/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117205__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116705__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 431: MET (84 ps) Late External Delay Assertion at pin xif_out[27][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_885_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120952/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120258/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119770/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119506/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118703/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118515/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117697/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117203__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116704__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 432: MET (84 ps) Late External Delay Assertion at pin xif_out[27][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_884_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121191/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120427/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120015/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119410/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118790/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118347/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117693/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117201__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116703__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 433: MET (84 ps) Late External Delay Assertion at pin xif_out[27][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_883_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121160/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120329/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119728/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119228/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118705/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118692/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117689/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117199__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116702__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 434: MET (84 ps) Late External Delay Assertion at pin xif_out[27][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_882_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121048/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120631/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120120/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119519/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119092/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118516/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117684/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117197__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116701__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 435: MET (84 ps) Late External Delay Assertion at pin xif_out[27][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_881_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121233/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120252/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119747/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119251/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118710/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118693/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117680/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117195__3680/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116700__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 436: MET (84 ps) Late External Delay Assertion at pin xif_out[27][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[13]
          Clock: (R) clock1
       Endpoint: (R) xif_out[27][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_804_1   
  output_delay              1              benes.sdc_line_19_880_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[13] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121266/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120963/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120272/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119766/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119289/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118728/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118685/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117676/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117193__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116699__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[27][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 437: MET (84 ps) Late External Delay Assertion at pin xif_out[28][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_879_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120759/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120241/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120095/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119682/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119185/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118682/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118173/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117189__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116698__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 438: MET (84 ps) Late External Delay Assertion at pin xif_out[28][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_878_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120916/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120493/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120148/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119620/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119154/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118667/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117672/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117187__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116697__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 439: MET (84 ps) Late External Delay Assertion at pin xif_out[28][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_877_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121176/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120384/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119822/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119291/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119127/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118648/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118081/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117185__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116696__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 440: MET (84 ps) Late External Delay Assertion at pin xif_out[28][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_876_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121105/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120606/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120059/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119522/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118794/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118448/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117974/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117183__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116695__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 441: MET (84 ps) Late External Delay Assertion at pin xif_out[28][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_875_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121014/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120673/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120062/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119513/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118999/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118468/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117922/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117181__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116694__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 442: MET (84 ps) Late External Delay Assertion at pin xif_out[28][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_874_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121078/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120364/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119955/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119428/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118815/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118363/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117879/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117179__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116693__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 443: MET (84 ps) Late External Delay Assertion at pin xif_out[28][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_873_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120820/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120593/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119970/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119349/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118761/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118307/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117769/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117177__2883/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116692__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 444: MET (84 ps) Late External Delay Assertion at pin xif_out[28][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_872_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121124/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120620/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119775/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119261/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118719/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118190/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117671/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117175__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116691__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 445: MET (84 ps) Late External Delay Assertion at pin xif_out[28][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_871_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120959/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120708/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120177/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119654/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119171/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118673/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118167/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117173__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116690__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 446: MET (84 ps) Late External Delay Assertion at pin xif_out[28][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_870_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121034/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120598/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119872/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119552/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119116/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118558/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118013/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117171__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116689__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 447: MET (84 ps) Late External Delay Assertion at pin xif_out[28][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_869_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120938/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120262/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119956/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119383/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118915/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118410/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117881/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117169__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116688__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 448: MET (84 ps) Late External Delay Assertion at pin xif_out[28][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_868_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121086/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120299/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119836/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119319/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118746/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118199/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117685/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117167__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116687__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 449: MET (84 ps) Late External Delay Assertion at pin xif_out[28][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_867_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121022/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120612/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119958/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119329/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119143/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118518/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118039/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117164__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116686__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 450: MET (84 ps) Late External Delay Assertion at pin xif_out[28][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_866_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120823/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120589/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120051/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119398/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118788/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118342/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117740/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117162__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116685__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 451: MET (84 ps) Late External Delay Assertion at pin xif_out[28][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_865_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121108/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120236/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119815/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119600/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119089/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118490/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117810/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117160__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116684__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 452: MET (84 ps) Late External Delay Assertion at pin xif_out[28][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[28][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_864_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120874/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120579/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120112/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119572/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119121/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118428/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118041/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117286__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116683__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[28][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 453: MET (84 ps) Late External Delay Assertion at pin xif_out[29][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_863_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120915/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120508/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120224/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119436/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119202/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118689/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118176/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117190__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116682__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 454: MET (84 ps) Late External Delay Assertion at pin xif_out[29][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_862_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120810/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120700/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120174/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119651/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119169/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118674/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118169/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117188__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116681__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 455: MET (84 ps) Late External Delay Assertion at pin xif_out[29][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_861_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121104/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120388/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120029/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119421/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119140/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118657/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118116/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117186__2802/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116680__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 456: MET (84 ps) Late External Delay Assertion at pin xif_out[29][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_860_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121179/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120642/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119752/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119528/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119099/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118564/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118035/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117184__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116679__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 457: MET (84 ps) Late External Delay Assertion at pin xif_out[29][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_859_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120957/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120464/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120028/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119300/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119077/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118512/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117950/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117182__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116678__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 458: MET (84 ps) Late External Delay Assertion at pin xif_out[29][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_858_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121077/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120499/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119985/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119305/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118904/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118411/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117897/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117180__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116677__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 459: MET (84 ps) Late External Delay Assertion at pin xif_out[29][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_857_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121065/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120651/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120077/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119388/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118782/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118344/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117811/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117178__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116676__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 460: MET (84 ps) Late External Delay Assertion at pin xif_out[29][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_856_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120933/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120318/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119832/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119308/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118742/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118200/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117739/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117176__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116675__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 461: MET (84 ps) Late External Delay Assertion at pin xif_out[29][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_855_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120856/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120520/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119971/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119438/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119201/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118688/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118174/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117174__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116674__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 462: MET (84 ps) Late External Delay Assertion at pin xif_out[29][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_854_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120864/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120240/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119807/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119420/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118990/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118656/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118102/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117172__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116673__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 463: MET (84 ps) Late External Delay Assertion at pin xif_out[29][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_853_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121116/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120331/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120024/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119484/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119074/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118504/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117934/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117170__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116672__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 464: MET (84 ps) Late External Delay Assertion at pin xif_out[29][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_852_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121079/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120390/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120086/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119389/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118780/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118343/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117793/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117168__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116671__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 465: MET (84 ps) Late External Delay Assertion at pin xif_out[29][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_851_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121252/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120723/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120220/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119713/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119199/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118687/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118170/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117166__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116670__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 466: MET (84 ps) Late External Delay Assertion at pin xif_out[29][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_850_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120784/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120485/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120020/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119298/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119079/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118498/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117905/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117163__7410/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116669__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 467: MET (84 ps) Late External Delay Assertion at pin xif_out[29][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_849_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120946/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120458/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120212/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119710/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119197/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118680/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118125/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117161__2398/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116668__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 468: MET (84 ps) Late External Delay Assertion at pin xif_out[29][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[14]
          Clock: (R) clock1
       Endpoint: (R) xif_out[29][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_803_1   
  output_delay              1              benes.sdc_line_19_848_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[14] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121263/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120825/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120330/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120179/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119680/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119182/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118660/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117886/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117159__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116667__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[29][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 469: MET (84 ps) Late External Delay Assertion at pin xif_out[30][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_847_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120927/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120581/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120209/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119694/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119191/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118684/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118175/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117668/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116666__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 470: MET (84 ps) Late External Delay Assertion at pin xif_out[30][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_846_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121001/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120688/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120160/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119634/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119161/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118670/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118168/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117656__6161/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116665__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 471: MET (84 ps) Late External Delay Assertion at pin xif_out[30][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_845_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120746/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120546/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119731/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119216/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118701/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118652/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118103/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117555__7098/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116664__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 472: MET (84 ps) Late External Delay Assertion at pin xif_out[30][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_844_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121167/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120541/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120076/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119538/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119108/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118526/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118030/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117465__6260/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116663__2398/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 473: MET (84 ps) Late External Delay Assertion at pin xif_out[30][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_843_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121189/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120336/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119983/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119273/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118872/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118485/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117940/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117416__1881/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116662__5477/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 474: MET (84 ps) Late External Delay Assertion at pin xif_out[30][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_842_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120918/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120456/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119965/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119432/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118849/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118380/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117887/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117361__4319/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116661__6417/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 475: MET (84 ps) Late External Delay Assertion at pin xif_out[30][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_841_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121101/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120369/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119874/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119366/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118767/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118338/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117801/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117272__9945/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116660__7410/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 476: MET (84 ps) Late External Delay Assertion at pin xif_out[30][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_840_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121127/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120515/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119797/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119280/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118726/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118192/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117704/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117165__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116659__1666/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 477: MET (84 ps) Late External Delay Assertion at pin xif_out[30][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_839_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121220/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120719/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120197/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119673/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119179/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118679/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118172/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117665/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116658__2346/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 478: MET (84 ps) Late External Delay Assertion at pin xif_out[30][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_838_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121051/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120291/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119974/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119360/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119125/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118623/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118099/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117484__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116657__2883/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 479: MET (84 ps) Late External Delay Assertion at pin xif_out[30][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_837_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121123/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120261/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120001/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119456/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118979/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118445/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117915/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117382__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116656__9945/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 480: MET (84 ps) Late External Delay Assertion at pin xif_out[30][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_836_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121054/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120740/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119870/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119341/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118759/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118276/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117755/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117191__6417/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116655__9315/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 481: MET (84 ps) Late External Delay Assertion at pin xif_out[30][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_835_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121196/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120679/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120164/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119638/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119163/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118669/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118166/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117533__1666/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116654__6161/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 482: MET (84 ps) Late External Delay Assertion at pin xif_out[30][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_834_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120871/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120392/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120117/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119515/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118885/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118372/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117854/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117225__6783/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116653__4733/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 483: MET (84 ps) Late External Delay Assertion at pin xif_out[30][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_833_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120897/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120590/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120108/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119217/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119128/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118599/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118012/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117287__6131/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116652__7482/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 484: MET (84 ps) Late External Delay Assertion at pin xif_out[30][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[30][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_832_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121180/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120246/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119901/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119408/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118774/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118319/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118117/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117278__5122/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116651__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[30][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 485: MET (84 ps) Late External Delay Assertion at pin xif_out[31][0]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][0]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_831_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121006/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120671/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119957/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119213/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118697/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118310/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118181/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117669/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117157__1881/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][0]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 486: MET (84 ps) Late External Delay Assertion at pin xif_out[31][1]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][1]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_830_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121211/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120359/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120189/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119662/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119175/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118677/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118171/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117666/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117130__6131/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][1]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 487: MET (84 ps) Late External Delay Assertion at pin xif_out[31][2]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][2]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_829_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120861/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120398/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119800/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119237/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119146/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118661/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118163/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117594__7482/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117035__7098/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][2]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 488: MET (84 ps) Late External Delay Assertion at pin xif_out[31][3]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][3]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_828_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121146/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120303/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120094/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119472/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118940/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118602/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118058/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117532__2346/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116944__8246/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][3]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 489: MET (84 ps) Late External Delay Assertion at pin xif_out[31][4]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][4]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_827_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120750/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120383/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119724/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119502/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118704/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118517/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117961/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117425__5526/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116901__5122/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][4]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 490: MET (84 ps) Late External Delay Assertion at pin xif_out[31][5]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][5]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_826_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120887/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120410/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119789/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119253/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118938/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118430/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117912/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117402__5477/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116839__1705/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][5]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 491: MET (84 ps) Late External Delay Assertion at pin xif_out[31][6]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][6]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_825_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120906/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120247/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119931/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119404/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118789/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118349/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117841/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117295__9315/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116767__2802/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][6]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 492: MET (84 ps) Late External Delay Assertion at pin xif_out[31][7]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][7]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_824_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120935/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120358/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119851/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119328/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118750/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118238/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117744/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117224__5107/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116650__1617/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][7]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 493: MET (84 ps) Late External Delay Assertion at pin xif_out[31][8]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][8]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_823_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121031/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120440/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119823/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119224/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118702/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118183/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118180/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117667/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g117129__3680/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][8]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 494: MET (84 ps) Late External Delay Assertion at pin xif_out[31][9]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][9]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_822_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121045/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120498/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120139/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119612/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119149/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118665/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118157/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117552__1617/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116943__6783/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][9]  -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 495: MET (84 ps) Late External Delay Assertion at pin xif_out[31][10]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][10]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_821_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120928/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120267/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120107/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119511/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119115/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118520/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117959/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117415__8246/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116838__5526/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][10] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 496: MET (84 ps) Late External Delay Assertion at pin xif_out[31][11]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][11]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_820_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121217/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120426/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119944/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119418/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118797/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118354/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117839/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117285/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116649__8428/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][11] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 497: MET (84 ps) Late External Delay Assertion at pin xif_out[31][12]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][12]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_819_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120880/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120238/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119755/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119241/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118711/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118185/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118179/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117664/X       -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116942__4319/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][12] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 498: MET (84 ps) Late External Delay Assertion at pin xif_out[31][13]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][13]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_818_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121015/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120641/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g120071/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119540/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g119111/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118522/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g117960/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117407__4733/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116648__6260/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][13] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 499: MET (84 ps) Late External Delay Assertion at pin xif_out[31][14]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][14]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19_817_1   

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g121162/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120548/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119788/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119282/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118725/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118188/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118178/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117514__5115/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116647__5107/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][14] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------



Path 500: MET (84 ps) Late External Delay Assertion at pin xif_out[31][15]
           View: view_1p2_25
          Group: clock1
     Startpoint: (F) control_bit[15]
          Clock: (R) clock1
       Endpoint: (R) xif_out[31][15]
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           29     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           29     
                                              
      Output Delay:-       1                  
       Uncertainty:-       0                  
     Required Time:=    1249                  
      Launch Clock:-      29                  
       Input Delay:-       1                  
         Data Path:-    1135                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay               1              benes.sdc_line_18_802_1   
  output_delay              1              benes.sdc_line_19         

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  control_bit[15] -       -     F     (arrival)     33 106.9    43     0      30    (-,-) 
  g121262/X       -       A->X  R     inv_2x        32 101.4   238   164     193    (-,-) 
  g120969/X       -       A1->X F     aoi22_1x       2   4.8    90    74     267    (-,-) 
  g120269/X       -       D0->X R     muxi2_1x       2   4.8   135   113     380    (-,-) 
  g119856/X       -       D0->X F     muxi2_1x       2   4.8    90   112     492    (-,-) 
  g119343/X       -       D0->X R     muxi2_1x       2   4.8   135   113     605    (-,-) 
  g118756/X       -       D0->X F     muxi2_1x       2   4.8    90   112     717    (-,-) 
  g118201/X       -       D0->X R     muxi2_1x       2   4.8   135   113     830    (-,-) 
  g118177/X       -       D0->X F     muxi2_1x       2   4.8    90   112     942    (-,-) 
  g117398__1705/X -       D0->X R     muxi2_1x       2   5.0   139   116    1058    (-,-) 
  g116774__5115/X -       D0->X R     mux2_1x        1   0.9    26   107    1164    (-,-) 
  xif_out[31][15] -       -     R     (port)         -     -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------


