<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/tests/generated/ivtest
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v</a>
time_elapsed: 0.088s
ram usage: 11084 KB
</pre>
<pre class="log">

%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-89" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:89</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-96" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:96</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:58</a>: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;16&#39;h0&#39; generates 16 bits.
                                                                                        : ... In instance BENCH.usingalways
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-68" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:68</a>: Operator ADD expects 16 bits on the LHS, but LHS&#39;s VARREF &#39;readptr&#39; generates 4 bits.
                                                                                        : ... In instance BENCH.usingalways
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-68" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:68</a>: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 16 bits.
                                                                                        : ... In instance BENCH.usingalways
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:26</a>: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;16&#39;h0&#39; generates 16 bits.
                                                                                        : ... In instance BENCH.usingwire
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:36</a>: Operator ADD expects 16 bits on the LHS, but LHS&#39;s VARREF &#39;readptr&#39; generates 4 bits.
                                                                                        : ... In instance BENCH.usingwire
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:36</a>: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 16 bits.
                                                                                        : ... In instance BENCH.usingwire
%Warning-INITIALDLY: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-86" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:86</a>: Delayed assignments (&lt;=) in initial or final block
                                                                                             : ... Suggest blocking assignments (=)
%Warning-INITIALDLY: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-87" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:87</a>: Delayed assignments (&lt;=) in initial or final block
                                                                                             : ... Suggest blocking assignments (=)
%Warning-INITIALDLY: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-88" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:88</a>: Delayed assignments (&lt;=) in initial or final block
                                                                                             : ... Suggest blocking assignments (=)
%Warning-COMBDLY: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-96" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:96</a>: Delayed assignments (&lt;=) in non-clocked (non flop or latch) block
                                                                                          : ... Suggest blocking assignments (=)
                  *** See the manual before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:53</a>: Delayed assignments (&lt;=) in non-clocked (non flop or latch) block
                                                                                          : ... Suggest blocking assignments (=)

</pre>
</body>