/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire [22:0] celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [25:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [18:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [25:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  reg [8:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  reg [30:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_1z[12:3] + celloutsig_1_0z[11:2];
  assign celloutsig_0_3z = { in_data[56:53], celloutsig_0_2z, celloutsig_0_1z } + { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_0z[3], celloutsig_0_4z } + { celloutsig_0_4z[10:0], celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_2z[1], celloutsig_0_3z } + { celloutsig_0_0z[1], celloutsig_0_3z };
  assign celloutsig_0_7z = celloutsig_0_6z[11:3] + celloutsig_0_4z[11:3];
  assign celloutsig_0_8z = celloutsig_0_6z[11:5] + { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_9z = celloutsig_0_6z[10:0] + celloutsig_0_5z[10:0];
  assign celloutsig_0_1z = celloutsig_0_0z + celloutsig_0_0z;
  assign celloutsig_0_16z = celloutsig_0_6z + celloutsig_0_6z;
  assign celloutsig_0_18z = { celloutsig_0_9z[7:0], celloutsig_0_9z } + { celloutsig_0_10z[13:7], celloutsig_0_16z };
  assign celloutsig_1_1z = celloutsig_1_0z[13:1] + in_data[153:141];
  assign celloutsig_1_8z = in_data[113:105] + celloutsig_1_0z[12:4];
  assign celloutsig_1_10z = celloutsig_1_8z[7:0] + celloutsig_1_7z[9:2];
  assign celloutsig_1_18z = celloutsig_1_14z[8:2] - celloutsig_1_4z[29:23];
  assign celloutsig_1_19z = celloutsig_1_10z[6:1] - celloutsig_1_3z[6:1];
  assign celloutsig_0_4z = { celloutsig_0_0z[1:0], celloutsig_0_3z } - { in_data[79:74], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_10z = { in_data[58:43], celloutsig_0_8z } - { celloutsig_0_4z[11:0], celloutsig_0_9z };
  assign celloutsig_0_11z = { in_data[87:82], celloutsig_0_6z } - { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_12z = celloutsig_0_4z[8:1] - { celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_5z[9:0], celloutsig_0_8z, celloutsig_0_7z } - { celloutsig_0_0z[1:0], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_15z = celloutsig_0_12z[6:1] - in_data[55:50];
  assign celloutsig_0_19z = celloutsig_0_10z[11:1] - { celloutsig_0_14z[7:4], celloutsig_0_8z };
  assign celloutsig_0_20z = { celloutsig_0_9z[2], celloutsig_0_15z, celloutsig_0_18z } - { celloutsig_0_9z[10:3], celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[136:123] - in_data[150:137];
  assign celloutsig_1_3z = celloutsig_1_1z[12:5] - in_data[130:123];
  assign celloutsig_0_2z = celloutsig_0_0z[2:0] - celloutsig_0_0z[3:1];
  assign celloutsig_1_7z = celloutsig_1_4z[19:9] - celloutsig_1_1z[10:0];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_0z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[78:75];
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 9'h000;
    else if (!clkin_data[32]) celloutsig_1_2z = celloutsig_1_1z[9:1];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 31'h00000000;
    else if (!clkin_data[32]) celloutsig_1_4z = { celloutsig_1_2z[4:1], celloutsig_1_0z, celloutsig_1_1z };
  assign { out_data[134:128], out_data[101:96], out_data[42:32], out_data[25:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
