
COMM_Pedreiro_Test.elf:     file format elf32-littlenios2
COMM_Pedreiro_Test.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x81100244

Program Header:
    LOAD off    0x00001020 vaddr 0x81100020 paddr 0x81100020 align 2**12
         filesz 0x0001f948 memsz 0x000201d0 flags rwx
    LOAD off    0x00021000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  00021000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  81100020  81100020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001c270  81100244  81100244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000017f0  8111c4b4  8111c4b4  0001d4b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001cc4  8111dca4  8111dca4  0001eca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000888  8111f968  8111f968  00020968  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  811201f0  811201f0  00021000  2**0
                  CONTENTS
  7 .ext_flash    00000000  86020020  86020020  00021000  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00021000  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00001318  00000000  00000000  00021028  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00030876  00000000  00000000  00022340  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000c1f5  00000000  00000000  00052bb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000fc1e  00000000  00000000  0005edab  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000042bc  00000000  00000000  0006e9cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00006afc  00000000  00000000  00072c88  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000196a9  00000000  00000000  00079784  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000040  00000000  00000000  00092e30  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001b58  00000000  00000000  00092e70  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  0009a981  2**0
                  CONTENTS, READONLY
 19 .cpu          0000000c  00000000  00000000  0009a984  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  0009a990  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  0009a991  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  0009a992  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  0009a996  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  0009a99a  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   0000000b  00000000  00000000  0009a99e  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    0000000b  00000000  00000000  0009a9a9  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   0000000b  00000000  00000000  0009a9b4  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 00000011  00000000  00000000  0009a9bf  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 00000053  00000000  00000000  0009a9d0  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     002456f5  00000000  00000000  0009aa23  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
81100020 l    d  .exceptions	00000000 .exceptions
81100244 l    d  .text	00000000 .text
8111c4b4 l    d  .rodata	00000000 .rodata
8111dca4 l    d  .rwdata	00000000 .rwdata
8111f968 l    d  .bss	00000000 .bss
811201f0 l    d  .onchip_memory	00000000 .onchip_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../COMM_Pedreiro_Test_bsp//obj/HAL/src/crt0.o
81100278 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 comm.c
8111f968 l     O .bss	00000004 channel_a_hold_context
8111f96c l     O .bss	00000004 channel_b_hold_context
8111f970 l     O .bss	00000004 channel_c_hold_context
8111f974 l     O .bss	00000004 channel_d_hold_context
8111f978 l     O .bss	00000004 channel_e_hold_context
8111f97c l     O .bss	00000004 channel_f_hold_context
8111f980 l     O .bss	00000004 channel_g_hold_context
8111f984 l     O .bss	00000004 channel_h_hold_context
81101210 l     F .text	00000048 read_reg
811011c4 l     F .text	0000004c write_reg
00000000 l    df *ABS*	00000000 fee_buffers.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 msgdma.c
81102390 l     F .text	00000134 msgdma_write_extended_descriptor
811024c4 l     F .text	0000015c msgdma_construct_extended_descriptor
81102620 l     F .text	00000288 msgdma_descriptor_async_transfer
811028a8 l     F .text	0000032c msgdma_descriptor_sync_transfer
00000000 l    df *ABS*	00000000 power_spi.c
00000000 l    df *ABS*	00000000 rtcc_spi.c
00000000 l    df *ABS*	00000000 seven_seg.c
00000000 l    df *ABS*	00000000 spwc.c
00000000 l    df *ABS*	00000000 tran.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 dma.c
00000000 l    df *ABS*	00000000 eth.c
00000000 l    df *ABS*	00000000 pgen.c
00000000 l    df *ABS*	00000000 sense.c
00000000 l    df *ABS*	00000000 mebxhwt01.c
00000000 l    df *ABS*	00000000 util.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 getc.c
00000000 l    df *ABS*	00000000 impure.c
8111dca4 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 rget.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
8111d886 l     O .rodata	00000010 zeroes.4404
8110d1fc l     F .text	000000bc __sbprintf
8111d896 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
8110d40c l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
8110ef3c l     F .text	00000008 __fp_unlock
8110ef50 l     F .text	0000019c __sinit.part.1
8110f0ec l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
8111e0e8 l     O .rwdata	00000020 lc_ctype_charset
8111e0c8 l     O .rwdata	00000020 lc_message_charset
8111e108 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
8111d8c4 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 refill.c
81112228 l     F .text	0000001c lflush
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
811126f8 l     F .text	000000fc __sprint_r.part.0
8111d9f8 l     O .rodata	00000010 blanks.4348
8111d9e8 l     O .rodata	00000010 zeroes.4349
81113c84 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
811172ec l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
81117418 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
81117444 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
811176b0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
81117790 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_read.c
81117bcc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
8111f954 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
81117fec l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
81118120 l     F .text	00000034 alt_dev_reg
8111e6f0 l     O .rwdata	00001060 jtag_uart_0
8111f750 l     O .rwdata	000000c4 rs232_uart
8111f814 l     O .rwdata	00000060 dma_DDR_M1
8111f874 l     O .rwdata	00000060 dma_DDR_M2
8111f8d4 l     O .rwdata	0000002c Altera_UP_SD_Card_Avalon_Interface_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
81118498 l     F .text	0000020c altera_avalon_jtag_uart_irq
811186a4 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
81118cdc l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
81118f8c l     F .text	0000009c altera_avalon_uart_irq
81119028 l     F .text	000000e4 altera_avalon_uart_rxirq
8111910c l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
811192a8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
811194c0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_msgdma.c
811196a8 l     F .text	0000003c alt_get_errno
811196e4 l     F .text	00000094 alt_msgdma_write_standard_descriptor
81119778 l     F .text	0000012c alt_msgdma_write_extended_descriptor
811198a4 l     F .text	00000184 alt_msgdma_irq
81119a28 l     F .text	0000008c alt_msgdma_construct_standard_descriptor
81119ab4 l     F .text	00000154 alt_msgdma_construct_extended_descriptor
81119c08 l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
81119ed8 l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
8111a520 l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
8111a5c4 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
8111b650 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
8111bb20 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
8111bc60 l     F .text	0000003c alt_get_errno
8111bc9c l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
8111fa24 g     O .bss	00000004 alt_instruction_exception_handler
8111b434 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
8110addc g     F .text	00000018 putchar
81103660 g     F .text	000000e0 SPWC_WRITE_REG32
811119e4 g     F .text	00000074 _mprec_log10
81104c14 g     F .text	000000e0 TRAN_READ_REG32
81101cc4 g     F .text	00000100 I2C_Read
81111ad0 g     F .text	0000008c __any_on
81114378 g     F .text	00000054 _isatty_r
8111d8d0 g     O .rodata	00000028 __mprec_tinytens
811178a0 g     F .text	0000007c alt_main
8110adf4 g     F .text	000000c0 _puts_r
8111f908 g     O .rwdata	00000004 ul_spwc_c_spacewire_link_control_status_register_value
811200f0 g     O .bss	00000100 alt_irq
8111f9d8 g     O .bss	00000004 ul_tran_d_interface_control_status_register_value
811143cc g     F .text	00000060 _lseek_r
8111f914 g     O .rwdata	00000004 ul_spwc_f_spacewire_link_control_status_register_value
8111646c g     F .text	00000088 .hidden __eqdf2
81107348 g     F .text	00000044 DMA_DESCRIPTOR_BUFFER_FULL
811068a4 g     F .text	00000398 DDR2_MEMORY_READ_TEST
8110361c g     F .text	00000044 SSDP_UPDATE
8111a300 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
8111f9ac g     O .bss	00000004 ul_spwc_a_interface_control_status_register_value
811201f0 g       *ABS*	00000000 __alt_heap_start
8111f9a8 g     O .bss	00000001 SspdConfigControl
8110ad98 g     F .text	0000003c printf
8111448c g     F .text	0000009c _wcrtomb_r
811125b8 g     F .text	0000005c __sseek
8110f28c g     F .text	00000010 __sinit
81113d40 g     F .text	00000140 __swbuf_r
811002a8 g     F .text	0000002c comm_channel_b_handle_irq
8110fd54 g     F .text	0000007c _setlocale_r
8111f9a4 g     O .bss	00000004 LedsPainelControl
8110f0f4 g     F .text	00000068 __sfmoreglue
81117940 g     F .text	00000024 __malloc_unlock
8110761c g     F .text	0000020c DMA_MULTIPLE_TRANSFER
81107828 g     F .text	00000144 DMA_EXTENDED_SINGLE_TRANSFER
811096a4 g     F .text	00000440 .hidden __divsf3
81104dc0 g     F .text	000001f4 v_Transparent_Interface_Enable_Control
8110597c g     F .text	000002a8 ui_Transparent_Interface_Get_SpaceWire_Data
8111f9d4 g     O .bss	00000004 ul_tran_c_interface_control_status_register_value
811040fc g     F .text	00000058 ul_SpaceWire_Interface_Interrupts_Flags_Read
811108dc g     F .text	0000015c memmove
81100620 g     F .text	000000a4 comm_update_int_control
81104b34 g     F .text	000000e0 TRAN_WRITE_REG32
811003b0 g     F .text	0000002c comm_channel_h_handle_irq
8110f274 g     F .text	00000018 _cleanup
81110b60 g     F .text	000000a8 _Balloc
8111a250 g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
811073d0 g     F .text	000000a0 DMA_DISPATCHER_STOP
811164f4 g     F .text	000000dc .hidden __gtdf2
8111beb4 g     F .text	00000024 altera_nios2_gen2_irq_init
8111fe50 g     O .bss	00000054 spw_e
81102020 g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
8111fea4 g     O .bss	00000054 spw_b
81107ec0 g     F .text	000000f0 TEMP_Read
8111431c g     F .text	0000005c _fstat_r
8111fa08 g     O .bss	00000004 errno
8110af3c g     F .text	00000014 __srget
81112534 g     F .text	00000008 __seofread
8110461c g     F .text	00000070 uc_SpaceWire_Interface_Get_TimeCode
81102cc8 g     F .text	0000003c msgdma_extended_descriptor_sync_transfer
8111fa14 g     O .bss	00000004 alt_argv
81127900 g       *ABS*	00000000 _gp
81117fbc g     F .text	00000030 usleep
8110456c g     F .text	0000005c v_SpaceWire_Interface_Send_TimeCode
81101258 g     F .text	000000a8 fee_init_m1_dma
8111fef8 g     O .bss	00000054 spw_g
811044bc g     F .text	00000058 ul_SpaceWire_Interface_Link_Error_Read
811013a8 g     F .text	000003dc fee_dma_m1_transfer
81101300 g     F .text	000000a8 fee_init_m2_dma
8111ad70 g     F .text	000000d4 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
8111e570 g     O .rwdata	00000180 alt_fd_list
8110ab28 g     F .text	00000070 _getc_r
8110ab98 g     F .text	00000088 getc
811003dc g     F .text	00000178 comm_init_interrupt
8110add4 g     F .text	00000008 _putchar_r
8111b7f0 g     F .text	00000090 alt_find_dev
8110ac20 g     F .text	00000148 memcpy
8111f98c g     O .bss	00000004 dma_m1_dev
81104514 g     F .text	00000058 ul_SpaceWire_Interface_Link_Status_Read
8110ef44 g     F .text	0000000c _cleanup_r
81117040 g     F .text	000000dc .hidden __floatsidf
8111f9e4 g     O .bss	00000004 ul_tran_g_interface_control_status_register_value
8111bbe4 g     F .text	0000007c alt_io_redirect
811165d0 g     F .text	000000f4 .hidden __ltdf2
8111c4b4 g       *ABS*	00000000 __DTOR_END__
8111b190 g     F .text	0000008c alt_msgdma_start_prefetcher_with_extd_desc_list
8111b470 g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
8111b3e0 g     F .text	00000054 alt_msgdma_register_callback
8111f9c8 g     O .bss	00000004 ul_spwc_h_interface_control_status_register_value
81100ea0 g     F .text	000000b0 comm_update_timecode_tx
8110aeb4 g     F .text	00000014 puts
8111c084 g     F .text	0000009c alt_exception_cause_generated_bad_addr
81112418 g     F .text	00000074 __fpclassifyd
8111f91c g     O .rwdata	00000004 ul_spwc_h_spacewire_link_control_status_register_value
81111940 g     F .text	000000a4 __ratio
81104154 g     F .text	00000174 v_SpaceWire_Interface_Interrupts_Flags_Clear
81113c68 g     F .text	0000001c __vfiprintf_internal
8111889c g     F .text	0000021c altera_avalon_jtag_uart_read
8111aa50 g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
8110ad68 g     F .text	00000030 _printf_r
8111521c g     F .text	00000064 .hidden __udivsi3
811176ec g     F .text	000000a4 isatty
8111f9a0 g     O .bss	00000001 LedsBoardControl
811055a4 g     F .text	00000054 b_Transparent_Interface_TX_FIFO_Status_Full
8111d920 g     O .rodata	000000c8 __mprec_tens
8111f9c4 g     O .bss	00000004 ul_spwc_g_interface_control_status_register_value
8111f9bc g     O .bss	00000004 ul_spwc_e_interface_control_status_register_value
8110fdd0 g     F .text	0000000c __locale_charset
81107b14 g     F .text	00000034 v_Pattern_Generator_Start
81101dc4 g     F .text	00000158 I2C_MultipleRead
8111fa04 g     O .bss	00000004 __malloc_top_pad
81100300 g     F .text	0000002c comm_channel_d_handle_irq
8111f928 g     O .rwdata	00000004 __mb_cur_max
8110fe00 g     F .text	0000000c _localeconv_r
8110027c g     F .text	0000002c comm_channel_a_handle_irq
811042c8 g     F .text	000001f4 v_SpaceWire_Interface_Link_Control
81110f6c g     F .text	0000003c __i2b
8110f710 g     F .text	000004bc __sfvwrite_r
8111248c g     F .text	00000054 _sbrk_r
8111442c g     F .text	00000060 _read_r
8111f948 g     O .rwdata	00000004 alt_max_fd
81114010 g     F .text	000000f0 _fclose_r
8110ef0c g     F .text	00000030 fflush
8111fa00 g     O .bss	00000004 __malloc_max_sbrked_mem
81117530 g     F .text	00000180 alt_irq_register
8111f994 g     O .bss	00000004 fee_buffer_side_t
8110a80c g     F .text	00000110 .hidden __extendsfdf2
81101b6c g     F .text	00000080 I2C_TestAdress
8110032c g     F .text	0000002c comm_channel_e_handle_irq
811152d8 g     F .text	000008ac .hidden __adddf3
811116e8 g     F .text	0000010c __b2d
8111a7b0 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
81114bec g     F .text	00000538 .hidden __umoddi3
811177cc g     F .text	000000d4 lseek
8111f920 g     O .rwdata	00000004 _global_impure_ptr
811055f8 g     F .text	00000054 b_Transparent_Interface_TX_FIFO_Status_Empty
81111cc4 g     F .text	00000564 _realloc_r
811201f0 g       *ABS*	00000000 __bss_end
8111ba30 g     F .text	000000f0 alt_iic_isr_register
81103e08 g     F .text	00000100 v_SpaceWire_Interface_Force_Reset
81117eb4 g     F .text	00000108 alt_tick
8111b274 g     F .text	0000016c alt_msgdma_init
81114674 g     F .text	00000578 .hidden __udivdi3
8111f998 g     O .bss	00000004 fee_channel_buffer_id_t
81114278 g     F .text	00000024 _fputwc_r
8111d8f8 g     O .rodata	00000028 __mprec_bigtens
81110d50 g     F .text	00000104 __s2b
8111711c g     F .text	000000a8 .hidden __floatunsidf
81111428 g     F .text	00000060 __mcmp
81118ee0 g     F .text	000000ac altera_avalon_uart_init
8111b4e8 g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
8110f2ac g     F .text	00000018 __fp_lock_all
8111b9e4 g     F .text	0000004c alt_ic_irq_enabled
81101bec g     F .text	000000d8 I2C_Write
811046ec g     F .text	000001b0 b_SpaceWire_Interface_Set_TX_Div
81107ac4 g     F .text	00000050 ul_Pattern_Generator_Read_Register
81117e18 g     F .text	0000009c alt_alarm_stop
8111fa0c g     O .bss	00000004 alt_irq_active
8110569c g     F .text	00000198 b_Transparent_Interface_Switch_Channel
811000fc g     F .exceptions	000000d4 alt_irq_handler
8111e548 g     O .rwdata	00000028 alt_dev_null
8111a3e8 g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
811049e0 g     F .text	000000ac b_SpaceWire_Interface_Read_RX_Data
81101f1c g     F .text	0000008c i2c_start
81105464 g     F .text	00000054 b_Transparent_Interface_RX_FIFO_Status_Full
8111b104 g     F .text	0000008c alt_msgdma_start_prefetcher_with_std_desc_list
81104a8c g     F .text	000000a8 ui_SpaceWire_Interface_Get_SpaceWire_Data
811173f8 g     F .text	00000020 alt_dcache_flush_all
81110e54 g     F .text	00000068 __hi0bits
81116fc0 g     F .text	00000080 .hidden __fixdfsi
81103554 g     F .text	000000c8 SSDP_CONFIG
81102320 g     F .text	00000070 LEDS_PAINEL_DRIVE
81100000 g       *ABS*	00000000 __alt_mem_onchip_memory
8111f940 g     O .rwdata	00000008 alt_dev_list
81100744 g     F .text	00000068 comm_int_flag_clear_buffer_empty
81118028 g     F .text	000000f8 write
81111b5c g     F .text	000000a0 _putc_r
81117480 g     F .text	000000b0 fstat
81107510 g     F .text	0000010c DMA_SINGLE_TRANSFER
81109494 g     F .text	00000050 _reg_write
811165d0 g     F .text	000000f4 .hidden __ledf2
81104d60 g     F .text	00000060 ul_Transparent_Interface_Read_Register
811031e4 g     F .text	00000050 v_spi_start
811111a0 g     F .text	00000140 __pow5mult
8111280c g     F .text	0000145c ___vfiprintf_internal_r
8111f9f8 g     O .bss	00000004 __nlocale_changed
81115280 g     F .text	00000058 .hidden __umodsi3
81106480 g     F .text	00000424 DDR2_MEMORY_WRITE_TEST
8111a808 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
811201f0 g       *ABS*	00000000 end
81100d74 g     F .text	00000064 coom_clear_timecode_rx_received
811194fc g     F .text	000001ac altera_avalon_uart_write
8111f988 g     O .bss	00000004 comm_spw_channel_t
8111ff4c g     O .bss	00000054 spw_d
81103f08 g     F .text	000001f4 v_SpaceWire_Interface_Interrupts_Enable_Control
811183d8 g     F .text	000000c0 altera_avalon_jtag_uart_init
8111f9d0 g     O .bss	00000004 ul_tran_b_interface_control_status_register_value
811001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
8111c4b4 g       *ABS*	00000000 __CTOR_LIST__
811fa000 g       *ABS*	00000000 __alt_stack_pointer
81105508 g     F .text	00000044 v_Transparent_Interface_TX_FIFO_Reset
81118d54 g     F .text	0000007c alt_avalon_timer_sc_init
81118e30 g     F .text	00000060 altera_avalon_uart_write_fd
8110aac4 g     F .text	00000064 .hidden __clzsi2
81107b48 g     F .text	00000034 v_Pattern_Generator_Stop
8111f9b4 g     O .bss	00000004 ul_spwc_c_interface_control_status_register_value
81118e90 g     F .text	00000050 altera_avalon_uart_close_fd
81118ab8 g     F .text	00000224 altera_avalon_jtag_uart_write
811051a8 g     F .text	00000058 ul_Transparent_Interface_Interrupts_Flags_Read
8110f29c g     F .text	00000004 __sfp_lock_acquire
81107fb0 g     F .text	00000040 sense_log_temp
811107f8 g     F .text	000000e4 memchr
8110afe8 g     F .text	000021f8 ___vfprintf_internal_r
8110554c g     F .text	00000058 ul_Transparent_Interface_TX_FIFO_Status_Read
8110f400 g     F .text	00000310 _free_r
81117964 g     F .text	0000022c alt_printf
81109534 g     F .text	00000104 _print_codec_status
8111f900 g     O .rwdata	00000004 ul_spwc_a_spacewire_link_control_status_register_value
8110fddc g     F .text	00000010 __locale_mb_cur_max
81102bd4 g     F .text	000000b8 msgdma_construct_extended_mm_to_mm_descriptor
81107470 g     F .text	000000a0 DMA_DISPATCHER_RESET
8111c300 g     F .text	00000180 __call_exitprocs
8110aec8 g     F .text	00000074 __srget_r
81105c24 g     F .text	000002a4 DDR2_EEPROM_TEST
811063f8 g     F .text	00000088 DDR2_SWITCH_MEMORY
8111f9f4 g     O .bss	00000004 __mlocale_changed
8111f92c g     O .rwdata	00000004 __malloc_sbrk_base
81100244 g     F .text	00000038 _start
8111fa1c g     O .bss	00000004 _alt_tick_rate
811112e0 g     F .text	00000148 __lshift
8111a2a8 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
8111fa20 g     O .bss	00000004 _alt_nticks
81117c08 g     F .text	000000fc read
8111818c g     F .text	000000e8 alt_sys_init
81107bb0 g     F .text	00000048 Pattern_Generator_Status
81109ee0 g     F .text	00000124 .hidden __floatsisf
8110388c g     F .text	00000060 ul_SpaceWire_Interface_Read_Register
8111c1e8 g     F .text	00000118 __register_exitproc
81107a68 g     F .text	0000005c b_Pattern_Generator_Write_Register
81100830 g     F .text	000000a0 comm_config_windowing
81110fa8 g     F .text	000001f8 __multiply
81100a48 g     F .text	000000c8 comm_update_link
81118744 g     F .text	00000068 altera_avalon_jtag_uart_close
8110339c g     F .text	00000050 v_spi_end
8111fa28 g     O .bss	00000028 __malloc_current_mallinfo
81100950 g     F .text	000000f8 comm_config_link
811117f4 g     F .text	0000014c __d2b
811033ec g     F .text	00000168 RTCC_SPI_R_MAC
81118274 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
8111bfe0 g     F .text	000000a4 alt_get_fd
81107264 g     F .text	0000005c DMA_OPEN_DEVICE
811171c4 g     F .text	00000128 alt_busy_sleep
8111f9b8 g     O .bss	00000004 ul_spwc_d_interface_control_status_register_value
81109638 g     F .text	0000006c _split_codec_status
81113ef8 g     F .text	00000054 _close_r
81106c3c g     F .text	000002e0 DDR2_MEMORY_RANDOM_WRITE_TEST
8111f9b0 g     O .bss	00000004 ul_spwc_b_interface_control_status_register_value
8111a758 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
8111c16c g     F .text	0000007c memcmp
81118334 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
811201f0 g       *ABS*	00000000 __alt_stack_base
81118384 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
8111a860 g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
8110d2b8 g     F .text	00000154 __swsetup_r
81108a14 g     F .text	00000360 TestLeds
81115b84 g     F .text	000008e8 .hidden __divdf3
8111f9e0 g     O .bss	00000004 ul_tran_f_interface_control_status_register_value
8110f15c g     F .text	00000118 __sfp
8110738c g     F .text	00000044 DMA_DESCRIPTOR_BUFFER_EMPTY
81111a58 g     F .text	00000078 __copybits
8111e140 g     O .rwdata	00000408 __malloc_av_
8110f2a8 g     F .text	00000004 __sinit_lock_release
81101fa8 g     F .text	00000078 i2c_stop
8110a0f4 g     F .text	00000718 .hidden __muldf3
811124e0 g     F .text	00000054 __sread
8111bed8 g     F .text	00000108 alt_find_file
811022a8 g     F .text	00000078 LEDS_BOARD_DRIVE
8111b68c g     F .text	000000a4 alt_dev_llist_insert
8111791c g     F .text	00000024 __malloc_lock
81117d68 g     F .text	000000b0 sbrk
8110eeb0 g     F .text	0000005c _fflush_r
81113f4c g     F .text	000000c4 _calloc_r
81100cc4 g     F .text	000000b0 comm_update_timecode_rx
811072c0 g     F .text	00000044 DMA_CONFIG
811007ac g     F .text	00000084 comm_int_flag_buffer_empty
8111f968 g       *ABS*	00000000 __bss_start
81100dd8 g     F .text	000000c8 comm_send_timecode_tx
81107a18 g     F .text	00000050 PGEN_READ_REG32
81110a38 g     F .text	00000128 memset
811053b8 g     F .text	00000058 ul_Transparent_Interface_RX_FIFO_Status_Read
81100ff4 g     F .text	000001d0 comm_init_channel
8111b21c g     F .text	00000058 alt_msgdma_open
81105ec8 g     F .text	00000530 DDR2_EEPROM_DUMP
81108694 g     F .text	000002d0 main
8111fa18 g     O .bss	00000004 alt_envp
8111f9fc g     O .bss	00000004 __malloc_max_total_mem
8111ab40 g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
81107b7c g     F .text	00000034 v_Pattern_Generator_Reset
811182d4 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
81107c84 g     F .text	0000023c POWER_Read
81102150 g     F .text	00000158 i2c_read
81113e80 g     F .text	00000018 __swbuf
81100f50 g     F .text	000000a4 comm_update_buffers_status
81112614 g     F .text	00000008 __sclose
811fa000 g       *ABS*	00000000 __alt_heap_limit
81114100 g     F .text	00000014 fclose
8110a91c g     F .text	000001a8 .hidden __truncdfsf2
8111f90c g     O .rwdata	00000004 ul_spwc_d_spacewire_link_control_status_register_value
8110d60c g     F .text	00001688 _dtoa_r
8111ae44 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
8110ffec g     F .text	0000080c _malloc_r
811145e8 g     F .text	00000030 __ascii_wctomb
8111f94c g     O .rwdata	00000004 alt_errno
8111a998 g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
81102d04 g     F .text	000004e0 POWER_SPI_RW
81100bfc g     F .text	000000c8 comm_update_link_status
8110fbcc g     F .text	000000c4 _fwalk
8111f9ec g     O .bss	00000004 InitialState
81103740 g     F .text	000000e0 SPWC_READ_REG32
8111ffa0 g     O .bss	00000054 spw_f
81107998 g     F .text	00000030 v_Eth_Release_Reset
81111bfc g     F .text	000000c8 putc
81115124 g     F .text	00000084 .hidden __divsi3
8110f2dc g     F .text	00000124 _malloc_trim_r
8111c4b4 g       *ABS*	00000000 __CTOR_END__
81109ae4 g     F .text	000003fc .hidden __mulsf3
8111f99c g     O .bss	00000004 pnt_memory
8111261c g     F .text	000000dc strcmp
8111c4b4 g       *ABS*	00000000 __DTOR_LIST__
81100358 g     F .text	0000002c comm_channel_f_handle_irq
811094e4 g     F .text	00000050 _reg_read
8111646c g     F .text	00000088 .hidden __nedf2
81118154 g     F .text	00000038 alt_irq_init
81117d04 g     F .text	00000064 alt_release_fd
8111b4ac g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
8111d73b g     O .rodata	00000100 .hidden __clz_tab
8111f9f0 g     O .bss	00000004 _PathLocale
8111c120 g     F .text	00000014 atexit
81113e98 g     F .text	00000060 _write_r
8110fe0c g     F .text	00000018 setlocale
8111a900 g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
8111f924 g     O .rwdata	00000004 _impure_ptr
81100b10 g     F .text	000000ec comm_update_link_error
8111f910 g     O .rwdata	00000004 ul_spwc_e_spacewire_link_control_status_register_value
8111fa10 g     O .bss	00000004 alt_argc
8110ec94 g     F .text	0000021c __sflush_r
8111fa50 g     O .bss	00000400 szData
8111b790 g     F .text	00000060 _do_dtors
8110fdf8 g     F .text	00000008 __locale_cjk_lang
81107ff0 g     F .text	000006a4 sense_log
81112244 g     F .text	000001d4 __srefill_r
81100020 g       .exceptions	00000000 alt_irq_entry
81111684 g     F .text	00000064 __ulp
8110f2c4 g     F .text	00000018 __fp_unlock_all
8111f938 g     O .rwdata	00000008 alt_fs_list
8111f9e8 g     O .bss	00000004 ul_tran_h_interface_control_status_register_value
8111f9cc g     O .bss	00000004 ul_tran_a_interface_control_status_register_value
81103ae0 g     F .text	00000328 b_SpaceWire_Interface_Mode_Control
81105410 g     F .text	00000054 b_Transparent_Interface_RX_FIFO_Status_Empty
811008d0 g     F .text	00000080 comm_update_windowing
8111f990 g     O .bss	00000004 dma_m2_dev
81105374 g     F .text	00000044 v_Transparent_Interface_RX_FIFO_Reset
811006c4 g     F .text	00000080 comm_update_int_flags
81100384 g     F .text	0000002c comm_channel_g_handle_irq
8110fe24 g     F .text	0000000c localeconv
81100554 g     F .text	000000cc comm_config_int_control
8111b880 g     F .text	00000050 alt_ic_isr_register
8111f9dc g     O .bss	00000004 ul_tran_e_interface_control_status_register_value
8111f904 g     O .rwdata	00000004 ul_spwc_b_spacewire_link_control_status_register_value
8111f968 g       *ABS*	00000000 _edata
81106f1c g     F .text	000002d0 DDR2_MEMORY_RANDOM_READ_TEST
81118dd0 g     F .text	00000060 altera_avalon_uart_read_fd
811201f0 g       *ABS*	00000000 _end
81101784 g     F .text	000003e8 fee_dma_m2_transfer
8110564c g     F .text	00000050 uc_Transparent_Interface_TX_FIFO_Status_Used
81114114 g     F .text	00000164 __fputwc
811187ac g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
81108964 g     F .text	00000058 COMM_WRITE_REG32
811038ec g     F .text	000001f4 b_SpaceWire_Interface_Enable_Control
81107bf8 g     F .text	0000008c Pattern_Generator_Configure_Initial_State
8111b958 g     F .text	0000008c alt_ic_irq_disable
811002d4 g     F .text	0000002c comm_channel_c_handle_irq
8111253c g     F .text	0000007c __swrite
8110796c g     F .text	0000002c v_Eth_Hold_Reset
8111f930 g     O .rwdata	00000004 __malloc_trim_threshold
8110fdec g     F .text	0000000c __locale_msgcharset
8111c134 g     F .text	00000038 exit
8110fc90 g     F .text	000000c4 _fwalk_reent
8111acd8 g     F .text	00000098 alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
8110a004 g     F .text	000000f0 .hidden __floatunsisf
81111488 g     F .text	000001fc __mdiff
811151a8 g     F .text	00000074 .hidden __modsi3
81109104 g     F .text	00000390 TestDMA_M2_M1
811fa000 g       *ABS*	00000000 __alt_data_end
81100020 g     F .exceptions	00000000 alt_exception
8110f2a0 g     F .text	00000004 __sfp_lock_release
8111a478 g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
811089bc g     F .text	00000058 COMM_READ_REG32
811045c8 g     F .text	00000054 b_SpaceWire_Interface_TimeCode_Arrived
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
81104924 g     F .text	000000bc b_SpaceWire_Interface_Send_SpaceWire_Data
8111a358 g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
81119254 g     F .text	00000054 altera_avalon_uart_close
81104cf4 g     F .text	0000006c b_Transparent_Interface_Write_Register
8111c480 g     F .text	00000034 _exit
8111b524 g     F .text	0000012c alt_alarm_start
8110fe30 g     F .text	000001bc __smakebuf_r
81105834 g     F .text	00000148 b_Transparent_Interface_Send_SpaceWire_Data
8111f960 g     O .rwdata	00000008 alt_msgdma_list
8110af50 g     F .text	00000098 strlen
811032f0 g     F .text	000000ac uc_spi_get_byte
811054b8 g     F .text	00000050 uc_Transparent_Interface_RX_FIFO_Status_Used
8111bd60 g     F .text	00000154 open
811164f4 g     F .text	000000dc .hidden __gedf2
8111f9c0 g     O .bss	00000004 ul_spwc_f_interface_control_status_register_value
81117b90 g     F .text	0000003c alt_putchar
8111f934 g     O .rwdata	00000004 __wctomb
811127f4 g     F .text	00000018 __sprint_r
8110468c g     F .text	00000060 uc_SpaceWire_Interface_Get_TX_Div
8111f918 g     O .rwdata	00000004 ul_spwc_g_spacewire_link_control_status_register_value
81103820 g     F .text	0000006c b_SpaceWire_Interface_Write_Register
8111f950 g     O .rwdata	00000004 alt_priority_mask
8111fff4 g     O .bss	00000054 spw_h
81103234 g     F .text	000000bc v_spi_send_byte
8111b8d0 g     F .text	00000088 alt_ic_irq_enable
8110d1e0 g     F .text	0000001c __vfprintf_internal
811079c8 g     F .text	00000050 PGEN_WRITE_REG32
811192e4 g     F .text	000001dc altera_avalon_uart_read
81114618 g     F .text	0000005c _wctomb_r
81105200 g     F .text	00000174 v_Transparent_Interface_Interrupts_Flags_Clear
81120048 g     O .bss	00000054 spw_a
81102c8c g     F .text	0000003c msgdma_extended_descriptor_async_transfer
811166c4 g     F .text	000008fc .hidden __subdf3
81108d74 g     F .text	00000390 TestDMA_M1_M2
81110ebc g     F .text	000000b0 __lo0bits
8111f958 g     O .rwdata	00000008 alt_alarm_list
8111b730 g     F .text	00000060 _do_ctors
8112009c g     O .bss	00000054 spw_c
81107304 g     F .text	00000044 DMA_BUSY
81114528 g     F .text	000000c0 wcrtomb
81117328 g     F .text	000000d0 close
81104fb4 g     F .text	000001f4 v_Transparent_Interface_Interrupts_Enable_Control
8110489c g     F .text	00000088 b_SpaceWire_Interface_Write_TX_Data
811071ec g     F .text	00000078 xorshift32
8111429c g     F .text	00000080 fputwc
8110f2a4 g     F .text	00000004 __sinit_lock_acquire
81110c30 g     F .text	00000120 __multadd
81110c08 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

81100020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
81100020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
81100024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
81100028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8110002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
81100030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
81100034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
81100038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8110003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
81100040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
81100044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
81100048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8110004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
81100050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
81100054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
81100058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8110005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
81100060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
81100064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
81100068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8110006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
81100070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
81100074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
81100078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8110007c:	10000326 	beq	r2,zero,8110008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
81100080:	20000226 	beq	r4,zero,8110008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
81100084:	11000fc0 	call	811000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
81100088:	00000706 	br	811000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8110008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
81100090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
81100094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
81100098:	11001d00 	call	811001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8110009c:	1000021e 	bne	r2,zero,811000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
811000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
811000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
811000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
811000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
811000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
811000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
811000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
811000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
811000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
811000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
811000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
811000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
811000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
811000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
811000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
811000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
811000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
811000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
811000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
811000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
811000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
811000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
811000f8:	ef80083a 	eret

811000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
811000fc:	defff904 	addi	sp,sp,-28
81100100:	dfc00615 	stw	ra,24(sp)
81100104:	df000515 	stw	fp,20(sp)
81100108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8110010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
81100110:	0005313a 	rdctl	r2,ipending
81100114:	e0bffe15 	stw	r2,-8(fp)

  return active;
81100118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8110011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
81100120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
81100124:	00800044 	movi	r2,1
81100128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8110012c:	e0fffb17 	ldw	r3,-20(fp)
81100130:	e0bffc17 	ldw	r2,-16(fp)
81100134:	1884703a 	and	r2,r3,r2
81100138:	10001426 	beq	r2,zero,8110018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8110013c:	00a044b4 	movhi	r2,33042
81100140:	10803c04 	addi	r2,r2,240
81100144:	e0fffd17 	ldw	r3,-12(fp)
81100148:	180690fa 	slli	r3,r3,3
8110014c:	10c5883a 	add	r2,r2,r3
81100150:	10c00017 	ldw	r3,0(r2)
81100154:	00a044b4 	movhi	r2,33042
81100158:	10803c04 	addi	r2,r2,240
8110015c:	e13ffd17 	ldw	r4,-12(fp)
81100160:	200890fa 	slli	r4,r4,3
81100164:	1105883a 	add	r2,r2,r4
81100168:	10800104 	addi	r2,r2,4
8110016c:	10800017 	ldw	r2,0(r2)
81100170:	1009883a 	mov	r4,r2
81100174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
81100178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8110017c:	0005313a 	rdctl	r2,ipending
81100180:	e0bfff15 	stw	r2,-4(fp)

  return active;
81100184:	e0bfff17 	ldw	r2,-4(fp)
81100188:	00000706 	br	811001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8110018c:	e0bffc17 	ldw	r2,-16(fp)
81100190:	1085883a 	add	r2,r2,r2
81100194:	e0bffc15 	stw	r2,-16(fp)
      i++;
81100198:	e0bffd17 	ldw	r2,-12(fp)
8110019c:	10800044 	addi	r2,r2,1
811001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
811001a4:	003fe106 	br	8110012c <__reset+0xfb0e012c>

    active = alt_irq_pending ();
811001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
811001ac:	e0bffb17 	ldw	r2,-20(fp)
811001b0:	103fdb1e 	bne	r2,zero,81100120 <__reset+0xfb0e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
811001b4:	0001883a 	nop
}
811001b8:	0001883a 	nop
811001bc:	e037883a 	mov	sp,fp
811001c0:	dfc00117 	ldw	ra,4(sp)
811001c4:	df000017 	ldw	fp,0(sp)
811001c8:	dec00204 	addi	sp,sp,8
811001cc:	f800283a 	ret

811001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
811001d0:	defffb04 	addi	sp,sp,-20
811001d4:	dfc00415 	stw	ra,16(sp)
811001d8:	df000315 	stw	fp,12(sp)
811001dc:	df000304 	addi	fp,sp,12
811001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
811001e4:	000531fa 	rdctl	r2,exception
811001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
811001ec:	e0bffd17 	ldw	r2,-12(fp)
811001f0:	10801f0c 	andi	r2,r2,124
811001f4:	1004d0ba 	srli	r2,r2,2
811001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
811001fc:	0005333a 	rdctl	r2,badaddr
81100200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
81100204:	d0a04917 	ldw	r2,-32476(gp)
81100208:	10000726 	beq	r2,zero,81100228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8110020c:	d0a04917 	ldw	r2,-32476(gp)
81100210:	e0fffd17 	ldw	r3,-12(fp)
81100214:	e1bffe17 	ldw	r6,-8(fp)
81100218:	e17fff17 	ldw	r5,-4(fp)
8110021c:	1809883a 	mov	r4,r3
81100220:	103ee83a 	callr	r2
81100224:	00000206 	br	81100230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
81100228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8110022c:	0005883a 	mov	r2,zero
}
81100230:	e037883a 	mov	sp,fp
81100234:	dfc00117 	ldw	ra,4(sp)
81100238:	df000017 	ldw	fp,0(sp)
8110023c:	dec00204 	addi	sp,sp,8
81100240:	f800283a 	ret

Disassembly of section .text:

81100244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
81100244:	06e047f4 	movhi	sp,33055
    ori sp, sp, %lo(__alt_stack_pointer)
81100248:	dee80014 	ori	sp,sp,40960
    movhi gp, %hi(_gp)
8110024c:	06a044b4 	movhi	gp,33042
    ori gp, gp, %lo(_gp)
81100250:	d69e4014 	ori	gp,gp,30976
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
81100254:	00a04474 	movhi	r2,33041
    ori r2, r2, %lo(__bss_start)
81100258:	10be5a14 	ori	r2,r2,63848

    movhi r3, %hi(__bss_end)
8110025c:	00e044b4 	movhi	r3,33042
    ori r3, r3, %lo(__bss_end)
81100260:	18c07c14 	ori	r3,r3,496

    beq r2, r3, 1f
81100264:	10c00326 	beq	r2,r3,81100274 <_start+0x30>

0:
    stw zero, (r2)
81100268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
8110026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
81100270:	10fffd36 	bltu	r2,r3,81100268 <__reset+0xfb0e0268>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
81100274:	11178a00 	call	811178a0 <alt_main>

81100278 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
81100278:	003fff06 	br	81100278 <__reset+0xfb0e0278>

8110027c <comm_channel_a_handle_irq>:
//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]

void comm_channel_a_handle_irq(void* context) {
8110027c:	defffd04 	addi	sp,sp,-12
81100280:	df000215 	stw	fp,8(sp)
81100284:	df000204 	addi	fp,sp,8
81100288:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
8110028c:	e0bfff17 	ldw	r2,-4(fp)
81100290:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
}
81100294:	0001883a 	nop
81100298:	e037883a 	mov	sp,fp
8110029c:	df000017 	ldw	fp,0(sp)
811002a0:	dec00104 	addi	sp,sp,4
811002a4:	f800283a 	ret

811002a8 <comm_channel_b_handle_irq>:

void comm_channel_b_handle_irq(void* context) {
811002a8:	defffd04 	addi	sp,sp,-12
811002ac:	df000215 	stw	fp,8(sp)
811002b0:	df000204 	addi	fp,sp,8
811002b4:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
811002b8:	e0bfff17 	ldw	r2,-4(fp)
811002bc:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
}
811002c0:	0001883a 	nop
811002c4:	e037883a 	mov	sp,fp
811002c8:	df000017 	ldw	fp,0(sp)
811002cc:	dec00104 	addi	sp,sp,4
811002d0:	f800283a 	ret

811002d4 <comm_channel_c_handle_irq>:

void comm_channel_c_handle_irq(void* context) {
811002d4:	defffd04 	addi	sp,sp,-12
811002d8:	df000215 	stw	fp,8(sp)
811002dc:	df000204 	addi	fp,sp,8
811002e0:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
811002e4:	e0bfff17 	ldw	r2,-4(fp)
811002e8:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
}
811002ec:	0001883a 	nop
811002f0:	e037883a 	mov	sp,fp
811002f4:	df000017 	ldw	fp,0(sp)
811002f8:	dec00104 	addi	sp,sp,4
811002fc:	f800283a 	ret

81100300 <comm_channel_d_handle_irq>:

void comm_channel_d_handle_irq(void* context) {
81100300:	defffd04 	addi	sp,sp,-12
81100304:	df000215 	stw	fp,8(sp)
81100308:	df000204 	addi	fp,sp,8
8110030c:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
81100310:	e0bfff17 	ldw	r2,-4(fp)
81100314:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
}
81100318:	0001883a 	nop
8110031c:	e037883a 	mov	sp,fp
81100320:	df000017 	ldw	fp,0(sp)
81100324:	dec00104 	addi	sp,sp,4
81100328:	f800283a 	ret

8110032c <comm_channel_e_handle_irq>:

void comm_channel_e_handle_irq(void* context) {
8110032c:	defffd04 	addi	sp,sp,-12
81100330:	df000215 	stw	fp,8(sp)
81100334:	df000204 	addi	fp,sp,8
81100338:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
8110033c:	e0bfff17 	ldw	r2,-4(fp)
81100340:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
}
81100344:	0001883a 	nop
81100348:	e037883a 	mov	sp,fp
8110034c:	df000017 	ldw	fp,0(sp)
81100350:	dec00104 	addi	sp,sp,4
81100354:	f800283a 	ret

81100358 <comm_channel_f_handle_irq>:

void comm_channel_f_handle_irq(void* context) {
81100358:	defffd04 	addi	sp,sp,-12
8110035c:	df000215 	stw	fp,8(sp)
81100360:	df000204 	addi	fp,sp,8
81100364:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
81100368:	e0bfff17 	ldw	r2,-4(fp)
8110036c:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
}
81100370:	0001883a 	nop
81100374:	e037883a 	mov	sp,fp
81100378:	df000017 	ldw	fp,0(sp)
8110037c:	dec00104 	addi	sp,sp,4
81100380:	f800283a 	ret

81100384 <comm_channel_g_handle_irq>:

void comm_channel_g_handle_irq(void* context) {
81100384:	defffd04 	addi	sp,sp,-12
81100388:	df000215 	stw	fp,8(sp)
8110038c:	df000204 	addi	fp,sp,8
81100390:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
81100394:	e0bfff17 	ldw	r2,-4(fp)
81100398:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
}
8110039c:	0001883a 	nop
811003a0:	e037883a 	mov	sp,fp
811003a4:	df000017 	ldw	fp,0(sp)
811003a8:	dec00104 	addi	sp,sp,4
811003ac:	f800283a 	ret

811003b0 <comm_channel_h_handle_irq>:

void comm_channel_h_handle_irq(void* context) {
811003b0:	defffd04 	addi	sp,sp,-12
811003b4:	df000215 	stw	fp,8(sp)
811003b8:	df000204 	addi	fp,sp,8
811003bc:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
811003c0:	e0bfff17 	ldw	r2,-4(fp)
811003c4:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
}
811003c8:	0001883a 	nop
811003cc:	e037883a 	mov	sp,fp
811003d0:	df000017 	ldw	fp,0(sp)
811003d4:	dec00104 	addi	sp,sp,4
811003d8:	f800283a 	ret

811003dc <comm_init_interrupt>:

void comm_init_interrupt(alt_u8 spw_channel) {
811003dc:	defffc04 	addi	sp,sp,-16
811003e0:	dfc00315 	stw	ra,12(sp)
811003e4:	df000215 	stw	fp,8(sp)
811003e8:	df000204 	addi	fp,sp,8
811003ec:	2005883a 	mov	r2,r4
811003f0:	e0bfff05 	stb	r2,-4(fp)
	void* hold_context_ptr;
	switch (spw_channel) {
811003f4:	e0bfff03 	ldbu	r2,-4(fp)
811003f8:	10c00268 	cmpgeui	r3,r2,9
811003fc:	18004f1e 	bne	r3,zero,8110053c <comm_init_interrupt+0x160>
81100400:	100690ba 	slli	r3,r2,2
81100404:	00a04434 	movhi	r2,33040
81100408:	10810604 	addi	r2,r2,1048
8110040c:	1885883a 	add	r2,r3,r2
81100410:	10800017 	ldw	r2,0(r2)
81100414:	1000683a 	jmp	r2
81100418:	8110053c 	xorhi	r4,r16,16404
8110041c:	8110043c 	xorhi	r4,r16,16400
81100420:	8110045c 	xori	r4,r16,16401
81100424:	8110047c 	xorhi	r4,r16,16401
81100428:	8110049c 	xori	r4,r16,16402
8110042c:	811004bc 	xorhi	r4,r16,16402
81100430:	811004dc 	xori	r4,r16,16403
81100434:	811004fc 	xorhi	r4,r16,16403
81100438:	8110051c 	xori	r4,r16,16404
	case spacewire_channel_a:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_a_hold_context;
8110043c:	d0a01a04 	addi	r2,gp,-32664
81100440:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_A_IRQ, hold_context_ptr,
81100444:	01a04434 	movhi	r6,33040
81100448:	31809f04 	addi	r6,r6,636
8110044c:	e17ffe17 	ldw	r5,-8(fp)
81100450:	01000084 	movi	r4,2
81100454:	11175300 	call	81117530 <alt_irq_register>
				comm_channel_a_handle_irq);
		break;
81100458:	00003806 	br	8110053c <comm_init_interrupt+0x160>
	case spacewire_channel_b:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_b_hold_context;
8110045c:	d0a01b04 	addi	r2,gp,-32660
81100460:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_B_IRQ, hold_context_ptr,
81100464:	01a04434 	movhi	r6,33040
81100468:	3180aa04 	addi	r6,r6,680
8110046c:	e17ffe17 	ldw	r5,-8(fp)
81100470:	010000c4 	movi	r4,3
81100474:	11175300 	call	81117530 <alt_irq_register>
				comm_channel_b_handle_irq);
		break;
81100478:	00003006 	br	8110053c <comm_init_interrupt+0x160>
	case spacewire_channel_c:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_c_hold_context;
8110047c:	d0a01c04 	addi	r2,gp,-32656
81100480:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_C_IRQ, hold_context_ptr,
81100484:	01a04434 	movhi	r6,33040
81100488:	3180b504 	addi	r6,r6,724
8110048c:	e17ffe17 	ldw	r5,-8(fp)
81100490:	01000104 	movi	r4,4
81100494:	11175300 	call	81117530 <alt_irq_register>
				comm_channel_c_handle_irq);
		break;
81100498:	00002806 	br	8110053c <comm_init_interrupt+0x160>
	case spacewire_channel_d:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_d_hold_context;
8110049c:	d0a01d04 	addi	r2,gp,-32652
811004a0:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_D_IRQ, hold_context_ptr,
811004a4:	01a04434 	movhi	r6,33040
811004a8:	3180c004 	addi	r6,r6,768
811004ac:	e17ffe17 	ldw	r5,-8(fp)
811004b0:	01000204 	movi	r4,8
811004b4:	11175300 	call	81117530 <alt_irq_register>
				comm_channel_d_handle_irq);
		break;
811004b8:	00002006 	br	8110053c <comm_init_interrupt+0x160>
	case spacewire_channel_e:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_e_hold_context;
811004bc:	d0a01e04 	addi	r2,gp,-32648
811004c0:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_E_IRQ, hold_context_ptr,
811004c4:	01a04434 	movhi	r6,33040
811004c8:	3180cb04 	addi	r6,r6,812
811004cc:	e17ffe17 	ldw	r5,-8(fp)
811004d0:	010001c4 	movi	r4,7
811004d4:	11175300 	call	81117530 <alt_irq_register>
				comm_channel_e_handle_irq);
		break;
811004d8:	00001806 	br	8110053c <comm_init_interrupt+0x160>
	case spacewire_channel_f:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_f_hold_context;
811004dc:	d0a01f04 	addi	r2,gp,-32644
811004e0:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_F_IRQ, hold_context_ptr,
811004e4:	01a04434 	movhi	r6,33040
811004e8:	3180d604 	addi	r6,r6,856
811004ec:	e17ffe17 	ldw	r5,-8(fp)
811004f0:	01000184 	movi	r4,6
811004f4:	11175300 	call	81117530 <alt_irq_register>
				comm_channel_f_handle_irq);
		break;
811004f8:	00001006 	br	8110053c <comm_init_interrupt+0x160>
	case spacewire_channel_g:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_g_hold_context;
811004fc:	d0a02004 	addi	r2,gp,-32640
81100500:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_G_IRQ, hold_context_ptr,
81100504:	01a04434 	movhi	r6,33040
81100508:	3180e104 	addi	r6,r6,900
8110050c:	e17ffe17 	ldw	r5,-8(fp)
81100510:	01000144 	movi	r4,5
81100514:	11175300 	call	81117530 <alt_irq_register>
				comm_channel_g_handle_irq);
		break;
81100518:	00000806 	br	8110053c <comm_init_interrupt+0x160>
	case spacewire_channel_h:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_h_hold_context;
8110051c:	d0a02104 	addi	r2,gp,-32636
81100520:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_H_IRQ, hold_context_ptr,
81100524:	01a04434 	movhi	r6,33040
81100528:	3180ec04 	addi	r6,r6,944
8110052c:	e17ffe17 	ldw	r5,-8(fp)
81100530:	01000244 	movi	r4,9
81100534:	11175300 	call	81117530 <alt_irq_register>
				comm_channel_h_handle_irq);
		break;
81100538:	0001883a 	nop
	}
}
8110053c:	0001883a 	nop
81100540:	e037883a 	mov	sp,fp
81100544:	dfc00117 	ldw	ra,4(sp)
81100548:	df000017 	ldw	fp,0(sp)
8110054c:	dec00204 	addi	sp,sp,8
81100550:	f800283a 	ret

81100554 <comm_config_int_control>:

bool comm_config_int_control(comm_channel_t *channel) {
81100554:	defffb04 	addi	sp,sp,-20
81100558:	dfc00415 	stw	ra,16(sp)
8110055c:	df000315 	stw	fp,12(sp)
81100560:	df000304 	addi	fp,sp,12
81100564:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100568:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
8110056c:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100570:	e0bfff17 	ldw	r2,-4(fp)
81100574:	10002426 	beq	r2,zero,81100608 <comm_config_int_control+0xb4>
		reg = read_reg(channel->channel_address,
81100578:	e0bfff17 	ldw	r2,-4(fp)
8110057c:	10800017 	ldw	r2,0(r2)
81100580:	01400104 	movi	r5,4
81100584:	1009883a 	mov	r4,r2
81100588:	11012100 	call	81101210 <read_reg>
8110058c:	e0bffe15 	stw	r2,-8(fp)
		COMM_INTERRUPT_CONTROL_REG_OFFSET);

		if (channel->int_control.left_buffer_empty_en) {
81100590:	e0bfff17 	ldw	r2,-4(fp)
81100594:	10801017 	ldw	r2,64(r2)
81100598:	10000426 	beq	r2,zero,811005ac <comm_config_int_control+0x58>
			reg |= COMM_INT_LEFT_BUFFER_EMPTY_EN_MASK;
8110059c:	e0bffe17 	ldw	r2,-8(fp)
811005a0:	10804014 	ori	r2,r2,256
811005a4:	e0bffe15 	stw	r2,-8(fp)
811005a8:	00000406 	br	811005bc <comm_config_int_control+0x68>
		} else {
			reg &= (~COMM_INT_LEFT_BUFFER_EMPTY_EN_MASK);
811005ac:	e0fffe17 	ldw	r3,-8(fp)
811005b0:	00bfbfc4 	movi	r2,-257
811005b4:	1884703a 	and	r2,r3,r2
811005b8:	e0bffe15 	stw	r2,-8(fp)
		}
		if (channel->int_control.right_buffer_empty_en) {
811005bc:	e0bfff17 	ldw	r2,-4(fp)
811005c0:	10801117 	ldw	r2,68(r2)
811005c4:	10000426 	beq	r2,zero,811005d8 <comm_config_int_control+0x84>
			reg |= COMM_INT_RIGHT_BUFFER_EMPTY_EN_MASK;
811005c8:	e0bffe17 	ldw	r2,-8(fp)
811005cc:	10800054 	ori	r2,r2,1
811005d0:	e0bffe15 	stw	r2,-8(fp)
811005d4:	00000406 	br	811005e8 <comm_config_int_control+0x94>
		} else {
			reg &= (~COMM_INT_RIGHT_BUFFER_EMPTY_EN_MASK);
811005d8:	e0fffe17 	ldw	r3,-8(fp)
811005dc:	00bfff84 	movi	r2,-2
811005e0:	1884703a 	and	r2,r3,r2
811005e4:	e0bffe15 	stw	r2,-8(fp)
		}

		write_reg(channel->channel_address, COMM_INTERRUPT_CONTROL_REG_OFFSET,
811005e8:	e0bfff17 	ldw	r2,-4(fp)
811005ec:	10800017 	ldw	r2,0(r2)
811005f0:	e1bffe17 	ldw	r6,-8(fp)
811005f4:	01400104 	movi	r5,4
811005f8:	1009883a 	mov	r4,r2
811005fc:	11011c40 	call	811011c4 <write_reg>
				reg);
		status = TRUE;
81100600:	00800044 	movi	r2,1
81100604:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100608:	e0bffd17 	ldw	r2,-12(fp)
}
8110060c:	e037883a 	mov	sp,fp
81100610:	dfc00117 	ldw	ra,4(sp)
81100614:	df000017 	ldw	fp,0(sp)
81100618:	dec00204 	addi	sp,sp,8
8110061c:	f800283a 	ret

81100620 <comm_update_int_control>:

bool comm_update_int_control(comm_channel_t *channel) {
81100620:	defffb04 	addi	sp,sp,-20
81100624:	dfc00415 	stw	ra,16(sp)
81100628:	df000315 	stw	fp,12(sp)
8110062c:	df000304 	addi	fp,sp,12
81100630:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100634:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100638:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
8110063c:	e0bfff17 	ldw	r2,-4(fp)
81100640:	10001a26 	beq	r2,zero,811006ac <comm_update_int_control+0x8c>
		reg = read_reg(channel->channel_address,
81100644:	e0bfff17 	ldw	r2,-4(fp)
81100648:	10800017 	ldw	r2,0(r2)
8110064c:	01400104 	movi	r5,4
81100650:	1009883a 	mov	r4,r2
81100654:	11012100 	call	81101210 <read_reg>
81100658:	e0bffe15 	stw	r2,-8(fp)
		COMM_INTERRUPT_CONTROL_REG_OFFSET);

		if (reg & COMM_INT_LEFT_BUFFER_EMPTY_EN_MASK) {
8110065c:	e0bffe17 	ldw	r2,-8(fp)
81100660:	1080400c 	andi	r2,r2,256
81100664:	10000426 	beq	r2,zero,81100678 <comm_update_int_control+0x58>
			channel->int_control.left_buffer_empty_en = TRUE;
81100668:	e0bfff17 	ldw	r2,-4(fp)
8110066c:	00c00044 	movi	r3,1
81100670:	10c01015 	stw	r3,64(r2)
81100674:	00000206 	br	81100680 <comm_update_int_control+0x60>
		} else {
			channel->int_control.left_buffer_empty_en = FALSE;
81100678:	e0bfff17 	ldw	r2,-4(fp)
8110067c:	10001015 	stw	zero,64(r2)
		}
		if (reg & COMM_INT_RIGHT_BUFFER_EMPTY_EN_MASK) {
81100680:	e0bffe17 	ldw	r2,-8(fp)
81100684:	1080004c 	andi	r2,r2,1
81100688:	10000426 	beq	r2,zero,8110069c <comm_update_int_control+0x7c>
			channel->int_control.right_buffer_empty_en = TRUE;
8110068c:	e0bfff17 	ldw	r2,-4(fp)
81100690:	00c00044 	movi	r3,1
81100694:	10c01115 	stw	r3,68(r2)
81100698:	00000206 	br	811006a4 <comm_update_int_control+0x84>
		} else {
			channel->int_control.right_buffer_empty_en = FALSE;
8110069c:	e0bfff17 	ldw	r2,-4(fp)
811006a0:	10001115 	stw	zero,68(r2)
		}

		status = TRUE;
811006a4:	00800044 	movi	r2,1
811006a8:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
811006ac:	e0bffd17 	ldw	r2,-12(fp)
}
811006b0:	e037883a 	mov	sp,fp
811006b4:	dfc00117 	ldw	ra,4(sp)
811006b8:	df000017 	ldw	fp,0(sp)
811006bc:	dec00204 	addi	sp,sp,8
811006c0:	f800283a 	ret

811006c4 <comm_update_int_flags>:

bool comm_update_int_flags(comm_channel_t *channel) {
811006c4:	defffb04 	addi	sp,sp,-20
811006c8:	dfc00415 	stw	ra,16(sp)
811006cc:	df000315 	stw	fp,12(sp)
811006d0:	df000304 	addi	fp,sp,12
811006d4:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
811006d8:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
811006dc:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
811006e0:	e0bfff17 	ldw	r2,-4(fp)
811006e4:	10001126 	beq	r2,zero,8110072c <comm_update_int_flags+0x68>
		reg = read_reg(channel->channel_address,
811006e8:	e0bfff17 	ldw	r2,-4(fp)
811006ec:	10800017 	ldw	r2,0(r2)
811006f0:	01400144 	movi	r5,5
811006f4:	1009883a 	mov	r4,r2
811006f8:	11012100 	call	81101210 <read_reg>
811006fc:	e0bffe15 	stw	r2,-8(fp)
		COMM_INTERRUPT_FLAG_REG_OFFSET);

		if (reg & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
81100700:	e0bffe17 	ldw	r2,-8(fp)
81100704:	1080004c 	andi	r2,r2,1
81100708:	10000426 	beq	r2,zero,8110071c <comm_update_int_flags+0x58>
			channel->int_flag.buffer_empty_flag = TRUE;
8110070c:	e0bfff17 	ldw	r2,-4(fp)
81100710:	00c00044 	movi	r3,1
81100714:	10c01215 	stw	r3,72(r2)
81100718:	00000206 	br	81100724 <comm_update_int_flags+0x60>
		} else {
			channel->int_flag.buffer_empty_flag = FALSE;
8110071c:	e0bfff17 	ldw	r2,-4(fp)
81100720:	10001215 	stw	zero,72(r2)
		}

		status = TRUE;
81100724:	00800044 	movi	r2,1
81100728:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
8110072c:	e0bffd17 	ldw	r2,-12(fp)
}
81100730:	e037883a 	mov	sp,fp
81100734:	dfc00117 	ldw	ra,4(sp)
81100738:	df000017 	ldw	fp,0(sp)
8110073c:	dec00204 	addi	sp,sp,8
81100740:	f800283a 	ret

81100744 <comm_int_flag_clear_buffer_empty>:

bool comm_int_flag_clear_buffer_empty(comm_channel_t *channel) {
81100744:	defffb04 	addi	sp,sp,-20
81100748:	dfc00415 	stw	ra,16(sp)
8110074c:	df000315 	stw	fp,12(sp)
81100750:	df000304 	addi	fp,sp,12
81100754:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100758:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
8110075c:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100760:	e0bfff17 	ldw	r2,-4(fp)
81100764:	10000b26 	beq	r2,zero,81100794 <comm_int_flag_clear_buffer_empty+0x50>
		reg |= COMM_INT_BUFFER_EMPTY_FLAG_MASK;
81100768:	e0bffe17 	ldw	r2,-8(fp)
8110076c:	10800054 	ori	r2,r2,1
81100770:	e0bffe15 	stw	r2,-8(fp)

		write_reg(channel->channel_address, COMM_INTERRUPT_FLAG_REG_OFFSET,
81100774:	e0bfff17 	ldw	r2,-4(fp)
81100778:	10800017 	ldw	r2,0(r2)
8110077c:	e1bffe17 	ldw	r6,-8(fp)
81100780:	01400144 	movi	r5,5
81100784:	1009883a 	mov	r4,r2
81100788:	11011c40 	call	811011c4 <write_reg>
				reg);
		status = TRUE;
8110078c:	00800044 	movi	r2,1
81100790:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100794:	e0bffd17 	ldw	r2,-12(fp)
}
81100798:	e037883a 	mov	sp,fp
8110079c:	dfc00117 	ldw	ra,4(sp)
811007a0:	df000017 	ldw	fp,0(sp)
811007a4:	dec00204 	addi	sp,sp,8
811007a8:	f800283a 	ret

811007ac <comm_int_flag_buffer_empty>:

bool comm_int_flag_buffer_empty(comm_channel_t *channel, bool *flag) {
811007ac:	defffa04 	addi	sp,sp,-24
811007b0:	dfc00515 	stw	ra,20(sp)
811007b4:	df000415 	stw	fp,16(sp)
811007b8:	df000404 	addi	fp,sp,16
811007bc:	e13ffe15 	stw	r4,-8(fp)
811007c0:	e17fff15 	stw	r5,-4(fp)
	bool status = FALSE;
811007c4:	e03ffc15 	stw	zero,-16(fp)
	alt_u32 reg = 0;
811007c8:	e03ffd15 	stw	zero,-12(fp)

	if (channel != NULL) {
811007cc:	e0bffe17 	ldw	r2,-8(fp)
811007d0:	10001126 	beq	r2,zero,81100818 <comm_int_flag_buffer_empty+0x6c>
		reg = read_reg(channel->channel_address,
811007d4:	e0bffe17 	ldw	r2,-8(fp)
811007d8:	10800017 	ldw	r2,0(r2)
811007dc:	01400144 	movi	r5,5
811007e0:	1009883a 	mov	r4,r2
811007e4:	11012100 	call	81101210 <read_reg>
811007e8:	e0bffd15 	stw	r2,-12(fp)
		COMM_INTERRUPT_FLAG_REG_OFFSET);

		if (reg & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
811007ec:	e0bffd17 	ldw	r2,-12(fp)
811007f0:	1080004c 	andi	r2,r2,1
811007f4:	10000426 	beq	r2,zero,81100808 <comm_int_flag_buffer_empty+0x5c>
			*flag = TRUE;
811007f8:	e0bfff17 	ldw	r2,-4(fp)
811007fc:	00c00044 	movi	r3,1
81100800:	10c00015 	stw	r3,0(r2)
81100804:	00000206 	br	81100810 <comm_int_flag_buffer_empty+0x64>
		} else {
			*flag = FALSE;
81100808:	e0bfff17 	ldw	r2,-4(fp)
8110080c:	10000015 	stw	zero,0(r2)
		}

		status = TRUE;
81100810:	00800044 	movi	r2,1
81100814:	e0bffc15 	stw	r2,-16(fp)
	}

	return status;
81100818:	e0bffc17 	ldw	r2,-16(fp)
}
8110081c:	e037883a 	mov	sp,fp
81100820:	dfc00117 	ldw	ra,4(sp)
81100824:	df000017 	ldw	fp,0(sp)
81100828:	dec00204 	addi	sp,sp,8
8110082c:	f800283a 	ret

81100830 <comm_config_windowing>:

bool comm_config_windowing(comm_channel_t *channel) {
81100830:	defffb04 	addi	sp,sp,-20
81100834:	dfc00415 	stw	ra,16(sp)
81100838:	df000315 	stw	fp,12(sp)
8110083c:	df000304 	addi	fp,sp,12
81100840:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100844:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100848:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
8110084c:	e0bfff17 	ldw	r2,-4(fp)
81100850:	10001926 	beq	r2,zero,811008b8 <comm_config_windowing+0x88>
		reg = read_reg(channel->channel_address,
81100854:	e0bfff17 	ldw	r2,-4(fp)
81100858:	10800017 	ldw	r2,0(r2)
8110085c:	000b883a 	mov	r5,zero
81100860:	1009883a 	mov	r4,r2
81100864:	11012100 	call	81101210 <read_reg>
81100868:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_CONTROL_REG_OFFSET);

		if (channel->windowing_config.masking) {
8110086c:	e0bfff17 	ldw	r2,-4(fp)
81100870:	10800117 	ldw	r2,4(r2)
81100874:	10000426 	beq	r2,zero,81100888 <comm_config_windowing+0x58>
			reg |= COMM_CONTROL_MASKING_EN_MASK;
81100878:	e0bffe17 	ldw	r2,-8(fp)
8110087c:	10804014 	ori	r2,r2,256
81100880:	e0bffe15 	stw	r2,-8(fp)
81100884:	00000406 	br	81100898 <comm_config_windowing+0x68>
		} else {
			reg &= (~COMM_CONTROL_MASKING_EN_MASK);
81100888:	e0fffe17 	ldw	r3,-8(fp)
8110088c:	00bfbfc4 	movi	r2,-257
81100890:	1884703a 	and	r2,r3,r2
81100894:	e0bffe15 	stw	r2,-8(fp)
		}

		write_reg(channel->channel_address, COMM_WINDOWING_CONTROL_REG_OFFSET,
81100898:	e0bfff17 	ldw	r2,-4(fp)
8110089c:	10800017 	ldw	r2,0(r2)
811008a0:	e1bffe17 	ldw	r6,-8(fp)
811008a4:	000b883a 	mov	r5,zero
811008a8:	1009883a 	mov	r4,r2
811008ac:	11011c40 	call	811011c4 <write_reg>
				reg);
		status = TRUE;
811008b0:	00800044 	movi	r2,1
811008b4:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
811008b8:	e0bffd17 	ldw	r2,-12(fp)
}
811008bc:	e037883a 	mov	sp,fp
811008c0:	dfc00117 	ldw	ra,4(sp)
811008c4:	df000017 	ldw	fp,0(sp)
811008c8:	dec00204 	addi	sp,sp,8
811008cc:	f800283a 	ret

811008d0 <comm_update_windowing>:

bool comm_update_windowing(comm_channel_t *channel) {
811008d0:	defffb04 	addi	sp,sp,-20
811008d4:	dfc00415 	stw	ra,16(sp)
811008d8:	df000315 	stw	fp,12(sp)
811008dc:	df000304 	addi	fp,sp,12
811008e0:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
811008e4:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
811008e8:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
811008ec:	e0bfff17 	ldw	r2,-4(fp)
811008f0:	10001126 	beq	r2,zero,81100938 <comm_update_windowing+0x68>
		reg = read_reg(channel->channel_address,
811008f4:	e0bfff17 	ldw	r2,-4(fp)
811008f8:	10800017 	ldw	r2,0(r2)
811008fc:	000b883a 	mov	r5,zero
81100900:	1009883a 	mov	r4,r2
81100904:	11012100 	call	81101210 <read_reg>
81100908:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_CONTROL_REG_OFFSET);

		if (reg & COMM_CONTROL_MASKING_EN_MASK) {
8110090c:	e0bffe17 	ldw	r2,-8(fp)
81100910:	1080400c 	andi	r2,r2,256
81100914:	10000426 	beq	r2,zero,81100928 <comm_update_windowing+0x58>
			channel->windowing_config.masking = TRUE;
81100918:	e0bfff17 	ldw	r2,-4(fp)
8110091c:	00c00044 	movi	r3,1
81100920:	10c00115 	stw	r3,4(r2)
81100924:	00000206 	br	81100930 <comm_update_windowing+0x60>
		} else {
			channel->windowing_config.masking = FALSE;
81100928:	e0bfff17 	ldw	r2,-4(fp)
8110092c:	10000115 	stw	zero,4(r2)
		}

		status = TRUE;
81100930:	00800044 	movi	r2,1
81100934:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100938:	e0bffd17 	ldw	r2,-12(fp)
}
8110093c:	e037883a 	mov	sp,fp
81100940:	dfc00117 	ldw	ra,4(sp)
81100944:	df000017 	ldw	fp,0(sp)
81100948:	dec00204 	addi	sp,sp,8
8110094c:	f800283a 	ret

81100950 <comm_config_link>:

bool comm_config_link(comm_channel_t *channel) {
81100950:	defffb04 	addi	sp,sp,-20
81100954:	dfc00415 	stw	ra,16(sp)
81100958:	df000315 	stw	fp,12(sp)
8110095c:	df000304 	addi	fp,sp,12
81100960:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100964:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100968:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
8110096c:	e0bfff17 	ldw	r2,-4(fp)
81100970:	10002f26 	beq	r2,zero,81100a30 <comm_config_link+0xe0>
		reg = read_reg(channel->channel_address,
81100974:	e0bfff17 	ldw	r2,-4(fp)
81100978:	10800017 	ldw	r2,0(r2)
8110097c:	000b883a 	mov	r5,zero
81100980:	1009883a 	mov	r4,r2
81100984:	11012100 	call	81101210 <read_reg>
81100988:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_CONTROL_REG_OFFSET);

		if (channel->link_config.autostart) {
8110098c:	e0bfff17 	ldw	r2,-4(fp)
81100990:	10800217 	ldw	r2,8(r2)
81100994:	10000426 	beq	r2,zero,811009a8 <comm_config_link+0x58>
			reg |= COMM_CONTROL_LINK_AUTOSTART_MASK;
81100998:	e0bffe17 	ldw	r2,-8(fp)
8110099c:	10800114 	ori	r2,r2,4
811009a0:	e0bffe15 	stw	r2,-8(fp)
811009a4:	00000406 	br	811009b8 <comm_config_link+0x68>
		} else {
			reg &= (~COMM_CONTROL_LINK_AUTOSTART_MASK);
811009a8:	e0fffe17 	ldw	r3,-8(fp)
811009ac:	00bffec4 	movi	r2,-5
811009b0:	1884703a 	and	r2,r3,r2
811009b4:	e0bffe15 	stw	r2,-8(fp)
		}
		if (channel->link_config.start) {
811009b8:	e0bfff17 	ldw	r2,-4(fp)
811009bc:	10800317 	ldw	r2,12(r2)
811009c0:	10000426 	beq	r2,zero,811009d4 <comm_config_link+0x84>
			reg |= COMM_CONTROL_LINK_START_MASK;
811009c4:	e0bffe17 	ldw	r2,-8(fp)
811009c8:	10800094 	ori	r2,r2,2
811009cc:	e0bffe15 	stw	r2,-8(fp)
811009d0:	00000406 	br	811009e4 <comm_config_link+0x94>
		} else {
			reg &= (~COMM_CONTROL_LINK_START_MASK);
811009d4:	e0fffe17 	ldw	r3,-8(fp)
811009d8:	00bfff44 	movi	r2,-3
811009dc:	1884703a 	and	r2,r3,r2
811009e0:	e0bffe15 	stw	r2,-8(fp)
		}
		if (channel->link_config.disconnect) {
811009e4:	e0bfff17 	ldw	r2,-4(fp)
811009e8:	10800417 	ldw	r2,16(r2)
811009ec:	10000426 	beq	r2,zero,81100a00 <comm_config_link+0xb0>
			reg |= COMM_CONTROL_LINK_DISCONNECT_MASK;
811009f0:	e0bffe17 	ldw	r2,-8(fp)
811009f4:	10800054 	ori	r2,r2,1
811009f8:	e0bffe15 	stw	r2,-8(fp)
811009fc:	00000406 	br	81100a10 <comm_config_link+0xc0>
		} else {
			reg &= (~COMM_CONTROL_LINK_DISCONNECT_MASK);
81100a00:	e0fffe17 	ldw	r3,-8(fp)
81100a04:	00bfff84 	movi	r2,-2
81100a08:	1884703a 	and	r2,r3,r2
81100a0c:	e0bffe15 	stw	r2,-8(fp)
		}

		write_reg(channel->channel_address, COMM_WINDOWING_CONTROL_REG_OFFSET,
81100a10:	e0bfff17 	ldw	r2,-4(fp)
81100a14:	10800017 	ldw	r2,0(r2)
81100a18:	e1bffe17 	ldw	r6,-8(fp)
81100a1c:	000b883a 	mov	r5,zero
81100a20:	1009883a 	mov	r4,r2
81100a24:	11011c40 	call	811011c4 <write_reg>
				reg);
		status = TRUE;
81100a28:	00800044 	movi	r2,1
81100a2c:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100a30:	e0bffd17 	ldw	r2,-12(fp)
}
81100a34:	e037883a 	mov	sp,fp
81100a38:	dfc00117 	ldw	ra,4(sp)
81100a3c:	df000017 	ldw	fp,0(sp)
81100a40:	dec00204 	addi	sp,sp,8
81100a44:	f800283a 	ret

81100a48 <comm_update_link>:

bool comm_update_link(comm_channel_t *channel) {
81100a48:	defffb04 	addi	sp,sp,-20
81100a4c:	dfc00415 	stw	ra,16(sp)
81100a50:	df000315 	stw	fp,12(sp)
81100a54:	df000304 	addi	fp,sp,12
81100a58:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100a5c:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100a60:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100a64:	e0bfff17 	ldw	r2,-4(fp)
81100a68:	10002326 	beq	r2,zero,81100af8 <comm_update_link+0xb0>
		reg = read_reg(channel->channel_address,
81100a6c:	e0bfff17 	ldw	r2,-4(fp)
81100a70:	10800017 	ldw	r2,0(r2)
81100a74:	000b883a 	mov	r5,zero
81100a78:	1009883a 	mov	r4,r2
81100a7c:	11012100 	call	81101210 <read_reg>
81100a80:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_CONTROL_REG_OFFSET);

		if (reg & COMM_CONTROL_LINK_AUTOSTART_MASK) {
81100a84:	e0bffe17 	ldw	r2,-8(fp)
81100a88:	1080010c 	andi	r2,r2,4
81100a8c:	10000426 	beq	r2,zero,81100aa0 <comm_update_link+0x58>
			channel->link_config.autostart = TRUE;
81100a90:	e0bfff17 	ldw	r2,-4(fp)
81100a94:	00c00044 	movi	r3,1
81100a98:	10c00215 	stw	r3,8(r2)
81100a9c:	00000206 	br	81100aa8 <comm_update_link+0x60>
		} else {
			channel->link_config.autostart = FALSE;
81100aa0:	e0bfff17 	ldw	r2,-4(fp)
81100aa4:	10000215 	stw	zero,8(r2)
		}
		if (reg & COMM_CONTROL_LINK_START_MASK) {
81100aa8:	e0bffe17 	ldw	r2,-8(fp)
81100aac:	1080008c 	andi	r2,r2,2
81100ab0:	10000426 	beq	r2,zero,81100ac4 <comm_update_link+0x7c>
			channel->link_config.start = TRUE;
81100ab4:	e0bfff17 	ldw	r2,-4(fp)
81100ab8:	00c00044 	movi	r3,1
81100abc:	10c00315 	stw	r3,12(r2)
81100ac0:	00000206 	br	81100acc <comm_update_link+0x84>
		} else {
			channel->link_config.start = FALSE;
81100ac4:	e0bfff17 	ldw	r2,-4(fp)
81100ac8:	10000315 	stw	zero,12(r2)
		}
		if (reg & COMM_CONTROL_LINK_DISCONNECT_MASK) {
81100acc:	e0bffe17 	ldw	r2,-8(fp)
81100ad0:	1080004c 	andi	r2,r2,1
81100ad4:	10000426 	beq	r2,zero,81100ae8 <comm_update_link+0xa0>
			channel->link_config.disconnect = TRUE;
81100ad8:	e0bfff17 	ldw	r2,-4(fp)
81100adc:	00c00044 	movi	r3,1
81100ae0:	10c00415 	stw	r3,16(r2)
81100ae4:	00000206 	br	81100af0 <comm_update_link+0xa8>
		} else {
			channel->link_config.disconnect = FALSE;
81100ae8:	e0bfff17 	ldw	r2,-4(fp)
81100aec:	10000415 	stw	zero,16(r2)
		}

		status = TRUE;
81100af0:	00800044 	movi	r2,1
81100af4:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100af8:	e0bffd17 	ldw	r2,-12(fp)
}
81100afc:	e037883a 	mov	sp,fp
81100b00:	dfc00117 	ldw	ra,4(sp)
81100b04:	df000017 	ldw	fp,0(sp)
81100b08:	dec00204 	addi	sp,sp,8
81100b0c:	f800283a 	ret

81100b10 <comm_update_link_error>:

bool comm_update_link_error(comm_channel_t *channel) {
81100b10:	defffb04 	addi	sp,sp,-20
81100b14:	dfc00415 	stw	ra,16(sp)
81100b18:	df000315 	stw	fp,12(sp)
81100b1c:	df000304 	addi	fp,sp,12
81100b20:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100b24:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100b28:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100b2c:	e0bfff17 	ldw	r2,-4(fp)
81100b30:	10002c26 	beq	r2,zero,81100be4 <comm_update_link_error+0xd4>
		reg = read_reg(channel->channel_address,
81100b34:	e0bfff17 	ldw	r2,-4(fp)
81100b38:	10800017 	ldw	r2,0(r2)
81100b3c:	01400044 	movi	r5,1
81100b40:	1009883a 	mov	r4,r2
81100b44:	11012100 	call	81101210 <read_reg>
81100b48:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_STATUS_REG_OFFSET);

		if (reg & COMM_STATUS_LINK_DISC_ERR_MASK) {
81100b4c:	e0bffe17 	ldw	r2,-8(fp)
81100b50:	1082000c 	andi	r2,r2,2048
81100b54:	10000426 	beq	r2,zero,81100b68 <comm_update_link_error+0x58>
			channel->link_error.disconnect = TRUE;
81100b58:	e0bfff17 	ldw	r2,-4(fp)
81100b5c:	00c00044 	movi	r3,1
81100b60:	10c00515 	stw	r3,20(r2)
81100b64:	00000206 	br	81100b70 <comm_update_link_error+0x60>
		} else {
			channel->link_error.disconnect = FALSE;
81100b68:	e0bfff17 	ldw	r2,-4(fp)
81100b6c:	10000515 	stw	zero,20(r2)
		}
		if (reg & COMM_STATUS_LINK_PAR_ERR_MASK) {
81100b70:	e0bffe17 	ldw	r2,-8(fp)
81100b74:	1081000c 	andi	r2,r2,1024
81100b78:	10000426 	beq	r2,zero,81100b8c <comm_update_link_error+0x7c>
			channel->link_error.parity = TRUE;
81100b7c:	e0bfff17 	ldw	r2,-4(fp)
81100b80:	00c00044 	movi	r3,1
81100b84:	10c00615 	stw	r3,24(r2)
81100b88:	00000206 	br	81100b94 <comm_update_link_error+0x84>
		} else {
			channel->link_error.parity = FALSE;
81100b8c:	e0bfff17 	ldw	r2,-4(fp)
81100b90:	10000615 	stw	zero,24(r2)
		}
		if (reg & COMM_STATUS_LINK_ESC_ERR_MASK) {
81100b94:	e0bffe17 	ldw	r2,-8(fp)
81100b98:	1080800c 	andi	r2,r2,512
81100b9c:	10000426 	beq	r2,zero,81100bb0 <comm_update_link_error+0xa0>
			channel->link_error.escape = TRUE;
81100ba0:	e0bfff17 	ldw	r2,-4(fp)
81100ba4:	00c00044 	movi	r3,1
81100ba8:	10c00715 	stw	r3,28(r2)
81100bac:	00000206 	br	81100bb8 <comm_update_link_error+0xa8>
		} else {
			channel->link_error.escape = FALSE;
81100bb0:	e0bfff17 	ldw	r2,-4(fp)
81100bb4:	10000715 	stw	zero,28(r2)
		}
		if (reg & COMM_STATUS_LINK_CRED_ERR_MASK) {
81100bb8:	e0bffe17 	ldw	r2,-8(fp)
81100bbc:	1080400c 	andi	r2,r2,256
81100bc0:	10000426 	beq	r2,zero,81100bd4 <comm_update_link_error+0xc4>
			channel->link_error.credit = TRUE;
81100bc4:	e0bfff17 	ldw	r2,-4(fp)
81100bc8:	00c00044 	movi	r3,1
81100bcc:	10c00815 	stw	r3,32(r2)
81100bd0:	00000206 	br	81100bdc <comm_update_link_error+0xcc>
		} else {
			channel->link_error.credit = FALSE;
81100bd4:	e0bfff17 	ldw	r2,-4(fp)
81100bd8:	10000815 	stw	zero,32(r2)
		}

		status = TRUE;
81100bdc:	00800044 	movi	r2,1
81100be0:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100be4:	e0bffd17 	ldw	r2,-12(fp)
}
81100be8:	e037883a 	mov	sp,fp
81100bec:	dfc00117 	ldw	ra,4(sp)
81100bf0:	df000017 	ldw	fp,0(sp)
81100bf4:	dec00204 	addi	sp,sp,8
81100bf8:	f800283a 	ret

81100bfc <comm_update_link_status>:

bool comm_update_link_status(comm_channel_t *channel) {
81100bfc:	defffb04 	addi	sp,sp,-20
81100c00:	dfc00415 	stw	ra,16(sp)
81100c04:	df000315 	stw	fp,12(sp)
81100c08:	df000304 	addi	fp,sp,12
81100c0c:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100c10:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100c14:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100c18:	e0bfff17 	ldw	r2,-4(fp)
81100c1c:	10002326 	beq	r2,zero,81100cac <comm_update_link_status+0xb0>
		reg = read_reg(channel->channel_address,
81100c20:	e0bfff17 	ldw	r2,-4(fp)
81100c24:	10800017 	ldw	r2,0(r2)
81100c28:	01400044 	movi	r5,1
81100c2c:	1009883a 	mov	r4,r2
81100c30:	11012100 	call	81101210 <read_reg>
81100c34:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_STATUS_REG_OFFSET);

		if (reg & COMM_STATUS_LINK_STARTED_MASK) {
81100c38:	e0bffe17 	ldw	r2,-8(fp)
81100c3c:	1080010c 	andi	r2,r2,4
81100c40:	10000426 	beq	r2,zero,81100c54 <comm_update_link_status+0x58>
			channel->link_status.started = TRUE;
81100c44:	e0bfff17 	ldw	r2,-4(fp)
81100c48:	00c00044 	movi	r3,1
81100c4c:	10c00915 	stw	r3,36(r2)
81100c50:	00000206 	br	81100c5c <comm_update_link_status+0x60>
		} else {
			channel->link_status.started = FALSE;
81100c54:	e0bfff17 	ldw	r2,-4(fp)
81100c58:	10000915 	stw	zero,36(r2)
		}
		if (reg & COMM_STATUS_LINK_CONNECTING_MASK) {
81100c5c:	e0bffe17 	ldw	r2,-8(fp)
81100c60:	1080008c 	andi	r2,r2,2
81100c64:	10000426 	beq	r2,zero,81100c78 <comm_update_link_status+0x7c>
			channel->link_status.connecting = TRUE;
81100c68:	e0bfff17 	ldw	r2,-4(fp)
81100c6c:	00c00044 	movi	r3,1
81100c70:	10c00a15 	stw	r3,40(r2)
81100c74:	00000206 	br	81100c80 <comm_update_link_status+0x84>
		} else {
			channel->link_status.connecting = FALSE;
81100c78:	e0bfff17 	ldw	r2,-4(fp)
81100c7c:	10000a15 	stw	zero,40(r2)
		}
		if (reg & COMM_STATUS_LINK_RUNNING_MASK) {
81100c80:	e0bffe17 	ldw	r2,-8(fp)
81100c84:	1080004c 	andi	r2,r2,1
81100c88:	10000426 	beq	r2,zero,81100c9c <comm_update_link_status+0xa0>
			channel->link_status.running = TRUE;
81100c8c:	e0bfff17 	ldw	r2,-4(fp)
81100c90:	00c00044 	movi	r3,1
81100c94:	10c00b15 	stw	r3,44(r2)
81100c98:	00000206 	br	81100ca4 <comm_update_link_status+0xa8>
		} else {
			channel->link_status.running = FALSE;
81100c9c:	e0bfff17 	ldw	r2,-4(fp)
81100ca0:	10000b15 	stw	zero,44(r2)
		}

		status = TRUE;
81100ca4:	00800044 	movi	r2,1
81100ca8:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100cac:	e0bffd17 	ldw	r2,-12(fp)
}
81100cb0:	e037883a 	mov	sp,fp
81100cb4:	dfc00117 	ldw	ra,4(sp)
81100cb8:	df000017 	ldw	fp,0(sp)
81100cbc:	dec00204 	addi	sp,sp,8
81100cc0:	f800283a 	ret

81100cc4 <comm_update_timecode_rx>:

bool comm_update_timecode_rx(comm_channel_t *channel) {
81100cc4:	defffb04 	addi	sp,sp,-20
81100cc8:	dfc00415 	stw	ra,16(sp)
81100ccc:	df000315 	stw	fp,12(sp)
81100cd0:	df000304 	addi	fp,sp,12
81100cd4:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100cd8:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100cdc:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100ce0:	e0bfff17 	ldw	r2,-4(fp)
81100ce4:	10001d26 	beq	r2,zero,81100d5c <comm_update_timecode_rx+0x98>
		reg = read_reg(channel->channel_address,
81100ce8:	e0bfff17 	ldw	r2,-4(fp)
81100cec:	10800017 	ldw	r2,0(r2)
81100cf0:	01400084 	movi	r5,2
81100cf4:	1009883a 	mov	r4,r2
81100cf8:	11012100 	call	81101210 <read_reg>
81100cfc:	e0bffe15 	stw	r2,-8(fp)
		COMM_TIMECODE_RX_REG_OFFSET);

		channel->timecode_rx.control = (alt_u8) ((reg
				& COMM_TIMECODE_RX_CONTROL_MASK) >> 7);
81100d00:	e0bffe17 	ldw	r2,-8(fp)
81100d04:	1080600c 	andi	r2,r2,384
81100d08:	1004d1fa 	srli	r2,r2,7

	if (channel != NULL) {
		reg = read_reg(channel->channel_address,
		COMM_TIMECODE_RX_REG_OFFSET);

		channel->timecode_rx.control = (alt_u8) ((reg
81100d0c:	1007883a 	mov	r3,r2
81100d10:	e0bfff17 	ldw	r2,-4(fp)
81100d14:	10c00c05 	stb	r3,48(r2)
				& COMM_TIMECODE_RX_CONTROL_MASK) >> 7);
		channel->timecode_rx.counter = (alt_u8) ((reg
				& COMM_TIMECODE_RX_COUNTER_MASK) >> 1);
81100d18:	e0bffe17 	ldw	r2,-8(fp)
81100d1c:	10801f8c 	andi	r2,r2,126
81100d20:	1004d07a 	srli	r2,r2,1
		reg = read_reg(channel->channel_address,
		COMM_TIMECODE_RX_REG_OFFSET);

		channel->timecode_rx.control = (alt_u8) ((reg
				& COMM_TIMECODE_RX_CONTROL_MASK) >> 7);
		channel->timecode_rx.counter = (alt_u8) ((reg
81100d24:	1007883a 	mov	r3,r2
81100d28:	e0bfff17 	ldw	r2,-4(fp)
81100d2c:	10c00c45 	stb	r3,49(r2)
				& COMM_TIMECODE_RX_COUNTER_MASK) >> 1);
		if (reg & COMM_TIMECODE_RX_RECEIVED_MASK) {
81100d30:	e0bffe17 	ldw	r2,-8(fp)
81100d34:	1080004c 	andi	r2,r2,1
81100d38:	10000426 	beq	r2,zero,81100d4c <comm_update_timecode_rx+0x88>
			channel->timecode_rx.received = TRUE;
81100d3c:	e0bfff17 	ldw	r2,-4(fp)
81100d40:	00c00044 	movi	r3,1
81100d44:	10c00d15 	stw	r3,52(r2)
81100d48:	00000206 	br	81100d54 <comm_update_timecode_rx+0x90>
		} else {
			channel->timecode_rx.received = FALSE;
81100d4c:	e0bfff17 	ldw	r2,-4(fp)
81100d50:	10000d15 	stw	zero,52(r2)
		}

		status = TRUE;
81100d54:	00800044 	movi	r2,1
81100d58:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100d5c:	e0bffd17 	ldw	r2,-12(fp)
}
81100d60:	e037883a 	mov	sp,fp
81100d64:	dfc00117 	ldw	ra,4(sp)
81100d68:	df000017 	ldw	fp,0(sp)
81100d6c:	dec00204 	addi	sp,sp,8
81100d70:	f800283a 	ret

81100d74 <coom_clear_timecode_rx_received>:

bool coom_clear_timecode_rx_received(comm_channel_t *channel) {
81100d74:	defffb04 	addi	sp,sp,-20
81100d78:	dfc00415 	stw	ra,16(sp)
81100d7c:	df000315 	stw	fp,12(sp)
81100d80:	df000304 	addi	fp,sp,12
81100d84:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100d88:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100d8c:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100d90:	e0bfff17 	ldw	r2,-4(fp)
81100d94:	10000a26 	beq	r2,zero,81100dc0 <coom_clear_timecode_rx_received+0x4c>
		reg = COMM_TIMECODE_RX_RECEIVED_MASK;
81100d98:	00800044 	movi	r2,1
81100d9c:	e0bffe15 	stw	r2,-8(fp)

		write_reg(channel->channel_address, COMM_TIMECODE_RX_REG_OFFSET, reg);
81100da0:	e0bfff17 	ldw	r2,-4(fp)
81100da4:	10800017 	ldw	r2,0(r2)
81100da8:	e1bffe17 	ldw	r6,-8(fp)
81100dac:	01400084 	movi	r5,2
81100db0:	1009883a 	mov	r4,r2
81100db4:	11011c40 	call	811011c4 <write_reg>
		status = TRUE;
81100db8:	00800044 	movi	r2,1
81100dbc:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100dc0:	e0bffd17 	ldw	r2,-12(fp)
}
81100dc4:	e037883a 	mov	sp,fp
81100dc8:	dfc00117 	ldw	ra,4(sp)
81100dcc:	df000017 	ldw	fp,0(sp)
81100dd0:	dec00204 	addi	sp,sp,8
81100dd4:	f800283a 	ret

81100dd8 <comm_send_timecode_tx>:

bool comm_send_timecode_tx(comm_channel_t *channel) {
81100dd8:	defffb04 	addi	sp,sp,-20
81100ddc:	dfc00415 	stw	ra,16(sp)
81100de0:	df000315 	stw	fp,12(sp)
81100de4:	df000304 	addi	fp,sp,12
81100de8:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100dec:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100df0:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100df4:	e0bfff17 	ldw	r2,-4(fp)
81100df8:	10002326 	beq	r2,zero,81100e88 <comm_send_timecode_tx+0xb0>
		reg |= (alt_u32) (channel->timecode_tx.control << 7);
81100dfc:	e0bfff17 	ldw	r2,-4(fp)
81100e00:	10800e03 	ldbu	r2,56(r2)
81100e04:	10803fcc 	andi	r2,r2,255
81100e08:	100491fa 	slli	r2,r2,7
81100e0c:	1007883a 	mov	r3,r2
81100e10:	e0bffe17 	ldw	r2,-8(fp)
81100e14:	10c4b03a 	or	r2,r2,r3
81100e18:	e0bffe15 	stw	r2,-8(fp)
		reg |= (alt_u32) (channel->timecode_tx.counter << 1);
81100e1c:	e0bfff17 	ldw	r2,-4(fp)
81100e20:	10800e43 	ldbu	r2,57(r2)
81100e24:	10803fcc 	andi	r2,r2,255
81100e28:	1085883a 	add	r2,r2,r2
81100e2c:	1007883a 	mov	r3,r2
81100e30:	e0bffe17 	ldw	r2,-8(fp)
81100e34:	10c4b03a 	or	r2,r2,r3
81100e38:	e0bffe15 	stw	r2,-8(fp)
		if (channel->timecode_tx.send) {
81100e3c:	e0bfff17 	ldw	r2,-4(fp)
81100e40:	10800f17 	ldw	r2,60(r2)
81100e44:	10000426 	beq	r2,zero,81100e58 <comm_send_timecode_tx+0x80>
			reg |= COMM_TIMECODE_TX_SEND_MASK;
81100e48:	e0bffe17 	ldw	r2,-8(fp)
81100e4c:	10800054 	ori	r2,r2,1
81100e50:	e0bffe15 	stw	r2,-8(fp)
81100e54:	00000406 	br	81100e68 <comm_send_timecode_tx+0x90>
		} else {
			reg &= (~COMM_TIMECODE_TX_SEND_MASK);
81100e58:	e0fffe17 	ldw	r3,-8(fp)
81100e5c:	00bfff84 	movi	r2,-2
81100e60:	1884703a 	and	r2,r3,r2
81100e64:	e0bffe15 	stw	r2,-8(fp)
		}

		write_reg(channel->channel_address, COMM_TIMECODE_TX_REG_OFFSET, reg);
81100e68:	e0bfff17 	ldw	r2,-4(fp)
81100e6c:	10800017 	ldw	r2,0(r2)
81100e70:	e1bffe17 	ldw	r6,-8(fp)
81100e74:	014000c4 	movi	r5,3
81100e78:	1009883a 	mov	r4,r2
81100e7c:	11011c40 	call	811011c4 <write_reg>
		status = TRUE;
81100e80:	00800044 	movi	r2,1
81100e84:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100e88:	e0bffd17 	ldw	r2,-12(fp)
}
81100e8c:	e037883a 	mov	sp,fp
81100e90:	dfc00117 	ldw	ra,4(sp)
81100e94:	df000017 	ldw	fp,0(sp)
81100e98:	dec00204 	addi	sp,sp,8
81100e9c:	f800283a 	ret

81100ea0 <comm_update_timecode_tx>:

bool comm_update_timecode_tx(comm_channel_t *channel) {
81100ea0:	defffb04 	addi	sp,sp,-20
81100ea4:	dfc00415 	stw	ra,16(sp)
81100ea8:	df000315 	stw	fp,12(sp)
81100eac:	df000304 	addi	fp,sp,12
81100eb0:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100eb4:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100eb8:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100ebc:	e0bfff17 	ldw	r2,-4(fp)
81100ec0:	10001d26 	beq	r2,zero,81100f38 <comm_update_timecode_tx+0x98>
		reg = read_reg(channel->channel_address,
81100ec4:	e0bfff17 	ldw	r2,-4(fp)
81100ec8:	10800017 	ldw	r2,0(r2)
81100ecc:	014000c4 	movi	r5,3
81100ed0:	1009883a 	mov	r4,r2
81100ed4:	11012100 	call	81101210 <read_reg>
81100ed8:	e0bffe15 	stw	r2,-8(fp)
		COMM_TIMECODE_TX_REG_OFFSET);

		channel->timecode_tx.control = (alt_u8) ((reg
				& COMM_TIMECODE_TX_CONTROL_MASK) >> 7);
81100edc:	e0bffe17 	ldw	r2,-8(fp)
81100ee0:	1080600c 	andi	r2,r2,384
81100ee4:	1004d1fa 	srli	r2,r2,7

	if (channel != NULL) {
		reg = read_reg(channel->channel_address,
		COMM_TIMECODE_TX_REG_OFFSET);

		channel->timecode_tx.control = (alt_u8) ((reg
81100ee8:	1007883a 	mov	r3,r2
81100eec:	e0bfff17 	ldw	r2,-4(fp)
81100ef0:	10c00e05 	stb	r3,56(r2)
				& COMM_TIMECODE_TX_CONTROL_MASK) >> 7);
		channel->timecode_tx.counter = (alt_u8) ((reg
				& COMM_TIMECODE_TX_COUNTER_MASK) >> 1);
81100ef4:	e0bffe17 	ldw	r2,-8(fp)
81100ef8:	10801f8c 	andi	r2,r2,126
81100efc:	1004d07a 	srli	r2,r2,1
		reg = read_reg(channel->channel_address,
		COMM_TIMECODE_TX_REG_OFFSET);

		channel->timecode_tx.control = (alt_u8) ((reg
				& COMM_TIMECODE_TX_CONTROL_MASK) >> 7);
		channel->timecode_tx.counter = (alt_u8) ((reg
81100f00:	1007883a 	mov	r3,r2
81100f04:	e0bfff17 	ldw	r2,-4(fp)
81100f08:	10c00e45 	stb	r3,57(r2)
				& COMM_TIMECODE_TX_COUNTER_MASK) >> 1);
		if (reg & COMM_TIMECODE_TX_SEND_MASK) {
81100f0c:	e0bffe17 	ldw	r2,-8(fp)
81100f10:	1080004c 	andi	r2,r2,1
81100f14:	10000426 	beq	r2,zero,81100f28 <comm_update_timecode_tx+0x88>
			channel->timecode_tx.send = TRUE;
81100f18:	e0bfff17 	ldw	r2,-4(fp)
81100f1c:	00c00044 	movi	r3,1
81100f20:	10c00f15 	stw	r3,60(r2)
81100f24:	00000206 	br	81100f30 <comm_update_timecode_tx+0x90>
		} else {
			channel->timecode_tx.send = FALSE;
81100f28:	e0bfff17 	ldw	r2,-4(fp)
81100f2c:	10000f15 	stw	zero,60(r2)
		}

		status = TRUE;
81100f30:	00800044 	movi	r2,1
81100f34:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100f38:	e0bffd17 	ldw	r2,-12(fp)
}
81100f3c:	e037883a 	mov	sp,fp
81100f40:	dfc00117 	ldw	ra,4(sp)
81100f44:	df000017 	ldw	fp,0(sp)
81100f48:	dec00204 	addi	sp,sp,8
81100f4c:	f800283a 	ret

81100f50 <comm_update_buffers_status>:

bool comm_update_buffers_status(comm_channel_t *channel) {
81100f50:	defffb04 	addi	sp,sp,-20
81100f54:	dfc00415 	stw	ra,16(sp)
81100f58:	df000315 	stw	fp,12(sp)
81100f5c:	df000304 	addi	fp,sp,12
81100f60:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100f64:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100f68:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100f6c:	e0bfff17 	ldw	r2,-4(fp)
81100f70:	10001a26 	beq	r2,zero,81100fdc <comm_update_buffers_status+0x8c>
		reg = read_reg(channel->channel_address,
81100f74:	e0bfff17 	ldw	r2,-4(fp)
81100f78:	10800017 	ldw	r2,0(r2)
81100f7c:	01400184 	movi	r5,6
81100f80:	1009883a 	mov	r4,r2
81100f84:	11012100 	call	81101210 <read_reg>
81100f88:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_BUFFER_REG_OFFSET);

		if (reg & COMM_BUFFER_STATUS_LEFT_BUFFER_EMPTY_MASK) {
81100f8c:	e0bffe17 	ldw	r2,-8(fp)
81100f90:	1080400c 	andi	r2,r2,256
81100f94:	10000426 	beq	r2,zero,81100fa8 <comm_update_buffers_status+0x58>
			channel->buffer_status.left_buffer_empty = TRUE;
81100f98:	e0bfff17 	ldw	r2,-4(fp)
81100f9c:	00c00044 	movi	r3,1
81100fa0:	10c01315 	stw	r3,76(r2)
81100fa4:	00000206 	br	81100fb0 <comm_update_buffers_status+0x60>
		} else {
			channel->buffer_status.left_buffer_empty = FALSE;
81100fa8:	e0bfff17 	ldw	r2,-4(fp)
81100fac:	10001315 	stw	zero,76(r2)
		}
		if (reg & COMM_BUFFER_STATUS_RIGHT_BUFFER_EMPTY_MASK) {
81100fb0:	e0bffe17 	ldw	r2,-8(fp)
81100fb4:	1080004c 	andi	r2,r2,1
81100fb8:	10000426 	beq	r2,zero,81100fcc <comm_update_buffers_status+0x7c>
			channel->buffer_status.right_buffer_empty = TRUE;
81100fbc:	e0bfff17 	ldw	r2,-4(fp)
81100fc0:	00c00044 	movi	r3,1
81100fc4:	10c01415 	stw	r3,80(r2)
81100fc8:	00000206 	br	81100fd4 <comm_update_buffers_status+0x84>
		} else {
			channel->buffer_status.right_buffer_empty = FALSE;
81100fcc:	e0bfff17 	ldw	r2,-4(fp)
81100fd0:	10001415 	stw	zero,80(r2)
		}

		status = TRUE;
81100fd4:	00800044 	movi	r2,1
81100fd8:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100fdc:	e0bffd17 	ldw	r2,-12(fp)
}
81100fe0:	e037883a 	mov	sp,fp
81100fe4:	dfc00117 	ldw	ra,4(sp)
81100fe8:	df000017 	ldw	fp,0(sp)
81100fec:	dec00204 	addi	sp,sp,8
81100ff0:	f800283a 	ret

81100ff4 <comm_init_channel>:

bool comm_init_channel(comm_channel_t *channel, alt_u8 spw_channel) {
81100ff4:	defffb04 	addi	sp,sp,-20
81100ff8:	dfc00415 	stw	ra,16(sp)
81100ffc:	df000315 	stw	fp,12(sp)
81101000:	df000304 	addi	fp,sp,12
81101004:	e13ffe15 	stw	r4,-8(fp)
81101008:	2805883a 	mov	r2,r5
8110100c:	e0bfff05 	stb	r2,-4(fp)
	bool status = FALSE;
81101010:	e03ffd15 	stw	zero,-12(fp)

	if (channel != NULL) {
81101014:	e0bffe17 	ldw	r2,-8(fp)
81101018:	10006426 	beq	r2,zero,811011ac <comm_init_channel+0x1b8>
		status = TRUE;
8110101c:	00800044 	movi	r2,1
81101020:	e0bffd15 	stw	r2,-12(fp)

		switch (spw_channel) {
81101024:	e0bfff03 	ldbu	r2,-4(fp)
81101028:	10c00268 	cmpgeui	r3,r2,9
8110102c:	1800371e 	bne	r3,zero,8110110c <comm_init_channel+0x118>
81101030:	100690ba 	slli	r3,r2,2
81101034:	00a04434 	movhi	r2,33040
81101038:	10841204 	addi	r2,r2,4168
8110103c:	1885883a 	add	r2,r3,r2
81101040:	10800017 	ldw	r2,0(r2)
81101044:	1000683a 	jmp	r2
81101048:	8110110c 	andi	r4,r16,16452
8110104c:	8110106c 	andhi	r4,r16,16449
81101050:	81101080 	call	88110108 <__reset+0x20f0108>
81101054:	81101094 	ori	r4,r16,16450
81101058:	811010a8 	cmpgeui	r4,r16,16450
8110105c:	811010bc 	xorhi	r4,r16,16450
81101060:	811010d0 	cmplti	r4,r16,16451
81101064:	811010e4 	muli	r4,r16,16451
81101068:	811010f8 	rdprs	r4,r16,16451
		case spacewire_channel_a:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_A_BASE_ADDR;
8110106c:	e0fffe17 	ldw	r3,-8(fp)
81101070:	00a04834 	movhi	r2,33056
81101074:	108b0004 	addi	r2,r2,11264
81101078:	18800015 	stw	r2,0(r3)
			break;
8110107c:	00002506 	br	81101114 <comm_init_channel+0x120>
		case spacewire_channel_b:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_B_BASE_ADDR;
81101080:	e0fffe17 	ldw	r3,-8(fp)
81101084:	00a04834 	movhi	r2,33056
81101088:	108a0004 	addi	r2,r2,10240
8110108c:	18800015 	stw	r2,0(r3)
			break;
81101090:	00002006 	br	81101114 <comm_init_channel+0x120>
		case spacewire_channel_c:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_C_BASE_ADDR;
81101094:	e0fffe17 	ldw	r3,-8(fp)
81101098:	00a04834 	movhi	r2,33056
8110109c:	10890004 	addi	r2,r2,9216
811010a0:	18800015 	stw	r2,0(r3)
			break;
811010a4:	00001b06 	br	81101114 <comm_init_channel+0x120>
		case spacewire_channel_d:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_D_BASE_ADDR;
811010a8:	e0fffe17 	ldw	r3,-8(fp)
811010ac:	00a04834 	movhi	r2,33056
811010b0:	10880004 	addi	r2,r2,8192
811010b4:	18800015 	stw	r2,0(r3)
			break;
811010b8:	00001606 	br	81101114 <comm_init_channel+0x120>
		case spacewire_channel_e:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_E_BASE_ADDR;
811010bc:	e0fffe17 	ldw	r3,-8(fp)
811010c0:	00a04834 	movhi	r2,33056
811010c4:	10870004 	addi	r2,r2,7168
811010c8:	18800015 	stw	r2,0(r3)
			break;
811010cc:	00001106 	br	81101114 <comm_init_channel+0x120>
		case spacewire_channel_f:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_F_BASE_ADDR;
811010d0:	e0fffe17 	ldw	r3,-8(fp)
811010d4:	00a04834 	movhi	r2,33056
811010d8:	10860004 	addi	r2,r2,6144
811010dc:	18800015 	stw	r2,0(r3)
			break;
811010e0:	00000c06 	br	81101114 <comm_init_channel+0x120>
		case spacewire_channel_g:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_G_BASE_ADDR;
811010e4:	e0fffe17 	ldw	r3,-8(fp)
811010e8:	00a04834 	movhi	r2,33056
811010ec:	10850004 	addi	r2,r2,5120
811010f0:	18800015 	stw	r2,0(r3)
			break;
811010f4:	00000706 	br	81101114 <comm_init_channel+0x120>
		case spacewire_channel_h:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_H_BASE_ADDR;
811010f8:	e0fffe17 	ldw	r3,-8(fp)
811010fc:	00a04834 	movhi	r2,33056
81101100:	10840004 	addi	r2,r2,4096
81101104:	18800015 	stw	r2,0(r3)
			break;
81101108:	00000206 	br	81101114 <comm_init_channel+0x120>
		default:
			status = FALSE;
8110110c:	e03ffd15 	stw	zero,-12(fp)
			break;
81101110:	0001883a 	nop
		}

		if (status) {
81101114:	e0bffd17 	ldw	r2,-12(fp)
81101118:	10002426 	beq	r2,zero,811011ac <comm_init_channel+0x1b8>
			if (!comm_update_windowing(channel)) {
8110111c:	e13ffe17 	ldw	r4,-8(fp)
81101120:	11008d00 	call	811008d0 <comm_update_windowing>
81101124:	1000011e 	bne	r2,zero,8110112c <comm_init_channel+0x138>
				status = FALSE;
81101128:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_link(channel)) {
8110112c:	e13ffe17 	ldw	r4,-8(fp)
81101130:	1100a480 	call	81100a48 <comm_update_link>
81101134:	1000011e 	bne	r2,zero,8110113c <comm_init_channel+0x148>
				status = FALSE;
81101138:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_link_error(channel)) {
8110113c:	e13ffe17 	ldw	r4,-8(fp)
81101140:	1100b100 	call	81100b10 <comm_update_link_error>
81101144:	1000011e 	bne	r2,zero,8110114c <comm_init_channel+0x158>
				status = FALSE;
81101148:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_link_status(channel)) {
8110114c:	e13ffe17 	ldw	r4,-8(fp)
81101150:	1100bfc0 	call	81100bfc <comm_update_link_status>
81101154:	1000011e 	bne	r2,zero,8110115c <comm_init_channel+0x168>
				status = FALSE;
81101158:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_timecode_rx(channel)) {
8110115c:	e13ffe17 	ldw	r4,-8(fp)
81101160:	1100cc40 	call	81100cc4 <comm_update_timecode_rx>
81101164:	1000011e 	bne	r2,zero,8110116c <comm_init_channel+0x178>
				status = FALSE;
81101168:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_timecode_tx(channel)) {
8110116c:	e13ffe17 	ldw	r4,-8(fp)
81101170:	1100ea00 	call	81100ea0 <comm_update_timecode_tx>
81101174:	1000011e 	bne	r2,zero,8110117c <comm_init_channel+0x188>
				status = FALSE;
81101178:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_int_control(channel)) {
8110117c:	e13ffe17 	ldw	r4,-8(fp)
81101180:	11006200 	call	81100620 <comm_update_int_control>
81101184:	1000011e 	bne	r2,zero,8110118c <comm_init_channel+0x198>
				status = FALSE;
81101188:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_int_flags(channel)) {
8110118c:	e13ffe17 	ldw	r4,-8(fp)
81101190:	11006c40 	call	811006c4 <comm_update_int_flags>
81101194:	1000011e 	bne	r2,zero,8110119c <comm_init_channel+0x1a8>
				status = FALSE;
81101198:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_buffers_status(channel)) {
8110119c:	e13ffe17 	ldw	r4,-8(fp)
811011a0:	1100f500 	call	81100f50 <comm_update_buffers_status>
811011a4:	1000011e 	bne	r2,zero,811011ac <comm_init_channel+0x1b8>
				status = FALSE;
811011a8:	e03ffd15 	stw	zero,-12(fp)
			}
		}
	}
	return status;
811011ac:	e0bffd17 	ldw	r2,-12(fp)
}
811011b0:	e037883a 	mov	sp,fp
811011b4:	dfc00117 	ldw	ra,4(sp)
811011b8:	df000017 	ldw	fp,0(sp)
811011bc:	dec00204 	addi	sp,sp,8
811011c0:	f800283a 	ret

811011c4 <write_reg>:
//! [public functions]

//! [private functions]
static bool write_reg(alt_u32 *address, alt_u32 offset, alt_u32 value) {
811011c4:	defffc04 	addi	sp,sp,-16
811011c8:	df000315 	stw	fp,12(sp)
811011cc:	df000304 	addi	fp,sp,12
811011d0:	e13ffd15 	stw	r4,-12(fp)
811011d4:	e17ffe15 	stw	r5,-8(fp)
811011d8:	e1bfff15 	stw	r6,-4(fp)
	*(address + offset) = value;
811011dc:	e0bffe17 	ldw	r2,-8(fp)
811011e0:	1085883a 	add	r2,r2,r2
811011e4:	1085883a 	add	r2,r2,r2
811011e8:	1007883a 	mov	r3,r2
811011ec:	e0bffd17 	ldw	r2,-12(fp)
811011f0:	10c5883a 	add	r2,r2,r3
811011f4:	e0ffff17 	ldw	r3,-4(fp)
811011f8:	10c00015 	stw	r3,0(r2)
	return TRUE;
811011fc:	00800044 	movi	r2,1
}
81101200:	e037883a 	mov	sp,fp
81101204:	df000017 	ldw	fp,0(sp)
81101208:	dec00104 	addi	sp,sp,4
8110120c:	f800283a 	ret

81101210 <read_reg>:

static alt_u32 read_reg(alt_u32 *address, alt_u32 offset) {
81101210:	defffc04 	addi	sp,sp,-16
81101214:	df000315 	stw	fp,12(sp)
81101218:	df000304 	addi	fp,sp,12
8110121c:	e13ffe15 	stw	r4,-8(fp)
81101220:	e17fff15 	stw	r5,-4(fp)
	alt_u32 value;

	value = *(address + offset);
81101224:	e0bfff17 	ldw	r2,-4(fp)
81101228:	1085883a 	add	r2,r2,r2
8110122c:	1085883a 	add	r2,r2,r2
81101230:	1007883a 	mov	r3,r2
81101234:	e0bffe17 	ldw	r2,-8(fp)
81101238:	10c5883a 	add	r2,r2,r3
8110123c:	10800017 	ldw	r2,0(r2)
81101240:	e0bffd15 	stw	r2,-12(fp)
	return value;
81101244:	e0bffd17 	ldw	r2,-12(fp)
}
81101248:	e037883a 	mov	sp,fp
8110124c:	df000017 	ldw	fp,0(sp)
81101250:	dec00104 	addi	sp,sp,4
81101254:	f800283a 	ret

81101258 <fee_init_m1_dma>:
#include "fee_buffers.h"

alt_msgdma_dev *dma_m1_dev = NULL;
alt_msgdma_dev *dma_m2_dev = NULL;

bool fee_init_m1_dma(void) {
81101258:	defffc04 	addi	sp,sp,-16
8110125c:	dfc00315 	stw	ra,12(sp)
81101260:	df000215 	stw	fp,8(sp)
81101264:	df000204 	addi	fp,sp,8
	bool status = TRUE;
81101268:	00800044 	movi	r2,1
8110126c:	e0bffe15 	stw	r2,-8(fp)
	alt_u16 counter = 0;
81101270:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	dma_m1_dev = alt_msgdma_open((char *) FEE_DMA_M1_NAME);
81101274:	012044b4 	movhi	r4,33042
81101278:	21312d04 	addi	r4,r4,-15180
8110127c:	111b21c0 	call	8111b21c <alt_msgdma_open>
81101280:	d0a02315 	stw	r2,-32628(gp)

	// check if the device was opened
	if (dma_m1_dev == NULL) {
81101284:	d0a02317 	ldw	r2,-32628(gp)
81101288:	1000021e 	bne	r2,zero,81101294 <fee_init_m1_dma+0x3c>
		// device not opened
		status = FALSE;
8110128c:	e03ffe15 	stw	zero,-8(fp)
81101290:	00001506 	br	811012e8 <fee_init_m1_dma+0x90>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dma_m1_dev->csr_base,
81101294:	d0a02317 	ldw	r2,-32628(gp)
81101298:	10800317 	ldw	r2,12(r2)
8110129c:	10800104 	addi	r2,r2,4
811012a0:	00c00084 	movi	r3,2
811012a4:	10c00035 	stwio	r3,0(r2)
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(dma_m1_dev->csr_base)
811012a8:	00000a06 	br	811012d4 <fee_init_m1_dma+0x7c>
				& ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
			usleep(1);
811012ac:	01000044 	movi	r4,1
811012b0:	1117fbc0 	call	81117fbc <usleep>
			counter++;
811012b4:	e0bfff0b 	ldhu	r2,-4(fp)
811012b8:	10800044 	addi	r2,r2,1
811012bc:	e0bfff0d 	sth	r2,-4(fp)
			if (counter >= 5000) { //wait at most 5ms for the device to be reseted
811012c0:	e0bfff0b 	ldhu	r2,-4(fp)
811012c4:	1084e230 	cmpltui	r2,r2,5000
811012c8:	1000021e 	bne	r2,zero,811012d4 <fee_init_m1_dma+0x7c>
				status = FALSE;
811012cc:	e03ffe15 	stw	zero,-8(fp)
				break;
811012d0:	00000506 	br	811012e8 <fee_init_m1_dma+0x90>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dma_m1_dev->csr_base,
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(dma_m1_dev->csr_base)
811012d4:	d0a02317 	ldw	r2,-32628(gp)
811012d8:	10800317 	ldw	r2,12(r2)
811012dc:	10800037 	ldwio	r2,0(r2)
				& ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
811012e0:	1080100c 	andi	r2,r2,64
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dma_m1_dev->csr_base,
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(dma_m1_dev->csr_base)
811012e4:	103ff11e 	bne	r2,zero,811012ac <__reset+0xfb0e12ac>
				break;
			}
		}
	}

	return status;
811012e8:	e0bffe17 	ldw	r2,-8(fp)
}
811012ec:	e037883a 	mov	sp,fp
811012f0:	dfc00117 	ldw	ra,4(sp)
811012f4:	df000017 	ldw	fp,0(sp)
811012f8:	dec00204 	addi	sp,sp,8
811012fc:	f800283a 	ret

81101300 <fee_init_m2_dma>:

bool fee_init_m2_dma(void) {
81101300:	defffc04 	addi	sp,sp,-16
81101304:	dfc00315 	stw	ra,12(sp)
81101308:	df000215 	stw	fp,8(sp)
8110130c:	df000204 	addi	fp,sp,8
	bool status = TRUE;
81101310:	00800044 	movi	r2,1
81101314:	e0bffe15 	stw	r2,-8(fp)
	alt_u16 counter = 0;
81101318:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	dma_m2_dev = alt_msgdma_open((char *) FEE_DMA_M2_NAME);
8110131c:	012044b4 	movhi	r4,33042
81101320:	21313204 	addi	r4,r4,-15160
81101324:	111b21c0 	call	8111b21c <alt_msgdma_open>
81101328:	d0a02415 	stw	r2,-32624(gp)

	// check if the device was opened
	if (dma_m2_dev == NULL) {
8110132c:	d0a02417 	ldw	r2,-32624(gp)
81101330:	1000021e 	bne	r2,zero,8110133c <fee_init_m2_dma+0x3c>
		// device not opened
		status = FALSE;
81101334:	e03ffe15 	stw	zero,-8(fp)
81101338:	00001506 	br	81101390 <fee_init_m2_dma+0x90>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dma_m2_dev->csr_base,
8110133c:	d0a02417 	ldw	r2,-32624(gp)
81101340:	10800317 	ldw	r2,12(r2)
81101344:	10800104 	addi	r2,r2,4
81101348:	00c00084 	movi	r3,2
8110134c:	10c00035 	stwio	r3,0(r2)
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(dma_m2_dev->csr_base)
81101350:	00000a06 	br	8110137c <fee_init_m2_dma+0x7c>
				& ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
			usleep(1);
81101354:	01000044 	movi	r4,1
81101358:	1117fbc0 	call	81117fbc <usleep>
			counter++;
8110135c:	e0bfff0b 	ldhu	r2,-4(fp)
81101360:	10800044 	addi	r2,r2,1
81101364:	e0bfff0d 	sth	r2,-4(fp)
			if (counter >= 5000) { //wait at most 5ms for the device to be reseted
81101368:	e0bfff0b 	ldhu	r2,-4(fp)
8110136c:	1084e230 	cmpltui	r2,r2,5000
81101370:	1000021e 	bne	r2,zero,8110137c <fee_init_m2_dma+0x7c>
				status = FALSE;
81101374:	e03ffe15 	stw	zero,-8(fp)
				break;
81101378:	00000506 	br	81101390 <fee_init_m2_dma+0x90>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dma_m2_dev->csr_base,
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(dma_m2_dev->csr_base)
8110137c:	d0a02417 	ldw	r2,-32624(gp)
81101380:	10800317 	ldw	r2,12(r2)
81101384:	10800037 	ldwio	r2,0(r2)
				& ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
81101388:	1080100c 	andi	r2,r2,64
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dma_m2_dev->csr_base,
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(dma_m2_dev->csr_base)
8110138c:	103ff11e 	bne	r2,zero,81101354 <__reset+0xfb0e1354>
				break;
			}
		}
	}

	return status;
81101390:	e0bffe17 	ldw	r2,-8(fp)
}
81101394:	e037883a 	mov	sp,fp
81101398:	dfc00117 	ldw	ra,4(sp)
8110139c:	df000017 	ldw	fp,0(sp)
811013a0:	dec00204 	addi	sp,sp,8
811013a4:	f800283a 	ret

811013a8 <fee_dma_m1_transfer>:

bool fee_dma_m1_transfer(alt_u32 *ddr_initial_address, alt_u16 size_in_blocks,
		alt_u8 buffer_side, alt_u8 channel_buffer_id) {
811013a8:	deffeb04 	addi	sp,sp,-84
811013ac:	dfc01415 	stw	ra,80(sp)
811013b0:	df001315 	stw	fp,76(sp)
811013b4:	dc001215 	stw	r16,72(sp)
811013b8:	df001304 	addi	fp,sp,76
811013bc:	e13ffb15 	stw	r4,-20(fp)
811013c0:	2809883a 	mov	r4,r5
811013c4:	3007883a 	mov	r3,r6
811013c8:	3805883a 	mov	r2,r7
811013cc:	e13ffc0d 	sth	r4,-16(fp)
811013d0:	e0fffd05 	stb	r3,-12(fp)
811013d4:	e0bffe05 	stb	r2,-8(fp)
811013d8:	defff004 	addi	sp,sp,-64
811013dc:	d8800904 	addi	r2,sp,36
811013e0:	108007c4 	addi	r2,r2,31
811013e4:	1004d17a 	srli	r2,r2,5
811013e8:	1020917a 	slli	r16,r2,5
	bool status = TRUE;
811013ec:	00800044 	movi	r2,1
811013f0:	e0bff615 	stw	r2,-40(fp)
	alt_u16 cnt = 0;
811013f4:	e03ff70d 	sth	zero,-36(fp)

	alt_msgdma_extended_descriptor dma_extended_descriptor;

	alt_u32 dest_addr_low = 0;
811013f8:	e03ff815 	stw	zero,-32(fp)
	alt_u32 dest_addr_high = 0;
811013fc:	e03ff915 	stw	zero,-28(fp)

	alt_u32 control_bits = 0x00000000;
81101400:	e03ffa15 	stw	zero,-24(fp)

	switch (channel_buffer_id) {
81101404:	e0bffe03 	ldbu	r2,-8(fp)
81101408:	10c00268 	cmpgeui	r3,r2,9
8110140c:	1800a51e 	bne	r3,zero,811016a4 <fee_dma_m1_transfer+0x2fc>
81101410:	100690ba 	slli	r3,r2,2
81101414:	00a04434 	movhi	r2,33040
81101418:	10850a04 	addi	r2,r2,5160
8110141c:	1885883a 	add	r2,r3,r2
81101420:	10800017 	ldw	r2,0(r2)
81101424:	1000683a 	jmp	r2
81101428:	811016a4 	muli	r4,r16,16474
8110142c:	8110144c 	andi	r4,r16,16465
81101430:	81101490 	cmplti	r4,r16,16466
81101434:	811014dc 	xori	r4,r16,16467
81101438:	81101528 	cmpgeui	r4,r16,16468
8110143c:	81101574 	orhi	r4,r16,16469
81101440:	811015c0 	call	8811015c <__reset+0x20f015c>
81101444:	8110160c 	andi	r4,r16,16472
81101448:	81101658 	cmpnei	r4,r16,16473
	case channel_a_buffer:
		switch (buffer_side) {
8110144c:	e0bffd03 	ldbu	r2,-12(fp)
81101450:	10000326 	beq	r2,zero,81101460 <fee_dma_m1_transfer+0xb8>
81101454:	10800060 	cmpeqi	r2,r2,1
81101458:	1000051e 	bne	r2,zero,81101470 <fee_dma_m1_transfer+0xc8>
8110145c:	00000906 	br	81101484 <fee_dma_m1_transfer+0xdc>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_A_RIGHT_BUFFER_BASE_ADDR_LOW;
81101460:	e03ff815 	stw	zero,-32(fp)
			dest_addr_high =
81101464:	00800044 	movi	r2,1
81101468:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_A_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
8110146c:	00000706 	br	8110148c <fee_dma_m1_transfer+0xe4>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_A_LEFT_BUFFER_BASE_ADDR_LOW;
81101470:	00800074 	movhi	r2,1
81101474:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_A_LEFT_BUFFER_BASE_ADDR_HIGH;
81101478:	00800044 	movi	r2,1
8110147c:	e0bff915 	stw	r2,-28(fp)
			break;
81101480:	00000206 	br	8110148c <fee_dma_m1_transfer+0xe4>
		default:
			status = FALSE;
81101484:	e03ff615 	stw	zero,-40(fp)
			break;
81101488:	0001883a 	nop
		}
		break;
8110148c:	00008706 	br	811016ac <fee_dma_m1_transfer+0x304>
	case channel_b_buffer:
		switch (buffer_side) {
81101490:	e0bffd03 	ldbu	r2,-12(fp)
81101494:	10000326 	beq	r2,zero,811014a4 <fee_dma_m1_transfer+0xfc>
81101498:	10800060 	cmpeqi	r2,r2,1
8110149c:	1000061e 	bne	r2,zero,811014b8 <fee_dma_m1_transfer+0x110>
811014a0:	00000b06 	br	811014d0 <fee_dma_m1_transfer+0x128>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_B_RIGHT_BUFFER_BASE_ADDR_LOW;
811014a4:	00880004 	movi	r2,8192
811014a8:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
811014ac:	00800044 	movi	r2,1
811014b0:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_B_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
811014b4:	00000806 	br	811014d8 <fee_dma_m1_transfer+0x130>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_B_LEFT_BUFFER_BASE_ADDR_LOW;
811014b8:	00800074 	movhi	r2,1
811014bc:	10880004 	addi	r2,r2,8192
811014c0:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_B_LEFT_BUFFER_BASE_ADDR_HIGH;
811014c4:	00800044 	movi	r2,1
811014c8:	e0bff915 	stw	r2,-28(fp)
			break;
811014cc:	00000206 	br	811014d8 <fee_dma_m1_transfer+0x130>
		default:
			status = FALSE;
811014d0:	e03ff615 	stw	zero,-40(fp)
			break;
811014d4:	0001883a 	nop
		}
		break;
811014d8:	00007406 	br	811016ac <fee_dma_m1_transfer+0x304>
	case channel_c_buffer:
		switch (buffer_side) {
811014dc:	e0bffd03 	ldbu	r2,-12(fp)
811014e0:	10000326 	beq	r2,zero,811014f0 <fee_dma_m1_transfer+0x148>
811014e4:	10800060 	cmpeqi	r2,r2,1
811014e8:	1000061e 	bne	r2,zero,81101504 <fee_dma_m1_transfer+0x15c>
811014ec:	00000b06 	br	8110151c <fee_dma_m1_transfer+0x174>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_C_RIGHT_BUFFER_BASE_ADDR_LOW;
811014f0:	00900004 	movi	r2,16384
811014f4:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
811014f8:	00800044 	movi	r2,1
811014fc:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_C_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101500:	00000806 	br	81101524 <fee_dma_m1_transfer+0x17c>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_C_LEFT_BUFFER_BASE_ADDR_LOW;
81101504:	00800074 	movhi	r2,1
81101508:	10900004 	addi	r2,r2,16384
8110150c:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_C_LEFT_BUFFER_BASE_ADDR_HIGH;
81101510:	00800044 	movi	r2,1
81101514:	e0bff915 	stw	r2,-28(fp)
			break;
81101518:	00000206 	br	81101524 <fee_dma_m1_transfer+0x17c>
		default:
			status = FALSE;
8110151c:	e03ff615 	stw	zero,-40(fp)
			break;
81101520:	0001883a 	nop
		}
		break;
81101524:	00006106 	br	811016ac <fee_dma_m1_transfer+0x304>
	case channel_d_buffer:
		switch (buffer_side) {
81101528:	e0bffd03 	ldbu	r2,-12(fp)
8110152c:	10000326 	beq	r2,zero,8110153c <fee_dma_m1_transfer+0x194>
81101530:	10800060 	cmpeqi	r2,r2,1
81101534:	1000061e 	bne	r2,zero,81101550 <fee_dma_m1_transfer+0x1a8>
81101538:	00000b06 	br	81101568 <fee_dma_m1_transfer+0x1c0>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_D_RIGHT_BUFFER_BASE_ADDR_LOW;
8110153c:	00980004 	movi	r2,24576
81101540:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
81101544:	00800044 	movi	r2,1
81101548:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_D_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
8110154c:	00000806 	br	81101570 <fee_dma_m1_transfer+0x1c8>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_D_LEFT_BUFFER_BASE_ADDR_LOW;
81101550:	00800074 	movhi	r2,1
81101554:	10980004 	addi	r2,r2,24576
81101558:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_D_LEFT_BUFFER_BASE_ADDR_HIGH;
8110155c:	00800044 	movi	r2,1
81101560:	e0bff915 	stw	r2,-28(fp)
			break;
81101564:	00000206 	br	81101570 <fee_dma_m1_transfer+0x1c8>
		default:
			status = FALSE;
81101568:	e03ff615 	stw	zero,-40(fp)
			break;
8110156c:	0001883a 	nop
		}
		break;
81101570:	00004e06 	br	811016ac <fee_dma_m1_transfer+0x304>
	case channel_e_buffer:
		switch (buffer_side) {
81101574:	e0bffd03 	ldbu	r2,-12(fp)
81101578:	10000326 	beq	r2,zero,81101588 <fee_dma_m1_transfer+0x1e0>
8110157c:	10800060 	cmpeqi	r2,r2,1
81101580:	1000061e 	bne	r2,zero,8110159c <fee_dma_m1_transfer+0x1f4>
81101584:	00000b06 	br	811015b4 <fee_dma_m1_transfer+0x20c>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_E_RIGHT_BUFFER_BASE_ADDR_LOW;
81101588:	00a00014 	movui	r2,32768
8110158c:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
81101590:	00800044 	movi	r2,1
81101594:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_E_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101598:	00000806 	br	811015bc <fee_dma_m1_transfer+0x214>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_E_LEFT_BUFFER_BASE_ADDR_LOW;
8110159c:	008000b4 	movhi	r2,2
811015a0:	10a00004 	addi	r2,r2,-32768
811015a4:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_E_LEFT_BUFFER_BASE_ADDR_HIGH;
811015a8:	00800044 	movi	r2,1
811015ac:	e0bff915 	stw	r2,-28(fp)
			break;
811015b0:	00000206 	br	811015bc <fee_dma_m1_transfer+0x214>
		default:
			status = FALSE;
811015b4:	e03ff615 	stw	zero,-40(fp)
			break;
811015b8:	0001883a 	nop
		}
		break;
811015bc:	00003b06 	br	811016ac <fee_dma_m1_transfer+0x304>
	case channel_f_buffer:
		switch (buffer_side) {
811015c0:	e0bffd03 	ldbu	r2,-12(fp)
811015c4:	10000326 	beq	r2,zero,811015d4 <fee_dma_m1_transfer+0x22c>
811015c8:	10800060 	cmpeqi	r2,r2,1
811015cc:	1000061e 	bne	r2,zero,811015e8 <fee_dma_m1_transfer+0x240>
811015d0:	00000b06 	br	81101600 <fee_dma_m1_transfer+0x258>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_F_RIGHT_BUFFER_BASE_ADDR_LOW;
811015d4:	00a80014 	movui	r2,40960
811015d8:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
811015dc:	00800044 	movi	r2,1
811015e0:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_F_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
811015e4:	00000806 	br	81101608 <fee_dma_m1_transfer+0x260>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_F_LEFT_BUFFER_BASE_ADDR_LOW;
811015e8:	008000b4 	movhi	r2,2
811015ec:	10a80004 	addi	r2,r2,-24576
811015f0:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_F_LEFT_BUFFER_BASE_ADDR_HIGH;
811015f4:	00800044 	movi	r2,1
811015f8:	e0bff915 	stw	r2,-28(fp)
			break;
811015fc:	00000206 	br	81101608 <fee_dma_m1_transfer+0x260>
		default:
			status = FALSE;
81101600:	e03ff615 	stw	zero,-40(fp)
			break;
81101604:	0001883a 	nop
		}
		break;
81101608:	00002806 	br	811016ac <fee_dma_m1_transfer+0x304>
	case channel_g_buffer:
		switch (buffer_side) {
8110160c:	e0bffd03 	ldbu	r2,-12(fp)
81101610:	10000326 	beq	r2,zero,81101620 <fee_dma_m1_transfer+0x278>
81101614:	10800060 	cmpeqi	r2,r2,1
81101618:	1000061e 	bne	r2,zero,81101634 <fee_dma_m1_transfer+0x28c>
8110161c:	00000b06 	br	8110164c <fee_dma_m1_transfer+0x2a4>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_G_RIGHT_BUFFER_BASE_ADDR_LOW;
81101620:	00b00014 	movui	r2,49152
81101624:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
81101628:	00800044 	movi	r2,1
8110162c:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_G_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101630:	00000806 	br	81101654 <fee_dma_m1_transfer+0x2ac>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_G_LEFT_BUFFER_BASE_ADDR_LOW;
81101634:	008000b4 	movhi	r2,2
81101638:	10b00004 	addi	r2,r2,-16384
8110163c:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_G_LEFT_BUFFER_BASE_ADDR_HIGH;
81101640:	00800044 	movi	r2,1
81101644:	e0bff915 	stw	r2,-28(fp)
			break;
81101648:	00000206 	br	81101654 <fee_dma_m1_transfer+0x2ac>
		default:
			status = FALSE;
8110164c:	e03ff615 	stw	zero,-40(fp)
			break;
81101650:	0001883a 	nop
		}
		break;
81101654:	00001506 	br	811016ac <fee_dma_m1_transfer+0x304>
	case channel_h_buffer:
		switch (buffer_side) {
81101658:	e0bffd03 	ldbu	r2,-12(fp)
8110165c:	10000326 	beq	r2,zero,8110166c <fee_dma_m1_transfer+0x2c4>
81101660:	10800060 	cmpeqi	r2,r2,1
81101664:	1000061e 	bne	r2,zero,81101680 <fee_dma_m1_transfer+0x2d8>
81101668:	00000b06 	br	81101698 <fee_dma_m1_transfer+0x2f0>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_H_RIGHT_BUFFER_BASE_ADDR_LOW;
8110166c:	00b80014 	movui	r2,57344
81101670:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
81101674:	00800044 	movi	r2,1
81101678:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_H_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
8110167c:	00000806 	br	811016a0 <fee_dma_m1_transfer+0x2f8>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_H_LEFT_BUFFER_BASE_ADDR_LOW;
81101680:	008000b4 	movhi	r2,2
81101684:	10b80004 	addi	r2,r2,-8192
81101688:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_H_LEFT_BUFFER_BASE_ADDR_HIGH;
8110168c:	00800044 	movi	r2,1
81101690:	e0bff915 	stw	r2,-28(fp)
			break;
81101694:	00000206 	br	811016a0 <fee_dma_m1_transfer+0x2f8>
		default:
			status = FALSE;
81101698:	e03ff615 	stw	zero,-40(fp)
			break;
8110169c:	0001883a 	nop
		}
		break;
811016a0:	00000206 	br	811016ac <fee_dma_m1_transfer+0x304>
	default:
		status = FALSE;
811016a4:	e03ff615 	stw	zero,-40(fp)
		break;
811016a8:	0001883a 	nop
	}

	if (status) {
811016ac:	e0bff617 	ldw	r2,-40(fp)
811016b0:	10002d26 	beq	r2,zero,81101768 <fee_dma_m1_transfer+0x3c0>
		if (dma_m1_dev == NULL) {
811016b4:	d0a02317 	ldw	r2,-32628(gp)
811016b8:	1000021e 	bne	r2,zero,811016c4 <fee_dma_m1_transfer+0x31c>
			status = FALSE;
811016bc:	e03ff615 	stw	zero,-40(fp)
811016c0:	00002906 	br	81101768 <fee_dma_m1_transfer+0x3c0>
		} else {
			for (cnt = 0; cnt < size_in_blocks; cnt++) {
811016c4:	e03ff70d 	sth	zero,-36(fp)
811016c8:	00002406 	br	8110175c <fee_dma_m1_transfer+0x3b4>
				if (!msgdma_construct_extended_mm_to_mm_descriptor(dma_m1_dev,
811016cc:	d1202317 	ldw	r4,-32628(gp)
811016d0:	e17ff817 	ldw	r5,-32(fp)
811016d4:	e0bff917 	ldw	r2,-28(fp)
811016d8:	00c00044 	movi	r3,1
811016dc:	d8c00815 	stw	r3,32(sp)
811016e0:	00c00044 	movi	r3,1
811016e4:	d8c00715 	stw	r3,28(sp)
811016e8:	00c00044 	movi	r3,1
811016ec:	d8c00615 	stw	r3,24(sp)
811016f0:	00c00044 	movi	r3,1
811016f4:	d8c00515 	stw	r3,20(sp)
811016f8:	00c00044 	movi	r3,1
811016fc:	d8c00415 	stw	r3,16(sp)
81101700:	d8800315 	stw	r2,12(sp)
81101704:	d8000215 	stw	zero,8(sp)
81101708:	e0bffa17 	ldw	r2,-24(fp)
8110170c:	d8800115 	stw	r2,4(sp)
81101710:	00822004 	movi	r2,2176
81101714:	d8800015 	stw	r2,0(sp)
81101718:	280f883a 	mov	r7,r5
8110171c:	e1bffb17 	ldw	r6,-20(fp)
81101720:	800b883a 	mov	r5,r16
81101724:	1102bd40 	call	81102bd4 <msgdma_construct_extended_mm_to_mm_descriptor>
81101728:	1000021e 	bne	r2,zero,81101734 <fee_dma_m1_transfer+0x38c>
								+ (alt_u32) ddr_initial_address),
						(alt_u32 *) dest_addr_low,
						FEE_PIXEL_BLOCK_SIZE_BYTES, control_bits,
						(alt_u32 *) FEE_M1_BASE_ADDR_HIGH,
						(alt_u32 *) dest_addr_high, 1, 1, 1, 1, 1)) {
					status = FALSE;
8110172c:	e03ff615 	stw	zero,-40(fp)
					break;
81101730:	00000d06 	br	81101768 <fee_dma_m1_transfer+0x3c0>
				} else {
					if (!msgdma_extended_descriptor_sync_transfer(dma_m1_dev,
81101734:	d0a02317 	ldw	r2,-32628(gp)
81101738:	800b883a 	mov	r5,r16
8110173c:	1009883a 	mov	r4,r2
81101740:	1102cc80 	call	81102cc8 <msgdma_extended_descriptor_sync_transfer>
81101744:	1000021e 	bne	r2,zero,81101750 <fee_dma_m1_transfer+0x3a8>
							&dma_extended_descriptor)) {
						status = FALSE;
81101748:	e03ff615 	stw	zero,-40(fp)
						break;
8110174c:	00000606 	br	81101768 <fee_dma_m1_transfer+0x3c0>

	if (status) {
		if (dma_m1_dev == NULL) {
			status = FALSE;
		} else {
			for (cnt = 0; cnt < size_in_blocks; cnt++) {
81101750:	e0bff70b 	ldhu	r2,-36(fp)
81101754:	10800044 	addi	r2,r2,1
81101758:	e0bff70d 	sth	r2,-36(fp)
8110175c:	e0fff70b 	ldhu	r3,-36(fp)
81101760:	e0bffc0b 	ldhu	r2,-16(fp)
81101764:	18bfd936 	bltu	r3,r2,811016cc <__reset+0xfb0e16cc>
					}
				}
			}
		}
	}
	return status;
81101768:	e0bff617 	ldw	r2,-40(fp)
}
8110176c:	e6ffff04 	addi	sp,fp,-4
81101770:	dfc00217 	ldw	ra,8(sp)
81101774:	df000117 	ldw	fp,4(sp)
81101778:	dc000017 	ldw	r16,0(sp)
8110177c:	dec00304 	addi	sp,sp,12
81101780:	f800283a 	ret

81101784 <fee_dma_m2_transfer>:

bool fee_dma_m2_transfer(alt_u32 *ddr_initial_address, alt_u16 size_in_blocks,
		alt_u8 buffer_side, alt_u8 channel_buffer_id) {
81101784:	deffeb04 	addi	sp,sp,-84
81101788:	dfc01415 	stw	ra,80(sp)
8110178c:	df001315 	stw	fp,76(sp)
81101790:	dc001215 	stw	r16,72(sp)
81101794:	df001304 	addi	fp,sp,76
81101798:	e13ffb15 	stw	r4,-20(fp)
8110179c:	2809883a 	mov	r4,r5
811017a0:	3007883a 	mov	r3,r6
811017a4:	3805883a 	mov	r2,r7
811017a8:	e13ffc0d 	sth	r4,-16(fp)
811017ac:	e0fffd05 	stb	r3,-12(fp)
811017b0:	e0bffe05 	stb	r2,-8(fp)
811017b4:	defff004 	addi	sp,sp,-64
811017b8:	d8800904 	addi	r2,sp,36
811017bc:	108007c4 	addi	r2,r2,31
811017c0:	1004d17a 	srli	r2,r2,5
811017c4:	1020917a 	slli	r16,r2,5
	bool status = TRUE;
811017c8:	00800044 	movi	r2,1
811017cc:	e0bff615 	stw	r2,-40(fp)
	alt_u16 cnt = 0;
811017d0:	e03ff70d 	sth	zero,-36(fp)

	alt_msgdma_extended_descriptor dma_extended_descriptor;

	alt_u32 dest_addr_low = 0;
811017d4:	e03ff815 	stw	zero,-32(fp)
	alt_u32 dest_addr_high = 0;
811017d8:	e03ff915 	stw	zero,-28(fp)

	alt_u32 control_bits = 0x00000000;
811017dc:	e03ffa15 	stw	zero,-24(fp)

	switch (channel_buffer_id) {
811017e0:	e0bffe03 	ldbu	r2,-8(fp)
811017e4:	10c00268 	cmpgeui	r3,r2,9
811017e8:	1800a51e 	bne	r3,zero,81101a80 <fee_dma_m2_transfer+0x2fc>
811017ec:	100690ba 	slli	r3,r2,2
811017f0:	00a04434 	movhi	r2,33040
811017f4:	10860104 	addi	r2,r2,6148
811017f8:	1885883a 	add	r2,r3,r2
811017fc:	10800017 	ldw	r2,0(r2)
81101800:	1000683a 	jmp	r2
81101804:	81101a80 	call	881101a8 <__reset+0x20f01a8>
81101808:	81101828 	cmpgeui	r4,r16,16480
8110180c:	8110186c 	andhi	r4,r16,16481
81101810:	811018b8 	rdprs	r4,r16,16482
81101814:	81101904 	addi	r4,r16,16484
81101818:	81101950 	cmplti	r4,r16,16485
8110181c:	8110199c 	xori	r4,r16,16486
81101820:	811019e8 	cmpgeui	r4,r16,16487
81101824:	81101a34 	orhi	r4,r16,16488
	case channel_a_buffer:
		switch (buffer_side) {
81101828:	e0bffd03 	ldbu	r2,-12(fp)
8110182c:	10000326 	beq	r2,zero,8110183c <fee_dma_m2_transfer+0xb8>
81101830:	10800060 	cmpeqi	r2,r2,1
81101834:	1000051e 	bne	r2,zero,8110184c <fee_dma_m2_transfer+0xc8>
81101838:	00000906 	br	81101860 <fee_dma_m2_transfer+0xdc>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_A_RIGHT_BUFFER_BASE_ADDR_LOW;
8110183c:	e03ff815 	stw	zero,-32(fp)
			dest_addr_high =
81101840:	00800044 	movi	r2,1
81101844:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_A_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101848:	00000706 	br	81101868 <fee_dma_m2_transfer+0xe4>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_A_LEFT_BUFFER_BASE_ADDR_LOW;
8110184c:	00800074 	movhi	r2,1
81101850:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_A_LEFT_BUFFER_BASE_ADDR_HIGH;
81101854:	00800044 	movi	r2,1
81101858:	e0bff915 	stw	r2,-28(fp)
			break;
8110185c:	00000206 	br	81101868 <fee_dma_m2_transfer+0xe4>
		default:
			status = FALSE;
81101860:	e03ff615 	stw	zero,-40(fp)
			break;
81101864:	0001883a 	nop
		}
		break;
81101868:	00008706 	br	81101a88 <fee_dma_m2_transfer+0x304>
	case channel_b_buffer:
		switch (buffer_side) {
8110186c:	e0bffd03 	ldbu	r2,-12(fp)
81101870:	10000326 	beq	r2,zero,81101880 <fee_dma_m2_transfer+0xfc>
81101874:	10800060 	cmpeqi	r2,r2,1
81101878:	1000061e 	bne	r2,zero,81101894 <fee_dma_m2_transfer+0x110>
8110187c:	00000b06 	br	811018ac <fee_dma_m2_transfer+0x128>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_B_RIGHT_BUFFER_BASE_ADDR_LOW;
81101880:	00880004 	movi	r2,8192
81101884:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
81101888:	00800044 	movi	r2,1
8110188c:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_B_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101890:	00000806 	br	811018b4 <fee_dma_m2_transfer+0x130>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_B_LEFT_BUFFER_BASE_ADDR_LOW;
81101894:	00800074 	movhi	r2,1
81101898:	10880004 	addi	r2,r2,8192
8110189c:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_B_LEFT_BUFFER_BASE_ADDR_HIGH;
811018a0:	00800044 	movi	r2,1
811018a4:	e0bff915 	stw	r2,-28(fp)
			break;
811018a8:	00000206 	br	811018b4 <fee_dma_m2_transfer+0x130>
		default:
			status = FALSE;
811018ac:	e03ff615 	stw	zero,-40(fp)
			break;
811018b0:	0001883a 	nop
		}
		break;
811018b4:	00007406 	br	81101a88 <fee_dma_m2_transfer+0x304>
	case channel_c_buffer:
		switch (buffer_side) {
811018b8:	e0bffd03 	ldbu	r2,-12(fp)
811018bc:	10000326 	beq	r2,zero,811018cc <fee_dma_m2_transfer+0x148>
811018c0:	10800060 	cmpeqi	r2,r2,1
811018c4:	1000061e 	bne	r2,zero,811018e0 <fee_dma_m2_transfer+0x15c>
811018c8:	00000b06 	br	811018f8 <fee_dma_m2_transfer+0x174>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_C_RIGHT_BUFFER_BASE_ADDR_LOW;
811018cc:	00900004 	movi	r2,16384
811018d0:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
811018d4:	00800044 	movi	r2,1
811018d8:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_C_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
811018dc:	00000806 	br	81101900 <fee_dma_m2_transfer+0x17c>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_C_LEFT_BUFFER_BASE_ADDR_LOW;
811018e0:	00800074 	movhi	r2,1
811018e4:	10900004 	addi	r2,r2,16384
811018e8:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_C_LEFT_BUFFER_BASE_ADDR_HIGH;
811018ec:	00800044 	movi	r2,1
811018f0:	e0bff915 	stw	r2,-28(fp)
			break;
811018f4:	00000206 	br	81101900 <fee_dma_m2_transfer+0x17c>
		default:
			status = FALSE;
811018f8:	e03ff615 	stw	zero,-40(fp)
			break;
811018fc:	0001883a 	nop
		}
		break;
81101900:	00006106 	br	81101a88 <fee_dma_m2_transfer+0x304>
	case channel_d_buffer:
		switch (buffer_side) {
81101904:	e0bffd03 	ldbu	r2,-12(fp)
81101908:	10000326 	beq	r2,zero,81101918 <fee_dma_m2_transfer+0x194>
8110190c:	10800060 	cmpeqi	r2,r2,1
81101910:	1000061e 	bne	r2,zero,8110192c <fee_dma_m2_transfer+0x1a8>
81101914:	00000b06 	br	81101944 <fee_dma_m2_transfer+0x1c0>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_D_RIGHT_BUFFER_BASE_ADDR_LOW;
81101918:	00980004 	movi	r2,24576
8110191c:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
81101920:	00800044 	movi	r2,1
81101924:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_D_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101928:	00000806 	br	8110194c <fee_dma_m2_transfer+0x1c8>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_D_LEFT_BUFFER_BASE_ADDR_LOW;
8110192c:	00800074 	movhi	r2,1
81101930:	10980004 	addi	r2,r2,24576
81101934:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_D_LEFT_BUFFER_BASE_ADDR_HIGH;
81101938:	00800044 	movi	r2,1
8110193c:	e0bff915 	stw	r2,-28(fp)
			break;
81101940:	00000206 	br	8110194c <fee_dma_m2_transfer+0x1c8>
		default:
			status = FALSE;
81101944:	e03ff615 	stw	zero,-40(fp)
			break;
81101948:	0001883a 	nop
		}
		break;
8110194c:	00004e06 	br	81101a88 <fee_dma_m2_transfer+0x304>
	case channel_e_buffer:
		switch (buffer_side) {
81101950:	e0bffd03 	ldbu	r2,-12(fp)
81101954:	10000326 	beq	r2,zero,81101964 <fee_dma_m2_transfer+0x1e0>
81101958:	10800060 	cmpeqi	r2,r2,1
8110195c:	1000061e 	bne	r2,zero,81101978 <fee_dma_m2_transfer+0x1f4>
81101960:	00000b06 	br	81101990 <fee_dma_m2_transfer+0x20c>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_E_RIGHT_BUFFER_BASE_ADDR_LOW;
81101964:	00a00014 	movui	r2,32768
81101968:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
8110196c:	00800044 	movi	r2,1
81101970:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_E_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101974:	00000806 	br	81101998 <fee_dma_m2_transfer+0x214>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_E_LEFT_BUFFER_BASE_ADDR_LOW;
81101978:	008000b4 	movhi	r2,2
8110197c:	10a00004 	addi	r2,r2,-32768
81101980:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_E_LEFT_BUFFER_BASE_ADDR_HIGH;
81101984:	00800044 	movi	r2,1
81101988:	e0bff915 	stw	r2,-28(fp)
			break;
8110198c:	00000206 	br	81101998 <fee_dma_m2_transfer+0x214>
		default:
			status = FALSE;
81101990:	e03ff615 	stw	zero,-40(fp)
			break;
81101994:	0001883a 	nop
		}
		break;
81101998:	00003b06 	br	81101a88 <fee_dma_m2_transfer+0x304>
	case channel_f_buffer:
		switch (buffer_side) {
8110199c:	e0bffd03 	ldbu	r2,-12(fp)
811019a0:	10000326 	beq	r2,zero,811019b0 <fee_dma_m2_transfer+0x22c>
811019a4:	10800060 	cmpeqi	r2,r2,1
811019a8:	1000061e 	bne	r2,zero,811019c4 <fee_dma_m2_transfer+0x240>
811019ac:	00000b06 	br	811019dc <fee_dma_m2_transfer+0x258>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_F_RIGHT_BUFFER_BASE_ADDR_LOW;
811019b0:	00a80014 	movui	r2,40960
811019b4:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
811019b8:	00800044 	movi	r2,1
811019bc:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_F_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
811019c0:	00000806 	br	811019e4 <fee_dma_m2_transfer+0x260>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_F_LEFT_BUFFER_BASE_ADDR_LOW;
811019c4:	008000b4 	movhi	r2,2
811019c8:	10a80004 	addi	r2,r2,-24576
811019cc:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_F_LEFT_BUFFER_BASE_ADDR_HIGH;
811019d0:	00800044 	movi	r2,1
811019d4:	e0bff915 	stw	r2,-28(fp)
			break;
811019d8:	00000206 	br	811019e4 <fee_dma_m2_transfer+0x260>
		default:
			status = FALSE;
811019dc:	e03ff615 	stw	zero,-40(fp)
			break;
811019e0:	0001883a 	nop
		}
		break;
811019e4:	00002806 	br	81101a88 <fee_dma_m2_transfer+0x304>
	case channel_g_buffer:
		switch (buffer_side) {
811019e8:	e0bffd03 	ldbu	r2,-12(fp)
811019ec:	10000326 	beq	r2,zero,811019fc <fee_dma_m2_transfer+0x278>
811019f0:	10800060 	cmpeqi	r2,r2,1
811019f4:	1000061e 	bne	r2,zero,81101a10 <fee_dma_m2_transfer+0x28c>
811019f8:	00000b06 	br	81101a28 <fee_dma_m2_transfer+0x2a4>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_G_RIGHT_BUFFER_BASE_ADDR_LOW;
811019fc:	00b00014 	movui	r2,49152
81101a00:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
81101a04:	00800044 	movi	r2,1
81101a08:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_G_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101a0c:	00000806 	br	81101a30 <fee_dma_m2_transfer+0x2ac>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_G_LEFT_BUFFER_BASE_ADDR_LOW;
81101a10:	008000b4 	movhi	r2,2
81101a14:	10b00004 	addi	r2,r2,-16384
81101a18:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_G_LEFT_BUFFER_BASE_ADDR_HIGH;
81101a1c:	00800044 	movi	r2,1
81101a20:	e0bff915 	stw	r2,-28(fp)
			break;
81101a24:	00000206 	br	81101a30 <fee_dma_m2_transfer+0x2ac>
		default:
			status = FALSE;
81101a28:	e03ff615 	stw	zero,-40(fp)
			break;
81101a2c:	0001883a 	nop
		}
		break;
81101a30:	00001506 	br	81101a88 <fee_dma_m2_transfer+0x304>
	case channel_h_buffer:
		switch (buffer_side) {
81101a34:	e0bffd03 	ldbu	r2,-12(fp)
81101a38:	10000326 	beq	r2,zero,81101a48 <fee_dma_m2_transfer+0x2c4>
81101a3c:	10800060 	cmpeqi	r2,r2,1
81101a40:	1000061e 	bne	r2,zero,81101a5c <fee_dma_m2_transfer+0x2d8>
81101a44:	00000b06 	br	81101a74 <fee_dma_m2_transfer+0x2f0>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_H_RIGHT_BUFFER_BASE_ADDR_LOW;
81101a48:	00b80014 	movui	r2,57344
81101a4c:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high =
81101a50:	00800044 	movi	r2,1
81101a54:	e0bff915 	stw	r2,-28(fp)
					(alt_u32) FEE_CHANNEL_H_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101a58:	00000806 	br	81101a7c <fee_dma_m2_transfer+0x2f8>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_H_LEFT_BUFFER_BASE_ADDR_LOW;
81101a5c:	008000b4 	movhi	r2,2
81101a60:	10b80004 	addi	r2,r2,-8192
81101a64:	e0bff815 	stw	r2,-32(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_H_LEFT_BUFFER_BASE_ADDR_HIGH;
81101a68:	00800044 	movi	r2,1
81101a6c:	e0bff915 	stw	r2,-28(fp)
			break;
81101a70:	00000206 	br	81101a7c <fee_dma_m2_transfer+0x2f8>
		default:
			status = FALSE;
81101a74:	e03ff615 	stw	zero,-40(fp)
			break;
81101a78:	0001883a 	nop
		}
		break;
81101a7c:	00000206 	br	81101a88 <fee_dma_m2_transfer+0x304>
	default:
		status = FALSE;
81101a80:	e03ff615 	stw	zero,-40(fp)
		break;
81101a84:	0001883a 	nop
	}

	if (status) {
81101a88:	e0bff617 	ldw	r2,-40(fp)
81101a8c:	10003026 	beq	r2,zero,81101b50 <fee_dma_m2_transfer+0x3cc>
		if (dma_m2_dev == NULL) {
81101a90:	d0a02417 	ldw	r2,-32624(gp)
81101a94:	1000021e 	bne	r2,zero,81101aa0 <fee_dma_m2_transfer+0x31c>
			status = FALSE;
81101a98:	e03ff615 	stw	zero,-40(fp)
81101a9c:	00002c06 	br	81101b50 <fee_dma_m2_transfer+0x3cc>
		} else {
			for (cnt = 0; cnt < size_in_blocks; cnt++) {
81101aa0:	e03ff70d 	sth	zero,-36(fp)
81101aa4:	00002706 	br	81101b44 <fee_dma_m2_transfer+0x3c0>
				if (!msgdma_construct_extended_mm_to_mm_descriptor(dma_m2_dev,
81101aa8:	d1202417 	ldw	r4,-32624(gp)
						&dma_extended_descriptor,
						(alt_u32 *) (FEE_M2_BASE_ADDR_LOW
								+ (alt_u32) ddr_initial_address),
81101aac:	e0fffb17 	ldw	r3,-20(fp)
81101ab0:	00a00034 	movhi	r2,32768
81101ab4:	1885883a 	add	r2,r3,r2
	if (status) {
		if (dma_m2_dev == NULL) {
			status = FALSE;
		} else {
			for (cnt = 0; cnt < size_in_blocks; cnt++) {
				if (!msgdma_construct_extended_mm_to_mm_descriptor(dma_m2_dev,
81101ab8:	100d883a 	mov	r6,r2
81101abc:	e17ff817 	ldw	r5,-32(fp)
81101ac0:	e0bff917 	ldw	r2,-28(fp)
81101ac4:	00c00044 	movi	r3,1
81101ac8:	d8c00815 	stw	r3,32(sp)
81101acc:	00c00044 	movi	r3,1
81101ad0:	d8c00715 	stw	r3,28(sp)
81101ad4:	00c00044 	movi	r3,1
81101ad8:	d8c00615 	stw	r3,24(sp)
81101adc:	00c00044 	movi	r3,1
81101ae0:	d8c00515 	stw	r3,20(sp)
81101ae4:	00c00044 	movi	r3,1
81101ae8:	d8c00415 	stw	r3,16(sp)
81101aec:	d8800315 	stw	r2,12(sp)
81101af0:	d8000215 	stw	zero,8(sp)
81101af4:	e0bffa17 	ldw	r2,-24(fp)
81101af8:	d8800115 	stw	r2,4(sp)
81101afc:	00822004 	movi	r2,2176
81101b00:	d8800015 	stw	r2,0(sp)
81101b04:	280f883a 	mov	r7,r5
81101b08:	800b883a 	mov	r5,r16
81101b0c:	1102bd40 	call	81102bd4 <msgdma_construct_extended_mm_to_mm_descriptor>
81101b10:	1000021e 	bne	r2,zero,81101b1c <fee_dma_m2_transfer+0x398>
								+ (alt_u32) ddr_initial_address),
						(alt_u32 *) dest_addr_low,
						FEE_PIXEL_BLOCK_SIZE_BYTES, control_bits,
						(alt_u32 *) FEE_M2_BASE_ADDR_HIGH,
						(alt_u32 *) dest_addr_high, 1, 1, 1, 1, 1)) {
					status = FALSE;
81101b14:	e03ff615 	stw	zero,-40(fp)
					break;
81101b18:	00000d06 	br	81101b50 <fee_dma_m2_transfer+0x3cc>
				} else {
					if (!msgdma_extended_descriptor_sync_transfer(dma_m2_dev,
81101b1c:	d0a02417 	ldw	r2,-32624(gp)
81101b20:	800b883a 	mov	r5,r16
81101b24:	1009883a 	mov	r4,r2
81101b28:	1102cc80 	call	81102cc8 <msgdma_extended_descriptor_sync_transfer>
81101b2c:	1000021e 	bne	r2,zero,81101b38 <fee_dma_m2_transfer+0x3b4>
							&dma_extended_descriptor)) {
						status = FALSE;
81101b30:	e03ff615 	stw	zero,-40(fp)
						break;
81101b34:	00000606 	br	81101b50 <fee_dma_m2_transfer+0x3cc>

	if (status) {
		if (dma_m2_dev == NULL) {
			status = FALSE;
		} else {
			for (cnt = 0; cnt < size_in_blocks; cnt++) {
81101b38:	e0bff70b 	ldhu	r2,-36(fp)
81101b3c:	10800044 	addi	r2,r2,1
81101b40:	e0bff70d 	sth	r2,-36(fp)
81101b44:	e0fff70b 	ldhu	r3,-36(fp)
81101b48:	e0bffc0b 	ldhu	r2,-16(fp)
81101b4c:	18bfd636 	bltu	r3,r2,81101aa8 <__reset+0xfb0e1aa8>
					}
				}
			}
		}
	}
	return status;
81101b50:	e0bff617 	ldw	r2,-40(fp)
}
81101b54:	e6ffff04 	addi	sp,fp,-4
81101b58:	dfc00217 	ldw	ra,8(sp)
81101b5c:	df000117 	ldw	fp,4(sp)
81101b60:	dc000017 	ldw	r16,0(sp)
81101b64:	dec00304 	addi	sp,sp,12
81101b68:	f800283a 	ret

81101b6c <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
81101b6c:	defffa04 	addi	sp,sp,-24
81101b70:	dfc00515 	stw	ra,20(sp)
81101b74:	df000415 	stw	fp,16(sp)
81101b78:	df000404 	addi	fp,sp,16
81101b7c:	e13ffd15 	stw	r4,-12(fp)
81101b80:	e17ffe15 	stw	r5,-8(fp)
81101b84:	3005883a 	mov	r2,r6
81101b88:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
81101b8c:	00800044 	movi	r2,1
81101b90:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81101b94:	e17ffe17 	ldw	r5,-8(fp)
81101b98:	e13ffd17 	ldw	r4,-12(fp)
81101b9c:	1101f1c0 	call	81101f1c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81101ba0:	e0bfff03 	ldbu	r2,-4(fp)
81101ba4:	10803fcc 	andi	r2,r2,255
81101ba8:	100d883a 	mov	r6,r2
81101bac:	e17ffe17 	ldw	r5,-8(fp)
81101bb0:	e13ffd17 	ldw	r4,-12(fp)
81101bb4:	11020200 	call	81102020 <i2c_write>
81101bb8:	1000011e 	bne	r2,zero,81101bc0 <I2C_TestAdress+0x54>
        bSuccess = FALSE;
81101bbc:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
81101bc0:	e17ffe17 	ldw	r5,-8(fp)
81101bc4:	e13ffd17 	ldw	r4,-12(fp)
81101bc8:	1101fa80 	call	81101fa8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
81101bcc:	0106d604 	movi	r4,7000
81101bd0:	1117fbc0 	call	81117fbc <usleep>
    
    return bSuccess;
81101bd4:	e0bffc17 	ldw	r2,-16(fp)

}
81101bd8:	e037883a 	mov	sp,fp
81101bdc:	dfc00117 	ldw	ra,4(sp)
81101be0:	df000017 	ldw	fp,0(sp)
81101be4:	dec00204 	addi	sp,sp,8
81101be8:	f800283a 	ret

81101bec <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
81101bec:	defff804 	addi	sp,sp,-32
81101bf0:	dfc00715 	stw	ra,28(sp)
81101bf4:	df000615 	stw	fp,24(sp)
81101bf8:	df000604 	addi	fp,sp,24
81101bfc:	e13ffb15 	stw	r4,-20(fp)
81101c00:	e17ffc15 	stw	r5,-16(fp)
81101c04:	3009883a 	mov	r4,r6
81101c08:	3807883a 	mov	r3,r7
81101c0c:	e0800217 	ldw	r2,8(fp)
81101c10:	e13ffd05 	stb	r4,-12(fp)
81101c14:	e0fffe05 	stb	r3,-8(fp)
81101c18:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
81101c1c:	00800044 	movi	r2,1
81101c20:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81101c24:	e17ffc17 	ldw	r5,-16(fp)
81101c28:	e13ffb17 	ldw	r4,-20(fp)
81101c2c:	1101f1c0 	call	81101f1c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81101c30:	e0bffd03 	ldbu	r2,-12(fp)
81101c34:	10803fcc 	andi	r2,r2,255
81101c38:	100d883a 	mov	r6,r2
81101c3c:	e17ffc17 	ldw	r5,-16(fp)
81101c40:	e13ffb17 	ldw	r4,-20(fp)
81101c44:	11020200 	call	81102020 <i2c_write>
81101c48:	1000011e 	bne	r2,zero,81101c50 <I2C_Write+0x64>
        bSuccess = FALSE;
81101c4c:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81101c50:	e0bffa17 	ldw	r2,-24(fp)
81101c54:	10000726 	beq	r2,zero,81101c74 <I2C_Write+0x88>
81101c58:	e0bffe03 	ldbu	r2,-8(fp)
81101c5c:	100d883a 	mov	r6,r2
81101c60:	e17ffc17 	ldw	r5,-16(fp)
81101c64:	e13ffb17 	ldw	r4,-20(fp)
81101c68:	11020200 	call	81102020 <i2c_write>
81101c6c:	1000011e 	bne	r2,zero,81101c74 <I2C_Write+0x88>
        bSuccess = FALSE;
81101c70:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
81101c74:	e0bffa17 	ldw	r2,-24(fp)
81101c78:	10000726 	beq	r2,zero,81101c98 <I2C_Write+0xac>
81101c7c:	e0bfff03 	ldbu	r2,-4(fp)
81101c80:	100d883a 	mov	r6,r2
81101c84:	e17ffc17 	ldw	r5,-16(fp)
81101c88:	e13ffb17 	ldw	r4,-20(fp)
81101c8c:	11020200 	call	81102020 <i2c_write>
81101c90:	1000011e 	bne	r2,zero,81101c98 <I2C_Write+0xac>
        bSuccess = FALSE;
81101c94:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
81101c98:	e17ffc17 	ldw	r5,-16(fp)
81101c9c:	e13ffb17 	ldw	r4,-20(fp)
81101ca0:	1101fa80 	call	81101fa8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
81101ca4:	0106d604 	movi	r4,7000
81101ca8:	1117fbc0 	call	81117fbc <usleep>
    
    return bSuccess;
81101cac:	e0bffa17 	ldw	r2,-24(fp)

}
81101cb0:	e037883a 	mov	sp,fp
81101cb4:	dfc00117 	ldw	ra,4(sp)
81101cb8:	df000017 	ldw	fp,0(sp)
81101cbc:	dec00204 	addi	sp,sp,8
81101cc0:	f800283a 	ret

81101cc4 <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
81101cc4:	defff904 	addi	sp,sp,-28
81101cc8:	dfc00615 	stw	ra,24(sp)
81101ccc:	df000515 	stw	fp,20(sp)
81101cd0:	df000504 	addi	fp,sp,20
81101cd4:	e13ffc15 	stw	r4,-16(fp)
81101cd8:	e17ffd15 	stw	r5,-12(fp)
81101cdc:	3007883a 	mov	r3,r6
81101ce0:	3805883a 	mov	r2,r7
81101ce4:	e0fffe05 	stb	r3,-8(fp)
81101ce8:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
81101cec:	00800044 	movi	r2,1
81101cf0:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81101cf4:	e17ffd17 	ldw	r5,-12(fp)
81101cf8:	e13ffc17 	ldw	r4,-16(fp)
81101cfc:	1101f1c0 	call	81101f1c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81101d00:	e0bffe03 	ldbu	r2,-8(fp)
81101d04:	10803fcc 	andi	r2,r2,255
81101d08:	100d883a 	mov	r6,r2
81101d0c:	e17ffd17 	ldw	r5,-12(fp)
81101d10:	e13ffc17 	ldw	r4,-16(fp)
81101d14:	11020200 	call	81102020 <i2c_write>
81101d18:	1000011e 	bne	r2,zero,81101d20 <I2C_Read+0x5c>
        bSuccess = FALSE;
81101d1c:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81101d20:	e0bffb17 	ldw	r2,-20(fp)
81101d24:	10000726 	beq	r2,zero,81101d44 <I2C_Read+0x80>
81101d28:	e0bfff03 	ldbu	r2,-4(fp)
81101d2c:	100d883a 	mov	r6,r2
81101d30:	e17ffd17 	ldw	r5,-12(fp)
81101d34:	e13ffc17 	ldw	r4,-16(fp)
81101d38:	11020200 	call	81102020 <i2c_write>
81101d3c:	1000011e 	bne	r2,zero,81101d44 <I2C_Read+0x80>
        bSuccess = FALSE;
81101d40:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
81101d44:	e17ffd17 	ldw	r5,-12(fp)
81101d48:	e13ffc17 	ldw	r4,-16(fp)
81101d4c:	1101f1c0 	call	81101f1c <i2c_start>
    DeviceAddr |= 1; // Read
81101d50:	e0bffe03 	ldbu	r2,-8(fp)
81101d54:	10800054 	ori	r2,r2,1
81101d58:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
81101d5c:	e0bffb17 	ldw	r2,-20(fp)
81101d60:	10000826 	beq	r2,zero,81101d84 <I2C_Read+0xc0>
81101d64:	e0bffe03 	ldbu	r2,-8(fp)
81101d68:	10803fcc 	andi	r2,r2,255
81101d6c:	100d883a 	mov	r6,r2
81101d70:	e17ffd17 	ldw	r5,-12(fp)
81101d74:	e13ffc17 	ldw	r4,-16(fp)
81101d78:	11020200 	call	81102020 <i2c_write>
81101d7c:	1000011e 	bne	r2,zero,81101d84 <I2C_Read+0xc0>
        bSuccess = FALSE;
81101d80:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
81101d84:	e0bffb17 	ldw	r2,-20(fp)
81101d88:	10000526 	beq	r2,zero,81101da0 <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
81101d8c:	000f883a 	mov	r7,zero
81101d90:	e1800217 	ldw	r6,8(fp)
81101d94:	e17ffd17 	ldw	r5,-12(fp)
81101d98:	e13ffc17 	ldw	r4,-16(fp)
81101d9c:	11021500 	call	81102150 <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
81101da0:	e17ffd17 	ldw	r5,-12(fp)
81101da4:	e13ffc17 	ldw	r4,-16(fp)
81101da8:	1101fa80 	call	81101fa8 <i2c_stop>
    
    return bSuccess;
81101dac:	e0bffb17 	ldw	r2,-20(fp)
}
81101db0:	e037883a 	mov	sp,fp
81101db4:	dfc00117 	ldw	ra,4(sp)
81101db8:	df000017 	ldw	fp,0(sp)
81101dbc:	dec00204 	addi	sp,sp,8
81101dc0:	f800283a 	ret

81101dc4 <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
81101dc4:	defff604 	addi	sp,sp,-40
81101dc8:	dfc00915 	stw	ra,36(sp)
81101dcc:	df000815 	stw	fp,32(sp)
81101dd0:	df000804 	addi	fp,sp,32
81101dd4:	e13ffb15 	stw	r4,-20(fp)
81101dd8:	e17ffc15 	stw	r5,-16(fp)
81101ddc:	3007883a 	mov	r3,r6
81101de0:	e1fffe15 	stw	r7,-8(fp)
81101de4:	e0800217 	ldw	r2,8(fp)
81101de8:	e0fffd05 	stb	r3,-12(fp)
81101dec:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
81101df0:	00800044 	movi	r2,1
81101df4:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
81101df8:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81101dfc:	e17ffc17 	ldw	r5,-16(fp)
81101e00:	e13ffb17 	ldw	r4,-20(fp)
81101e04:	1101f1c0 	call	81101f1c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81101e08:	e0bffd03 	ldbu	r2,-12(fp)
81101e0c:	10803fcc 	andi	r2,r2,255
81101e10:	100d883a 	mov	r6,r2
81101e14:	e17ffc17 	ldw	r5,-16(fp)
81101e18:	e13ffb17 	ldw	r4,-20(fp)
81101e1c:	11020200 	call	81102020 <i2c_write>
81101e20:	1000011e 	bne	r2,zero,81101e28 <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
81101e24:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81101e28:	e0bff917 	ldw	r2,-28(fp)
81101e2c:	10000726 	beq	r2,zero,81101e4c <I2C_MultipleRead+0x88>
81101e30:	e0bffa03 	ldbu	r2,-24(fp)
81101e34:	100d883a 	mov	r6,r2
81101e38:	e17ffc17 	ldw	r5,-16(fp)
81101e3c:	e13ffb17 	ldw	r4,-20(fp)
81101e40:	11020200 	call	81102020 <i2c_write>
81101e44:	1000011e 	bne	r2,zero,81101e4c <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
81101e48:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
81101e4c:	e0bff917 	ldw	r2,-28(fp)
81101e50:	10000326 	beq	r2,zero,81101e60 <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
81101e54:	e17ffc17 	ldw	r5,-16(fp)
81101e58:	e13ffb17 	ldw	r4,-20(fp)
81101e5c:	1101f1c0 	call	81101f1c <i2c_start>
    DeviceAddr |= 1; // Read
81101e60:	e0bffd03 	ldbu	r2,-12(fp)
81101e64:	10800054 	ori	r2,r2,1
81101e68:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
81101e6c:	e0bff917 	ldw	r2,-28(fp)
81101e70:	10000826 	beq	r2,zero,81101e94 <I2C_MultipleRead+0xd0>
81101e74:	e0bffd03 	ldbu	r2,-12(fp)
81101e78:	10803fcc 	andi	r2,r2,255
81101e7c:	100d883a 	mov	r6,r2
81101e80:	e17ffc17 	ldw	r5,-16(fp)
81101e84:	e13ffb17 	ldw	r4,-20(fp)
81101e88:	11020200 	call	81102020 <i2c_write>
81101e8c:	1000011e 	bne	r2,zero,81101e94 <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
81101e90:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
81101e94:	e0bff917 	ldw	r2,-28(fp)
81101e98:	10001726 	beq	r2,zero,81101ef8 <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
81101e9c:	e03ff815 	stw	zero,-32(fp)
81101ea0:	00001006 	br	81101ee4 <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
81101ea4:	e0bff817 	ldw	r2,-32(fp)
81101ea8:	e0fffe17 	ldw	r3,-8(fp)
81101eac:	1889883a 	add	r4,r3,r2
81101eb0:	e0bfff0b 	ldhu	r2,-4(fp)
81101eb4:	10ffffc4 	addi	r3,r2,-1
81101eb8:	e0bff817 	ldw	r2,-32(fp)
81101ebc:	1884c03a 	cmpne	r2,r3,r2
81101ec0:	10803fcc 	andi	r2,r2,255
81101ec4:	100f883a 	mov	r7,r2
81101ec8:	200d883a 	mov	r6,r4
81101ecc:	e17ffc17 	ldw	r5,-16(fp)
81101ed0:	e13ffb17 	ldw	r4,-20(fp)
81101ed4:	11021500 	call	81102150 <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
81101ed8:	e0bff817 	ldw	r2,-32(fp)
81101edc:	10800044 	addi	r2,r2,1
81101ee0:	e0bff815 	stw	r2,-32(fp)
81101ee4:	e0bfff0b 	ldhu	r2,-4(fp)
81101ee8:	e0fff817 	ldw	r3,-32(fp)
81101eec:	1880020e 	bge	r3,r2,81101ef8 <I2C_MultipleRead+0x134>
81101ef0:	e0bff917 	ldw	r2,-28(fp)
81101ef4:	103feb1e 	bne	r2,zero,81101ea4 <__reset+0xfb0e1ea4>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
81101ef8:	e17ffc17 	ldw	r5,-16(fp)
81101efc:	e13ffb17 	ldw	r4,-20(fp)
81101f00:	1101fa80 	call	81101fa8 <i2c_stop>
    
    return bSuccess;    
81101f04:	e0bff917 	ldw	r2,-28(fp)
    
}
81101f08:	e037883a 	mov	sp,fp
81101f0c:	dfc00117 	ldw	ra,4(sp)
81101f10:	df000017 	ldw	fp,0(sp)
81101f14:	dec00204 	addi	sp,sp,8
81101f18:	f800283a 	ret

81101f1c <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
81101f1c:	defffc04 	addi	sp,sp,-16
81101f20:	dfc00315 	stw	ra,12(sp)
81101f24:	df000215 	stw	fp,8(sp)
81101f28:	df000204 	addi	fp,sp,8
81101f2c:	e13ffe15 	stw	r4,-8(fp)
81101f30:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
81101f34:	e0bfff17 	ldw	r2,-4(fp)
81101f38:	10800104 	addi	r2,r2,4
81101f3c:	1007883a 	mov	r3,r2
81101f40:	00800044 	movi	r2,1
81101f44:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
81101f48:	e0bfff17 	ldw	r2,-4(fp)
81101f4c:	00c00044 	movi	r3,1
81101f50:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
81101f54:	e0bffe17 	ldw	r2,-8(fp)
81101f58:	00c00044 	movi	r3,1
81101f5c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
81101f60:	01000044 	movi	r4,1
81101f64:	1117fbc0 	call	81117fbc <usleep>
     
    SDA_LOW(data_base); // data low
81101f68:	e0bfff17 	ldw	r2,-4(fp)
81101f6c:	0007883a 	mov	r3,zero
81101f70:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
81101f74:	01000044 	movi	r4,1
81101f78:	1117fbc0 	call	81117fbc <usleep>
    SCL_LOW(clk_base); // clock low
81101f7c:	e0bffe17 	ldw	r2,-8(fp)
81101f80:	0007883a 	mov	r3,zero
81101f84:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
81101f88:	01000044 	movi	r4,1
81101f8c:	1117fbc0 	call	81117fbc <usleep>
}
81101f90:	0001883a 	nop
81101f94:	e037883a 	mov	sp,fp
81101f98:	dfc00117 	ldw	ra,4(sp)
81101f9c:	df000017 	ldw	fp,0(sp)
81101fa0:	dec00204 	addi	sp,sp,8
81101fa4:	f800283a 	ret

81101fa8 <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
81101fa8:	defffc04 	addi	sp,sp,-16
81101fac:	dfc00315 	stw	ra,12(sp)
81101fb0:	df000215 	stw	fp,8(sp)
81101fb4:	df000204 	addi	fp,sp,8
81101fb8:	e13ffe15 	stw	r4,-8(fp)
81101fbc:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
81101fc0:	e0bfff17 	ldw	r2,-4(fp)
81101fc4:	10800104 	addi	r2,r2,4
81101fc8:	1007883a 	mov	r3,r2
81101fcc:	00800044 	movi	r2,1
81101fd0:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
81101fd4:	e0bfff17 	ldw	r2,-4(fp)
81101fd8:	0007883a 	mov	r3,zero
81101fdc:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
81101fe0:	e0bffe17 	ldw	r2,-8(fp)
81101fe4:	00c00044 	movi	r3,1
81101fe8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
81101fec:	01000044 	movi	r4,1
81101ff0:	1117fbc0 	call	81117fbc <usleep>
    SDA_HIGH(data_base); // data high
81101ff4:	e0bfff17 	ldw	r2,-4(fp)
81101ff8:	00c00044 	movi	r3,1
81101ffc:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
81102000:	01000044 	movi	r4,1
81102004:	1117fbc0 	call	81117fbc <usleep>
    

    
}
81102008:	0001883a 	nop
8110200c:	e037883a 	mov	sp,fp
81102010:	dfc00117 	ldw	ra,4(sp)
81102014:	df000017 	ldw	fp,0(sp)
81102018:	dec00204 	addi	sp,sp,8
8110201c:	f800283a 	ret

81102020 <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
81102020:	defff804 	addi	sp,sp,-32
81102024:	dfc00715 	stw	ra,28(sp)
81102028:	df000615 	stw	fp,24(sp)
8110202c:	df000604 	addi	fp,sp,24
81102030:	e13ffd15 	stw	r4,-12(fp)
81102034:	e17ffe15 	stw	r5,-8(fp)
81102038:	3005883a 	mov	r2,r6
8110203c:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
81102040:	00bfe004 	movi	r2,-128
81102044:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
81102048:	e0bffe17 	ldw	r2,-8(fp)
8110204c:	10800104 	addi	r2,r2,4
81102050:	1007883a 	mov	r3,r2
81102054:	00800044 	movi	r2,1
81102058:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
8110205c:	e03ffb15 	stw	zero,-20(fp)
81102060:	00001f06 	br	811020e0 <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
81102064:	e0bffd17 	ldw	r2,-12(fp)
81102068:	0007883a 	mov	r3,zero
8110206c:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
81102070:	e0ffff03 	ldbu	r3,-4(fp)
81102074:	e0bffa03 	ldbu	r2,-24(fp)
81102078:	1884703a 	and	r2,r3,r2
8110207c:	10803fcc 	andi	r2,r2,255
81102080:	10000426 	beq	r2,zero,81102094 <i2c_write+0x74>
            SDA_HIGH(data_base);
81102084:	e0bffe17 	ldw	r2,-8(fp)
81102088:	00c00044 	movi	r3,1
8110208c:	10c00035 	stwio	r3,0(r2)
81102090:	00000306 	br	811020a0 <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
81102094:	e0bffe17 	ldw	r2,-8(fp)
81102098:	0007883a 	mov	r3,zero
8110209c:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
811020a0:	e0bffa03 	ldbu	r2,-24(fp)
811020a4:	1004d07a 	srli	r2,r2,1
811020a8:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
811020ac:	e0bffd17 	ldw	r2,-12(fp)
811020b0:	00c00044 	movi	r3,1
811020b4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811020b8:	01000044 	movi	r4,1
811020bc:	1117fbc0 	call	81117fbc <usleep>
        SCL_LOW(clk_base);
811020c0:	e0bffd17 	ldw	r2,-12(fp)
811020c4:	0007883a 	mov	r3,zero
811020c8:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811020cc:	01000044 	movi	r4,1
811020d0:	1117fbc0 	call	81117fbc <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
811020d4:	e0bffb17 	ldw	r2,-20(fp)
811020d8:	10800044 	addi	r2,r2,1
811020dc:	e0bffb15 	stw	r2,-20(fp)
811020e0:	e0bffb17 	ldw	r2,-20(fp)
811020e4:	10800210 	cmplti	r2,r2,8
811020e8:	103fde1e 	bne	r2,zero,81102064 <__reset+0xfb0e2064>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
811020ec:	e0bffe17 	ldw	r2,-8(fp)
811020f0:	10800104 	addi	r2,r2,4
811020f4:	0007883a 	mov	r3,zero
811020f8:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
811020fc:	e0bffd17 	ldw	r2,-12(fp)
81102100:	00c00044 	movi	r3,1
81102104:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
81102108:	01000044 	movi	r4,1
8110210c:	1117fbc0 	call	81117fbc <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
81102110:	e0bffe17 	ldw	r2,-8(fp)
81102114:	10800037 	ldwio	r2,0(r2)
81102118:	1005003a 	cmpeq	r2,r2,zero
8110211c:	10803fcc 	andi	r2,r2,255
81102120:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
81102124:	e0bffd17 	ldw	r2,-12(fp)
81102128:	0007883a 	mov	r3,zero
8110212c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
81102130:	01000044 	movi	r4,1
81102134:	1117fbc0 	call	81117fbc <usleep>
    return bAck;
81102138:	e0bffc17 	ldw	r2,-16(fp)
}    
8110213c:	e037883a 	mov	sp,fp
81102140:	dfc00117 	ldw	ra,4(sp)
81102144:	df000017 	ldw	fp,0(sp)
81102148:	dec00204 	addi	sp,sp,8
8110214c:	f800283a 	ret

81102150 <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
81102150:	defff804 	addi	sp,sp,-32
81102154:	dfc00715 	stw	ra,28(sp)
81102158:	df000615 	stw	fp,24(sp)
8110215c:	df000604 	addi	fp,sp,24
81102160:	e13ffc15 	stw	r4,-16(fp)
81102164:	e17ffd15 	stw	r5,-12(fp)
81102168:	e1bffe15 	stw	r6,-8(fp)
8110216c:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
81102170:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
81102174:	e0bffd17 	ldw	r2,-12(fp)
81102178:	10800104 	addi	r2,r2,4
8110217c:	0007883a 	mov	r3,zero
81102180:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
81102184:	e0bffc17 	ldw	r2,-16(fp)
81102188:	0007883a 	mov	r3,zero
8110218c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
81102190:	01000044 	movi	r4,1
81102194:	1117fbc0 	call	81117fbc <usleep>

    for(i=0;i<8;i++){
81102198:	e03ffb15 	stw	zero,-20(fp)
8110219c:	00001606 	br	811021f8 <i2c_read+0xa8>
        Data <<= 1;
811021a0:	e0bffa03 	ldbu	r2,-24(fp)
811021a4:	1085883a 	add	r2,r2,r2
811021a8:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
811021ac:	e0bffc17 	ldw	r2,-16(fp)
811021b0:	00c00044 	movi	r3,1
811021b4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811021b8:	01000044 	movi	r4,1
811021bc:	1117fbc0 	call	81117fbc <usleep>
        if (SDA_READ(data_base))  // read data   
811021c0:	e0bffd17 	ldw	r2,-12(fp)
811021c4:	10800037 	ldwio	r2,0(r2)
811021c8:	10000326 	beq	r2,zero,811021d8 <i2c_read+0x88>
            Data |= 0x01;
811021cc:	e0bffa03 	ldbu	r2,-24(fp)
811021d0:	10800054 	ori	r2,r2,1
811021d4:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
811021d8:	e0bffc17 	ldw	r2,-16(fp)
811021dc:	0007883a 	mov	r3,zero
811021e0:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811021e4:	01000044 	movi	r4,1
811021e8:	1117fbc0 	call	81117fbc <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
811021ec:	e0bffb17 	ldw	r2,-20(fp)
811021f0:	10800044 	addi	r2,r2,1
811021f4:	e0bffb15 	stw	r2,-20(fp)
811021f8:	e0bffb17 	ldw	r2,-20(fp)
811021fc:	10800210 	cmplti	r2,r2,8
81102200:	103fe71e 	bne	r2,zero,811021a0 <__reset+0xfb0e21a0>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
81102204:	e0bffc17 	ldw	r2,-16(fp)
81102208:	0007883a 	mov	r3,zero
8110220c:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
81102210:	e0bffd17 	ldw	r2,-12(fp)
81102214:	10800104 	addi	r2,r2,4
81102218:	1007883a 	mov	r3,r2
8110221c:	00800044 	movi	r2,1
81102220:	18800035 	stwio	r2,0(r3)
    if (bAck)
81102224:	e0bfff17 	ldw	r2,-4(fp)
81102228:	10000426 	beq	r2,zero,8110223c <i2c_read+0xec>
        SDA_LOW(data_base);
8110222c:	e0bffd17 	ldw	r2,-12(fp)
81102230:	0007883a 	mov	r3,zero
81102234:	10c00035 	stwio	r3,0(r2)
81102238:	00000306 	br	81102248 <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
8110223c:	e0bffd17 	ldw	r2,-12(fp)
81102240:	00c00044 	movi	r3,1
81102244:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
81102248:	e0bffc17 	ldw	r2,-16(fp)
8110224c:	00c00044 	movi	r3,1
81102250:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
81102254:	01000044 	movi	r4,1
81102258:	1117fbc0 	call	81117fbc <usleep>
    SCL_LOW(clk_base); // clock low
8110225c:	e0bffc17 	ldw	r2,-16(fp)
81102260:	0007883a 	mov	r3,zero
81102264:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
81102268:	01000044 	movi	r4,1
8110226c:	1117fbc0 	call	81117fbc <usleep>
    SDA_LOW(data_base);  // data low
81102270:	e0bffd17 	ldw	r2,-12(fp)
81102274:	0007883a 	mov	r3,zero
81102278:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
8110227c:	01000044 	movi	r4,1
81102280:	1117fbc0 	call	81117fbc <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
81102284:	e0bffe17 	ldw	r2,-8(fp)
81102288:	e0fffa03 	ldbu	r3,-24(fp)
8110228c:	10c00005 	stb	r3,0(r2)
}
81102290:	0001883a 	nop
81102294:	e037883a 	mov	sp,fp
81102298:	dfc00117 	ldw	ra,4(sp)
8110229c:	df000017 	ldw	fp,0(sp)
811022a0:	dec00204 	addi	sp,sp,8
811022a4:	f800283a 	ret

811022a8 <LEDS_BOARD_DRIVE>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool LEDS_BOARD_DRIVE(bool bDRIVE, alt_u8 LedsMask){
811022a8:	defffd04 	addi	sp,sp,-12
811022ac:	df000215 	stw	fp,8(sp)
811022b0:	df000204 	addi	fp,sp,8
811022b4:	e13ffe15 	stw	r4,-8(fp)
811022b8:	2805883a 	mov	r2,r5
811022bc:	e0bfff05 	stb	r2,-4(fp)

  // Board LEDs state: ON = 0; OFF = 1;

  if (bDRIVE == LEDS_ON){
811022c0:	e0bffe17 	ldw	r2,-8(fp)
811022c4:	10800058 	cmpnei	r2,r2,1
811022c8:	1000071e 	bne	r2,zero,811022e8 <LEDS_BOARD_DRIVE+0x40>
	LedsBoardControl &= (~LedsMask);
811022cc:	e0bfff03 	ldbu	r2,-4(fp)
811022d0:	0084303a 	nor	r2,zero,r2
811022d4:	1007883a 	mov	r3,r2
811022d8:	d0a02803 	ldbu	r2,-32608(gp)
811022dc:	1884703a 	and	r2,r3,r2
811022e0:	d0a02805 	stb	r2,-32608(gp)
811022e4:	00000406 	br	811022f8 <LEDS_BOARD_DRIVE+0x50>
  } else {
	LedsBoardControl |= LedsMask;
811022e8:	d0e02803 	ldbu	r3,-32608(gp)
811022ec:	e0bfff03 	ldbu	r2,-4(fp)
811022f0:	1884b03a 	or	r2,r3,r2
811022f4:	d0a02805 	stb	r2,-32608(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BOARD_BASE, LedsBoardControl);
811022f8:	d0a02803 	ldbu	r2,-32608(gp)
811022fc:	10c03fcc 	andi	r3,r2,255
81102300:	00a00034 	movhi	r2,32768
81102304:	10828404 	addi	r2,r2,2576
81102308:	10c00035 	stwio	r3,0(r2)

  return TRUE;
8110230c:	00800044 	movi	r2,1
}
81102310:	e037883a 	mov	sp,fp
81102314:	df000017 	ldw	fp,0(sp)
81102318:	dec00104 	addi	sp,sp,4
8110231c:	f800283a 	ret

81102320 <LEDS_PAINEL_DRIVE>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool LEDS_PAINEL_DRIVE(bool bDRIVE, alt_u32 LedsMask){
81102320:	defffd04 	addi	sp,sp,-12
81102324:	df000215 	stw	fp,8(sp)
81102328:	df000204 	addi	fp,sp,8
8110232c:	e13ffe15 	stw	r4,-8(fp)
81102330:	e17fff15 	stw	r5,-4(fp)

  // Painel LEDs state: ON = 1; OFF = 0;

  if (bDRIVE == LEDS_ON){
81102334:	e0bffe17 	ldw	r2,-8(fp)
81102338:	10800058 	cmpnei	r2,r2,1
8110233c:	1000051e 	bne	r2,zero,81102354 <LEDS_PAINEL_DRIVE+0x34>
	LedsPainelControl |= LedsMask;
81102340:	d0e02917 	ldw	r3,-32604(gp)
81102344:	e0bfff17 	ldw	r2,-4(fp)
81102348:	1884b03a 	or	r2,r3,r2
8110234c:	d0a02915 	stw	r2,-32604(gp)
81102350:	00000506 	br	81102368 <LEDS_PAINEL_DRIVE+0x48>
  } else {
	LedsPainelControl &= (~LedsMask);
81102354:	e0bfff17 	ldw	r2,-4(fp)
81102358:	0086303a 	nor	r3,zero,r2
8110235c:	d0a02917 	ldw	r2,-32604(gp)
81102360:	1884703a 	and	r2,r3,r2
81102364:	d0a02915 	stw	r2,-32604(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PAINEL_BASE, LedsPainelControl);
81102368:	d0a02917 	ldw	r2,-32604(gp)
8110236c:	1007883a 	mov	r3,r2
81102370:	00a00034 	movhi	r2,32768
81102374:	10825004 	addi	r2,r2,2368
81102378:	10c00035 	stwio	r3,0(r2)

  return TRUE;
8110237c:	00800044 	movi	r2,1
}
81102380:	e037883a 	mov	sp,fp
81102384:	df000017 	ldw	fp,0(sp)
81102388:	dec00104 	addi	sp,sp,4
8110238c:	f800283a 	ret

81102390 <msgdma_write_extended_descriptor>:
/*
 * This function is used for writing extended descriptors to the dispatcher.  
 It handles only 32-bit descriptors.
 */
static int msgdma_write_extended_descriptor(alt_u32 *csr_base,
		alt_u32 *descriptor_base, alt_msgdma_extended_descriptor *descriptor) {
81102390:	defffc04 	addi	sp,sp,-16
81102394:	df000315 	stw	fp,12(sp)
81102398:	df000304 	addi	fp,sp,12
8110239c:	e13ffd15 	stw	r4,-12(fp)
811023a0:	e17ffe15 	stw	r5,-8(fp)
811023a4:	e1bfff15 	stw	r6,-4(fp)
	if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) &
811023a8:	e0bffd17 	ldw	r2,-12(fp)
811023ac:	10800037 	ldwio	r2,0(r2)
811023b0:	1080010c 	andi	r2,r2,4
811023b4:	10000226 	beq	r2,zero,811023c0 <msgdma_write_extended_descriptor+0x30>
	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
		/*at least one descriptor buffer is full, returning so that this function
		 is non-blocking*/
		return -ENOSPC;
811023b8:	00bff904 	movi	r2,-28
811023bc:	00003d06 	br	811024b4 <msgdma_write_extended_descriptor+0x124>
	}

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base,
811023c0:	e0bfff17 	ldw	r2,-4(fp)
811023c4:	10800017 	ldw	r2,0(r2)
811023c8:	1007883a 	mov	r3,r2
811023cc:	e0bffe17 	ldw	r2,-8(fp)
811023d0:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base,
811023d4:	e0bffe17 	ldw	r2,-8(fp)
811023d8:	10800104 	addi	r2,r2,4
811023dc:	e0ffff17 	ldw	r3,-4(fp)
811023e0:	18c00117 	ldw	r3,4(r3)
811023e4:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, descriptor->transfer_length);
811023e8:	e0bffe17 	ldw	r2,-8(fp)
811023ec:	10800204 	addi	r2,r2,8
811023f0:	e0ffff17 	ldw	r3,-4(fp)
811023f4:	18c00217 	ldw	r3,8(r3)
811023f8:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(descriptor_base,
811023fc:	e0bffe17 	ldw	r2,-8(fp)
81102400:	10800304 	addi	r2,r2,12
81102404:	e0ffff17 	ldw	r3,-4(fp)
81102408:	18c0030b 	ldhu	r3,12(r3)
8110240c:	18ffffcc 	andi	r3,r3,65535
81102410:	10c0002d 	sthio	r3,0(r2)
			descriptor->sequence_number);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(descriptor_base,
81102414:	e0bffe17 	ldw	r2,-8(fp)
81102418:	10800384 	addi	r2,r2,14
8110241c:	e0ffff17 	ldw	r3,-4(fp)
81102420:	18c00383 	ldbu	r3,14(r3)
81102424:	18c03fcc 	andi	r3,r3,255
81102428:	10c00025 	stbio	r3,0(r2)
			descriptor->read_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(descriptor_base,
8110242c:	e0bffe17 	ldw	r2,-8(fp)
81102430:	108003c4 	addi	r2,r2,15
81102434:	e0ffff17 	ldw	r3,-4(fp)
81102438:	18c003c3 	ldbu	r3,15(r3)
8110243c:	18c03fcc 	andi	r3,r3,255
81102440:	10c00025 	stbio	r3,0(r2)
			descriptor->write_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(descriptor_base,
81102444:	e0bffe17 	ldw	r2,-8(fp)
81102448:	10800404 	addi	r2,r2,16
8110244c:	e0ffff17 	ldw	r3,-4(fp)
81102450:	18c0040b 	ldhu	r3,16(r3)
81102454:	18ffffcc 	andi	r3,r3,65535
81102458:	10c0002d 	sthio	r3,0(r2)
			descriptor->read_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(descriptor_base,
8110245c:	e0bffe17 	ldw	r2,-8(fp)
81102460:	10800484 	addi	r2,r2,18
81102464:	e0ffff17 	ldw	r3,-4(fp)
81102468:	18c0048b 	ldhu	r3,18(r3)
8110246c:	18ffffcc 	andi	r3,r3,65535
81102470:	10c0002d 	sthio	r3,0(r2)
			descriptor->write_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, descriptor->read_address_high);
81102474:	e0bffe17 	ldw	r2,-8(fp)
81102478:	10800504 	addi	r2,r2,20
8110247c:	e0ffff17 	ldw	r3,-4(fp)
81102480:	18c00517 	ldw	r3,20(r3)
81102484:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, descriptor->write_address_high);
81102488:	e0bffe17 	ldw	r2,-8(fp)
8110248c:	10800604 	addi	r2,r2,24
81102490:	e0ffff17 	ldw	r3,-4(fp)
81102494:	18c00617 	ldw	r3,24(r3)
81102498:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(descriptor_base,
8110249c:	e0bffe17 	ldw	r2,-8(fp)
811024a0:	10800704 	addi	r2,r2,28
811024a4:	e0ffff17 	ldw	r3,-4(fp)
811024a8:	18c00717 	ldw	r3,28(r3)
811024ac:	10c00035 	stwio	r3,0(r2)
			descriptor->control);
	return 0;
811024b0:	0005883a 	mov	r2,zero
}
811024b4:	e037883a 	mov	sp,fp
811024b8:	df000017 	ldw	fp,0(sp)
811024bc:	dec00104 	addi	sp,sp,4
811024c0:	f800283a 	ret

811024c4 <msgdma_construct_extended_descriptor>:
static int msgdma_construct_extended_descriptor(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *descriptor, alt_u32 *read_address,
		alt_u32 *write_address, alt_u32 length, alt_u32 control,
		alt_u32 *read_address_high, alt_u32 *write_address_high,
		alt_u16 sequence_number, alt_u8 read_burst_count,
		alt_u8 write_burst_count, alt_u16 read_stride, alt_u16 write_stride) {
811024c4:	defff604 	addi	sp,sp,-40
811024c8:	df000915 	stw	fp,36(sp)
811024cc:	df000904 	addi	fp,sp,36
811024d0:	e13ff715 	stw	r4,-36(fp)
811024d4:	e17ff815 	stw	r5,-32(fp)
811024d8:	e1bff915 	stw	r6,-28(fp)
811024dc:	e1fffa15 	stw	r7,-24(fp)
811024e0:	e1800517 	ldw	r6,20(fp)
811024e4:	e1400617 	ldw	r5,24(fp)
811024e8:	e1000717 	ldw	r4,28(fp)
811024ec:	e0c00817 	ldw	r3,32(fp)
811024f0:	e0800917 	ldw	r2,36(fp)
811024f4:	e1bffb0d 	sth	r6,-20(fp)
811024f8:	e17ffc05 	stb	r5,-16(fp)
811024fc:	e13ffd05 	stb	r4,-12(fp)
81102500:	e0fffe0d 	sth	r3,-8(fp)
81102504:	e0bfff0d 	sth	r2,-4(fp)
	if (dev->max_byte < length || dev->max_stride < read_stride
81102508:	e0bff717 	ldw	r2,-36(fp)
8110250c:	10c01217 	ldw	r3,72(r2)
81102510:	e0800117 	ldw	r2,4(fp)
81102514:	18801936 	bltu	r3,r2,8110257c <msgdma_construct_extended_descriptor+0xb8>
81102518:	e13ff717 	ldw	r4,-36(fp)
8110251c:	20801317 	ldw	r2,76(r4)
81102520:	20c01417 	ldw	r3,80(r4)
81102524:	e13ffe0b 	ldhu	r4,-8(fp)
81102528:	213fffcc 	andi	r4,r4,65535
8110252c:	2015883a 	mov	r10,r4
81102530:	0017883a 	mov	r11,zero
81102534:	1ac01136 	bltu	r3,r11,8110257c <msgdma_construct_extended_descriptor+0xb8>
81102538:	58c0011e 	bne	r11,r3,81102540 <msgdma_construct_extended_descriptor+0x7c>
8110253c:	12800f36 	bltu	r2,r10,8110257c <msgdma_construct_extended_descriptor+0xb8>
			|| dev->max_stride < write_stride || dev->enhanced_features != 1) {
81102540:	e13ff717 	ldw	r4,-36(fp)
81102544:	20801317 	ldw	r2,76(r4)
81102548:	20c01417 	ldw	r3,80(r4)
8110254c:	e13fff0b 	ldhu	r4,-4(fp)
81102550:	213fffcc 	andi	r4,r4,65535
81102554:	2011883a 	mov	r8,r4
81102558:	0013883a 	mov	r9,zero
8110255c:	1a400736 	bltu	r3,r9,8110257c <msgdma_construct_extended_descriptor+0xb8>
81102560:	48c0011e 	bne	r9,r3,81102568 <msgdma_construct_extended_descriptor+0xa4>
81102564:	12000536 	bltu	r2,r8,8110257c <msgdma_construct_extended_descriptor+0xb8>
81102568:	e0bff717 	ldw	r2,-36(fp)
8110256c:	10801703 	ldbu	r2,92(r2)
81102570:	10803fcc 	andi	r2,r2,255
81102574:	10800060 	cmpeqi	r2,r2,1
81102578:	1000021e 	bne	r2,zero,81102584 <msgdma_construct_extended_descriptor+0xc0>
		return -EINVAL;
8110257c:	00bffa84 	movi	r2,-22
81102580:	00002306 	br	81102610 <msgdma_construct_extended_descriptor+0x14c>
	}

	descriptor->read_address_low = read_address;
81102584:	e0bff817 	ldw	r2,-32(fp)
81102588:	e0fff917 	ldw	r3,-28(fp)
8110258c:	10c00015 	stw	r3,0(r2)
	descriptor->write_address_low = write_address;
81102590:	e0bff817 	ldw	r2,-32(fp)
81102594:	e0fffa17 	ldw	r3,-24(fp)
81102598:	10c00115 	stw	r3,4(r2)
	descriptor->transfer_length = length;
8110259c:	e0bff817 	ldw	r2,-32(fp)
811025a0:	e0c00117 	ldw	r3,4(fp)
811025a4:	10c00215 	stw	r3,8(r2)
	descriptor->sequence_number = sequence_number;
811025a8:	e0bff817 	ldw	r2,-32(fp)
811025ac:	e0fffb0b 	ldhu	r3,-20(fp)
811025b0:	10c0030d 	sth	r3,12(r2)
	descriptor->read_burst_count = read_burst_count;
811025b4:	e0bff817 	ldw	r2,-32(fp)
811025b8:	e0fffc03 	ldbu	r3,-16(fp)
811025bc:	10c00385 	stb	r3,14(r2)
	descriptor->write_burst_count = write_burst_count;
811025c0:	e0bff817 	ldw	r2,-32(fp)
811025c4:	e0fffd03 	ldbu	r3,-12(fp)
811025c8:	10c003c5 	stb	r3,15(r2)
	descriptor->read_stride = read_stride;
811025cc:	e0bff817 	ldw	r2,-32(fp)
811025d0:	e0fffe0b 	ldhu	r3,-8(fp)
811025d4:	10c0040d 	sth	r3,16(r2)
	descriptor->write_stride = write_stride;
811025d8:	e0bff817 	ldw	r2,-32(fp)
811025dc:	e0ffff0b 	ldhu	r3,-4(fp)
811025e0:	10c0048d 	sth	r3,18(r2)
	descriptor->read_address_high = read_address_high;
811025e4:	e0bff817 	ldw	r2,-32(fp)
811025e8:	e0c00317 	ldw	r3,12(fp)
811025ec:	10c00515 	stw	r3,20(r2)
	descriptor->write_address_high = write_address_high;
811025f0:	e0bff817 	ldw	r2,-32(fp)
811025f4:	e0c00417 	ldw	r3,16(fp)
811025f8:	10c00615 	stw	r3,24(r2)
	descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
811025fc:	e0800217 	ldw	r2,8(fp)
81102600:	10e00034 	orhi	r3,r2,32768
81102604:	e0bff817 	ldw	r2,-32(fp)
81102608:	10c00715 	stw	r3,28(r2)

	return 0;
8110260c:	0005883a 	mov	r2,zero

}
81102610:	e037883a 	mov	sp,fp
81102614:	df000017 	ldw	fp,0(sp)
81102618:	dec00104 	addi	sp,sp,4
8110261c:	f800283a 	ret

81102620 <msgdma_descriptor_async_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_async_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
81102620:	defff004 	addi	sp,sp,-64
81102624:	dfc00f15 	stw	ra,60(sp)
81102628:	df000e15 	stw	fp,56(sp)
8110262c:	df000e04 	addi	fp,sp,56
81102630:	e13ffd15 	stw	r4,-12(fp)
81102634:	e17ffe15 	stw	r5,-8(fp)
81102638:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
8110263c:	e03ff315 	stw	zero,-52(fp)
	alt_irq_context context = 0;
81102640:	e03ff415 	stw	zero,-48(fp)
	alt_u16 counter = 0;
81102644:	e03ff20d 	sth	zero,-56(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
81102648:	e0bffd17 	ldw	r2,-12(fp)
8110264c:	10800317 	ldw	r2,12(r2)
81102650:	10800204 	addi	r2,r2,8
81102654:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
81102658:	10bfffcc 	andi	r2,r2,65535
8110265c:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
81102660:	e0bffd17 	ldw	r2,-12(fp)
81102664:	10800317 	ldw	r2,12(r2)
81102668:	10800204 	addi	r2,r2,8
8110266c:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
81102670:	1004d43a 	srli	r2,r2,16
81102674:	e0bff615 	stw	r2,-40(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
81102678:	e0bffd17 	ldw	r2,-12(fp)
8110267c:	10800917 	ldw	r2,36(r2)
81102680:	e0fff617 	ldw	r3,-40(fp)
81102684:	1880042e 	bgeu	r3,r2,81102698 <msgdma_descriptor_async_transfer+0x78>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
81102688:	e0bffd17 	ldw	r2,-12(fp)
8110268c:	10800917 	ldw	r2,36(r2)
81102690:	e0fff517 	ldw	r3,-44(fp)
81102694:	18800236 	bltu	r3,r2,811026a0 <msgdma_descriptor_async_transfer+0x80>
		/*at least one write or read FIFO descriptor buffer is full,
		 returning so that this function is non-blocking*/
		return -ENOSPC;
81102698:	00bff904 	movi	r2,-28
8110269c:	00007d06 	br	81102894 <msgdma_descriptor_async_transfer+0x274>
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
811026a0:	00800804 	movi	r2,32
811026a4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811026a8:	0005303a 	rdctl	r2,status
811026ac:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811026b0:	e0fff717 	ldw	r3,-36(fp)
811026b4:	00bfff84 	movi	r2,-2
811026b8:	1884703a 	and	r2,r3,r2
811026bc:	1001703a 	wrctl	status,r2
  
  return context;
811026c0:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
811026c4:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
811026c8:	e0bffd17 	ldw	r2,-12(fp)
811026cc:	10800317 	ldw	r2,12(r2)
811026d0:	10800104 	addi	r2,r2,4
811026d4:	e0fff317 	ldw	r3,-52(fp)
811026d8:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
811026dc:	e0bffd17 	ldw	r2,-12(fp)
811026e0:	10800317 	ldw	r2,12(r2)
811026e4:	e0fffd17 	ldw	r3,-12(fp)
811026e8:	18c00317 	ldw	r3,12(r3)
811026ec:	18c00037 	ldwio	r3,0(r3)
811026f0:	10c00035 	stwio	r3,0(r2)
811026f4:	e0bff417 	ldw	r2,-48(fp)
811026f8:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811026fc:	e0bffc17 	ldw	r2,-16(fp)
81102700:	1001703a 	wrctl	status,r2
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

	if (NULL != standard_desc && NULL == extended_desc) {
81102704:	e0bffe17 	ldw	r2,-8(fp)
81102708:	10000826 	beq	r2,zero,8110272c <msgdma_descriptor_async_transfer+0x10c>
8110270c:	e0bfff17 	ldw	r2,-4(fp)
81102710:	1000061e 	bne	r2,zero,8110272c <msgdma_descriptor_async_transfer+0x10c>
		counter = 0; /* reset counter */
81102714:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		alt_printf("invalid dma descriptor option\n");
81102718:	012044b4 	movhi	r4,33042
8110271c:	21313704 	addi	r4,r4,-15140
81102720:	11179640 	call	81117964 <alt_printf>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
81102724:	00bff084 	movi	r2,-62
81102728:	00005a06 	br	81102894 <msgdma_descriptor_async_transfer+0x274>
	} else if (NULL == standard_desc && NULL != extended_desc) {
8110272c:	e0bffe17 	ldw	r2,-8(fp)
81102730:	10001b1e 	bne	r2,zero,811027a0 <msgdma_descriptor_async_transfer+0x180>
81102734:	e0bfff17 	ldw	r2,-4(fp)
81102738:	10001926 	beq	r2,zero,811027a0 <msgdma_descriptor_async_transfer+0x180>
		counter = 0; /* reset counter */
8110273c:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
81102740:	00000d06 	br	81102778 <msgdma_descriptor_async_transfer+0x158>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
81102744:	01000044 	movi	r4,1
81102748:	11171c40 	call	811171c4 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
8110274c:	e0bff20b 	ldhu	r2,-56(fp)
81102750:	1084e230 	cmpltui	r2,r2,5000
81102754:	1000051e 	bne	r2,zero,8110276c <msgdma_descriptor_async_transfer+0x14c>
			{
				alt_printf(
81102758:	012044b4 	movhi	r4,33042
8110275c:	21313f04 	addi	r4,r4,-15108
81102760:	11179640 	call	81117964 <alt_printf>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
81102764:	00bff084 	movi	r2,-62
81102768:	00004a06 	br	81102894 <msgdma_descriptor_async_transfer+0x274>
			}
			counter++;
8110276c:	e0bff20b 	ldhu	r2,-56(fp)
81102770:	10800044 	addi	r2,r2,1
81102774:	e0bff20d 	sth	r2,-56(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
81102778:	e0bffd17 	ldw	r2,-12(fp)
8110277c:	10c00317 	ldw	r3,12(r2)
81102780:	e0bffd17 	ldw	r2,-12(fp)
81102784:	10800417 	ldw	r2,16(r2)
81102788:	e1bfff17 	ldw	r6,-4(fp)
8110278c:	100b883a 	mov	r5,r2
81102790:	1809883a 	mov	r4,r3
81102794:	11023900 	call	81102390 <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
81102798:	103fea1e 	bne	r2,zero,81102744 <__reset+0xfb0e2744>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
8110279c:	00000206 	br	811027a8 <msgdma_descriptor_async_transfer+0x188>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
811027a0:	00bfffc4 	movi	r2,-1
811027a4:	00003b06 	br	81102894 <msgdma_descriptor_async_transfer+0x274>
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up controller to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if (dev->callback) {
811027a8:	e0bffd17 	ldw	r2,-12(fp)
811027ac:	10800b17 	ldw	r2,44(r2)
811027b0:	10001c26 	beq	r2,zero,81102824 <msgdma_descriptor_async_transfer+0x204>

		control |= (dev->control |
811027b4:	e0bffd17 	ldw	r2,-12(fp)
811027b8:	10c00d17 	ldw	r3,52(r2)
811027bc:	e0bff317 	ldw	r2,-52(fp)
811027c0:	1884b03a 	or	r2,r3,r2
811027c4:	10800514 	ori	r2,r2,20
811027c8:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
		ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
811027cc:	e0fff317 	ldw	r3,-52(fp)
811027d0:	00bff7c4 	movi	r2,-33
811027d4:	1884703a 	and	r2,r3,r2
811027d8:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811027dc:	0005303a 	rdctl	r2,status
811027e0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811027e4:	e0fff917 	ldw	r3,-28(fp)
811027e8:	00bfff84 	movi	r2,-2
811027ec:	1884703a 	and	r2,r3,r2
811027f0:	1001703a 	wrctl	status,r2
  
  return context;
811027f4:	e0bff917 	ldw	r2,-28(fp)
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
811027f8:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
811027fc:	e0bffd17 	ldw	r2,-12(fp)
81102800:	10800317 	ldw	r2,12(r2)
81102804:	10800104 	addi	r2,r2,4
81102808:	e0fff317 	ldw	r3,-52(fp)
8110280c:	10c00035 	stwio	r3,0(r2)
81102810:	e0bff417 	ldw	r2,-48(fp)
81102814:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81102818:	e0bffb17 	ldw	r2,-20(fp)
8110281c:	1001703a 	wrctl	status,r2
81102820:	00001b06 	br	81102890 <msgdma_descriptor_async_transfer+0x270>
	 *   - Run
	 *   - Stop on an error with any particular descriptor
	 *   - Disable interrupt generation
	 */
	else {
		control |= (dev->control |
81102824:	e0bffd17 	ldw	r2,-12(fp)
81102828:	10c00d17 	ldw	r3,52(r2)
8110282c:	e0bff317 	ldw	r2,-52(fp)
81102830:	1884b03a 	or	r2,r3,r2
81102834:	10800114 	ori	r2,r2,4
81102838:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK)
8110283c:	e0fff317 	ldw	r3,-52(fp)
81102840:	00bff3c4 	movi	r2,-49
81102844:	1884703a 	and	r2,r3,r2
81102848:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8110284c:	0005303a 	rdctl	r2,status
81102850:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81102854:	e0fffa17 	ldw	r3,-24(fp)
81102858:	00bfff84 	movi	r2,-2
8110285c:	1884703a 	and	r2,r3,r2
81102860:	1001703a 	wrctl	status,r2
  
  return context;
81102864:	e0bffa17 	ldw	r2,-24(fp)
				& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
81102868:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8110286c:	e0bffd17 	ldw	r2,-12(fp)
81102870:	10800317 	ldw	r2,12(r2)
81102874:	10800104 	addi	r2,r2,4
81102878:	e0fff317 	ldw	r3,-52(fp)
8110287c:	10c00035 	stwio	r3,0(r2)
81102880:	e0bff417 	ldw	r2,-48(fp)
81102884:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81102888:	e0bff817 	ldw	r2,-32(fp)
8110288c:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
81102890:	0005883a 	mov	r2,zero
}
81102894:	e037883a 	mov	sp,fp
81102898:	dfc00117 	ldw	ra,4(sp)
8110289c:	df000017 	ldw	fp,0(sp)
811028a0:	dec00204 	addi	sp,sp,8
811028a4:	f800283a 	ret

811028a8 <msgdma_descriptor_sync_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_sync_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
811028a8:	defff004 	addi	sp,sp,-64
811028ac:	dfc00f15 	stw	ra,60(sp)
811028b0:	df000e15 	stw	fp,56(sp)
811028b4:	df000e04 	addi	fp,sp,56
811028b8:	e13ffd15 	stw	r4,-12(fp)
811028bc:	e17ffe15 	stw	r5,-8(fp)
811028c0:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
811028c4:	e03ff615 	stw	zero,-40(fp)
	alt_irq_context context = 0;
811028c8:	e03ff715 	stw	zero,-36(fp)
	alt_u32 csr_status = 0;
811028cc:	e03ff215 	stw	zero,-56(fp)
	alt_u16 counter = 0;
811028d0:	e03ff30d 	sth	zero,-52(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
811028d4:	e0bffd17 	ldw	r2,-12(fp)
811028d8:	10800317 	ldw	r2,12(r2)
811028dc:	10800204 	addi	r2,r2,8
811028e0:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u32 csr_status = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
811028e4:	10bfffcc 	andi	r2,r2,65535
811028e8:	e0bff415 	stw	r2,-48(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
811028ec:	e0bffd17 	ldw	r2,-12(fp)
811028f0:	10800317 	ldw	r2,12(r2)
811028f4:	10800204 	addi	r2,r2,8
811028f8:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
811028fc:	1004d43a 	srli	r2,r2,16
81102900:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
	alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK |
81102904:	00807804 	movi	r2,480
81102908:	e0bff815 	stw	r2,-32(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
8110290c:	00001906 	br	81102974 <msgdma_descriptor_sync_transfer+0xcc>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
		alt_busy_sleep(1); /* delay 1us */
81102910:	01000044 	movi	r4,1
81102914:	11171c40 	call	811171c4 <alt_busy_sleep>
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
81102918:	e0bff30b 	ldhu	r2,-52(fp)
8110291c:	1084e230 	cmpltui	r2,r2,5000
81102920:	1000051e 	bne	r2,zero,81102938 <msgdma_descriptor_sync_transfer+0x90>
		{
			alt_printf("time out after 5 msec while waiting free FIFO buffer"
81102924:	012044b4 	movhi	r4,33042
81102928:	21315504 	addi	r4,r4,-15020
8110292c:	11179640 	call	81117964 <alt_printf>
					" for storing descriptor\n");
			return -ETIME;
81102930:	00bff084 	movi	r2,-62
81102934:	0000a206 	br	81102bc0 <msgdma_descriptor_sync_transfer+0x318>
		}
		counter++;
81102938:	e0bff30b 	ldhu	r2,-52(fp)
8110293c:	10800044 	addi	r2,r2,1
81102940:	e0bff30d 	sth	r2,-52(fp)
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
81102944:	e0bffd17 	ldw	r2,-12(fp)
81102948:	10800317 	ldw	r2,12(r2)
8110294c:	10800204 	addi	r2,r2,8
81102950:	10800037 	ldwio	r2,0(r2)
			alt_printf("time out after 5 msec while waiting free FIFO buffer"
					" for storing descriptor\n");
			return -ETIME;
		}
		counter++;
		fifo_read_fill_level = (
81102954:	10bfffcc 	andi	r2,r2,65535
81102958:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8110295c:	e0bffd17 	ldw	r2,-12(fp)
81102960:	10800317 	ldw	r2,12(r2)
81102964:	10800204 	addi	r2,r2,8
81102968:	10800037 	ldwio	r2,0(r2)
		counter++;
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
8110296c:	1004d43a 	srli	r2,r2,16
81102970:	e0bff515 	stw	r2,-44(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
81102974:	e0bffd17 	ldw	r2,-12(fp)
81102978:	10800917 	ldw	r2,36(r2)
8110297c:	e0fff517 	ldw	r3,-44(fp)
81102980:	18bfe32e 	bgeu	r3,r2,81102910 <__reset+0xfb0e2910>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
81102984:	e0bffd17 	ldw	r2,-12(fp)
81102988:	10800917 	ldw	r2,36(r2)
8110298c:	e0fff417 	ldw	r3,-48(fp)
81102990:	18bfdf2e 	bgeu	r3,r2,81102910 <__reset+0xfb0e2910>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81102994:	0005303a 	rdctl	r2,status
81102998:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8110299c:	e0fffc17 	ldw	r3,-16(fp)
811029a0:	00bfff84 	movi	r2,-2
811029a4:	1884703a 	and	r2,r3,r2
811029a8:	1001703a 	wrctl	status,r2
  
  return context;
811029ac:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
811029b0:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
811029b4:	e0bffd17 	ldw	r2,-12(fp)
811029b8:	10800317 	ldw	r2,12(r2)
811029bc:	10800104 	addi	r2,r2,4
811029c0:	00c00804 	movi	r3,32
811029c4:	10c00035 	stwio	r3,0(r2)
			ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
811029c8:	e0bffd17 	ldw	r2,-12(fp)
811029cc:	10800317 	ldw	r2,12(r2)
811029d0:	e0fffd17 	ldw	r3,-12(fp)
811029d4:	18c00317 	ldw	r3,12(r3)
811029d8:	18c00037 	ldwio	r3,0(r3)
811029dc:	10c00035 	stwio	r3,0(r2)
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

	if (NULL != standard_desc && NULL == extended_desc) {
811029e0:	e0bffe17 	ldw	r2,-8(fp)
811029e4:	10000826 	beq	r2,zero,81102a08 <msgdma_descriptor_sync_transfer+0x160>
811029e8:	e0bfff17 	ldw	r2,-4(fp)
811029ec:	1000061e 	bne	r2,zero,81102a08 <msgdma_descriptor_sync_transfer+0x160>
		counter = 0; /* reset counter */
811029f0:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		alt_printf("invalid dma descriptor option\n");
811029f4:	012044b4 	movhi	r4,33042
811029f8:	21313704 	addi	r4,r4,-15140
811029fc:	11179640 	call	81117964 <alt_printf>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
81102a00:	00bff084 	movi	r2,-62
81102a04:	00006e06 	br	81102bc0 <msgdma_descriptor_sync_transfer+0x318>
	} else if (NULL == standard_desc && NULL != extended_desc) {
81102a08:	e0bffe17 	ldw	r2,-8(fp)
81102a0c:	10001b1e 	bne	r2,zero,81102a7c <msgdma_descriptor_sync_transfer+0x1d4>
81102a10:	e0bfff17 	ldw	r2,-4(fp)
81102a14:	10001926 	beq	r2,zero,81102a7c <msgdma_descriptor_sync_transfer+0x1d4>
		counter = 0; /* reset counter */
81102a18:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
81102a1c:	00000d06 	br	81102a54 <msgdma_descriptor_sync_transfer+0x1ac>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
81102a20:	01000044 	movi	r4,1
81102a24:	11171c40 	call	811171c4 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
81102a28:	e0bff30b 	ldhu	r2,-52(fp)
81102a2c:	1084e230 	cmpltui	r2,r2,5000
81102a30:	1000051e 	bne	r2,zero,81102a48 <msgdma_descriptor_sync_transfer+0x1a0>
			{
				alt_printf("time out after 5 msec while writing extended"
81102a34:	012044b4 	movhi	r4,33042
81102a38:	21316904 	addi	r4,r4,-14940
81102a3c:	11179640 	call	81117964 <alt_printf>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
81102a40:	00bff084 	movi	r2,-62
81102a44:	00005e06 	br	81102bc0 <msgdma_descriptor_sync_transfer+0x318>
			}
			counter++;
81102a48:	e0bff30b 	ldhu	r2,-52(fp)
81102a4c:	10800044 	addi	r2,r2,1
81102a50:	e0bff30d 	sth	r2,-52(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
81102a54:	e0bffd17 	ldw	r2,-12(fp)
81102a58:	10c00317 	ldw	r3,12(r2)
81102a5c:	e0bffd17 	ldw	r2,-12(fp)
81102a60:	10800417 	ldw	r2,16(r2)
81102a64:	e1bfff17 	ldw	r6,-4(fp)
81102a68:	100b883a 	mov	r5,r2
81102a6c:	1809883a 	mov	r4,r3
81102a70:	11023900 	call	81102390 <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
81102a74:	103fea1e 	bne	r2,zero,81102a20 <__reset+0xfb0e2a20>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
81102a78:	00000206 	br	81102a84 <msgdma_descriptor_sync_transfer+0x1dc>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
81102a7c:	00bfffc4 	movi	r2,-1
81102a80:	00004f06 	br	81102bc0 <msgdma_descriptor_sync_transfer+0x318>
	 * Set up msgdma controller to:
	 * - Disable interrupt generation
	 * - Run once a valid descriptor is written to controller
	 * - Stop on an error with any particular descriptor
	 */
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
81102a84:	e0bffd17 	ldw	r2,-12(fp)
81102a88:	10800317 	ldw	r2,12(r2)
81102a8c:	10800104 	addi	r2,r2,4
81102a90:	e0fffd17 	ldw	r3,-12(fp)
81102a94:	19000d17 	ldw	r4,52(r3)
81102a98:	00fff2c4 	movi	r3,-53
81102a9c:	20c6703a 	and	r3,r4,r3
81102aa0:	18c00114 	ori	r3,r3,4
81102aa4:	10c00035 	stwio	r3,0(r2)
81102aa8:	e0bff717 	ldw	r2,-36(fp)
81102aac:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81102ab0:	e0bffb17 	ldw	r2,-20(fp)
81102ab4:	1001703a 	wrctl	status,r2
			(dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK ) & (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK));

	alt_irq_enable_all(context);

	counter = 0; /* reset counter */
81102ab8:	e03ff30d 	sth	zero,-52(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
81102abc:	e0bffd17 	ldw	r2,-12(fp)
81102ac0:	10800317 	ldw	r2,12(r2)
81102ac4:	10800037 	ldwio	r2,0(r2)
81102ac8:	e0bff215 	stw	r2,-56(fp)

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
81102acc:	00001106 	br	81102b14 <msgdma_descriptor_sync_transfer+0x26c>
		alt_busy_sleep(1); /* delay 1us */
81102ad0:	01000044 	movi	r4,1
81102ad4:	11171c40 	call	811171c4 <alt_busy_sleep>
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
81102ad8:	e0bff30b 	ldhu	r2,-52(fp)
81102adc:	1084e230 	cmpltui	r2,r2,5000
81102ae0:	1000051e 	bne	r2,zero,81102af8 <msgdma_descriptor_sync_transfer+0x250>
		{
			alt_printf("time out after 5 msec while waiting for any pending"
81102ae4:	012044b4 	movhi	r4,33042
81102ae8:	21317a04 	addi	r4,r4,-14872
81102aec:	11179640 	call	81117964 <alt_printf>
			 * Now that access to the registers is complete, release the registers
			 * semaphore so that other threads can access the registers.
			 */
			ALT_SEM_POST(dev->regs_lock);

			return -ETIME;
81102af0:	00bff084 	movi	r2,-62
81102af4:	00003206 	br	81102bc0 <msgdma_descriptor_sync_transfer+0x318>
		}
		counter++;
81102af8:	e0bff30b 	ldhu	r2,-52(fp)
81102afc:	10800044 	addi	r2,r2,1
81102b00:	e0bff30d 	sth	r2,-52(fp)
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
81102b04:	e0bffd17 	ldw	r2,-12(fp)
81102b08:	10800317 	ldw	r2,12(r2)
81102b0c:	10800037 	ldwio	r2,0(r2)
81102b10:	e0bff215 	stw	r2,-56(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
81102b14:	e0fff217 	ldw	r3,-56(fp)
81102b18:	e0bff817 	ldw	r2,-32(fp)
81102b1c:	1884703a 	and	r2,r3,r2
81102b20:	1000031e 	bne	r2,zero,81102b30 <msgdma_descriptor_sync_transfer+0x288>
81102b24:	e0bff217 	ldw	r2,-56(fp)
81102b28:	1080004c 	andi	r2,r2,1
81102b2c:	103fe81e 	bne	r2,zero,81102ad0 <__reset+0xfb0e2ad0>
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	}

	/*Errors or conditions causing the dispatcher stopping issuing read/write
	 commands to masters*/
	if (0 != (csr_status & error)) {
81102b30:	e0fff217 	ldw	r3,-56(fp)
81102b34:	e0bff817 	ldw	r2,-32(fp)
81102b38:	1884703a 	and	r2,r3,r2
81102b3c:	10000226 	beq	r2,zero,81102b48 <msgdma_descriptor_sync_transfer+0x2a0>
		 * Now that access to the registers is complete, release the registers
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return error;
81102b40:	e0bff817 	ldw	r2,-32(fp)
81102b44:	00001e06 	br	81102bc0 <msgdma_descriptor_sync_transfer+0x318>
	}

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) |
81102b48:	e0bffd17 	ldw	r2,-12(fp)
81102b4c:	10800317 	ldw	r2,12(r2)
81102b50:	10800104 	addi	r2,r2,4
81102b54:	10800037 	ldwio	r2,0(r2)
81102b58:	10800814 	ori	r2,r2,32
81102b5c:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81102b60:	0005303a 	rdctl	r2,status
81102b64:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81102b68:	e0fff917 	ldw	r3,-28(fp)
81102b6c:	00bfff84 	movi	r2,-2
81102b70:	1884703a 	and	r2,r3,r2
81102b74:	1001703a 	wrctl	status,r2
  
  return context;
81102b78:	e0bff917 	ldw	r2,-28(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81102b7c:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81102b80:	e0bffd17 	ldw	r2,-12(fp)
81102b84:	10800317 	ldw	r2,12(r2)
81102b88:	10800104 	addi	r2,r2,4
81102b8c:	e0fff617 	ldw	r3,-40(fp)
81102b90:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
81102b94:	e0bffd17 	ldw	r2,-12(fp)
81102b98:	10800317 	ldw	r2,12(r2)
81102b9c:	e0fffd17 	ldw	r3,-12(fp)
81102ba0:	18c00317 	ldw	r3,12(r3)
81102ba4:	18c00037 	ldwio	r3,0(r3)
81102ba8:	10c00035 	stwio	r3,0(r2)
81102bac:	e0bff717 	ldw	r2,-36(fp)
81102bb0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81102bb4:	e0bffa17 	ldw	r2,-24(fp)
81102bb8:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
81102bbc:	0005883a 	mov	r2,zero

}
81102bc0:	e037883a 	mov	sp,fp
81102bc4:	dfc00117 	ldw	ra,4(sp)
81102bc8:	df000017 	ldw	fp,0(sp)
81102bcc:	dec00204 	addi	sp,sp,8
81102bd0:	f800283a 	ret

81102bd4 <msgdma_construct_extended_mm_to_mm_descriptor>:
int msgdma_construct_extended_mm_to_mm_descriptor(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *descriptor, alt_u32 *read_address,
		alt_u32 *write_address, alt_u32 length, alt_u32 control,
		alt_u32 *read_address_high, alt_u32 *write_address_high,
		alt_u16 sequence_number, alt_u8 read_burst_count,
		alt_u8 write_burst_count, alt_u16 read_stride, alt_u16 write_stride) {
81102bd4:	deffec04 	addi	sp,sp,-80
81102bd8:	dfc01315 	stw	ra,76(sp)
81102bdc:	df001215 	stw	fp,72(sp)
81102be0:	df001204 	addi	fp,sp,72
81102be4:	e13ff715 	stw	r4,-36(fp)
81102be8:	e17ff815 	stw	r5,-32(fp)
81102bec:	e1bff915 	stw	r6,-28(fp)
81102bf0:	e1fffa15 	stw	r7,-24(fp)
81102bf4:	e1800617 	ldw	r6,24(fp)
81102bf8:	e1400717 	ldw	r5,28(fp)
81102bfc:	e1000817 	ldw	r4,32(fp)
81102c00:	e0c00917 	ldw	r3,36(fp)
81102c04:	e0800a17 	ldw	r2,40(fp)
81102c08:	e1bffb0d 	sth	r6,-20(fp)
81102c0c:	e17ffc05 	stb	r5,-16(fp)
81102c10:	e13ffd05 	stb	r4,-12(fp)
81102c14:	e0fffe0d 	sth	r3,-8(fp)
81102c18:	e0bfff0d 	sth	r2,-4(fp)
	return msgdma_construct_extended_descriptor(dev, descriptor, read_address,
81102c1c:	e0bffb0b 	ldhu	r2,-20(fp)
81102c20:	e0fffc03 	ldbu	r3,-16(fp)
81102c24:	e13ffd03 	ldbu	r4,-12(fp)
81102c28:	e17ffe0b 	ldhu	r5,-8(fp)
81102c2c:	e1bfff0b 	ldhu	r6,-4(fp)
81102c30:	d9800815 	stw	r6,32(sp)
81102c34:	d9400715 	stw	r5,28(sp)
81102c38:	d9000615 	stw	r4,24(sp)
81102c3c:	d8c00515 	stw	r3,20(sp)
81102c40:	d8800415 	stw	r2,16(sp)
81102c44:	e0800517 	ldw	r2,20(fp)
81102c48:	d8800315 	stw	r2,12(sp)
81102c4c:	e0800417 	ldw	r2,16(fp)
81102c50:	d8800215 	stw	r2,8(sp)
81102c54:	e0800317 	ldw	r2,12(fp)
81102c58:	d8800115 	stw	r2,4(sp)
81102c5c:	e0800217 	ldw	r2,8(fp)
81102c60:	d8800015 	stw	r2,0(sp)
81102c64:	e1fffa17 	ldw	r7,-24(fp)
81102c68:	e1bff917 	ldw	r6,-28(fp)
81102c6c:	e17ff817 	ldw	r5,-32(fp)
81102c70:	e13ff717 	ldw	r4,-36(fp)
81102c74:	11024c40 	call	811024c4 <msgdma_construct_extended_descriptor>
			write_address, length, control, read_address_high,
			write_address_high, sequence_number, read_burst_count,
			write_burst_count, read_stride, write_stride);

}
81102c78:	e037883a 	mov	sp,fp
81102c7c:	dfc00117 	ldw	ra,4(sp)
81102c80:	df000017 	ldw	fp,0(sp)
81102c84:	dec00204 	addi	sp,sp,8
81102c88:	f800283a 	ret

81102c8c <msgdma_extended_descriptor_async_transfer>:
 * -ENOSPC -> FIFO descriptor buffer is full
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int msgdma_extended_descriptor_async_transfer(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *desc) {
81102c8c:	defffc04 	addi	sp,sp,-16
81102c90:	dfc00315 	stw	ra,12(sp)
81102c94:	df000215 	stw	fp,8(sp)
81102c98:	df000204 	addi	fp,sp,8
81102c9c:	e13ffe15 	stw	r4,-8(fp)
81102ca0:	e17fff15 	stw	r5,-4(fp)
	/*
	 * Error detection/handling should be performed at the application
	 * or callback level as appropriate.
	 */
	return msgdma_descriptor_async_transfer(dev, NULL, desc);
81102ca4:	e1bfff17 	ldw	r6,-4(fp)
81102ca8:	000b883a 	mov	r5,zero
81102cac:	e13ffe17 	ldw	r4,-8(fp)
81102cb0:	11026200 	call	81102620 <msgdma_descriptor_async_transfer>
}
81102cb4:	e037883a 	mov	sp,fp
81102cb8:	dfc00117 	ldw	ra,4(sp)
81102cbc:	df000017 	ldw	fp,0(sp)
81102cc0:	dec00204 	addi	sp,sp,8
81102cc4:	f800283a 	ret

81102cc8 <msgdma_extended_descriptor_sync_transfer>:
 *           return -EPERM (operation not permitted due to descriptor type 
 *		conflict)
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int msgdma_extended_descriptor_sync_transfer(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *desc) {
81102cc8:	defffc04 	addi	sp,sp,-16
81102ccc:	dfc00315 	stw	ra,12(sp)
81102cd0:	df000215 	stw	fp,8(sp)
81102cd4:	df000204 	addi	fp,sp,8
81102cd8:	e13ffe15 	stw	r4,-8(fp)
81102cdc:	e17fff15 	stw	r5,-4(fp)
	return msgdma_descriptor_sync_transfer(dev, NULL, desc);
81102ce0:	e1bfff17 	ldw	r6,-4(fp)
81102ce4:	000b883a 	mov	r5,zero
81102ce8:	e13ffe17 	ldw	r4,-8(fp)
81102cec:	11028a80 	call	811028a8 <msgdma_descriptor_sync_transfer>
}
81102cf0:	e037883a 	mov	sp,fp
81102cf4:	dfc00117 	ldw	ra,4(sp)
81102cf8:	df000017 	ldw	fp,0(sp)
81102cfc:	dec00204 	addi	sp,sp,8
81102d00:	f800283a 	ret

81102d04 <POWER_SPI_RW>:
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock


// Note. SCK: typical 19.2KHZ (53 ms)
bool POWER_SPI_RW(alt_u8 IcIndex, alt_u8 NextChannel, bool bEN, bool bSIGN, bool bSGL, alt_u32 *pValue)
{
81102d04:	defff204 	addi	sp,sp,-56
81102d08:	dfc00d15 	stw	ra,52(sp)
81102d0c:	df000c15 	stw	fp,48(sp)
81102d10:	df000c04 	addi	fp,sp,48
81102d14:	2007883a 	mov	r3,r4
81102d18:	2805883a 	mov	r2,r5
81102d1c:	e1bffe15 	stw	r6,-8(fp)
81102d20:	e1ffff15 	stw	r7,-4(fp)
81102d24:	e0fffc05 	stb	r3,-16(fp)
81102d28:	e0bffd05 	stb	r2,-12(fp)
    bool bSuccess;
    alt_u8 Config8;
    alt_u32 Value32=0, Mask32;
81102d2c:	e03ff515 	stw	zero,-44(fp)
    int i, nWait = 0, nZeroCnt;
81102d30:	e03ff815 	stw	zero,-32(fp)
    const int nMaxWait = 1000000;
81102d34:	008003f4 	movhi	r2,15
81102d38:	10909004 	addi	r2,r2,16960
81102d3c:	e0bffa15 	stw	r2,-24(fp)
    
    //
    Config8 = 0x80; 
81102d40:	00bfe004 	movi	r2,-128
81102d44:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bEN)?0x20:0x00;
81102d48:	e0bffe17 	ldw	r2,-8(fp)
81102d4c:	10000226 	beq	r2,zero,81102d58 <POWER_SPI_RW+0x54>
81102d50:	00800804 	movi	r2,32
81102d54:	00000106 	br	81102d5c <POWER_SPI_RW+0x58>
81102d58:	0005883a 	mov	r2,zero
81102d5c:	e0fff403 	ldbu	r3,-48(fp)
81102d60:	10c4b03a 	or	r2,r2,r3
81102d64:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bSGL)?0x10:0x00;
81102d68:	e0800217 	ldw	r2,8(fp)
81102d6c:	10000226 	beq	r2,zero,81102d78 <POWER_SPI_RW+0x74>
81102d70:	00800404 	movi	r2,16
81102d74:	00000106 	br	81102d7c <POWER_SPI_RW+0x78>
81102d78:	0005883a 	mov	r2,zero
81102d7c:	e0fff403 	ldbu	r3,-48(fp)
81102d80:	10c4b03a 	or	r2,r2,r3
81102d84:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bSIGN)?0x08:0x00;
81102d88:	e0bfff17 	ldw	r2,-4(fp)
81102d8c:	10000226 	beq	r2,zero,81102d98 <POWER_SPI_RW+0x94>
81102d90:	00800204 	movi	r2,8
81102d94:	00000106 	br	81102d9c <POWER_SPI_RW+0x98>
81102d98:	0005883a 	mov	r2,zero
81102d9c:	e0fff403 	ldbu	r3,-48(fp)
81102da0:	10c4b03a 	or	r2,r2,r3
81102da4:	e0bff405 	stb	r2,-48(fp)
    Config8 |= NextChannel & 0x07; // channel
81102da8:	e0bffd03 	ldbu	r2,-12(fp)
81102dac:	108001cc 	andi	r2,r2,7
81102db0:	1007883a 	mov	r3,r2
81102db4:	e0bff403 	ldbu	r2,-48(fp)
81102db8:	1884b03a 	or	r2,r3,r2
81102dbc:	e0bff405 	stb	r2,-48(fp)
    
    SPI_FO(0); // use internal conversion clock
81102dc0:	0007883a 	mov	r3,zero
81102dc4:	00a00034 	movhi	r2,32768
81102dc8:	10825404 	addi	r2,r2,2384
81102dcc:	10c00035 	stwio	r3,0(r2)
    SPI_SCK(0);  // set low to active extenal serial clock mode.
81102dd0:	0007883a 	mov	r3,zero
81102dd4:	00a00034 	movhi	r2,32768
81102dd8:	10825c04 	addi	r2,r2,2416
81102ddc:	10c00035 	stwio	r3,0(r2)
    SPI_CS_N(IcIndex, 0);  // chip select: active
81102de0:	e0bffc03 	ldbu	r2,-16(fp)
81102de4:	1000021e 	bne	r2,zero,81102df0 <POWER_SPI_RW+0xec>
81102de8:	00c00084 	movi	r3,2
81102dec:	00000106 	br	81102df4 <POWER_SPI_RW+0xf0>
81102df0:	00c00044 	movi	r3,1
81102df4:	00a00034 	movhi	r2,32768
81102df8:	10825804 	addi	r2,r2,2400
81102dfc:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81102e00:	010003c4 	movi	r4,15
81102e04:	1117fbc0 	call	81117fbc <usleep>
    
    // wait for converion end (when conversion done, SPI_SDO is low)
    while(SPI_SDO && nWait < nMaxWait){
81102e08:	00000306 	br	81102e18 <POWER_SPI_RW+0x114>
        nWait++;
81102e0c:	e0bff817 	ldw	r2,-32(fp)
81102e10:	10800044 	addi	r2,r2,1
81102e14:	e0bff815 	stw	r2,-32(fp)
    SPI_SCK(0);  // set low to active extenal serial clock mode.
    SPI_CS_N(IcIndex, 0);  // chip select: active
    SPI_DELAY;
    
    // wait for converion end (when conversion done, SPI_SDO is low)
    while(SPI_SDO && nWait < nMaxWait){
81102e18:	00a00034 	movhi	r2,32768
81102e1c:	10826404 	addi	r2,r2,2448
81102e20:	10800037 	ldwio	r2,0(r2)
81102e24:	1080004c 	andi	r2,r2,1
81102e28:	10000326 	beq	r2,zero,81102e38 <POWER_SPI_RW+0x134>
81102e2c:	e0fff817 	ldw	r3,-32(fp)
81102e30:	e0bffa17 	ldw	r2,-24(fp)
81102e34:	18bff516 	blt	r3,r2,81102e0c <__reset+0xfb0e2e0c>
        nWait++;
    }
    
    if (SPI_SDO){
81102e38:	00a00034 	movhi	r2,32768
81102e3c:	10826404 	addi	r2,r2,2448
81102e40:	10800037 	ldwio	r2,0(r2)
81102e44:	1080004c 	andi	r2,r2,1
81102e48:	10000626 	beq	r2,zero,81102e64 <POWER_SPI_RW+0x160>
        SPI_CS_N(IcIndex, 1);  // chip select: inactive
81102e4c:	00c000c4 	movi	r3,3
81102e50:	00a00034 	movhi	r2,32768
81102e54:	10825804 	addi	r2,r2,2400
81102e58:	10c00035 	stwio	r3,0(r2)
//        printf("Timeout \r\n");
        return FALSE;
81102e5c:	0005883a 	mov	r2,zero
81102e60:	0000db06 	br	811031d0 <POWER_SPI_RW+0x4cc>
    }
    
    for(i=0;i<2;i++) // send config bits 7:6,
81102e64:	e03ff715 	stw	zero,-36(fp)
81102e68:	00002406 	br	81102efc <POWER_SPI_RW+0x1f8>
    // ignore EOC/ and DMY bits
    {
        SPI_SDI((Config8 & 0x80)?1:0);//sdi=nextch.7; // put data on pin
81102e6c:	e0bff403 	ldbu	r2,-48(fp)
81102e70:	10803fcc 	andi	r2,r2,255
81102e74:	1004d1fa 	srli	r2,r2,7
81102e78:	10c03fcc 	andi	r3,r2,255
81102e7c:	00a00034 	movhi	r2,32768
81102e80:	10826004 	addi	r2,r2,2432
81102e84:	10c00035 	stwio	r3,0(r2)
        Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
81102e88:	e0bff403 	ldbu	r2,-48(fp)
81102e8c:	1085883a 	add	r2,r2,r2
81102e90:	e0bff405 	stb	r2,-48(fp)
        Value32 <<= 1;//result_0 = rl(result_0);// get ready to load lsb
81102e94:	e0bff517 	ldw	r2,-44(fp)
81102e98:	1085883a 	add	r2,r2,r2
81102e9c:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_0.0 = sdo; // load lsb
81102ea0:	00a00034 	movhi	r2,32768
81102ea4:	10826404 	addi	r2,r2,2448
81102ea8:	10800037 	ldwio	r2,0(r2)
81102eac:	1080004c 	andi	r2,r2,1
81102eb0:	1007883a 	mov	r3,r2
81102eb4:	e0bff517 	ldw	r2,-44(fp)
81102eb8:	10c4b03a 	or	r2,r2,r3
81102ebc:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81102ec0:	00c00044 	movi	r3,1
81102ec4:	00a00034 	movhi	r2,32768
81102ec8:	10825c04 	addi	r2,r2,2416
81102ecc:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81102ed0:	010003c4 	movi	r4,15
81102ed4:	1117fbc0 	call	81117fbc <usleep>
        SPI_SCK(0);//sck=0; // clock low
81102ed8:	0007883a 	mov	r3,zero
81102edc:	00a00034 	movhi	r2,32768
81102ee0:	10825c04 	addi	r2,r2,2416
81102ee4:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81102ee8:	010003c4 	movi	r4,15
81102eec:	1117fbc0 	call	81117fbc <usleep>
        SPI_CS_N(IcIndex, 1);  // chip select: inactive
//        printf("Timeout \r\n");
        return FALSE;
    }
    
    for(i=0;i<2;i++) // send config bits 7:6,
81102ef0:	e0bff717 	ldw	r2,-36(fp)
81102ef4:	10800044 	addi	r2,r2,1
81102ef8:	e0bff715 	stw	r2,-36(fp)
81102efc:	e0bff717 	ldw	r2,-36(fp)
81102f00:	10800090 	cmplti	r2,r2,2
81102f04:	103fd91e 	bne	r2,zero,81102e6c <__reset+0xfb0e2e6c>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // send config, read byte 3
81102f08:	e03ff715 	stw	zero,-36(fp)
81102f0c:	00002406 	br	81102fa0 <POWER_SPI_RW+0x29c>
    {
        SPI_SDI((Config8 & 0x80)?1:0);//sdi=nextch.7; // put data on pin
81102f10:	e0bff403 	ldbu	r2,-48(fp)
81102f14:	10803fcc 	andi	r2,r2,255
81102f18:	1004d1fa 	srli	r2,r2,7
81102f1c:	10c03fcc 	andi	r3,r2,255
81102f20:	00a00034 	movhi	r2,32768
81102f24:	10826004 	addi	r2,r2,2432
81102f28:	10c00035 	stwio	r3,0(r2)
        Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
81102f2c:	e0bff403 	ldbu	r2,-48(fp)
81102f30:	1085883a 	add	r2,r2,r2
81102f34:	e0bff405 	stb	r2,-48(fp)
        
        Value32 <<= 1; //result_3 = rl(result_3);// get ready to load lsb
81102f38:	e0bff517 	ldw	r2,-44(fp)
81102f3c:	1085883a 	add	r2,r2,r2
81102f40:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO; //result_3.0 = sdo; // load lsb
81102f44:	00a00034 	movhi	r2,32768
81102f48:	10826404 	addi	r2,r2,2448
81102f4c:	10800037 	ldwio	r2,0(r2)
81102f50:	1080004c 	andi	r2,r2,1
81102f54:	1007883a 	mov	r3,r2
81102f58:	e0bff517 	ldw	r2,-44(fp)
81102f5c:	10c4b03a 	or	r2,r2,r3
81102f60:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81102f64:	00c00044 	movi	r3,1
81102f68:	00a00034 	movhi	r2,32768
81102f6c:	10825c04 	addi	r2,r2,2416
81102f70:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81102f74:	010003c4 	movi	r4,15
81102f78:	1117fbc0 	call	81117fbc <usleep>
        SPI_SCK(0);//sck=0; // clock low
81102f7c:	0007883a 	mov	r3,zero
81102f80:	00a00034 	movhi	r2,32768
81102f84:	10825c04 	addi	r2,r2,2416
81102f88:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81102f8c:	010003c4 	movi	r4,15
81102f90:	1117fbc0 	call	81117fbc <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // send config, read byte 3
81102f94:	e0bff717 	ldw	r2,-36(fp)
81102f98:	10800044 	addi	r2,r2,1
81102f9c:	e0bff715 	stw	r2,-36(fp)
81102fa0:	e0bff717 	ldw	r2,-36(fp)
81102fa4:	10800210 	cmplti	r2,r2,8
81102fa8:	103fd91e 	bne	r2,zero,81102f10 <__reset+0xfb0e2f10>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 2
81102fac:	e03ff715 	stw	zero,-36(fp)
81102fb0:	00001a06 	br	8110301c <POWER_SPI_RW+0x318>
    {
        Value32 <<= 1; //result_2 = rl(result_2);// get ready to load lsb
81102fb4:	e0bff517 	ldw	r2,-44(fp)
81102fb8:	1085883a 	add	r2,r2,r2
81102fbc:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO; //result_2.0 = sdo; // load lsb
81102fc0:	00a00034 	movhi	r2,32768
81102fc4:	10826404 	addi	r2,r2,2448
81102fc8:	10800037 	ldwio	r2,0(r2)
81102fcc:	1080004c 	andi	r2,r2,1
81102fd0:	1007883a 	mov	r3,r2
81102fd4:	e0bff517 	ldw	r2,-44(fp)
81102fd8:	10c4b03a 	or	r2,r2,r3
81102fdc:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81102fe0:	00c00044 	movi	r3,1
81102fe4:	00a00034 	movhi	r2,32768
81102fe8:	10825c04 	addi	r2,r2,2416
81102fec:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81102ff0:	010003c4 	movi	r4,15
81102ff4:	1117fbc0 	call	81117fbc <usleep>
        SPI_SCK(0);//sck=0; // clock low
81102ff8:	0007883a 	mov	r3,zero
81102ffc:	00a00034 	movhi	r2,32768
81103000:	10825c04 	addi	r2,r2,2416
81103004:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81103008:	010003c4 	movi	r4,15
8110300c:	1117fbc0 	call	81117fbc <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 2
81103010:	e0bff717 	ldw	r2,-36(fp)
81103014:	10800044 	addi	r2,r2,1
81103018:	e0bff715 	stw	r2,-36(fp)
8110301c:	e0bff717 	ldw	r2,-36(fp)
81103020:	10800210 	cmplti	r2,r2,8
81103024:	103fe31e 	bne	r2,zero,81102fb4 <__reset+0xfb0e2fb4>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 1
81103028:	e03ff715 	stw	zero,-36(fp)
8110302c:	00001a06 	br	81103098 <POWER_SPI_RW+0x394>
    {
        Value32 <<= 1; //result_1 = rl(result_1);// get ready to load lsb
81103030:	e0bff517 	ldw	r2,-44(fp)
81103034:	1085883a 	add	r2,r2,r2
81103038:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_1.0 = sdo; // load lsb
8110303c:	00a00034 	movhi	r2,32768
81103040:	10826404 	addi	r2,r2,2448
81103044:	10800037 	ldwio	r2,0(r2)
81103048:	1080004c 	andi	r2,r2,1
8110304c:	1007883a 	mov	r3,r2
81103050:	e0bff517 	ldw	r2,-44(fp)
81103054:	10c4b03a 	or	r2,r2,r3
81103058:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
8110305c:	00c00044 	movi	r3,1
81103060:	00a00034 	movhi	r2,32768
81103064:	10825c04 	addi	r2,r2,2416
81103068:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
8110306c:	010003c4 	movi	r4,15
81103070:	1117fbc0 	call	81117fbc <usleep>
        SPI_SCK(0);//sck=0; // clock low
81103074:	0007883a 	mov	r3,zero
81103078:	00a00034 	movhi	r2,32768
8110307c:	10825c04 	addi	r2,r2,2416
81103080:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81103084:	010003c4 	movi	r4,15
81103088:	1117fbc0 	call	81117fbc <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 1
8110308c:	e0bff717 	ldw	r2,-36(fp)
81103090:	10800044 	addi	r2,r2,1
81103094:	e0bff715 	stw	r2,-36(fp)
81103098:	e0bff717 	ldw	r2,-36(fp)
8110309c:	10800210 	cmplti	r2,r2,8
811030a0:	103fe31e 	bne	r2,zero,81103030 <__reset+0xfb0e3030>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<6;i++) // read byte 0
811030a4:	e03ff715 	stw	zero,-36(fp)
811030a8:	00001a06 	br	81103114 <POWER_SPI_RW+0x410>
    {
        Value32 <<= 1;//result_0 = rl(result_0);// get ready to load lsb
811030ac:	e0bff517 	ldw	r2,-44(fp)
811030b0:	1085883a 	add	r2,r2,r2
811030b4:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_0.0 = sdo; // load lsb
811030b8:	00a00034 	movhi	r2,32768
811030bc:	10826404 	addi	r2,r2,2448
811030c0:	10800037 	ldwio	r2,0(r2)
811030c4:	1080004c 	andi	r2,r2,1
811030c8:	1007883a 	mov	r3,r2
811030cc:	e0bff517 	ldw	r2,-44(fp)
811030d0:	10c4b03a 	or	r2,r2,r3
811030d4:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
811030d8:	00c00044 	movi	r3,1
811030dc:	00a00034 	movhi	r2,32768
811030e0:	10825c04 	addi	r2,r2,2416
811030e4:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
811030e8:	010003c4 	movi	r4,15
811030ec:	1117fbc0 	call	81117fbc <usleep>
        SPI_SCK(0);//sck=0; // clock low
811030f0:	0007883a 	mov	r3,zero
811030f4:	00a00034 	movhi	r2,32768
811030f8:	10825c04 	addi	r2,r2,2416
811030fc:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81103100:	010003c4 	movi	r4,15
81103104:	1117fbc0 	call	81117fbc <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<6;i++) // read byte 0
81103108:	e0bff717 	ldw	r2,-36(fp)
8110310c:	10800044 	addi	r2,r2,1
81103110:	e0bff715 	stw	r2,-36(fp)
81103114:	e0bff717 	ldw	r2,-36(fp)
81103118:	10800190 	cmplti	r2,r2,6
8110311c:	103fe31e 	bne	r2,zero,811030ac <__reset+0xfb0e30ac>
        SPI_SCK(1);//sck=1; // clock high
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    SPI_SCK(1);
81103120:	00c00044 	movi	r3,1
81103124:	00a00034 	movhi	r2,32768
81103128:	10825c04 	addi	r2,r2,2416
8110312c:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81103130:	010003c4 	movi	r4,15
81103134:	1117fbc0 	call	81117fbc <usleep>
    SPI_CS_N(IcIndex, 1);  // chip select: inactive
81103138:	00c000c4 	movi	r3,3
8110313c:	00a00034 	movhi	r2,32768
81103140:	10825804 	addi	r2,r2,2400
81103144:	10c00035 	stwio	r3,0(r2)
    
    // check parity
    nZeroCnt = 0;
81103148:	e03ff915 	stw	zero,-28(fp)
    Mask32 = 0x01;
8110314c:	00800044 	movi	r2,1
81103150:	e0bff615 	stw	r2,-40(fp)
    for(i=0;i<32;i++){
81103154:	e03ff715 	stw	zero,-36(fp)
81103158:	00000d06 	br	81103190 <POWER_SPI_RW+0x48c>
        if ((Value32 & Mask32) == 0x00){
8110315c:	e0fff517 	ldw	r3,-44(fp)
81103160:	e0bff617 	ldw	r2,-40(fp)
81103164:	1884703a 	and	r2,r3,r2
81103168:	1000031e 	bne	r2,zero,81103178 <POWER_SPI_RW+0x474>
            nZeroCnt++;
8110316c:	e0bff917 	ldw	r2,-28(fp)
81103170:	10800044 	addi	r2,r2,1
81103174:	e0bff915 	stw	r2,-28(fp)
        }
        Mask32 <<= 1;
81103178:	e0bff617 	ldw	r2,-40(fp)
8110317c:	1085883a 	add	r2,r2,r2
81103180:	e0bff615 	stw	r2,-40(fp)
    SPI_CS_N(IcIndex, 1);  // chip select: inactive
    
    // check parity
    nZeroCnt = 0;
    Mask32 = 0x01;
    for(i=0;i<32;i++){
81103184:	e0bff717 	ldw	r2,-36(fp)
81103188:	10800044 	addi	r2,r2,1
8110318c:	e0bff715 	stw	r2,-36(fp)
81103190:	e0bff717 	ldw	r2,-36(fp)
81103194:	10800810 	cmplti	r2,r2,32
81103198:	103ff01e 	bne	r2,zero,8110315c <__reset+0xfb0e315c>
        if ((Value32 & Mask32) == 0x00){
            nZeroCnt++;
        }
        Mask32 <<= 1;
    }
    bSuccess = (nZeroCnt&0x01)?FALSE:TRUE;
8110319c:	e0bff917 	ldw	r2,-28(fp)
811031a0:	1080004c 	andi	r2,r2,1
811031a4:	1005003a 	cmpeq	r2,r2,zero
811031a8:	10803fcc 	andi	r2,r2,255
811031ac:	e0bffb15 	stw	r2,-20(fp)
    if (!bSuccess){
811031b0:	e0bffb17 	ldw	r2,-20(fp)
811031b4:	1000021e 	bne	r2,zero,811031c0 <POWER_SPI_RW+0x4bc>
//        printf("Parity Check Error \r\n");
        return FALSE;
811031b8:	0005883a 	mov	r2,zero
811031bc:	00000406 	br	811031d0 <POWER_SPI_RW+0x4cc>
    }        
    
    
    *pValue = Value32;
811031c0:	e0800317 	ldw	r2,12(fp)
811031c4:	e0fff517 	ldw	r3,-44(fp)
811031c8:	10c00015 	stw	r3,0(r2)
    
    return bSuccess;
811031cc:	e0bffb17 	ldw	r2,-20(fp)
}
811031d0:	e037883a 	mov	sp,fp
811031d4:	dfc00117 	ldw	ra,4(sp)
811031d8:	df000017 	ldw	fp,0(sp)
811031dc:	dec00204 	addi	sp,sp,8
811031e0:	f800283a 	ret

811031e4 <v_spi_start>:
#define SPI_CS_N(x) IOWR_ALTERA_AVALON_PIO_DATA(RTCC_CS_N_BASE,x)
#define SPI_SDI(x)    IOWR_ALTERA_AVALON_PIO_DATA(RTCC_SDI_BASE,x)
#define SPI_SDO       (IORD_ALTERA_AVALON_PIO_DATA(RTCC_SDO_BASE) & 0x01)
#define SPI_DELAY     usleep(150)  // based on 50MHZ of CPU clock

void v_spi_start(void){
811031e4:	defffe04 	addi	sp,sp,-8
811031e8:	dfc00115 	stw	ra,4(sp)
811031ec:	df000015 	stw	fp,0(sp)
811031f0:	d839883a 	mov	fp,sp
    //Pull CS_n Low to start communication
    SPI_SCK(0);
811031f4:	0007883a 	mov	r3,zero
811031f8:	00a00034 	movhi	r2,32768
811031fc:	10824004 	addi	r2,r2,2304
81103200:	10c00035 	stwio	r3,0(r2)
    SPI_CS_N(0);
81103204:	0007883a 	mov	r3,zero
81103208:	00a00034 	movhi	r2,32768
8110320c:	10823c04 	addi	r2,r2,2288
81103210:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81103214:	01002584 	movi	r4,150
81103218:	1117fbc0 	call	81117fbc <usleep>
}
8110321c:	0001883a 	nop
81103220:	e037883a 	mov	sp,fp
81103224:	dfc00117 	ldw	ra,4(sp)
81103228:	df000017 	ldw	fp,0(sp)
8110322c:	dec00204 	addi	sp,sp,8
81103230:	f800283a 	ret

81103234 <v_spi_send_byte>:

void v_spi_send_byte(alt_u8 uc_data){
81103234:	defffc04 	addi	sp,sp,-16
81103238:	dfc00315 	stw	ra,12(sp)
8110323c:	df000215 	stw	fp,8(sp)
81103240:	df000204 	addi	fp,sp,8
81103244:	2005883a 	mov	r2,r4
81103248:	e0bfff05 	stb	r2,-4(fp)

    alt_u8 i = 0;
8110324c:	e03ffe05 	stb	zero,-8(fp)
    alt_u8 uc_data_mask = 0x80;
81103250:	00bfe004 	movi	r2,-128
81103254:	e0bffe45 	stb	r2,-7(fp)

    for(i=0;i<8;i++)
81103258:	e03ffe05 	stb	zero,-8(fp)
8110325c:	00001b06 	br	811032cc <v_spi_send_byte+0x98>
    {
        SPI_SDI((uc_data & uc_data_mask)?1:0);
81103260:	e0ffff03 	ldbu	r3,-4(fp)
81103264:	e0bffe43 	ldbu	r2,-7(fp)
81103268:	1884703a 	and	r2,r3,r2
8110326c:	10803fcc 	andi	r2,r2,255
81103270:	1004c03a 	cmpne	r2,r2,zero
81103274:	10c03fcc 	andi	r3,r2,255
81103278:	00a00034 	movhi	r2,32768
8110327c:	10824404 	addi	r2,r2,2320
81103280:	10c00035 	stwio	r3,0(r2)
        uc_data_mask >>= 1;
81103284:	e0bffe43 	ldbu	r2,-7(fp)
81103288:	1004d07a 	srli	r2,r2,1
8110328c:	e0bffe45 	stb	r2,-7(fp)

        SPI_SCK(1);//sck=1; // clock high
81103290:	00c00044 	movi	r3,1
81103294:	00a00034 	movhi	r2,32768
81103298:	10824004 	addi	r2,r2,2304
8110329c:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
811032a0:	01002584 	movi	r4,150
811032a4:	1117fbc0 	call	81117fbc <usleep>
        SPI_SCK(0);//sck=0; // clock low
811032a8:	0007883a 	mov	r3,zero
811032ac:	00a00034 	movhi	r2,32768
811032b0:	10824004 	addi	r2,r2,2304
811032b4:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
811032b8:	01002584 	movi	r4,150
811032bc:	1117fbc0 	call	81117fbc <usleep>
void v_spi_send_byte(alt_u8 uc_data){

    alt_u8 i = 0;
    alt_u8 uc_data_mask = 0x80;

    for(i=0;i<8;i++)
811032c0:	e0bffe03 	ldbu	r2,-8(fp)
811032c4:	10800044 	addi	r2,r2,1
811032c8:	e0bffe05 	stb	r2,-8(fp)
811032cc:	e0bffe03 	ldbu	r2,-8(fp)
811032d0:	10800230 	cmpltui	r2,r2,8
811032d4:	103fe21e 	bne	r2,zero,81103260 <__reset+0xfb0e3260>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

}
811032d8:	0001883a 	nop
811032dc:	e037883a 	mov	sp,fp
811032e0:	dfc00117 	ldw	ra,4(sp)
811032e4:	df000017 	ldw	fp,0(sp)
811032e8:	dec00204 	addi	sp,sp,8
811032ec:	f800283a 	ret

811032f0 <uc_spi_get_byte>:

alt_u8 uc_spi_get_byte(void){
811032f0:	defffd04 	addi	sp,sp,-12
811032f4:	dfc00215 	stw	ra,8(sp)
811032f8:	df000115 	stw	fp,4(sp)
811032fc:	df000104 	addi	fp,sp,4

    alt_u8 i = 0;
81103300:	e03fff05 	stb	zero,-4(fp)
    alt_u8 uc_data = 0;
81103304:	e03fff45 	stb	zero,-3(fp)

    for(i=0;i<8;i++) // read byte
81103308:	e03fff05 	stb	zero,-4(fp)
8110330c:	00001a06 	br	81103378 <uc_spi_get_byte+0x88>
    {
        uc_data <<= 1;
81103310:	e0bfff43 	ldbu	r2,-3(fp)
81103314:	1085883a 	add	r2,r2,r2
81103318:	e0bfff45 	stb	r2,-3(fp)
        uc_data |= SPI_SDO;
8110331c:	00a00034 	movhi	r2,32768
81103320:	10824804 	addi	r2,r2,2336
81103324:	10800037 	ldwio	r2,0(r2)
81103328:	1080004c 	andi	r2,r2,1
8110332c:	1007883a 	mov	r3,r2
81103330:	e0bfff43 	ldbu	r2,-3(fp)
81103334:	1884b03a 	or	r2,r3,r2
81103338:	e0bfff45 	stb	r2,-3(fp)

        SPI_SCK(1);//sck=1; // clock high
8110333c:	00c00044 	movi	r3,1
81103340:	00a00034 	movhi	r2,32768
81103344:	10824004 	addi	r2,r2,2304
81103348:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
8110334c:	01002584 	movi	r4,150
81103350:	1117fbc0 	call	81117fbc <usleep>
        SPI_SCK(0);//sck=0; // clock low
81103354:	0007883a 	mov	r3,zero
81103358:	00a00034 	movhi	r2,32768
8110335c:	10824004 	addi	r2,r2,2304
81103360:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81103364:	01002584 	movi	r4,150
81103368:	1117fbc0 	call	81117fbc <usleep>
alt_u8 uc_spi_get_byte(void){

    alt_u8 i = 0;
    alt_u8 uc_data = 0;

    for(i=0;i<8;i++) // read byte
8110336c:	e0bfff03 	ldbu	r2,-4(fp)
81103370:	10800044 	addi	r2,r2,1
81103374:	e0bfff05 	stb	r2,-4(fp)
81103378:	e0bfff03 	ldbu	r2,-4(fp)
8110337c:	10800230 	cmpltui	r2,r2,8
81103380:	103fe31e 	bne	r2,zero,81103310 <__reset+0xfb0e3310>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

    return uc_data;
81103384:	e0bfff43 	ldbu	r2,-3(fp)
}
81103388:	e037883a 	mov	sp,fp
8110338c:	dfc00117 	ldw	ra,4(sp)
81103390:	df000017 	ldw	fp,0(sp)
81103394:	dec00204 	addi	sp,sp,8
81103398:	f800283a 	ret

8110339c <v_spi_end>:

void v_spi_end(void){
8110339c:	defffe04 	addi	sp,sp,-8
811033a0:	dfc00115 	stw	ra,4(sp)
811033a4:	df000015 	stw	fp,0(sp)
811033a8:	d839883a 	mov	fp,sp
    //Set CS_n to end communication
    SPI_SCK(0);
811033ac:	0007883a 	mov	r3,zero
811033b0:	00a00034 	movhi	r2,32768
811033b4:	10824004 	addi	r2,r2,2304
811033b8:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
811033bc:	01002584 	movi	r4,150
811033c0:	1117fbc0 	call	81117fbc <usleep>
    SPI_CS_N(1);
811033c4:	00c00044 	movi	r3,1
811033c8:	00a00034 	movhi	r2,32768
811033cc:	10823c04 	addi	r2,r2,2288
811033d0:	10c00035 	stwio	r3,0(r2)
}
811033d4:	0001883a 	nop
811033d8:	e037883a 	mov	sp,fp
811033dc:	dfc00117 	ldw	ra,4(sp)
811033e0:	df000017 	ldw	fp,0(sp)
811033e4:	dec00204 	addi	sp,sp,8
811033e8:	f800283a 	ret

811033ec <RTCC_SPI_R_MAC>:

// Note. SCK: typical 19.2KHZ (53 ms)
bool RTCC_SPI_R_MAC(alt_u8 uc_EUI48_array[6])
{
811033ec:	defff404 	addi	sp,sp,-48
811033f0:	dfc00b15 	stw	ra,44(sp)
811033f4:	df000a15 	stw	fp,40(sp)
811033f8:	df000a04 	addi	fp,sp,40
811033fc:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = FALSE;
81103400:	e03ff915 	stw	zero,-28(fp)

    alt_u8 uc_EUI48_B0 = 0;
81103404:	e03ffa05 	stb	zero,-24(fp)
    alt_u8 uc_EUI48_B1 = 0;
81103408:	e03ffa45 	stb	zero,-23(fp)
    alt_u8 uc_EUI48_B2 = 0;
8110340c:	e03ffa85 	stb	zero,-22(fp)
    alt_u8 uc_EUI48_B3 = 0;
81103410:	e03ffac5 	stb	zero,-21(fp)
    alt_u8 uc_EUI48_B4 = 0;
81103414:	e03ffb05 	stb	zero,-20(fp)
    alt_u8 uc_EUI48_B5 = 0;
81103418:	e03ffb45 	stb	zero,-19(fp)

    alt_u8 uc_sdi_mask;

    const alt_u8 uc_EUI48_B0_addr = 0x02;
8110341c:	00800084 	movi	r2,2
81103420:	e0bffb85 	stb	r2,-18(fp)
    const alt_u8 uc_EUI48_B1_addr = 0x03;
81103424:	008000c4 	movi	r2,3
81103428:	e0bffbc5 	stb	r2,-17(fp)
    const alt_u8 uc_EUI48_B2_addr = 0x04;
8110342c:	00800104 	movi	r2,4
81103430:	e0bffc05 	stb	r2,-16(fp)
    const alt_u8 uc_EUI48_B3_addr = 0x05;
81103434:	00800144 	movi	r2,5
81103438:	e0bffc45 	stb	r2,-15(fp)
    const alt_u8 uc_EUI48_B4_addr = 0x06;
8110343c:	00800184 	movi	r2,6
81103440:	e0bffc85 	stb	r2,-14(fp)
    const alt_u8 uc_EUI48_B5_addr = 0x07;
81103444:	008001c4 	movi	r2,7
81103448:	e0bffcc5 	stb	r2,-13(fp)

    const alt_u8 uc_IDREAD_cmd = 0x33;
8110344c:	00800cc4 	movi	r2,51
81103450:	e0bffd05 	stb	r2,-12(fp)

    int i = 0;
81103454:	e03ffe15 	stw	zero,-8(fp)
    
    // Start Communication
    v_spi_start();
81103458:	11031e40 	call	811031e4 <v_spi_start>

    //Send IDREAD (0011 0011)
    v_spi_send_byte(uc_IDREAD_cmd);
8110345c:	e0bffd03 	ldbu	r2,-12(fp)
81103460:	1009883a 	mov	r4,r2
81103464:	11032340 	call	81103234 <v_spi_send_byte>

    //Send Address (0x02 - 0x07)
    v_spi_send_byte(uc_EUI48_B0_addr);
81103468:	e0bffb83 	ldbu	r2,-18(fp)
8110346c:	1009883a 	mov	r4,r2
81103470:	11032340 	call	81103234 <v_spi_send_byte>

    //Read MAC (EUI-48, 6 bytes)
    uc_EUI48_B0 = uc_spi_get_byte();
81103474:	11032f00 	call	811032f0 <uc_spi_get_byte>
81103478:	e0bffa05 	stb	r2,-24(fp)
    uc_EUI48_B1 = uc_spi_get_byte();
8110347c:	11032f00 	call	811032f0 <uc_spi_get_byte>
81103480:	e0bffa45 	stb	r2,-23(fp)
    uc_EUI48_B2 = uc_spi_get_byte();
81103484:	11032f00 	call	811032f0 <uc_spi_get_byte>
81103488:	e0bffa85 	stb	r2,-22(fp)
    uc_EUI48_B3 = uc_spi_get_byte();
8110348c:	11032f00 	call	811032f0 <uc_spi_get_byte>
81103490:	e0bffac5 	stb	r2,-21(fp)
    uc_EUI48_B4 = uc_spi_get_byte();
81103494:	11032f00 	call	811032f0 <uc_spi_get_byte>
81103498:	e0bffb05 	stb	r2,-20(fp)
    uc_EUI48_B5 = uc_spi_get_byte();
8110349c:	11032f00 	call	811032f0 <uc_spi_get_byte>
811034a0:	e0bffb45 	stb	r2,-19(fp)

    // End communication
    v_spi_end();
811034a4:	110339c0 	call	8110339c <v_spi_end>

    bSuccess = TRUE;
811034a8:	00800044 	movi	r2,1
811034ac:	e0bff915 	stw	r2,-28(fp)
    
    uc_EUI48_array[0] = uc_EUI48_B0;
811034b0:	e0bfff17 	ldw	r2,-4(fp)
811034b4:	e0fffa03 	ldbu	r3,-24(fp)
811034b8:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[1] = uc_EUI48_B1;
811034bc:	e0bfff17 	ldw	r2,-4(fp)
811034c0:	10800044 	addi	r2,r2,1
811034c4:	e0fffa43 	ldbu	r3,-23(fp)
811034c8:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[2] = uc_EUI48_B2;
811034cc:	e0bfff17 	ldw	r2,-4(fp)
811034d0:	10800084 	addi	r2,r2,2
811034d4:	e0fffa83 	ldbu	r3,-22(fp)
811034d8:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[3] = uc_EUI48_B3;
811034dc:	e0bfff17 	ldw	r2,-4(fp)
811034e0:	108000c4 	addi	r2,r2,3
811034e4:	e0fffac3 	ldbu	r3,-21(fp)
811034e8:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[4] = uc_EUI48_B4;
811034ec:	e0bfff17 	ldw	r2,-4(fp)
811034f0:	10800104 	addi	r2,r2,4
811034f4:	e0fffb03 	ldbu	r3,-20(fp)
811034f8:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[5] = uc_EUI48_B5;
811034fc:	e0bfff17 	ldw	r2,-4(fp)
81103500:	10800144 	addi	r2,r2,5
81103504:	e0fffb43 	ldbu	r3,-19(fp)
81103508:	10c00005 	stb	r3,0(r2)

    printf("RTCC EUI-48 MAC Address: 0x%02x:%02x:%02x:%02x:%02x:%02x \n", uc_EUI48_B0, uc_EUI48_B1, uc_EUI48_B2, uc_EUI48_B3, uc_EUI48_B4, uc_EUI48_B5);
8110350c:	e17ffa03 	ldbu	r5,-24(fp)
81103510:	e1bffa43 	ldbu	r6,-23(fp)
81103514:	e1fffa83 	ldbu	r7,-22(fp)
81103518:	e0bffac3 	ldbu	r2,-21(fp)
8110351c:	e0fffb03 	ldbu	r3,-20(fp)
81103520:	e13ffb43 	ldbu	r4,-19(fp)
81103524:	d9000215 	stw	r4,8(sp)
81103528:	d8c00115 	stw	r3,4(sp)
8110352c:	d8800015 	stw	r2,0(sp)
81103530:	012044b4 	movhi	r4,33042
81103534:	21318c04 	addi	r4,r4,-14800
81103538:	110ad980 	call	8110ad98 <printf>

    return bSuccess;
8110353c:	e0bff917 	ldw	r2,-28(fp)
}
81103540:	e037883a 	mov	sp,fp
81103544:	dfc00117 	ldw	ra,4(sp)
81103548:	df000017 	ldw	fp,0(sp)
8110354c:	dec00204 	addi	sp,sp,8
81103550:	f800283a 	ret

81103554 <SSDP_CONFIG>:
 *
 * @retval TRUE : Sucesso
 * @retval FALSE : Configuração não especificada
 *
 */
bool SSDP_CONFIG(alt_u8 SsdpConfig){
81103554:	defffd04 	addi	sp,sp,-12
81103558:	df000215 	stw	fp,8(sp)
8110355c:	df000204 	addi	fp,sp,8
81103560:	2005883a 	mov	r2,r4
81103564:	e0bfff05 	stb	r2,-4(fp)

    switch(SsdpConfig){
81103568:	e0bfff03 	ldbu	r2,-4(fp)
8110356c:	10c00168 	cmpgeui	r3,r2,5
81103570:	18001c1e 	bne	r3,zero,811035e4 <SSDP_CONFIG+0x90>
81103574:	100690ba 	slli	r3,r2,2
81103578:	00a04434 	movhi	r2,33040
8110357c:	108d6304 	addi	r2,r2,13708
81103580:	1885883a 	add	r2,r3,r2
81103584:	10800017 	ldw	r2,0(r2)
81103588:	1000683a 	jmp	r2
8110358c:	811035a0 	cmpeqi	r4,r16,16598
81103590:	811035ac 	andhi	r4,r16,16598
81103594:	811035b8 	rdprs	r4,r16,16598
81103598:	811035cc 	andi	r4,r16,16599
8110359c:	811035dc 	xori	r4,r16,16599
	    case SSDP_NORMAL_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_UNLOCK_MASK);
811035a0:	00800cc4 	movi	r2,51
811035a4:	d0a02a05 	stb	r2,-32600(gp)
	    break;
811035a8:	00001006 	br	811035ec <SSDP_CONFIG+0x98>
		
	    case SSDP_TEST_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_TEST_MASK);
811035ac:	00801544 	movi	r2,85
811035b0:	d0a02a05 	stb	r2,-32600(gp)
	    break;
811035b4:	00000d06 	br	811035ec <SSDP_CONFIG+0x98>
		
	    case SSDP_LOCK:
	        SspdConfigControl &= (~SSDP_UNLOCK_MASK);
811035b8:	d0e02a03 	ldbu	r3,-32600(gp)
811035bc:	00bff744 	movi	r2,-35
811035c0:	1884703a 	and	r2,r3,r2
811035c4:	d0a02a05 	stb	r2,-32600(gp)
	    break;
811035c8:	00000806 	br	811035ec <SSDP_CONFIG+0x98>
		
	    case SSDP_UNLOCK:
	        SspdConfigControl |= SSDP_UNLOCK_MASK;
811035cc:	d0a02a03 	ldbu	r2,-32600(gp)
811035d0:	10800894 	ori	r2,r2,34
811035d4:	d0a02a05 	stb	r2,-32600(gp)
	    break;
811035d8:	00000406 	br	811035ec <SSDP_CONFIG+0x98>
		
	    case SSDP_OFF:
	        SspdConfigControl = SSDP_OFF_MASK;
811035dc:	d0202a05 	stb	zero,-32600(gp)
	    break;
811035e0:	00000206 	br	811035ec <SSDP_CONFIG+0x98>
		
		default:
		    return FALSE;
811035e4:	0005883a 	mov	r2,zero
811035e8:	00000806 	br	8110360c <SSDP_CONFIG+0xb8>
	}

	alt_u32 *pSsdpAddr = SSDP_BASE;
811035ec:	00a00034 	movhi	r2,32768
811035f0:	10829404 	addi	r2,r2,2640
811035f4:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_CONTROL_REG_OFFSET) = (alt_u32) SspdConfigControl;
811035f8:	d0a02a03 	ldbu	r2,-32600(gp)
811035fc:	10c03fcc 	andi	r3,r2,255
81103600:	e0bffe17 	ldw	r2,-8(fp)
81103604:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
81103608:	00800044 	movi	r2,1
}
8110360c:	e037883a 	mov	sp,fp
81103610:	df000017 	ldw	fp,0(sp)
81103614:	dec00104 	addi	sp,sp,4
81103618:	f800283a 	ret

8110361c <SSDP_UPDATE>:
 * @param [in] SsdpData Dado a ser colocado no display de sete segmentos, do tipo unsigned char (alt_u8)
 *
 * @retval TRUE : Sucesso
 *
 */
bool SSDP_UPDATE(alt_u8 SsdpData){
8110361c:	defffd04 	addi	sp,sp,-12
81103620:	df000215 	stw	fp,8(sp)
81103624:	df000204 	addi	fp,sp,8
81103628:	2005883a 	mov	r2,r4
8110362c:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 *pSsdpAddr = SSDP_BASE;
81103630:	00a00034 	movhi	r2,32768
81103634:	10829404 	addi	r2,r2,2640
81103638:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_DATA_REG_OFFSET) = (alt_u32) SsdpData;
8110363c:	e0bffe17 	ldw	r2,-8(fp)
81103640:	10800104 	addi	r2,r2,4
81103644:	e0ffff03 	ldbu	r3,-4(fp)
81103648:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
8110364c:	00800044 	movi	r2,1
}
81103650:	e037883a 	mov	sp,fp
81103654:	df000017 	ldw	fp,0(sp)
81103658:	dec00104 	addi	sp,sp,4
8110365c:	f800283a 	ret

81103660 <SPWC_WRITE_REG32>:
	alt_u32 ul_spwc_g_interface_control_status_register_value      = 0x00000000;
	alt_u32 ul_spwc_g_spacewire_link_control_status_register_value = 0x00000400;
	alt_u32 ul_spwc_h_interface_control_status_register_value      = 0x00000000;
	alt_u32 ul_spwc_h_spacewire_link_control_status_register_value = 0x00000400;

	void SPWC_WRITE_REG32(char c_SpwID, alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
81103660:	defffb04 	addi	sp,sp,-20
81103664:	df000415 	stw	fp,16(sp)
81103668:	df000404 	addi	fp,sp,16
8110366c:	2007883a 	mov	r3,r4
81103670:	2805883a 	mov	r2,r5
81103674:	e1bfff15 	stw	r6,-4(fp)
81103678:	e0fffd05 	stb	r3,-12(fp)
8110367c:	e0bffe05 	stb	r2,-8(fp)
		alt_u32 *pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
81103680:	e03ffc15 	stw	zero,-16(fp)
		switch (c_SpwID) {
81103684:	e0bffd07 	ldb	r2,-12(fp)
81103688:	10bfefc4 	addi	r2,r2,-65
8110368c:	10c00228 	cmpgeui	r3,r2,8
81103690:	18001e1e 	bne	r3,zero,8110370c <SPWC_WRITE_REG32+0xac>
81103694:	100690ba 	slli	r3,r2,2
81103698:	00a04434 	movhi	r2,33040
8110369c:	108dab04 	addi	r2,r2,13996
811036a0:	1885883a 	add	r2,r3,r2
811036a4:	10800017 	ldw	r2,0(r2)
811036a8:	1000683a 	jmp	r2
811036ac:	811036cc 	andi	r4,r16,16603
811036b0:	811036d4 	ori	r4,r16,16603
811036b4:	811036dc 	xori	r4,r16,16603
811036b8:	811036e4 	muli	r4,r16,16603
811036bc:	811036ec 	andhi	r4,r16,16603
811036c0:	811036f4 	orhi	r4,r16,16603
811036c4:	811036fc 	xorhi	r4,r16,16603
811036c8:	81103704 	addi	r4,r16,16604
			case 'A':
				pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
811036cc:	e03ffc15 	stw	zero,-16(fp)
			break;
811036d0:	00000e06 	br	8110370c <SPWC_WRITE_REG32+0xac>
			case 'B':
				pSpwcAddr = (alt_u32 *)SPWC_B_BASE;
811036d4:	e03ffc15 	stw	zero,-16(fp)
			break;
811036d8:	00000c06 	br	8110370c <SPWC_WRITE_REG32+0xac>
			case 'C':
				pSpwcAddr = (alt_u32 *)SPWC_C_BASE;
811036dc:	e03ffc15 	stw	zero,-16(fp)
			break;
811036e0:	00000a06 	br	8110370c <SPWC_WRITE_REG32+0xac>
			case 'D':
				pSpwcAddr = (alt_u32 *)SPWC_D_BASE;
811036e4:	e03ffc15 	stw	zero,-16(fp)
			break;
811036e8:	00000806 	br	8110370c <SPWC_WRITE_REG32+0xac>
			case 'E':
				pSpwcAddr = (alt_u32 *)SPWC_E_BASE;
811036ec:	e03ffc15 	stw	zero,-16(fp)
			break;
811036f0:	00000606 	br	8110370c <SPWC_WRITE_REG32+0xac>
			case 'F':
				pSpwcAddr = (alt_u32 *)SPWC_F_BASE;
811036f4:	e03ffc15 	stw	zero,-16(fp)
			break;
811036f8:	00000406 	br	8110370c <SPWC_WRITE_REG32+0xac>
			case 'G':
				pSpwcAddr = (alt_u32 *)SPWC_G_BASE;
811036fc:	e03ffc15 	stw	zero,-16(fp)
			break;
81103700:	00000206 	br	8110370c <SPWC_WRITE_REG32+0xac>
			case 'H':
				pSpwcAddr = (alt_u32 *)SPWC_H_BASE;
81103704:	e03ffc15 	stw	zero,-16(fp)
			break;
81103708:	0001883a 	nop
		}
		*(pSpwcAddr + (alt_u32)uc_RegisterAddress) = (alt_u32) ul_RegisterValue;
8110370c:	e0bffe03 	ldbu	r2,-8(fp)
81103710:	1085883a 	add	r2,r2,r2
81103714:	1085883a 	add	r2,r2,r2
81103718:	1007883a 	mov	r3,r2
8110371c:	e0bffc17 	ldw	r2,-16(fp)
81103720:	10c5883a 	add	r2,r2,r3
81103724:	e0ffff17 	ldw	r3,-4(fp)
81103728:	10c00015 	stw	r3,0(r2)
	}
8110372c:	0001883a 	nop
81103730:	e037883a 	mov	sp,fp
81103734:	df000017 	ldw	fp,0(sp)
81103738:	dec00104 	addi	sp,sp,4
8110373c:	f800283a 	ret

81103740 <SPWC_READ_REG32>:

	alt_u32 SPWC_READ_REG32(char c_SpwID, alt_u8 uc_RegisterAddress){
81103740:	defffb04 	addi	sp,sp,-20
81103744:	df000415 	stw	fp,16(sp)
81103748:	df000404 	addi	fp,sp,16
8110374c:	2007883a 	mov	r3,r4
81103750:	2805883a 	mov	r2,r5
81103754:	e0fffe05 	stb	r3,-8(fp)
81103758:	e0bfff05 	stb	r2,-4(fp)
		alt_u32 RegisterValue = 0;
8110375c:	e03ffd15 	stw	zero,-12(fp)
		alt_u32 *pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
81103760:	e03ffc15 	stw	zero,-16(fp)
		switch (c_SpwID) {
81103764:	e0bffe07 	ldb	r2,-8(fp)
81103768:	10bfefc4 	addi	r2,r2,-65
8110376c:	10c00228 	cmpgeui	r3,r2,8
81103770:	18001e1e 	bne	r3,zero,811037ec <SPWC_READ_REG32+0xac>
81103774:	100690ba 	slli	r3,r2,2
81103778:	00a04434 	movhi	r2,33040
8110377c:	108de304 	addi	r2,r2,14220
81103780:	1885883a 	add	r2,r3,r2
81103784:	10800017 	ldw	r2,0(r2)
81103788:	1000683a 	jmp	r2
8110378c:	811037ac 	andhi	r4,r16,16606
81103790:	811037b4 	orhi	r4,r16,16606
81103794:	811037bc 	xorhi	r4,r16,16606
81103798:	811037c4 	addi	r4,r16,16607
8110379c:	811037cc 	andi	r4,r16,16607
811037a0:	811037d4 	ori	r4,r16,16607
811037a4:	811037dc 	xori	r4,r16,16607
811037a8:	811037e4 	muli	r4,r16,16607
			case 'A':
				pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
811037ac:	e03ffc15 	stw	zero,-16(fp)
			break;
811037b0:	00000e06 	br	811037ec <SPWC_READ_REG32+0xac>
			case 'B':
				pSpwcAddr = (alt_u32 *)SPWC_B_BASE;
811037b4:	e03ffc15 	stw	zero,-16(fp)
			break;
811037b8:	00000c06 	br	811037ec <SPWC_READ_REG32+0xac>
			case 'C':
				pSpwcAddr = (alt_u32 *)SPWC_C_BASE;
811037bc:	e03ffc15 	stw	zero,-16(fp)
			break;
811037c0:	00000a06 	br	811037ec <SPWC_READ_REG32+0xac>
			case 'D':
				pSpwcAddr = (alt_u32 *)SPWC_D_BASE;
811037c4:	e03ffc15 	stw	zero,-16(fp)
			break;
811037c8:	00000806 	br	811037ec <SPWC_READ_REG32+0xac>
			case 'E':
				pSpwcAddr = (alt_u32 *)SPWC_E_BASE;
811037cc:	e03ffc15 	stw	zero,-16(fp)
			break;
811037d0:	00000606 	br	811037ec <SPWC_READ_REG32+0xac>
			case 'F':
				pSpwcAddr = (alt_u32 *)SPWC_F_BASE;
811037d4:	e03ffc15 	stw	zero,-16(fp)
			break;
811037d8:	00000406 	br	811037ec <SPWC_READ_REG32+0xac>
			case 'G':
				pSpwcAddr = (alt_u32 *)SPWC_G_BASE;
811037dc:	e03ffc15 	stw	zero,-16(fp)
			break;
811037e0:	00000206 	br	811037ec <SPWC_READ_REG32+0xac>
			case 'H':
				pSpwcAddr = (alt_u32 *)SPWC_H_BASE;
811037e4:	e03ffc15 	stw	zero,-16(fp)
			break;
811037e8:	0001883a 	nop
		}
		RegisterValue = *(pSpwcAddr + (alt_u32)uc_RegisterAddress);
811037ec:	e0bfff03 	ldbu	r2,-4(fp)
811037f0:	1085883a 	add	r2,r2,r2
811037f4:	1085883a 	add	r2,r2,r2
811037f8:	1007883a 	mov	r3,r2
811037fc:	e0bffc17 	ldw	r2,-16(fp)
81103800:	10c5883a 	add	r2,r2,r3
81103804:	10800017 	ldw	r2,0(r2)
81103808:	e0bffd15 	stw	r2,-12(fp)
		return RegisterValue;
8110380c:	e0bffd17 	ldw	r2,-12(fp)
	}
81103810:	e037883a 	mov	sp,fp
81103814:	df000017 	ldw	fp,0(sp)
81103818:	dec00104 	addi	sp,sp,4
8110381c:	f800283a 	ret

81103820 <b_SpaceWire_Interface_Write_Register>:

	bool b_SpaceWire_Interface_Write_Register(char c_SpwID, alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
81103820:	defffa04 	addi	sp,sp,-24
81103824:	dfc00515 	stw	ra,20(sp)
81103828:	df000415 	stw	fp,16(sp)
8110382c:	df000404 	addi	fp,sp,16
81103830:	2007883a 	mov	r3,r4
81103834:	2805883a 	mov	r2,r5
81103838:	e1bfff15 	stw	r6,-4(fp)
8110383c:	e0fffd05 	stb	r3,-12(fp)
81103840:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81103844:	e03ffc15 	stw	zero,-16(fp)

		if (uc_RegisterAddress <= 0x02) {
81103848:	e0bffe03 	ldbu	r2,-8(fp)
8110384c:	108000e8 	cmpgeui	r2,r2,3
81103850:	1000081e 	bne	r2,zero,81103874 <b_SpaceWire_Interface_Write_Register+0x54>
			SPWC_WRITE_REG32(c_SpwID, uc_RegisterAddress, ul_RegisterValue);
81103854:	e0bffd07 	ldb	r2,-12(fp)
81103858:	e0fffe03 	ldbu	r3,-8(fp)
8110385c:	e1bfff17 	ldw	r6,-4(fp)
81103860:	180b883a 	mov	r5,r3
81103864:	1009883a 	mov	r4,r2
81103868:	11036600 	call	81103660 <SPWC_WRITE_REG32>
			bSuccess = TRUE;
8110386c:	00800044 	movi	r2,1
81103870:	e0bffc15 	stw	r2,-16(fp)
		}

		return bSuccess;
81103874:	e0bffc17 	ldw	r2,-16(fp)
	}
81103878:	e037883a 	mov	sp,fp
8110387c:	dfc00117 	ldw	ra,4(sp)
81103880:	df000017 	ldw	fp,0(sp)
81103884:	dec00204 	addi	sp,sp,8
81103888:	f800283a 	ret

8110388c <ul_SpaceWire_Interface_Read_Register>:

	alt_u32 ul_SpaceWire_Interface_Read_Register(char c_SpwID, alt_u8 uc_RegisterAddress){
8110388c:	defffb04 	addi	sp,sp,-20
81103890:	dfc00415 	stw	ra,16(sp)
81103894:	df000315 	stw	fp,12(sp)
81103898:	df000304 	addi	fp,sp,12
8110389c:	2007883a 	mov	r3,r4
811038a0:	2805883a 	mov	r2,r5
811038a4:	e0fffe05 	stb	r3,-8(fp)
811038a8:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_RegisterValue = 0;
811038ac:	e03ffd15 	stw	zero,-12(fp)

		if (uc_RegisterAddress <= 0x02) {
811038b0:	e0bfff03 	ldbu	r2,-4(fp)
811038b4:	108000e8 	cmpgeui	r2,r2,3
811038b8:	1000061e 	bne	r2,zero,811038d4 <ul_SpaceWire_Interface_Read_Register+0x48>
			ul_RegisterValue = SPWC_READ_REG32(c_SpwID, uc_RegisterAddress);
811038bc:	e0bffe07 	ldb	r2,-8(fp)
811038c0:	e0ffff03 	ldbu	r3,-4(fp)
811038c4:	180b883a 	mov	r5,r3
811038c8:	1009883a 	mov	r4,r2
811038cc:	11037400 	call	81103740 <SPWC_READ_REG32>
811038d0:	e0bffd15 	stw	r2,-12(fp)
		}

		return ul_RegisterValue;
811038d4:	e0bffd17 	ldw	r2,-12(fp)
	}
811038d8:	e037883a 	mov	sp,fp
811038dc:	dfc00117 	ldw	ra,4(sp)
811038e0:	df000017 	ldw	fp,0(sp)
811038e4:	dec00204 	addi	sp,sp,8
811038e8:	f800283a 	ret

811038ec <b_SpaceWire_Interface_Enable_Control>:

	bool b_SpaceWire_Interface_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_EnableMask){
811038ec:	defff804 	addi	sp,sp,-32
811038f0:	dfc00715 	stw	ra,28(sp)
811038f4:	df000615 	stw	fp,24(sp)
811038f8:	df000604 	addi	fp,sp,24
811038fc:	2007883a 	mov	r3,r4
81103900:	2805883a 	mov	r2,r5
81103904:	e1bfff15 	stw	r6,-4(fp)
81103908:	e0fffd05 	stb	r3,-12(fp)
8110390c:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81103910:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_CODEC_ENABLE_CONTROL_BIT_MASK | SPWC_CODEC_RX_ENABLE_CONTROL_BIT_MASK | SPWC_CODEC_TX_ENABLE_CONTROL_BIT_MASK;
81103914:	0081c004 	movi	r2,1792
81103918:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
8110391c:	d0a02b04 	addi	r2,gp,-32596
81103920:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81103924:	e0bffd07 	ldb	r2,-12(fp)
81103928:	10bfefc4 	addi	r2,r2,-65
8110392c:	10c00228 	cmpgeui	r3,r2,8
81103930:	1800361e 	bne	r3,zero,81103a0c <b_SpaceWire_Interface_Enable_Control+0x120>
81103934:	100690ba 	slli	r3,r2,2
81103938:	00a04434 	movhi	r2,33040
8110393c:	108e5304 	addi	r2,r2,14668
81103940:	1885883a 	add	r2,r3,r2
81103944:	10800017 	ldw	r2,0(r2)
81103948:	1000683a 	jmp	r2
8110394c:	8110396c 	andhi	r4,r16,16613
81103950:	81103980 	call	88110398 <__reset+0x20f0398>
81103954:	81103994 	ori	r4,r16,16614
81103958:	811039a8 	cmpgeui	r4,r16,16614
8110395c:	811039bc 	xorhi	r4,r16,16614
81103960:	811039d0 	cmplti	r4,r16,16615
81103964:	811039e4 	muli	r4,r16,16615
81103968:	811039f8 	rdprs	r4,r16,16615
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
8110396c:	d0a02b04 	addi	r2,gp,-32596
81103970:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103974:	00800044 	movi	r2,1
81103978:	e0bffa15 	stw	r2,-24(fp)
			break;
8110397c:	00002306 	br	81103a0c <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81103980:	d0a02c04 	addi	r2,gp,-32592
81103984:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103988:	00800044 	movi	r2,1
8110398c:	e0bffa15 	stw	r2,-24(fp)
			break;
81103990:	00001e06 	br	81103a0c <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81103994:	d0a02d04 	addi	r2,gp,-32588
81103998:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110399c:	00800044 	movi	r2,1
811039a0:	e0bffa15 	stw	r2,-24(fp)
			break;
811039a4:	00001906 	br	81103a0c <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
811039a8:	d0a02e04 	addi	r2,gp,-32584
811039ac:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811039b0:	00800044 	movi	r2,1
811039b4:	e0bffa15 	stw	r2,-24(fp)
			break;
811039b8:	00001406 	br	81103a0c <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
811039bc:	d0a02f04 	addi	r2,gp,-32580
811039c0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811039c4:	00800044 	movi	r2,1
811039c8:	e0bffa15 	stw	r2,-24(fp)
			break;
811039cc:	00000f06 	br	81103a0c <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
811039d0:	d0a03004 	addi	r2,gp,-32576
811039d4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811039d8:	00800044 	movi	r2,1
811039dc:	e0bffa15 	stw	r2,-24(fp)
			break;
811039e0:	00000a06 	br	81103a0c <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
811039e4:	d0a03104 	addi	r2,gp,-32572
811039e8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811039ec:	00800044 	movi	r2,1
811039f0:	e0bffa15 	stw	r2,-24(fp)
			break;
811039f4:	00000506 	br	81103a0c <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
811039f8:	d0a03204 	addi	r2,gp,-32568
811039fc:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103a00:	00800044 	movi	r2,1
81103a04:	e0bffa15 	stw	r2,-24(fp)
			break;
81103a08:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_spwc_mask) != 0)){
81103a0c:	e0bffa17 	ldw	r2,-24(fp)
81103a10:	10800058 	cmpnei	r2,r2,1
81103a14:	10002b1e 	bne	r2,zero,81103ac4 <b_SpaceWire_Interface_Enable_Control+0x1d8>
81103a18:	e0ffff17 	ldw	r3,-4(fp)
81103a1c:	e0bffc17 	ldw	r2,-16(fp)
81103a20:	1884703a 	and	r2,r3,r2
81103a24:	10002726 	beq	r2,zero,81103ac4 <b_SpaceWire_Interface_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
81103a28:	e0bffe03 	ldbu	r2,-8(fp)
81103a2c:	10000326 	beq	r2,zero,81103a3c <b_SpaceWire_Interface_Enable_Control+0x150>
81103a30:	10800060 	cmpeqi	r2,r2,1
81103a34:	1000121e 	bne	r2,zero,81103a80 <b_SpaceWire_Interface_Enable_Control+0x194>
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81103a38:	00002306 	br	81103ac8 <b_SpaceWire_Interface_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_spwc_mask) != 0)){
			switch (uc_RegisterOperation){

				case SPWC_REG_CLEAR:
					*ul_spwc_interface_control_status_register_value &= ~ul_EnableMask;
81103a3c:	e0bffb17 	ldw	r2,-20(fp)
81103a40:	10c00017 	ldw	r3,0(r2)
81103a44:	e0bfff17 	ldw	r2,-4(fp)
81103a48:	0084303a 	nor	r2,zero,r2
81103a4c:	1886703a 	and	r3,r3,r2
81103a50:	e0bffb17 	ldw	r2,-20(fp)
81103a54:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81103a58:	e0fffd07 	ldb	r3,-12(fp)
81103a5c:	e0bffb17 	ldw	r2,-20(fp)
81103a60:	10800017 	ldw	r2,0(r2)
81103a64:	100d883a 	mov	r6,r2
81103a68:	000b883a 	mov	r5,zero
81103a6c:	1809883a 	mov	r4,r3
81103a70:	11036600 	call	81103660 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81103a74:	00800044 	movi	r2,1
81103a78:	e0bffa15 	stw	r2,-24(fp)
				break;
81103a7c:	00001006 	br	81103ac0 <b_SpaceWire_Interface_Enable_Control+0x1d4>

				case SPWC_REG_SET:
					*ul_spwc_interface_control_status_register_value |= ul_EnableMask;
81103a80:	e0bffb17 	ldw	r2,-20(fp)
81103a84:	10c00017 	ldw	r3,0(r2)
81103a88:	e0bfff17 	ldw	r2,-4(fp)
81103a8c:	1886b03a 	or	r3,r3,r2
81103a90:	e0bffb17 	ldw	r2,-20(fp)
81103a94:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81103a98:	e0fffd07 	ldb	r3,-12(fp)
81103a9c:	e0bffb17 	ldw	r2,-20(fp)
81103aa0:	10800017 	ldw	r2,0(r2)
81103aa4:	100d883a 	mov	r6,r2
81103aa8:	000b883a 	mov	r5,zero
81103aac:	1809883a 	mov	r4,r3
81103ab0:	11036600 	call	81103660 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81103ab4:	00800044 	movi	r2,1
81103ab8:	e0bffa15 	stw	r2,-24(fp)
				break;
81103abc:	0001883a 	nop

			}
		} else {
81103ac0:	00000106 	br	81103ac8 <b_SpaceWire_Interface_Enable_Control+0x1dc>
			bSuccess = FALSE;
81103ac4:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81103ac8:	e0bffa17 	ldw	r2,-24(fp)
	}
81103acc:	e037883a 	mov	sp,fp
81103ad0:	dfc00117 	ldw	ra,4(sp)
81103ad4:	df000017 	ldw	fp,0(sp)
81103ad8:	dec00204 	addi	sp,sp,8
81103adc:	f800283a 	ret

81103ae0 <b_SpaceWire_Interface_Mode_Control>:

	bool b_SpaceWire_Interface_Mode_Control(char c_SpwID, alt_u8 uc_InterfaceMode){
81103ae0:	defffa04 	addi	sp,sp,-24
81103ae4:	dfc00515 	stw	ra,20(sp)
81103ae8:	df000415 	stw	fp,16(sp)
81103aec:	df000404 	addi	fp,sp,16
81103af0:	2007883a 	mov	r3,r4
81103af4:	2805883a 	mov	r2,r5
81103af8:	e0fffe05 	stb	r3,-8(fp)
81103afc:	e0bfff05 	stb	r2,-4(fp)
		bool bSuccess = FALSE;
81103b00:	e03ffc15 	stw	zero,-16(fp)

		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81103b04:	d0a02b04 	addi	r2,gp,-32596
81103b08:	e0bffd15 	stw	r2,-12(fp)
		switch (c_SpwID) {
81103b0c:	e0bffe07 	ldb	r2,-8(fp)
81103b10:	10bfefc4 	addi	r2,r2,-65
81103b14:	10c00228 	cmpgeui	r3,r2,8
81103b18:	1800361e 	bne	r3,zero,81103bf4 <b_SpaceWire_Interface_Mode_Control+0x114>
81103b1c:	100690ba 	slli	r3,r2,2
81103b20:	00a04434 	movhi	r2,33040
81103b24:	108ecd04 	addi	r2,r2,15156
81103b28:	1885883a 	add	r2,r3,r2
81103b2c:	10800017 	ldw	r2,0(r2)
81103b30:	1000683a 	jmp	r2
81103b34:	81103b54 	ori	r4,r16,16621
81103b38:	81103b68 	cmpgeui	r4,r16,16621
81103b3c:	81103b7c 	xorhi	r4,r16,16621
81103b40:	81103b90 	cmplti	r4,r16,16622
81103b44:	81103ba4 	muli	r4,r16,16622
81103b48:	81103bb8 	rdprs	r4,r16,16622
81103b4c:	81103bcc 	andi	r4,r16,16623
81103b50:	81103be0 	cmpeqi	r4,r16,16623
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81103b54:	d0a02b04 	addi	r2,gp,-32596
81103b58:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81103b5c:	00800044 	movi	r2,1
81103b60:	e0bffc15 	stw	r2,-16(fp)
			break;
81103b64:	00002306 	br	81103bf4 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81103b68:	d0a02c04 	addi	r2,gp,-32592
81103b6c:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81103b70:	00800044 	movi	r2,1
81103b74:	e0bffc15 	stw	r2,-16(fp)
			break;
81103b78:	00001e06 	br	81103bf4 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81103b7c:	d0a02d04 	addi	r2,gp,-32588
81103b80:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81103b84:	00800044 	movi	r2,1
81103b88:	e0bffc15 	stw	r2,-16(fp)
			break;
81103b8c:	00001906 	br	81103bf4 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81103b90:	d0a02e04 	addi	r2,gp,-32584
81103b94:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81103b98:	00800044 	movi	r2,1
81103b9c:	e0bffc15 	stw	r2,-16(fp)
			break;
81103ba0:	00001406 	br	81103bf4 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
81103ba4:	d0a02f04 	addi	r2,gp,-32580
81103ba8:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81103bac:	00800044 	movi	r2,1
81103bb0:	e0bffc15 	stw	r2,-16(fp)
			break;
81103bb4:	00000f06 	br	81103bf4 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
81103bb8:	d0a03004 	addi	r2,gp,-32576
81103bbc:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81103bc0:	00800044 	movi	r2,1
81103bc4:	e0bffc15 	stw	r2,-16(fp)
			break;
81103bc8:	00000a06 	br	81103bf4 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81103bcc:	d0a03104 	addi	r2,gp,-32572
81103bd0:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81103bd4:	00800044 	movi	r2,1
81103bd8:	e0bffc15 	stw	r2,-16(fp)
			break;
81103bdc:	00000506 	br	81103bf4 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81103be0:	d0a03204 	addi	r2,gp,-32568
81103be4:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81103be8:	00800044 	movi	r2,1
81103bec:	e0bffc15 	stw	r2,-16(fp)
			break;
81103bf0:	0001883a 	nop
		}
		if (bSuccess == TRUE){
81103bf4:	e0bffc17 	ldw	r2,-16(fp)
81103bf8:	10800058 	cmpnei	r2,r2,1
81103bfc:	10007b1e 	bne	r2,zero,81103dec <b_SpaceWire_Interface_Mode_Control+0x30c>
			switch (uc_InterfaceMode){
81103c00:	e0bfff03 	ldbu	r2,-4(fp)
81103c04:	10c00060 	cmpeqi	r3,r2,1
81103c08:	1800241e 	bne	r3,zero,81103c9c <b_SpaceWire_Interface_Mode_Control+0x1bc>
81103c0c:	10c00088 	cmpgei	r3,r2,2
81103c10:	1800021e 	bne	r3,zero,81103c1c <b_SpaceWire_Interface_Mode_Control+0x13c>
81103c14:	10000626 	beq	r2,zero,81103c30 <b_SpaceWire_Interface_Mode_Control+0x150>
81103c18:	00007206 	br	81103de4 <b_SpaceWire_Interface_Mode_Control+0x304>
81103c1c:	10c000a0 	cmpeqi	r3,r2,2
81103c20:	1800391e 	bne	r3,zero,81103d08 <b_SpaceWire_Interface_Mode_Control+0x228>
81103c24:	108000e0 	cmpeqi	r2,r2,3
81103c28:	1000521e 	bne	r2,zero,81103d74 <b_SpaceWire_Interface_Mode_Control+0x294>
81103c2c:	00006d06 	br	81103de4 <b_SpaceWire_Interface_Mode_Control+0x304>

				case SPWC_INTERFACE_BACKDOOR_MODE:
					*ul_spwc_interface_control_status_register_value |= (alt_u32)SPWC_BACKDOOR_MODE_CONTROL_BIT_MASK;
81103c30:	e0bffd17 	ldw	r2,-12(fp)
81103c34:	10800017 	ldw	r2,0(r2)
81103c38:	10c40014 	ori	r3,r2,4096
81103c3c:	e0bffd17 	ldw	r2,-12(fp)
81103c40:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_EXTERNAL_LOOPBACK_MODE_CONTROL_BIT_MASK);
81103c44:	e0bffd17 	ldw	r2,-12(fp)
81103c48:	10c00017 	ldw	r3,0(r2)
81103c4c:	00bdffc4 	movi	r2,-2049
81103c50:	1886703a 	and	r3,r3,r2
81103c54:	e0bffd17 	ldw	r2,-12(fp)
81103c58:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK);
81103c5c:	e0bffd17 	ldw	r2,-12(fp)
81103c60:	10c00017 	ldw	r3,0(r2)
81103c64:	00bfdfc4 	movi	r2,-129
81103c68:	1886703a 	and	r3,r3,r2
81103c6c:	e0bffd17 	ldw	r2,-12(fp)
81103c70:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81103c74:	e0fffe07 	ldb	r3,-8(fp)
81103c78:	e0bffd17 	ldw	r2,-12(fp)
81103c7c:	10800017 	ldw	r2,0(r2)
81103c80:	100d883a 	mov	r6,r2
81103c84:	000b883a 	mov	r5,zero
81103c88:	1809883a 	mov	r4,r3
81103c8c:	11036600 	call	81103660 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81103c90:	00800044 	movi	r2,1
81103c94:	e0bffc15 	stw	r2,-16(fp)
				break;
81103c98:	00005506 	br	81103df0 <b_SpaceWire_Interface_Mode_Control+0x310>

				case SPWC_INTERFACE_EXTERNAL_LOOPBACK_MODE:
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_BACKDOOR_MODE_CONTROL_BIT_MASK);
81103c9c:	e0bffd17 	ldw	r2,-12(fp)
81103ca0:	10c00017 	ldw	r3,0(r2)
81103ca4:	00bbffc4 	movi	r2,-4097
81103ca8:	1886703a 	and	r3,r3,r2
81103cac:	e0bffd17 	ldw	r2,-12(fp)
81103cb0:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value |= (alt_u32)SPWC_EXTERNAL_LOOPBACK_MODE_CONTROL_BIT_MASK;
81103cb4:	e0bffd17 	ldw	r2,-12(fp)
81103cb8:	10800017 	ldw	r2,0(r2)
81103cbc:	10c20014 	ori	r3,r2,2048
81103cc0:	e0bffd17 	ldw	r2,-12(fp)
81103cc4:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK);
81103cc8:	e0bffd17 	ldw	r2,-12(fp)
81103ccc:	10c00017 	ldw	r3,0(r2)
81103cd0:	00bfdfc4 	movi	r2,-129
81103cd4:	1886703a 	and	r3,r3,r2
81103cd8:	e0bffd17 	ldw	r2,-12(fp)
81103cdc:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81103ce0:	e0fffe07 	ldb	r3,-8(fp)
81103ce4:	e0bffd17 	ldw	r2,-12(fp)
81103ce8:	10800017 	ldw	r2,0(r2)
81103cec:	100d883a 	mov	r6,r2
81103cf0:	000b883a 	mov	r5,zero
81103cf4:	1809883a 	mov	r4,r3
81103cf8:	11036600 	call	81103660 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81103cfc:	00800044 	movi	r2,1
81103d00:	e0bffc15 	stw	r2,-16(fp)
				break;
81103d04:	00003a06 	br	81103df0 <b_SpaceWire_Interface_Mode_Control+0x310>

				case SPWC_INTERFACE_LOOPBACK_MODE:
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_BACKDOOR_MODE_CONTROL_BIT_MASK);
81103d08:	e0bffd17 	ldw	r2,-12(fp)
81103d0c:	10c00017 	ldw	r3,0(r2)
81103d10:	00bbffc4 	movi	r2,-4097
81103d14:	1886703a 	and	r3,r3,r2
81103d18:	e0bffd17 	ldw	r2,-12(fp)
81103d1c:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_EXTERNAL_LOOPBACK_MODE_CONTROL_BIT_MASK);
81103d20:	e0bffd17 	ldw	r2,-12(fp)
81103d24:	10c00017 	ldw	r3,0(r2)
81103d28:	00bdffc4 	movi	r2,-2049
81103d2c:	1886703a 	and	r3,r3,r2
81103d30:	e0bffd17 	ldw	r2,-12(fp)
81103d34:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value |= (alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK;
81103d38:	e0bffd17 	ldw	r2,-12(fp)
81103d3c:	10800017 	ldw	r2,0(r2)
81103d40:	10c02014 	ori	r3,r2,128
81103d44:	e0bffd17 	ldw	r2,-12(fp)
81103d48:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81103d4c:	e0fffe07 	ldb	r3,-8(fp)
81103d50:	e0bffd17 	ldw	r2,-12(fp)
81103d54:	10800017 	ldw	r2,0(r2)
81103d58:	100d883a 	mov	r6,r2
81103d5c:	000b883a 	mov	r5,zero
81103d60:	1809883a 	mov	r4,r3
81103d64:	11036600 	call	81103660 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81103d68:	00800044 	movi	r2,1
81103d6c:	e0bffc15 	stw	r2,-16(fp)
				break;
81103d70:	00001f06 	br	81103df0 <b_SpaceWire_Interface_Mode_Control+0x310>

				case SPWC_INTERFACE_NORMAL_MODE:
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_BACKDOOR_MODE_CONTROL_BIT_MASK);
81103d74:	e0bffd17 	ldw	r2,-12(fp)
81103d78:	10c00017 	ldw	r3,0(r2)
81103d7c:	00bbffc4 	movi	r2,-4097
81103d80:	1886703a 	and	r3,r3,r2
81103d84:	e0bffd17 	ldw	r2,-12(fp)
81103d88:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_EXTERNAL_LOOPBACK_MODE_CONTROL_BIT_MASK);
81103d8c:	e0bffd17 	ldw	r2,-12(fp)
81103d90:	10c00017 	ldw	r3,0(r2)
81103d94:	00bdffc4 	movi	r2,-2049
81103d98:	1886703a 	and	r3,r3,r2
81103d9c:	e0bffd17 	ldw	r2,-12(fp)
81103da0:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK);
81103da4:	e0bffd17 	ldw	r2,-12(fp)
81103da8:	10c00017 	ldw	r3,0(r2)
81103dac:	00bfdfc4 	movi	r2,-129
81103db0:	1886703a 	and	r3,r3,r2
81103db4:	e0bffd17 	ldw	r2,-12(fp)
81103db8:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81103dbc:	e0fffe07 	ldb	r3,-8(fp)
81103dc0:	e0bffd17 	ldw	r2,-12(fp)
81103dc4:	10800017 	ldw	r2,0(r2)
81103dc8:	100d883a 	mov	r6,r2
81103dcc:	000b883a 	mov	r5,zero
81103dd0:	1809883a 	mov	r4,r3
81103dd4:	11036600 	call	81103660 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81103dd8:	00800044 	movi	r2,1
81103ddc:	e0bffc15 	stw	r2,-16(fp)
				break;
81103de0:	00000306 	br	81103df0 <b_SpaceWire_Interface_Mode_Control+0x310>
				
				default:
					bSuccess = FALSE;
81103de4:	e03ffc15 	stw	zero,-16(fp)
81103de8:	00000106 	br	81103df0 <b_SpaceWire_Interface_Mode_Control+0x310>
	
			}
		} else {
			bSuccess = FALSE;
81103dec:	e03ffc15 	stw	zero,-16(fp)
		}

		return bSuccess;
81103df0:	e0bffc17 	ldw	r2,-16(fp)
	}
81103df4:	e037883a 	mov	sp,fp
81103df8:	dfc00117 	ldw	ra,4(sp)
81103dfc:	df000017 	ldw	fp,0(sp)
81103e00:	dec00204 	addi	sp,sp,8
81103e04:	f800283a 	ret

81103e08 <v_SpaceWire_Interface_Force_Reset>:

	void v_SpaceWire_Interface_Force_Reset(char c_SpwID){
81103e08:	defffc04 	addi	sp,sp,-16
81103e0c:	dfc00315 	stw	ra,12(sp)
81103e10:	df000215 	stw	fp,8(sp)
81103e14:	df000204 	addi	fp,sp,8
81103e18:	2005883a 	mov	r2,r4
81103e1c:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81103e20:	d0a02b04 	addi	r2,gp,-32596
81103e24:	e0bffe15 	stw	r2,-8(fp)
		switch (c_SpwID) {
81103e28:	e0bfff07 	ldb	r2,-4(fp)
81103e2c:	10bfefc4 	addi	r2,r2,-65
81103e30:	10c00228 	cmpgeui	r3,r2,8
81103e34:	1800261e 	bne	r3,zero,81103ed0 <v_SpaceWire_Interface_Force_Reset+0xc8>
81103e38:	100690ba 	slli	r3,r2,2
81103e3c:	00a04434 	movhi	r2,33040
81103e40:	108f9404 	addi	r2,r2,15952
81103e44:	1885883a 	add	r2,r3,r2
81103e48:	10800017 	ldw	r2,0(r2)
81103e4c:	1000683a 	jmp	r2
81103e50:	81103e70 	cmpltui	r4,r16,16633
81103e54:	81103e7c 	xorhi	r4,r16,16633
81103e58:	81103e88 	cmpgei	r4,r16,16634
81103e5c:	81103e94 	ori	r4,r16,16634
81103e60:	81103ea0 	cmpeqi	r4,r16,16634
81103e64:	81103eac 	andhi	r4,r16,16634
81103e68:	81103eb8 	rdprs	r4,r16,16634
81103e6c:	81103ec4 	addi	r4,r16,16635
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81103e70:	d0a02b04 	addi	r2,gp,-32596
81103e74:	e0bffe15 	stw	r2,-8(fp)
			break;
81103e78:	00001506 	br	81103ed0 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81103e7c:	d0a02c04 	addi	r2,gp,-32592
81103e80:	e0bffe15 	stw	r2,-8(fp)
			break;
81103e84:	00001206 	br	81103ed0 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81103e88:	d0a02d04 	addi	r2,gp,-32588
81103e8c:	e0bffe15 	stw	r2,-8(fp)
			break;
81103e90:	00000f06 	br	81103ed0 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81103e94:	d0a02e04 	addi	r2,gp,-32584
81103e98:	e0bffe15 	stw	r2,-8(fp)
			break;
81103e9c:	00000c06 	br	81103ed0 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
81103ea0:	d0a02f04 	addi	r2,gp,-32580
81103ea4:	e0bffe15 	stw	r2,-8(fp)
			break;
81103ea8:	00000906 	br	81103ed0 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
81103eac:	d0a03004 	addi	r2,gp,-32576
81103eb0:	e0bffe15 	stw	r2,-8(fp)
			break;
81103eb4:	00000606 	br	81103ed0 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81103eb8:	d0a03104 	addi	r2,gp,-32572
81103ebc:	e0bffe15 	stw	r2,-8(fp)
			break;
81103ec0:	00000306 	br	81103ed0 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81103ec4:	d0a03204 	addi	r2,gp,-32568
81103ec8:	e0bffe15 	stw	r2,-8(fp)
			break;
81103ecc:	0001883a 	nop
		}
		SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value | SPWC_CODEC_FORCE_RESET_CONTROL_BIT_MASK);
81103ed0:	e0ffff07 	ldb	r3,-4(fp)
81103ed4:	e0bffe17 	ldw	r2,-8(fp)
81103ed8:	10800017 	ldw	r2,0(r2)
81103edc:	10801014 	ori	r2,r2,64
81103ee0:	100d883a 	mov	r6,r2
81103ee4:	000b883a 	mov	r5,zero
81103ee8:	1809883a 	mov	r4,r3
81103eec:	11036600 	call	81103660 <SPWC_WRITE_REG32>

	}
81103ef0:	0001883a 	nop
81103ef4:	e037883a 	mov	sp,fp
81103ef8:	dfc00117 	ldw	ra,4(sp)
81103efc:	df000017 	ldw	fp,0(sp)
81103f00:	dec00204 	addi	sp,sp,8
81103f04:	f800283a 	ret

81103f08 <v_SpaceWire_Interface_Interrupts_Enable_Control>:

	bool v_SpaceWire_Interface_Interrupts_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_InterruptMask){
81103f08:	defff804 	addi	sp,sp,-32
81103f0c:	dfc00715 	stw	ra,28(sp)
81103f10:	df000615 	stw	fp,24(sp)
81103f14:	df000604 	addi	fp,sp,24
81103f18:	2007883a 	mov	r3,r4
81103f1c:	2805883a 	mov	r2,r5
81103f20:	e1bfff15 	stw	r6,-4(fp)
81103f24:	e0fffd05 	stb	r3,-12(fp)
81103f28:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81103f2c:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_ERROR_INTERRUPT_ENABLE_BIT_MASK | SPWC_TIMECODE_RECEIVED_INTERRUPT_ENABLE_BIT_MASK | SPWC_LINK_RUNNING_INTERRUPT_ENABLE_BIT_MASK;
81103f30:	00800e04 	movi	r2,56
81103f34:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81103f38:	d0a02b04 	addi	r2,gp,-32596
81103f3c:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81103f40:	e0bffd07 	ldb	r2,-12(fp)
81103f44:	10bfefc4 	addi	r2,r2,-65
81103f48:	10c00228 	cmpgeui	r3,r2,8
81103f4c:	1800361e 	bne	r3,zero,81104028 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
81103f50:	100690ba 	slli	r3,r2,2
81103f54:	00a04434 	movhi	r2,33040
81103f58:	108fda04 	addi	r2,r2,16232
81103f5c:	1885883a 	add	r2,r3,r2
81103f60:	10800017 	ldw	r2,0(r2)
81103f64:	1000683a 	jmp	r2
81103f68:	81103f88 	cmpgei	r4,r16,16638
81103f6c:	81103f9c 	xori	r4,r16,16638
81103f70:	81103fb0 	cmpltui	r4,r16,16638
81103f74:	81103fc4 	addi	r4,r16,16639
81103f78:	81103fd8 	cmpnei	r4,r16,16639
81103f7c:	81103fec 	andhi	r4,r16,16639
81103f80:	81104000 	call	88110400 <__reset+0x20f0400>
81103f84:	81104014 	ori	r4,r16,16640
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81103f88:	d0a02b04 	addi	r2,gp,-32596
81103f8c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103f90:	00800044 	movi	r2,1
81103f94:	e0bffa15 	stw	r2,-24(fp)
			break;
81103f98:	00002306 	br	81104028 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81103f9c:	d0a02c04 	addi	r2,gp,-32592
81103fa0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103fa4:	00800044 	movi	r2,1
81103fa8:	e0bffa15 	stw	r2,-24(fp)
			break;
81103fac:	00001e06 	br	81104028 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81103fb0:	d0a02d04 	addi	r2,gp,-32588
81103fb4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103fb8:	00800044 	movi	r2,1
81103fbc:	e0bffa15 	stw	r2,-24(fp)
			break;
81103fc0:	00001906 	br	81104028 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81103fc4:	d0a02e04 	addi	r2,gp,-32584
81103fc8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103fcc:	00800044 	movi	r2,1
81103fd0:	e0bffa15 	stw	r2,-24(fp)
			break;
81103fd4:	00001406 	br	81104028 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
81103fd8:	d0a02f04 	addi	r2,gp,-32580
81103fdc:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103fe0:	00800044 	movi	r2,1
81103fe4:	e0bffa15 	stw	r2,-24(fp)
			break;
81103fe8:	00000f06 	br	81104028 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
81103fec:	d0a03004 	addi	r2,gp,-32576
81103ff0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103ff4:	00800044 	movi	r2,1
81103ff8:	e0bffa15 	stw	r2,-24(fp)
			break;
81103ffc:	00000a06 	br	81104028 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81104000:	d0a03104 	addi	r2,gp,-32572
81104004:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104008:	00800044 	movi	r2,1
8110400c:	e0bffa15 	stw	r2,-24(fp)
			break;
81104010:	00000506 	br	81104028 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81104014:	d0a03204 	addi	r2,gp,-32568
81104018:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110401c:	00800044 	movi	r2,1
81104020:	e0bffa15 	stw	r2,-24(fp)
			break;
81104024:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_spwc_mask) != 0)){
81104028:	e0bffa17 	ldw	r2,-24(fp)
8110402c:	10800058 	cmpnei	r2,r2,1
81104030:	10002b1e 	bne	r2,zero,811040e0 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1d8>
81104034:	e0ffff17 	ldw	r3,-4(fp)
81104038:	e0bffc17 	ldw	r2,-16(fp)
8110403c:	1884703a 	and	r2,r3,r2
81104040:	10002726 	beq	r2,zero,811040e0 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
81104044:	e0bffe03 	ldbu	r2,-8(fp)
81104048:	10000326 	beq	r2,zero,81104058 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x150>
8110404c:	10800060 	cmpeqi	r2,r2,1
81104050:	1000121e 	bne	r2,zero,8110409c <v_SpaceWire_Interface_Interrupts_Enable_Control+0x194>
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81104054:	00002306 	br	811040e4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_spwc_mask) != 0)){
			switch (uc_RegisterOperation){

				case SPWC_REG_CLEAR:
					*ul_spwc_interface_control_status_register_value &= ~ul_InterruptMask;
81104058:	e0bffb17 	ldw	r2,-20(fp)
8110405c:	10c00017 	ldw	r3,0(r2)
81104060:	e0bfff17 	ldw	r2,-4(fp)
81104064:	0084303a 	nor	r2,zero,r2
81104068:	1886703a 	and	r3,r3,r2
8110406c:	e0bffb17 	ldw	r2,-20(fp)
81104070:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81104074:	e0fffd07 	ldb	r3,-12(fp)
81104078:	e0bffb17 	ldw	r2,-20(fp)
8110407c:	10800017 	ldw	r2,0(r2)
81104080:	100d883a 	mov	r6,r2
81104084:	000b883a 	mov	r5,zero
81104088:	1809883a 	mov	r4,r3
8110408c:	11036600 	call	81103660 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81104090:	00800044 	movi	r2,1
81104094:	e0bffa15 	stw	r2,-24(fp)
				break;
81104098:	00001006 	br	811040dc <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1d4>

				case SPWC_REG_SET:
					*ul_spwc_interface_control_status_register_value |= ul_InterruptMask;
8110409c:	e0bffb17 	ldw	r2,-20(fp)
811040a0:	10c00017 	ldw	r3,0(r2)
811040a4:	e0bfff17 	ldw	r2,-4(fp)
811040a8:	1886b03a 	or	r3,r3,r2
811040ac:	e0bffb17 	ldw	r2,-20(fp)
811040b0:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
811040b4:	e0fffd07 	ldb	r3,-12(fp)
811040b8:	e0bffb17 	ldw	r2,-20(fp)
811040bc:	10800017 	ldw	r2,0(r2)
811040c0:	100d883a 	mov	r6,r2
811040c4:	000b883a 	mov	r5,zero
811040c8:	1809883a 	mov	r4,r3
811040cc:	11036600 	call	81103660 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
811040d0:	00800044 	movi	r2,1
811040d4:	e0bffa15 	stw	r2,-24(fp)
				break;
811040d8:	0001883a 	nop

			}
		} else {
811040dc:	00000106 	br	811040e4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1dc>
			bSuccess = FALSE;
811040e0:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
811040e4:	e0bffa17 	ldw	r2,-24(fp)
	}
811040e8:	e037883a 	mov	sp,fp
811040ec:	dfc00117 	ldw	ra,4(sp)
811040f0:	df000017 	ldw	fp,0(sp)
811040f4:	dec00204 	addi	sp,sp,8
811040f8:	f800283a 	ret

811040fc <ul_SpaceWire_Interface_Interrupts_Flags_Read>:

	alt_u32 ul_SpaceWire_Interface_Interrupts_Flags_Read(char c_SpwID){
811040fc:	defffb04 	addi	sp,sp,-20
81104100:	dfc00415 	stw	ra,16(sp)
81104104:	df000315 	stw	fp,12(sp)
81104108:	df000304 	addi	fp,sp,12
8110410c:	2005883a 	mov	r2,r4
81104110:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_ERROR_INTERRUPT_FLAG_MASK | SPWC_TIMECODE_RECEIVED_INTERRUPT_FLAG_MASK | SPWC_LINK_RUNNING_INTERRUPT_FLAG_MASK;
81104114:	008001c4 	movi	r2,7
81104118:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_spwc_interrupts_flags_value = SPWC_READ_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask;
8110411c:	e0bfff07 	ldb	r2,-4(fp)
81104120:	000b883a 	mov	r5,zero
81104124:	1009883a 	mov	r4,r2
81104128:	11037400 	call	81103740 <SPWC_READ_REG32>
8110412c:	1007883a 	mov	r3,r2
81104130:	e0bffd17 	ldw	r2,-12(fp)
81104134:	1884703a 	and	r2,r3,r2
81104138:	e0bffe15 	stw	r2,-8(fp)

		return ul_spwc_interrupts_flags_value;
8110413c:	e0bffe17 	ldw	r2,-8(fp)
	}
81104140:	e037883a 	mov	sp,fp
81104144:	dfc00117 	ldw	ra,4(sp)
81104148:	df000017 	ldw	fp,0(sp)
8110414c:	dec00204 	addi	sp,sp,8
81104150:	f800283a 	ret

81104154 <v_SpaceWire_Interface_Interrupts_Flags_Clear>:

	void v_SpaceWire_Interface_Interrupts_Flags_Clear(char c_SpwID, alt_u32 ul_InterruptMask){
81104154:	defff904 	addi	sp,sp,-28
81104158:	dfc00615 	stw	ra,24(sp)
8110415c:	df000515 	stw	fp,20(sp)
81104160:	df000504 	addi	fp,sp,20
81104164:	2005883a 	mov	r2,r4
81104168:	e17fff15 	stw	r5,-4(fp)
8110416c:	e0bffe05 	stb	r2,-8(fp)
		bool bSuccess = FALSE;
81104170:	e03ffb15 	stw	zero,-20(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_ERROR_INTERRUPT_FLAG_MASK | SPWC_TIMECODE_RECEIVED_INTERRUPT_FLAG_MASK | SPWC_LINK_RUNNING_INTERRUPT_FLAG_MASK;
81104174:	008001c4 	movi	r2,7
81104178:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
8110417c:	d0a02b04 	addi	r2,gp,-32596
81104180:	e0bffc15 	stw	r2,-16(fp)
		switch (c_SpwID) {
81104184:	e0bffe07 	ldb	r2,-8(fp)
81104188:	10bfefc4 	addi	r2,r2,-65
8110418c:	10c00228 	cmpgeui	r3,r2,8
81104190:	1800361e 	bne	r3,zero,8110426c <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
81104194:	100690ba 	slli	r3,r2,2
81104198:	00a04434 	movhi	r2,33040
8110419c:	10906b04 	addi	r2,r2,16812
811041a0:	1885883a 	add	r2,r3,r2
811041a4:	10800017 	ldw	r2,0(r2)
811041a8:	1000683a 	jmp	r2
811041ac:	811041cc 	andi	r4,r16,16647
811041b0:	811041e0 	cmpeqi	r4,r16,16647
811041b4:	811041f4 	orhi	r4,r16,16647
811041b8:	81104208 	cmpgei	r4,r16,16648
811041bc:	8110421c 	xori	r4,r16,16648
811041c0:	81104230 	cmpltui	r4,r16,16648
811041c4:	81104244 	addi	r4,r16,16649
811041c8:	81104258 	cmpnei	r4,r16,16649
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
811041cc:	d0a02b04 	addi	r2,gp,-32596
811041d0:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811041d4:	00800044 	movi	r2,1
811041d8:	e0bffb15 	stw	r2,-20(fp)
			break;
811041dc:	00002306 	br	8110426c <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
811041e0:	d0a02c04 	addi	r2,gp,-32592
811041e4:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811041e8:	00800044 	movi	r2,1
811041ec:	e0bffb15 	stw	r2,-20(fp)
			break;
811041f0:	00001e06 	br	8110426c <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
811041f4:	d0a02d04 	addi	r2,gp,-32588
811041f8:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811041fc:	00800044 	movi	r2,1
81104200:	e0bffb15 	stw	r2,-20(fp)
			break;
81104204:	00001906 	br	8110426c <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81104208:	d0a02e04 	addi	r2,gp,-32584
8110420c:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81104210:	00800044 	movi	r2,1
81104214:	e0bffb15 	stw	r2,-20(fp)
			break;
81104218:	00001406 	br	8110426c <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
8110421c:	d0a02f04 	addi	r2,gp,-32580
81104220:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81104224:	00800044 	movi	r2,1
81104228:	e0bffb15 	stw	r2,-20(fp)
			break;
8110422c:	00000f06 	br	8110426c <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
81104230:	d0a03004 	addi	r2,gp,-32576
81104234:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81104238:	00800044 	movi	r2,1
8110423c:	e0bffb15 	stw	r2,-20(fp)
			break;
81104240:	00000a06 	br	8110426c <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81104244:	d0a03104 	addi	r2,gp,-32572
81104248:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
8110424c:	00800044 	movi	r2,1
81104250:	e0bffb15 	stw	r2,-20(fp)
			break;
81104254:	00000506 	br	8110426c <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81104258:	d0a03204 	addi	r2,gp,-32568
8110425c:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81104260:	00800044 	movi	r2,1
81104264:	e0bffb15 	stw	r2,-20(fp)
			break;
81104268:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_spwc_mask) != 0)){
8110426c:	e0bffb17 	ldw	r2,-20(fp)
81104270:	10800058 	cmpnei	r2,r2,1
81104274:	10000d1e 	bne	r2,zero,811042ac <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x158>
81104278:	e0ffff17 	ldw	r3,-4(fp)
8110427c:	e0bffd17 	ldw	r2,-12(fp)
81104280:	1884703a 	and	r2,r3,r2
81104284:	10000926 	beq	r2,zero,811042ac <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x158>
			SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, (*ul_spwc_interface_control_status_register_value | ul_spwc_mask));
81104288:	e13ffe07 	ldb	r4,-8(fp)
8110428c:	e0bffc17 	ldw	r2,-16(fp)
81104290:	10c00017 	ldw	r3,0(r2)
81104294:	e0bffd17 	ldw	r2,-12(fp)
81104298:	1884b03a 	or	r2,r3,r2
8110429c:	100d883a 	mov	r6,r2
811042a0:	000b883a 	mov	r5,zero
811042a4:	11036600 	call	81103660 <SPWC_WRITE_REG32>
811042a8:	00000106 	br	811042b0 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x15c>
		} else {
			bSuccess = FALSE;
811042ac:	e03ffb15 	stw	zero,-20(fp)
		}
	}
811042b0:	0001883a 	nop
811042b4:	e037883a 	mov	sp,fp
811042b8:	dfc00117 	ldw	ra,4(sp)
811042bc:	df000017 	ldw	fp,0(sp)
811042c0:	dec00204 	addi	sp,sp,8
811042c4:	f800283a 	ret

811042c8 <v_SpaceWire_Interface_Link_Control>:

	bool v_SpaceWire_Interface_Link_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_ControlMask){
811042c8:	defff804 	addi	sp,sp,-32
811042cc:	dfc00715 	stw	ra,28(sp)
811042d0:	df000615 	stw	fp,24(sp)
811042d4:	df000604 	addi	fp,sp,24
811042d8:	2007883a 	mov	r3,r4
811042dc:	2805883a 	mov	r2,r5
811042e0:	e1bfff15 	stw	r6,-4(fp)
811042e4:	e0fffd05 	stb	r3,-12(fp)
811042e8:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
811042ec:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_AUTOSTART_CONTROL_BIT_MASK | SPWC_LINK_START_CONTROL_BIT_MASK | SPWC_LINK_DISCONNECT_CONTROL_BIT_MASK;
811042f0:	0080e004 	movi	r2,896
811042f4:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
811042f8:	d0a00004 	addi	r2,gp,-32768
811042fc:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81104300:	e0bffd07 	ldb	r2,-12(fp)
81104304:	10bfefc4 	addi	r2,r2,-65
81104308:	10c00228 	cmpgeui	r3,r2,8
8110430c:	1800361e 	bne	r3,zero,811043e8 <v_SpaceWire_Interface_Link_Control+0x120>
81104310:	100690ba 	slli	r3,r2,2
81104314:	00a04434 	movhi	r2,33040
81104318:	1090ca04 	addi	r2,r2,17192
8110431c:	1885883a 	add	r2,r3,r2
81104320:	10800017 	ldw	r2,0(r2)
81104324:	1000683a 	jmp	r2
81104328:	81104348 	cmpgei	r4,r16,16653
8110432c:	8110435c 	xori	r4,r16,16653
81104330:	81104370 	cmpltui	r4,r16,16653
81104334:	81104384 	addi	r4,r16,16654
81104338:	81104398 	cmpnei	r4,r16,16654
8110433c:	811043ac 	andhi	r4,r16,16654
81104340:	811043c0 	call	8811043c <__reset+0x20f043c>
81104344:	811043d4 	ori	r4,r16,16655
			case 'A':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
81104348:	d0a00004 	addi	r2,gp,-32768
8110434c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104350:	00800044 	movi	r2,1
81104354:	e0bffa15 	stw	r2,-24(fp)
			break;
81104358:	00002306 	br	811043e8 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'B':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_b_spacewire_link_control_status_register_value;
8110435c:	d0a00104 	addi	r2,gp,-32764
81104360:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104364:	00800044 	movi	r2,1
81104368:	e0bffa15 	stw	r2,-24(fp)
			break;
8110436c:	00001e06 	br	811043e8 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'C':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_c_spacewire_link_control_status_register_value;
81104370:	d0a00204 	addi	r2,gp,-32760
81104374:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104378:	00800044 	movi	r2,1
8110437c:	e0bffa15 	stw	r2,-24(fp)
			break;
81104380:	00001906 	br	811043e8 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'D':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_d_spacewire_link_control_status_register_value;
81104384:	d0a00304 	addi	r2,gp,-32756
81104388:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110438c:	00800044 	movi	r2,1
81104390:	e0bffa15 	stw	r2,-24(fp)
			break;
81104394:	00001406 	br	811043e8 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'E':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_e_spacewire_link_control_status_register_value;
81104398:	d0a00404 	addi	r2,gp,-32752
8110439c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811043a0:	00800044 	movi	r2,1
811043a4:	e0bffa15 	stw	r2,-24(fp)
			break;
811043a8:	00000f06 	br	811043e8 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'F':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_f_spacewire_link_control_status_register_value;
811043ac:	d0a00504 	addi	r2,gp,-32748
811043b0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811043b4:	00800044 	movi	r2,1
811043b8:	e0bffa15 	stw	r2,-24(fp)
			break;
811043bc:	00000a06 	br	811043e8 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'G':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_g_spacewire_link_control_status_register_value;
811043c0:	d0a00604 	addi	r2,gp,-32744
811043c4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811043c8:	00800044 	movi	r2,1
811043cc:	e0bffa15 	stw	r2,-24(fp)
			break;
811043d0:	00000506 	br	811043e8 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'H':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_h_spacewire_link_control_status_register_value;
811043d4:	d0a00704 	addi	r2,gp,-32740
811043d8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811043dc:	00800044 	movi	r2,1
811043e0:	e0bffa15 	stw	r2,-24(fp)
			break;
811043e4:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_ControlMask & ul_spwc_mask) != 0)){
811043e8:	e0bffa17 	ldw	r2,-24(fp)
811043ec:	10800058 	cmpnei	r2,r2,1
811043f0:	10002b1e 	bne	r2,zero,811044a0 <v_SpaceWire_Interface_Link_Control+0x1d8>
811043f4:	e0ffff17 	ldw	r3,-4(fp)
811043f8:	e0bffc17 	ldw	r2,-16(fp)
811043fc:	1884703a 	and	r2,r3,r2
81104400:	10002726 	beq	r2,zero,811044a0 <v_SpaceWire_Interface_Link_Control+0x1d8>
			switch (uc_RegisterOperation){
81104404:	e0bffe03 	ldbu	r2,-8(fp)
81104408:	10000326 	beq	r2,zero,81104418 <v_SpaceWire_Interface_Link_Control+0x150>
8110440c:	10800060 	cmpeqi	r2,r2,1
81104410:	1000121e 	bne	r2,zero,8110445c <v_SpaceWire_Interface_Link_Control+0x194>
					SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81104414:	00002306 	br	811044a4 <v_SpaceWire_Interface_Link_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_ControlMask & ul_spwc_mask) != 0)){
			switch (uc_RegisterOperation){

				case SPWC_REG_CLEAR:
					*ul_spwc_spacewire_link_control_status_register_value &= ~ul_ControlMask;
81104418:	e0bffb17 	ldw	r2,-20(fp)
8110441c:	10c00017 	ldw	r3,0(r2)
81104420:	e0bfff17 	ldw	r2,-4(fp)
81104424:	0084303a 	nor	r2,zero,r2
81104428:	1886703a 	and	r3,r3,r2
8110442c:	e0bffb17 	ldw	r2,-20(fp)
81104430:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
81104434:	e0fffd07 	ldb	r3,-12(fp)
81104438:	e0bffb17 	ldw	r2,-20(fp)
8110443c:	10800017 	ldw	r2,0(r2)
81104440:	100d883a 	mov	r6,r2
81104444:	01400044 	movi	r5,1
81104448:	1809883a 	mov	r4,r3
8110444c:	11036600 	call	81103660 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81104450:	00800044 	movi	r2,1
81104454:	e0bffa15 	stw	r2,-24(fp)
				break;
81104458:	00001006 	br	8110449c <v_SpaceWire_Interface_Link_Control+0x1d4>

				case SPWC_REG_SET:
					*ul_spwc_spacewire_link_control_status_register_value |= ul_ControlMask;
8110445c:	e0bffb17 	ldw	r2,-20(fp)
81104460:	10c00017 	ldw	r3,0(r2)
81104464:	e0bfff17 	ldw	r2,-4(fp)
81104468:	1886b03a 	or	r3,r3,r2
8110446c:	e0bffb17 	ldw	r2,-20(fp)
81104470:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
81104474:	e0fffd07 	ldb	r3,-12(fp)
81104478:	e0bffb17 	ldw	r2,-20(fp)
8110447c:	10800017 	ldw	r2,0(r2)
81104480:	100d883a 	mov	r6,r2
81104484:	01400044 	movi	r5,1
81104488:	1809883a 	mov	r4,r3
8110448c:	11036600 	call	81103660 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81104490:	00800044 	movi	r2,1
81104494:	e0bffa15 	stw	r2,-24(fp)
				break;
81104498:	0001883a 	nop

			}
		} else {
8110449c:	00000106 	br	811044a4 <v_SpaceWire_Interface_Link_Control+0x1dc>
			bSuccess = FALSE;
811044a0:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
811044a4:	e0bffa17 	ldw	r2,-24(fp)
	}
811044a8:	e037883a 	mov	sp,fp
811044ac:	dfc00117 	ldw	ra,4(sp)
811044b0:	df000017 	ldw	fp,0(sp)
811044b4:	dec00204 	addi	sp,sp,8
811044b8:	f800283a 	ret

811044bc <ul_SpaceWire_Interface_Link_Error_Read>:

	alt_u32 ul_SpaceWire_Interface_Link_Error_Read(char c_SpwID){
811044bc:	defffb04 	addi	sp,sp,-20
811044c0:	dfc00415 	stw	ra,16(sp)
811044c4:	df000315 	stw	fp,12(sp)
811044c8:	df000304 	addi	fp,sp,12
811044cc:	2005883a 	mov	r2,r4
811044d0:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_DISCONNECT_ERROR_BIT_MASK | SPWC_LINK_PARITY_ERROR_BIT_MASK | SPWC_LINK_ESCAPE_ERROR_BIT_MASK | SPWC_LINK_CREDIT_ERROR_BIT_MASK;
811044d4:	00801e04 	movi	r2,120
811044d8:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_spwc_link_error_value = SPWC_READ_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask;
811044dc:	e0bfff07 	ldb	r2,-4(fp)
811044e0:	01400044 	movi	r5,1
811044e4:	1009883a 	mov	r4,r2
811044e8:	11037400 	call	81103740 <SPWC_READ_REG32>
811044ec:	1007883a 	mov	r3,r2
811044f0:	e0bffd17 	ldw	r2,-12(fp)
811044f4:	1884703a 	and	r2,r3,r2
811044f8:	e0bffe15 	stw	r2,-8(fp)

		return ul_spwc_link_error_value;
811044fc:	e0bffe17 	ldw	r2,-8(fp)
	}
81104500:	e037883a 	mov	sp,fp
81104504:	dfc00117 	ldw	ra,4(sp)
81104508:	df000017 	ldw	fp,0(sp)
8110450c:	dec00204 	addi	sp,sp,8
81104510:	f800283a 	ret

81104514 <ul_SpaceWire_Interface_Link_Status_Read>:

	alt_u32 ul_SpaceWire_Interface_Link_Status_Read(char c_SpwID){
81104514:	defffb04 	addi	sp,sp,-20
81104518:	dfc00415 	stw	ra,16(sp)
8110451c:	df000315 	stw	fp,12(sp)
81104520:	df000304 	addi	fp,sp,12
81104524:	2005883a 	mov	r2,r4
81104528:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_STARTED_STATUS_BIT_MASK | SPWC_LINK_CONNECTING_STATUS_BIT_MASK | SPWC_LINK_RUNNING_STATUS_BIT_MASK;
8110452c:	008001c4 	movi	r2,7
81104530:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_spwc_link_status_value = SPWC_READ_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask;
81104534:	e0bfff07 	ldb	r2,-4(fp)
81104538:	01400044 	movi	r5,1
8110453c:	1009883a 	mov	r4,r2
81104540:	11037400 	call	81103740 <SPWC_READ_REG32>
81104544:	1007883a 	mov	r3,r2
81104548:	e0bffd17 	ldw	r2,-12(fp)
8110454c:	1884703a 	and	r2,r3,r2
81104550:	e0bffe15 	stw	r2,-8(fp)

		return ul_spwc_link_status_value;
81104554:	e0bffe17 	ldw	r2,-8(fp)
	}
81104558:	e037883a 	mov	sp,fp
8110455c:	dfc00117 	ldw	ra,4(sp)
81104560:	df000017 	ldw	fp,0(sp)
81104564:	dec00204 	addi	sp,sp,8
81104568:	f800283a 	ret

8110456c <v_SpaceWire_Interface_Send_TimeCode>:

	void v_SpaceWire_Interface_Send_TimeCode(char c_SpwID, alt_u8 TimeCode){
8110456c:	defffb04 	addi	sp,sp,-20
81104570:	dfc00415 	stw	ra,16(sp)
81104574:	df000315 	stw	fp,12(sp)
81104578:	df000304 	addi	fp,sp,12
8110457c:	2007883a 	mov	r3,r4
81104580:	2805883a 	mov	r2,r5
81104584:	e0fffe05 	stb	r3,-8(fp)
81104588:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = (((alt_u32)TimeCode) << 1) | SPWC_TX_TIMECODE_CONTROL_BIT_MASK;
8110458c:	e0bfff03 	ldbu	r2,-4(fp)
81104590:	1085883a 	add	r2,r2,r2
81104594:	10800054 	ori	r2,r2,1
81104598:	e0bffd15 	stw	r2,-12(fp)
		SPWC_WRITE_REG32(c_SpwID, SPWC_TIMECODE_CONTROL_REGISTER_ADDRESS, ul_spwc_mask);
8110459c:	e0bffe07 	ldb	r2,-8(fp)
811045a0:	e1bffd17 	ldw	r6,-12(fp)
811045a4:	01400084 	movi	r5,2
811045a8:	1009883a 	mov	r4,r2
811045ac:	11036600 	call	81103660 <SPWC_WRITE_REG32>

	}
811045b0:	0001883a 	nop
811045b4:	e037883a 	mov	sp,fp
811045b8:	dfc00117 	ldw	ra,4(sp)
811045bc:	df000017 	ldw	fp,0(sp)
811045c0:	dec00204 	addi	sp,sp,8
811045c4:	f800283a 	ret

811045c8 <b_SpaceWire_Interface_TimeCode_Arrived>:

	bool b_SpaceWire_Interface_TimeCode_Arrived(char c_SpwID){
811045c8:	defffc04 	addi	sp,sp,-16
811045cc:	dfc00315 	stw	ra,12(sp)
811045d0:	df000215 	stw	fp,8(sp)
811045d4:	df000204 	addi	fp,sp,8
811045d8:	2005883a 	mov	r2,r4
811045dc:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_timecode_arrived = FALSE;
811045e0:	e03ffe15 	stw	zero,-8(fp)
		
		if (SPWC_READ_REG32(c_SpwID, SPWC_TIMECODE_CONTROL_REGISTER_ADDRESS) & SPWC_RX_TIMECODE_STATUS_BIT_MASK) {
811045e4:	e0bfff07 	ldb	r2,-4(fp)
811045e8:	01400084 	movi	r5,2
811045ec:	1009883a 	mov	r4,r2
811045f0:	11037400 	call	81103740 <SPWC_READ_REG32>
811045f4:	1080006c 	andhi	r2,r2,1
811045f8:	10000226 	beq	r2,zero,81104604 <b_SpaceWire_Interface_TimeCode_Arrived+0x3c>
			b_timecode_arrived = TRUE;
811045fc:	00800044 	movi	r2,1
81104600:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_timecode_arrived;
81104604:	e0bffe17 	ldw	r2,-8(fp)
	}
81104608:	e037883a 	mov	sp,fp
8110460c:	dfc00117 	ldw	ra,4(sp)
81104610:	df000017 	ldw	fp,0(sp)
81104614:	dec00204 	addi	sp,sp,8
81104618:	f800283a 	ret

8110461c <uc_SpaceWire_Interface_Get_TimeCode>:
	
	alt_u8 uc_SpaceWire_Interface_Get_TimeCode(char c_SpwID){
8110461c:	defffb04 	addi	sp,sp,-20
81104620:	dfc00415 	stw	ra,16(sp)
81104624:	df000315 	stw	fp,12(sp)
81104628:	df000304 	addi	fp,sp,12
8110462c:	2005883a 	mov	r2,r4
81104630:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_timecode_register = SPWC_READ_REG32(c_SpwID, SPWC_TIMECODE_CONTROL_REGISTER_ADDRESS);
81104634:	e0bfff07 	ldb	r2,-4(fp)
81104638:	01400084 	movi	r5,2
8110463c:	1009883a 	mov	r4,r2
81104640:	11037400 	call	81103740 <SPWC_READ_REG32>
81104644:	e0bffd15 	stw	r2,-12(fp)
		
		alt_u8 uc_timecode_value = (alt_u8)((ul_timecode_register & (SPWC_RX_TIMECODE_CONTROL_BITS_MASK | SPWC_RX_TIMECODE_COUNTER_VALUE_MASK)) >> 17);
81104648:	e0bffd17 	ldw	r2,-12(fp)
8110464c:	10807fac 	andhi	r2,r2,510
81104650:	1004d47a 	srli	r2,r2,17
81104654:	e0bffe05 	stb	r2,-8(fp)
	
		SPWC_WRITE_REG32(c_SpwID, SPWC_TIMECODE_CONTROL_REGISTER_ADDRESS, (ul_timecode_register | SPWC_RX_TIMECODE_STATUS_BIT_MASK));
81104658:	e0ffff07 	ldb	r3,-4(fp)
8110465c:	e0bffd17 	ldw	r2,-12(fp)
81104660:	10800074 	orhi	r2,r2,1
81104664:	100d883a 	mov	r6,r2
81104668:	01400084 	movi	r5,2
8110466c:	1809883a 	mov	r4,r3
81104670:	11036600 	call	81103660 <SPWC_WRITE_REG32>

		return uc_timecode_value;
81104674:	e0bffe03 	ldbu	r2,-8(fp)
	}
81104678:	e037883a 	mov	sp,fp
8110467c:	dfc00117 	ldw	ra,4(sp)
81104680:	df000017 	ldw	fp,0(sp)
81104684:	dec00204 	addi	sp,sp,8
81104688:	f800283a 	ret

8110468c <uc_SpaceWire_Interface_Get_TX_Div>:

	alt_u8 uc_SpaceWire_Interface_Get_TX_Div(char c_SpwID){
8110468c:	defffb04 	addi	sp,sp,-20
81104690:	dfc00415 	stw	ra,16(sp)
81104694:	df000315 	stw	fp,12(sp)
81104698:	df000304 	addi	fp,sp,12
8110469c:	2005883a 	mov	r2,r4
811046a0:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_TX_CLOCK_DIVISOR_VALUE_MASK;
811046a4:	00800134 	movhi	r2,4
811046a8:	10bf0004 	addi	r2,r2,-1024
811046ac:	e0bffd15 	stw	r2,-12(fp)
		alt_u8 uc_txdiv_value = (alt_u8)((SPWC_READ_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask) >> 10);
811046b0:	e0bfff07 	ldb	r2,-4(fp)
811046b4:	01400044 	movi	r5,1
811046b8:	1009883a 	mov	r4,r2
811046bc:	11037400 	call	81103740 <SPWC_READ_REG32>
811046c0:	1007883a 	mov	r3,r2
811046c4:	e0bffd17 	ldw	r2,-12(fp)
811046c8:	1884703a 	and	r2,r3,r2
811046cc:	1004d2ba 	srli	r2,r2,10
811046d0:	e0bffe05 	stb	r2,-8(fp)

		return uc_txdiv_value;
811046d4:	e0bffe03 	ldbu	r2,-8(fp)
	}
811046d8:	e037883a 	mov	sp,fp
811046dc:	dfc00117 	ldw	ra,4(sp)
811046e0:	df000017 	ldw	fp,0(sp)
811046e4:	dec00204 	addi	sp,sp,8
811046e8:	f800283a 	ret

811046ec <b_SpaceWire_Interface_Set_TX_Div>:

	bool b_SpaceWire_Interface_Set_TX_Div(char c_SpwID, alt_u8 uc_TxDiv){
811046ec:	defff804 	addi	sp,sp,-32
811046f0:	dfc00715 	stw	ra,28(sp)
811046f4:	df000615 	stw	fp,24(sp)
811046f8:	df000604 	addi	fp,sp,24
811046fc:	2007883a 	mov	r3,r4
81104700:	2805883a 	mov	r2,r5
81104704:	e0fffe05 	stb	r3,-8(fp)
81104708:	e0bfff05 	stb	r2,-4(fp)

		bool bSuccess = FALSE;
8110470c:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_TX_CLOCK_DIVISOR_VALUE_MASK;
81104710:	00800134 	movhi	r2,4
81104714:	10bf0004 	addi	r2,r2,-1024
81104718:	e0bffc15 	stw	r2,-16(fp)
		const alt_u32 ul_txdiv_mask = (alt_u32)(uc_TxDiv << 10);
8110471c:	e0bfff03 	ldbu	r2,-4(fp)
81104720:	100492ba 	slli	r2,r2,10
81104724:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 *ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
81104728:	d0a00004 	addi	r2,gp,-32768
8110472c:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81104730:	e0bffe07 	ldb	r2,-8(fp)
81104734:	10bfefc4 	addi	r2,r2,-65
81104738:	10c00228 	cmpgeui	r3,r2,8
8110473c:	1800361e 	bne	r3,zero,81104818 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
81104740:	100690ba 	slli	r3,r2,2
81104744:	00a04434 	movhi	r2,33040
81104748:	1091d604 	addi	r2,r2,18264
8110474c:	1885883a 	add	r2,r3,r2
81104750:	10800017 	ldw	r2,0(r2)
81104754:	1000683a 	jmp	r2
81104758:	81104778 	rdprs	r4,r16,16669
8110475c:	8110478c 	andi	r4,r16,16670
81104760:	811047a0 	cmpeqi	r4,r16,16670
81104764:	811047b4 	orhi	r4,r16,16670
81104768:	811047c8 	cmpgei	r4,r16,16671
8110476c:	811047dc 	xori	r4,r16,16671
81104770:	811047f0 	cmpltui	r4,r16,16671
81104774:	81104804 	addi	r4,r16,16672
			case 'A':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
81104778:	d0a00004 	addi	r2,gp,-32768
8110477c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104780:	00800044 	movi	r2,1
81104784:	e0bffa15 	stw	r2,-24(fp)
			break;
81104788:	00002306 	br	81104818 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'B':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_b_spacewire_link_control_status_register_value;
8110478c:	d0a00104 	addi	r2,gp,-32764
81104790:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104794:	00800044 	movi	r2,1
81104798:	e0bffa15 	stw	r2,-24(fp)
			break;
8110479c:	00001e06 	br	81104818 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'C':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_c_spacewire_link_control_status_register_value;
811047a0:	d0a00204 	addi	r2,gp,-32760
811047a4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811047a8:	00800044 	movi	r2,1
811047ac:	e0bffa15 	stw	r2,-24(fp)
			break;
811047b0:	00001906 	br	81104818 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'D':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_d_spacewire_link_control_status_register_value;
811047b4:	d0a00304 	addi	r2,gp,-32756
811047b8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811047bc:	00800044 	movi	r2,1
811047c0:	e0bffa15 	stw	r2,-24(fp)
			break;
811047c4:	00001406 	br	81104818 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'E':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_e_spacewire_link_control_status_register_value;
811047c8:	d0a00404 	addi	r2,gp,-32752
811047cc:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811047d0:	00800044 	movi	r2,1
811047d4:	e0bffa15 	stw	r2,-24(fp)
			break;
811047d8:	00000f06 	br	81104818 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'F':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_f_spacewire_link_control_status_register_value;
811047dc:	d0a00504 	addi	r2,gp,-32748
811047e0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811047e4:	00800044 	movi	r2,1
811047e8:	e0bffa15 	stw	r2,-24(fp)
			break;
811047ec:	00000a06 	br	81104818 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'G':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_g_spacewire_link_control_status_register_value;
811047f0:	d0a00604 	addi	r2,gp,-32744
811047f4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811047f8:	00800044 	movi	r2,1
811047fc:	e0bffa15 	stw	r2,-24(fp)
			break;
81104800:	00000506 	br	81104818 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'H':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_h_spacewire_link_control_status_register_value;
81104804:	d0a00704 	addi	r2,gp,-32740
81104808:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110480c:	00800044 	movi	r2,1
81104810:	e0bffa15 	stw	r2,-24(fp)
			break;
81104814:	0001883a 	nop
		}
		if (bSuccess == TRUE){
81104818:	e0bffa17 	ldw	r2,-24(fp)
8110481c:	10800058 	cmpnei	r2,r2,1
81104820:	1000171e 	bne	r2,zero,81104880 <b_SpaceWire_Interface_Set_TX_Div+0x194>
			*ul_spwc_spacewire_link_control_status_register_value &= ~(ul_spwc_mask);
81104824:	e0bffb17 	ldw	r2,-20(fp)
81104828:	10c00017 	ldw	r3,0(r2)
8110482c:	e0bffc17 	ldw	r2,-16(fp)
81104830:	0084303a 	nor	r2,zero,r2
81104834:	1886703a 	and	r3,r3,r2
81104838:	e0bffb17 	ldw	r2,-20(fp)
8110483c:	10c00015 	stw	r3,0(r2)
			*ul_spwc_spacewire_link_control_status_register_value |= ul_txdiv_mask;
81104840:	e0bffb17 	ldw	r2,-20(fp)
81104844:	10c00017 	ldw	r3,0(r2)
81104848:	e0bffd17 	ldw	r2,-12(fp)
8110484c:	1886b03a 	or	r3,r3,r2
81104850:	e0bffb17 	ldw	r2,-20(fp)
81104854:	10c00015 	stw	r3,0(r2)
			SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
81104858:	e0fffe07 	ldb	r3,-8(fp)
8110485c:	e0bffb17 	ldw	r2,-20(fp)
81104860:	10800017 	ldw	r2,0(r2)
81104864:	100d883a 	mov	r6,r2
81104868:	01400044 	movi	r5,1
8110486c:	1809883a 	mov	r4,r3
81104870:	11036600 	call	81103660 <SPWC_WRITE_REG32>
			bSuccess = TRUE;
81104874:	00800044 	movi	r2,1
81104878:	e0bffa15 	stw	r2,-24(fp)
8110487c:	00000106 	br	81104884 <b_SpaceWire_Interface_Set_TX_Div+0x198>
		} else {
			bSuccess = FALSE;
81104880:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81104884:	e0bffa17 	ldw	r2,-24(fp)
	}
81104888:	e037883a 	mov	sp,fp
8110488c:	dfc00117 	ldw	ra,4(sp)
81104890:	df000017 	ldw	fp,0(sp)
81104894:	dec00204 	addi	sp,sp,8
81104898:	f800283a 	ret

8110489c <b_SpaceWire_Interface_Write_TX_Data>:

	bool b_SpaceWire_Interface_Write_TX_Data(char c_SpwID, alt_u8 uc_TxFlag, alt_u8 uc_TxData){
8110489c:	defffa04 	addi	sp,sp,-24
811048a0:	dfc00515 	stw	ra,20(sp)
811048a4:	df000415 	stw	fp,16(sp)
811048a8:	df000404 	addi	fp,sp,16
811048ac:	2807883a 	mov	r3,r5
811048b0:	3005883a 	mov	r2,r6
811048b4:	e13ffd05 	stb	r4,-12(fp)
811048b8:	e0fffe05 	stb	r3,-8(fp)
811048bc:	e0bfff05 	stb	r2,-4(fp)

		bool bSuccess = FALSE;
811048c0:	e03ffc15 	stw	zero,-16(fp)
		if (SPWC_READ_REG32(c_SpwID, SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS) & SPWC_TX_CODEC_TX_READY_STATUS_BIT_MASK) {
811048c4:	e0bffd07 	ldb	r2,-12(fp)
811048c8:	014000c4 	movi	r5,3
811048cc:	1009883a 	mov	r4,r2
811048d0:	11037400 	call	81103740 <SPWC_READ_REG32>
811048d4:	1081000c 	andi	r2,r2,1024
811048d8:	10000c26 	beq	r2,zero,8110490c <b_SpaceWire_Interface_Write_TX_Data+0x70>
			SPWC_WRITE_REG32(c_SpwID,
811048dc:	e13ffd07 	ldb	r4,-12(fp)
					         SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS,
					         (alt_u32)(SPWC_TX_CODEC_TX_WRITE_CONTROL_BIT_MASK | ((uc_TxFlag & 0x01) << 8) | uc_TxData));
811048e0:	e0bffe03 	ldbu	r2,-8(fp)
811048e4:	1080004c 	andi	r2,r2,1
811048e8:	1004923a 	slli	r2,r2,8
811048ec:	10c08014 	ori	r3,r2,512
811048f0:	e0bfff03 	ldbu	r2,-4(fp)
811048f4:	1884b03a 	or	r2,r3,r2

	bool b_SpaceWire_Interface_Write_TX_Data(char c_SpwID, alt_u8 uc_TxFlag, alt_u8 uc_TxData){

		bool bSuccess = FALSE;
		if (SPWC_READ_REG32(c_SpwID, SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS) & SPWC_TX_CODEC_TX_READY_STATUS_BIT_MASK) {
			SPWC_WRITE_REG32(c_SpwID,
811048f8:	100d883a 	mov	r6,r2
811048fc:	014000c4 	movi	r5,3
81104900:	11036600 	call	81103660 <SPWC_WRITE_REG32>
					         SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS,
					         (alt_u32)(SPWC_TX_CODEC_TX_WRITE_CONTROL_BIT_MASK | ((uc_TxFlag & 0x01) << 8) | uc_TxData));
			bSuccess = TRUE;
81104904:	00800044 	movi	r2,1
81104908:	e0bffc15 	stw	r2,-16(fp)
		}

		return bSuccess;
8110490c:	e0bffc17 	ldw	r2,-16(fp)
	}
81104910:	e037883a 	mov	sp,fp
81104914:	dfc00117 	ldw	ra,4(sp)
81104918:	df000017 	ldw	fp,0(sp)
8110491c:	dec00204 	addi	sp,sp,8
81104920:	f800283a 	ret

81104924 <b_SpaceWire_Interface_Send_SpaceWire_Data>:

	bool b_SpaceWire_Interface_Send_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer, alt_u16 data_size){
81104924:	defff904 	addi	sp,sp,-28
81104928:	dfc00615 	stw	ra,24(sp)
8110492c:	df000515 	stw	fp,20(sp)
81104930:	df000504 	addi	fp,sp,20
81104934:	2007883a 	mov	r3,r4
81104938:	e17ffe15 	stw	r5,-8(fp)
8110493c:	3005883a 	mov	r2,r6
81104940:	e0fffd05 	stb	r3,-12(fp)
81104944:	e0bfff0d 	sth	r2,-4(fp)
		bool bSuccess = FALSE;
81104948:	e03ffb15 	stw	zero,-20(fp)

		alt_u16 cnt = 0;
8110494c:	e03ffc0d 	sth	zero,-16(fp)
		while ((b_SpaceWire_Interface_Write_TX_Data(c_SpwID, 0, data_buffer[cnt])) && (cnt < (data_size - 1))) {
81104950:	00000306 	br	81104960 <b_SpaceWire_Interface_Send_SpaceWire_Data+0x3c>
			cnt++;
81104954:	e0bffc0b 	ldhu	r2,-16(fp)
81104958:	10800044 	addi	r2,r2,1
8110495c:	e0bffc0d 	sth	r2,-16(fp)

	bool b_SpaceWire_Interface_Send_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer, alt_u16 data_size){
		bool bSuccess = FALSE;

		alt_u16 cnt = 0;
		while ((b_SpaceWire_Interface_Write_TX_Data(c_SpwID, 0, data_buffer[cnt])) && (cnt < (data_size - 1))) {
81104960:	e13ffd07 	ldb	r4,-12(fp)
81104964:	e0bffc0b 	ldhu	r2,-16(fp)
81104968:	e0fffe17 	ldw	r3,-8(fp)
8110496c:	1885883a 	add	r2,r3,r2
81104970:	10800003 	ldbu	r2,0(r2)
81104974:	10803fcc 	andi	r2,r2,255
81104978:	100d883a 	mov	r6,r2
8110497c:	000b883a 	mov	r5,zero
81104980:	110489c0 	call	8110489c <b_SpaceWire_Interface_Write_TX_Data>
81104984:	10000426 	beq	r2,zero,81104998 <b_SpaceWire_Interface_Send_SpaceWire_Data+0x74>
81104988:	e0fffc0b 	ldhu	r3,-16(fp)
8110498c:	e0bfff0b 	ldhu	r2,-4(fp)
81104990:	10bfffc4 	addi	r2,r2,-1
81104994:	18bfef16 	blt	r3,r2,81104954 <__reset+0xfb0e4954>
			cnt++;
		}
		if (cnt == (data_size - 1)) {
81104998:	e0fffc0b 	ldhu	r3,-16(fp)
8110499c:	e0bfff0b 	ldhu	r2,-4(fp)
811049a0:	10bfffc4 	addi	r2,r2,-1
811049a4:	1880081e 	bne	r3,r2,811049c8 <b_SpaceWire_Interface_Send_SpaceWire_Data+0xa4>
			if (b_SpaceWire_Interface_Write_TX_Data(c_SpwID, 1, 0)){
811049a8:	e0bffd07 	ldb	r2,-12(fp)
811049ac:	000d883a 	mov	r6,zero
811049b0:	01400044 	movi	r5,1
811049b4:	1009883a 	mov	r4,r2
811049b8:	110489c0 	call	8110489c <b_SpaceWire_Interface_Write_TX_Data>
811049bc:	10000226 	beq	r2,zero,811049c8 <b_SpaceWire_Interface_Send_SpaceWire_Data+0xa4>
				bSuccess = TRUE;
811049c0:	00800044 	movi	r2,1
811049c4:	e0bffb15 	stw	r2,-20(fp)
			}
		}

		return bSuccess;
811049c8:	e0bffb17 	ldw	r2,-20(fp)
	}
811049cc:	e037883a 	mov	sp,fp
811049d0:	dfc00117 	ldw	ra,4(sp)
811049d4:	df000017 	ldw	fp,0(sp)
811049d8:	dec00204 	addi	sp,sp,8
811049dc:	f800283a 	ret

811049e0 <b_SpaceWire_Interface_Read_RX_Data>:

	bool b_SpaceWire_Interface_Read_RX_Data(char c_SpwID, alt_u8 *uc_RxFlag, alt_u8 *uc_RxData){
811049e0:	defff904 	addi	sp,sp,-28
811049e4:	dfc00615 	stw	ra,24(sp)
811049e8:	df000515 	stw	fp,20(sp)
811049ec:	df000504 	addi	fp,sp,20
811049f0:	2005883a 	mov	r2,r4
811049f4:	e17ffe15 	stw	r5,-8(fp)
811049f8:	e1bfff15 	stw	r6,-4(fp)
811049fc:	e0bffd05 	stb	r2,-12(fp)

		bool bSuccess = FALSE;
81104a00:	e03ffb15 	stw	zero,-20(fp)
		alt_u32 backdoor_register = 0;
81104a04:	e03ffc15 	stw	zero,-16(fp)

		backdoor_register = SPWC_READ_REG32(c_SpwID, SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS);
81104a08:	e0bffd07 	ldb	r2,-12(fp)
81104a0c:	014000c4 	movi	r5,3
81104a10:	1009883a 	mov	r4,r2
81104a14:	11037400 	call	81103740 <SPWC_READ_REG32>
81104a18:	e0bffc15 	stw	r2,-16(fp)
		if (backdoor_register & SPWC_RX_CODEC_RX_DATAVALID_STATUS_BIT_MASK) {
81104a1c:	e0bffc17 	ldw	r2,-16(fp)
81104a20:	1081002c 	andhi	r2,r2,1024
81104a24:	10001326 	beq	r2,zero,81104a74 <b_SpaceWire_Interface_Read_RX_Data+0x94>

			*uc_RxFlag = (alt_u8)((backdoor_register & SPWC_RX_CODEC_SPACEWIRE_FLAG_VALUE_MASK) >> 24);
81104a28:	e0bffc17 	ldw	r2,-16(fp)
81104a2c:	1080402c 	andhi	r2,r2,256
81104a30:	1004d63a 	srli	r2,r2,24
81104a34:	1007883a 	mov	r3,r2
81104a38:	e0bffe17 	ldw	r2,-8(fp)
81104a3c:	10c00005 	stb	r3,0(r2)
			*uc_RxData = (alt_u8)((backdoor_register & SPWC_RX_CODEC_SPACEWIRE_DATA_VALUE_MASK) >> 16);
81104a40:	e0bffc17 	ldw	r2,-16(fp)
81104a44:	10803fec 	andhi	r2,r2,255
81104a48:	1004d43a 	srli	r2,r2,16
81104a4c:	1007883a 	mov	r3,r2
81104a50:	e0bfff17 	ldw	r2,-4(fp)
81104a54:	10c00005 	stb	r3,0(r2)

			SPWC_WRITE_REG32(c_SpwID,
81104a58:	e0bffd07 	ldb	r2,-12(fp)
81104a5c:	01808034 	movhi	r6,512
81104a60:	014000c4 	movi	r5,3
81104a64:	1009883a 	mov	r4,r2
81104a68:	11036600 	call	81103660 <SPWC_WRITE_REG32>
					         SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS,
					         (alt_u32)(SPWC_RX_CODEC_RX_READ_CONTROL_BIT_MASK));
			bSuccess = TRUE;
81104a6c:	00800044 	movi	r2,1
81104a70:	e0bffb15 	stw	r2,-20(fp)
		}

		return bSuccess;
81104a74:	e0bffb17 	ldw	r2,-20(fp)
	}
81104a78:	e037883a 	mov	sp,fp
81104a7c:	dfc00117 	ldw	ra,4(sp)
81104a80:	df000017 	ldw	fp,0(sp)
81104a84:	dec00204 	addi	sp,sp,8
81104a88:	f800283a 	ret

81104a8c <ui_SpaceWire_Interface_Get_SpaceWire_Data>:

	alt_u16 ui_SpaceWire_Interface_Get_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer, alt_u16 buffer_size){
81104a8c:	defffa04 	addi	sp,sp,-24
81104a90:	dfc00515 	stw	ra,20(sp)
81104a94:	df000415 	stw	fp,16(sp)
81104a98:	df000404 	addi	fp,sp,16
81104a9c:	2007883a 	mov	r3,r4
81104aa0:	e17ffe15 	stw	r5,-8(fp)
81104aa4:	3005883a 	mov	r2,r6
81104aa8:	e0fffd05 	stb	r3,-12(fp)
81104aac:	e0bfff0d 	sth	r2,-4(fp)

		alt_u16 ui_rx_data_size = 0;
81104ab0:	e03ffc0d 	sth	zero,-16(fp)

		alt_u8 spw_flag = 0;
81104ab4:	e03ffc85 	stb	zero,-14(fp)
		alt_u8 spw_data = 0;
81104ab8:	e03ffcc5 	stb	zero,-13(fp)

		while ((b_SpaceWire_Interface_Read_RX_Data(c_SpwID, &spw_flag, &spw_data)) && (ui_rx_data_size < (buffer_size - 1))) {
81104abc:	00000b06 	br	81104aec <ui_SpaceWire_Interface_Get_SpaceWire_Data+0x60>
			if (spw_flag == 0) {
81104ac0:	e0bffc83 	ldbu	r2,-14(fp)
81104ac4:	10803fcc 	andi	r2,r2,255
81104ac8:	1000081e 	bne	r2,zero,81104aec <ui_SpaceWire_Interface_Get_SpaceWire_Data+0x60>
				data_buffer[ui_rx_data_size] = spw_data;
81104acc:	e0bffc0b 	ldhu	r2,-16(fp)
81104ad0:	e0fffe17 	ldw	r3,-8(fp)
81104ad4:	1885883a 	add	r2,r3,r2
81104ad8:	e0fffcc3 	ldbu	r3,-13(fp)
81104adc:	10c00005 	stb	r3,0(r2)
				ui_rx_data_size++;
81104ae0:	e0bffc0b 	ldhu	r2,-16(fp)
81104ae4:	10800044 	addi	r2,r2,1
81104ae8:	e0bffc0d 	sth	r2,-16(fp)
		alt_u16 ui_rx_data_size = 0;

		alt_u8 spw_flag = 0;
		alt_u8 spw_data = 0;

		while ((b_SpaceWire_Interface_Read_RX_Data(c_SpwID, &spw_flag, &spw_data)) && (ui_rx_data_size < (buffer_size - 1))) {
81104aec:	e0bffd07 	ldb	r2,-12(fp)
81104af0:	e13ffcc4 	addi	r4,fp,-13
81104af4:	e0fffc84 	addi	r3,fp,-14
81104af8:	200d883a 	mov	r6,r4
81104afc:	180b883a 	mov	r5,r3
81104b00:	1009883a 	mov	r4,r2
81104b04:	11049e00 	call	811049e0 <b_SpaceWire_Interface_Read_RX_Data>
81104b08:	10000426 	beq	r2,zero,81104b1c <ui_SpaceWire_Interface_Get_SpaceWire_Data+0x90>
81104b0c:	e0fffc0b 	ldhu	r3,-16(fp)
81104b10:	e0bfff0b 	ldhu	r2,-4(fp)
81104b14:	10bfffc4 	addi	r2,r2,-1
81104b18:	18bfe916 	blt	r3,r2,81104ac0 <__reset+0xfb0e4ac0>
				data_buffer[ui_rx_data_size] = spw_data;
				ui_rx_data_size++;
			}
		}

		return ui_rx_data_size;
81104b1c:	e0bffc0b 	ldhu	r2,-16(fp)
	}
81104b20:	e037883a 	mov	sp,fp
81104b24:	dfc00117 	ldw	ra,4(sp)
81104b28:	df000017 	ldw	fp,0(sp)
81104b2c:	dec00204 	addi	sp,sp,8
81104b30:	f800283a 	ret

81104b34 <TRAN_WRITE_REG32>:
	alt_u32 ul_tran_e_interface_control_status_register_value = 0x00000000;
	alt_u32 ul_tran_f_interface_control_status_register_value = 0x00000000;
	alt_u32 ul_tran_g_interface_control_status_register_value = 0x00000000;
	alt_u32 ul_tran_h_interface_control_status_register_value = 0x00000000;

	void TRAN_WRITE_REG32(char c_SpwID, alt_u8 RegisterOffset, alt_u32 RegisterValue){
81104b34:	defffb04 	addi	sp,sp,-20
81104b38:	df000415 	stw	fp,16(sp)
81104b3c:	df000404 	addi	fp,sp,16
81104b40:	2007883a 	mov	r3,r4
81104b44:	2805883a 	mov	r2,r5
81104b48:	e1bfff15 	stw	r6,-4(fp)
81104b4c:	e0fffd05 	stb	r3,-12(fp)
81104b50:	e0bffe05 	stb	r2,-8(fp)
		alt_u32 *pTranAddr = (alt_u32 *)TRAN_A_BASE;
81104b54:	e03ffc15 	stw	zero,-16(fp)
		switch (c_SpwID) {
81104b58:	e0bffd07 	ldb	r2,-12(fp)
81104b5c:	10bfefc4 	addi	r2,r2,-65
81104b60:	10c00228 	cmpgeui	r3,r2,8
81104b64:	18001e1e 	bne	r3,zero,81104be0 <TRAN_WRITE_REG32+0xac>
81104b68:	100690ba 	slli	r3,r2,2
81104b6c:	00a04434 	movhi	r2,33040
81104b70:	1092e004 	addi	r2,r2,19328
81104b74:	1885883a 	add	r2,r3,r2
81104b78:	10800017 	ldw	r2,0(r2)
81104b7c:	1000683a 	jmp	r2
81104b80:	81104ba0 	cmpeqi	r4,r16,16686
81104b84:	81104ba8 	cmpgeui	r4,r16,16686
81104b88:	81104bb0 	cmpltui	r4,r16,16686
81104b8c:	81104bb8 	rdprs	r4,r16,16686
81104b90:	81104bc0 	call	881104bc <__reset+0x20f04bc>
81104b94:	81104bc8 	cmpgei	r4,r16,16687
81104b98:	81104bd0 	cmplti	r4,r16,16687
81104b9c:	81104bd8 	cmpnei	r4,r16,16687
			case 'A':
				pTranAddr = (alt_u32 *)TRAN_A_BASE;
81104ba0:	e03ffc15 	stw	zero,-16(fp)
			break;
81104ba4:	00000e06 	br	81104be0 <TRAN_WRITE_REG32+0xac>
			case 'B':
				pTranAddr = (alt_u32 *)TRAN_B_BASE;
81104ba8:	e03ffc15 	stw	zero,-16(fp)
			break;
81104bac:	00000c06 	br	81104be0 <TRAN_WRITE_REG32+0xac>
			case 'C':
				pTranAddr = (alt_u32 *)TRAN_C_BASE;
81104bb0:	e03ffc15 	stw	zero,-16(fp)
			break;
81104bb4:	00000a06 	br	81104be0 <TRAN_WRITE_REG32+0xac>
			case 'D':
				pTranAddr = (alt_u32 *)TRAN_D_BASE;
81104bb8:	e03ffc15 	stw	zero,-16(fp)
			break;
81104bbc:	00000806 	br	81104be0 <TRAN_WRITE_REG32+0xac>
			case 'E':
				pTranAddr = (alt_u32 *)TRAN_E_BASE;
81104bc0:	e03ffc15 	stw	zero,-16(fp)
			break;
81104bc4:	00000606 	br	81104be0 <TRAN_WRITE_REG32+0xac>
			case 'F':
				pTranAddr = (alt_u32 *)TRAN_F_BASE;
81104bc8:	e03ffc15 	stw	zero,-16(fp)
			break;
81104bcc:	00000406 	br	81104be0 <TRAN_WRITE_REG32+0xac>
			case 'G':
				pTranAddr = (alt_u32 *)TRAN_G_BASE;
81104bd0:	e03ffc15 	stw	zero,-16(fp)
			break;
81104bd4:	00000206 	br	81104be0 <TRAN_WRITE_REG32+0xac>
			case 'H':
				pTranAddr = (alt_u32 *)TRAN_H_BASE;
81104bd8:	e03ffc15 	stw	zero,-16(fp)
			break;
81104bdc:	0001883a 	nop
		}
		*(pTranAddr + (alt_u32)RegisterOffset) = (alt_u32) RegisterValue;
81104be0:	e0bffe03 	ldbu	r2,-8(fp)
81104be4:	1085883a 	add	r2,r2,r2
81104be8:	1085883a 	add	r2,r2,r2
81104bec:	1007883a 	mov	r3,r2
81104bf0:	e0bffc17 	ldw	r2,-16(fp)
81104bf4:	10c5883a 	add	r2,r2,r3
81104bf8:	e0ffff17 	ldw	r3,-4(fp)
81104bfc:	10c00015 	stw	r3,0(r2)
	}
81104c00:	0001883a 	nop
81104c04:	e037883a 	mov	sp,fp
81104c08:	df000017 	ldw	fp,0(sp)
81104c0c:	dec00104 	addi	sp,sp,4
81104c10:	f800283a 	ret

81104c14 <TRAN_READ_REG32>:

	alt_u32 TRAN_READ_REG32(char c_SpwID, alt_u8 RegisterOffset){
81104c14:	defffb04 	addi	sp,sp,-20
81104c18:	df000415 	stw	fp,16(sp)
81104c1c:	df000404 	addi	fp,sp,16
81104c20:	2007883a 	mov	r3,r4
81104c24:	2805883a 	mov	r2,r5
81104c28:	e0fffe05 	stb	r3,-8(fp)
81104c2c:	e0bfff05 	stb	r2,-4(fp)
		alt_u32 RegisterValue = 0;
81104c30:	e03ffd15 	stw	zero,-12(fp)
		alt_u32 *pTranAddr = (alt_u32 *)TRAN_A_BASE;
81104c34:	e03ffc15 	stw	zero,-16(fp)
		switch (c_SpwID) {
81104c38:	e0bffe07 	ldb	r2,-8(fp)
81104c3c:	10bfefc4 	addi	r2,r2,-65
81104c40:	10c00228 	cmpgeui	r3,r2,8
81104c44:	18001e1e 	bne	r3,zero,81104cc0 <TRAN_READ_REG32+0xac>
81104c48:	100690ba 	slli	r3,r2,2
81104c4c:	00a04434 	movhi	r2,33040
81104c50:	10931804 	addi	r2,r2,19552
81104c54:	1885883a 	add	r2,r3,r2
81104c58:	10800017 	ldw	r2,0(r2)
81104c5c:	1000683a 	jmp	r2
81104c60:	81104c80 	call	881104c8 <__reset+0x20f04c8>
81104c64:	81104c88 	cmpgei	r4,r16,16690
81104c68:	81104c90 	cmplti	r4,r16,16690
81104c6c:	81104c98 	cmpnei	r4,r16,16690
81104c70:	81104ca0 	cmpeqi	r4,r16,16690
81104c74:	81104ca8 	cmpgeui	r4,r16,16690
81104c78:	81104cb0 	cmpltui	r4,r16,16690
81104c7c:	81104cb8 	rdprs	r4,r16,16690
			case 'A':
				pTranAddr = (alt_u32 *)TRAN_A_BASE;
81104c80:	e03ffc15 	stw	zero,-16(fp)
			break;
81104c84:	00000e06 	br	81104cc0 <TRAN_READ_REG32+0xac>
			case 'B':
				pTranAddr = (alt_u32 *)TRAN_B_BASE;
81104c88:	e03ffc15 	stw	zero,-16(fp)
			break;
81104c8c:	00000c06 	br	81104cc0 <TRAN_READ_REG32+0xac>
			case 'C':
				pTranAddr = (alt_u32 *)TRAN_C_BASE;
81104c90:	e03ffc15 	stw	zero,-16(fp)
			break;
81104c94:	00000a06 	br	81104cc0 <TRAN_READ_REG32+0xac>
			case 'D':
				pTranAddr = (alt_u32 *)TRAN_D_BASE;
81104c98:	e03ffc15 	stw	zero,-16(fp)
			break;
81104c9c:	00000806 	br	81104cc0 <TRAN_READ_REG32+0xac>
			case 'E':
				pTranAddr = (alt_u32 *)TRAN_E_BASE;
81104ca0:	e03ffc15 	stw	zero,-16(fp)
			break;
81104ca4:	00000606 	br	81104cc0 <TRAN_READ_REG32+0xac>
			case 'F':
				pTranAddr = (alt_u32 *)TRAN_F_BASE;
81104ca8:	e03ffc15 	stw	zero,-16(fp)
			break;
81104cac:	00000406 	br	81104cc0 <TRAN_READ_REG32+0xac>
			case 'G':
				pTranAddr = (alt_u32 *)TRAN_G_BASE;
81104cb0:	e03ffc15 	stw	zero,-16(fp)
			break;
81104cb4:	00000206 	br	81104cc0 <TRAN_READ_REG32+0xac>
			case 'H':
				pTranAddr = (alt_u32 *)TRAN_H_BASE;
81104cb8:	e03ffc15 	stw	zero,-16(fp)
			break;
81104cbc:	0001883a 	nop
		}
		RegisterValue = *(pTranAddr + (alt_u32)RegisterOffset);
81104cc0:	e0bfff03 	ldbu	r2,-4(fp)
81104cc4:	1085883a 	add	r2,r2,r2
81104cc8:	1085883a 	add	r2,r2,r2
81104ccc:	1007883a 	mov	r3,r2
81104cd0:	e0bffc17 	ldw	r2,-16(fp)
81104cd4:	10c5883a 	add	r2,r2,r3
81104cd8:	10800017 	ldw	r2,0(r2)
81104cdc:	e0bffd15 	stw	r2,-12(fp)
		return RegisterValue;
81104ce0:	e0bffd17 	ldw	r2,-12(fp)
	}
81104ce4:	e037883a 	mov	sp,fp
81104ce8:	df000017 	ldw	fp,0(sp)
81104cec:	dec00104 	addi	sp,sp,4
81104cf0:	f800283a 	ret

81104cf4 <b_Transparent_Interface_Write_Register>:

	bool b_Transparent_Interface_Write_Register(char c_SpwID, alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
81104cf4:	defffa04 	addi	sp,sp,-24
81104cf8:	dfc00515 	stw	ra,20(sp)
81104cfc:	df000415 	stw	fp,16(sp)
81104d00:	df000404 	addi	fp,sp,16
81104d04:	2007883a 	mov	r3,r4
81104d08:	2805883a 	mov	r2,r5
81104d0c:	e1bfff15 	stw	r6,-4(fp)
81104d10:	e0fffd05 	stb	r3,-12(fp)
81104d14:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81104d18:	e03ffc15 	stw	zero,-16(fp)

		if (uc_RegisterAddress <= 0x02) {
81104d1c:	e0bffe03 	ldbu	r2,-8(fp)
81104d20:	108000e8 	cmpgeui	r2,r2,3
81104d24:	1000081e 	bne	r2,zero,81104d48 <b_Transparent_Interface_Write_Register+0x54>
			TRAN_WRITE_REG32(c_SpwID, uc_RegisterAddress, ul_RegisterValue);
81104d28:	e0bffd07 	ldb	r2,-12(fp)
81104d2c:	e0fffe03 	ldbu	r3,-8(fp)
81104d30:	e1bfff17 	ldw	r6,-4(fp)
81104d34:	180b883a 	mov	r5,r3
81104d38:	1009883a 	mov	r4,r2
81104d3c:	1104b340 	call	81104b34 <TRAN_WRITE_REG32>
			bSuccess = TRUE;
81104d40:	00800044 	movi	r2,1
81104d44:	e0bffc15 	stw	r2,-16(fp)
		}

		return bSuccess;
81104d48:	e0bffc17 	ldw	r2,-16(fp)
	}
81104d4c:	e037883a 	mov	sp,fp
81104d50:	dfc00117 	ldw	ra,4(sp)
81104d54:	df000017 	ldw	fp,0(sp)
81104d58:	dec00204 	addi	sp,sp,8
81104d5c:	f800283a 	ret

81104d60 <ul_Transparent_Interface_Read_Register>:

	alt_u32 ul_Transparent_Interface_Read_Register(char c_SpwID, alt_u8 uc_RegisterAddress){
81104d60:	defffb04 	addi	sp,sp,-20
81104d64:	dfc00415 	stw	ra,16(sp)
81104d68:	df000315 	stw	fp,12(sp)
81104d6c:	df000304 	addi	fp,sp,12
81104d70:	2007883a 	mov	r3,r4
81104d74:	2805883a 	mov	r2,r5
81104d78:	e0fffe05 	stb	r3,-8(fp)
81104d7c:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_RegisterValue = 0;
81104d80:	e03ffd15 	stw	zero,-12(fp)

		if (uc_RegisterAddress <= 0x02) {
81104d84:	e0bfff03 	ldbu	r2,-4(fp)
81104d88:	108000e8 	cmpgeui	r2,r2,3
81104d8c:	1000061e 	bne	r2,zero,81104da8 <ul_Transparent_Interface_Read_Register+0x48>
			ul_RegisterValue = TRAN_READ_REG32(c_SpwID, uc_RegisterAddress);
81104d90:	e0bffe07 	ldb	r2,-8(fp)
81104d94:	e0ffff03 	ldbu	r3,-4(fp)
81104d98:	180b883a 	mov	r5,r3
81104d9c:	1009883a 	mov	r4,r2
81104da0:	1104c140 	call	81104c14 <TRAN_READ_REG32>
81104da4:	e0bffd15 	stw	r2,-12(fp)
		}

		return ul_RegisterValue;
81104da8:	e0bffd17 	ldw	r2,-12(fp)
	}
81104dac:	e037883a 	mov	sp,fp
81104db0:	dfc00117 	ldw	ra,4(sp)
81104db4:	df000017 	ldw	fp,0(sp)
81104db8:	dec00204 	addi	sp,sp,8
81104dbc:	f800283a 	ret

81104dc0 <v_Transparent_Interface_Enable_Control>:

	bool v_Transparent_Interface_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_EnableMask){
81104dc0:	defff804 	addi	sp,sp,-32
81104dc4:	dfc00715 	stw	ra,28(sp)
81104dc8:	df000615 	stw	fp,24(sp)
81104dcc:	df000604 	addi	fp,sp,24
81104dd0:	2007883a 	mov	r3,r4
81104dd4:	2805883a 	mov	r2,r5
81104dd8:	e1bfff15 	stw	r6,-4(fp)
81104ddc:	e0fffd05 	stb	r3,-12(fp)
81104de0:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81104de4:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ENABLE_CONTROL_BIT_MASK | TRAN_INTERFACE_RX_ENABLE_CONTROL_BIT_MASK | TRAN_INTERFACE_TX_ENABLE_CONTROL_BIT_MASK;
81104de8:	0081c004 	movi	r2,1792
81104dec:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81104df0:	d0a03304 	addi	r2,gp,-32564
81104df4:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81104df8:	e0bffd07 	ldb	r2,-12(fp)
81104dfc:	10bfefc4 	addi	r2,r2,-65
81104e00:	10c00228 	cmpgeui	r3,r2,8
81104e04:	1800361e 	bne	r3,zero,81104ee0 <v_Transparent_Interface_Enable_Control+0x120>
81104e08:	100690ba 	slli	r3,r2,2
81104e0c:	00a04434 	movhi	r2,33040
81104e10:	10938804 	addi	r2,r2,20000
81104e14:	1885883a 	add	r2,r3,r2
81104e18:	10800017 	ldw	r2,0(r2)
81104e1c:	1000683a 	jmp	r2
81104e20:	81104e40 	call	881104e4 <__reset+0x20f04e4>
81104e24:	81104e54 	ori	r4,r16,16697
81104e28:	81104e68 	cmpgeui	r4,r16,16697
81104e2c:	81104e7c 	xorhi	r4,r16,16697
81104e30:	81104e90 	cmplti	r4,r16,16698
81104e34:	81104ea4 	muli	r4,r16,16698
81104e38:	81104eb8 	rdprs	r4,r16,16698
81104e3c:	81104ecc 	andi	r4,r16,16699
			case 'A':
				ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81104e40:	d0a03304 	addi	r2,gp,-32564
81104e44:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104e48:	00800044 	movi	r2,1
81104e4c:	e0bffa15 	stw	r2,-24(fp)
			break;
81104e50:	00002306 	br	81104ee0 <v_Transparent_Interface_Enable_Control+0x120>
			case 'B':
				ul_tran_interface_control_status_register_value = &ul_tran_b_interface_control_status_register_value;
81104e54:	d0a03404 	addi	r2,gp,-32560
81104e58:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104e5c:	00800044 	movi	r2,1
81104e60:	e0bffa15 	stw	r2,-24(fp)
			break;
81104e64:	00001e06 	br	81104ee0 <v_Transparent_Interface_Enable_Control+0x120>
			case 'C':
				ul_tran_interface_control_status_register_value = &ul_tran_c_interface_control_status_register_value;
81104e68:	d0a03504 	addi	r2,gp,-32556
81104e6c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104e70:	00800044 	movi	r2,1
81104e74:	e0bffa15 	stw	r2,-24(fp)
			break;
81104e78:	00001906 	br	81104ee0 <v_Transparent_Interface_Enable_Control+0x120>
			case 'D':
				ul_tran_interface_control_status_register_value = &ul_tran_d_interface_control_status_register_value;
81104e7c:	d0a03604 	addi	r2,gp,-32552
81104e80:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104e84:	00800044 	movi	r2,1
81104e88:	e0bffa15 	stw	r2,-24(fp)
			break;
81104e8c:	00001406 	br	81104ee0 <v_Transparent_Interface_Enable_Control+0x120>
			case 'E':
				ul_tran_interface_control_status_register_value = &ul_tran_e_interface_control_status_register_value;
81104e90:	d0a03704 	addi	r2,gp,-32548
81104e94:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104e98:	00800044 	movi	r2,1
81104e9c:	e0bffa15 	stw	r2,-24(fp)
			break;
81104ea0:	00000f06 	br	81104ee0 <v_Transparent_Interface_Enable_Control+0x120>
			case 'F':
				ul_tran_interface_control_status_register_value = &ul_tran_f_interface_control_status_register_value;
81104ea4:	d0a03804 	addi	r2,gp,-32544
81104ea8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104eac:	00800044 	movi	r2,1
81104eb0:	e0bffa15 	stw	r2,-24(fp)
			break;
81104eb4:	00000a06 	br	81104ee0 <v_Transparent_Interface_Enable_Control+0x120>
			case 'G':
				ul_tran_interface_control_status_register_value = &ul_tran_g_interface_control_status_register_value;
81104eb8:	d0a03904 	addi	r2,gp,-32540
81104ebc:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104ec0:	00800044 	movi	r2,1
81104ec4:	e0bffa15 	stw	r2,-24(fp)
			break;
81104ec8:	00000506 	br	81104ee0 <v_Transparent_Interface_Enable_Control+0x120>
			case 'H':
				ul_tran_interface_control_status_register_value = &ul_tran_h_interface_control_status_register_value;
81104ecc:	d0a03a04 	addi	r2,gp,-32536
81104ed0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104ed4:	00800044 	movi	r2,1
81104ed8:	e0bffa15 	stw	r2,-24(fp)
			break;
81104edc:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_tran_mask) != 0)){
81104ee0:	e0bffa17 	ldw	r2,-24(fp)
81104ee4:	10800058 	cmpnei	r2,r2,1
81104ee8:	10002b1e 	bne	r2,zero,81104f98 <v_Transparent_Interface_Enable_Control+0x1d8>
81104eec:	e0ffff17 	ldw	r3,-4(fp)
81104ef0:	e0bffc17 	ldw	r2,-16(fp)
81104ef4:	1884703a 	and	r2,r3,r2
81104ef8:	10002726 	beq	r2,zero,81104f98 <v_Transparent_Interface_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
81104efc:	e0bffe03 	ldbu	r2,-8(fp)
81104f00:	10000326 	beq	r2,zero,81104f10 <v_Transparent_Interface_Enable_Control+0x150>
81104f04:	10800060 	cmpeqi	r2,r2,1
81104f08:	1000121e 	bne	r2,zero,81104f54 <v_Transparent_Interface_Enable_Control+0x194>
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81104f0c:	00002306 	br	81104f9c <v_Transparent_Interface_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_tran_mask) != 0)){
			switch (uc_RegisterOperation){
			
				case TRAN_REG_CLEAR:
					*ul_tran_interface_control_status_register_value &= ~ul_EnableMask;
81104f10:	e0bffb17 	ldw	r2,-20(fp)
81104f14:	10c00017 	ldw	r3,0(r2)
81104f18:	e0bfff17 	ldw	r2,-4(fp)
81104f1c:	0084303a 	nor	r2,zero,r2
81104f20:	1886703a 	and	r3,r3,r2
81104f24:	e0bffb17 	ldw	r2,-20(fp)
81104f28:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81104f2c:	e0fffd07 	ldb	r3,-12(fp)
81104f30:	e0bffb17 	ldw	r2,-20(fp)
81104f34:	10800017 	ldw	r2,0(r2)
81104f38:	100d883a 	mov	r6,r2
81104f3c:	01400804 	movi	r5,32
81104f40:	1809883a 	mov	r4,r3
81104f44:	1104b340 	call	81104b34 <TRAN_WRITE_REG32>
					bSuccess = TRUE;
81104f48:	00800044 	movi	r2,1
81104f4c:	e0bffa15 	stw	r2,-24(fp)
				break;
81104f50:	00001006 	br	81104f94 <v_Transparent_Interface_Enable_Control+0x1d4>

				case TRAN_REG_SET:
					*ul_tran_interface_control_status_register_value |= ul_EnableMask;
81104f54:	e0bffb17 	ldw	r2,-20(fp)
81104f58:	10c00017 	ldw	r3,0(r2)
81104f5c:	e0bfff17 	ldw	r2,-4(fp)
81104f60:	1886b03a 	or	r3,r3,r2
81104f64:	e0bffb17 	ldw	r2,-20(fp)
81104f68:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81104f6c:	e0fffd07 	ldb	r3,-12(fp)
81104f70:	e0bffb17 	ldw	r2,-20(fp)
81104f74:	10800017 	ldw	r2,0(r2)
81104f78:	100d883a 	mov	r6,r2
81104f7c:	01400804 	movi	r5,32
81104f80:	1809883a 	mov	r4,r3
81104f84:	1104b340 	call	81104b34 <TRAN_WRITE_REG32>
					bSuccess = TRUE;
81104f88:	00800044 	movi	r2,1
81104f8c:	e0bffa15 	stw	r2,-24(fp)
				break;
81104f90:	0001883a 	nop

			}
		} else {
81104f94:	00000106 	br	81104f9c <v_Transparent_Interface_Enable_Control+0x1dc>
			bSuccess = FALSE;
81104f98:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81104f9c:	e0bffa17 	ldw	r2,-24(fp)
	}
81104fa0:	e037883a 	mov	sp,fp
81104fa4:	dfc00117 	ldw	ra,4(sp)
81104fa8:	df000017 	ldw	fp,0(sp)
81104fac:	dec00204 	addi	sp,sp,8
81104fb0:	f800283a 	ret

81104fb4 <v_Transparent_Interface_Interrupts_Enable_Control>:

	bool v_Transparent_Interface_Interrupts_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_InterruptMask){
81104fb4:	defff804 	addi	sp,sp,-32
81104fb8:	dfc00715 	stw	ra,28(sp)
81104fbc:	df000615 	stw	fp,24(sp)
81104fc0:	df000604 	addi	fp,sp,24
81104fc4:	2007883a 	mov	r3,r4
81104fc8:	2805883a 	mov	r2,r5
81104fcc:	e1bfff15 	stw	r6,-4(fp)
81104fd0:	e0fffd05 	stb	r3,-12(fp)
81104fd4:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81104fd8:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ERROR_INTERRUPT_ENABLE_BIT_MASK | TRAN_DATA_RECEIVED_INTERRUPT_ENABLE_BIT_MASK | TRAN_RX_FIFO_FULL_INTERRUPT_ENABLE_BIT_MASK | TRAN_TX_FIFO_EMPTY_INTERRUPT_ENABLE_BIT_MASK;
81104fdc:	00803c04 	movi	r2,240
81104fe0:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81104fe4:	d0a03304 	addi	r2,gp,-32564
81104fe8:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81104fec:	e0bffd07 	ldb	r2,-12(fp)
81104ff0:	10bfefc4 	addi	r2,r2,-65
81104ff4:	10c00228 	cmpgeui	r3,r2,8
81104ff8:	1800361e 	bne	r3,zero,811050d4 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
81104ffc:	100690ba 	slli	r3,r2,2
81105000:	00a04434 	movhi	r2,33040
81105004:	10940504 	addi	r2,r2,20500
81105008:	1885883a 	add	r2,r3,r2
8110500c:	10800017 	ldw	r2,0(r2)
81105010:	1000683a 	jmp	r2
81105014:	81105034 	orhi	r4,r16,16704
81105018:	81105048 	cmpgei	r4,r16,16705
8110501c:	8110505c 	xori	r4,r16,16705
81105020:	81105070 	cmpltui	r4,r16,16705
81105024:	81105084 	addi	r4,r16,16706
81105028:	81105098 	cmpnei	r4,r16,16706
8110502c:	811050ac 	andhi	r4,r16,16706
81105030:	811050c0 	call	8811050c <__reset+0x20f050c>
			case 'A':
				ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81105034:	d0a03304 	addi	r2,gp,-32564
81105038:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110503c:	00800044 	movi	r2,1
81105040:	e0bffa15 	stw	r2,-24(fp)
			break;
81105044:	00002306 	br	811050d4 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'B':
				ul_tran_interface_control_status_register_value = &ul_tran_b_interface_control_status_register_value;
81105048:	d0a03404 	addi	r2,gp,-32560
8110504c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81105050:	00800044 	movi	r2,1
81105054:	e0bffa15 	stw	r2,-24(fp)
			break;
81105058:	00001e06 	br	811050d4 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'C':
				ul_tran_interface_control_status_register_value = &ul_tran_c_interface_control_status_register_value;
8110505c:	d0a03504 	addi	r2,gp,-32556
81105060:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81105064:	00800044 	movi	r2,1
81105068:	e0bffa15 	stw	r2,-24(fp)
			break;
8110506c:	00001906 	br	811050d4 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'D':
				ul_tran_interface_control_status_register_value = &ul_tran_d_interface_control_status_register_value;
81105070:	d0a03604 	addi	r2,gp,-32552
81105074:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81105078:	00800044 	movi	r2,1
8110507c:	e0bffa15 	stw	r2,-24(fp)
			break;
81105080:	00001406 	br	811050d4 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'E':
				ul_tran_interface_control_status_register_value = &ul_tran_e_interface_control_status_register_value;
81105084:	d0a03704 	addi	r2,gp,-32548
81105088:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110508c:	00800044 	movi	r2,1
81105090:	e0bffa15 	stw	r2,-24(fp)
			break;
81105094:	00000f06 	br	811050d4 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'F':
				ul_tran_interface_control_status_register_value = &ul_tran_f_interface_control_status_register_value;
81105098:	d0a03804 	addi	r2,gp,-32544
8110509c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811050a0:	00800044 	movi	r2,1
811050a4:	e0bffa15 	stw	r2,-24(fp)
			break;
811050a8:	00000a06 	br	811050d4 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'G':
				ul_tran_interface_control_status_register_value = &ul_tran_g_interface_control_status_register_value;
811050ac:	d0a03904 	addi	r2,gp,-32540
811050b0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811050b4:	00800044 	movi	r2,1
811050b8:	e0bffa15 	stw	r2,-24(fp)
			break;
811050bc:	00000506 	br	811050d4 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'H':
				ul_tran_interface_control_status_register_value = &ul_tran_h_interface_control_status_register_value;
811050c0:	d0a03a04 	addi	r2,gp,-32536
811050c4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811050c8:	00800044 	movi	r2,1
811050cc:	e0bffa15 	stw	r2,-24(fp)
			break;
811050d0:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_tran_mask) != 0)){
811050d4:	e0bffa17 	ldw	r2,-24(fp)
811050d8:	10800058 	cmpnei	r2,r2,1
811050dc:	10002b1e 	bne	r2,zero,8110518c <v_Transparent_Interface_Interrupts_Enable_Control+0x1d8>
811050e0:	e0ffff17 	ldw	r3,-4(fp)
811050e4:	e0bffc17 	ldw	r2,-16(fp)
811050e8:	1884703a 	and	r2,r3,r2
811050ec:	10002726 	beq	r2,zero,8110518c <v_Transparent_Interface_Interrupts_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
811050f0:	e0bffe03 	ldbu	r2,-8(fp)
811050f4:	10000326 	beq	r2,zero,81105104 <v_Transparent_Interface_Interrupts_Enable_Control+0x150>
811050f8:	10800060 	cmpeqi	r2,r2,1
811050fc:	1000121e 	bne	r2,zero,81105148 <v_Transparent_Interface_Interrupts_Enable_Control+0x194>
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81105100:	00002306 	br	81105190 <v_Transparent_Interface_Interrupts_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_tran_mask) != 0)){
			switch (uc_RegisterOperation){

				case TRAN_REG_CLEAR:
					*ul_tran_interface_control_status_register_value &= ~ul_InterruptMask;
81105104:	e0bffb17 	ldw	r2,-20(fp)
81105108:	10c00017 	ldw	r3,0(r2)
8110510c:	e0bfff17 	ldw	r2,-4(fp)
81105110:	0084303a 	nor	r2,zero,r2
81105114:	1886703a 	and	r3,r3,r2
81105118:	e0bffb17 	ldw	r2,-20(fp)
8110511c:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81105120:	e0fffd07 	ldb	r3,-12(fp)
81105124:	e0bffb17 	ldw	r2,-20(fp)
81105128:	10800017 	ldw	r2,0(r2)
8110512c:	100d883a 	mov	r6,r2
81105130:	01400804 	movi	r5,32
81105134:	1809883a 	mov	r4,r3
81105138:	1104b340 	call	81104b34 <TRAN_WRITE_REG32>
					bSuccess = TRUE;
8110513c:	00800044 	movi	r2,1
81105140:	e0bffa15 	stw	r2,-24(fp)
				break;
81105144:	00001006 	br	81105188 <v_Transparent_Interface_Interrupts_Enable_Control+0x1d4>

				case TRAN_REG_SET:
					*ul_tran_interface_control_status_register_value |= ul_InterruptMask;
81105148:	e0bffb17 	ldw	r2,-20(fp)
8110514c:	10c00017 	ldw	r3,0(r2)
81105150:	e0bfff17 	ldw	r2,-4(fp)
81105154:	1886b03a 	or	r3,r3,r2
81105158:	e0bffb17 	ldw	r2,-20(fp)
8110515c:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81105160:	e0fffd07 	ldb	r3,-12(fp)
81105164:	e0bffb17 	ldw	r2,-20(fp)
81105168:	10800017 	ldw	r2,0(r2)
8110516c:	100d883a 	mov	r6,r2
81105170:	01400804 	movi	r5,32
81105174:	1809883a 	mov	r4,r3
81105178:	1104b340 	call	81104b34 <TRAN_WRITE_REG32>
					bSuccess = TRUE;
8110517c:	00800044 	movi	r2,1
81105180:	e0bffa15 	stw	r2,-24(fp)
				break;
81105184:	0001883a 	nop

			}
		} else {
81105188:	00000106 	br	81105190 <v_Transparent_Interface_Interrupts_Enable_Control+0x1dc>
			bSuccess = FALSE;
8110518c:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81105190:	e0bffa17 	ldw	r2,-24(fp)
	}
81105194:	e037883a 	mov	sp,fp
81105198:	dfc00117 	ldw	ra,4(sp)
8110519c:	df000017 	ldw	fp,0(sp)
811051a0:	dec00204 	addi	sp,sp,8
811051a4:	f800283a 	ret

811051a8 <ul_Transparent_Interface_Interrupts_Flags_Read>:

	alt_u32 ul_Transparent_Interface_Interrupts_Flags_Read(char c_SpwID){
811051a8:	defffb04 	addi	sp,sp,-20
811051ac:	dfc00415 	stw	ra,16(sp)
811051b0:	df000315 	stw	fp,12(sp)
811051b4:	df000304 	addi	fp,sp,12
811051b8:	2005883a 	mov	r2,r4
811051bc:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ERROR_INTERRUPT_FLAG_MASK | TRAN_DATA_RECEIVED_INTERRUPT_FLAG_MASK | TRAN_RX_FIFO_FULL_INTERRUPT_FLAG_MASK | TRAN_TX_FIFO_EMPTY_INTERRUPT_FLAG_MASK;
811051c0:	008003c4 	movi	r2,15
811051c4:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_tran_interrupts_flags_value = TRAN_READ_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS) & ul_tran_mask;
811051c8:	e0bfff07 	ldb	r2,-4(fp)
811051cc:	01400804 	movi	r5,32
811051d0:	1009883a 	mov	r4,r2
811051d4:	1104c140 	call	81104c14 <TRAN_READ_REG32>
811051d8:	1007883a 	mov	r3,r2
811051dc:	e0bffd17 	ldw	r2,-12(fp)
811051e0:	1884703a 	and	r2,r3,r2
811051e4:	e0bffe15 	stw	r2,-8(fp)

		return ul_tran_interrupts_flags_value;
811051e8:	e0bffe17 	ldw	r2,-8(fp)
	}
811051ec:	e037883a 	mov	sp,fp
811051f0:	dfc00117 	ldw	ra,4(sp)
811051f4:	df000017 	ldw	fp,0(sp)
811051f8:	dec00204 	addi	sp,sp,8
811051fc:	f800283a 	ret

81105200 <v_Transparent_Interface_Interrupts_Flags_Clear>:

	void v_Transparent_Interface_Interrupts_Flags_Clear(char c_SpwID, alt_u32 ul_InterruptMask){
81105200:	defff904 	addi	sp,sp,-28
81105204:	dfc00615 	stw	ra,24(sp)
81105208:	df000515 	stw	fp,20(sp)
8110520c:	df000504 	addi	fp,sp,20
81105210:	2005883a 	mov	r2,r4
81105214:	e17fff15 	stw	r5,-4(fp)
81105218:	e0bffe05 	stb	r2,-8(fp)
		bool bSuccess = FALSE;
8110521c:	e03ffb15 	stw	zero,-20(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ERROR_INTERRUPT_FLAG_MASK | TRAN_DATA_RECEIVED_INTERRUPT_FLAG_MASK | TRAN_RX_FIFO_FULL_INTERRUPT_FLAG_MASK | TRAN_TX_FIFO_EMPTY_INTERRUPT_FLAG_MASK;
81105220:	008003c4 	movi	r2,15
81105224:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 *ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81105228:	d0a03304 	addi	r2,gp,-32564
8110522c:	e0bffc15 	stw	r2,-16(fp)
		switch (c_SpwID) {
81105230:	e0bffe07 	ldb	r2,-8(fp)
81105234:	10bfefc4 	addi	r2,r2,-65
81105238:	10c00228 	cmpgeui	r3,r2,8
8110523c:	1800361e 	bne	r3,zero,81105318 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
81105240:	100690ba 	slli	r3,r2,2
81105244:	00a04434 	movhi	r2,33040
81105248:	10949604 	addi	r2,r2,21080
8110524c:	1885883a 	add	r2,r3,r2
81105250:	10800017 	ldw	r2,0(r2)
81105254:	1000683a 	jmp	r2
81105258:	81105278 	rdprs	r4,r16,16713
8110525c:	8110528c 	andi	r4,r16,16714
81105260:	811052a0 	cmpeqi	r4,r16,16714
81105264:	811052b4 	orhi	r4,r16,16714
81105268:	811052c8 	cmpgei	r4,r16,16715
8110526c:	811052dc 	xori	r4,r16,16715
81105270:	811052f0 	cmpltui	r4,r16,16715
81105274:	81105304 	addi	r4,r16,16716
			case 'A':
				ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81105278:	d0a03304 	addi	r2,gp,-32564
8110527c:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81105280:	00800044 	movi	r2,1
81105284:	e0bffb15 	stw	r2,-20(fp)
			break;
81105288:	00002306 	br	81105318 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'B':
				ul_tran_interface_control_status_register_value = &ul_tran_b_interface_control_status_register_value;
8110528c:	d0a03404 	addi	r2,gp,-32560
81105290:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81105294:	00800044 	movi	r2,1
81105298:	e0bffb15 	stw	r2,-20(fp)
			break;
8110529c:	00001e06 	br	81105318 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'C':
				ul_tran_interface_control_status_register_value = &ul_tran_c_interface_control_status_register_value;
811052a0:	d0a03504 	addi	r2,gp,-32556
811052a4:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811052a8:	00800044 	movi	r2,1
811052ac:	e0bffb15 	stw	r2,-20(fp)
			break;
811052b0:	00001906 	br	81105318 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'D':
				ul_tran_interface_control_status_register_value = &ul_tran_d_interface_control_status_register_value;
811052b4:	d0a03604 	addi	r2,gp,-32552
811052b8:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811052bc:	00800044 	movi	r2,1
811052c0:	e0bffb15 	stw	r2,-20(fp)
			break;
811052c4:	00001406 	br	81105318 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'E':
				ul_tran_interface_control_status_register_value = &ul_tran_e_interface_control_status_register_value;
811052c8:	d0a03704 	addi	r2,gp,-32548
811052cc:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811052d0:	00800044 	movi	r2,1
811052d4:	e0bffb15 	stw	r2,-20(fp)
			break;
811052d8:	00000f06 	br	81105318 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'F':
				ul_tran_interface_control_status_register_value = &ul_tran_f_interface_control_status_register_value;
811052dc:	d0a03804 	addi	r2,gp,-32544
811052e0:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811052e4:	00800044 	movi	r2,1
811052e8:	e0bffb15 	stw	r2,-20(fp)
			break;
811052ec:	00000a06 	br	81105318 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'G':
				ul_tran_interface_control_status_register_value = &ul_tran_g_interface_control_status_register_value;
811052f0:	d0a03904 	addi	r2,gp,-32540
811052f4:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811052f8:	00800044 	movi	r2,1
811052fc:	e0bffb15 	stw	r2,-20(fp)
			break;
81105300:	00000506 	br	81105318 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'H':
				ul_tran_interface_control_status_register_value = &ul_tran_h_interface_control_status_register_value;
81105304:	d0a03a04 	addi	r2,gp,-32536
81105308:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
8110530c:	00800044 	movi	r2,1
81105310:	e0bffb15 	stw	r2,-20(fp)
			break;
81105314:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_tran_mask) != 0)){
81105318:	e0bffb17 	ldw	r2,-20(fp)
8110531c:	10800058 	cmpnei	r2,r2,1
81105320:	10000d1e 	bne	r2,zero,81105358 <v_Transparent_Interface_Interrupts_Flags_Clear+0x158>
81105324:	e0ffff17 	ldw	r3,-4(fp)
81105328:	e0bffd17 	ldw	r2,-12(fp)
8110532c:	1884703a 	and	r2,r3,r2
81105330:	10000926 	beq	r2,zero,81105358 <v_Transparent_Interface_Interrupts_Flags_Clear+0x158>
			TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, (*ul_tran_interface_control_status_register_value | ul_InterruptMask));
81105334:	e13ffe07 	ldb	r4,-8(fp)
81105338:	e0bffc17 	ldw	r2,-16(fp)
8110533c:	10c00017 	ldw	r3,0(r2)
81105340:	e0bfff17 	ldw	r2,-4(fp)
81105344:	1884b03a 	or	r2,r3,r2
81105348:	100d883a 	mov	r6,r2
8110534c:	01400804 	movi	r5,32
81105350:	1104b340 	call	81104b34 <TRAN_WRITE_REG32>
81105354:	00000106 	br	8110535c <v_Transparent_Interface_Interrupts_Flags_Clear+0x15c>
		} else {
			bSuccess = FALSE;
81105358:	e03ffb15 	stw	zero,-20(fp)
		}
	}
8110535c:	0001883a 	nop
81105360:	e037883a 	mov	sp,fp
81105364:	dfc00117 	ldw	ra,4(sp)
81105368:	df000017 	ldw	fp,0(sp)
8110536c:	dec00204 	addi	sp,sp,8
81105370:	f800283a 	ret

81105374 <v_Transparent_Interface_RX_FIFO_Reset>:

	void v_Transparent_Interface_RX_FIFO_Reset(char c_SpwID){
81105374:	defffd04 	addi	sp,sp,-12
81105378:	dfc00215 	stw	ra,8(sp)
8110537c:	df000115 	stw	fp,4(sp)
81105380:	df000104 	addi	fp,sp,4
81105384:	2005883a 	mov	r2,r4
81105388:	e0bfff05 	stb	r2,-4(fp)

		TRAN_WRITE_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS, (alt_u32)TRAN_RX_FIFO_RESET_CONTROL_BIT_MASK);
8110538c:	e0bfff07 	ldb	r2,-4(fp)
81105390:	01800104 	movi	r6,4
81105394:	01400844 	movi	r5,33
81105398:	1009883a 	mov	r4,r2
8110539c:	1104b340 	call	81104b34 <TRAN_WRITE_REG32>

	}
811053a0:	0001883a 	nop
811053a4:	e037883a 	mov	sp,fp
811053a8:	dfc00117 	ldw	ra,4(sp)
811053ac:	df000017 	ldw	fp,0(sp)
811053b0:	dec00204 	addi	sp,sp,8
811053b4:	f800283a 	ret

811053b8 <ul_Transparent_Interface_RX_FIFO_Status_Read>:

	alt_u32 ul_Transparent_Interface_RX_FIFO_Status_Read(char c_SpwID){
811053b8:	defffb04 	addi	sp,sp,-20
811053bc:	dfc00415 	stw	ra,16(sp)
811053c0:	df000315 	stw	fp,12(sp)
811053c4:	df000304 	addi	fp,sp,12
811053c8:	2005883a 	mov	r2,r4
811053cc:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_tran_mask = TRAN_RX_FIFO_USED_SPACE_VALUE_MASK | TRAN_RX_FIFO_EMPTY_STATUS_BIT_MASK | TRAN_RX_FIFO_FULL_STATUS_BIT_MASK;
811053d0:	0081fec4 	movi	r2,2043
811053d4:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_tran_rx_fifo_status_value = TRAN_READ_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS) & ul_tran_mask;
811053d8:	e0bfff07 	ldb	r2,-4(fp)
811053dc:	01400844 	movi	r5,33
811053e0:	1009883a 	mov	r4,r2
811053e4:	1104c140 	call	81104c14 <TRAN_READ_REG32>
811053e8:	1007883a 	mov	r3,r2
811053ec:	e0bffd17 	ldw	r2,-12(fp)
811053f0:	1884703a 	and	r2,r3,r2
811053f4:	e0bffe15 	stw	r2,-8(fp)

		return ul_tran_rx_fifo_status_value;
811053f8:	e0bffe17 	ldw	r2,-8(fp)
	}
811053fc:	e037883a 	mov	sp,fp
81105400:	dfc00117 	ldw	ra,4(sp)
81105404:	df000017 	ldw	fp,0(sp)
81105408:	dec00204 	addi	sp,sp,8
8110540c:	f800283a 	ret

81105410 <b_Transparent_Interface_RX_FIFO_Status_Empty>:

	bool b_Transparent_Interface_RX_FIFO_Status_Empty(char c_SpwID){
81105410:	defffc04 	addi	sp,sp,-16
81105414:	dfc00315 	stw	ra,12(sp)
81105418:	df000215 	stw	fp,8(sp)
8110541c:	df000204 	addi	fp,sp,8
81105420:	2005883a 	mov	r2,r4
81105424:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_rx_fifo_empty = FALSE;
81105428:	e03ffe15 	stw	zero,-8(fp)
		
		if (TRAN_READ_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_RX_FIFO_EMPTY_STATUS_BIT_MASK) {
8110542c:	e0bfff07 	ldb	r2,-4(fp)
81105430:	01400844 	movi	r5,33
81105434:	1009883a 	mov	r4,r2
81105438:	1104c140 	call	81104c14 <TRAN_READ_REG32>
8110543c:	1080008c 	andi	r2,r2,2
81105440:	10000226 	beq	r2,zero,8110544c <b_Transparent_Interface_RX_FIFO_Status_Empty+0x3c>
			b_rx_fifo_empty = TRUE;
81105444:	00800044 	movi	r2,1
81105448:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_rx_fifo_empty;		
8110544c:	e0bffe17 	ldw	r2,-8(fp)
	}
81105450:	e037883a 	mov	sp,fp
81105454:	dfc00117 	ldw	ra,4(sp)
81105458:	df000017 	ldw	fp,0(sp)
8110545c:	dec00204 	addi	sp,sp,8
81105460:	f800283a 	ret

81105464 <b_Transparent_Interface_RX_FIFO_Status_Full>:
	
	bool b_Transparent_Interface_RX_FIFO_Status_Full(char c_SpwID){
81105464:	defffc04 	addi	sp,sp,-16
81105468:	dfc00315 	stw	ra,12(sp)
8110546c:	df000215 	stw	fp,8(sp)
81105470:	df000204 	addi	fp,sp,8
81105474:	2005883a 	mov	r2,r4
81105478:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_rx_fifo_full = FALSE;
8110547c:	e03ffe15 	stw	zero,-8(fp)
		
		if (TRAN_READ_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_RX_FIFO_FULL_STATUS_BIT_MASK) {
81105480:	e0bfff07 	ldb	r2,-4(fp)
81105484:	01400844 	movi	r5,33
81105488:	1009883a 	mov	r4,r2
8110548c:	1104c140 	call	81104c14 <TRAN_READ_REG32>
81105490:	1080004c 	andi	r2,r2,1
81105494:	10000226 	beq	r2,zero,811054a0 <b_Transparent_Interface_RX_FIFO_Status_Full+0x3c>
			b_rx_fifo_full = TRUE;
81105498:	00800044 	movi	r2,1
8110549c:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_rx_fifo_full;
811054a0:	e0bffe17 	ldw	r2,-8(fp)
	}
811054a4:	e037883a 	mov	sp,fp
811054a8:	dfc00117 	ldw	ra,4(sp)
811054ac:	df000017 	ldw	fp,0(sp)
811054b0:	dec00204 	addi	sp,sp,8
811054b4:	f800283a 	ret

811054b8 <uc_Transparent_Interface_RX_FIFO_Status_Used>:

	alt_u8 uc_Transparent_Interface_RX_FIFO_Status_Used(char c_SpwID){
811054b8:	defffc04 	addi	sp,sp,-16
811054bc:	dfc00315 	stw	ra,12(sp)
811054c0:	df000215 	stw	fp,8(sp)
811054c4:	df000204 	addi	fp,sp,8
811054c8:	2005883a 	mov	r2,r4
811054cc:	e0bfff05 	stb	r2,-4(fp)
		
		alt_u8 uc_rx_fifo_used = 0;
811054d0:	e03ffe05 	stb	zero,-8(fp)
		
		uc_rx_fifo_used = (alt_u8)((TRAN_READ_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_RX_FIFO_USED_SPACE_VALUE_MASK) >> 3);
811054d4:	e0bfff07 	ldb	r2,-4(fp)
811054d8:	01400844 	movi	r5,33
811054dc:	1009883a 	mov	r4,r2
811054e0:	1104c140 	call	81104c14 <TRAN_READ_REG32>
811054e4:	1081fe0c 	andi	r2,r2,2040
811054e8:	1004d0fa 	srli	r2,r2,3
811054ec:	e0bffe05 	stb	r2,-8(fp)
		
		return uc_rx_fifo_used;
811054f0:	e0bffe03 	ldbu	r2,-8(fp)
	}
811054f4:	e037883a 	mov	sp,fp
811054f8:	dfc00117 	ldw	ra,4(sp)
811054fc:	df000017 	ldw	fp,0(sp)
81105500:	dec00204 	addi	sp,sp,8
81105504:	f800283a 	ret

81105508 <v_Transparent_Interface_TX_FIFO_Reset>:
	
	
	void v_Transparent_Interface_TX_FIFO_Reset(char c_SpwID){
81105508:	defffd04 	addi	sp,sp,-12
8110550c:	dfc00215 	stw	ra,8(sp)
81105510:	df000115 	stw	fp,4(sp)
81105514:	df000104 	addi	fp,sp,4
81105518:	2005883a 	mov	r2,r4
8110551c:	e0bfff05 	stb	r2,-4(fp)

		TRAN_WRITE_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS, (alt_u32)TRAN_TX_FIFO_RESET_CONTROL_BIT_MASK);
81105520:	e0bfff07 	ldb	r2,-4(fp)
81105524:	01800104 	movi	r6,4
81105528:	01400884 	movi	r5,34
8110552c:	1009883a 	mov	r4,r2
81105530:	1104b340 	call	81104b34 <TRAN_WRITE_REG32>

	}
81105534:	0001883a 	nop
81105538:	e037883a 	mov	sp,fp
8110553c:	dfc00117 	ldw	ra,4(sp)
81105540:	df000017 	ldw	fp,0(sp)
81105544:	dec00204 	addi	sp,sp,8
81105548:	f800283a 	ret

8110554c <ul_Transparent_Interface_TX_FIFO_Status_Read>:

	alt_u32 ul_Transparent_Interface_TX_FIFO_Status_Read(char c_SpwID){
8110554c:	defffb04 	addi	sp,sp,-20
81105550:	dfc00415 	stw	ra,16(sp)
81105554:	df000315 	stw	fp,12(sp)
81105558:	df000304 	addi	fp,sp,12
8110555c:	2005883a 	mov	r2,r4
81105560:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_tran_mask = TRAN_TX_FIFO_USED_SPACE_VALUE_MASK | TRAN_TX_FIFO_EMPTY_STATUS_BIT_MASK | TRAN_TX_FIFO_FULL_STATUS_BIT_MASK;
81105564:	0081fec4 	movi	r2,2043
81105568:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_tran_tx_fifo_status_value = TRAN_READ_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS) & ul_tran_mask;
8110556c:	e0bfff07 	ldb	r2,-4(fp)
81105570:	01400884 	movi	r5,34
81105574:	1009883a 	mov	r4,r2
81105578:	1104c140 	call	81104c14 <TRAN_READ_REG32>
8110557c:	1007883a 	mov	r3,r2
81105580:	e0bffd17 	ldw	r2,-12(fp)
81105584:	1884703a 	and	r2,r3,r2
81105588:	e0bffe15 	stw	r2,-8(fp)

		return ul_tran_tx_fifo_status_value;
8110558c:	e0bffe17 	ldw	r2,-8(fp)
	}
81105590:	e037883a 	mov	sp,fp
81105594:	dfc00117 	ldw	ra,4(sp)
81105598:	df000017 	ldw	fp,0(sp)
8110559c:	dec00204 	addi	sp,sp,8
811055a0:	f800283a 	ret

811055a4 <b_Transparent_Interface_TX_FIFO_Status_Full>:

	bool b_Transparent_Interface_TX_FIFO_Status_Full(char c_SpwID){
811055a4:	defffc04 	addi	sp,sp,-16
811055a8:	dfc00315 	stw	ra,12(sp)
811055ac:	df000215 	stw	fp,8(sp)
811055b0:	df000204 	addi	fp,sp,8
811055b4:	2005883a 	mov	r2,r4
811055b8:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_tx_fifo_empty = FALSE;
811055bc:	e03ffe15 	stw	zero,-8(fp)
		
		if (TRAN_READ_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_TX_FIFO_EMPTY_STATUS_BIT_MASK) {
811055c0:	e0bfff07 	ldb	r2,-4(fp)
811055c4:	01400884 	movi	r5,34
811055c8:	1009883a 	mov	r4,r2
811055cc:	1104c140 	call	81104c14 <TRAN_READ_REG32>
811055d0:	1080008c 	andi	r2,r2,2
811055d4:	10000226 	beq	r2,zero,811055e0 <b_Transparent_Interface_TX_FIFO_Status_Full+0x3c>
			b_tx_fifo_empty = TRUE;
811055d8:	00800044 	movi	r2,1
811055dc:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_tx_fifo_empty;		
811055e0:	e0bffe17 	ldw	r2,-8(fp)
	}
811055e4:	e037883a 	mov	sp,fp
811055e8:	dfc00117 	ldw	ra,4(sp)
811055ec:	df000017 	ldw	fp,0(sp)
811055f0:	dec00204 	addi	sp,sp,8
811055f4:	f800283a 	ret

811055f8 <b_Transparent_Interface_TX_FIFO_Status_Empty>:
	
	bool b_Transparent_Interface_TX_FIFO_Status_Empty(char c_SpwID){
811055f8:	defffc04 	addi	sp,sp,-16
811055fc:	dfc00315 	stw	ra,12(sp)
81105600:	df000215 	stw	fp,8(sp)
81105604:	df000204 	addi	fp,sp,8
81105608:	2005883a 	mov	r2,r4
8110560c:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_tx_fifo_full = FALSE;
81105610:	e03ffe15 	stw	zero,-8(fp)
		
		if (TRAN_READ_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_TX_FIFO_FULL_STATUS_BIT_MASK) {
81105614:	e0bfff07 	ldb	r2,-4(fp)
81105618:	01400884 	movi	r5,34
8110561c:	1009883a 	mov	r4,r2
81105620:	1104c140 	call	81104c14 <TRAN_READ_REG32>
81105624:	1080004c 	andi	r2,r2,1
81105628:	10000226 	beq	r2,zero,81105634 <b_Transparent_Interface_TX_FIFO_Status_Empty+0x3c>
			b_tx_fifo_full = TRUE;
8110562c:	00800044 	movi	r2,1
81105630:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_tx_fifo_full;
81105634:	e0bffe17 	ldw	r2,-8(fp)
	}
81105638:	e037883a 	mov	sp,fp
8110563c:	dfc00117 	ldw	ra,4(sp)
81105640:	df000017 	ldw	fp,0(sp)
81105644:	dec00204 	addi	sp,sp,8
81105648:	f800283a 	ret

8110564c <uc_Transparent_Interface_TX_FIFO_Status_Used>:
	
	alt_u8 uc_Transparent_Interface_TX_FIFO_Status_Used(char c_SpwID){
8110564c:	defffc04 	addi	sp,sp,-16
81105650:	dfc00315 	stw	ra,12(sp)
81105654:	df000215 	stw	fp,8(sp)
81105658:	df000204 	addi	fp,sp,8
8110565c:	2005883a 	mov	r2,r4
81105660:	e0bfff05 	stb	r2,-4(fp)
		
		alt_u8 uc_tx_fifo_used = 0;
81105664:	e03ffe05 	stb	zero,-8(fp)
		
		uc_tx_fifo_used = (alt_u8)((TRAN_READ_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_TX_FIFO_USED_SPACE_VALUE_MASK) >> 3);
81105668:	e0bfff07 	ldb	r2,-4(fp)
8110566c:	01400884 	movi	r5,34
81105670:	1009883a 	mov	r4,r2
81105674:	1104c140 	call	81104c14 <TRAN_READ_REG32>
81105678:	1081fe0c 	andi	r2,r2,2040
8110567c:	1004d0fa 	srli	r2,r2,3
81105680:	e0bffe05 	stb	r2,-8(fp)
		
		return uc_tx_fifo_used;
81105684:	e0bffe03 	ldbu	r2,-8(fp)
	}
81105688:	e037883a 	mov	sp,fp
8110568c:	dfc00117 	ldw	ra,4(sp)
81105690:	df000017 	ldw	fp,0(sp)
81105694:	dec00204 	addi	sp,sp,8
81105698:	f800283a 	ret

8110569c <b_Transparent_Interface_Switch_Channel>:
	
	bool b_Transparent_Interface_Switch_Channel(char c_SpwID){
8110569c:	defffb04 	addi	sp,sp,-20
811056a0:	dfc00415 	stw	ra,16(sp)
811056a4:	df000315 	stw	fp,12(sp)
811056a8:	df000304 	addi	fp,sp,12
811056ac:	2005883a 	mov	r2,r4
811056b0:	e0bfff05 	stb	r2,-4(fp)

		bool bSuccess;
		alt_u32 *pTranAddr = DDR2_ADDRESS_SPAN_EXTENDER_CNTL_BASE;
811056b4:	00a04834 	movhi	r2,33056
811056b8:	108c2204 	addi	r2,r2,12424
811056bc:	e0bffe15 	stw	r2,-8(fp)

		  bSuccess = TRUE;
811056c0:	00800044 	movi	r2,1
811056c4:	e0bffd15 	stw	r2,-12(fp)
		  switch (c_SpwID) {
811056c8:	e0bfff07 	ldb	r2,-4(fp)
811056cc:	10bfefc4 	addi	r2,r2,-65
811056d0:	10c00228 	cmpgeui	r3,r2,8
811056d4:	18004d1e 	bne	r3,zero,8110580c <b_Transparent_Interface_Switch_Channel+0x170>
811056d8:	100690ba 	slli	r3,r2,2
811056dc:	00a04434 	movhi	r2,33040
811056e0:	1095bc04 	addi	r2,r2,22256
811056e4:	1885883a 	add	r2,r3,r2
811056e8:	10800017 	ldw	r2,0(r2)
811056ec:	1000683a 	jmp	r2
811056f0:	81105710 	cmplti	r4,r16,16732
811056f4:	81105730 	cmpltui	r4,r16,16732
811056f8:	81105750 	cmplti	r4,r16,16733
811056fc:	81105770 	cmpltui	r4,r16,16733
81105700:	81105790 	cmplti	r4,r16,16734
81105704:	811057b0 	cmpltui	r4,r16,16734
81105708:	811057d0 	cmplti	r4,r16,16735
8110570c:	811057f0 	cmpltui	r4,r16,16735
			  case 'A':
				*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_A_CHANNEL_WINDOWED_OFFSET);
81105710:	e0bffe17 	ldw	r2,-8(fp)
81105714:	00f80034 	movhi	r3,57344
81105718:	10c00015 	stw	r3,0(r2)
				*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_A_CHANNEL_WINDOWED_OFFSET) >> 32);
8110571c:	e0bffe17 	ldw	r2,-8(fp)
81105720:	10800104 	addi	r2,r2,4
81105724:	00c00044 	movi	r3,1
81105728:	10c00015 	stw	r3,0(r2)
			  break;
8110572c:	00003b06 	br	8110581c <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'B':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_B_CHANNEL_WINDOWED_OFFSET);
81105730:	e0bffe17 	ldw	r2,-8(fp)
81105734:	00f00034 	movhi	r3,49152
81105738:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_B_CHANNEL_WINDOWED_OFFSET) >> 32);
8110573c:	e0bffe17 	ldw	r2,-8(fp)
81105740:	10800104 	addi	r2,r2,4
81105744:	00c00044 	movi	r3,1
81105748:	10c00015 	stw	r3,0(r2)
				  break;
8110574c:	00003306 	br	8110581c <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'C':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_C_CHANNEL_WINDOWED_OFFSET);
81105750:	e0bffe17 	ldw	r2,-8(fp)
81105754:	00e80034 	movhi	r3,40960
81105758:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_C_CHANNEL_WINDOWED_OFFSET) >> 32);
8110575c:	e0bffe17 	ldw	r2,-8(fp)
81105760:	10800104 	addi	r2,r2,4
81105764:	00c00044 	movi	r3,1
81105768:	10c00015 	stw	r3,0(r2)
				  break;
8110576c:	00002b06 	br	8110581c <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'D':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_E_CHANNEL_WINDOWED_OFFSET);
81105770:	e0bffe17 	ldw	r2,-8(fp)
81105774:	00d80034 	movhi	r3,24576
81105778:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_E_CHANNEL_WINDOWED_OFFSET) >> 32);
8110577c:	e0bffe17 	ldw	r2,-8(fp)
81105780:	10800104 	addi	r2,r2,4
81105784:	00c00044 	movi	r3,1
81105788:	10c00015 	stw	r3,0(r2)
				  break;
8110578c:	00002306 	br	8110581c <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'E':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_D_CHANNEL_WINDOWED_OFFSET);
81105790:	e0bffe17 	ldw	r2,-8(fp)
81105794:	00e00034 	movhi	r3,32768
81105798:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_D_CHANNEL_WINDOWED_OFFSET) >> 32);
8110579c:	e0bffe17 	ldw	r2,-8(fp)
811057a0:	10800104 	addi	r2,r2,4
811057a4:	00c00044 	movi	r3,1
811057a8:	10c00015 	stw	r3,0(r2)
				  break;
811057ac:	00001b06 	br	8110581c <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'F':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_F_CHANNEL_WINDOWED_OFFSET);
811057b0:	e0bffe17 	ldw	r2,-8(fp)
811057b4:	00d00034 	movhi	r3,16384
811057b8:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_F_CHANNEL_WINDOWED_OFFSET) >> 32);
811057bc:	e0bffe17 	ldw	r2,-8(fp)
811057c0:	10800104 	addi	r2,r2,4
811057c4:	00c00044 	movi	r3,1
811057c8:	10c00015 	stw	r3,0(r2)
				  break;
811057cc:	00001306 	br	8110581c <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'G':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_G_CHANNEL_WINDOWED_OFFSET);
811057d0:	e0bffe17 	ldw	r2,-8(fp)
811057d4:	00c80034 	movhi	r3,8192
811057d8:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_G_CHANNEL_WINDOWED_OFFSET) >> 32);
811057dc:	e0bffe17 	ldw	r2,-8(fp)
811057e0:	10800104 	addi	r2,r2,4
811057e4:	00c00044 	movi	r3,1
811057e8:	10c00015 	stw	r3,0(r2)
				  break;
811057ec:	00000b06 	br	8110581c <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'H':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_H_CHANNEL_WINDOWED_OFFSET);
811057f0:	e0bffe17 	ldw	r2,-8(fp)
811057f4:	10000015 	stw	zero,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_H_CHANNEL_WINDOWED_OFFSET) >> 32);
811057f8:	e0bffe17 	ldw	r2,-8(fp)
811057fc:	10800104 	addi	r2,r2,4
81105800:	00c00044 	movi	r3,1
81105804:	10c00015 	stw	r3,0(r2)
				  break;
81105808:	00000406 	br	8110581c <b_Transparent_Interface_Switch_Channel+0x180>
			  default:
				  bSuccess = FALSE;
8110580c:	e03ffd15 	stw	zero,-12(fp)
				  printf("SpW Channel not identified!! Error switching channels!! \n");
81105810:	012044b4 	movhi	r4,33042
81105814:	21319b04 	addi	r4,r4,-14740
81105818:	110aeb40 	call	8110aeb4 <puts>
		  }

		  return bSuccess;
8110581c:	e0bffd17 	ldw	r2,-12(fp)
	}
81105820:	e037883a 	mov	sp,fp
81105824:	dfc00117 	ldw	ra,4(sp)
81105828:	df000017 	ldw	fp,0(sp)
8110582c:	dec00204 	addi	sp,sp,8
81105830:	f800283a 	ret

81105834 <b_Transparent_Interface_Send_SpaceWire_Data>:


	bool b_Transparent_Interface_Send_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer, alt_u16 data_size){
81105834:	defff704 	addi	sp,sp,-36
81105838:	dfc00815 	stw	ra,32(sp)
8110583c:	df000715 	stw	fp,28(sp)
81105840:	df000704 	addi	fp,sp,28
81105844:	2007883a 	mov	r3,r4
81105848:	e17ffe15 	stw	r5,-8(fp)
8110584c:	3005883a 	mov	r2,r6
81105850:	e0fffd05 	stb	r3,-12(fp)
81105854:	e0bfff0d 	sth	r2,-4(fp)
		
		bool bSuccess = FALSE;
81105858:	e03ff915 	stw	zero,-28(fp)
		
		alt_u32 *memory_location = DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_BASE;
8110585c:	e03ffb15 	stw	zero,-20(fp)
		printf("memory_location = %u \n", memory_location);
81105860:	e17ffb17 	ldw	r5,-20(fp)
81105864:	012044b4 	movhi	r4,33042
81105868:	2131aa04 	addi	r4,r4,-14680
8110586c:	110ad980 	call	8110ad98 <printf>
		memory_location += (TRAN_BURST_REGISTERS_OFFSET + TRAN_TX_REGISTER_OFFSET)*2;
81105870:	e0bffb17 	ldw	r2,-20(fp)
81105874:	10804204 	addi	r2,r2,264
81105878:	e0bffb15 	stw	r2,-20(fp)
		printf("memory_location = %u \n", memory_location);
8110587c:	e17ffb17 	ldw	r5,-20(fp)
81105880:	012044b4 	movhi	r4,33042
81105884:	2131aa04 	addi	r4,r4,-14680
81105888:	110ad980 	call	8110ad98 <printf>

		alt_u16 cnt = 0;
8110588c:	e03ffa0d 	sth	zero,-24(fp)
		alt_u8 resto = 0;
81105890:	e03ffc05 	stb	zero,-16(fp)
		
		/* Initiate the Channel Memory Location for the Transparent Interface */
		if ((c_SpwID >= 'A') && (c_SpwID <= 'H')) {
81105894:	e0bffd07 	ldb	r2,-12(fp)
81105898:	10801050 	cmplti	r2,r2,65
8110589c:	1000081e 	bne	r2,zero,811058c0 <b_Transparent_Interface_Send_SpaceWire_Data+0x8c>
811058a0:	e0bffd07 	ldb	r2,-12(fp)
811058a4:	10801248 	cmpgei	r2,r2,73
811058a8:	1000051e 	bne	r2,zero,811058c0 <b_Transparent_Interface_Send_SpaceWire_Data+0x8c>
			b_Transparent_Interface_Switch_Channel(c_SpwID);
811058ac:	e0bffd07 	ldb	r2,-12(fp)
811058b0:	1009883a 	mov	r4,r2
811058b4:	110569c0 	call	8110569c <b_Transparent_Interface_Switch_Channel>
			bSuccess          = TRUE;
811058b8:	00800044 	movi	r2,1
811058bc:	e0bff915 	stw	r2,-28(fp)
		}

		/* Check if the TX Buffer has enough space for the data */
		/* Each word in TX buffer can hold 4 bytes of data, but a space for the EOP must be left*/
		if ((bSuccess) && (256 - (uc_Transparent_Interface_TX_FIFO_Status_Used(c_SpwID)) >= ((data_size >> 2) + 1))) {
811058c0:	e0bff917 	ldw	r2,-28(fp)
811058c4:	10002626 	beq	r2,zero,81105960 <b_Transparent_Interface_Send_SpaceWire_Data+0x12c>
811058c8:	e0bffd07 	ldb	r2,-12(fp)
811058cc:	1009883a 	mov	r4,r2
811058d0:	110564c0 	call	8110564c <uc_Transparent_Interface_TX_FIFO_Status_Used>
811058d4:	10803fcc 	andi	r2,r2,255
811058d8:	00c04004 	movi	r3,256
811058dc:	1887c83a 	sub	r3,r3,r2
811058e0:	e0bfff0b 	ldhu	r2,-4(fp)
811058e4:	1004d0ba 	srli	r2,r2,2
811058e8:	10bfffcc 	andi	r2,r2,65535
811058ec:	10800044 	addi	r2,r2,1
811058f0:	18801b16 	blt	r3,r2,81105960 <b_Transparent_Interface_Send_SpaceWire_Data+0x12c>
			/* Write the data_buffer data in the correct format to be send by the Transparent Interface in the Channel Memory Location */
			for (cnt = 0; cnt < data_size; cnt++){
811058f4:	e03ffa0d 	sth	zero,-24(fp)
811058f8:	00000b06 	br	81105928 <b_Transparent_Interface_Send_SpaceWire_Data+0xf4>
				*memory_location = (alt_u64)(0xFFFFFFFFFFFF0000 | data_buffer[cnt]);
811058fc:	e0bffa0b 	ldhu	r2,-24(fp)
81105900:	e0fffe17 	ldw	r3,-8(fp)
81105904:	1885883a 	add	r2,r3,r2
81105908:	10800003 	ldbu	r2,0(r2)
8110590c:	10803fcc 	andi	r2,r2,255
81105910:	10fffff4 	orhi	r3,r2,65535
81105914:	e0bffb17 	ldw	r2,-20(fp)
81105918:	10c00015 	stw	r3,0(r2)

		/* Check if the TX Buffer has enough space for the data */
		/* Each word in TX buffer can hold 4 bytes of data, but a space for the EOP must be left*/
		if ((bSuccess) && (256 - (uc_Transparent_Interface_TX_FIFO_Status_Used(c_SpwID)) >= ((data_size >> 2) + 1))) {
			/* Write the data_buffer data in the correct format to be send by the Transparent Interface in the Channel Memory Location */
			for (cnt = 0; cnt < data_size; cnt++){
8110591c:	e0bffa0b 	ldhu	r2,-24(fp)
81105920:	10800044 	addi	r2,r2,1
81105924:	e0bffa0d 	sth	r2,-24(fp)
81105928:	e0fffa0b 	ldhu	r3,-24(fp)
8110592c:	e0bfff0b 	ldhu	r2,-4(fp)
81105930:	18bff236 	bltu	r3,r2,811058fc <__reset+0xfb0e58fc>
				*memory_location = (alt_u64)(0xFFFFFFFFFFFF0000 | data_buffer[cnt]);
			}
			/* Append an EOP to the end of the data in the Channel Memory Location */
			*memory_location = (alt_u64)(0xFFFFFFFFFFFF0000 | 0x0100 | (alt_u16)data_buffer[data_size]);
81105934:	e0bfff0b 	ldhu	r2,-4(fp)
81105938:	e0fffe17 	ldw	r3,-8(fp)
8110593c:	1885883a 	add	r2,r3,r2
81105940:	10800003 	ldbu	r2,0(r2)
81105944:	10c03fcc 	andi	r3,r2,255
81105948:	00bffff4 	movhi	r2,65535
8110594c:	10804004 	addi	r2,r2,256
81105950:	1886b03a 	or	r3,r3,r2
81105954:	e0bffb17 	ldw	r2,-20(fp)
81105958:	10c00015 	stw	r3,0(r2)
8110595c:	00000106 	br	81105964 <b_Transparent_Interface_Send_SpaceWire_Data+0x130>
			
		} else {
			bSuccess = FALSE;
81105960:	e03ff915 	stw	zero,-28(fp)
		}
		
		return bSuccess;
81105964:	e0bff917 	ldw	r2,-28(fp)
	}
81105968:	e037883a 	mov	sp,fp
8110596c:	dfc00117 	ldw	ra,4(sp)
81105970:	df000017 	ldw	fp,0(sp)
81105974:	dec00204 	addi	sp,sp,8
81105978:	f800283a 	ret

8110597c <ui_Transparent_Interface_Get_SpaceWire_Data>:
	
	alt_u16 ui_Transparent_Interface_Get_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer){
8110597c:	deffeb04 	addi	sp,sp,-84
81105980:	dfc01415 	stw	ra,80(sp)
81105984:	df001315 	stw	fp,76(sp)
81105988:	ddc01215 	stw	r23,72(sp)
8110598c:	dd801115 	stw	r22,68(sp)
81105990:	dd401015 	stw	r21,64(sp)
81105994:	dd000f15 	stw	r20,60(sp)
81105998:	dcc00e15 	stw	r19,56(sp)
8110599c:	dc800d15 	stw	r18,52(sp)
811059a0:	dc400c15 	stw	r17,48(sp)
811059a4:	dc000b15 	stw	r16,44(sp)
811059a8:	df001304 	addi	fp,sp,76
811059ac:	2005883a 	mov	r2,r4
811059b0:	e17ff515 	stw	r5,-44(fp)
811059b4:	e0bff405 	stb	r2,-48(fp)
		
		alt_u16 ui_rx_data_size = 0;
811059b8:	e03fed0d 	sth	zero,-76(fp)
		
		alt_u64 *memory_location = 0;
811059bc:	e03fef15 	stw	zero,-68(fp)
		memory_location += TRAN_BURST_REGISTERS_OFFSET + TRAN_RX_REGISTER_OFFSET;
811059c0:	e0bfef17 	ldw	r2,-68(fp)
811059c4:	10804004 	addi	r2,r2,256
811059c8:	e0bfef15 	stw	r2,-68(fp)

		alt_u16 cnt = 0;
811059cc:	e03fed8d 	sth	zero,-74(fp)
		alt_u16 rx_buffer_data_size = 0;
811059d0:	e03fee0d 	sth	zero,-72(fp)
		alt_u64 rx_data = 0;
811059d4:	e03ff015 	stw	zero,-64(fp)
811059d8:	e03ff115 	stw	zero,-60(fp)
		alt_u16 rx_data_buffer[4] = {0,0,0,0};
811059dc:	e03ff20d 	sth	zero,-56(fp)
811059e0:	e03ff28d 	sth	zero,-54(fp)
811059e4:	e03ff30d 	sth	zero,-52(fp)
811059e8:	e03ff38d 	sth	zero,-50(fp)

		/* Initiate the Channel Memory Location for the Transparent Interface */
		if ((c_SpwID >= 'A') && (c_SpwID <= 'H')) {
811059ec:	e0bff407 	ldb	r2,-48(fp)
811059f0:	10801050 	cmplti	r2,r2,65
811059f4:	1000081e 	bne	r2,zero,81105a18 <ui_Transparent_Interface_Get_SpaceWire_Data+0x9c>
811059f8:	e0bff407 	ldb	r2,-48(fp)
811059fc:	10801248 	cmpgei	r2,r2,73
81105a00:	1000051e 	bne	r2,zero,81105a18 <ui_Transparent_Interface_Get_SpaceWire_Data+0x9c>
			b_Transparent_Interface_Switch_Channel(c_SpwID);
81105a04:	e0bff407 	ldb	r2,-48(fp)
81105a08:	1009883a 	mov	r4,r2
81105a0c:	110569c0 	call	8110569c <b_Transparent_Interface_Switch_Channel>
			rx_buffer_data_size = 0xFFFF;
81105a10:	00bfffc4 	movi	r2,-1
81105a14:	e0bfee0d 	sth	r2,-72(fp)
		}
		
		if (0xFFFF == rx_buffer_data_size) {
81105a18:	e0ffee0b 	ldhu	r3,-72(fp)
81105a1c:	00bfffd4 	movui	r2,65535
81105a20:	1880711e 	bne	r3,r2,81105be8 <ui_Transparent_Interface_Get_SpaceWire_Data+0x26c>
			/* Check the amount of data in the RX Buffer*/
			rx_buffer_data_size = (alt_u16)(uc_Transparent_Interface_TX_FIFO_Status_Used(c_SpwID));
81105a24:	e0bff407 	ldb	r2,-48(fp)
81105a28:	1009883a 	mov	r4,r2
81105a2c:	110564c0 	call	8110564c <uc_Transparent_Interface_TX_FIFO_Status_Used>
81105a30:	10803fcc 	andi	r2,r2,255
81105a34:	e0bfee0d 	sth	r2,-72(fp)
			if (rx_buffer_data_size > 0) {
81105a38:	e0bfee0b 	ldhu	r2,-72(fp)
81105a3c:	10006826 	beq	r2,zero,81105be0 <ui_Transparent_Interface_Get_SpaceWire_Data+0x264>
				/* Transfer the available data to the Channel Memory Location */
				
				/* Convert all the available data in the Channel Memory Location to the data_buffer */
				for (cnt = 0; cnt < rx_buffer_data_size; cnt++) {
81105a40:	e03fed8d 	sth	zero,-74(fp)
81105a44:	00006206 	br	81105bd0 <ui_Transparent_Interface_Get_SpaceWire_Data+0x254>

					rx_data = *memory_location;
81105a48:	e0bfef17 	ldw	r2,-68(fp)
81105a4c:	10c00017 	ldw	r3,0(r2)
81105a50:	e0fff015 	stw	r3,-64(fp)
81105a54:	10800117 	ldw	r2,4(r2)
81105a58:	e0bff115 	stw	r2,-60(fp)

					rx_data_buffer[0] = (alt_u16)(0x000000000000FFFF & rx_data);
81105a5c:	e0bff017 	ldw	r2,-64(fp)
81105a60:	e0bff20d 	sth	r2,-56(fp)
					rx_data_buffer[1] = (alt_u16)((0x00000000FFFF0000 & rx_data) >> 16);
81105a64:	e0bff017 	ldw	r2,-64(fp)
81105a68:	143fffec 	andhi	r16,r2,65535
81105a6c:	e0bff117 	ldw	r2,-60(fp)
81105a70:	1022703a 	and	r17,r2,zero
81105a74:	8804943a 	slli	r2,r17,16
81105a78:	8024d43a 	srli	r18,r16,16
81105a7c:	14a4b03a 	or	r18,r2,r18
81105a80:	8826d43a 	srli	r19,r17,16
81105a84:	9005883a 	mov	r2,r18
81105a88:	e0bff28d 	sth	r2,-54(fp)
					rx_data_buffer[2] = (alt_u16)((0x0000FFFF00000000 & rx_data) >> 32);
81105a8c:	e0bff017 	ldw	r2,-64(fp)
81105a90:	1028703a 	and	r20,r2,zero
81105a94:	e0bff117 	ldw	r2,-60(fp)
81105a98:	157fffcc 	andi	r21,r2,65535
81105a9c:	a82cd83a 	srl	r22,r21,zero
81105aa0:	002f883a 	mov	r23,zero
81105aa4:	b005883a 	mov	r2,r22
81105aa8:	e0bff30d 	sth	r2,-52(fp)
					rx_data_buffer[3] = (alt_u16)((0xFFFF000000000000 & rx_data) >> 48);
81105aac:	e0bff117 	ldw	r2,-60(fp)
81105ab0:	1004d43a 	srli	r2,r2,16
81105ab4:	e0bff615 	stw	r2,-40(fp)
81105ab8:	e03ff715 	stw	zero,-36(fp)
81105abc:	e0bff60b 	ldhu	r2,-40(fp)
81105ac0:	e0bff38d 	sth	r2,-50(fp)

					/* check if the data is not an eop or invalid */
					if (!((rx_data_buffer[0] & 0x0100) || (rx_data_buffer[0] == 0xFFFF))) {
81105ac4:	e0bff20b 	ldhu	r2,-56(fp)
81105ac8:	10bfffcc 	andi	r2,r2,65535
81105acc:	1080400c 	andi	r2,r2,256
81105ad0:	10000c1e 	bne	r2,zero,81105b04 <ui_Transparent_Interface_Get_SpaceWire_Data+0x188>
81105ad4:	e0bff20b 	ldhu	r2,-56(fp)
81105ad8:	10ffffcc 	andi	r3,r2,65535
81105adc:	00bfffd4 	movui	r2,65535
81105ae0:	18800826 	beq	r3,r2,81105b04 <ui_Transparent_Interface_Get_SpaceWire_Data+0x188>
						data_buffer[ui_rx_data_size] = (alt_u8)(0x00FF & rx_data_buffer[0]);
81105ae4:	e0bfed0b 	ldhu	r2,-76(fp)
81105ae8:	e0fff517 	ldw	r3,-44(fp)
81105aec:	1885883a 	add	r2,r3,r2
81105af0:	e0fff20b 	ldhu	r3,-56(fp)
81105af4:	10c00005 	stb	r3,0(r2)
						ui_rx_data_size++;
81105af8:	e0bfed0b 	ldhu	r2,-76(fp)
81105afc:	10800044 	addi	r2,r2,1
81105b00:	e0bfed0d 	sth	r2,-76(fp)
					}

					/* check if the data is not an eop or invalid */
					if (!((rx_data_buffer[1] & 0x0100) || (rx_data_buffer[1] == 0xFFFF))) {
81105b04:	e0bff28b 	ldhu	r2,-54(fp)
81105b08:	10bfffcc 	andi	r2,r2,65535
81105b0c:	1080400c 	andi	r2,r2,256
81105b10:	10000c1e 	bne	r2,zero,81105b44 <ui_Transparent_Interface_Get_SpaceWire_Data+0x1c8>
81105b14:	e0bff28b 	ldhu	r2,-54(fp)
81105b18:	10ffffcc 	andi	r3,r2,65535
81105b1c:	00bfffd4 	movui	r2,65535
81105b20:	18800826 	beq	r3,r2,81105b44 <ui_Transparent_Interface_Get_SpaceWire_Data+0x1c8>
						data_buffer[ui_rx_data_size] = (alt_u8)(0x00FF & rx_data_buffer[1]);
81105b24:	e0bfed0b 	ldhu	r2,-76(fp)
81105b28:	e0fff517 	ldw	r3,-44(fp)
81105b2c:	1885883a 	add	r2,r3,r2
81105b30:	e0fff28b 	ldhu	r3,-54(fp)
81105b34:	10c00005 	stb	r3,0(r2)
						ui_rx_data_size++;
81105b38:	e0bfed0b 	ldhu	r2,-76(fp)
81105b3c:	10800044 	addi	r2,r2,1
81105b40:	e0bfed0d 	sth	r2,-76(fp)
					}

					/* check if the data is not an eop or invalid */
					if (!((rx_data_buffer[2] & 0x0100) || (rx_data_buffer[2] == 0xFFFF))) {
81105b44:	e0bff30b 	ldhu	r2,-52(fp)
81105b48:	10bfffcc 	andi	r2,r2,65535
81105b4c:	1080400c 	andi	r2,r2,256
81105b50:	10000c1e 	bne	r2,zero,81105b84 <ui_Transparent_Interface_Get_SpaceWire_Data+0x208>
81105b54:	e0bff30b 	ldhu	r2,-52(fp)
81105b58:	10ffffcc 	andi	r3,r2,65535
81105b5c:	00bfffd4 	movui	r2,65535
81105b60:	18800826 	beq	r3,r2,81105b84 <ui_Transparent_Interface_Get_SpaceWire_Data+0x208>
						data_buffer[ui_rx_data_size] = (alt_u8)(0x00FF & rx_data_buffer[2]);
81105b64:	e0bfed0b 	ldhu	r2,-76(fp)
81105b68:	e0fff517 	ldw	r3,-44(fp)
81105b6c:	1885883a 	add	r2,r3,r2
81105b70:	e0fff30b 	ldhu	r3,-52(fp)
81105b74:	10c00005 	stb	r3,0(r2)
						ui_rx_data_size++;
81105b78:	e0bfed0b 	ldhu	r2,-76(fp)
81105b7c:	10800044 	addi	r2,r2,1
81105b80:	e0bfed0d 	sth	r2,-76(fp)
					}

					/* check if the data is not an eop or invalid */
					if (!((rx_data_buffer[3] & 0x0100) || (rx_data_buffer[3] == 0xFFFF))) {
81105b84:	e0bff38b 	ldhu	r2,-50(fp)
81105b88:	10bfffcc 	andi	r2,r2,65535
81105b8c:	1080400c 	andi	r2,r2,256
81105b90:	10000c1e 	bne	r2,zero,81105bc4 <ui_Transparent_Interface_Get_SpaceWire_Data+0x248>
81105b94:	e0bff38b 	ldhu	r2,-50(fp)
81105b98:	10ffffcc 	andi	r3,r2,65535
81105b9c:	00bfffd4 	movui	r2,65535
81105ba0:	18800826 	beq	r3,r2,81105bc4 <ui_Transparent_Interface_Get_SpaceWire_Data+0x248>
						data_buffer[ui_rx_data_size] = (alt_u8)(0x00FF & rx_data_buffer[3]);
81105ba4:	e0bfed0b 	ldhu	r2,-76(fp)
81105ba8:	e0fff517 	ldw	r3,-44(fp)
81105bac:	1885883a 	add	r2,r3,r2
81105bb0:	e0fff38b 	ldhu	r3,-50(fp)
81105bb4:	10c00005 	stb	r3,0(r2)
						ui_rx_data_size++;
81105bb8:	e0bfed0b 	ldhu	r2,-76(fp)
81105bbc:	10800044 	addi	r2,r2,1
81105bc0:	e0bfed0d 	sth	r2,-76(fp)
			rx_buffer_data_size = (alt_u16)(uc_Transparent_Interface_TX_FIFO_Status_Used(c_SpwID));
			if (rx_buffer_data_size > 0) {
				/* Transfer the available data to the Channel Memory Location */
				
				/* Convert all the available data in the Channel Memory Location to the data_buffer */
				for (cnt = 0; cnt < rx_buffer_data_size; cnt++) {
81105bc4:	e0bfed8b 	ldhu	r2,-74(fp)
81105bc8:	10800044 	addi	r2,r2,1
81105bcc:	e0bfed8d 	sth	r2,-74(fp)
81105bd0:	e0ffed8b 	ldhu	r3,-74(fp)
81105bd4:	e0bfee0b 	ldhu	r2,-72(fp)
81105bd8:	18bf9b36 	bltu	r3,r2,81105a48 <__reset+0xfb0e5a48>
81105bdc:	00000306 	br	81105bec <ui_Transparent_Interface_Get_SpaceWire_Data+0x270>
						ui_rx_data_size++;
					}

				}
			} else {
				ui_rx_data_size = 0;
81105be0:	e03fed0d 	sth	zero,-76(fp)
81105be4:	00000106 	br	81105bec <ui_Transparent_Interface_Get_SpaceWire_Data+0x270>
			}
		} else {
			ui_rx_data_size = 0;
81105be8:	e03fed0d 	sth	zero,-76(fp)
		}
	
		return ui_rx_data_size;
81105bec:	e0bfed0b 	ldhu	r2,-76(fp)
	}
81105bf0:	e6fff804 	addi	sp,fp,-32
81105bf4:	dfc00917 	ldw	ra,36(sp)
81105bf8:	df000817 	ldw	fp,32(sp)
81105bfc:	ddc00717 	ldw	r23,28(sp)
81105c00:	dd800617 	ldw	r22,24(sp)
81105c04:	dd400517 	ldw	r21,20(sp)
81105c08:	dd000417 	ldw	r20,16(sp)
81105c0c:	dcc00317 	ldw	r19,12(sp)
81105c10:	dc800217 	ldw	r18,8(sp)
81105c14:	dc400117 	ldw	r17,4(sp)
81105c18:	dc000017 	ldw	r16,0(sp)
81105c1c:	dec00a04 	addi	sp,sp,40
81105c20:	f800283a 	ret

81105c24 <DDR2_EEPROM_TEST>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_EEPROM_TEST(alt_u8 MemoryId){
81105c24:	defff604 	addi	sp,sp,-40
81105c28:	dfc00915 	stw	ra,36(sp)
81105c2c:	df000815 	stw	fp,32(sp)
81105c30:	df000804 	addi	fp,sp,32
81105c34:	2005883a 	mov	r2,r4
81105c38:	e0bfff05 	stb	r2,-4(fp)

  printf("===== DE4 DDR2 EEPROM Test =====\n");
81105c3c:	012044b4 	movhi	r4,33042
81105c40:	2131b004 	addi	r4,r4,-14656
81105c44:	110aeb40 	call	8110aeb4 <puts>
  const alt_u8 DeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
81105c48:	00bfe804 	movi	r2,-96
81105c4c:	e0bffd05 	stb	r2,-12(fp)
  bool bSuccess;
  alt_u32 I2cSclBase;
  alt_u32 I2cSdaBase;
  int i;
  
  bSuccess = TRUE;
81105c50:	00800044 	movi	r2,1
81105c54:	e0bff915 	stw	r2,-28(fp)
  switch (MemoryId) {
81105c58:	e0bfff03 	ldbu	r2,-4(fp)
81105c5c:	10c00060 	cmpeqi	r3,r2,1
81105c60:	1800031e 	bne	r3,zero,81105c70 <DDR2_EEPROM_TEST+0x4c>
81105c64:	108000a0 	cmpeqi	r2,r2,2
81105c68:	1000081e 	bne	r2,zero,81105c8c <DDR2_EEPROM_TEST+0x68>
81105c6c:	00000e06 	br	81105ca8 <DDR2_EEPROM_TEST+0x84>
    case DDR2_M1_ID:
      I2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
81105c70:	00a00034 	movhi	r2,32768
81105c74:	10828c04 	addi	r2,r2,2608
81105c78:	e0bffa15 	stw	r2,-24(fp)
      I2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81105c7c:	00a00034 	movhi	r2,32768
81105c80:	10829004 	addi	r2,r2,2624
81105c84:	e0bffb15 	stw	r2,-20(fp)
    break;
81105c88:	00000d06 	br	81105cc0 <DDR2_EEPROM_TEST+0x9c>
    case DDR2_M2_ID:
      I2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81105c8c:	00a00034 	movhi	r2,32768
81105c90:	10826804 	addi	r2,r2,2464
81105c94:	e0bffa15 	stw	r2,-24(fp)
      I2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;      
81105c98:	00a00034 	movhi	r2,32768
81105c9c:	10826c04 	addi	r2,r2,2480
81105ca0:	e0bffb15 	stw	r2,-20(fp)
    break;
81105ca4:	00000606 	br	81105cc0 <DDR2_EEPROM_TEST+0x9c>
    default:
      bSuccess = FALSE;
81105ca8:	e03ff915 	stw	zero,-28(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81105cac:	012044b4 	movhi	r4,33042
81105cb0:	2131b904 	addi	r4,r4,-14620
81105cb4:	110aeb40 	call	8110aeb4 <puts>
      return bSuccess;
81105cb8:	e0bff917 	ldw	r2,-28(fp)
81105cbc:	00007d06 	br	81105eb4 <DDR2_EEPROM_TEST+0x290>
  }
  
  alt_u8 ControlAddr, Value;
  printf("DDR2 EEPROM Read Test\n");
81105cc0:	012044b4 	movhi	r4,33042
81105cc4:	2131c504 	addi	r4,r4,-14572
81105cc8:	110aeb40 	call	8110aeb4 <puts>
  usleep(20*1000);
81105ccc:	01138804 	movi	r4,20000
81105cd0:	1117fbc0 	call	81117fbc <usleep>
  for(i = 0; i < 256 && bSuccess; i++){
81105cd4:	e03ffc15 	stw	zero,-16(fp)
81105cd8:	00002006 	br	81105d5c <DDR2_EEPROM_TEST+0x138>
    ControlAddr = i;
81105cdc:	e0bffc17 	ldw	r2,-16(fp)
81105ce0:	e0bffd45 	stb	r2,-11(fp)
    bSuccess = I2C_Read(I2cSclBase, I2cSdaBase, DeviceAddr, ControlAddr, &Value);
81105ce4:	e0bffd03 	ldbu	r2,-12(fp)
81105ce8:	10c03fcc 	andi	r3,r2,255
81105cec:	18c0201c 	xori	r3,r3,128
81105cf0:	18ffe004 	addi	r3,r3,-128
81105cf4:	e13ffd43 	ldbu	r4,-11(fp)
81105cf8:	e0bffe04 	addi	r2,fp,-8
81105cfc:	d8800015 	stw	r2,0(sp)
81105d00:	200f883a 	mov	r7,r4
81105d04:	180d883a 	mov	r6,r3
81105d08:	e17ffb17 	ldw	r5,-20(fp)
81105d0c:	e13ffa17 	ldw	r4,-24(fp)
81105d10:	1101cc40 	call	81101cc4 <I2C_Read>
81105d14:	e0bff915 	stw	r2,-28(fp)
    if (bSuccess){
81105d18:	e0bff917 	ldw	r2,-28(fp)
81105d1c:	10000926 	beq	r2,zero,81105d44 <DDR2_EEPROM_TEST+0x120>
      printf("EEPROM[%03d]=%02Xh\n", ControlAddr, Value);
81105d20:	e0bffd43 	ldbu	r2,-11(fp)
81105d24:	e0fffe03 	ldbu	r3,-8(fp)
81105d28:	18c03fcc 	andi	r3,r3,255
81105d2c:	180d883a 	mov	r6,r3
81105d30:	100b883a 	mov	r5,r2
81105d34:	012044b4 	movhi	r4,33042
81105d38:	2131cb04 	addi	r4,r4,-14548
81105d3c:	110ad980 	call	8110ad98 <printf>
81105d40:	00000306 	br	81105d50 <DDR2_EEPROM_TEST+0x12c>
    }else{
      printf("Failed to read EEPROM\n");
81105d44:	012044b4 	movhi	r4,33042
81105d48:	2131d004 	addi	r4,r4,-14528
81105d4c:	110aeb40 	call	8110aeb4 <puts>
  }
  
  alt_u8 ControlAddr, Value;
  printf("DDR2 EEPROM Read Test\n");
  usleep(20*1000);
  for(i = 0; i < 256 && bSuccess; i++){
81105d50:	e0bffc17 	ldw	r2,-16(fp)
81105d54:	10800044 	addi	r2,r2,1
81105d58:	e0bffc15 	stw	r2,-16(fp)
81105d5c:	e0bffc17 	ldw	r2,-16(fp)
81105d60:	10804008 	cmpgei	r2,r2,256
81105d64:	1000021e 	bne	r2,zero,81105d70 <DDR2_EEPROM_TEST+0x14c>
81105d68:	e0bff917 	ldw	r2,-28(fp)
81105d6c:	103fdb1e 	bne	r2,zero,81105cdc <__reset+0xfb0e5cdc>
      printf("EEPROM[%03d]=%02Xh\n", ControlAddr, Value);
    }else{
      printf("Failed to read EEPROM\n");
    }
  }
  if (bSuccess){
81105d70:	e0bff917 	ldw	r2,-28(fp)
81105d74:	10000426 	beq	r2,zero,81105d88 <DDR2_EEPROM_TEST+0x164>
    printf("DDR2 EEPROM Read Test Completed\n\n");
81105d78:	012044b4 	movhi	r4,33042
81105d7c:	2131d604 	addi	r4,r4,-14504
81105d80:	110aeb40 	call	8110aeb4 <puts>
81105d84:	00000306 	br	81105d94 <DDR2_EEPROM_TEST+0x170>
  } else {
    printf("DDR2 EEPROM Read Test Failed\n\n");
81105d88:	012044b4 	movhi	r4,33042
81105d8c:	2131df04 	addi	r4,r4,-14468
81105d90:	110aeb40 	call	8110aeb4 <puts>
  }
  
  printf("DDR2 EEPROM Write Test\n");
81105d94:	012044b4 	movhi	r4,33042
81105d98:	2131e704 	addi	r4,r4,-14436
81105d9c:	110aeb40 	call	8110aeb4 <puts>
  alt_u8 WriteData = 0x12, TestAddr = 128;
81105da0:	00800484 	movi	r2,18
81105da4:	e0bffd85 	stb	r2,-10(fp)
81105da8:	00bfe004 	movi	r2,-128
81105dac:	e0bffdc5 	stb	r2,-9(fp)
  alt_u8 ReadData;
  usleep(20*1000);
81105db0:	01138804 	movi	r4,20000
81105db4:	1117fbc0 	call	81117fbc <usleep>
  bSuccess = I2C_Write(I2cSclBase, I2cSdaBase, DeviceAddr, TestAddr, WriteData);
81105db8:	e0bffd03 	ldbu	r2,-12(fp)
81105dbc:	10c03fcc 	andi	r3,r2,255
81105dc0:	18c0201c 	xori	r3,r3,128
81105dc4:	18ffe004 	addi	r3,r3,-128
81105dc8:	e13ffdc3 	ldbu	r4,-9(fp)
81105dcc:	e0bffd83 	ldbu	r2,-10(fp)
81105dd0:	d8800015 	stw	r2,0(sp)
81105dd4:	200f883a 	mov	r7,r4
81105dd8:	180d883a 	mov	r6,r3
81105ddc:	e17ffb17 	ldw	r5,-20(fp)
81105de0:	e13ffa17 	ldw	r4,-24(fp)
81105de4:	1101bec0 	call	81101bec <I2C_Write>
81105de8:	e0bff915 	stw	r2,-28(fp)
  if (!bSuccess){
81105dec:	e0bff917 	ldw	r2,-28(fp)
81105df0:	1000041e 	bne	r2,zero,81105e04 <DDR2_EEPROM_TEST+0x1e0>
    printf("Failed to write EEPROM\n");            
81105df4:	012044b4 	movhi	r4,33042
81105df8:	2131ed04 	addi	r4,r4,-14412
81105dfc:	110aeb40 	call	8110aeb4 <puts>
81105e00:	00002006 	br	81105e84 <DDR2_EEPROM_TEST+0x260>
  } else {
    bSuccess = I2C_Read(I2cSclBase, I2cSdaBase, DeviceAddr, TestAddr, &ReadData);
81105e04:	e0bffd03 	ldbu	r2,-12(fp)
81105e08:	10c03fcc 	andi	r3,r2,255
81105e0c:	18c0201c 	xori	r3,r3,128
81105e10:	18ffe004 	addi	r3,r3,-128
81105e14:	e13ffdc3 	ldbu	r4,-9(fp)
81105e18:	e0bffe44 	addi	r2,fp,-7
81105e1c:	d8800015 	stw	r2,0(sp)
81105e20:	200f883a 	mov	r7,r4
81105e24:	180d883a 	mov	r6,r3
81105e28:	e17ffb17 	ldw	r5,-20(fp)
81105e2c:	e13ffa17 	ldw	r4,-24(fp)
81105e30:	1101cc40 	call	81101cc4 <I2C_Read>
81105e34:	e0bff915 	stw	r2,-28(fp)
    if (!bSuccess){
81105e38:	e0bff917 	ldw	r2,-28(fp)
81105e3c:	1000041e 	bne	r2,zero,81105e50 <DDR2_EEPROM_TEST+0x22c>
      printf("Failed to read EEPROM for verify\n");            
81105e40:	012044b4 	movhi	r4,33042
81105e44:	2131f304 	addi	r4,r4,-14388
81105e48:	110aeb40 	call	8110aeb4 <puts>
81105e4c:	00000d06 	br	81105e84 <DDR2_EEPROM_TEST+0x260>
    } else {
      if (ReadData != WriteData){
81105e50:	e0bffe43 	ldbu	r2,-7(fp)
81105e54:	10c03fcc 	andi	r3,r2,255
81105e58:	e0bffd83 	ldbu	r2,-10(fp)
81105e5c:	18800926 	beq	r3,r2,81105e84 <DDR2_EEPROM_TEST+0x260>
        bSuccess = FALSE;
81105e60:	e03ff915 	stw	zero,-28(fp)
        printf("Verify EEPROM write fail, ReadData=%02Xh, WriteData=%02Xh\n", ReadData, WriteData);
81105e64:	e0bffe43 	ldbu	r2,-7(fp)
81105e68:	10803fcc 	andi	r2,r2,255
81105e6c:	e0fffd83 	ldbu	r3,-10(fp)
81105e70:	180d883a 	mov	r6,r3
81105e74:	100b883a 	mov	r5,r2
81105e78:	012044b4 	movhi	r4,33042
81105e7c:	2131fc04 	addi	r4,r4,-14352
81105e80:	110ad980 	call	8110ad98 <printf>
      }
    }
  }
  if (bSuccess){
81105e84:	e0bff917 	ldw	r2,-28(fp)
81105e88:	10000426 	beq	r2,zero,81105e9c <DDR2_EEPROM_TEST+0x278>
    printf("DDR2 EEPROM Write Test Completed\n\n");
81105e8c:	012044b4 	movhi	r4,33042
81105e90:	21320b04 	addi	r4,r4,-14292
81105e94:	110aeb40 	call	8110aeb4 <puts>
81105e98:	00000306 	br	81105ea8 <DDR2_EEPROM_TEST+0x284>
  } else {
    printf("DDR2 EEPROM Write Test Failed\n\n");
81105e9c:	012044b4 	movhi	r4,33042
81105ea0:	21321404 	addi	r4,r4,-14256
81105ea4:	110aeb40 	call	8110aeb4 <puts>
  }
  printf("\n");
81105ea8:	01000284 	movi	r4,10
81105eac:	110addc0 	call	8110addc <putchar>

  return bSuccess;
81105eb0:	e0bff917 	ldw	r2,-28(fp)
}
81105eb4:	e037883a 	mov	sp,fp
81105eb8:	dfc00117 	ldw	ra,4(sp)
81105ebc:	df000017 	ldw	fp,0(sp)
81105ec0:	dec00204 	addi	sp,sp,8
81105ec4:	f800283a 	ret

81105ec8 <DDR2_EEPROM_DUMP>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_EEPROM_DUMP(alt_u8 MemoryId){
81105ec8:	deffb704 	addi	sp,sp,-292
81105ecc:	dfc04815 	stw	ra,288(sp)
81105ed0:	df004715 	stw	fp,284(sp)
81105ed4:	df004704 	addi	fp,sp,284
81105ed8:	2005883a 	mov	r2,r4
81105edc:	e0bfff05 	stb	r2,-4(fp)
 
  printf("===== DE4 DDR2 EEPROM Dump =====\n");
81105ee0:	012044b4 	movhi	r4,33042
81105ee4:	21321c04 	addi	r4,r4,-14224
81105ee8:	110aeb40 	call	8110aeb4 <puts>
  const alt_u8 DeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
81105eec:	00bfe804 	movi	r2,-96
81105ef0:	e0bfbd05 	stb	r2,-268(fp)
  bool bSuccess;
  alt_u32 I2cSclBase;
  alt_u32 I2cSdaBase;
  int i;
  
  bSuccess = TRUE;
81105ef4:	00800044 	movi	r2,1
81105ef8:	e0bfbe15 	stw	r2,-264(fp)
  switch (MemoryId) {
81105efc:	e0bfff03 	ldbu	r2,-4(fp)
81105f00:	10c00060 	cmpeqi	r3,r2,1
81105f04:	1800031e 	bne	r3,zero,81105f14 <DDR2_EEPROM_DUMP+0x4c>
81105f08:	108000a0 	cmpeqi	r2,r2,2
81105f0c:	1000081e 	bne	r2,zero,81105f30 <DDR2_EEPROM_DUMP+0x68>
81105f10:	00000e06 	br	81105f4c <DDR2_EEPROM_DUMP+0x84>
    case DDR2_M1_ID:
      I2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
81105f14:	00a00034 	movhi	r2,32768
81105f18:	10828c04 	addi	r2,r2,2608
81105f1c:	e0bfba15 	stw	r2,-280(fp)
      I2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81105f20:	00a00034 	movhi	r2,32768
81105f24:	10829004 	addi	r2,r2,2624
81105f28:	e0bfbb15 	stw	r2,-276(fp)
    break;
81105f2c:	00000d06 	br	81105f64 <DDR2_EEPROM_DUMP+0x9c>
    case DDR2_M2_ID:
      I2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81105f30:	00a00034 	movhi	r2,32768
81105f34:	10826804 	addi	r2,r2,2464
81105f38:	e0bfba15 	stw	r2,-280(fp)
      I2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;      
81105f3c:	00a00034 	movhi	r2,32768
81105f40:	10826c04 	addi	r2,r2,2480
81105f44:	e0bfbb15 	stw	r2,-276(fp)
    break;
81105f48:	00000606 	br	81105f64 <DDR2_EEPROM_DUMP+0x9c>
    default:
      bSuccess = FALSE;
81105f4c:	e03fbe15 	stw	zero,-264(fp)
	  printf("DR2 Memory ID not identified!! Aborting Dump \n");
81105f50:	012044b4 	movhi	r4,33042
81105f54:	21322504 	addi	r4,r4,-14188
81105f58:	110aeb40 	call	8110aeb4 <puts>
      return bSuccess;
81105f5c:	e0bfbe17 	ldw	r2,-264(fp)
81105f60:	00012006 	br	811063e4 <DDR2_EEPROM_DUMP+0x51c>
  }

  alt_u8 szData[256];
  bSuccess = I2C_MultipleRead(I2cSclBase, I2cSdaBase, DeviceAddr, szData, sizeof(szData));
81105f64:	e0bfbd03 	ldbu	r2,-268(fp)
81105f68:	10c03fcc 	andi	r3,r2,255
81105f6c:	18c0201c 	xori	r3,r3,128
81105f70:	18ffe004 	addi	r3,r3,-128
81105f74:	e13fbf04 	addi	r4,fp,-260
81105f78:	00804004 	movi	r2,256
81105f7c:	d8800015 	stw	r2,0(sp)
81105f80:	200f883a 	mov	r7,r4
81105f84:	180d883a 	mov	r6,r3
81105f88:	e17fbb17 	ldw	r5,-276(fp)
81105f8c:	e13fba17 	ldw	r4,-280(fp)
81105f90:	1101dc40 	call	81101dc4 <I2C_MultipleRead>
81105f94:	e0bfbe15 	stw	r2,-264(fp)
  if (bSuccess){
81105f98:	e0bfbe17 	ldw	r2,-264(fp)
81105f9c:	10010b26 	beq	r2,zero,811063cc <DDR2_EEPROM_DUMP+0x504>
    for(i = 0; i < 256 && bSuccess; i++){
81105fa0:	e03fbc15 	stw	zero,-272(fp)
81105fa4:	00010306 	br	811063b4 <DDR2_EEPROM_DUMP+0x4ec>
      printf("EEPROM[%03d]=%02Xh ", i, szData[i]);
81105fa8:	e0ffbf04 	addi	r3,fp,-260
81105fac:	e0bfbc17 	ldw	r2,-272(fp)
81105fb0:	1885883a 	add	r2,r3,r2
81105fb4:	10800003 	ldbu	r2,0(r2)
81105fb8:	10803fcc 	andi	r2,r2,255
81105fbc:	100d883a 	mov	r6,r2
81105fc0:	e17fbc17 	ldw	r5,-272(fp)
81105fc4:	012044b4 	movhi	r4,33042
81105fc8:	21323104 	addi	r4,r4,-14140
81105fcc:	110ad980 	call	8110ad98 <printf>
      if (i == 0)
81105fd0:	e0bfbc17 	ldw	r2,-272(fp)
81105fd4:	1000041e 	bne	r2,zero,81105fe8 <DDR2_EEPROM_DUMP+0x120>
        printf("(Number of SPD Bytes Used)\n");
81105fd8:	012044b4 	movhi	r4,33042
81105fdc:	21323604 	addi	r4,r4,-14120
81105fe0:	110aeb40 	call	8110aeb4 <puts>
81105fe4:	0000f006 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 1)
81105fe8:	e0bfbc17 	ldw	r2,-272(fp)
81105fec:	10800058 	cmpnei	r2,r2,1
81105ff0:	1000041e 	bne	r2,zero,81106004 <DDR2_EEPROM_DUMP+0x13c>
        printf("(Total Number of Bytes in SPD Device, Log2(N))\n");
81105ff4:	012044b4 	movhi	r4,33042
81105ff8:	21323d04 	addi	r4,r4,-14092
81105ffc:	110aeb40 	call	8110aeb4 <puts>
81106000:	0000e906 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 2)
81106004:	e0bfbc17 	ldw	r2,-272(fp)
81106008:	10800098 	cmpnei	r2,r2,2
8110600c:	1000041e 	bne	r2,zero,81106020 <DDR2_EEPROM_DUMP+0x158>
        printf("(Basic Memory Type[08h:DDR2])\n");
81106010:	012044b4 	movhi	r4,33042
81106014:	21324904 	addi	r4,r4,-14044
81106018:	110aeb40 	call	8110aeb4 <puts>
8110601c:	0000e206 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 3)
81106020:	e0bfbc17 	ldw	r2,-272(fp)
81106024:	108000d8 	cmpnei	r2,r2,3
81106028:	1000041e 	bne	r2,zero,8110603c <DDR2_EEPROM_DUMP+0x174>
        printf("(Number of Row Addresses on Assembly)\n");
8110602c:	012044b4 	movhi	r4,33042
81106030:	21325104 	addi	r4,r4,-14012
81106034:	110aeb40 	call	8110aeb4 <puts>
81106038:	0000db06 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 4)
8110603c:	e0bfbc17 	ldw	r2,-272(fp)
81106040:	10800118 	cmpnei	r2,r2,4
81106044:	1000041e 	bne	r2,zero,81106058 <DDR2_EEPROM_DUMP+0x190>
        printf("(Number of Column Addresses on Assembly)\n");
81106048:	012044b4 	movhi	r4,33042
8110604c:	21325b04 	addi	r4,r4,-13972
81106050:	110aeb40 	call	8110aeb4 <puts>
81106054:	0000d406 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 5)
81106058:	e0bfbc17 	ldw	r2,-272(fp)
8110605c:	10800158 	cmpnei	r2,r2,5
81106060:	1000041e 	bne	r2,zero,81106074 <DDR2_EEPROM_DUMP+0x1ac>
        printf("(DIMM Height and Module Rank Number[b2b1b0+1])\n");
81106064:	012044b4 	movhi	r4,33042
81106068:	21326604 	addi	r4,r4,-13928
8110606c:	110aeb40 	call	8110aeb4 <puts>
81106070:	0000cd06 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 6)
81106074:	e0bfbc17 	ldw	r2,-272(fp)
81106078:	10800198 	cmpnei	r2,r2,6
8110607c:	1000041e 	bne	r2,zero,81106090 <DDR2_EEPROM_DUMP+0x1c8>
        printf("(Module Data Width)\n");
81106080:	012044b4 	movhi	r4,33042
81106084:	21327204 	addi	r4,r4,-13880
81106088:	110aeb40 	call	8110aeb4 <puts>
8110608c:	0000c606 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 7)
81106090:	e0bfbc17 	ldw	r2,-272(fp)
81106094:	108001d8 	cmpnei	r2,r2,7
81106098:	1000041e 	bne	r2,zero,811060ac <DDR2_EEPROM_DUMP+0x1e4>
        printf("(Module Data Width, Continued)\n");
8110609c:	012044b4 	movhi	r4,33042
811060a0:	21327704 	addi	r4,r4,-13860
811060a4:	110aeb40 	call	8110aeb4 <puts>
811060a8:	0000bf06 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 16)
811060ac:	e0bfbc17 	ldw	r2,-272(fp)
811060b0:	10800418 	cmpnei	r2,r2,16
811060b4:	1000041e 	bne	r2,zero,811060c8 <DDR2_EEPROM_DUMP+0x200>
        printf("(Burst Lengths Supported[bitmap: x x x x 8 4 x x])\n");
811060b8:	012044b4 	movhi	r4,33042
811060bc:	21327f04 	addi	r4,r4,-13828
811060c0:	110aeb40 	call	8110aeb4 <puts>
811060c4:	0000b806 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 13)
811060c8:	e0bfbc17 	ldw	r2,-272(fp)
811060cc:	10800358 	cmpnei	r2,r2,13
811060d0:	1000041e 	bne	r2,zero,811060e4 <DDR2_EEPROM_DUMP+0x21c>
        printf("(Primary SDRAM width)\n");
811060d4:	012044b4 	movhi	r4,33042
811060d8:	21328c04 	addi	r4,r4,-13776
811060dc:	110aeb40 	call	8110aeb4 <puts>
811060e0:	0000b106 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 14)
811060e4:	e0bfbc17 	ldw	r2,-272(fp)
811060e8:	10800398 	cmpnei	r2,r2,14
811060ec:	1000041e 	bne	r2,zero,81106100 <DDR2_EEPROM_DUMP+0x238>
        printf("(ECC SDRAM width)\n");
811060f0:	012044b4 	movhi	r4,33042
811060f4:	21329204 	addi	r4,r4,-13752
811060f8:	110aeb40 	call	8110aeb4 <puts>
811060fc:	0000aa06 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 17)
81106100:	e0bfbc17 	ldw	r2,-272(fp)
81106104:	10800458 	cmpnei	r2,r2,17
81106108:	1000041e 	bne	r2,zero,8110611c <DDR2_EEPROM_DUMP+0x254>
        printf("(Banks per SDRAM device)\n");
8110610c:	012044b4 	movhi	r4,33042
81106110:	21329704 	addi	r4,r4,-13732
81106114:	110aeb40 	call	8110aeb4 <puts>
81106118:	0000a306 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 18)
8110611c:	e0bfbc17 	ldw	r2,-272(fp)
81106120:	10800498 	cmpnei	r2,r2,18
81106124:	1000041e 	bne	r2,zero,81106138 <DDR2_EEPROM_DUMP+0x270>
        printf("(CAS lantencies supported[bitmap: x x 5 4 3 2 x x])\n");
81106128:	012044b4 	movhi	r4,33042
8110612c:	21329e04 	addi	r4,r4,-13704
81106130:	110aeb40 	call	8110aeb4 <puts>
81106134:	00009c06 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 20)
81106138:	e0bfbc17 	ldw	r2,-272(fp)
8110613c:	10800518 	cmpnei	r2,r2,20
81106140:	1000041e 	bne	r2,zero,81106154 <DDR2_EEPROM_DUMP+0x28c>
        printf("(DIMM Type: x x Mini-UDIMM Mini-RDIMM Micro-DIMM SO-DIMM UDIMMM RDIMM)\n");
81106144:	012044b4 	movhi	r4,33042
81106148:	2132ab04 	addi	r4,r4,-13652
8110614c:	110aeb40 	call	8110aeb4 <puts>
81106150:	00009506 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 22)
81106154:	e0bfbc17 	ldw	r2,-272(fp)
81106158:	10800598 	cmpnei	r2,r2,22
8110615c:	1000041e 	bne	r2,zero,81106170 <DDR2_EEPROM_DUMP+0x2a8>
        printf("(Memory Chip feature bitmap)\n");
81106160:	012044b4 	movhi	r4,33042
81106164:	2132bd04 	addi	r4,r4,-13580
81106168:	110aeb40 	call	8110aeb4 <puts>
8110616c:	00008e06 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 27)
81106170:	e0bfbc17 	ldw	r2,-272(fp)
81106174:	108006d8 	cmpnei	r2,r2,27
81106178:	1000041e 	bne	r2,zero,8110618c <DDR2_EEPROM_DUMP+0x2c4>
        printf("(Minimun row precharge time[tRP;nsx4])\n");
8110617c:	012044b4 	movhi	r4,33042
81106180:	2132c504 	addi	r4,r4,-13548
81106184:	110aeb40 	call	8110aeb4 <puts>
81106188:	00008706 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 28)
8110618c:	e0bfbc17 	ldw	r2,-272(fp)
81106190:	10800718 	cmpnei	r2,r2,28
81106194:	1000041e 	bne	r2,zero,811061a8 <DDR2_EEPROM_DUMP+0x2e0>
        printf("(Minimun row active-row activce delay[tRRD;nsx4])\n");
81106198:	012044b4 	movhi	r4,33042
8110619c:	2132cf04 	addi	r4,r4,-13508
811061a0:	110aeb40 	call	8110aeb4 <puts>
811061a4:	00008006 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 29)
811061a8:	e0bfbc17 	ldw	r2,-272(fp)
811061ac:	10800758 	cmpnei	r2,r2,29
811061b0:	1000041e 	bne	r2,zero,811061c4 <DDR2_EEPROM_DUMP+0x2fc>
        printf("(Minimun RAS to CAS delay[tRCD;nsx4])\n");
811061b4:	012044b4 	movhi	r4,33042
811061b8:	2132dc04 	addi	r4,r4,-13456
811061bc:	110aeb40 	call	8110aeb4 <puts>
811061c0:	00007906 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 30)
811061c4:	e0bfbc17 	ldw	r2,-272(fp)
811061c8:	10800798 	cmpnei	r2,r2,30
811061cc:	1000041e 	bne	r2,zero,811061e0 <DDR2_EEPROM_DUMP+0x318>
        printf("(Minimun acive to precharge time[tRAS;ns])\n");
811061d0:	012044b4 	movhi	r4,33042
811061d4:	2132e604 	addi	r4,r4,-13416
811061d8:	110aeb40 	call	8110aeb4 <puts>
811061dc:	00007206 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 31)
811061e0:	e0bfbc17 	ldw	r2,-272(fp)
811061e4:	108007d8 	cmpnei	r2,r2,31
811061e8:	1000041e 	bne	r2,zero,811061fc <DDR2_EEPROM_DUMP+0x334>
        printf("(Size of each rank[bitmap:512MB,256MB,128MB,16GB,8GB,4GB,2GB,1GB)\n");
811061ec:	012044b4 	movhi	r4,33042
811061f0:	2132f104 	addi	r4,r4,-13372
811061f4:	110aeb40 	call	8110aeb4 <puts>
811061f8:	00006b06 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 36)
811061fc:	e0bfbc17 	ldw	r2,-272(fp)
81106200:	10800918 	cmpnei	r2,r2,36
81106204:	1000041e 	bne	r2,zero,81106218 <DDR2_EEPROM_DUMP+0x350>
        printf("(Minimun write receovery time[tWR;nsx4])\n");
81106208:	012044b4 	movhi	r4,33042
8110620c:	21330204 	addi	r4,r4,-13304
81106210:	110aeb40 	call	8110aeb4 <puts>
81106214:	00006406 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 37)
81106218:	e0bfbc17 	ldw	r2,-272(fp)
8110621c:	10800958 	cmpnei	r2,r2,37
81106220:	1000041e 	bne	r2,zero,81106234 <DDR2_EEPROM_DUMP+0x36c>
        printf("(Internal write to read command delay[tWTR;nsx4])\n");
81106224:	012044b4 	movhi	r4,33042
81106228:	21330d04 	addi	r4,r4,-13260
8110622c:	110aeb40 	call	8110aeb4 <puts>
81106230:	00005d06 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 38)
81106234:	e0bfbc17 	ldw	r2,-272(fp)
81106238:	10800998 	cmpnei	r2,r2,38
8110623c:	1000041e 	bne	r2,zero,81106250 <DDR2_EEPROM_DUMP+0x388>
        printf("(Internal read to precharge command delay[tRTP;nsx4])\n");
81106240:	012044b4 	movhi	r4,33042
81106244:	21331a04 	addi	r4,r4,-13208
81106248:	110aeb40 	call	8110aeb4 <puts>
8110624c:	00005606 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 41)
81106250:	e0bfbc17 	ldw	r2,-272(fp)
81106254:	10800a58 	cmpnei	r2,r2,41
81106258:	1000041e 	bne	r2,zero,8110626c <DDR2_EEPROM_DUMP+0x3a4>
        printf("(Minimun activce to active/refresh time[tRC;ns])\n");
8110625c:	012044b4 	movhi	r4,33042
81106260:	21332804 	addi	r4,r4,-13152
81106264:	110aeb40 	call	8110aeb4 <puts>
81106268:	00004f06 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 42)
8110626c:	e0bfbc17 	ldw	r2,-272(fp)
81106270:	10800a98 	cmpnei	r2,r2,42
81106274:	1000041e 	bne	r2,zero,81106288 <DDR2_EEPROM_DUMP+0x3c0>
        printf("(Minimun refresh to active/refresh time[tRFC;ns])\n");
81106278:	012044b4 	movhi	r4,33042
8110627c:	21333504 	addi	r4,r4,-13100
81106280:	110aeb40 	call	8110aeb4 <puts>
81106284:	00004806 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 62)
81106288:	e0bfbc17 	ldw	r2,-272(fp)
8110628c:	10800f98 	cmpnei	r2,r2,62
81106290:	1000041e 	bne	r2,zero,811062a4 <DDR2_EEPROM_DUMP+0x3dc>
        printf("(SPD Revision)\n");
81106294:	012044b4 	movhi	r4,33042
81106298:	21334204 	addi	r4,r4,-13048
8110629c:	110aeb40 	call	8110aeb4 <puts>
811062a0:	00004106 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 63)
811062a4:	e0bfbc17 	ldw	r2,-272(fp)
811062a8:	10800fd8 	cmpnei	r2,r2,63
811062ac:	1000041e 	bne	r2,zero,811062c0 <DDR2_EEPROM_DUMP+0x3f8>
        printf("(Checksum)\n");
811062b0:	012044b4 	movhi	r4,33042
811062b4:	21334604 	addi	r4,r4,-13032
811062b8:	110aeb40 	call	8110aeb4 <puts>
811062bc:	00003a06 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 64)
811062c0:	e0bfbc17 	ldw	r2,-272(fp)
811062c4:	10801018 	cmpnei	r2,r2,64
811062c8:	1000041e 	bne	r2,zero,811062dc <DDR2_EEPROM_DUMP+0x414>
        printf("(64~71: Manufacturer JEDEC ID)\n");
811062cc:	012044b4 	movhi	r4,33042
811062d0:	21334904 	addi	r4,r4,-13020
811062d4:	110aeb40 	call	8110aeb4 <puts>
811062d8:	00003306 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 72)
811062dc:	e0bfbc17 	ldw	r2,-272(fp)
811062e0:	10801218 	cmpnei	r2,r2,72
811062e4:	1000041e 	bne	r2,zero,811062f8 <DDR2_EEPROM_DUMP+0x430>
        printf("(Module manufacturing location[Vendor-specific code])\n");
811062e8:	012044b4 	movhi	r4,33042
811062ec:	21335104 	addi	r4,r4,-12988
811062f0:	110aeb40 	call	8110aeb4 <puts>
811062f4:	00002c06 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 73)
811062f8:	e0bfbc17 	ldw	r2,-272(fp)
811062fc:	10801258 	cmpnei	r2,r2,73
81106300:	1000041e 	bne	r2,zero,81106314 <DDR2_EEPROM_DUMP+0x44c>
        printf("(73~90: Moduloe part number)\n");
81106304:	012044b4 	movhi	r4,33042
81106308:	21335f04 	addi	r4,r4,-12932
8110630c:	110aeb40 	call	8110aeb4 <puts>
81106310:	00002506 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 91)
81106314:	e0bfbc17 	ldw	r2,-272(fp)
81106318:	108016d8 	cmpnei	r2,r2,91
8110631c:	1000041e 	bne	r2,zero,81106330 <DDR2_EEPROM_DUMP+0x468>
        printf("(91~92: Moduloe revision code)\n");
81106320:	012044b4 	movhi	r4,33042
81106324:	21336704 	addi	r4,r4,-12900
81106328:	110aeb40 	call	8110aeb4 <puts>
8110632c:	00001e06 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 93)
81106330:	e0bfbc17 	ldw	r2,-272(fp)
81106334:	10801758 	cmpnei	r2,r2,93
81106338:	1000041e 	bne	r2,zero,8110634c <DDR2_EEPROM_DUMP+0x484>
        printf("(Manufacture Years since 2000[0-255])\n");
8110633c:	012044b4 	movhi	r4,33042
81106340:	21336f04 	addi	r4,r4,-12868
81106344:	110aeb40 	call	8110aeb4 <puts>
81106348:	00001706 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 94)
8110634c:	e0bfbc17 	ldw	r2,-272(fp)
81106350:	10801798 	cmpnei	r2,r2,94
81106354:	1000041e 	bne	r2,zero,81106368 <DDR2_EEPROM_DUMP+0x4a0>
        printf("(Manufacture Weeks[1-52])\n");
81106358:	012044b4 	movhi	r4,33042
8110635c:	21337904 	addi	r4,r4,-12828
81106360:	110aeb40 	call	8110aeb4 <puts>
81106364:	00001006 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 95)
81106368:	e0bfbc17 	ldw	r2,-272(fp)
8110636c:	108017d8 	cmpnei	r2,r2,95
81106370:	1000041e 	bne	r2,zero,81106384 <DDR2_EEPROM_DUMP+0x4bc>
        printf("(95~98[4-bytes]: Module serial number)\n");
81106374:	012044b4 	movhi	r4,33042
81106378:	21338004 	addi	r4,r4,-12800
8110637c:	110aeb40 	call	8110aeb4 <puts>
81106380:	00000906 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 99)
81106384:	e0bfbc17 	ldw	r2,-272(fp)
81106388:	108018d8 	cmpnei	r2,r2,99
8110638c:	1000041e 	bne	r2,zero,811063a0 <DDR2_EEPROM_DUMP+0x4d8>
        printf("(99~128: Manufacturer-specific data)\n");
81106390:	012044b4 	movhi	r4,33042
81106394:	21338a04 	addi	r4,r4,-12760
81106398:	110aeb40 	call	8110aeb4 <puts>
8110639c:	00000206 	br	811063a8 <DDR2_EEPROM_DUMP+0x4e0>
      else
        printf("\n");
811063a0:	01000284 	movi	r4,10
811063a4:	110addc0 	call	8110addc <putchar>
  }

  alt_u8 szData[256];
  bSuccess = I2C_MultipleRead(I2cSclBase, I2cSdaBase, DeviceAddr, szData, sizeof(szData));
  if (bSuccess){
    for(i = 0; i < 256 && bSuccess; i++){
811063a8:	e0bfbc17 	ldw	r2,-272(fp)
811063ac:	10800044 	addi	r2,r2,1
811063b0:	e0bfbc15 	stw	r2,-272(fp)
811063b4:	e0bfbc17 	ldw	r2,-272(fp)
811063b8:	10804008 	cmpgei	r2,r2,256
811063bc:	1000061e 	bne	r2,zero,811063d8 <DDR2_EEPROM_DUMP+0x510>
811063c0:	e0bfbe17 	ldw	r2,-264(fp)
811063c4:	103ef81e 	bne	r2,zero,81105fa8 <__reset+0xfb0e5fa8>
811063c8:	00000306 	br	811063d8 <DDR2_EEPROM_DUMP+0x510>
        printf("(99~128: Manufacturer-specific data)\n");
      else
        printf("\n");
    }
  } else {
    printf("Failed to dump EEPROM\n"); 
811063cc:	012044b4 	movhi	r4,33042
811063d0:	21339404 	addi	r4,r4,-12720
811063d4:	110aeb40 	call	8110aeb4 <puts>
  }
  printf("\n");
811063d8:	01000284 	movi	r4,10
811063dc:	110addc0 	call	8110addc <putchar>

  return bSuccess;  
811063e0:	e0bfbe17 	ldw	r2,-264(fp)
}
811063e4:	e037883a 	mov	sp,fp
811063e8:	dfc00117 	ldw	ra,4(sp)
811063ec:	df000017 	ldw	fp,0(sp)
811063f0:	dec00204 	addi	sp,sp,8
811063f4:	f800283a 	ret

811063f8 <DDR2_SWITCH_MEMORY>:

bool DDR2_SWITCH_MEMORY(alt_u8 MemoryId){
811063f8:	defffb04 	addi	sp,sp,-20
811063fc:	dfc00415 	stw	ra,16(sp)
81106400:	df000315 	stw	fp,12(sp)
81106404:	df000304 	addi	fp,sp,12
81106408:	2005883a 	mov	r2,r4
8110640c:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess;
	alt_u32 *pDdr2MemAddr = DDR2_EXTENDED_ADDRESS_CONTROL_BASE;
81106410:	00a04834 	movhi	r2,33056
81106414:	108c2204 	addi	r2,r2,12424
81106418:	e0bffe15 	stw	r2,-8(fp)

	  bSuccess = TRUE;
8110641c:	00800044 	movi	r2,1
81106420:	e0bffd15 	stw	r2,-12(fp)
	  switch (MemoryId) {
81106424:	e0bfff03 	ldbu	r2,-4(fp)
81106428:	10c00060 	cmpeqi	r3,r2,1
8110642c:	1800031e 	bne	r3,zero,8110643c <DDR2_SWITCH_MEMORY+0x44>
81106430:	108000a0 	cmpeqi	r2,r2,2
81106434:	1000041e 	bne	r2,zero,81106448 <DDR2_SWITCH_MEMORY+0x50>
81106438:	00000706 	br	81106458 <DDR2_SWITCH_MEMORY+0x60>
	    case DDR2_M1_ID:
	  	  *(pDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
8110643c:	e0bffe17 	ldw	r2,-8(fp)
81106440:	10000015 	stw	zero,0(r2)
	    break;
81106444:	00000806 	br	81106468 <DDR2_SWITCH_MEMORY+0x70>
	    case DDR2_M2_ID:
		  *(pDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
81106448:	e0bffe17 	ldw	r2,-8(fp)
8110644c:	00e00034 	movhi	r3,32768
81106450:	10c00015 	stw	r3,0(r2)
	    break;
81106454:	00000406 	br	81106468 <DDR2_SWITCH_MEMORY+0x70>
	    default:
	      bSuccess = FALSE;
81106458:	e03ffd15 	stw	zero,-12(fp)
		  printf("DR2 Memory ID not identified!! Error switching memories!! \n");
8110645c:	012044b4 	movhi	r4,33042
81106460:	21339a04 	addi	r4,r4,-12696
81106464:	110aeb40 	call	8110aeb4 <puts>
	  }

	  return bSuccess;
81106468:	e0bffd17 	ldw	r2,-12(fp)
}
8110646c:	e037883a 	mov	sp,fp
81106470:	dfc00117 	ldw	ra,4(sp)
81106474:	df000017 	ldw	fp,0(sp)
81106478:	dec00204 	addi	sp,sp,8
8110647c:	f800283a 	ret

81106480 <DDR2_MEMORY_WRITE_TEST>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_WRITE_TEST(alt_u8 MemoryId){
81106480:	deffe304 	addi	sp,sp,-116
81106484:	dfc01c15 	stw	ra,112(sp)
81106488:	df001b15 	stw	fp,108(sp)
8110648c:	dc401a15 	stw	r17,104(sp)
81106490:	dc001915 	stw	r16,100(sp)
81106494:	df001b04 	addi	fp,sp,108
81106498:	2005883a 	mov	r2,r4
8110649c:	e0bffd05 	stb	r2,-12(fp)

  printf("===== DE4 DDR2 Memory Write Test =====\n");
811064a0:	012044b4 	movhi	r4,33042
811064a4:	2133a904 	addi	r4,r4,-12636
811064a8:	110aeb40 	call	8110aeb4 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
811064ac:	00800044 	movi	r2,1
811064b0:	e0bfed15 	stw	r2,-76(fp)
  switch (MemoryId) {
811064b4:	e0bffd03 	ldbu	r2,-12(fp)
811064b8:	10c00060 	cmpeqi	r3,r2,1
811064bc:	1800031e 	bne	r3,zero,811064cc <DDR2_MEMORY_WRITE_TEST+0x4c>
811064c0:	108000a0 	cmpeqi	r2,r2,2
811064c4:	1000081e 	bne	r2,zero,811064e8 <DDR2_MEMORY_WRITE_TEST+0x68>
811064c8:	00000e06 	br	81106504 <DDR2_MEMORY_WRITE_TEST+0x84>
    case DDR2_M1_ID:
      DDR2_SWITCH_MEMORY(MemoryId);
811064cc:	e0bffd03 	ldbu	r2,-12(fp)
811064d0:	1009883a 	mov	r4,r2
811064d4:	11063f80 	call	811063f8 <DDR2_SWITCH_MEMORY>
      Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811064d8:	e03fe515 	stw	zero,-108(fp)
      ByteLen = DDR2_M1_MEMORY_SIZE;
811064dc:	00a00034 	movhi	r2,32768
811064e0:	e0bfe615 	stw	r2,-104(fp)
    break;
811064e4:	00000d06 	br	8110651c <DDR2_MEMORY_WRITE_TEST+0x9c>
    case DDR2_M2_ID:
      DDR2_SWITCH_MEMORY(MemoryId);
811064e8:	e0bffd03 	ldbu	r2,-12(fp)
811064ec:	1009883a 	mov	r4,r2
811064f0:	11063f80 	call	811063f8 <DDR2_SWITCH_MEMORY>
      Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811064f4:	e03fe515 	stw	zero,-108(fp)
      ByteLen = DDR2_M2_MEMORY_SIZE;
811064f8:	00a00034 	movhi	r2,32768
811064fc:	e0bfe615 	stw	r2,-104(fp)
    break;
81106500:	00000606 	br	8110651c <DDR2_MEMORY_WRITE_TEST+0x9c>
    default:
      bSuccess = FALSE;
81106504:	e03fed15 	stw	zero,-76(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81106508:	012044b4 	movhi	r4,33042
8110650c:	2131b904 	addi	r4,r4,-14620
81106510:	110aeb40 	call	8110aeb4 <puts>
      return bSuccess;
81106514:	e0bfed17 	ldw	r2,-76(fp)
81106518:	0000db06 	br	81106888 <DDR2_MEMORY_WRITE_TEST+0x408>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
8110651c:	e0bfe617 	ldw	r2,-104(fp)
81106520:	1004d53a 	srli	r2,r2,20
81106524:	100b883a 	mov	r5,r2
81106528:	012044b4 	movhi	r4,33042
8110652c:	2133b304 	addi	r4,r4,-12596
81106530:	110ad980 	call	8110ad98 <printf>

  int i, nRemainedLen, nAccessLen;
  my_data *pDes;
  
  int nItemNum, nPos;
  const int my_data_size = sizeof(my_data);
81106534:	00800104 	movi	r2,4
81106538:	e0bfee15 	stw	r2,-72(fp)
  int nProgressIndex = 0;
8110653c:	e03fec15 	stw	zero,-80(fp)
  alt_u32 InitValue;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
81106540:	e03fef15 	stw	zero,-68(fp)
  
  for(i = 0; i < 10; i++){
81106544:	e03fe715 	stw	zero,-100(fp)
81106548:	00001506 	br	811065a0 <DDR2_MEMORY_WRITE_TEST+0x120>
    szProgress[i] = ByteLen/10*(i+1);
8110654c:	e0ffe617 	ldw	r3,-104(fp)
81106550:	00b33374 	movhi	r2,52429
81106554:	10b33344 	addi	r2,r2,-13107
81106558:	1888383a 	mulxuu	r4,r3,r2
8110655c:	1885383a 	mul	r2,r3,r2
81106560:	1021883a 	mov	r16,r2
81106564:	2023883a 	mov	r17,r4
81106568:	8804d0fa 	srli	r2,r17,3
8110656c:	e0ffe717 	ldw	r3,-100(fp)
81106570:	18c00044 	addi	r3,r3,1
81106574:	10c7383a 	mul	r3,r2,r3
81106578:	e0bfe717 	ldw	r2,-100(fp)
8110657c:	1085883a 	add	r2,r2,r2
81106580:	1085883a 	add	r2,r2,r2
81106584:	e13fe504 	addi	r4,fp,-108
81106588:	2085883a 	add	r2,r4,r2
8110658c:	10800e04 	addi	r2,r2,56
81106590:	10c00015 	stw	r3,0(r2)
  int nProgressIndex = 0;
  alt_u32 InitValue;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
  
  for(i = 0; i < 10; i++){
81106594:	e0bfe717 	ldw	r2,-100(fp)
81106598:	10800044 	addi	r2,r2,1
8110659c:	e0bfe715 	stw	r2,-100(fp)
811065a0:	e0bfe717 	ldw	r2,-100(fp)
811065a4:	10800290 	cmplti	r2,r2,10
811065a8:	103fe81e 	bne	r2,zero,8110654c <__reset+0xfb0e654c>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
811065ac:	d0a04817 	ldw	r2,-32480(gp)
    szProgress[i] = ByteLen/10*(i+1);
  }
  InitValue = alt_nticks();
811065b0:	e0bff015 	stw	r2,-64(fp)
  nItemNum = sizeof(szData)/sizeof(szData[0]);
811065b4:	00804004 	movi	r2,256
811065b8:	e0bfea15 	stw	r2,-88(fp)
  for(i = 0; i < nItemNum; i++){
811065bc:	e03fe715 	stw	zero,-100(fp)
811065c0:	00001e06 	br	8110663c <DDR2_MEMORY_WRITE_TEST+0x1bc>
    if (i == 0) {
811065c4:	e0bfe717 	ldw	r2,-100(fp)
811065c8:	1000091e 	bne	r2,zero,811065f0 <DDR2_MEMORY_WRITE_TEST+0x170>
      szData[i] = InitValue;
811065cc:	00a044b4 	movhi	r2,33042
811065d0:	10be9404 	addi	r2,r2,-1456
811065d4:	e0ffe717 	ldw	r3,-100(fp)
811065d8:	18c7883a 	add	r3,r3,r3
811065dc:	18c7883a 	add	r3,r3,r3
811065e0:	10c5883a 	add	r2,r2,r3
811065e4:	e0fff017 	ldw	r3,-64(fp)
811065e8:	10c00015 	stw	r3,0(r2)
811065ec:	00001006 	br	81106630 <DDR2_MEMORY_WRITE_TEST+0x1b0>
    } else {
      szData[i] = szData[i-1] * 13;
811065f0:	e0bfe717 	ldw	r2,-100(fp)
811065f4:	10ffffc4 	addi	r3,r2,-1
811065f8:	00a044b4 	movhi	r2,33042
811065fc:	10be9404 	addi	r2,r2,-1456
81106600:	18c7883a 	add	r3,r3,r3
81106604:	18c7883a 	add	r3,r3,r3
81106608:	10c5883a 	add	r2,r2,r3
8110660c:	10800017 	ldw	r2,0(r2)
81106610:	11000364 	muli	r4,r2,13
81106614:	00a044b4 	movhi	r2,33042
81106618:	10be9404 	addi	r2,r2,-1456
8110661c:	e0ffe717 	ldw	r3,-100(fp)
81106620:	18c7883a 	add	r3,r3,r3
81106624:	18c7883a 	add	r3,r3,r3
81106628:	10c5883a 	add	r2,r2,r3
8110662c:	11000015 	stw	r4,0(r2)
  for(i = 0; i < 10; i++){
    szProgress[i] = ByteLen/10*(i+1);
  }
  InitValue = alt_nticks();
  nItemNum = sizeof(szData)/sizeof(szData[0]);
  for(i = 0; i < nItemNum; i++){
81106630:	e0bfe717 	ldw	r2,-100(fp)
81106634:	10800044 	addi	r2,r2,1
81106638:	e0bfe715 	stw	r2,-100(fp)
8110663c:	e0ffe717 	ldw	r3,-100(fp)
81106640:	e0bfea17 	ldw	r2,-88(fp)
81106644:	18bfdf16 	blt	r3,r2,811065c4 <__reset+0xfb0e65c4>
      szData[i] = InitValue;
    } else {
      szData[i] = szData[i-1] * 13;
    }
  }
  szData[nItemNum-1] = 0xAAAAAAAA;
81106648:	e0bfea17 	ldw	r2,-88(fp)
8110664c:	10ffffc4 	addi	r3,r2,-1
81106650:	00a044b4 	movhi	r2,33042
81106654:	10be9404 	addi	r2,r2,-1456
81106658:	18c7883a 	add	r3,r3,r3
8110665c:	18c7883a 	add	r3,r3,r3
81106660:	10c7883a 	add	r3,r2,r3
81106664:	00aaaaf4 	movhi	r2,43691
81106668:	10aaaa84 	addi	r2,r2,-21846
8110666c:	18800015 	stw	r2,0(r3)
  szData[nItemNum-2] = 0x55555555;
81106670:	e0bfea17 	ldw	r2,-88(fp)
81106674:	10ffff84 	addi	r3,r2,-2
81106678:	00a044b4 	movhi	r2,33042
8110667c:	10be9404 	addi	r2,r2,-1456
81106680:	18c7883a 	add	r3,r3,r3
81106684:	18c7883a 	add	r3,r3,r3
81106688:	10c7883a 	add	r3,r2,r3
8110668c:	00955574 	movhi	r2,21845
81106690:	10955544 	addi	r2,r2,21845
81106694:	18800015 	stw	r2,0(r3)
  szData[nItemNum-3] = 0x00000000;
81106698:	e0bfea17 	ldw	r2,-88(fp)
8110669c:	10ffff44 	addi	r3,r2,-3
811066a0:	00a044b4 	movhi	r2,33042
811066a4:	10be9404 	addi	r2,r2,-1456
811066a8:	18c7883a 	add	r3,r3,r3
811066ac:	18c7883a 	add	r3,r3,r3
811066b0:	10c5883a 	add	r2,r2,r3
811066b4:	10000015 	stw	zero,0(r2)
  szData[nItemNum-4] = 0xFFFFFFFF;
811066b8:	e0bfea17 	ldw	r2,-88(fp)
811066bc:	10ffff04 	addi	r3,r2,-4
811066c0:	00a044b4 	movhi	r2,33042
811066c4:	10be9404 	addi	r2,r2,-1456
811066c8:	18c7883a 	add	r3,r3,r3
811066cc:	18c7883a 	add	r3,r3,r3
811066d0:	10c5883a 	add	r2,r2,r3
811066d4:	00ffffc4 	movi	r3,-1
811066d8:	10c00015 	stw	r3,0(r2)

  printf("Writing data...\n");
811066dc:	012044b4 	movhi	r4,33042
811066e0:	2133b904 	addi	r4,r4,-12572
811066e4:	110aeb40 	call	8110aeb4 <puts>
811066e8:	d0a04817 	ldw	r2,-32480(gp)
  TimeStart = alt_nticks();
811066ec:	e0bff115 	stw	r2,-60(fp)
  pDes = (my_data *)Ddr2Base;
811066f0:	e0bfe517 	ldw	r2,-108(fp)
811066f4:	e0bfe915 	stw	r2,-92(fp)
  nAccessLen = sizeof(szData);
811066f8:	00810004 	movi	r2,1024
811066fc:	e0bfe815 	stw	r2,-96(fp)
  nItemNum = nAccessLen / my_data_size;
81106700:	e0ffe817 	ldw	r3,-96(fp)
81106704:	e0bfee17 	ldw	r2,-72(fp)
81106708:	1885283a 	div	r2,r3,r2
8110670c:	e0bfea15 	stw	r2,-88(fp)
  nPos = 0;
81106710:	e03feb15 	stw	zero,-84(fp)
  while(nPos < ByteLen){
81106714:	00003306 	br	811067e4 <DDR2_MEMORY_WRITE_TEST+0x364>
    nRemainedLen = ByteLen - nPos;
81106718:	e0bfeb17 	ldw	r2,-84(fp)
8110671c:	e0ffe617 	ldw	r3,-104(fp)
81106720:	1885c83a 	sub	r2,r3,r2
81106724:	e0bff215 	stw	r2,-56(fp)
    if (nAccessLen > nRemainedLen){
81106728:	e0bfe817 	ldw	r2,-96(fp)
8110672c:	e0fff217 	ldw	r3,-56(fp)
81106730:	1880060e 	bge	r3,r2,8110674c <DDR2_MEMORY_WRITE_TEST+0x2cc>
      nAccessLen = nRemainedLen;
81106734:	e0bff217 	ldw	r2,-56(fp)
81106738:	e0bfe815 	stw	r2,-96(fp)
      nItemNum = nAccessLen / my_data_size;
8110673c:	e0ffe817 	ldw	r3,-96(fp)
81106740:	e0bfee17 	ldw	r2,-72(fp)
81106744:	1885283a 	div	r2,r3,r2
81106748:	e0bfea15 	stw	r2,-88(fp)
    }
    memcpy(pDes, szData, nAccessLen);
8110674c:	e0bfe817 	ldw	r2,-96(fp)
81106750:	100d883a 	mov	r6,r2
81106754:	016044b4 	movhi	r5,33042
81106758:	297e9404 	addi	r5,r5,-1456
8110675c:	e13fe917 	ldw	r4,-92(fp)
81106760:	110ac200 	call	8110ac20 <memcpy>
    pDes += nItemNum;
81106764:	e0bfea17 	ldw	r2,-88(fp)
81106768:	1085883a 	add	r2,r2,r2
8110676c:	1085883a 	add	r2,r2,r2
81106770:	1007883a 	mov	r3,r2
81106774:	e0bfe917 	ldw	r2,-92(fp)
81106778:	10c5883a 	add	r2,r2,r3
8110677c:	e0bfe915 	stw	r2,-92(fp)
    nPos += nAccessLen;
81106780:	e0ffeb17 	ldw	r3,-84(fp)
81106784:	e0bfe817 	ldw	r2,-96(fp)
81106788:	1885883a 	add	r2,r3,r2
8110678c:	e0bfeb15 	stw	r2,-84(fp)
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
81106790:	e0bfec17 	ldw	r2,-80(fp)
81106794:	10800288 	cmpgei	r2,r2,10
81106798:	1000121e 	bne	r2,zero,811067e4 <DDR2_MEMORY_WRITE_TEST+0x364>
8110679c:	e0bfec17 	ldw	r2,-80(fp)
811067a0:	1085883a 	add	r2,r2,r2
811067a4:	1085883a 	add	r2,r2,r2
811067a8:	e0ffe504 	addi	r3,fp,-108
811067ac:	1885883a 	add	r2,r3,r2
811067b0:	10800e04 	addi	r2,r2,56
811067b4:	10800017 	ldw	r2,0(r2)
811067b8:	e0ffeb17 	ldw	r3,-84(fp)
811067bc:	18800936 	bltu	r3,r2,811067e4 <DDR2_MEMORY_WRITE_TEST+0x364>
      nProgressIndex++;
811067c0:	e0bfec17 	ldw	r2,-80(fp)
811067c4:	10800044 	addi	r2,r2,1
811067c8:	e0bfec15 	stw	r2,-80(fp)
      printf("%02d%% ", nProgressIndex*10);
811067cc:	e0bfec17 	ldw	r2,-80(fp)
811067d0:	108002a4 	muli	r2,r2,10
811067d4:	100b883a 	mov	r5,r2
811067d8:	012044b4 	movhi	r4,33042
811067dc:	2133bd04 	addi	r4,r4,-12556
811067e0:	110ad980 	call	8110ad98 <printf>
  TimeStart = alt_nticks();
  pDes = (my_data *)Ddr2Base;
  nAccessLen = sizeof(szData);
  nItemNum = nAccessLen / my_data_size;
  nPos = 0;
  while(nPos < ByteLen){
811067e4:	e0ffeb17 	ldw	r3,-84(fp)
811067e8:	e0bfe617 	ldw	r2,-104(fp)
811067ec:	18bfca36 	bltu	r3,r2,81106718 <__reset+0xfb0e6718>
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
      nProgressIndex++;
      printf("%02d%% ", nProgressIndex*10);
    }
  }
  alt_dcache_flush_all();
811067f0:	11173f80 	call	811173f8 <alt_dcache_flush_all>
  printf("\n");
811067f4:	01000284 	movi	r4,10
811067f8:	110addc0 	call	8110addc <putchar>
811067fc:	d0e04817 	ldw	r3,-32480(gp)

  TimeElapsed = alt_nticks() - TimeStart;
81106800:	e0bff117 	ldw	r2,-60(fp)
81106804:	1885c83a 	sub	r2,r3,r2
81106808:	e0bfef15 	stw	r2,-68(fp)
  if (bSuccess){
8110680c:	e0bfed17 	ldw	r2,-76(fp)
81106810:	10001726 	beq	r2,zero,81106870 <DDR2_MEMORY_WRITE_TEST+0x3f0>
    printf("DDR2 write test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81106814:	e13fef17 	ldw	r4,-68(fp)
81106818:	1109ee00 	call	81109ee0 <__floatsisf>
8110681c:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81106820:	d0a04717 	ldw	r2,-32484(gp)
81106824:	1009883a 	mov	r4,r2
81106828:	110a0040 	call	8110a004 <__floatunsisf>
8110682c:	1007883a 	mov	r3,r2
81106830:	180b883a 	mov	r5,r3
81106834:	8009883a 	mov	r4,r16
81106838:	11096a40 	call	811096a4 <__divsf3>
8110683c:	1007883a 	mov	r3,r2
81106840:	1805883a 	mov	r2,r3
81106844:	1009883a 	mov	r4,r2
81106848:	110a80c0 	call	8110a80c <__extendsfdf2>
8110684c:	1009883a 	mov	r4,r2
81106850:	180b883a 	mov	r5,r3
81106854:	200d883a 	mov	r6,r4
81106858:	280f883a 	mov	r7,r5
8110685c:	e17fe617 	ldw	r5,-104(fp)
81106860:	012044b4 	movhi	r4,33042
81106864:	2133bf04 	addi	r4,r4,-12548
81106868:	110ad980 	call	8110ad98 <printf>
8110686c:	00000306 	br	8110687c <DDR2_MEMORY_WRITE_TEST+0x3fc>
  } else {
    printf("DDR2 write test fail\n");
81106870:	012044b4 	movhi	r4,33042
81106874:	2133cb04 	addi	r4,r4,-12500
81106878:	110aeb40 	call	8110aeb4 <puts>
  }
  printf("\n");
8110687c:	01000284 	movi	r4,10
81106880:	110addc0 	call	8110addc <putchar>

  return bSuccess;
81106884:	e0bfed17 	ldw	r2,-76(fp)
}
81106888:	e6fffe04 	addi	sp,fp,-8
8110688c:	dfc00317 	ldw	ra,12(sp)
81106890:	df000217 	ldw	fp,8(sp)
81106894:	dc400117 	ldw	r17,4(sp)
81106898:	dc000017 	ldw	r16,0(sp)
8110689c:	dec00404 	addi	sp,sp,16
811068a0:	f800283a 	ret

811068a4 <DDR2_MEMORY_READ_TEST>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_READ_TEST(alt_u8 MemoryId){
811068a4:	deffe304 	addi	sp,sp,-116
811068a8:	dfc01c15 	stw	ra,112(sp)
811068ac:	df001b15 	stw	fp,108(sp)
811068b0:	dc401a15 	stw	r17,104(sp)
811068b4:	dc001915 	stw	r16,100(sp)
811068b8:	df001b04 	addi	fp,sp,108
811068bc:	2005883a 	mov	r2,r4
811068c0:	e0bffd05 	stb	r2,-12(fp)

  printf("===== DE4 DDR2 Memory Read Test =====\n");
811068c4:	012044b4 	movhi	r4,33042
811068c8:	2133d104 	addi	r4,r4,-12476
811068cc:	110aeb40 	call	8110aeb4 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
811068d0:	00800044 	movi	r2,1
811068d4:	e0bfe515 	stw	r2,-108(fp)
  switch (MemoryId) {
811068d8:	e0bffd03 	ldbu	r2,-12(fp)
811068dc:	10c00060 	cmpeqi	r3,r2,1
811068e0:	1800031e 	bne	r3,zero,811068f0 <DDR2_MEMORY_READ_TEST+0x4c>
811068e4:	108000a0 	cmpeqi	r2,r2,2
811068e8:	1000081e 	bne	r2,zero,8110690c <DDR2_MEMORY_READ_TEST+0x68>
811068ec:	00000e06 	br	81106928 <DDR2_MEMORY_READ_TEST+0x84>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
811068f0:	e0bffd03 	ldbu	r2,-12(fp)
811068f4:	1009883a 	mov	r4,r2
811068f8:	11063f80 	call	811063f8 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811068fc:	e03fe615 	stw	zero,-104(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
81106900:	00a00034 	movhi	r2,32768
81106904:	e0bfe715 	stw	r2,-100(fp)
    break;
81106908:	00000d06 	br	81106940 <DDR2_MEMORY_READ_TEST+0x9c>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
8110690c:	e0bffd03 	ldbu	r2,-12(fp)
81106910:	1009883a 	mov	r4,r2
81106914:	11063f80 	call	811063f8 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81106918:	e03fe615 	stw	zero,-104(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
8110691c:	00a00034 	movhi	r2,32768
81106920:	e0bfe715 	stw	r2,-100(fp)
    break;
81106924:	00000606 	br	81106940 <DDR2_MEMORY_READ_TEST+0x9c>
    default:
      bSuccess = FALSE;
81106928:	e03fe515 	stw	zero,-108(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
8110692c:	012044b4 	movhi	r4,33042
81106930:	2131b904 	addi	r4,r4,-14620
81106934:	110aeb40 	call	8110aeb4 <puts>
      return bSuccess;
81106938:	e0bfe517 	ldw	r2,-108(fp)
8110693c:	0000b806 	br	81106c20 <DDR2_MEMORY_READ_TEST+0x37c>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
81106940:	e0bfe717 	ldw	r2,-100(fp)
81106944:	1004d53a 	srli	r2,r2,20
81106948:	100b883a 	mov	r5,r2
8110694c:	012044b4 	movhi	r4,33042
81106950:	2133b304 	addi	r4,r4,-12596
81106954:	110ad980 	call	8110ad98 <printf>

  int i, nRemainedLen, nAccessLen;
  my_data *pDes, *pSrc;
  int nItemNum, nPos;
  nItemNum = sizeof(szData)/sizeof(szData[0]);
81106958:	00804004 	movi	r2,256
8110695c:	e0bfec15 	stw	r2,-80(fp)
  const int my_data_size = sizeof(my_data);
81106960:	00800104 	movi	r2,4
81106964:	e0bfef15 	stw	r2,-68(fp)
  nAccessLen = nItemNum * my_data_size;
81106968:	e0ffec17 	ldw	r3,-80(fp)
8110696c:	e0bfef17 	ldw	r2,-68(fp)
81106970:	1885383a 	mul	r2,r3,r2
81106974:	e0bfe915 	stw	r2,-92(fp)
  int nProgressIndex = 0;
81106978:	e03fee15 	stw	zero,-72(fp)
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
8110697c:	e03ff015 	stw	zero,-64(fp)

  for(i=0;i<10;i++){
81106980:	e03fe815 	stw	zero,-96(fp)
81106984:	00001506 	br	811069dc <DDR2_MEMORY_READ_TEST+0x138>
    szProgress[i] = ByteLen/10*(i+1);
81106988:	e0ffe717 	ldw	r3,-100(fp)
8110698c:	00b33374 	movhi	r2,52429
81106990:	10b33344 	addi	r2,r2,-13107
81106994:	1888383a 	mulxuu	r4,r3,r2
81106998:	1885383a 	mul	r2,r3,r2
8110699c:	1021883a 	mov	r16,r2
811069a0:	2023883a 	mov	r17,r4
811069a4:	8804d0fa 	srli	r2,r17,3
811069a8:	e0ffe817 	ldw	r3,-96(fp)
811069ac:	18c00044 	addi	r3,r3,1
811069b0:	10c7383a 	mul	r3,r2,r3
811069b4:	e0bfe817 	ldw	r2,-96(fp)
811069b8:	1085883a 	add	r2,r2,r2
811069bc:	1085883a 	add	r2,r2,r2
811069c0:	e13fe504 	addi	r4,fp,-108
811069c4:	2085883a 	add	r2,r4,r2
811069c8:	10800e04 	addi	r2,r2,56
811069cc:	10c00015 	stw	r3,0(r2)
  nAccessLen = nItemNum * my_data_size;
  int nProgressIndex = 0;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;

  for(i=0;i<10;i++){
811069d0:	e0bfe817 	ldw	r2,-96(fp)
811069d4:	10800044 	addi	r2,r2,1
811069d8:	e0bfe815 	stw	r2,-96(fp)
811069dc:	e0bfe817 	ldw	r2,-96(fp)
811069e0:	10800290 	cmplti	r2,r2,10
811069e4:	103fe81e 	bne	r2,zero,81106988 <__reset+0xfb0e6988>
    szProgress[i] = ByteLen/10*(i+1);
  }

  nProgressIndex = 0;
811069e8:	e03fee15 	stw	zero,-72(fp)
  printf("Reading/Verifying Data...\n");
811069ec:	012044b4 	movhi	r4,33042
811069f0:	2133db04 	addi	r4,r4,-12436
811069f4:	110aeb40 	call	8110aeb4 <puts>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
811069f8:	d0a04817 	ldw	r2,-32480(gp)
  TimeStart = alt_nticks();
811069fc:	e0bff115 	stw	r2,-60(fp)

  pSrc = (my_data *)Ddr2Base;
81106a00:	e0bfe617 	ldw	r2,-104(fp)
81106a04:	e0bfeb15 	stw	r2,-84(fp)
  nAccessLen = sizeof(szData);
81106a08:	00810004 	movi	r2,1024
81106a0c:	e0bfe915 	stw	r2,-92(fp)
  nItemNum = nAccessLen / my_data_size;
81106a10:	e0ffe917 	ldw	r3,-92(fp)
81106a14:	e0bfef17 	ldw	r2,-68(fp)
81106a18:	1885283a 	div	r2,r3,r2
81106a1c:	e0bfec15 	stw	r2,-80(fp)
  nPos = 0;
81106a20:	e03fed15 	stw	zero,-76(fp)
  while(bSuccess && nPos < ByteLen){
81106a24:	00005406 	br	81106b78 <DDR2_MEMORY_READ_TEST+0x2d4>
    nRemainedLen = ByteLen - nPos;
81106a28:	e0bfed17 	ldw	r2,-76(fp)
81106a2c:	e0ffe717 	ldw	r3,-100(fp)
81106a30:	1885c83a 	sub	r2,r3,r2
81106a34:	e0bff215 	stw	r2,-56(fp)
    if (nAccessLen > nRemainedLen){
81106a38:	e0bfe917 	ldw	r2,-92(fp)
81106a3c:	e0fff217 	ldw	r3,-56(fp)
81106a40:	1880060e 	bge	r3,r2,81106a5c <DDR2_MEMORY_READ_TEST+0x1b8>
      nAccessLen = nRemainedLen;
81106a44:	e0bff217 	ldw	r2,-56(fp)
81106a48:	e0bfe915 	stw	r2,-92(fp)
      nItemNum = nAccessLen / my_data_size;
81106a4c:	e0ffe917 	ldw	r3,-92(fp)
81106a50:	e0bfef17 	ldw	r2,-68(fp)
81106a54:	1885283a 	div	r2,r3,r2
81106a58:	e0bfec15 	stw	r2,-80(fp)
    }
    pDes = szData;
81106a5c:	00a044b4 	movhi	r2,33042
81106a60:	10be9404 	addi	r2,r2,-1456
81106a64:	e0bfea15 	stw	r2,-88(fp)
    for(i=0 ; i < nItemNum && bSuccess; i++){
81106a68:	e03fe815 	stw	zero,-96(fp)
81106a6c:	00002406 	br	81106b00 <DDR2_MEMORY_READ_TEST+0x25c>
      if (*pSrc++ != *pDes++){
81106a70:	e0bfeb17 	ldw	r2,-84(fp)
81106a74:	10c00104 	addi	r3,r2,4
81106a78:	e0ffeb15 	stw	r3,-84(fp)
81106a7c:	10c00017 	ldw	r3,0(r2)
81106a80:	e0bfea17 	ldw	r2,-88(fp)
81106a84:	11000104 	addi	r4,r2,4
81106a88:	e13fea15 	stw	r4,-88(fp)
81106a8c:	10800017 	ldw	r2,0(r2)
81106a90:	18801826 	beq	r3,r2,81106af4 <DDR2_MEMORY_READ_TEST+0x250>
        printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n", (int)*(pSrc-1), (int)szData[i], (nPos/my_data_size)+i);
81106a94:	e0bfeb17 	ldw	r2,-84(fp)
81106a98:	10bfff04 	addi	r2,r2,-4
81106a9c:	10800017 	ldw	r2,0(r2)
81106aa0:	1009883a 	mov	r4,r2
81106aa4:	00a044b4 	movhi	r2,33042
81106aa8:	10be9404 	addi	r2,r2,-1456
81106aac:	e0ffe817 	ldw	r3,-96(fp)
81106ab0:	18c7883a 	add	r3,r3,r3
81106ab4:	18c7883a 	add	r3,r3,r3
81106ab8:	10c5883a 	add	r2,r2,r3
81106abc:	10800017 	ldw	r2,0(r2)
81106ac0:	100b883a 	mov	r5,r2
81106ac4:	e0ffed17 	ldw	r3,-76(fp)
81106ac8:	e0bfef17 	ldw	r2,-68(fp)
81106acc:	1887283a 	div	r3,r3,r2
81106ad0:	e0bfe817 	ldw	r2,-96(fp)
81106ad4:	1885883a 	add	r2,r3,r2
81106ad8:	100f883a 	mov	r7,r2
81106adc:	280d883a 	mov	r6,r5
81106ae0:	200b883a 	mov	r5,r4
81106ae4:	012044b4 	movhi	r4,33042
81106ae8:	2133e204 	addi	r4,r4,-12408
81106aec:	110ad980 	call	8110ad98 <printf>
        bSuccess = FALSE;
81106af0:	e03fe515 	stw	zero,-108(fp)
    if (nAccessLen > nRemainedLen){
      nAccessLen = nRemainedLen;
      nItemNum = nAccessLen / my_data_size;
    }
    pDes = szData;
    for(i=0 ; i < nItemNum && bSuccess; i++){
81106af4:	e0bfe817 	ldw	r2,-96(fp)
81106af8:	10800044 	addi	r2,r2,1
81106afc:	e0bfe815 	stw	r2,-96(fp)
81106b00:	e0ffe817 	ldw	r3,-96(fp)
81106b04:	e0bfec17 	ldw	r2,-80(fp)
81106b08:	1880020e 	bge	r3,r2,81106b14 <DDR2_MEMORY_READ_TEST+0x270>
81106b0c:	e0bfe517 	ldw	r2,-108(fp)
81106b10:	103fd71e 	bne	r2,zero,81106a70 <__reset+0xfb0e6a70>
      if (*pSrc++ != *pDes++){
        printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n", (int)*(pSrc-1), (int)szData[i], (nPos/my_data_size)+i);
        bSuccess = FALSE;
      }
    }
    nPos += nAccessLen;
81106b14:	e0ffed17 	ldw	r3,-76(fp)
81106b18:	e0bfe917 	ldw	r2,-92(fp)
81106b1c:	1885883a 	add	r2,r3,r2
81106b20:	e0bfed15 	stw	r2,-76(fp)
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
81106b24:	e0bfee17 	ldw	r2,-72(fp)
81106b28:	10800288 	cmpgei	r2,r2,10
81106b2c:	1000121e 	bne	r2,zero,81106b78 <DDR2_MEMORY_READ_TEST+0x2d4>
81106b30:	e0bfee17 	ldw	r2,-72(fp)
81106b34:	1085883a 	add	r2,r2,r2
81106b38:	1085883a 	add	r2,r2,r2
81106b3c:	e0ffe504 	addi	r3,fp,-108
81106b40:	1885883a 	add	r2,r3,r2
81106b44:	10800e04 	addi	r2,r2,56
81106b48:	10800017 	ldw	r2,0(r2)
81106b4c:	e0ffed17 	ldw	r3,-76(fp)
81106b50:	18800936 	bltu	r3,r2,81106b78 <DDR2_MEMORY_READ_TEST+0x2d4>
      nProgressIndex++;
81106b54:	e0bfee17 	ldw	r2,-72(fp)
81106b58:	10800044 	addi	r2,r2,1
81106b5c:	e0bfee15 	stw	r2,-72(fp)
      printf("%02d%% ", nProgressIndex*10);
81106b60:	e0bfee17 	ldw	r2,-72(fp)
81106b64:	108002a4 	muli	r2,r2,10
81106b68:	100b883a 	mov	r5,r2
81106b6c:	012044b4 	movhi	r4,33042
81106b70:	2133bd04 	addi	r4,r4,-12556
81106b74:	110ad980 	call	8110ad98 <printf>

  pSrc = (my_data *)Ddr2Base;
  nAccessLen = sizeof(szData);
  nItemNum = nAccessLen / my_data_size;
  nPos = 0;
  while(bSuccess && nPos < ByteLen){
81106b78:	e0bfe517 	ldw	r2,-108(fp)
81106b7c:	10000326 	beq	r2,zero,81106b8c <DDR2_MEMORY_READ_TEST+0x2e8>
81106b80:	e0ffed17 	ldw	r3,-76(fp)
81106b84:	e0bfe717 	ldw	r2,-100(fp)
81106b88:	18bfa736 	bltu	r3,r2,81106a28 <__reset+0xfb0e6a28>
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
      nProgressIndex++;
      printf("%02d%% ", nProgressIndex*10);
    }
  }
  printf("\n");
81106b8c:	01000284 	movi	r4,10
81106b90:	110addc0 	call	8110addc <putchar>
81106b94:	d0e04817 	ldw	r3,-32480(gp)

  TimeElapsed = alt_nticks() - TimeStart;
81106b98:	e0bff117 	ldw	r2,-60(fp)
81106b9c:	1885c83a 	sub	r2,r3,r2
81106ba0:	e0bff015 	stw	r2,-64(fp)
  if (bSuccess){
81106ba4:	e0bfe517 	ldw	r2,-108(fp)
81106ba8:	10001726 	beq	r2,zero,81106c08 <DDR2_MEMORY_READ_TEST+0x364>
    printf("DDR2 read test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81106bac:	e13ff017 	ldw	r4,-64(fp)
81106bb0:	1109ee00 	call	81109ee0 <__floatsisf>
81106bb4:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81106bb8:	d0a04717 	ldw	r2,-32484(gp)
81106bbc:	1009883a 	mov	r4,r2
81106bc0:	110a0040 	call	8110a004 <__floatunsisf>
81106bc4:	1007883a 	mov	r3,r2
81106bc8:	180b883a 	mov	r5,r3
81106bcc:	8009883a 	mov	r4,r16
81106bd0:	11096a40 	call	811096a4 <__divsf3>
81106bd4:	1007883a 	mov	r3,r2
81106bd8:	1805883a 	mov	r2,r3
81106bdc:	1009883a 	mov	r4,r2
81106be0:	110a80c0 	call	8110a80c <__extendsfdf2>
81106be4:	1009883a 	mov	r4,r2
81106be8:	180b883a 	mov	r5,r3
81106bec:	200d883a 	mov	r6,r4
81106bf0:	280f883a 	mov	r7,r5
81106bf4:	e17fe717 	ldw	r5,-100(fp)
81106bf8:	012044b4 	movhi	r4,33042
81106bfc:	2133f004 	addi	r4,r4,-12352
81106c00:	110ad980 	call	8110ad98 <printf>
81106c04:	00000306 	br	81106c14 <DDR2_MEMORY_READ_TEST+0x370>
  } else {
    printf("DDR2 read test fail\n");
81106c08:	012044b4 	movhi	r4,33042
81106c0c:	2133fc04 	addi	r4,r4,-12304
81106c10:	110aeb40 	call	8110aeb4 <puts>
  }
  printf("\n");
81106c14:	01000284 	movi	r4,10
81106c18:	110addc0 	call	8110addc <putchar>

  return bSuccess;
81106c1c:	e0bfe517 	ldw	r2,-108(fp)
}
81106c20:	e6fffe04 	addi	sp,fp,-8
81106c24:	dfc00317 	ldw	ra,12(sp)
81106c28:	df000217 	ldw	fp,8(sp)
81106c2c:	dc400117 	ldw	r17,4(sp)
81106c30:	dc000017 	ldw	r16,0(sp)
81106c34:	dec00404 	addi	sp,sp,16
81106c38:	f800283a 	ret

81106c3c <DDR2_MEMORY_RANDOM_WRITE_TEST>:
 * @param [in] bTime  Controla se a duração da função será medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_RANDOM_WRITE_TEST(alt_u8 MemoryId, bool bVerbose, bool bTime){
81106c3c:	deffed04 	addi	sp,sp,-76
81106c40:	dfc01215 	stw	ra,72(sp)
81106c44:	df001115 	stw	fp,68(sp)
81106c48:	dcc01015 	stw	r19,64(sp)
81106c4c:	dc800f15 	stw	r18,60(sp)
81106c50:	dc400e15 	stw	r17,56(sp)
81106c54:	dc000d15 	stw	r16,52(sp)
81106c58:	df001104 	addi	fp,sp,68
81106c5c:	2005883a 	mov	r2,r4
81106c60:	e17ffa15 	stw	r5,-24(fp)
81106c64:	e1bffb15 	stw	r6,-20(fp)
81106c68:	e0bff905 	stb	r2,-28(fp)

  printf("===== DE4 DDR2 Memory Random Write Test =====\n");
81106c6c:	012044b4 	movhi	r4,33042
81106c70:	21340104 	addi	r4,r4,-12284
81106c74:	110aeb40 	call	8110aeb4 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81106c78:	00800044 	movi	r2,1
81106c7c:	e0bff415 	stw	r2,-48(fp)
  switch (MemoryId) {
81106c80:	e0bff903 	ldbu	r2,-28(fp)
81106c84:	10c00060 	cmpeqi	r3,r2,1
81106c88:	1800031e 	bne	r3,zero,81106c98 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x5c>
81106c8c:	108000a0 	cmpeqi	r2,r2,2
81106c90:	1000081e 	bne	r2,zero,81106cb4 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x78>
81106c94:	00000e06 	br	81106cd0 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x94>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81106c98:	e0bff903 	ldbu	r2,-28(fp)
81106c9c:	1009883a 	mov	r4,r2
81106ca0:	11063f80 	call	811063f8 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81106ca4:	e03fef15 	stw	zero,-68(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
81106ca8:	00a00034 	movhi	r2,32768
81106cac:	e0bff015 	stw	r2,-64(fp)
    break;
81106cb0:	00000d06 	br	81106ce8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0xac>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81106cb4:	e0bff903 	ldbu	r2,-28(fp)
81106cb8:	1009883a 	mov	r4,r2
81106cbc:	11063f80 	call	811063f8 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81106cc0:	e03fef15 	stw	zero,-68(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
81106cc4:	00a00034 	movhi	r2,32768
81106cc8:	e0bff015 	stw	r2,-64(fp)
    break;
81106ccc:	00000606 	br	81106ce8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0xac>
    default:
      bSuccess = FALSE;
81106cd0:	e03ff415 	stw	zero,-48(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81106cd4:	012044b4 	movhi	r4,33042
81106cd8:	2131b904 	addi	r4,r4,-14620
81106cdc:	110aeb40 	call	8110aeb4 <puts>
      return bSuccess;
81106ce0:	e0bff417 	ldw	r2,-48(fp)
81106ce4:	00008406 	br	81106ef8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2bc>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
81106ce8:	e0bff017 	ldw	r2,-64(fp)
81106cec:	1004d53a 	srli	r2,r2,20
81106cf0:	100b883a 	mov	r5,r2
81106cf4:	012044b4 	movhi	r4,33042
81106cf8:	2133b304 	addi	r4,r4,-12596
81106cfc:	110ad980 	call	8110ad98 <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81106d00:	d0a04817 	ldw	r2,-32480(gp)
  alt_u32 CurrentState;
  alt_u32 MemoryEndAddress;
  alt_u32 NextMilestone;
  alt_u8 Percentage;
  
  InitialState = alt_nticks();
81106d04:	d0a03b15 	stw	r2,-32532(gp)
  CurrentState = InitialState;
81106d08:	d0a03b17 	ldw	r2,-32532(gp)
81106d0c:	e0bff815 	stw	r2,-32(fp)
  MemoryEndAddress = Ddr2Base + ByteLen;
81106d10:	e0ffef17 	ldw	r3,-68(fp)
81106d14:	e0bff017 	ldw	r2,-64(fp)
81106d18:	1885883a 	add	r2,r3,r2
81106d1c:	e0bff515 	stw	r2,-44(fp)
  NextMilestone = Ddr2Base + ByteLen/20;
81106d20:	e0fff017 	ldw	r3,-64(fp)
81106d24:	00b33374 	movhi	r2,52429
81106d28:	10b33344 	addi	r2,r2,-13107
81106d2c:	1888383a 	mulxuu	r4,r3,r2
81106d30:	1885383a 	mul	r2,r3,r2
81106d34:	1025883a 	mov	r18,r2
81106d38:	2027883a 	mov	r19,r4
81106d3c:	9806d13a 	srli	r3,r19,4
81106d40:	e0bfef17 	ldw	r2,-68(fp)
81106d44:	1885883a 	add	r2,r3,r2
81106d48:	e0bff215 	stw	r2,-56(fp)
  Percentage = 5;
81106d4c:	00800144 	movi	r2,5
81106d50:	e0bff305 	stb	r2,-52(fp)
  printf("Writing to memory...\n");
81106d54:	012044b4 	movhi	r4,33042
81106d58:	21340d04 	addi	r4,r4,-12236
81106d5c:	110aeb40 	call	8110aeb4 <puts>
  if (bVerbose == DDR2_VERBOSE) {
81106d60:	e0bffa17 	ldw	r2,-24(fp)
81106d64:	10800058 	cmpnei	r2,r2,1
81106d68:	1000031e 	bne	r2,zero,81106d78 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x13c>
    printf("00%%..");
81106d6c:	012044b4 	movhi	r4,33042
81106d70:	21341304 	addi	r4,r4,-12212
81106d74:	110ad980 	call	8110ad98 <printf>
  }
  int TimeStart, TimeElapsed = 0;
81106d78:	e03ff615 	stw	zero,-40(fp)
81106d7c:	d0a04817 	ldw	r2,-32480(gp)

  TimeStart = alt_nticks();
81106d80:	e0bff715 	stw	r2,-36(fp)
  for (pDestination = (alt_u32*)Ddr2Base; (alt_u32)pDestination < MemoryEndAddress; pDestination++){
81106d84:	e0bfef17 	ldw	r2,-68(fp)
81106d88:	e0bff115 	stw	r2,-60(fp)
81106d8c:	00002506 	br	81106e24 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x1e8>
    *pDestination = xorshift32(&CurrentState);
81106d90:	e0bff804 	addi	r2,fp,-32
81106d94:	1009883a 	mov	r4,r2
81106d98:	11071ec0 	call	811071ec <xorshift32>
81106d9c:	1007883a 	mov	r3,r2
81106da0:	e0bff117 	ldw	r2,-60(fp)
81106da4:	10c00015 	stw	r3,0(r2)
    if ((bVerbose == DDR2_VERBOSE) & ((alt_u32)pDestination > NextMilestone)){
81106da8:	e0bffa17 	ldw	r2,-24(fp)
81106dac:	10800060 	cmpeqi	r2,r2,1
81106db0:	1009883a 	mov	r4,r2
81106db4:	e0bff117 	ldw	r2,-60(fp)
81106db8:	e0fff217 	ldw	r3,-56(fp)
81106dbc:	1885803a 	cmpltu	r2,r3,r2
81106dc0:	2084703a 	and	r2,r4,r2
81106dc4:	10803fcc 	andi	r2,r2,255
81106dc8:	10001326 	beq	r2,zero,81106e18 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x1dc>
      printf("..%02d%%..",Percentage);
81106dcc:	e0bff303 	ldbu	r2,-52(fp)
81106dd0:	100b883a 	mov	r5,r2
81106dd4:	012044b4 	movhi	r4,33042
81106dd8:	21341504 	addi	r4,r4,-12204
81106ddc:	110ad980 	call	8110ad98 <printf>
	  NextMilestone += ByteLen/20;
81106de0:	e0fff017 	ldw	r3,-64(fp)
81106de4:	00b33374 	movhi	r2,52429
81106de8:	10b33344 	addi	r2,r2,-13107
81106dec:	1888383a 	mulxuu	r4,r3,r2
81106df0:	1885383a 	mul	r2,r3,r2
81106df4:	1021883a 	mov	r16,r2
81106df8:	2023883a 	mov	r17,r4
81106dfc:	8804d13a 	srli	r2,r17,4
81106e00:	e0fff217 	ldw	r3,-56(fp)
81106e04:	1885883a 	add	r2,r3,r2
81106e08:	e0bff215 	stw	r2,-56(fp)
	  Percentage += 5;
81106e0c:	e0bff303 	ldbu	r2,-52(fp)
81106e10:	10800144 	addi	r2,r2,5
81106e14:	e0bff305 	stb	r2,-52(fp)
    printf("00%%..");
  }
  int TimeStart, TimeElapsed = 0;

  TimeStart = alt_nticks();
  for (pDestination = (alt_u32*)Ddr2Base; (alt_u32)pDestination < MemoryEndAddress; pDestination++){
81106e18:	e0bff117 	ldw	r2,-60(fp)
81106e1c:	10800104 	addi	r2,r2,4
81106e20:	e0bff115 	stw	r2,-60(fp)
81106e24:	e0fff117 	ldw	r3,-60(fp)
81106e28:	e0bff517 	ldw	r2,-44(fp)
81106e2c:	18bfd836 	bltu	r3,r2,81106d90 <__reset+0xfb0e6d90>
      printf("..%02d%%..",Percentage);
	  NextMilestone += ByteLen/20;
	  Percentage += 5;
	}
  }
  alt_dcache_flush_all();
81106e30:	11173f80 	call	811173f8 <alt_dcache_flush_all>
  if (bVerbose == DDR2_VERBOSE) {
81106e34:	e0bffa17 	ldw	r2,-24(fp)
81106e38:	10800058 	cmpnei	r2,r2,1
81106e3c:	1000031e 	bne	r2,zero,81106e4c <DDR2_MEMORY_RANDOM_WRITE_TEST+0x210>
    printf("..100%%\n");
81106e40:	012044b4 	movhi	r4,33042
81106e44:	21341804 	addi	r4,r4,-12192
81106e48:	110ad980 	call	8110ad98 <printf>
  }

  if (bSuccess){
81106e4c:	e0bff417 	ldw	r2,-48(fp)
81106e50:	10002326 	beq	r2,zero,81106ee0 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2a4>
    if (bTime == TRUE){
81106e54:	e0bffb17 	ldw	r2,-20(fp)
81106e58:	10800058 	cmpnei	r2,r2,1
81106e5c:	10001b1e 	bne	r2,zero,81106ecc <DDR2_MEMORY_RANDOM_WRITE_TEST+0x290>
81106e60:	d0e04817 	ldw	r3,-32480(gp)
      TimeElapsed = alt_nticks() - TimeStart;
81106e64:	e0bff717 	ldw	r2,-36(fp)
81106e68:	1885c83a 	sub	r2,r3,r2
81106e6c:	e0bff615 	stw	r2,-40(fp)
      printf("DDR2 write test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81106e70:	e13ff617 	ldw	r4,-40(fp)
81106e74:	1109ee00 	call	81109ee0 <__floatsisf>
81106e78:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81106e7c:	d0a04717 	ldw	r2,-32484(gp)
81106e80:	1009883a 	mov	r4,r2
81106e84:	110a0040 	call	8110a004 <__floatunsisf>
81106e88:	1007883a 	mov	r3,r2
81106e8c:	180b883a 	mov	r5,r3
81106e90:	8009883a 	mov	r4,r16
81106e94:	11096a40 	call	811096a4 <__divsf3>
81106e98:	1007883a 	mov	r3,r2
81106e9c:	1805883a 	mov	r2,r3
81106ea0:	1009883a 	mov	r4,r2
81106ea4:	110a80c0 	call	8110a80c <__extendsfdf2>
81106ea8:	1009883a 	mov	r4,r2
81106eac:	180b883a 	mov	r5,r3
81106eb0:	200d883a 	mov	r6,r4
81106eb4:	280f883a 	mov	r7,r5
81106eb8:	e17ff017 	ldw	r5,-64(fp)
81106ebc:	012044b4 	movhi	r4,33042
81106ec0:	2133bf04 	addi	r4,r4,-12548
81106ec4:	110ad980 	call	8110ad98 <printf>
81106ec8:	00000806 	br	81106eec <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2b0>
    } else {
      printf("DDR2 write test pass, size=%d bytes\n", ByteLen);
81106ecc:	e17ff017 	ldw	r5,-64(fp)
81106ed0:	012044b4 	movhi	r4,33042
81106ed4:	21341b04 	addi	r4,r4,-12180
81106ed8:	110ad980 	call	8110ad98 <printf>
81106edc:	00000306 	br	81106eec <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2b0>
    }
  } else {
    printf("DDR2 write test fail\n");
81106ee0:	012044b4 	movhi	r4,33042
81106ee4:	2133cb04 	addi	r4,r4,-12500
81106ee8:	110aeb40 	call	8110aeb4 <puts>
  }
  printf("\n");
81106eec:	01000284 	movi	r4,10
81106ef0:	110addc0 	call	8110addc <putchar>

  return bSuccess;
81106ef4:	e0bff417 	ldw	r2,-48(fp)
}
81106ef8:	e6fffc04 	addi	sp,fp,-16
81106efc:	dfc00517 	ldw	ra,20(sp)
81106f00:	df000417 	ldw	fp,16(sp)
81106f04:	dcc00317 	ldw	r19,12(sp)
81106f08:	dc800217 	ldw	r18,8(sp)
81106f0c:	dc400117 	ldw	r17,4(sp)
81106f10:	dc000017 	ldw	r16,0(sp)
81106f14:	dec00604 	addi	sp,sp,24
81106f18:	f800283a 	ret

81106f1c <DDR2_MEMORY_RANDOM_READ_TEST>:
 * @param [in] bTime  Controla se a duração da função será medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_RANDOM_READ_TEST(alt_u8 MemoryId, bool bVerbose, bool bTime){
81106f1c:	deffed04 	addi	sp,sp,-76
81106f20:	dfc01215 	stw	ra,72(sp)
81106f24:	df001115 	stw	fp,68(sp)
81106f28:	dcc01015 	stw	r19,64(sp)
81106f2c:	dc800f15 	stw	r18,60(sp)
81106f30:	dc400e15 	stw	r17,56(sp)
81106f34:	dc000d15 	stw	r16,52(sp)
81106f38:	df001104 	addi	fp,sp,68
81106f3c:	2005883a 	mov	r2,r4
81106f40:	e17ffa15 	stw	r5,-24(fp)
81106f44:	e1bffb15 	stw	r6,-20(fp)
81106f48:	e0bff905 	stb	r2,-28(fp)

  printf("===== DE4 DDR2 Memory Random Read Test =====\n");
81106f4c:	012044b4 	movhi	r4,33042
81106f50:	21342504 	addi	r4,r4,-12140
81106f54:	110aeb40 	call	8110aeb4 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81106f58:	00800044 	movi	r2,1
81106f5c:	e0bfef15 	stw	r2,-68(fp)
  switch (MemoryId) {
81106f60:	e0bff903 	ldbu	r2,-28(fp)
81106f64:	10c00060 	cmpeqi	r3,r2,1
81106f68:	1800031e 	bne	r3,zero,81106f78 <DDR2_MEMORY_RANDOM_READ_TEST+0x5c>
81106f6c:	108000a0 	cmpeqi	r2,r2,2
81106f70:	1000081e 	bne	r2,zero,81106f94 <DDR2_MEMORY_RANDOM_READ_TEST+0x78>
81106f74:	00000e06 	br	81106fb0 <DDR2_MEMORY_RANDOM_READ_TEST+0x94>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81106f78:	e0bff903 	ldbu	r2,-28(fp)
81106f7c:	1009883a 	mov	r4,r2
81106f80:	11063f80 	call	811063f8 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81106f84:	e03ff015 	stw	zero,-64(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
81106f88:	00a00034 	movhi	r2,32768
81106f8c:	e0bff115 	stw	r2,-60(fp)
    break;
81106f90:	00000d06 	br	81106fc8 <DDR2_MEMORY_RANDOM_READ_TEST+0xac>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81106f94:	e0bff903 	ldbu	r2,-28(fp)
81106f98:	1009883a 	mov	r4,r2
81106f9c:	11063f80 	call	811063f8 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81106fa0:	e03ff015 	stw	zero,-64(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
81106fa4:	00a00034 	movhi	r2,32768
81106fa8:	e0bff115 	stw	r2,-60(fp)
    break;
81106fac:	00000606 	br	81106fc8 <DDR2_MEMORY_RANDOM_READ_TEST+0xac>
    default:
      bSuccess = FALSE;
81106fb0:	e03fef15 	stw	zero,-68(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81106fb4:	012044b4 	movhi	r4,33042
81106fb8:	2131b904 	addi	r4,r4,-14620
81106fbc:	110aeb40 	call	8110aeb4 <puts>
      return bSuccess;
81106fc0:	e0bfef17 	ldw	r2,-68(fp)
81106fc4:	00008006 	br	811071c8 <DDR2_MEMORY_RANDOM_READ_TEST+0x2ac>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
81106fc8:	e0bff117 	ldw	r2,-60(fp)
81106fcc:	1004d53a 	srli	r2,r2,20
81106fd0:	100b883a 	mov	r5,r2
81106fd4:	012044b4 	movhi	r4,33042
81106fd8:	2133b304 	addi	r4,r4,-12596
81106fdc:	110ad980 	call	8110ad98 <printf>
  alt_u32 CurrentState;
  alt_u32 MemoryEndAddress;
  alt_u32 NextMilestone;
  alt_u8 Percentage;
  
  CurrentState = InitialState;
81106fe0:	d0a03b17 	ldw	r2,-32532(gp)
81106fe4:	e0bff815 	stw	r2,-32(fp)
  MemoryEndAddress = Ddr2Base + ByteLen;
81106fe8:	e0fff017 	ldw	r3,-64(fp)
81106fec:	e0bff117 	ldw	r2,-60(fp)
81106ff0:	1885883a 	add	r2,r3,r2
81106ff4:	e0bff515 	stw	r2,-44(fp)
  NextMilestone = Ddr2Base + ByteLen/20;
81106ff8:	e0fff117 	ldw	r3,-60(fp)
81106ffc:	00b33374 	movhi	r2,52429
81107000:	10b33344 	addi	r2,r2,-13107
81107004:	1888383a 	mulxuu	r4,r3,r2
81107008:	1885383a 	mul	r2,r3,r2
8110700c:	1025883a 	mov	r18,r2
81107010:	2027883a 	mov	r19,r4
81107014:	9806d13a 	srli	r3,r19,4
81107018:	e0bff017 	ldw	r2,-64(fp)
8110701c:	1885883a 	add	r2,r3,r2
81107020:	e0bff315 	stw	r2,-52(fp)
  Percentage = 5;
81107024:	00800144 	movi	r2,5
81107028:	e0bff405 	stb	r2,-48(fp)
  printf("Reading from memory...\n");
8110702c:	012044b4 	movhi	r4,33042
81107030:	21343104 	addi	r4,r4,-12092
81107034:	110aeb40 	call	8110aeb4 <puts>
  if (bVerbose == DDR2_VERBOSE) {
81107038:	e0bffa17 	ldw	r2,-24(fp)
8110703c:	10800058 	cmpnei	r2,r2,1
81107040:	1000031e 	bne	r2,zero,81107050 <DDR2_MEMORY_RANDOM_READ_TEST+0x134>
    printf("00%%..");
81107044:	012044b4 	movhi	r4,33042
81107048:	21341304 	addi	r4,r4,-12212
8110704c:	110ad980 	call	8110ad98 <printf>
  }
  
  int TimeStart, TimeElapsed = 0;
81107050:	e03ff615 	stw	zero,-40(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81107054:	d0a04817 	ldw	r2,-32480(gp)

  TimeStart = alt_nticks();
81107058:	e0bff715 	stw	r2,-36(fp)
  for (pSource = (alt_u32*)Ddr2Base; (alt_u32)pSource < MemoryEndAddress; pSource++){
8110705c:	e0bff017 	ldw	r2,-64(fp)
81107060:	e0bff215 	stw	r2,-56(fp)
81107064:	00002406 	br	811070f8 <DDR2_MEMORY_RANDOM_READ_TEST+0x1dc>
    if (xorshift32(&CurrentState) != *pSource){
81107068:	e0bff804 	addi	r2,fp,-32
8110706c:	1009883a 	mov	r4,r2
81107070:	11071ec0 	call	811071ec <xorshift32>
81107074:	1007883a 	mov	r3,r2
81107078:	e0bff217 	ldw	r2,-56(fp)
8110707c:	10800017 	ldw	r2,0(r2)
81107080:	18800126 	beq	r3,r2,81107088 <DDR2_MEMORY_RANDOM_READ_TEST+0x16c>
      bSuccess = FALSE;
81107084:	e03fef15 	stw	zero,-68(fp)
	  if (bVerbose == DDR2_VERBOSE) {
        //printf("Failed to read adress 0x%08X\n", pSource);
      }
    }
    if ((bVerbose == DDR2_VERBOSE) && ((alt_u32)pSource > NextMilestone)){
81107088:	e0bffa17 	ldw	r2,-24(fp)
8110708c:	10800058 	cmpnei	r2,r2,1
81107090:	1000161e 	bne	r2,zero,811070ec <DDR2_MEMORY_RANDOM_READ_TEST+0x1d0>
81107094:	e0bff217 	ldw	r2,-56(fp)
81107098:	e0fff317 	ldw	r3,-52(fp)
8110709c:	1880132e 	bgeu	r3,r2,811070ec <DDR2_MEMORY_RANDOM_READ_TEST+0x1d0>
      printf("..%02d%%..",Percentage);
811070a0:	e0bff403 	ldbu	r2,-48(fp)
811070a4:	100b883a 	mov	r5,r2
811070a8:	012044b4 	movhi	r4,33042
811070ac:	21341504 	addi	r4,r4,-12204
811070b0:	110ad980 	call	8110ad98 <printf>
	  NextMilestone += ByteLen/20;
811070b4:	e0fff117 	ldw	r3,-60(fp)
811070b8:	00b33374 	movhi	r2,52429
811070bc:	10b33344 	addi	r2,r2,-13107
811070c0:	1888383a 	mulxuu	r4,r3,r2
811070c4:	1885383a 	mul	r2,r3,r2
811070c8:	1021883a 	mov	r16,r2
811070cc:	2023883a 	mov	r17,r4
811070d0:	8804d13a 	srli	r2,r17,4
811070d4:	e0fff317 	ldw	r3,-52(fp)
811070d8:	1885883a 	add	r2,r3,r2
811070dc:	e0bff315 	stw	r2,-52(fp)
	  Percentage += 5;
811070e0:	e0bff403 	ldbu	r2,-48(fp)
811070e4:	10800144 	addi	r2,r2,5
811070e8:	e0bff405 	stb	r2,-48(fp)
  }
  
  int TimeStart, TimeElapsed = 0;

  TimeStart = alt_nticks();
  for (pSource = (alt_u32*)Ddr2Base; (alt_u32)pSource < MemoryEndAddress; pSource++){
811070ec:	e0bff217 	ldw	r2,-56(fp)
811070f0:	10800104 	addi	r2,r2,4
811070f4:	e0bff215 	stw	r2,-56(fp)
811070f8:	e0fff217 	ldw	r3,-56(fp)
811070fc:	e0bff517 	ldw	r2,-44(fp)
81107100:	18bfd936 	bltu	r3,r2,81107068 <__reset+0xfb0e7068>
      printf("..%02d%%..",Percentage);
	  NextMilestone += ByteLen/20;
	  Percentage += 5;
	}
  }
  if (bVerbose == DDR2_VERBOSE) {
81107104:	e0bffa17 	ldw	r2,-24(fp)
81107108:	10800058 	cmpnei	r2,r2,1
8110710c:	1000031e 	bne	r2,zero,8110711c <DDR2_MEMORY_RANDOM_READ_TEST+0x200>
    printf("..100%%\n");
81107110:	012044b4 	movhi	r4,33042
81107114:	21341804 	addi	r4,r4,-12192
81107118:	110ad980 	call	8110ad98 <printf>
  }

  if (bSuccess){
8110711c:	e0bfef17 	ldw	r2,-68(fp)
81107120:	10002326 	beq	r2,zero,811071b0 <DDR2_MEMORY_RANDOM_READ_TEST+0x294>
    if (bTime == TRUE){
81107124:	e0bffb17 	ldw	r2,-20(fp)
81107128:	10800058 	cmpnei	r2,r2,1
8110712c:	10001b1e 	bne	r2,zero,8110719c <DDR2_MEMORY_RANDOM_READ_TEST+0x280>
81107130:	d0e04817 	ldw	r3,-32480(gp)
      TimeElapsed = alt_nticks() - TimeStart;
81107134:	e0bff717 	ldw	r2,-36(fp)
81107138:	1885c83a 	sub	r2,r3,r2
8110713c:	e0bff615 	stw	r2,-40(fp)
      printf("DDR2 read test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81107140:	e13ff617 	ldw	r4,-40(fp)
81107144:	1109ee00 	call	81109ee0 <__floatsisf>
81107148:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8110714c:	d0a04717 	ldw	r2,-32484(gp)
81107150:	1009883a 	mov	r4,r2
81107154:	110a0040 	call	8110a004 <__floatunsisf>
81107158:	1007883a 	mov	r3,r2
8110715c:	180b883a 	mov	r5,r3
81107160:	8009883a 	mov	r4,r16
81107164:	11096a40 	call	811096a4 <__divsf3>
81107168:	1007883a 	mov	r3,r2
8110716c:	1805883a 	mov	r2,r3
81107170:	1009883a 	mov	r4,r2
81107174:	110a80c0 	call	8110a80c <__extendsfdf2>
81107178:	1009883a 	mov	r4,r2
8110717c:	180b883a 	mov	r5,r3
81107180:	200d883a 	mov	r6,r4
81107184:	280f883a 	mov	r7,r5
81107188:	e17ff117 	ldw	r5,-60(fp)
8110718c:	012044b4 	movhi	r4,33042
81107190:	2133f004 	addi	r4,r4,-12352
81107194:	110ad980 	call	8110ad98 <printf>
81107198:	00000806 	br	811071bc <DDR2_MEMORY_RANDOM_READ_TEST+0x2a0>
    } else {
      printf("DDR2 read test pass, size=%d bytes\n", ByteLen);
8110719c:	e17ff117 	ldw	r5,-60(fp)
811071a0:	012044b4 	movhi	r4,33042
811071a4:	21343704 	addi	r4,r4,-12068
811071a8:	110ad980 	call	8110ad98 <printf>
811071ac:	00000306 	br	811071bc <DDR2_MEMORY_RANDOM_READ_TEST+0x2a0>
    }
  } else {
    printf("DDR2 read test fail\n");
811071b0:	012044b4 	movhi	r4,33042
811071b4:	2133fc04 	addi	r4,r4,-12304
811071b8:	110aeb40 	call	8110aeb4 <puts>
  }
  printf("\n");
811071bc:	01000284 	movi	r4,10
811071c0:	110addc0 	call	8110addc <putchar>

  return bSuccess;
811071c4:	e0bfef17 	ldw	r2,-68(fp)
}
811071c8:	e6fffc04 	addi	sp,fp,-16
811071cc:	dfc00517 	ldw	ra,20(sp)
811071d0:	df000417 	ldw	fp,16(sp)
811071d4:	dcc00317 	ldw	r19,12(sp)
811071d8:	dc800217 	ldw	r18,8(sp)
811071dc:	dc400117 	ldw	r17,4(sp)
811071e0:	dc000017 	ldw	r16,0(sp)
811071e4:	dec00604 	addi	sp,sp,24
811071e8:	f800283a 	ret

811071ec <xorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
  *
 * @retval Número aleatório resultate do RNG
 *
 */
alt_u32 xorshift32(alt_u32 *State){
811071ec:	defffd04 	addi	sp,sp,-12
811071f0:	df000215 	stw	fp,8(sp)
811071f4:	df000204 	addi	fp,sp,8
811071f8:	e13fff15 	stw	r4,-4(fp)

  alt_u32 x = *State;
811071fc:	e0bfff17 	ldw	r2,-4(fp)
81107200:	10800017 	ldw	r2,0(r2)
81107204:	e0bffe15 	stw	r2,-8(fp)
  x ^= x << 13;
81107208:	e0bffe17 	ldw	r2,-8(fp)
8110720c:	1004937a 	slli	r2,r2,13
81107210:	e0fffe17 	ldw	r3,-8(fp)
81107214:	1884f03a 	xor	r2,r3,r2
81107218:	e0bffe15 	stw	r2,-8(fp)
  x ^= x >> 17;
8110721c:	e0bffe17 	ldw	r2,-8(fp)
81107220:	1004d47a 	srli	r2,r2,17
81107224:	e0fffe17 	ldw	r3,-8(fp)
81107228:	1884f03a 	xor	r2,r3,r2
8110722c:	e0bffe15 	stw	r2,-8(fp)
  x ^= x << 5;
81107230:	e0bffe17 	ldw	r2,-8(fp)
81107234:	1004917a 	slli	r2,r2,5
81107238:	e0fffe17 	ldw	r3,-8(fp)
8110723c:	1884f03a 	xor	r2,r3,r2
81107240:	e0bffe15 	stw	r2,-8(fp)
  *State = x;
81107244:	e0bfff17 	ldw	r2,-4(fp)
81107248:	e0fffe17 	ldw	r3,-8(fp)
8110724c:	10c00015 	stw	r3,0(r2)

  return x;
81107250:	e0bffe17 	ldw	r2,-8(fp)
}
81107254:	e037883a 	mov	sp,fp
81107258:	df000017 	ldw	fp,0(sp)
8110725c:	dec00104 	addi	sp,sp,4
81107260:	f800283a 	ret

81107264 <DMA_OPEN_DEVICE>:
 * @param [in] DmaName  String com o nome do DMA (XXX_CSR_NAME)
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_OPEN_DEVICE(alt_msgdma_dev **DmaDevice, const char* DmaName){
81107264:	defffb04 	addi	sp,sp,-20
81107268:	dfc00415 	stw	ra,16(sp)
8110726c:	df000315 	stw	fp,12(sp)
81107270:	df000304 	addi	fp,sp,12
81107274:	e13ffe15 	stw	r4,-8(fp)
81107278:	e17fff15 	stw	r5,-4(fp)
  bool bSuccess = TRUE;
8110727c:	00800044 	movi	r2,1
81107280:	e0bffd15 	stw	r2,-12(fp)
  
  //Open DMA based on name

  *DmaDevice = alt_msgdma_open((char *)DmaName);
81107284:	e13fff17 	ldw	r4,-4(fp)
81107288:	111b21c0 	call	8111b21c <alt_msgdma_open>
8110728c:	1007883a 	mov	r3,r2
81107290:	e0bffe17 	ldw	r2,-8(fp)
81107294:	10c00015 	stw	r3,0(r2)
  
  //Check if DMA opened correctly;
  if(*DmaDevice == NULL){
81107298:	e0bffe17 	ldw	r2,-8(fp)
8110729c:	10800017 	ldw	r2,0(r2)
811072a0:	1000011e 	bne	r2,zero,811072a8 <DMA_OPEN_DEVICE+0x44>
    bSuccess = FALSE;
811072a4:	e03ffd15 	stw	zero,-12(fp)
  }
  
  return bSuccess;
811072a8:	e0bffd17 	ldw	r2,-12(fp)
}
811072ac:	e037883a 	mov	sp,fp
811072b0:	dfc00117 	ldw	ra,4(sp)
811072b4:	df000017 	ldw	fp,0(sp)
811072b8:	dec00204 	addi	sp,sp,8
811072bc:	f800283a 	ret

811072c0 <DMA_CONFIG>:
 * @param [in] ConfigMask  Mascara com as configurações do DMA (overwrite)
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_CONFIG(alt_msgdma_dev *DmaDevice, alt_u32 ConfigMask){
811072c0:	defffc04 	addi	sp,sp,-16
811072c4:	df000315 	stw	fp,12(sp)
811072c8:	df000304 	addi	fp,sp,12
811072cc:	e13ffe15 	stw	r4,-8(fp)
811072d0:	e17fff15 	stw	r5,-4(fp)
  bool bSuccess = TRUE;
811072d4:	00800044 	movi	r2,1
811072d8:	e0bffd15 	stw	r2,-12(fp)
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ConfigMask);
811072dc:	e0bffe17 	ldw	r2,-8(fp)
811072e0:	10800317 	ldw	r2,12(r2)
811072e4:	10800104 	addi	r2,r2,4
811072e8:	e0ffff17 	ldw	r3,-4(fp)
811072ec:	10c00035 	stwio	r3,0(r2)
  return bSuccess;
811072f0:	e0bffd17 	ldw	r2,-12(fp)
}
811072f4:	e037883a 	mov	sp,fp
811072f8:	df000017 	ldw	fp,0(sp)
811072fc:	dec00104 	addi	sp,sp,4
81107300:	f800283a 	ret

81107304 <DMA_BUSY>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : DMA Ocupado
 *
 */
bool DMA_BUSY(alt_msgdma_dev *DmaDevice){
81107304:	defffd04 	addi	sp,sp,-12
81107308:	df000215 	stw	fp,8(sp)
8110730c:	df000204 	addi	fp,sp,8
81107310:	e13fff15 	stw	r4,-4(fp)
  bool bBusy = FALSE;
81107314:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK){
81107318:	e0bfff17 	ldw	r2,-4(fp)
8110731c:	10800317 	ldw	r2,12(r2)
81107320:	10800037 	ldwio	r2,0(r2)
81107324:	1080004c 	andi	r2,r2,1
81107328:	10000226 	beq	r2,zero,81107334 <DMA_BUSY+0x30>
    bBusy = TRUE;
8110732c:	00800044 	movi	r2,1
81107330:	e0bffe15 	stw	r2,-8(fp)
  }
  return bBusy;
81107334:	e0bffe17 	ldw	r2,-8(fp)
}
81107338:	e037883a 	mov	sp,fp
8110733c:	df000017 	ldw	fp,0(sp)
81107340:	dec00104 	addi	sp,sp,4
81107344:	f800283a 	ret

81107348 <DMA_DESCRIPTOR_BUFFER_FULL>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : Buffer Cheio
 *
 */
bool DMA_DESCRIPTOR_BUFFER_FULL(alt_msgdma_dev *DmaDevice){
81107348:	defffd04 	addi	sp,sp,-12
8110734c:	df000215 	stw	fp,8(sp)
81107350:	df000204 	addi	fp,sp,8
81107354:	e13fff15 	stw	r4,-4(fp)
  bool bFull = FALSE;
81107358:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK){
8110735c:	e0bfff17 	ldw	r2,-4(fp)
81107360:	10800317 	ldw	r2,12(r2)
81107364:	10800037 	ldwio	r2,0(r2)
81107368:	1080010c 	andi	r2,r2,4
8110736c:	10000226 	beq	r2,zero,81107378 <DMA_DESCRIPTOR_BUFFER_FULL+0x30>
    bFull = TRUE;
81107370:	00800044 	movi	r2,1
81107374:	e0bffe15 	stw	r2,-8(fp)
  }
  return bFull;
81107378:	e0bffe17 	ldw	r2,-8(fp)
}
8110737c:	e037883a 	mov	sp,fp
81107380:	df000017 	ldw	fp,0(sp)
81107384:	dec00104 	addi	sp,sp,4
81107388:	f800283a 	ret

8110738c <DMA_DESCRIPTOR_BUFFER_EMPTY>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : Buffer Vazio
 *
 */
bool DMA_DESCRIPTOR_BUFFER_EMPTY(alt_msgdma_dev *DmaDevice){
8110738c:	defffd04 	addi	sp,sp,-12
81107390:	df000215 	stw	fp,8(sp)
81107394:	df000204 	addi	fp,sp,8
81107398:	e13fff15 	stw	r4,-4(fp)
  bool bEmpty = FALSE;
8110739c:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_EMPTY_MASK){
811073a0:	e0bfff17 	ldw	r2,-4(fp)
811073a4:	10800317 	ldw	r2,12(r2)
811073a8:	10800037 	ldwio	r2,0(r2)
811073ac:	1080008c 	andi	r2,r2,2
811073b0:	10000226 	beq	r2,zero,811073bc <DMA_DESCRIPTOR_BUFFER_EMPTY+0x30>
    bEmpty = TRUE;
811073b4:	00800044 	movi	r2,1
811073b8:	e0bffe15 	stw	r2,-8(fp)
  }
  return bEmpty;
811073bc:	e0bffe17 	ldw	r2,-8(fp)
}
811073c0:	e037883a 	mov	sp,fp
811073c4:	df000017 	ldw	fp,0(sp)
811073c8:	dec00104 	addi	sp,sp,4
811073cc:	f800283a 	ret

811073d0 <DMA_DISPATCHER_STOP>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a função irá verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_DISPATCHER_STOP(alt_msgdma_dev *DmaDevice, bool bWait, alt_32 WaitPeriodUs){
811073d0:	defffa04 	addi	sp,sp,-24
811073d4:	dfc00515 	stw	ra,20(sp)
811073d8:	df000415 	stw	fp,16(sp)
811073dc:	df000404 	addi	fp,sp,16
811073e0:	e13ffd15 	stw	r4,-12(fp)
811073e4:	e17ffe15 	stw	r5,-8(fp)
811073e8:	e1bfff15 	stw	r6,-4(fp)
  bool bSuccess = TRUE;
811073ec:	00800044 	movi	r2,1
811073f0:	e0bffc15 	stw	r2,-16(fp)
  
  //Send stop command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_STOP_MASK);
811073f4:	e0bffd17 	ldw	r2,-12(fp)
811073f8:	10800317 	ldw	r2,12(r2)
811073fc:	10800104 	addi	r2,r2,4
81107400:	00c00044 	movi	r3,1
81107404:	10c00035 	stwio	r3,0(r2)
  
  if (bWait == DMA_WAIT) {
81107408:	e0bffe17 	ldw	r2,-8(fp)
8110740c:	10800058 	cmpnei	r2,r2,1
81107410:	10000f1e 	bne	r2,zero,81107450 <DMA_DISPATCHER_STOP+0x80>
    //Wait stop to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_STOP_STATE_MASK) {
81107414:	00000806 	br	81107438 <DMA_DISPATCHER_STOP+0x68>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81107418:	e0bfff17 	ldw	r2,-4(fp)
8110741c:	1000031e 	bne	r2,zero,8110742c <DMA_DISPATCHER_STOP+0x5c>
        usleep(1);
81107420:	01000044 	movi	r4,1
81107424:	1117fbc0 	call	81117fbc <usleep>
81107428:	00000306 	br	81107438 <DMA_DISPATCHER_STOP+0x68>
      } else {
        usleep(WaitPeriodUs);
8110742c:	e0bfff17 	ldw	r2,-4(fp)
81107430:	1009883a 	mov	r4,r2
81107434:	1117fbc0 	call	81117fbc <usleep>
  //Send stop command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_STOP_MASK);
  
  if (bWait == DMA_WAIT) {
    //Wait stop to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_STOP_STATE_MASK) {
81107438:	e0bffd17 	ldw	r2,-12(fp)
8110743c:	10800317 	ldw	r2,12(r2)
81107440:	10800037 	ldwio	r2,0(r2)
81107444:	1080080c 	andi	r2,r2,32
81107448:	103ff31e 	bne	r2,zero,81107418 <__reset+0xfb0e7418>
8110744c:	00000206 	br	81107458 <DMA_DISPATCHER_STOP+0x88>
      } else {
        usleep(WaitPeriodUs);
      }
    }
  } else {
    return bSuccess;
81107450:	e0bffc17 	ldw	r2,-16(fp)
81107454:	00000106 	br	8110745c <DMA_DISPATCHER_STOP+0x8c>
  }
  
  return bSuccess;
81107458:	e0bffc17 	ldw	r2,-16(fp)
}
8110745c:	e037883a 	mov	sp,fp
81107460:	dfc00117 	ldw	ra,4(sp)
81107464:	df000017 	ldw	fp,0(sp)
81107468:	dec00204 	addi	sp,sp,8
8110746c:	f800283a 	ret

81107470 <DMA_DISPATCHER_RESET>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a função irá verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_DISPATCHER_RESET(alt_msgdma_dev *DmaDevice, bool bWait, alt_32 WaitPeriodUs){
81107470:	defffa04 	addi	sp,sp,-24
81107474:	dfc00515 	stw	ra,20(sp)
81107478:	df000415 	stw	fp,16(sp)
8110747c:	df000404 	addi	fp,sp,16
81107480:	e13ffd15 	stw	r4,-12(fp)
81107484:	e17ffe15 	stw	r5,-8(fp)
81107488:	e1bfff15 	stw	r6,-4(fp)
  bool bSuccess = TRUE;
8110748c:	00800044 	movi	r2,1
81107490:	e0bffc15 	stw	r2,-16(fp)
  
  //Send reset command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
81107494:	e0bffd17 	ldw	r2,-12(fp)
81107498:	10800317 	ldw	r2,12(r2)
8110749c:	10800104 	addi	r2,r2,4
811074a0:	00c00084 	movi	r3,2
811074a4:	10c00035 	stwio	r3,0(r2)
  
  if (bWait == DMA_WAIT) {
811074a8:	e0bffe17 	ldw	r2,-8(fp)
811074ac:	10800058 	cmpnei	r2,r2,1
811074b0:	10000f1e 	bne	r2,zero,811074f0 <DMA_DISPATCHER_RESET+0x80>
    //Wait reset to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
811074b4:	00000806 	br	811074d8 <DMA_DISPATCHER_RESET+0x68>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
811074b8:	e0bfff17 	ldw	r2,-4(fp)
811074bc:	1000031e 	bne	r2,zero,811074cc <DMA_DISPATCHER_RESET+0x5c>
        usleep(1);
811074c0:	01000044 	movi	r4,1
811074c4:	1117fbc0 	call	81117fbc <usleep>
811074c8:	00000306 	br	811074d8 <DMA_DISPATCHER_RESET+0x68>
      } else {
        usleep(WaitPeriodUs);
811074cc:	e0bfff17 	ldw	r2,-4(fp)
811074d0:	1009883a 	mov	r4,r2
811074d4:	1117fbc0 	call	81117fbc <usleep>
  //Send reset command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
  
  if (bWait == DMA_WAIT) {
    //Wait reset to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
811074d8:	e0bffd17 	ldw	r2,-12(fp)
811074dc:	10800317 	ldw	r2,12(r2)
811074e0:	10800037 	ldwio	r2,0(r2)
811074e4:	1080100c 	andi	r2,r2,64
811074e8:	103ff31e 	bne	r2,zero,811074b8 <__reset+0xfb0e74b8>
811074ec:	00000206 	br	811074f8 <DMA_DISPATCHER_RESET+0x88>
      } else {
        usleep(WaitPeriodUs);
      }
    }
  } else {
    return bSuccess;
811074f0:	e0bffc17 	ldw	r2,-16(fp)
811074f4:	00000106 	br	811074fc <DMA_DISPATCHER_RESET+0x8c>
  }
  
  return bSuccess;
811074f8:	e0bffc17 	ldw	r2,-16(fp)
}
811074fc:	e037883a 	mov	sp,fp
81107500:	dfc00117 	ldw	ra,4(sp)
81107504:	df000017 	ldw	fp,0(sp)
81107508:	dec00204 	addi	sp,sp,8
8110750c:	f800283a 	ret

81107510 <DMA_SINGLE_TRANSFER>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a função irá verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_SINGLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddress, alt_u32 DestinationAddress, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
81107510:	defff604 	addi	sp,sp,-40
81107514:	dfc00915 	stw	ra,36(sp)
81107518:	df000815 	stw	fp,32(sp)
8110751c:	dc000715 	stw	r16,28(sp)
81107520:	df000804 	addi	fp,sp,32
81107524:	e13ffb15 	stw	r4,-20(fp)
81107528:	e17ffc15 	stw	r5,-16(fp)
8110752c:	e1bffd15 	stw	r6,-12(fp)
81107530:	e1fffe15 	stw	r7,-8(fp)
81107534:	defff804 	addi	sp,sp,-32
81107538:	d8800204 	addi	r2,sp,8
8110753c:	108003c4 	addi	r2,r2,15
81107540:	1004d13a 	srli	r2,r2,4
81107544:	1020913a 	slli	r16,r2,4
  bool bSuccess = TRUE;
81107548:	00800044 	movi	r2,1
8110754c:	e0bffa15 	stw	r2,-24(fp)
  alt_msgdma_standard_descriptor DmaDescriptor;

  if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddress, (alt_u32 *)DestinationAddress, TransferSize, ControlBits) != 0){
81107550:	e0fffc17 	ldw	r3,-16(fp)
81107554:	e13ffd17 	ldw	r4,-12(fp)
81107558:	e0800217 	ldw	r2,8(fp)
8110755c:	d8800115 	stw	r2,4(sp)
81107560:	e0bffe17 	ldw	r2,-8(fp)
81107564:	d8800015 	stw	r2,0(sp)
81107568:	200f883a 	mov	r7,r4
8110756c:	180d883a 	mov	r6,r3
81107570:	800b883a 	mov	r5,r16
81107574:	e13ffb17 	ldw	r4,-20(fp)
81107578:	111a3000 	call	8111a300 <alt_msgdma_construct_standard_mm_to_mm_descriptor>
8110757c:	10000326 	beq	r2,zero,8110758c <DMA_SINGLE_TRANSFER+0x7c>
    bSuccess = FALSE;
81107580:	e03ffa15 	stw	zero,-24(fp)
    return bSuccess;
81107584:	e0bffa17 	ldw	r2,-24(fp)
81107588:	00001e06 	br	81107604 <DMA_SINGLE_TRANSFER+0xf4>
  } else {
    if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
8110758c:	800b883a 	mov	r5,r16
81107590:	e13ffb17 	ldw	r4,-20(fp)
81107594:	111b4340 	call	8111b434 <alt_msgdma_standard_descriptor_async_transfer>
81107598:	10000326 	beq	r2,zero,811075a8 <DMA_SINGLE_TRANSFER+0x98>
      bSuccess = FALSE;
8110759c:	e03ffa15 	stw	zero,-24(fp)
      return bSuccess;
811075a0:	e0bffa17 	ldw	r2,-24(fp)
811075a4:	00001706 	br	81107604 <DMA_SINGLE_TRANSFER+0xf4>
    }
  }
  
  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
811075a8:	e0bffa17 	ldw	r2,-24(fp)
811075ac:	10800060 	cmpeqi	r2,r2,1
811075b0:	1007883a 	mov	r3,r2
811075b4:	e0800317 	ldw	r2,12(fp)
811075b8:	10800060 	cmpeqi	r2,r2,1
811075bc:	1884703a 	and	r2,r3,r2
811075c0:	10803fcc 	andi	r2,r2,255
811075c4:	10000e26 	beq	r2,zero,81107600 <DMA_SINGLE_TRANSFER+0xf0>
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
811075c8:	00000806 	br	811075ec <DMA_SINGLE_TRANSFER+0xdc>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
811075cc:	e0800417 	ldw	r2,16(fp)
811075d0:	1000031e 	bne	r2,zero,811075e0 <DMA_SINGLE_TRANSFER+0xd0>
        usleep(1000);
811075d4:	0100fa04 	movi	r4,1000
811075d8:	1117fbc0 	call	81117fbc <usleep>
811075dc:	00000306 	br	811075ec <DMA_SINGLE_TRANSFER+0xdc>
      } else {
        usleep(WaitPeriodUs);
811075e0:	e0800417 	ldw	r2,16(fp)
811075e4:	1009883a 	mov	r4,r2
811075e8:	1117fbc0 	call	81117fbc <usleep>
      return bSuccess;
    }
  }
  
  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
811075ec:	e0bffb17 	ldw	r2,-20(fp)
811075f0:	10800317 	ldw	r2,12(r2)
811075f4:	10800037 	ldwio	r2,0(r2)
811075f8:	1080004c 	andi	r2,r2,1
811075fc:	103ff31e 	bne	r2,zero,811075cc <__reset+0xfb0e75cc>
        usleep(WaitPeriodUs);
      }
    }
  }
  
  return bSuccess;
81107600:	e0bffa17 	ldw	r2,-24(fp)
}
81107604:	e6ffff04 	addi	sp,fp,-4
81107608:	dfc00217 	ldw	ra,8(sp)
8110760c:	df000117 	ldw	fp,4(sp)
81107610:	dc000017 	ldw	r16,0(sp)
81107614:	dec00304 	addi	sp,sp,12
81107618:	f800283a 	ret

8110761c <DMA_MULTIPLE_TRANSFER>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a função irá verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_MULTIPLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressArray[], alt_u32 DestinationAddressArray[], alt_u8 TransferNumber, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
8110761c:	defff504 	addi	sp,sp,-44
81107620:	dfc00a15 	stw	ra,40(sp)
81107624:	df000915 	stw	fp,36(sp)
81107628:	dc000815 	stw	r16,32(sp)
8110762c:	df000904 	addi	fp,sp,36
81107630:	e13ffb15 	stw	r4,-20(fp)
81107634:	e17ffc15 	stw	r5,-16(fp)
81107638:	e1bffd15 	stw	r6,-12(fp)
8110763c:	3805883a 	mov	r2,r7
81107640:	e0bffe05 	stb	r2,-8(fp)
81107644:	defff804 	addi	sp,sp,-32
81107648:	d8800204 	addi	r2,sp,8
8110764c:	108003c4 	addi	r2,r2,15
81107650:	1004d13a 	srli	r2,r2,4
81107654:	1020913a 	slli	r16,r2,4
  bool bSuccess = TRUE;
81107658:	00800044 	movi	r2,1
8110765c:	e0bff915 	stw	r2,-28(fp)
  alt_msgdma_standard_descriptor DmaDescriptor;
  alt_u8 i = 0;
81107660:	e03ffa05 	stb	zero,-24(fp)

  while ((bSuccess == TRUE) & (i < (TransferNumber - 1))){
81107664:	00002506 	br	811076fc <DMA_MULTIPLE_TRANSFER+0xe0>
    if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddressArray[i], (alt_u32 *)DestinationAddressArray[i], TransferSize, (ControlBits | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_DONE_ENABLE_MASK)) != 0){
81107668:	e0bffa03 	ldbu	r2,-24(fp)
8110766c:	1085883a 	add	r2,r2,r2
81107670:	1085883a 	add	r2,r2,r2
81107674:	1007883a 	mov	r3,r2
81107678:	e0bffc17 	ldw	r2,-16(fp)
8110767c:	10c5883a 	add	r2,r2,r3
81107680:	10800017 	ldw	r2,0(r2)
81107684:	1009883a 	mov	r4,r2
81107688:	e0bffa03 	ldbu	r2,-24(fp)
8110768c:	1085883a 	add	r2,r2,r2
81107690:	1085883a 	add	r2,r2,r2
81107694:	1007883a 	mov	r3,r2
81107698:	e0bffd17 	ldw	r2,-12(fp)
8110769c:	10c5883a 	add	r2,r2,r3
811076a0:	10800017 	ldw	r2,0(r2)
811076a4:	1007883a 	mov	r3,r2
811076a8:	e0800317 	ldw	r2,12(fp)
811076ac:	10804034 	orhi	r2,r2,256
811076b0:	d8800115 	stw	r2,4(sp)
811076b4:	e0800217 	ldw	r2,8(fp)
811076b8:	d8800015 	stw	r2,0(sp)
811076bc:	180f883a 	mov	r7,r3
811076c0:	200d883a 	mov	r6,r4
811076c4:	800b883a 	mov	r5,r16
811076c8:	e13ffb17 	ldw	r4,-20(fp)
811076cc:	111a3000 	call	8111a300 <alt_msgdma_construct_standard_mm_to_mm_descriptor>
811076d0:	10000226 	beq	r2,zero,811076dc <DMA_MULTIPLE_TRANSFER+0xc0>
      bSuccess = FALSE;
811076d4:	e03ff915 	stw	zero,-28(fp)
811076d8:	00000506 	br	811076f0 <DMA_MULTIPLE_TRANSFER+0xd4>
    } else {
      if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
811076dc:	800b883a 	mov	r5,r16
811076e0:	e13ffb17 	ldw	r4,-20(fp)
811076e4:	111b4340 	call	8111b434 <alt_msgdma_standard_descriptor_async_transfer>
811076e8:	10000126 	beq	r2,zero,811076f0 <DMA_MULTIPLE_TRANSFER+0xd4>
        bSuccess = FALSE;
811076ec:	e03ff915 	stw	zero,-28(fp)
      }
    }
	i++;
811076f0:	e0bffa03 	ldbu	r2,-24(fp)
811076f4:	10800044 	addi	r2,r2,1
811076f8:	e0bffa05 	stb	r2,-24(fp)
bool DMA_MULTIPLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressArray[], alt_u32 DestinationAddressArray[], alt_u8 TransferNumber, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
  bool bSuccess = TRUE;
  alt_msgdma_standard_descriptor DmaDescriptor;
  alt_u8 i = 0;

  while ((bSuccess == TRUE) & (i < (TransferNumber - 1))){
811076fc:	e0bff917 	ldw	r2,-28(fp)
81107700:	10800060 	cmpeqi	r2,r2,1
81107704:	1009883a 	mov	r4,r2
81107708:	e0fffa03 	ldbu	r3,-24(fp)
8110770c:	e0bffe03 	ldbu	r2,-8(fp)
81107710:	10bfffc4 	addi	r2,r2,-1
81107714:	1884803a 	cmplt	r2,r3,r2
81107718:	2084703a 	and	r2,r4,r2
8110771c:	10803fcc 	andi	r2,r2,255
81107720:	103fd11e 	bne	r2,zero,81107668 <__reset+0xfb0e7668>
        bSuccess = FALSE;
      }
    }
	i++;
  }
  if (bSuccess == TRUE){
81107724:	e0bff917 	ldw	r2,-28(fp)
81107728:	10800058 	cmpnei	r2,r2,1
8110772c:	1000211e 	bne	r2,zero,811077b4 <DMA_MULTIPLE_TRANSFER+0x198>
    if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddressArray[i], (alt_u32 *)DestinationAddressArray[i], TransferSize, ControlBits) != 0){
81107730:	e0bffa03 	ldbu	r2,-24(fp)
81107734:	1085883a 	add	r2,r2,r2
81107738:	1085883a 	add	r2,r2,r2
8110773c:	1007883a 	mov	r3,r2
81107740:	e0bffc17 	ldw	r2,-16(fp)
81107744:	10c5883a 	add	r2,r2,r3
81107748:	10800017 	ldw	r2,0(r2)
8110774c:	1009883a 	mov	r4,r2
81107750:	e0bffa03 	ldbu	r2,-24(fp)
81107754:	1085883a 	add	r2,r2,r2
81107758:	1085883a 	add	r2,r2,r2
8110775c:	1007883a 	mov	r3,r2
81107760:	e0bffd17 	ldw	r2,-12(fp)
81107764:	10c5883a 	add	r2,r2,r3
81107768:	10800017 	ldw	r2,0(r2)
8110776c:	1007883a 	mov	r3,r2
81107770:	e0800317 	ldw	r2,12(fp)
81107774:	d8800115 	stw	r2,4(sp)
81107778:	e0800217 	ldw	r2,8(fp)
8110777c:	d8800015 	stw	r2,0(sp)
81107780:	180f883a 	mov	r7,r3
81107784:	200d883a 	mov	r6,r4
81107788:	800b883a 	mov	r5,r16
8110778c:	e13ffb17 	ldw	r4,-20(fp)
81107790:	111a3000 	call	8111a300 <alt_msgdma_construct_standard_mm_to_mm_descriptor>
81107794:	10000226 	beq	r2,zero,811077a0 <DMA_MULTIPLE_TRANSFER+0x184>
      bSuccess = FALSE;
81107798:	e03ff915 	stw	zero,-28(fp)
8110779c:	00000506 	br	811077b4 <DMA_MULTIPLE_TRANSFER+0x198>
    } else {
      if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
811077a0:	800b883a 	mov	r5,r16
811077a4:	e13ffb17 	ldw	r4,-20(fp)
811077a8:	111b4340 	call	8111b434 <alt_msgdma_standard_descriptor_async_transfer>
811077ac:	10000126 	beq	r2,zero,811077b4 <DMA_MULTIPLE_TRANSFER+0x198>
        bSuccess = FALSE;
811077b0:	e03ff915 	stw	zero,-28(fp)
      }
    }
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
811077b4:	e0bff917 	ldw	r2,-28(fp)
811077b8:	10800060 	cmpeqi	r2,r2,1
811077bc:	1007883a 	mov	r3,r2
811077c0:	e0800417 	ldw	r2,16(fp)
811077c4:	10800060 	cmpeqi	r2,r2,1
811077c8:	1884703a 	and	r2,r3,r2
811077cc:	10803fcc 	andi	r2,r2,255
811077d0:	10000e26 	beq	r2,zero,8110780c <DMA_MULTIPLE_TRANSFER+0x1f0>
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
811077d4:	00000806 	br	811077f8 <DMA_MULTIPLE_TRANSFER+0x1dc>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
811077d8:	e0800517 	ldw	r2,20(fp)
811077dc:	1000031e 	bne	r2,zero,811077ec <DMA_MULTIPLE_TRANSFER+0x1d0>
    	usleep(1000);
811077e0:	0100fa04 	movi	r4,1000
811077e4:	1117fbc0 	call	81117fbc <usleep>
811077e8:	00000306 	br	811077f8 <DMA_MULTIPLE_TRANSFER+0x1dc>
      } else {
    	usleep(WaitPeriodUs);
811077ec:	e0800517 	ldw	r2,20(fp)
811077f0:	1009883a 	mov	r4,r2
811077f4:	1117fbc0 	call	81117fbc <usleep>
      }
    }
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
811077f8:	e0bffb17 	ldw	r2,-20(fp)
811077fc:	10800317 	ldw	r2,12(r2)
81107800:	10800037 	ldwio	r2,0(r2)
81107804:	1080004c 	andi	r2,r2,1
81107808:	103ff31e 	bne	r2,zero,811077d8 <__reset+0xfb0e77d8>
    	usleep(WaitPeriodUs);
      }
    }
  }
  
  return bSuccess;
8110780c:	e0bff917 	ldw	r2,-28(fp)
}
81107810:	e6ffff04 	addi	sp,fp,-4
81107814:	dfc00217 	ldw	ra,8(sp)
81107818:	df000117 	ldw	fp,4(sp)
8110781c:	dc000017 	ldw	r16,0(sp)
81107820:	dec00304 	addi	sp,sp,12
81107824:	f800283a 	ret

81107828 <DMA_EXTENDED_SINGLE_TRANSFER>:

bool DMA_EXTENDED_SINGLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressHigh, alt_u32 SourceAddressLow, alt_u32 DestinationAddressHigh, alt_u32 DestinationAddressLow, alt_u32 TransferSizeBytes, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
81107828:	deffef04 	addi	sp,sp,-68
8110782c:	dfc01015 	stw	ra,64(sp)
81107830:	df000f15 	stw	fp,60(sp)
81107834:	dc000e15 	stw	r16,56(sp)
81107838:	df000f04 	addi	fp,sp,60
8110783c:	e13ffb15 	stw	r4,-20(fp)
81107840:	e17ffc15 	stw	r5,-16(fp)
81107844:	e1bffd15 	stw	r6,-12(fp)
81107848:	e1fffe15 	stw	r7,-8(fp)
8110784c:	defff004 	addi	sp,sp,-64
81107850:	d8800904 	addi	r2,sp,36
81107854:	108007c4 	addi	r2,r2,31
81107858:	1004d17a 	srli	r2,r2,5
8110785c:	1020917a 	slli	r16,r2,5
  bool bSuccess = TRUE;
81107860:	00800044 	movi	r2,1
81107864:	e0bffa15 	stw	r2,-24(fp)
  alt_msgdma_extended_descriptor DmaExtendedDescriptor;

  if (msgdma_construct_extended_mm_to_mm_descriptor (DmaDevice,
81107868:	e17ffd17 	ldw	r5,-12(fp)
8110786c:	e1800217 	ldw	r6,8(fp)
81107870:	e0bffc17 	ldw	r2,-16(fp)
81107874:	e0fffe17 	ldw	r3,-8(fp)
81107878:	01000044 	movi	r4,1
8110787c:	d9000815 	stw	r4,32(sp)
81107880:	01000044 	movi	r4,1
81107884:	d9000715 	stw	r4,28(sp)
81107888:	01000044 	movi	r4,1
8110788c:	d9000615 	stw	r4,24(sp)
81107890:	01000044 	movi	r4,1
81107894:	d9000515 	stw	r4,20(sp)
81107898:	01000044 	movi	r4,1
8110789c:	d9000415 	stw	r4,16(sp)
811078a0:	d8c00315 	stw	r3,12(sp)
811078a4:	d8800215 	stw	r2,8(sp)
811078a8:	e0800417 	ldw	r2,16(fp)
811078ac:	d8800115 	stw	r2,4(sp)
811078b0:	e0800317 	ldw	r2,12(fp)
811078b4:	d8800015 	stw	r2,0(sp)
811078b8:	300f883a 	mov	r7,r6
811078bc:	280d883a 	mov	r6,r5
811078c0:	800b883a 	mov	r5,r16
811078c4:	e13ffb17 	ldw	r4,-20(fp)
811078c8:	1102bd40 	call	81102bd4 <msgdma_construct_extended_mm_to_mm_descriptor>
811078cc:	10000326 	beq	r2,zero,811078dc <DMA_EXTENDED_SINGLE_TRANSFER+0xb4>
  		                                                 1,
  		                                                 1,
  		                                                 1,
  		                                                 1,
  		                                                 1) != 0){
	  bSuccess = FALSE;
811078d0:	e03ffa15 	stw	zero,-24(fp)
	return bSuccess;
811078d4:	e0bffa17 	ldw	r2,-24(fp)
811078d8:	00001e06 	br	81107954 <DMA_EXTENDED_SINGLE_TRANSFER+0x12c>
  } else {
	if (msgdma_extended_descriptor_sync_transfer(DmaDevice, &DmaExtendedDescriptor) != 0) {
811078dc:	800b883a 	mov	r5,r16
811078e0:	e13ffb17 	ldw	r4,-20(fp)
811078e4:	1102cc80 	call	81102cc8 <msgdma_extended_descriptor_sync_transfer>
811078e8:	10000326 	beq	r2,zero,811078f8 <DMA_EXTENDED_SINGLE_TRANSFER+0xd0>
	  bSuccess = FALSE;
811078ec:	e03ffa15 	stw	zero,-24(fp)
	  return bSuccess;
811078f0:	e0bffa17 	ldw	r2,-24(fp)
811078f4:	00001706 	br	81107954 <DMA_EXTENDED_SINGLE_TRANSFER+0x12c>
	}
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
811078f8:	e0bffa17 	ldw	r2,-24(fp)
811078fc:	10800060 	cmpeqi	r2,r2,1
81107900:	1007883a 	mov	r3,r2
81107904:	e0800517 	ldw	r2,20(fp)
81107908:	10800060 	cmpeqi	r2,r2,1
8110790c:	1884703a 	and	r2,r3,r2
81107910:	10803fcc 	andi	r2,r2,255
81107914:	10000e26 	beq	r2,zero,81107950 <DMA_EXTENDED_SINGLE_TRANSFER+0x128>
	while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81107918:	00000806 	br	8110793c <DMA_EXTENDED_SINGLE_TRANSFER+0x114>
	  if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
8110791c:	e0800617 	ldw	r2,24(fp)
81107920:	1000031e 	bne	r2,zero,81107930 <DMA_EXTENDED_SINGLE_TRANSFER+0x108>
		usleep(1000);
81107924:	0100fa04 	movi	r4,1000
81107928:	1117fbc0 	call	81117fbc <usleep>
8110792c:	00000306 	br	8110793c <DMA_EXTENDED_SINGLE_TRANSFER+0x114>
	  } else {
		usleep(WaitPeriodUs);
81107930:	e0800617 	ldw	r2,24(fp)
81107934:	1009883a 	mov	r4,r2
81107938:	1117fbc0 	call	81117fbc <usleep>
	  return bSuccess;
	}
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
	while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
8110793c:	e0bffb17 	ldw	r2,-20(fp)
81107940:	10800317 	ldw	r2,12(r2)
81107944:	10800037 	ldwio	r2,0(r2)
81107948:	1080004c 	andi	r2,r2,1
8110794c:	103ff31e 	bne	r2,zero,8110791c <__reset+0xfb0e791c>
		usleep(WaitPeriodUs);
	  }
	}
  }

  return bSuccess;
81107950:	e0bffa17 	ldw	r2,-24(fp)
}
81107954:	e6ffff04 	addi	sp,fp,-4
81107958:	dfc00217 	ldw	ra,8(sp)
8110795c:	df000117 	ldw	fp,4(sp)
81107960:	dc000017 	ldw	r16,0(sp)
81107964:	dec00304 	addi	sp,sp,12
81107968:	f800283a 	ret

8110796c <v_Eth_Hold_Reset>:
 *      Author: rfranca
 */

	#include "eth.h"

	void v_Eth_Hold_Reset(void){
8110796c:	defffe04 	addi	sp,sp,-8
81107970:	df000115 	stw	fp,4(sp)
81107974:	df000104 	addi	fp,sp,4

		alt_u32 *pEthAddr = (alt_u32 *)ETH_RST_BASE;
81107978:	e03fff15 	stw	zero,-4(fp)
		*pEthAddr = (alt_u32) 0x00000000;
8110797c:	e0bfff17 	ldw	r2,-4(fp)
81107980:	10000015 	stw	zero,0(r2)

	}
81107984:	0001883a 	nop
81107988:	e037883a 	mov	sp,fp
8110798c:	df000017 	ldw	fp,0(sp)
81107990:	dec00104 	addi	sp,sp,4
81107994:	f800283a 	ret

81107998 <v_Eth_Release_Reset>:

	void v_Eth_Release_Reset(void){
81107998:	defffe04 	addi	sp,sp,-8
8110799c:	df000115 	stw	fp,4(sp)
811079a0:	df000104 	addi	fp,sp,4

		alt_u32 *pEthAddr = (alt_u32 *)ETH_RST_BASE;
811079a4:	e03fff15 	stw	zero,-4(fp)
		*pEthAddr = (alt_u32) 0x00000001;
811079a8:	e0bfff17 	ldw	r2,-4(fp)
811079ac:	00c00044 	movi	r3,1
811079b0:	10c00015 	stw	r3,0(r2)

	}
811079b4:	0001883a 	nop
811079b8:	e037883a 	mov	sp,fp
811079bc:	df000017 	ldw	fp,0(sp)
811079c0:	dec00104 	addi	sp,sp,4
811079c4:	f800283a 	ret

811079c8 <PGEN_WRITE_REG32>:
 */

	#include "pgen.h"
	#include "pgen_registers.h"

	void PGEN_WRITE_REG32(alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
811079c8:	defffc04 	addi	sp,sp,-16
811079cc:	df000315 	stw	fp,12(sp)
811079d0:	df000304 	addi	fp,sp,12
811079d4:	2005883a 	mov	r2,r4
811079d8:	e17fff15 	stw	r5,-4(fp)
811079dc:	e0bffe05 	stb	r2,-8(fp)
		alt_u32 *pPgenAddr = PGEN_BASE;
811079e0:	e03ffd15 	stw	zero,-12(fp)
		*(pPgenAddr + (alt_u32)uc_RegisterAddress) = (alt_u32) ul_RegisterValue;
811079e4:	e0bffe03 	ldbu	r2,-8(fp)
811079e8:	1085883a 	add	r2,r2,r2
811079ec:	1085883a 	add	r2,r2,r2
811079f0:	1007883a 	mov	r3,r2
811079f4:	e0bffd17 	ldw	r2,-12(fp)
811079f8:	10c5883a 	add	r2,r2,r3
811079fc:	e0ffff17 	ldw	r3,-4(fp)
81107a00:	10c00015 	stw	r3,0(r2)
	}
81107a04:	0001883a 	nop
81107a08:	e037883a 	mov	sp,fp
81107a0c:	df000017 	ldw	fp,0(sp)
81107a10:	dec00104 	addi	sp,sp,4
81107a14:	f800283a 	ret

81107a18 <PGEN_READ_REG32>:

	alt_u32 PGEN_READ_REG32(alt_u8 uc_RegisterAddress){
81107a18:	defffc04 	addi	sp,sp,-16
81107a1c:	df000315 	stw	fp,12(sp)
81107a20:	df000304 	addi	fp,sp,12
81107a24:	2005883a 	mov	r2,r4
81107a28:	e0bfff05 	stb	r2,-4(fp)
		alt_u32 RegisterValue = 0;
81107a2c:	e03ffd15 	stw	zero,-12(fp)
		alt_u32 *pPgenAddr = PGEN_BASE;
81107a30:	e03ffe15 	stw	zero,-8(fp)
		RegisterValue = *(pPgenAddr + (alt_u32)uc_RegisterAddress);
81107a34:	e0bfff03 	ldbu	r2,-4(fp)
81107a38:	1085883a 	add	r2,r2,r2
81107a3c:	1085883a 	add	r2,r2,r2
81107a40:	1007883a 	mov	r3,r2
81107a44:	e0bffe17 	ldw	r2,-8(fp)
81107a48:	10c5883a 	add	r2,r2,r3
81107a4c:	10800017 	ldw	r2,0(r2)
81107a50:	e0bffd15 	stw	r2,-12(fp)
		return RegisterValue;
81107a54:	e0bffd17 	ldw	r2,-12(fp)
	}
81107a58:	e037883a 	mov	sp,fp
81107a5c:	df000017 	ldw	fp,0(sp)
81107a60:	dec00104 	addi	sp,sp,4
81107a64:	f800283a 	ret

81107a68 <b_Pattern_Generator_Write_Register>:

	bool b_Pattern_Generator_Write_Register(alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
81107a68:	defffb04 	addi	sp,sp,-20
81107a6c:	dfc00415 	stw	ra,16(sp)
81107a70:	df000315 	stw	fp,12(sp)
81107a74:	df000304 	addi	fp,sp,12
81107a78:	2005883a 	mov	r2,r4
81107a7c:	e17fff15 	stw	r5,-4(fp)
81107a80:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81107a84:	e03ffd15 	stw	zero,-12(fp)

		if (uc_RegisterAddress <= 0x01) {
81107a88:	e0bffe03 	ldbu	r2,-8(fp)
81107a8c:	108000a8 	cmpgeui	r2,r2,2
81107a90:	1000061e 	bne	r2,zero,81107aac <b_Pattern_Generator_Write_Register+0x44>
			PGEN_WRITE_REG32(uc_RegisterAddress, ul_RegisterValue);
81107a94:	e0bffe03 	ldbu	r2,-8(fp)
81107a98:	e17fff17 	ldw	r5,-4(fp)
81107a9c:	1009883a 	mov	r4,r2
81107aa0:	11079c80 	call	811079c8 <PGEN_WRITE_REG32>
			bSuccess = TRUE;
81107aa4:	00800044 	movi	r2,1
81107aa8:	e0bffd15 	stw	r2,-12(fp)
		}

		return bSuccess;
81107aac:	e0bffd17 	ldw	r2,-12(fp)
	}
81107ab0:	e037883a 	mov	sp,fp
81107ab4:	dfc00117 	ldw	ra,4(sp)
81107ab8:	df000017 	ldw	fp,0(sp)
81107abc:	dec00204 	addi	sp,sp,8
81107ac0:	f800283a 	ret

81107ac4 <ul_Pattern_Generator_Read_Register>:

	alt_u32 ul_Pattern_Generator_Read_Register(alt_u8 uc_RegisterAddress){
81107ac4:	defffc04 	addi	sp,sp,-16
81107ac8:	dfc00315 	stw	ra,12(sp)
81107acc:	df000215 	stw	fp,8(sp)
81107ad0:	df000204 	addi	fp,sp,8
81107ad4:	2005883a 	mov	r2,r4
81107ad8:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_RegisterValue = 0;
81107adc:	e03ffe15 	stw	zero,-8(fp)

		if (uc_RegisterAddress <= 0x01) {
81107ae0:	e0bfff03 	ldbu	r2,-4(fp)
81107ae4:	108000a8 	cmpgeui	r2,r2,2
81107ae8:	1000041e 	bne	r2,zero,81107afc <ul_Pattern_Generator_Read_Register+0x38>
			ul_RegisterValue = PGEN_READ_REG32(uc_RegisterAddress);
81107aec:	e0bfff03 	ldbu	r2,-4(fp)
81107af0:	1009883a 	mov	r4,r2
81107af4:	1107a180 	call	81107a18 <PGEN_READ_REG32>
81107af8:	e0bffe15 	stw	r2,-8(fp)
		}

		return ul_RegisterValue;
81107afc:	e0bffe17 	ldw	r2,-8(fp)
	}
81107b00:	e037883a 	mov	sp,fp
81107b04:	dfc00117 	ldw	ra,4(sp)
81107b08:	df000017 	ldw	fp,0(sp)
81107b0c:	dec00204 	addi	sp,sp,8
81107b10:	f800283a 	ret

81107b14 <v_Pattern_Generator_Start>:

	void v_Pattern_Generator_Start(void){
81107b14:	defffe04 	addi	sp,sp,-8
81107b18:	dfc00115 	stw	ra,4(sp)
81107b1c:	df000015 	stw	fp,0(sp)
81107b20:	d839883a 	mov	fp,sp

		PGEN_WRITE_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS, (alt_u32)PGEN_START_CONTROL_BIT_MASK);
81107b24:	01400404 	movi	r5,16
81107b28:	0009883a 	mov	r4,zero
81107b2c:	11079c80 	call	811079c8 <PGEN_WRITE_REG32>

	}
81107b30:	0001883a 	nop
81107b34:	e037883a 	mov	sp,fp
81107b38:	dfc00117 	ldw	ra,4(sp)
81107b3c:	df000017 	ldw	fp,0(sp)
81107b40:	dec00204 	addi	sp,sp,8
81107b44:	f800283a 	ret

81107b48 <v_Pattern_Generator_Stop>:

	void v_Pattern_Generator_Stop(void){
81107b48:	defffe04 	addi	sp,sp,-8
81107b4c:	dfc00115 	stw	ra,4(sp)
81107b50:	df000015 	stw	fp,0(sp)
81107b54:	d839883a 	mov	fp,sp

		PGEN_WRITE_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS, (alt_u32)PGEN_STOP_CONTROL_BIT_MASK);
81107b58:	01400204 	movi	r5,8
81107b5c:	0009883a 	mov	r4,zero
81107b60:	11079c80 	call	811079c8 <PGEN_WRITE_REG32>

	}
81107b64:	0001883a 	nop
81107b68:	e037883a 	mov	sp,fp
81107b6c:	dfc00117 	ldw	ra,4(sp)
81107b70:	df000017 	ldw	fp,0(sp)
81107b74:	dec00204 	addi	sp,sp,8
81107b78:	f800283a 	ret

81107b7c <v_Pattern_Generator_Reset>:

	void v_Pattern_Generator_Reset(void){
81107b7c:	defffe04 	addi	sp,sp,-8
81107b80:	dfc00115 	stw	ra,4(sp)
81107b84:	df000015 	stw	fp,0(sp)
81107b88:	d839883a 	mov	fp,sp

		PGEN_WRITE_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS, (alt_u32)PGEN_RESET_CONTROL_BIT_MASK);
81107b8c:	01400104 	movi	r5,4
81107b90:	0009883a 	mov	r4,zero
81107b94:	11079c80 	call	811079c8 <PGEN_WRITE_REG32>

	}
81107b98:	0001883a 	nop
81107b9c:	e037883a 	mov	sp,fp
81107ba0:	dfc00117 	ldw	ra,4(sp)
81107ba4:	df000017 	ldw	fp,0(sp)
81107ba8:	dec00204 	addi	sp,sp,8
81107bac:	f800283a 	ret

81107bb0 <Pattern_Generator_Status>:

	alt_u32 Pattern_Generator_Status(void){
81107bb0:	defffc04 	addi	sp,sp,-16
81107bb4:	dfc00315 	stw	ra,12(sp)
81107bb8:	df000215 	stw	fp,8(sp)
81107bbc:	df000204 	addi	fp,sp,8

		const alt_u32 ul_pgen_mask = PGEN_RESETED_STATUS_BIT_MASK | PGEN_STOPPED_STATUS_BIT_MASK;
81107bc0:	008000c4 	movi	r2,3
81107bc4:	e0bffe15 	stw	r2,-8(fp)
		alt_u32 ul_pgen_status_value = PGEN_READ_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS) & ul_pgen_mask;
81107bc8:	0009883a 	mov	r4,zero
81107bcc:	1107a180 	call	81107a18 <PGEN_READ_REG32>
81107bd0:	1007883a 	mov	r3,r2
81107bd4:	e0bffe17 	ldw	r2,-8(fp)
81107bd8:	1884703a 	and	r2,r3,r2
81107bdc:	e0bfff15 	stw	r2,-4(fp)

		return ul_pgen_status_value;
81107be0:	e0bfff17 	ldw	r2,-4(fp)
	}
81107be4:	e037883a 	mov	sp,fp
81107be8:	dfc00117 	ldw	ra,4(sp)
81107bec:	df000017 	ldw	fp,0(sp)
81107bf0:	dec00204 	addi	sp,sp,8
81107bf4:	f800283a 	ret

81107bf8 <Pattern_Generator_Configure_Initial_State>:

	bool Pattern_Generator_Configure_Initial_State(alt_u8 uc_Initial_CCD_ID, alt_u8 uc_Initial_CCD_SIDE, alt_u8 uc_Initial_TimeCode){
81107bf8:	defff904 	addi	sp,sp,-28
81107bfc:	dfc00615 	stw	ra,24(sp)
81107c00:	df000515 	stw	fp,20(sp)
81107c04:	df000504 	addi	fp,sp,20
81107c08:	2807883a 	mov	r3,r5
81107c0c:	3005883a 	mov	r2,r6
81107c10:	e13ffd05 	stb	r4,-12(fp)
81107c14:	e0fffe05 	stb	r3,-8(fp)
81107c18:	e0bfff05 	stb	r2,-4(fp)

		bool bSuccess = FALSE;
81107c1c:	e03ffb15 	stw	zero,-20(fp)

		alt_u32 initial_state_config_value;
		if ((uc_Initial_CCD_ID < 4) && (uc_Initial_CCD_SIDE < 2)) {
81107c20:	e0bffd03 	ldbu	r2,-12(fp)
81107c24:	10800128 	cmpgeui	r2,r2,4
81107c28:	1000101e 	bne	r2,zero,81107c6c <Pattern_Generator_Configure_Initial_State+0x74>
81107c2c:	e0bffe03 	ldbu	r2,-8(fp)
81107c30:	108000a8 	cmpgeui	r2,r2,2
81107c34:	10000d1e 	bne	r2,zero,81107c6c <Pattern_Generator_Configure_Initial_State+0x74>
			initial_state_config_value = (((alt_u32)uc_Initial_CCD_ID) << 9) | (((alt_u32)uc_Initial_CCD_SIDE) << 8) | ((alt_u32)uc_Initial_TimeCode);
81107c38:	e0bffd03 	ldbu	r2,-12(fp)
81107c3c:	1006927a 	slli	r3,r2,9
81107c40:	e0bffe03 	ldbu	r2,-8(fp)
81107c44:	1004923a 	slli	r2,r2,8
81107c48:	1886b03a 	or	r3,r3,r2
81107c4c:	e0bfff03 	ldbu	r2,-4(fp)
81107c50:	1884b03a 	or	r2,r3,r2
81107c54:	e0bffc15 	stw	r2,-16(fp)
			PGEN_WRITE_REG32(PGEN_INITIAL_TRANSMISSION_STATE_REGISTER_ADDRESS, initial_state_config_value);
81107c58:	e17ffc17 	ldw	r5,-16(fp)
81107c5c:	01000044 	movi	r4,1
81107c60:	11079c80 	call	811079c8 <PGEN_WRITE_REG32>
			bSuccess = TRUE;
81107c64:	00800044 	movi	r2,1
81107c68:	e0bffb15 	stw	r2,-20(fp)
		}

		return bSuccess;
81107c6c:	e0bffb17 	ldw	r2,-20(fp)
	}
81107c70:	e037883a 	mov	sp,fp
81107c74:	dfc00117 	ldw	ra,4(sp)
81107c78:	df000017 	ldw	fp,0(sp)
81107c7c:	dec00204 	addi	sp,sp,8
81107c80:	f800283a 	ret

81107c84 <POWER_Read>:
#include "sense.h"

bool POWER_Read(alt_u32 szVol[POWER_PORT_NUM]){
81107c84:	deffef04 	addi	sp,sp,-68
81107c88:	dfc01015 	stw	ra,64(sp)
81107c8c:	df000f15 	stw	fp,60(sp)
81107c90:	df000f04 	addi	fp,sp,60
81107c94:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = TRUE;
81107c98:	00800044 	movi	r2,1
81107c9c:	e0bff315 	stw	r2,-52(fp)
    int i,c, nPortIndex=0;
81107ca0:	e03ff615 	stw	zero,-40(fp)
    int szPortNum[] = {POWER_DEVICE0_PORT_NUM, POWER_DEVICE1_PORT_NUM};
81107ca4:	00800204 	movi	r2,8
81107ca8:	e0bffc15 	stw	r2,-16(fp)
81107cac:	00800104 	movi	r2,4
81107cb0:	e0bffd15 	stw	r2,-12(fp)
    alt_u32 Value32;
    alt_u8 NextChannel,Channel, HEAD, SIGN, SGL, PARITY;
    const bool bEN=TRUE; // alwasy update next conversion channel
81107cb4:	00800044 	movi	r2,1
81107cb8:	e0bff715 	stw	r2,-36(fp)
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
81107cbc:	00800044 	movi	r2,1
81107cc0:	e0bff815 	stw	r2,-32(fp)
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
81107cc4:	e03ff915 	stw	zero,-28(fp)
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
81107cc8:	e03ff515 	stw	zero,-44(fp)
81107ccc:	00007106 	br	81107e94 <POWER_Read+0x210>
        NextChannel = 0;
81107cd0:	e03ffa05 	stb	zero,-24(fp)
        bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
81107cd4:	e0bff517 	ldw	r2,-44(fp)
81107cd8:	10c03fcc 	andi	r3,r2,255
81107cdc:	e13ffa03 	ldbu	r4,-24(fp)
81107ce0:	e0bfff17 	ldw	r2,-4(fp)
81107ce4:	d8800115 	stw	r2,4(sp)
81107ce8:	e0bff917 	ldw	r2,-28(fp)
81107cec:	d8800015 	stw	r2,0(sp)
81107cf0:	e1fff817 	ldw	r7,-32(fp)
81107cf4:	e1bff717 	ldw	r6,-36(fp)
81107cf8:	200b883a 	mov	r5,r4
81107cfc:	1809883a 	mov	r4,r3
81107d00:	1102d040 	call	81102d04 <POWER_SPI_RW>
81107d04:	e0bff315 	stw	r2,-52(fp)
        for(i=0;i<szPortNum[c] && bSuccess;i++){
81107d08:	e03ff415 	stw	zero,-48(fp)
81107d0c:	00005306 	br	81107e5c <POWER_Read+0x1d8>
            NextChannel = i + 1;
81107d10:	e0bff417 	ldw	r2,-48(fp)
81107d14:	10800044 	addi	r2,r2,1
81107d18:	e0bffa05 	stb	r2,-24(fp)
            bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &Value32);
81107d1c:	e0bff517 	ldw	r2,-44(fp)
81107d20:	10c03fcc 	andi	r3,r2,255
81107d24:	e13ffa03 	ldbu	r4,-24(fp)
81107d28:	e0bffe04 	addi	r2,fp,-8
81107d2c:	d8800115 	stw	r2,4(sp)
81107d30:	e0bff917 	ldw	r2,-28(fp)
81107d34:	d8800015 	stw	r2,0(sp)
81107d38:	e1fff817 	ldw	r7,-32(fp)
81107d3c:	e1bff717 	ldw	r6,-36(fp)
81107d40:	200b883a 	mov	r5,r4
81107d44:	1809883a 	mov	r4,r3
81107d48:	1102d040 	call	81102d04 <POWER_SPI_RW>
81107d4c:	e0bff315 	stw	r2,-52(fp)
            if (bSuccess){
81107d50:	e0bff317 	ldw	r2,-52(fp)
81107d54:	10003b26 	beq	r2,zero,81107e44 <POWER_Read+0x1c0>
                HEAD = (Value32 >> 30) & 0x03;
81107d58:	e0bffe17 	ldw	r2,-8(fp)
81107d5c:	1004d7ba 	srli	r2,r2,30
81107d60:	e0bffa45 	stb	r2,-23(fp)
                Channel = (Value32 >> 1) & 0x07;
81107d64:	e0bffe17 	ldw	r2,-8(fp)
81107d68:	1004d07a 	srli	r2,r2,1
81107d6c:	108001cc 	andi	r2,r2,7
81107d70:	e0bffa85 	stb	r2,-22(fp)
                SIGN = (Value32 >> 4 ) & 0x01;
81107d74:	e0bffe17 	ldw	r2,-8(fp)
81107d78:	1004d13a 	srli	r2,r2,4
81107d7c:	1080004c 	andi	r2,r2,1
81107d80:	e0bffac5 	stb	r2,-21(fp)
                SGL = (Value32 >> 5 ) & 0x01;
81107d84:	e0bffe17 	ldw	r2,-8(fp)
81107d88:	1004d17a 	srli	r2,r2,5
81107d8c:	1080004c 	andi	r2,r2,1
81107d90:	e0bffb05 	stb	r2,-20(fp)
                PARITY = Value32 & 0x01;
81107d94:	e0bffe17 	ldw	r2,-8(fp)
81107d98:	1080004c 	andi	r2,r2,1
81107d9c:	e0bffb45 	stb	r2,-19(fp)
                if (HEAD != 0){
81107da0:	e0bffa43 	ldbu	r2,-23(fp)
81107da4:	10000626 	beq	r2,zero,81107dc0 <POWER_Read+0x13c>
                    printf("[%d]Unexpected HEAD\r\n",i);
81107da8:	e17ff417 	ldw	r5,-48(fp)
81107dac:	012044b4 	movhi	r4,33042
81107db0:	21344004 	addi	r4,r4,-12032
81107db4:	110ad980 	call	8110ad98 <printf>
                    bSuccess = FALSE;
81107db8:	e03ff315 	stw	zero,-52(fp)
81107dbc:	00001406 	br	81107e10 <POWER_Read+0x18c>
                }else if (Channel != i){
81107dc0:	e0fffa83 	ldbu	r3,-22(fp)
81107dc4:	e0bff417 	ldw	r2,-48(fp)
81107dc8:	18800926 	beq	r3,r2,81107df0 <POWER_Read+0x16c>
                    printf("[%d]Unexpected Channel. Expected:%d, Read:%d\r\n", i, i, Channel);
81107dcc:	e0bffa83 	ldbu	r2,-22(fp)
81107dd0:	100f883a 	mov	r7,r2
81107dd4:	e1bff417 	ldw	r6,-48(fp)
81107dd8:	e17ff417 	ldw	r5,-48(fp)
81107ddc:	012044b4 	movhi	r4,33042
81107de0:	21344604 	addi	r4,r4,-12008
81107de4:	110ad980 	call	8110ad98 <printf>
                    bSuccess = FALSE;
81107de8:	e03ff315 	stw	zero,-52(fp)
81107dec:	00000806 	br	81107e10 <POWER_Read+0x18c>
                }else if (SIGN ^ bSIGN){
81107df0:	e0fffac3 	ldbu	r3,-21(fp)
81107df4:	e0bff817 	ldw	r2,-32(fp)
81107df8:	18800526 	beq	r3,r2,81107e10 <POWER_Read+0x18c>
                    printf("[%d]Unexpected SIGN\r\n",i);
81107dfc:	e17ff417 	ldw	r5,-48(fp)
81107e00:	012044b4 	movhi	r4,33042
81107e04:	21345204 	addi	r4,r4,-11960
81107e08:	110ad980 	call	8110ad98 <printf>
                    bSuccess = FALSE;
81107e0c:	e03ff315 	stw	zero,-52(fp)
                }else if (SGL ^ SGL){
                    printf("[%d]Unexpected SGL\r\n",i);
                    bSuccess = FALSE;
                }
                if (bSuccess)
81107e10:	e0bff317 	ldw	r2,-52(fp)
81107e14:	10000e26 	beq	r2,zero,81107e50 <POWER_Read+0x1cc>
                    szVol[nPortIndex++] = Value32; //(Value32 >> 6) & 0xFFFFFF; // 24 bits
81107e18:	e0bff617 	ldw	r2,-40(fp)
81107e1c:	10c00044 	addi	r3,r2,1
81107e20:	e0fff615 	stw	r3,-40(fp)
81107e24:	1085883a 	add	r2,r2,r2
81107e28:	1085883a 	add	r2,r2,r2
81107e2c:	1007883a 	mov	r3,r2
81107e30:	e0bfff17 	ldw	r2,-4(fp)
81107e34:	10c5883a 	add	r2,r2,r3
81107e38:	e0fffe17 	ldw	r3,-8(fp)
81107e3c:	10c00015 	stw	r3,0(r2)
81107e40:	00000306 	br	81107e50 <POWER_Read+0x1cc>
            }else{
                printf("SPI Read Error\r\n");
81107e44:	012044b4 	movhi	r4,33042
81107e48:	21345804 	addi	r4,r4,-11936
81107e4c:	110aeb40 	call	8110aeb4 <puts>
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
        NextChannel = 0;
        bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
        for(i=0;i<szPortNum[c] && bSuccess;i++){
81107e50:	e0bff417 	ldw	r2,-48(fp)
81107e54:	10800044 	addi	r2,r2,1
81107e58:	e0bff415 	stw	r2,-48(fp)
81107e5c:	e0bff517 	ldw	r2,-44(fp)
81107e60:	1085883a 	add	r2,r2,r2
81107e64:	1085883a 	add	r2,r2,r2
81107e68:	e0fff304 	addi	r3,fp,-52
81107e6c:	1885883a 	add	r2,r3,r2
81107e70:	10800904 	addi	r2,r2,36
81107e74:	10800017 	ldw	r2,0(r2)
81107e78:	e0fff417 	ldw	r3,-48(fp)
81107e7c:	1880020e 	bge	r3,r2,81107e88 <POWER_Read+0x204>
81107e80:	e0bff317 	ldw	r2,-52(fp)
81107e84:	103fa21e 	bne	r2,zero,81107d10 <__reset+0xfb0e7d10>
    alt_u32 Value32;
    alt_u8 NextChannel,Channel, HEAD, SIGN, SGL, PARITY;
    const bool bEN=TRUE; // alwasy update next conversion channel
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
81107e88:	e0bff517 	ldw	r2,-44(fp)
81107e8c:	10800044 	addi	r2,r2,1
81107e90:	e0bff515 	stw	r2,-44(fp)
81107e94:	e0bff517 	ldw	r2,-44(fp)
81107e98:	10800088 	cmpgei	r2,r2,2
81107e9c:	1000021e 	bne	r2,zero,81107ea8 <POWER_Read+0x224>
81107ea0:	e0bff317 	ldw	r2,-52(fp)
81107ea4:	103f8a1e 	bne	r2,zero,81107cd0 <__reset+0xfb0e7cd0>
            }else{
                printf("SPI Read Error\r\n");
            }
        } // for i
    } // for c
    return bSuccess;
81107ea8:	e0bff317 	ldw	r2,-52(fp)
 }
81107eac:	e037883a 	mov	sp,fp
81107eb0:	dfc00117 	ldw	ra,4(sp)
81107eb4:	df000017 	ldw	fp,0(sp)
81107eb8:	dec00204 	addi	sp,sp,8
81107ebc:	f800283a 	ret

81107ec0 <TEMP_Read>:

 bool TEMP_Read(alt_8 *pFpgaTemp, alt_8 *pBoardTemp){
81107ec0:	defff904 	addi	sp,sp,-28
81107ec4:	dfc00615 	stw	ra,24(sp)
81107ec8:	df000515 	stw	fp,20(sp)
81107ecc:	df000504 	addi	fp,sp,20
81107ed0:	e13ffe15 	stw	r4,-8(fp)
81107ed4:	e17fff15 	stw	r5,-4(fp)
        bool bSuccess;
        const alt_u8 DeviceAddr = 0x30;
81107ed8:	00800c04 	movi	r2,48
81107edc:	e0bffd85 	stb	r2,-10(fp)
        alt_8 FpgaTemp, BoardTemp;
        char Data;

        // read local temp
        bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x00, &Data);
81107ee0:	e0bffd83 	ldbu	r2,-10(fp)
81107ee4:	10c03fcc 	andi	r3,r2,255
81107ee8:	18c0201c 	xori	r3,r3,128
81107eec:	18ffe004 	addi	r3,r3,-128
81107ef0:	e0bffdc4 	addi	r2,fp,-9
81107ef4:	d8800015 	stw	r2,0(sp)
81107ef8:	000f883a 	mov	r7,zero
81107efc:	180d883a 	mov	r6,r3
81107f00:	01600034 	movhi	r5,32768
81107f04:	29427004 	addi	r5,r5,2496
81107f08:	01200034 	movhi	r4,32768
81107f0c:	21027404 	addi	r4,r4,2512
81107f10:	1101cc40 	call	81101cc4 <I2C_Read>
81107f14:	e0bffc15 	stw	r2,-16(fp)
        if (bSuccess)
81107f18:	e0bffc17 	ldw	r2,-16(fp)
81107f1c:	10000226 	beq	r2,zero,81107f28 <TEMP_Read+0x68>
            BoardTemp = Data;
81107f20:	e0bffdc3 	ldbu	r2,-9(fp)
81107f24:	e0bffd45 	stb	r2,-11(fp)

        // read remote temp
        if (bSuccess){
81107f28:	e0bffc17 	ldw	r2,-16(fp)
81107f2c:	10001226 	beq	r2,zero,81107f78 <TEMP_Read+0xb8>
            bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x01, &Data);
81107f30:	e0bffd83 	ldbu	r2,-10(fp)
81107f34:	10c03fcc 	andi	r3,r2,255
81107f38:	18c0201c 	xori	r3,r3,128
81107f3c:	18ffe004 	addi	r3,r3,-128
81107f40:	e0bffdc4 	addi	r2,fp,-9
81107f44:	d8800015 	stw	r2,0(sp)
81107f48:	01c00044 	movi	r7,1
81107f4c:	180d883a 	mov	r6,r3
81107f50:	01600034 	movhi	r5,32768
81107f54:	29427004 	addi	r5,r5,2496
81107f58:	01200034 	movhi	r4,32768
81107f5c:	21027404 	addi	r4,r4,2512
81107f60:	1101cc40 	call	81101cc4 <I2C_Read>
81107f64:	e0bffc15 	stw	r2,-16(fp)
            if (bSuccess)
81107f68:	e0bffc17 	ldw	r2,-16(fp)
81107f6c:	10000226 	beq	r2,zero,81107f78 <TEMP_Read+0xb8>
                FpgaTemp = Data;
81107f70:	e0bffdc3 	ldbu	r2,-9(fp)
81107f74:	e0bffd05 	stb	r2,-12(fp)
        }
        //
        if (bSuccess){
81107f78:	e0bffc17 	ldw	r2,-16(fp)
81107f7c:	10000626 	beq	r2,zero,81107f98 <TEMP_Read+0xd8>
           *pFpgaTemp = FpgaTemp;
81107f80:	e0bffe17 	ldw	r2,-8(fp)
81107f84:	e0fffd03 	ldbu	r3,-12(fp)
81107f88:	10c00005 	stb	r3,0(r2)
           *pBoardTemp = BoardTemp;
81107f8c:	e0bfff17 	ldw	r2,-4(fp)
81107f90:	e0fffd43 	ldbu	r3,-11(fp)
81107f94:	10c00005 	stb	r3,0(r2)
        }

        return bSuccess;
81107f98:	e0bffc17 	ldw	r2,-16(fp)
 }
81107f9c:	e037883a 	mov	sp,fp
81107fa0:	dfc00117 	ldw	ra,4(sp)
81107fa4:	df000017 	ldw	fp,0(sp)
81107fa8:	dec00204 	addi	sp,sp,8
81107fac:	f800283a 	ret

81107fb0 <sense_log_temp>:


 bool sense_log_temp(alt_u8 *FpgaTemp, alt_u8 *BoardTemp){
81107fb0:	defffb04 	addi	sp,sp,-20
81107fb4:	dfc00415 	stw	ra,16(sp)
81107fb8:	df000315 	stw	fp,12(sp)
81107fbc:	df000304 	addi	fp,sp,12
81107fc0:	e13ffe15 	stw	r4,-8(fp)
81107fc4:	e17fff15 	stw	r5,-4(fp)
	bool bSuccess;

	 // show temp
	 bSuccess = TEMP_Read(FpgaTemp, BoardTemp);
81107fc8:	e17fff17 	ldw	r5,-4(fp)
81107fcc:	e13ffe17 	ldw	r4,-8(fp)
81107fd0:	1107ec00 	call	81107ec0 <TEMP_Read>
81107fd4:	e0bffd15 	stw	r2,-12(fp)

	 return(bSuccess);
81107fd8:	e0bffd17 	ldw	r2,-12(fp)
 }
81107fdc:	e037883a 	mov	sp,fp
81107fe0:	dfc00117 	ldw	ra,4(sp)
81107fe4:	df000017 	ldw	fp,0(sp)
81107fe8:	dec00204 	addi	sp,sp,8
81107fec:	f800283a 	ret

81107ff0 <sense_log>:


 void sense_log(void){
81107ff0:	deff0504 	addi	sp,sp,-1004
81107ff4:	dfc0fa15 	stw	ra,1000(sp)
81107ff8:	df00f915 	stw	fp,996(sp)
81107ffc:	dd40f815 	stw	r21,992(sp)
81108000:	dd00f715 	stw	r20,988(sp)
81108004:	dcc0f615 	stw	r19,984(sp)
81108008:	dc80f515 	stw	r18,980(sp)
8110800c:	dc40f415 	stw	r17,976(sp)
81108010:	dc00f315 	stw	r16,972(sp)
81108014:	df00f904 	addi	fp,sp,996
 	  bool bSuccess;
 	    int i;
 	    const float fRef = 5.0; // 5.0V
81108018:	00902834 	movhi	r2,16544
8110801c:	e0bf0e15 	stw	r2,-968(fp)
 	    float fVolDrop, fCurrent, fPower, fVol;
 	    alt_u32 szVol[POWER_PORT_NUM];
 	    alt_u32 SIG, MSB, RESULT;
 	    float szRes[] = {0.003, 0.001, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003};
81108020:	008ed174 	movhi	r2,15173
81108024:	10a6e984 	addi	r2,r2,-25690
81108028:	e0bf2215 	stw	r2,-888(fp)
8110802c:	008ea0f4 	movhi	r2,14979
81108030:	10849bc4 	addi	r2,r2,4719
81108034:	e0bf2315 	stw	r2,-884(fp)
81108038:	008ed174 	movhi	r2,15173
8110803c:	10a6e984 	addi	r2,r2,-25690
81108040:	e0bf2415 	stw	r2,-880(fp)
81108044:	008ed174 	movhi	r2,15173
81108048:	10a6e984 	addi	r2,r2,-25690
8110804c:	e0bf2515 	stw	r2,-876(fp)
81108050:	008ed174 	movhi	r2,15173
81108054:	10a6e984 	addi	r2,r2,-25690
81108058:	e0bf2615 	stw	r2,-872(fp)
8110805c:	008ed174 	movhi	r2,15173
81108060:	10a6e984 	addi	r2,r2,-25690
81108064:	e0bf2715 	stw	r2,-868(fp)
81108068:	008ed174 	movhi	r2,15173
8110806c:	10a6e984 	addi	r2,r2,-25690
81108070:	e0bf2815 	stw	r2,-864(fp)
81108074:	008ed174 	movhi	r2,15173
81108078:	10a6e984 	addi	r2,r2,-25690
8110807c:	e0bf2915 	stw	r2,-860(fp)
81108080:	008ed174 	movhi	r2,15173
81108084:	10a6e984 	addi	r2,r2,-25690
81108088:	e0bf2a15 	stw	r2,-856(fp)
8110808c:	008ed174 	movhi	r2,15173
81108090:	10a6e984 	addi	r2,r2,-25690
81108094:	e0bf2b15 	stw	r2,-852(fp)
81108098:	008ed174 	movhi	r2,15173
8110809c:	10a6e984 	addi	r2,r2,-25690
811080a0:	e0bf2c15 	stw	r2,-848(fp)
811080a4:	008ed174 	movhi	r2,15173
811080a8:	10a6e984 	addi	r2,r2,-25690
811080ac:	e0bf2d15 	stw	r2,-844(fp)
 	    float szRefVol[] = {0.9, 0.9, 3.0, 0.9, 1.8, 2.5, 1.8, 2.5, 1.1, 1.4, 3.3, 2.5};
811080b0:	008fd9b4 	movhi	r2,16230
811080b4:	10999984 	addi	r2,r2,26214
811080b8:	e0bf2e15 	stw	r2,-840(fp)
811080bc:	008fd9b4 	movhi	r2,16230
811080c0:	10999984 	addi	r2,r2,26214
811080c4:	e0bf2f15 	stw	r2,-836(fp)
811080c8:	00901034 	movhi	r2,16448
811080cc:	e0bf3015 	stw	r2,-832(fp)
811080d0:	008fd9b4 	movhi	r2,16230
811080d4:	10999984 	addi	r2,r2,26214
811080d8:	e0bf3115 	stw	r2,-828(fp)
811080dc:	008ff9b4 	movhi	r2,16358
811080e0:	10999984 	addi	r2,r2,26214
811080e4:	e0bf3215 	stw	r2,-824(fp)
811080e8:	00900834 	movhi	r2,16416
811080ec:	e0bf3315 	stw	r2,-820(fp)
811080f0:	008ff9b4 	movhi	r2,16358
811080f4:	10999984 	addi	r2,r2,26214
811080f8:	e0bf3415 	stw	r2,-816(fp)
811080fc:	00900834 	movhi	r2,16416
81108100:	e0bf3515 	stw	r2,-812(fp)
81108104:	008fe374 	movhi	r2,16269
81108108:	10b33344 	addi	r2,r2,-13107
8110810c:	e0bf3615 	stw	r2,-808(fp)
81108110:	008fecf4 	movhi	r2,16307
81108114:	108cccc4 	addi	r2,r2,13107
81108118:	e0bf3715 	stw	r2,-804(fp)
8110811c:	009014f4 	movhi	r2,16467
81108120:	108cccc4 	addi	r2,r2,13107
81108124:	e0bf3815 	stw	r2,-800(fp)
81108128:	00900834 	movhi	r2,16416
8110812c:	e0bf3915 	stw	r2,-796(fp)
 	    char szName[][64] = {
81108130:	00a044b4 	movhi	r2,33042
81108134:	10b490c4 	addi	r2,r2,-11709
81108138:	e0ff3a04 	addi	r3,fp,-792
8110813c:	1009883a 	mov	r4,r2
81108140:	0080c004 	movi	r2,768
81108144:	100d883a 	mov	r6,r2
81108148:	200b883a 	mov	r5,r4
8110814c:	1809883a 	mov	r4,r3
81108150:	110ac200 	call	8110ac20 <memcpy>
 	        "VCC3P3_HSMC",
 	        "HSMB_VCCIO",
 	    };

 	        // show power
 	        bSuccess = POWER_Read(szVol);
81108154:	e0bf1604 	addi	r2,fp,-936
81108158:	1009883a 	mov	r4,r2
8110815c:	1107c840 	call	81107c84 <POWER_Read>
81108160:	e0bf0f15 	stw	r2,-964(fp)
 	        if (bSuccess){
81108164:	e0bf0f17 	ldw	r2,-964(fp)
81108168:	10013b26 	beq	r2,zero,81108658 <sense_log+0x668>
 	            for(i=0;i<POWER_PORT_NUM && bSuccess;i++){
8110816c:	e03f0c15 	stw	zero,-976(fp)
81108170:	00013006 	br	81108634 <sense_log+0x644>
 	                SIG = (szVol[i] >> 29) & 0x01;
81108174:	e0bf0c17 	ldw	r2,-976(fp)
81108178:	1085883a 	add	r2,r2,r2
8110817c:	1085883a 	add	r2,r2,r2
81108180:	e0ff0c04 	addi	r3,fp,-976
81108184:	1885883a 	add	r2,r3,r2
81108188:	10800a04 	addi	r2,r2,40
8110818c:	10800017 	ldw	r2,0(r2)
81108190:	1004d77a 	srli	r2,r2,29
81108194:	1080004c 	andi	r2,r2,1
81108198:	e0bf1015 	stw	r2,-960(fp)
 	                MSB = (szVol[i] >> 28) & 0x01;
8110819c:	e0bf0c17 	ldw	r2,-976(fp)
811081a0:	1085883a 	add	r2,r2,r2
811081a4:	1085883a 	add	r2,r2,r2
811081a8:	e0ff0c04 	addi	r3,fp,-976
811081ac:	1885883a 	add	r2,r3,r2
811081b0:	10800a04 	addi	r2,r2,40
811081b4:	10800017 	ldw	r2,0(r2)
811081b8:	1004d73a 	srli	r2,r2,28
811081bc:	1080004c 	andi	r2,r2,1
811081c0:	e0bf1115 	stw	r2,-956(fp)
 	                RESULT = (szVol[i] >> 6) & 0x3FFFFF; // 22 bits
811081c4:	e0bf0c17 	ldw	r2,-976(fp)
811081c8:	1085883a 	add	r2,r2,r2
811081cc:	1085883a 	add	r2,r2,r2
811081d0:	e0ff0c04 	addi	r3,fp,-976
811081d4:	1885883a 	add	r2,r3,r2
811081d8:	10800a04 	addi	r2,r2,40
811081dc:	10800017 	ldw	r2,0(r2)
811081e0:	1006d1ba 	srli	r3,r2,6
811081e4:	00801034 	movhi	r2,64
811081e8:	10bfffc4 	addi	r2,r2,-1
811081ec:	1884703a 	and	r2,r3,r2
811081f0:	e0bf1215 	stw	r2,-952(fp)
 	                if (MSB == 0)
811081f4:	e0bf1117 	ldw	r2,-956(fp)
811081f8:	1000091e 	bne	r2,zero,81108220 <sense_log+0x230>
 	                    fVolDrop = (float)(RESULT)/(float)0x400000;
811081fc:	e13f1217 	ldw	r4,-952(fp)
81108200:	110a0040 	call	8110a004 <__floatunsisf>
81108204:	1007883a 	mov	r3,r2
81108208:	0152a034 	movhi	r5,19072
8110820c:	1809883a 	mov	r4,r3
81108210:	11096a40 	call	811096a4 <__divsf3>
81108214:	1007883a 	mov	r3,r2
81108218:	e0ff0d15 	stw	r3,-972(fp)
8110821c:	00000106 	br	81108224 <sense_log+0x234>
 	                else
 	                    fVolDrop = 0.0; //always be positive in schematic // -(float)(0x400000-RESULT)/(float)0x400000;
81108220:	e03f0d15 	stw	zero,-972(fp)
 	                if (SIG && MSB){
81108224:	e0bf1017 	ldw	r2,-960(fp)
81108228:	10001f26 	beq	r2,zero,811082a8 <sense_log+0x2b8>
8110822c:	e0bf1117 	ldw	r2,-956(fp)
81108230:	10001d26 	beq	r2,zero,811082a8 <sense_log+0x2b8>
 	                    fVol = fRef*0.5;
81108234:	014fc034 	movhi	r5,16128
81108238:	e13f0e17 	ldw	r4,-968(fp)
8110823c:	1109ae40 	call	81109ae4 <__mulsf3>
81108240:	1007883a 	mov	r3,r2
81108244:	e0ff1315 	stw	r3,-948(fp)
 	                    printf("[%s:%06XH,Over]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
81108248:	e0ff3a04 	addi	r3,fp,-792
8110824c:	e0bf0c17 	ldw	r2,-976(fp)
81108250:	100491ba 	slli	r2,r2,6
81108254:	18a1883a 	add	r16,r3,r2
81108258:	e0bf0c17 	ldw	r2,-976(fp)
8110825c:	1085883a 	add	r2,r2,r2
81108260:	1085883a 	add	r2,r2,r2
81108264:	e0ff0c04 	addi	r3,fp,-976
81108268:	1885883a 	add	r2,r3,r2
8110826c:	10800a04 	addi	r2,r2,40
81108270:	10800017 	ldw	r2,0(r2)
81108274:	1023883a 	mov	r17,r2
81108278:	e13f1317 	ldw	r4,-948(fp)
8110827c:	110a80c0 	call	8110a80c <__extendsfdf2>
81108280:	1009883a 	mov	r4,r2
81108284:	180b883a 	mov	r5,r3
81108288:	d9400015 	stw	r5,0(sp)
8110828c:	200f883a 	mov	r7,r4
81108290:	880d883a 	mov	r6,r17
81108294:	800b883a 	mov	r5,r16
81108298:	012044b4 	movhi	r4,33042
8110829c:	21345c04 	addi	r4,r4,-11920
811082a0:	110ad980 	call	8110ad98 <printf>
811082a4:	0000e006 	br	81108628 <sense_log+0x638>
 	                }else if (SIG && !MSB){
811082a8:	e0bf1017 	ldw	r2,-960(fp)
811082ac:	10005d26 	beq	r2,zero,81108424 <sense_log+0x434>
811082b0:	e0bf1117 	ldw	r2,-956(fp)
811082b4:	10005b1e 	bne	r2,zero,81108424 <sense_log+0x434>
 	                    fVol = fRef*0.5*fVolDrop;
811082b8:	e13f0e17 	ldw	r4,-968(fp)
811082bc:	110a80c0 	call	8110a80c <__extendsfdf2>
811082c0:	1011883a 	mov	r8,r2
811082c4:	1813883a 	mov	r9,r3
811082c8:	000d883a 	mov	r6,zero
811082cc:	01cff834 	movhi	r7,16352
811082d0:	4009883a 	mov	r4,r8
811082d4:	480b883a 	mov	r5,r9
811082d8:	110a0f40 	call	8110a0f4 <__muldf3>
811082dc:	1009883a 	mov	r4,r2
811082e0:	180b883a 	mov	r5,r3
811082e4:	2021883a 	mov	r16,r4
811082e8:	2823883a 	mov	r17,r5
811082ec:	e13f0d17 	ldw	r4,-972(fp)
811082f0:	110a80c0 	call	8110a80c <__extendsfdf2>
811082f4:	1009883a 	mov	r4,r2
811082f8:	180b883a 	mov	r5,r3
811082fc:	200d883a 	mov	r6,r4
81108300:	280f883a 	mov	r7,r5
81108304:	8009883a 	mov	r4,r16
81108308:	880b883a 	mov	r5,r17
8110830c:	110a0f40 	call	8110a0f4 <__muldf3>
81108310:	1009883a 	mov	r4,r2
81108314:	180b883a 	mov	r5,r3
81108318:	2005883a 	mov	r2,r4
8110831c:	2807883a 	mov	r3,r5
81108320:	1009883a 	mov	r4,r2
81108324:	180b883a 	mov	r5,r3
81108328:	110a91c0 	call	8110a91c <__truncdfsf2>
8110832c:	1007883a 	mov	r3,r2
81108330:	e0ff1315 	stw	r3,-948(fp)
 	                    fCurrent = fVolDrop / szRes[i];
81108334:	e0bf0c17 	ldw	r2,-976(fp)
81108338:	1085883a 	add	r2,r2,r2
8110833c:	1085883a 	add	r2,r2,r2
81108340:	e0ff0c04 	addi	r3,fp,-976
81108344:	1885883a 	add	r2,r3,r2
81108348:	10801604 	addi	r2,r2,88
8110834c:	10c00017 	ldw	r3,0(r2)
81108350:	180b883a 	mov	r5,r3
81108354:	e13f0d17 	ldw	r4,-972(fp)
81108358:	11096a40 	call	811096a4 <__divsf3>
8110835c:	1007883a 	mov	r3,r2
81108360:	e0ff1415 	stw	r3,-944(fp)
 	                    fPower = szRefVol[i] * fCurrent;
81108364:	e0bf0c17 	ldw	r2,-976(fp)
81108368:	1085883a 	add	r2,r2,r2
8110836c:	1085883a 	add	r2,r2,r2
81108370:	e0ff0c04 	addi	r3,fp,-976
81108374:	1885883a 	add	r2,r3,r2
81108378:	10802204 	addi	r2,r2,136
8110837c:	10c00017 	ldw	r3,0(r2)
81108380:	e17f1417 	ldw	r5,-944(fp)
81108384:	1809883a 	mov	r4,r3
81108388:	1109ae40 	call	81109ae4 <__mulsf3>
8110838c:	1007883a 	mov	r3,r2
81108390:	e0ff1515 	stw	r3,-940(fp)
 	                    printf("[%s:%06XH,Pos]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n", szName[i], (int)szVol[i], fVolDrop, fCurrent, fPower);
81108394:	e0ff3a04 	addi	r3,fp,-792
81108398:	e0bf0c17 	ldw	r2,-976(fp)
8110839c:	100491ba 	slli	r2,r2,6
811083a0:	18a9883a 	add	r20,r3,r2
811083a4:	e0bf0c17 	ldw	r2,-976(fp)
811083a8:	1085883a 	add	r2,r2,r2
811083ac:	1085883a 	add	r2,r2,r2
811083b0:	e0ff0c04 	addi	r3,fp,-976
811083b4:	1885883a 	add	r2,r3,r2
811083b8:	10800a04 	addi	r2,r2,40
811083bc:	10800017 	ldw	r2,0(r2)
811083c0:	102b883a 	mov	r21,r2
811083c4:	e13f0d17 	ldw	r4,-972(fp)
811083c8:	110a80c0 	call	8110a80c <__extendsfdf2>
811083cc:	1025883a 	mov	r18,r2
811083d0:	1827883a 	mov	r19,r3
811083d4:	e13f1417 	ldw	r4,-944(fp)
811083d8:	110a80c0 	call	8110a80c <__extendsfdf2>
811083dc:	1021883a 	mov	r16,r2
811083e0:	1823883a 	mov	r17,r3
811083e4:	e13f1517 	ldw	r4,-940(fp)
811083e8:	110a80c0 	call	8110a80c <__extendsfdf2>
811083ec:	1009883a 	mov	r4,r2
811083f0:	180b883a 	mov	r5,r3
811083f4:	d9000315 	stw	r4,12(sp)
811083f8:	d9400415 	stw	r5,16(sp)
811083fc:	dc000115 	stw	r16,4(sp)
81108400:	dc400215 	stw	r17,8(sp)
81108404:	dcc00015 	stw	r19,0(sp)
81108408:	900f883a 	mov	r7,r18
8110840c:	a80d883a 	mov	r6,r21
81108410:	a00b883a 	mov	r5,r20
81108414:	012044b4 	movhi	r4,33042
81108418:	21346504 	addi	r4,r4,-11884
8110841c:	110ad980 	call	8110ad98 <printf>
81108420:	00008106 	br	81108628 <sense_log+0x638>
 	                }else if (!SIG && MSB){
81108424:	e0bf1017 	ldw	r2,-960(fp)
81108428:	10005d1e 	bne	r2,zero,811085a0 <sense_log+0x5b0>
8110842c:	e0bf1117 	ldw	r2,-956(fp)
81108430:	10005b26 	beq	r2,zero,811085a0 <sense_log+0x5b0>
 	                    fVol = fRef*0.5*fVolDrop;
81108434:	e13f0e17 	ldw	r4,-968(fp)
81108438:	110a80c0 	call	8110a80c <__extendsfdf2>
8110843c:	1011883a 	mov	r8,r2
81108440:	1813883a 	mov	r9,r3
81108444:	000d883a 	mov	r6,zero
81108448:	01cff834 	movhi	r7,16352
8110844c:	4009883a 	mov	r4,r8
81108450:	480b883a 	mov	r5,r9
81108454:	110a0f40 	call	8110a0f4 <__muldf3>
81108458:	1009883a 	mov	r4,r2
8110845c:	180b883a 	mov	r5,r3
81108460:	2021883a 	mov	r16,r4
81108464:	2823883a 	mov	r17,r5
81108468:	e13f0d17 	ldw	r4,-972(fp)
8110846c:	110a80c0 	call	8110a80c <__extendsfdf2>
81108470:	1009883a 	mov	r4,r2
81108474:	180b883a 	mov	r5,r3
81108478:	200d883a 	mov	r6,r4
8110847c:	280f883a 	mov	r7,r5
81108480:	8009883a 	mov	r4,r16
81108484:	880b883a 	mov	r5,r17
81108488:	110a0f40 	call	8110a0f4 <__muldf3>
8110848c:	1009883a 	mov	r4,r2
81108490:	180b883a 	mov	r5,r3
81108494:	2005883a 	mov	r2,r4
81108498:	2807883a 	mov	r3,r5
8110849c:	1009883a 	mov	r4,r2
811084a0:	180b883a 	mov	r5,r3
811084a4:	110a91c0 	call	8110a91c <__truncdfsf2>
811084a8:	1007883a 	mov	r3,r2
811084ac:	e0ff1315 	stw	r3,-948(fp)
 	                    fCurrent = fVolDrop / szRes[i];
811084b0:	e0bf0c17 	ldw	r2,-976(fp)
811084b4:	1085883a 	add	r2,r2,r2
811084b8:	1085883a 	add	r2,r2,r2
811084bc:	e0ff0c04 	addi	r3,fp,-976
811084c0:	1885883a 	add	r2,r3,r2
811084c4:	10801604 	addi	r2,r2,88
811084c8:	10c00017 	ldw	r3,0(r2)
811084cc:	180b883a 	mov	r5,r3
811084d0:	e13f0d17 	ldw	r4,-972(fp)
811084d4:	11096a40 	call	811096a4 <__divsf3>
811084d8:	1007883a 	mov	r3,r2
811084dc:	e0ff1415 	stw	r3,-944(fp)
 	                    fPower = szRefVol[i] * fCurrent;
811084e0:	e0bf0c17 	ldw	r2,-976(fp)
811084e4:	1085883a 	add	r2,r2,r2
811084e8:	1085883a 	add	r2,r2,r2
811084ec:	e0ff0c04 	addi	r3,fp,-976
811084f0:	1885883a 	add	r2,r3,r2
811084f4:	10802204 	addi	r2,r2,136
811084f8:	10c00017 	ldw	r3,0(r2)
811084fc:	e17f1417 	ldw	r5,-944(fp)
81108500:	1809883a 	mov	r4,r3
81108504:	1109ae40 	call	81109ae4 <__mulsf3>
81108508:	1007883a 	mov	r3,r2
8110850c:	e0ff1515 	stw	r3,-940(fp)
 	                    printf("[%s:%06XH,Neg]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n", szName[i], (int)szVol[i], fVolDrop, fCurrent, fPower);
81108510:	e0ff3a04 	addi	r3,fp,-792
81108514:	e0bf0c17 	ldw	r2,-976(fp)
81108518:	100491ba 	slli	r2,r2,6
8110851c:	18a9883a 	add	r20,r3,r2
81108520:	e0bf0c17 	ldw	r2,-976(fp)
81108524:	1085883a 	add	r2,r2,r2
81108528:	1085883a 	add	r2,r2,r2
8110852c:	e0ff0c04 	addi	r3,fp,-976
81108530:	1885883a 	add	r2,r3,r2
81108534:	10800a04 	addi	r2,r2,40
81108538:	10800017 	ldw	r2,0(r2)
8110853c:	102b883a 	mov	r21,r2
81108540:	e13f0d17 	ldw	r4,-972(fp)
81108544:	110a80c0 	call	8110a80c <__extendsfdf2>
81108548:	1025883a 	mov	r18,r2
8110854c:	1827883a 	mov	r19,r3
81108550:	e13f1417 	ldw	r4,-944(fp)
81108554:	110a80c0 	call	8110a80c <__extendsfdf2>
81108558:	1021883a 	mov	r16,r2
8110855c:	1823883a 	mov	r17,r3
81108560:	e13f1517 	ldw	r4,-940(fp)
81108564:	110a80c0 	call	8110a80c <__extendsfdf2>
81108568:	1009883a 	mov	r4,r2
8110856c:	180b883a 	mov	r5,r3
81108570:	d9000315 	stw	r4,12(sp)
81108574:	d9400415 	stw	r5,16(sp)
81108578:	dc000115 	stw	r16,4(sp)
8110857c:	dc400215 	stw	r17,8(sp)
81108580:	dcc00015 	stw	r19,0(sp)
81108584:	900f883a 	mov	r7,r18
81108588:	a80d883a 	mov	r6,r21
8110858c:	a00b883a 	mov	r5,r20
81108590:	012044b4 	movhi	r4,33042
81108594:	21347504 	addi	r4,r4,-11820
81108598:	110ad980 	call	8110ad98 <printf>
8110859c:	00002206 	br	81108628 <sense_log+0x638>
 	                }else if (!SIG && !MSB){
811085a0:	e0bf1017 	ldw	r2,-960(fp)
811085a4:	1000201e 	bne	r2,zero,81108628 <sense_log+0x638>
811085a8:	e0bf1117 	ldw	r2,-956(fp)
811085ac:	10001e1e 	bne	r2,zero,81108628 <sense_log+0x638>
 	                    fVol = -fRef*0.5;
811085b0:	e0bf0e17 	ldw	r2,-968(fp)
811085b4:	10a0003c 	xorhi	r2,r2,32768
811085b8:	014fc034 	movhi	r5,16128
811085bc:	1009883a 	mov	r4,r2
811085c0:	1109ae40 	call	81109ae4 <__mulsf3>
811085c4:	1007883a 	mov	r3,r2
811085c8:	e0ff1315 	stw	r3,-948(fp)
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
811085cc:	e0ff3a04 	addi	r3,fp,-792
811085d0:	e0bf0c17 	ldw	r2,-976(fp)
811085d4:	100491ba 	slli	r2,r2,6
811085d8:	18a1883a 	add	r16,r3,r2
811085dc:	e0bf0c17 	ldw	r2,-976(fp)
811085e0:	1085883a 	add	r2,r2,r2
811085e4:	1085883a 	add	r2,r2,r2
811085e8:	e0ff0c04 	addi	r3,fp,-976
811085ec:	1885883a 	add	r2,r3,r2
811085f0:	10800a04 	addi	r2,r2,40
811085f4:	10800017 	ldw	r2,0(r2)
811085f8:	1023883a 	mov	r17,r2
811085fc:	e13f1317 	ldw	r4,-948(fp)
81108600:	110a80c0 	call	8110a80c <__extendsfdf2>
81108604:	1009883a 	mov	r4,r2
81108608:	180b883a 	mov	r5,r3
8110860c:	d9400015 	stw	r5,0(sp)
81108610:	200f883a 	mov	r7,r4
81108614:	880d883a 	mov	r6,r17
81108618:	800b883a 	mov	r5,r16
8110861c:	012044b4 	movhi	r4,33042
81108620:	21348504 	addi	r4,r4,-11756
81108624:	110ad980 	call	8110ad98 <printf>
 	    };

 	        // show power
 	        bSuccess = POWER_Read(szVol);
 	        if (bSuccess){
 	            for(i=0;i<POWER_PORT_NUM && bSuccess;i++){
81108628:	e0bf0c17 	ldw	r2,-976(fp)
8110862c:	10800044 	addi	r2,r2,1
81108630:	e0bf0c15 	stw	r2,-976(fp)
81108634:	e0bf0c17 	ldw	r2,-976(fp)
81108638:	10800308 	cmpgei	r2,r2,12
8110863c:	1000021e 	bne	r2,zero,81108648 <sense_log+0x658>
81108640:	e0bf0f17 	ldw	r2,-964(fp)
81108644:	103ecb1e 	bne	r2,zero,81108174 <__reset+0xfb0e8174>
 	                }else if (!SIG && !MSB){
 	                    fVol = -fRef*0.5;
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
 	                }
 	            }
 	            printf("\r\n");
81108648:	012044b4 	movhi	r4,33042
8110864c:	21348e04 	addi	r4,r4,-11720
81108650:	110aeb40 	call	8110aeb4 <puts>
 	        }else{
 	            printf("Error\r\n");
 	        }
 }
81108654:	00000306 	br	81108664 <sense_log+0x674>
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
 	                }
 	            }
 	            printf("\r\n");
 	        }else{
 	            printf("Error\r\n");
81108658:	012044b4 	movhi	r4,33042
8110865c:	21348f04 	addi	r4,r4,-11716
81108660:	110aeb40 	call	8110aeb4 <puts>
 	        }
 }
81108664:	0001883a 	nop
81108668:	e6fffa04 	addi	sp,fp,-24
8110866c:	dfc00717 	ldw	ra,28(sp)
81108670:	df000617 	ldw	fp,24(sp)
81108674:	dd400517 	ldw	r21,20(sp)
81108678:	dd000417 	ldw	r20,16(sp)
8110867c:	dcc00317 	ldw	r19,12(sp)
81108680:	dc800217 	ldw	r18,8(sp)
81108684:	dc400117 	ldw	r17,4(sp)
81108688:	dc000017 	ldw	r16,0(sp)
8110868c:	dec00804 	addi	sp,sp,32
81108690:	f800283a 	ret

81108694 <main>:

void TestLeds(void);
bool TestDMA_M1_M2(void);
bool TestDMA_M2_M1(void);

int main(void) {
81108694:	defff904 	addi	sp,sp,-28
81108698:	dfc00615 	stw	ra,24(sp)
8110869c:	df000515 	stw	fp,20(sp)
811086a0:	df000504 	addi	fp,sp,20

	alt_8 tempFPGA = 0;
811086a4:	e03fff05 	stb	zero,-4(fp)
	alt_8 tempBoard = 0;
811086a8:	e03fff45 	stb	zero,-3(fp)

	printf(" \n Nucleo de Sistemas Eletronicos Embarcados - MebX\n\n");
811086ac:	012044b4 	movhi	r4,33042
811086b0:	21355104 	addi	r4,r4,-10940
811086b4:	110aeb40 	call	8110aeb4 <puts>

	//Configura Display de 7 segmentos
	SSDP_CONFIG(SSDP_NORMAL_MODE);
811086b8:	0009883a 	mov	r4,zero
811086bc:	11035540 	call	81103554 <SSDP_CONFIG>

	comm_init_channel(&spw_a, spacewire_channel_a);
811086c0:	01400044 	movi	r5,1
811086c4:	012044b4 	movhi	r4,33042
811086c8:	21001204 	addi	r4,r4,72
811086cc:	1100ff40 	call	81100ff4 <comm_init_channel>
	comm_init_channel(&spw_b, spacewire_channel_b);
811086d0:	01400084 	movi	r5,2
811086d4:	012044b4 	movhi	r4,33042
811086d8:	213fa904 	addi	r4,r4,-348
811086dc:	1100ff40 	call	81100ff4 <comm_init_channel>
	comm_init_channel(&spw_c, spacewire_channel_c);
811086e0:	014000c4 	movi	r5,3
811086e4:	012044b4 	movhi	r4,33042
811086e8:	21002704 	addi	r4,r4,156
811086ec:	1100ff40 	call	81100ff4 <comm_init_channel>
	comm_init_channel(&spw_d, spacewire_channel_d);
811086f0:	01400104 	movi	r5,4
811086f4:	012044b4 	movhi	r4,33042
811086f8:	213fd304 	addi	r4,r4,-180
811086fc:	1100ff40 	call	81100ff4 <comm_init_channel>
	comm_init_channel(&spw_e, spacewire_channel_e);
81108700:	01400144 	movi	r5,5
81108704:	012044b4 	movhi	r4,33042
81108708:	213f9404 	addi	r4,r4,-432
8110870c:	1100ff40 	call	81100ff4 <comm_init_channel>
	comm_init_channel(&spw_f, spacewire_channel_f);
81108710:	01400184 	movi	r5,6
81108714:	012044b4 	movhi	r4,33042
81108718:	213fe804 	addi	r4,r4,-96
8110871c:	1100ff40 	call	81100ff4 <comm_init_channel>
	comm_init_channel(&spw_g, spacewire_channel_g);
81108720:	014001c4 	movi	r5,7
81108724:	012044b4 	movhi	r4,33042
81108728:	213fbe04 	addi	r4,r4,-264
8110872c:	1100ff40 	call	81100ff4 <comm_init_channel>
	comm_init_channel(&spw_h, spacewire_channel_h);
81108730:	01400204 	movi	r5,8
81108734:	012044b4 	movhi	r4,33042
81108738:	213ffd04 	addi	r4,r4,-12
8110873c:	1100ff40 	call	81100ff4 <comm_init_channel>

	spw_a.windowing_config.masking = TRUE;
81108740:	00a044b4 	movhi	r2,33042
81108744:	10801204 	addi	r2,r2,72
81108748:	00c00044 	movi	r3,1
8110874c:	10c00115 	stw	r3,4(r2)
	spw_a.link_config.autostart = TRUE;
81108750:	00a044b4 	movhi	r2,33042
81108754:	10801204 	addi	r2,r2,72
81108758:	00c00044 	movi	r3,1
8110875c:	10c00215 	stw	r3,8(r2)
	comm_config_windowing(&spw_a);
81108760:	012044b4 	movhi	r4,33042
81108764:	21001204 	addi	r4,r4,72
81108768:	11008300 	call	81100830 <comm_config_windowing>
	comm_config_link(&spw_a);
8110876c:	012044b4 	movhi	r4,33042
81108770:	21001204 	addi	r4,r4,72
81108774:	11009500 	call	81100950 <comm_config_link>
//	default:
//		printf("errou \n");
//		break;
//	}

	printf("esperando \n");
81108778:	012044b4 	movhi	r4,33042
8110877c:	21355f04 	addi	r4,r4,-10884
81108780:	110aeb40 	call	8110aeb4 <puts>
	getchar();
81108784:	d0a00917 	ldw	r2,-32732(gp)
81108788:	10800117 	ldw	r2,4(r2)
8110878c:	1009883a 	mov	r4,r2
81108790:	110ab980 	call	8110ab98 <getc>
	printf("foi \n");
81108794:	012044b4 	movhi	r4,33042
81108798:	21356204 	addi	r4,r4,-10872
8110879c:	110aeb40 	call	8110aeb4 <puts>

	DDR2_SWITCH_MEMORY(DDR2_M1_ID);
811087a0:	01000044 	movi	r4,1
811087a4:	11063f80 	call	811063f8 <DDR2_SWITCH_MEMORY>
	alt_u32 Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811087a8:	e03ffe15 	stw	zero,-8(fp)

	alt_u32 *pDDR;
	pDDR = (alt_u32 *) Ddr2Base;
811087ac:	e0bffe17 	ldw	r2,-8(fp)
811087b0:	e0bffb15 	stw	r2,-20(fp)
//	pDDR++;
//	printf("add : %u \n", *pDDR);

// buffer: 2176 B -> 544 dwords

	int data_counter = 0;
811087b4:	e03ffc15 	stw	zero,-16(fp)

	unsigned long data = 1;
811087b8:	00800044 	movi	r2,1
811087bc:	e0bffd15 	stw	r2,-12(fp)

	pDDR = (alt_u32 *) Ddr2Base;
811087c0:	e0bffe17 	ldw	r2,-8(fp)
811087c4:	e0bffb15 	stw	r2,-20(fp)
	for (data_counter = 0; data_counter < 544; data_counter++) {
811087c8:	e03ffc15 	stw	zero,-16(fp)
811087cc:	00001706 	br	8110882c <main+0x198>
		if (data_counter >= (512 + 1)) {
811087d0:	e0bffc17 	ldw	r2,-16(fp)
811087d4:	10808050 	cmplti	r2,r2,513
811087d8:	1000071e 	bne	r2,zero,811087f8 <main+0x164>
			*pDDR = 0xFFFFFFFF;
811087dc:	e0bffb17 	ldw	r2,-20(fp)
811087e0:	00ffffc4 	movi	r3,-1
811087e4:	10c00015 	stw	r3,0(r2)
			pDDR++;
811087e8:	e0bffb17 	ldw	r2,-20(fp)
811087ec:	10800104 	addi	r2,r2,4
811087f0:	e0bffb15 	stw	r2,-20(fp)
811087f4:	00000a06 	br	81108820 <main+0x18c>
		} else {
			*pDDR = 0x55FE23D9;
811087f8:	e0fffb17 	ldw	r3,-20(fp)
811087fc:	00957fb4 	movhi	r2,22014
81108800:	1088f644 	addi	r2,r2,9177
81108804:	18800015 	stw	r2,0(r3)
			data++;
81108808:	e0bffd17 	ldw	r2,-12(fp)
8110880c:	10800044 	addi	r2,r2,1
81108810:	e0bffd15 	stw	r2,-12(fp)
			pDDR++;
81108814:	e0bffb17 	ldw	r2,-20(fp)
81108818:	10800104 	addi	r2,r2,4
8110881c:	e0bffb15 	stw	r2,-20(fp)
	int data_counter = 0;

	unsigned long data = 1;

	pDDR = (alt_u32 *) Ddr2Base;
	for (data_counter = 0; data_counter < 544; data_counter++) {
81108820:	e0bffc17 	ldw	r2,-16(fp)
81108824:	10800044 	addi	r2,r2,1
81108828:	e0bffc15 	stw	r2,-16(fp)
8110882c:	e0bffc17 	ldw	r2,-16(fp)
81108830:	10808810 	cmplti	r2,r2,544
81108834:	103fe61e 	bne	r2,zero,811087d0 <__reset+0xfb0e87d0>
		}
	}

	// init DMA

	if (fee_init_m1_dma()) {
81108838:	11012580 	call	81101258 <fee_init_m1_dma>
8110883c:	10000326 	beq	r2,zero,8110884c <main+0x1b8>
		printf("dma_m1 iniciado corretamente \n");
81108840:	012044b4 	movhi	r4,33042
81108844:	21356404 	addi	r4,r4,-10864
81108848:	110aeb40 	call	8110aeb4 <puts>
	}

	if (fee_init_m2_dma()) {
8110884c:	11013000 	call	81101300 <fee_init_m2_dma>
81108850:	10000326 	beq	r2,zero,81108860 <main+0x1cc>
		printf("dma_m1 iniciado corretamente \n");
81108854:	012044b4 	movhi	r4,33042
81108858:	21356404 	addi	r4,r4,-10864
8110885c:	110aeb40 	call	8110aeb4 <puts>
	}

	printf("selecione memoria \n");
81108860:	012044b4 	movhi	r4,33042
81108864:	21356c04 	addi	r4,r4,-10832
81108868:	110aeb40 	call	8110aeb4 <puts>
	switch (getchar()) {
8110886c:	d0a00917 	ldw	r2,-32732(gp)
81108870:	10800117 	ldw	r2,4(r2)
81108874:	1009883a 	mov	r4,r2
81108878:	110ab980 	call	8110ab98 <getc>
8110887c:	10c00c60 	cmpeqi	r3,r2,49
81108880:	1800031e 	bne	r3,zero,81108890 <main+0x1fc>
81108884:	10800ca0 	cmpeqi	r2,r2,50
81108888:	10000e1e 	bne	r2,zero,811088c4 <main+0x230>
8110888c:	00001a06 	br	811088f8 <main+0x264>
	case '1':
		printf("m1 \n");
81108890:	012044b4 	movhi	r4,33042
81108894:	21357104 	addi	r4,r4,-10812
81108898:	110aeb40 	call	8110aeb4 <puts>
		if (fee_dma_m1_transfer(0, 16, right_buffer, channel_a_buffer)) {
8110889c:	01c00044 	movi	r7,1
811088a0:	000d883a 	mov	r6,zero
811088a4:	01400404 	movi	r5,16
811088a8:	0009883a 	mov	r4,zero
811088ac:	11013a80 	call	811013a8 <fee_dma_m1_transfer>
811088b0:	10001526 	beq	r2,zero,81108908 <main+0x274>
			printf("dma_m1 transferido corretamente \n");
811088b4:	012044b4 	movhi	r4,33042
811088b8:	21357204 	addi	r4,r4,-10808
811088bc:	110aeb40 	call	8110aeb4 <puts>
		}
		break;
811088c0:	00001106 	br	81108908 <main+0x274>

	case '2':
		printf("m2 \n");
811088c4:	012044b4 	movhi	r4,33042
811088c8:	21357b04 	addi	r4,r4,-10772
811088cc:	110aeb40 	call	8110aeb4 <puts>
		if (fee_dma_m2_transfer(0, 16, right_buffer, channel_a_buffer)) {
811088d0:	01c00044 	movi	r7,1
811088d4:	000d883a 	mov	r6,zero
811088d8:	01400404 	movi	r5,16
811088dc:	0009883a 	mov	r4,zero
811088e0:	11017840 	call	81101784 <fee_dma_m2_transfer>
811088e4:	10000a26 	beq	r2,zero,81108910 <main+0x27c>
			printf("dma_m2 transferido corretamente \n");
811088e8:	012044b4 	movhi	r4,33042
811088ec:	21357c04 	addi	r4,r4,-10768
811088f0:	110aeb40 	call	8110aeb4 <puts>
		}
		break;
811088f4:	00000606 	br	81108910 <main+0x27c>

	default:
		printf("errou \n");
811088f8:	012044b4 	movhi	r4,33042
811088fc:	21358504 	addi	r4,r4,-10732
81108900:	110aeb40 	call	8110aeb4 <puts>
		break;
81108904:	00000306 	br	81108914 <main+0x280>
	case '1':
		printf("m1 \n");
		if (fee_dma_m1_transfer(0, 16, right_buffer, channel_a_buffer)) {
			printf("dma_m1 transferido corretamente \n");
		}
		break;
81108908:	0001883a 	nop
8110890c:	00000106 	br	81108914 <main+0x280>
	case '2':
		printf("m2 \n");
		if (fee_dma_m2_transfer(0, 16, right_buffer, channel_a_buffer)) {
			printf("dma_m2 transferido corretamente \n");
		}
		break;
81108910:	0001883a 	nop
	}

	//}

	//getchar();
	printf("passou 1 \n");
81108914:	012044b4 	movhi	r4,33042
81108918:	21358704 	addi	r4,r4,-10724
8110891c:	110aeb40 	call	8110aeb4 <puts>
//printf("%d \n", data);

//if (*pSrc++ != *pDes++){

//Realiza teste dos LEDS, entra em um loop infinito.
	TestLeds();
81108920:	1108a140 	call	81108a14 <TestLeds>

	//Teste de transferencia com DMA (M2 -> M1);
	//TestDMA_M2_M1();

	//Acende os leds de status e atualiza a temperatura da FPGA no display de 7 segmentos a cada 1 segundo
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_ALL_MASK);
81108924:	014007f4 	movhi	r5,31
81108928:	01000044 	movi	r4,1
8110892c:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>

	//FTDI_WRITE_REG(FTDI_BYTE_ENABLE_BURST_REG_OFFSET, 0b00001111);
	//FTDI_WRITE_REG(FTDI_DATA_BURST_REG_OFFSET, 0xF0A0B0C0);

	while (1) {
		TEMP_Read(&tempFPGA, &tempBoard);
81108930:	e0ffff44 	addi	r3,fp,-3
81108934:	e0bfff04 	addi	r2,fp,-4
81108938:	180b883a 	mov	r5,r3
8110893c:	1009883a 	mov	r4,r2
81108940:	1107ec00 	call	81107ec0 <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81108944:	e0bfff03 	ldbu	r2,-4(fp)
81108948:	10803fcc 	andi	r2,r2,255
8110894c:	1009883a 	mov	r4,r2
81108950:	110361c0 	call	8110361c <SSDP_UPDATE>
		usleep(1000 * 1000);
81108954:	010003f4 	movhi	r4,15
81108958:	21109004 	addi	r4,r4,16960
8110895c:	1117fbc0 	call	81117fbc <usleep>
		// TESTE EPC - Write
		//ConfigFTDIWrite();
		//WriteCicle();

//DummyWrite();
	}
81108960:	003ff306 	br	81108930 <__reset+0xfb0e8930>

81108964 <COMM_WRITE_REG32>:

	return 0;
}

void COMM_WRITE_REG32(alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue) {
81108964:	defffc04 	addi	sp,sp,-16
81108968:	df000315 	stw	fp,12(sp)
8110896c:	df000304 	addi	fp,sp,12
81108970:	2005883a 	mov	r2,r4
81108974:	e17fff15 	stw	r5,-4(fp)
81108978:	e0bffe05 	stb	r2,-8(fp)
	alt_u32 *pPgenAddr = COMM_PEDREIRO_V1_01_A_BASE;
8110897c:	00a04834 	movhi	r2,33056
81108980:	108b0004 	addi	r2,r2,11264
81108984:	e0bffd15 	stw	r2,-12(fp)
	*(pPgenAddr + (alt_u32) uc_RegisterAddress) = (alt_u32) ul_RegisterValue;
81108988:	e0bffe03 	ldbu	r2,-8(fp)
8110898c:	1085883a 	add	r2,r2,r2
81108990:	1085883a 	add	r2,r2,r2
81108994:	1007883a 	mov	r3,r2
81108998:	e0bffd17 	ldw	r2,-12(fp)
8110899c:	10c5883a 	add	r2,r2,r3
811089a0:	e0ffff17 	ldw	r3,-4(fp)
811089a4:	10c00015 	stw	r3,0(r2)
}
811089a8:	0001883a 	nop
811089ac:	e037883a 	mov	sp,fp
811089b0:	df000017 	ldw	fp,0(sp)
811089b4:	dec00104 	addi	sp,sp,4
811089b8:	f800283a 	ret

811089bc <COMM_READ_REG32>:

alt_u32 COMM_READ_REG32(alt_u8 uc_RegisterAddress) {
811089bc:	defffc04 	addi	sp,sp,-16
811089c0:	df000315 	stw	fp,12(sp)
811089c4:	df000304 	addi	fp,sp,12
811089c8:	2005883a 	mov	r2,r4
811089cc:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 RegisterValue = 0;
811089d0:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 *pPgenAddr = COMM_PEDREIRO_V1_01_A_BASE;
811089d4:	00a04834 	movhi	r2,33056
811089d8:	108b0004 	addi	r2,r2,11264
811089dc:	e0bffe15 	stw	r2,-8(fp)
	RegisterValue = *(pPgenAddr + (alt_u32) uc_RegisterAddress);
811089e0:	e0bfff03 	ldbu	r2,-4(fp)
811089e4:	1085883a 	add	r2,r2,r2
811089e8:	1085883a 	add	r2,r2,r2
811089ec:	1007883a 	mov	r3,r2
811089f0:	e0bffe17 	ldw	r2,-8(fp)
811089f4:	10c5883a 	add	r2,r2,r3
811089f8:	10800017 	ldw	r2,0(r2)
811089fc:	e0bffd15 	stw	r2,-12(fp)
	return RegisterValue;
81108a00:	e0bffd17 	ldw	r2,-12(fp)
}
81108a04:	e037883a 	mov	sp,fp
81108a08:	df000017 	ldw	fp,0(sp)
81108a0c:	dec00104 	addi	sp,sp,4
81108a10:	f800283a 	ret

81108a14 <TestLeds>:
 usleep(5*1000);
 }
 }
 */

void TestLeds(void) {
81108a14:	defffd04 	addi	sp,sp,-12
81108a18:	dfc00215 	stw	ra,8(sp)
81108a1c:	df000115 	stw	fp,4(sp)
81108a20:	df000104 	addi	fp,sp,4
	alt_8 led = 1;
81108a24:	00800044 	movi	r2,1
81108a28:	e0bfff05 	stb	r2,-4(fp)
	//SSDP_CONFIG(SSDP_TEST_MODE);

	alt_8 tempFPGA = 0;
81108a2c:	e03fff85 	stb	zero,-2(fp)
	alt_8 tempBoard = 0;
81108a30:	e03fffc5 	stb	zero,-1(fp)

	alt_u8 red = 0;
81108a34:	e03fff45 	stb	zero,-3(fp)

	TEMP_Read(&tempFPGA, &tempBoard);
81108a38:	e0ffffc4 	addi	r3,fp,-1
81108a3c:	e0bfff84 	addi	r2,fp,-2
81108a40:	180b883a 	mov	r5,r3
81108a44:	1009883a 	mov	r4,r2
81108a48:	1107ec00 	call	81107ec0 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81108a4c:	e0bfff83 	ldbu	r2,-2(fp)
81108a50:	10803fcc 	andi	r2,r2,255
81108a54:	1009883a 	mov	r4,r2
81108a58:	110361c0 	call	8110361c <SSDP_UPDATE>

	while (1) {
		switch (led) {
81108a5c:	e0bfff07 	ldb	r2,-4(fp)
81108a60:	10c00268 	cmpgeui	r3,r2,9
81108a64:	1800ac1e 	bne	r3,zero,81108d18 <TestLeds+0x304>
81108a68:	100690ba 	slli	r3,r2,2
81108a6c:	00a04474 	movhi	r2,33041
81108a70:	10a2a004 	addi	r2,r2,-30080
81108a74:	1885883a 	add	r2,r3,r2
81108a78:	10800017 	ldw	r2,0(r2)
81108a7c:	1000683a 	jmp	r2
81108a80:	81108d18 	cmpnei	r4,r16,16948
81108a84:	81108aa4 	muli	r4,r16,16938
81108a88:	81108af0 	cmpltui	r4,r16,16939
81108a8c:	81108b3c 	xorhi	r4,r16,16940
81108a90:	81108b88 	cmpgei	r4,r16,16942
81108a94:	81108bd4 	ori	r4,r16,16943
81108a98:	81108c20 	cmpeqi	r4,r16,16944
81108a9c:	81108c6c 	andhi	r4,r16,16945
81108aa0:	81108cb8 	rdprs	r4,r16,16946
		case 1:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_0_MASK);
81108aa4:	01400044 	movi	r5,1
81108aa8:	01000044 	movi	r4,1
81108aac:	11022a80 	call	811022a8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_1_MASK);
81108ab0:	014000b4 	movhi	r5,2
81108ab4:	01000044 	movi	r4,1
81108ab8:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			if (red) {
81108abc:	e0bfff43 	ldbu	r2,-3(fp)
81108ac0:	10000426 	beq	r2,zero,81108ad4 <TestLeds+0xc0>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1R_MASK);
81108ac4:	01400084 	movi	r5,2
81108ac8:	01000044 	movi	r4,1
81108acc:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
81108ad0:	00000306 	br	81108ae0 <TestLeds+0xcc>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1G_MASK);
81108ad4:	01400044 	movi	r5,1
81108ad8:	01000044 	movi	r4,1
81108adc:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			}
			led++;
81108ae0:	e0bfff03 	ldbu	r2,-4(fp)
81108ae4:	10800044 	addi	r2,r2,1
81108ae8:	e0bfff05 	stb	r2,-4(fp)
			break;
81108aec:	00008b06 	br	81108d1c <TestLeds+0x308>
		case 2:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_1_MASK);
81108af0:	01400084 	movi	r5,2
81108af4:	01000044 	movi	r4,1
81108af8:	11022a80 	call	811022a8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_2_MASK);
81108afc:	01400134 	movhi	r5,4
81108b00:	01000044 	movi	r4,1
81108b04:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			if (red) {
81108b08:	e0bfff43 	ldbu	r2,-3(fp)
81108b0c:	10000426 	beq	r2,zero,81108b20 <TestLeds+0x10c>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2R_MASK);
81108b10:	01400204 	movi	r5,8
81108b14:	01000044 	movi	r4,1
81108b18:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
81108b1c:	00000306 	br	81108b2c <TestLeds+0x118>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2G_MASK);
81108b20:	01400104 	movi	r5,4
81108b24:	01000044 	movi	r4,1
81108b28:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			}
			led++;
81108b2c:	e0bfff03 	ldbu	r2,-4(fp)
81108b30:	10800044 	addi	r2,r2,1
81108b34:	e0bfff05 	stb	r2,-4(fp)
			break;
81108b38:	00007806 	br	81108d1c <TestLeds+0x308>
		case 3:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_2_MASK);
81108b3c:	01400104 	movi	r5,4
81108b40:	01000044 	movi	r4,1
81108b44:	11022a80 	call	811022a8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_3_MASK);
81108b48:	01400234 	movhi	r5,8
81108b4c:	01000044 	movi	r4,1
81108b50:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			if (red) {
81108b54:	e0bfff43 	ldbu	r2,-3(fp)
81108b58:	10000426 	beq	r2,zero,81108b6c <TestLeds+0x158>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3R_MASK);
81108b5c:	01400804 	movi	r5,32
81108b60:	01000044 	movi	r4,1
81108b64:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
81108b68:	00000306 	br	81108b78 <TestLeds+0x164>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3G_MASK);
81108b6c:	01400404 	movi	r5,16
81108b70:	01000044 	movi	r4,1
81108b74:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			}
			led++;
81108b78:	e0bfff03 	ldbu	r2,-4(fp)
81108b7c:	10800044 	addi	r2,r2,1
81108b80:	e0bfff05 	stb	r2,-4(fp)
			break;
81108b84:	00006506 	br	81108d1c <TestLeds+0x308>
		case 4:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_3_MASK);
81108b88:	01400204 	movi	r5,8
81108b8c:	01000044 	movi	r4,1
81108b90:	11022a80 	call	811022a8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_4_MASK);
81108b94:	01400434 	movhi	r5,16
81108b98:	01000044 	movi	r4,1
81108b9c:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			if (red) {
81108ba0:	e0bfff43 	ldbu	r2,-3(fp)
81108ba4:	10000426 	beq	r2,zero,81108bb8 <TestLeds+0x1a4>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4R_MASK);
81108ba8:	01402004 	movi	r5,128
81108bac:	01000044 	movi	r4,1
81108bb0:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
81108bb4:	00000306 	br	81108bc4 <TestLeds+0x1b0>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4G_MASK);
81108bb8:	01401004 	movi	r5,64
81108bbc:	01000044 	movi	r4,1
81108bc0:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			}
			led++;
81108bc4:	e0bfff03 	ldbu	r2,-4(fp)
81108bc8:	10800044 	addi	r2,r2,1
81108bcc:	e0bfff05 	stb	r2,-4(fp)
			break;
81108bd0:	00005206 	br	81108d1c <TestLeds+0x308>
		case 5:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_4_MASK);
81108bd4:	01400404 	movi	r5,16
81108bd8:	01000044 	movi	r4,1
81108bdc:	11022a80 	call	811022a8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_1_MASK);
81108be0:	014000b4 	movhi	r5,2
81108be4:	01000044 	movi	r4,1
81108be8:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			if (red) {
81108bec:	e0bfff43 	ldbu	r2,-3(fp)
81108bf0:	10000426 	beq	r2,zero,81108c04 <TestLeds+0x1f0>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5R_MASK);
81108bf4:	01408004 	movi	r5,512
81108bf8:	01000044 	movi	r4,1
81108bfc:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
81108c00:	00000306 	br	81108c10 <TestLeds+0x1fc>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5G_MASK);
81108c04:	01404004 	movi	r5,256
81108c08:	01000044 	movi	r4,1
81108c0c:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			}
			led++;
81108c10:	e0bfff03 	ldbu	r2,-4(fp)
81108c14:	10800044 	addi	r2,r2,1
81108c18:	e0bfff05 	stb	r2,-4(fp)
			break;
81108c1c:	00003f06 	br	81108d1c <TestLeds+0x308>
		case 6:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_5_MASK);
81108c20:	01400804 	movi	r5,32
81108c24:	01000044 	movi	r4,1
81108c28:	11022a80 	call	811022a8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_2_MASK);
81108c2c:	01400134 	movhi	r5,4
81108c30:	01000044 	movi	r4,1
81108c34:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			if (red) {
81108c38:	e0bfff43 	ldbu	r2,-3(fp)
81108c3c:	10000426 	beq	r2,zero,81108c50 <TestLeds+0x23c>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6R_MASK);
81108c40:	01420004 	movi	r5,2048
81108c44:	01000044 	movi	r4,1
81108c48:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
81108c4c:	00000306 	br	81108c5c <TestLeds+0x248>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6G_MASK);
81108c50:	01410004 	movi	r5,1024
81108c54:	01000044 	movi	r4,1
81108c58:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			}
			led++;
81108c5c:	e0bfff03 	ldbu	r2,-4(fp)
81108c60:	10800044 	addi	r2,r2,1
81108c64:	e0bfff05 	stb	r2,-4(fp)
			break;
81108c68:	00002c06 	br	81108d1c <TestLeds+0x308>
		case 7:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_6_MASK);
81108c6c:	01401004 	movi	r5,64
81108c70:	01000044 	movi	r4,1
81108c74:	11022a80 	call	811022a8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_3_MASK);
81108c78:	01400234 	movhi	r5,8
81108c7c:	01000044 	movi	r4,1
81108c80:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			if (red) {
81108c84:	e0bfff43 	ldbu	r2,-3(fp)
81108c88:	10000426 	beq	r2,zero,81108c9c <TestLeds+0x288>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7R_MASK);
81108c8c:	01480004 	movi	r5,8192
81108c90:	01000044 	movi	r4,1
81108c94:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
81108c98:	00000306 	br	81108ca8 <TestLeds+0x294>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7G_MASK);
81108c9c:	01440004 	movi	r5,4096
81108ca0:	01000044 	movi	r4,1
81108ca4:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			}
			led++;
81108ca8:	e0bfff03 	ldbu	r2,-4(fp)
81108cac:	10800044 	addi	r2,r2,1
81108cb0:	e0bfff05 	stb	r2,-4(fp)
			break;
81108cb4:	00001906 	br	81108d1c <TestLeds+0x308>
		case 8:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_7_MASK);
81108cb8:	01402004 	movi	r5,128
81108cbc:	01000044 	movi	r4,1
81108cc0:	11022a80 	call	811022a8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_4_MASK);
81108cc4:	01400434 	movhi	r5,16
81108cc8:	01000044 	movi	r4,1
81108ccc:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			if (red) {
81108cd0:	e0bfff43 	ldbu	r2,-3(fp)
81108cd4:	10000426 	beq	r2,zero,81108ce8 <TestLeds+0x2d4>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8R_MASK);
81108cd8:	01600014 	movui	r5,32768
81108cdc:	01000044 	movi	r4,1
81108ce0:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
81108ce4:	00000306 	br	81108cf4 <TestLeds+0x2e0>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8G_MASK);
81108ce8:	01500004 	movi	r5,16384
81108cec:	01000044 	movi	r4,1
81108cf0:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
			}
			led = 1;
81108cf4:	00800044 	movi	r2,1
81108cf8:	e0bfff05 	stb	r2,-4(fp)
			if (red) {
81108cfc:	e0bfff43 	ldbu	r2,-3(fp)
81108d00:	10000226 	beq	r2,zero,81108d0c <TestLeds+0x2f8>
				red = 0;
81108d04:	e03fff45 	stb	zero,-3(fp)
			} else {
				red = 1;
			}
			break;
81108d08:	00000406 	br	81108d1c <TestLeds+0x308>
			}
			led = 1;
			if (red) {
				red = 0;
			} else {
				red = 1;
81108d0c:	00800044 	movi	r2,1
81108d10:	e0bfff45 	stb	r2,-3(fp)
			}
			break;
81108d14:	00000106 	br	81108d1c <TestLeds+0x308>
		default:
			led = 0;
81108d18:	e03fff05 	stb	zero,-4(fp)
		}

		usleep(1000 * 1000);
81108d1c:	010003f4 	movhi	r4,15
81108d20:	21109004 	addi	r4,r4,16960
81108d24:	1117fbc0 	call	81117fbc <usleep>

		LEDS_BOARD_DRIVE(LEDS_OFF, LEDS_BOARD_ALL_MASK);
81108d28:	01403fc4 	movi	r5,255
81108d2c:	0009883a 	mov	r4,zero
81108d30:	11022a80 	call	811022a8 <LEDS_BOARD_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_ALL_MASK);
81108d34:	014007f4 	movhi	r5,31
81108d38:	0009883a 	mov	r4,zero
81108d3c:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_GR_ALL_MASK);
81108d40:	017fffd4 	movui	r5,65535
81108d44:	0009883a 	mov	r4,zero
81108d48:	11023200 	call	81102320 <LEDS_PAINEL_DRIVE>

		TEMP_Read(&tempFPGA, &tempBoard);
81108d4c:	e0ffffc4 	addi	r3,fp,-1
81108d50:	e0bfff84 	addi	r2,fp,-2
81108d54:	180b883a 	mov	r5,r3
81108d58:	1009883a 	mov	r4,r2
81108d5c:	1107ec00 	call	81107ec0 <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81108d60:	e0bfff83 	ldbu	r2,-2(fp)
81108d64:	10803fcc 	andi	r2,r2,255
81108d68:	1009883a 	mov	r4,r2
81108d6c:	110361c0 	call	8110361c <SSDP_UPDATE>

	}
81108d70:	003f3a06 	br	81108a5c <__reset+0xfb0e8a5c>

81108d74 <TestDMA_M1_M2>:
}

bool TestDMA_M1_M2(void) {
81108d74:	deffd404 	addi	sp,sp,-176
81108d78:	dfc02b15 	stw	ra,172(sp)
81108d7c:	df002a15 	stw	fp,168(sp)
81108d80:	dc002915 	stw	r16,164(sp)
81108d84:	df002a04 	addi	fp,sp,168

	alt_msgdma_dev *DMADev = NULL;
81108d88:	e03fde15 	stw	zero,-136(fp)

	if (DMA_OPEN_DEVICE(&DMADev, (char *) DMA_DDR_M1_CSR_BASE) == FALSE) {
81108d8c:	e0bfde04 	addi	r2,fp,-136
81108d90:	01604834 	movhi	r5,33056
81108d94:	294c1804 	addi	r5,r5,12384
81108d98:	1009883a 	mov	r4,r2
81108d9c:	11072640 	call	81107264 <DMA_OPEN_DEVICE>
81108da0:	1000051e 	bne	r2,zero,81108db8 <TestDMA_M1_M2+0x44>
		printf("Error Opening DMA Device");
81108da4:	012044b4 	movhi	r4,33042
81108da8:	21358a04 	addi	r4,r4,-10712
81108dac:	110ad980 	call	8110ad98 <printf>
		return FALSE;
81108db0:	0005883a 	mov	r2,zero
81108db4:	0000cd06 	br	811090ec <TestDMA_M1_M2+0x378>
	}

	if (DMA_DISPATCHER_RESET(DMADev, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
81108db8:	e0bfde17 	ldw	r2,-136(fp)
81108dbc:	000d883a 	mov	r6,zero
81108dc0:	01400044 	movi	r5,1
81108dc4:	1009883a 	mov	r4,r2
81108dc8:	11074700 	call	81107470 <DMA_DISPATCHER_RESET>
81108dcc:	1000051e 	bne	r2,zero,81108de4 <TestDMA_M1_M2+0x70>
		printf("Error Reseting Dispatcher");
81108dd0:	012044b4 	movhi	r4,33042
81108dd4:	21359104 	addi	r4,r4,-10684
81108dd8:	110ad980 	call	8110ad98 <printf>
		return FALSE;
81108ddc:	0005883a 	mov	r2,zero
81108de0:	0000c206 	br	811090ec <TestDMA_M1_M2+0x378>
	}

	alt_u32 control_bits = 0x00000000;
81108de4:	e03fda15 	stw	zero,-152(fp)

	const alt_u32 step = DDR2_M1_MEMORY_SIZE / 16;
81108de8:	00820034 	movhi	r2,2048
81108dec:	e0bfdb15 	stw	r2,-148(fp)
	alt_u32 read_addr_arr[16];
	read_addr_arr[0] = DDR2_M1_MEMORY_BASE;
81108df0:	e03fdf15 	stw	zero,-132(fp)
	read_addr_arr[1] = read_addr_arr[0] + step;
81108df4:	e0ffdf17 	ldw	r3,-132(fp)
81108df8:	e0bfdb17 	ldw	r2,-148(fp)
81108dfc:	1885883a 	add	r2,r3,r2
81108e00:	e0bfe015 	stw	r2,-128(fp)
	read_addr_arr[2] = read_addr_arr[1] + step;
81108e04:	e0ffe017 	ldw	r3,-128(fp)
81108e08:	e0bfdb17 	ldw	r2,-148(fp)
81108e0c:	1885883a 	add	r2,r3,r2
81108e10:	e0bfe115 	stw	r2,-124(fp)
	read_addr_arr[3] = read_addr_arr[2] + step;
81108e14:	e0ffe117 	ldw	r3,-124(fp)
81108e18:	e0bfdb17 	ldw	r2,-148(fp)
81108e1c:	1885883a 	add	r2,r3,r2
81108e20:	e0bfe215 	stw	r2,-120(fp)
	read_addr_arr[4] = read_addr_arr[3] + step;
81108e24:	e0ffe217 	ldw	r3,-120(fp)
81108e28:	e0bfdb17 	ldw	r2,-148(fp)
81108e2c:	1885883a 	add	r2,r3,r2
81108e30:	e0bfe315 	stw	r2,-116(fp)
	read_addr_arr[5] = read_addr_arr[4] + step;
81108e34:	e0ffe317 	ldw	r3,-116(fp)
81108e38:	e0bfdb17 	ldw	r2,-148(fp)
81108e3c:	1885883a 	add	r2,r3,r2
81108e40:	e0bfe415 	stw	r2,-112(fp)
	read_addr_arr[6] = read_addr_arr[5] + step;
81108e44:	e0ffe417 	ldw	r3,-112(fp)
81108e48:	e0bfdb17 	ldw	r2,-148(fp)
81108e4c:	1885883a 	add	r2,r3,r2
81108e50:	e0bfe515 	stw	r2,-108(fp)
	read_addr_arr[7] = read_addr_arr[6] + step;
81108e54:	e0ffe517 	ldw	r3,-108(fp)
81108e58:	e0bfdb17 	ldw	r2,-148(fp)
81108e5c:	1885883a 	add	r2,r3,r2
81108e60:	e0bfe615 	stw	r2,-104(fp)
	read_addr_arr[8] = read_addr_arr[7] + step;
81108e64:	e0ffe617 	ldw	r3,-104(fp)
81108e68:	e0bfdb17 	ldw	r2,-148(fp)
81108e6c:	1885883a 	add	r2,r3,r2
81108e70:	e0bfe715 	stw	r2,-100(fp)
	read_addr_arr[9] = read_addr_arr[8] + step;
81108e74:	e0ffe717 	ldw	r3,-100(fp)
81108e78:	e0bfdb17 	ldw	r2,-148(fp)
81108e7c:	1885883a 	add	r2,r3,r2
81108e80:	e0bfe815 	stw	r2,-96(fp)
	read_addr_arr[10] = read_addr_arr[9] + step;
81108e84:	e0ffe817 	ldw	r3,-96(fp)
81108e88:	e0bfdb17 	ldw	r2,-148(fp)
81108e8c:	1885883a 	add	r2,r3,r2
81108e90:	e0bfe915 	stw	r2,-92(fp)
	read_addr_arr[11] = read_addr_arr[10] + step;
81108e94:	e0ffe917 	ldw	r3,-92(fp)
81108e98:	e0bfdb17 	ldw	r2,-148(fp)
81108e9c:	1885883a 	add	r2,r3,r2
81108ea0:	e0bfea15 	stw	r2,-88(fp)
	read_addr_arr[12] = read_addr_arr[11] + step;
81108ea4:	e0ffea17 	ldw	r3,-88(fp)
81108ea8:	e0bfdb17 	ldw	r2,-148(fp)
81108eac:	1885883a 	add	r2,r3,r2
81108eb0:	e0bfeb15 	stw	r2,-84(fp)
	read_addr_arr[13] = read_addr_arr[12] + step;
81108eb4:	e0ffeb17 	ldw	r3,-84(fp)
81108eb8:	e0bfdb17 	ldw	r2,-148(fp)
81108ebc:	1885883a 	add	r2,r3,r2
81108ec0:	e0bfec15 	stw	r2,-80(fp)
	read_addr_arr[14] = read_addr_arr[13] + step;
81108ec4:	e0ffec17 	ldw	r3,-80(fp)
81108ec8:	e0bfdb17 	ldw	r2,-148(fp)
81108ecc:	1885883a 	add	r2,r3,r2
81108ed0:	e0bfed15 	stw	r2,-76(fp)
	read_addr_arr[15] = read_addr_arr[14] + step;
81108ed4:	e0ffed17 	ldw	r3,-76(fp)
81108ed8:	e0bfdb17 	ldw	r2,-148(fp)
81108edc:	1885883a 	add	r2,r3,r2
81108ee0:	e0bfee15 	stw	r2,-72(fp)

	alt_u32 write_addr_arr[16];
	write_addr_arr[0] = DDR2_M2_MEMORY_BASE;
81108ee4:	00a00034 	movhi	r2,32768
81108ee8:	e0bfef15 	stw	r2,-68(fp)
	write_addr_arr[1] = write_addr_arr[0] + step;
81108eec:	e0ffef17 	ldw	r3,-68(fp)
81108ef0:	e0bfdb17 	ldw	r2,-148(fp)
81108ef4:	1885883a 	add	r2,r3,r2
81108ef8:	e0bff015 	stw	r2,-64(fp)
	write_addr_arr[2] = write_addr_arr[1] + step;
81108efc:	e0fff017 	ldw	r3,-64(fp)
81108f00:	e0bfdb17 	ldw	r2,-148(fp)
81108f04:	1885883a 	add	r2,r3,r2
81108f08:	e0bff115 	stw	r2,-60(fp)
	write_addr_arr[3] = write_addr_arr[2] + step;
81108f0c:	e0fff117 	ldw	r3,-60(fp)
81108f10:	e0bfdb17 	ldw	r2,-148(fp)
81108f14:	1885883a 	add	r2,r3,r2
81108f18:	e0bff215 	stw	r2,-56(fp)
	write_addr_arr[4] = write_addr_arr[3] + step;
81108f1c:	e0fff217 	ldw	r3,-56(fp)
81108f20:	e0bfdb17 	ldw	r2,-148(fp)
81108f24:	1885883a 	add	r2,r3,r2
81108f28:	e0bff315 	stw	r2,-52(fp)
	write_addr_arr[5] = write_addr_arr[4] + step;
81108f2c:	e0fff317 	ldw	r3,-52(fp)
81108f30:	e0bfdb17 	ldw	r2,-148(fp)
81108f34:	1885883a 	add	r2,r3,r2
81108f38:	e0bff415 	stw	r2,-48(fp)
	write_addr_arr[6] = write_addr_arr[5] + step;
81108f3c:	e0fff417 	ldw	r3,-48(fp)
81108f40:	e0bfdb17 	ldw	r2,-148(fp)
81108f44:	1885883a 	add	r2,r3,r2
81108f48:	e0bff515 	stw	r2,-44(fp)
	write_addr_arr[7] = write_addr_arr[6] + step;
81108f4c:	e0fff517 	ldw	r3,-44(fp)
81108f50:	e0bfdb17 	ldw	r2,-148(fp)
81108f54:	1885883a 	add	r2,r3,r2
81108f58:	e0bff615 	stw	r2,-40(fp)
	write_addr_arr[8] = write_addr_arr[7] + step;
81108f5c:	e0fff617 	ldw	r3,-40(fp)
81108f60:	e0bfdb17 	ldw	r2,-148(fp)
81108f64:	1885883a 	add	r2,r3,r2
81108f68:	e0bff715 	stw	r2,-36(fp)
	write_addr_arr[9] = write_addr_arr[8] + step;
81108f6c:	e0fff717 	ldw	r3,-36(fp)
81108f70:	e0bfdb17 	ldw	r2,-148(fp)
81108f74:	1885883a 	add	r2,r3,r2
81108f78:	e0bff815 	stw	r2,-32(fp)
	write_addr_arr[10] = write_addr_arr[9] + step;
81108f7c:	e0fff817 	ldw	r3,-32(fp)
81108f80:	e0bfdb17 	ldw	r2,-148(fp)
81108f84:	1885883a 	add	r2,r3,r2
81108f88:	e0bff915 	stw	r2,-28(fp)
	write_addr_arr[11] = write_addr_arr[10] + step;
81108f8c:	e0fff917 	ldw	r3,-28(fp)
81108f90:	e0bfdb17 	ldw	r2,-148(fp)
81108f94:	1885883a 	add	r2,r3,r2
81108f98:	e0bffa15 	stw	r2,-24(fp)
	write_addr_arr[12] = write_addr_arr[11] + step;
81108f9c:	e0fffa17 	ldw	r3,-24(fp)
81108fa0:	e0bfdb17 	ldw	r2,-148(fp)
81108fa4:	1885883a 	add	r2,r3,r2
81108fa8:	e0bffb15 	stw	r2,-20(fp)
	write_addr_arr[13] = write_addr_arr[12] + step;
81108fac:	e0fffb17 	ldw	r3,-20(fp)
81108fb0:	e0bfdb17 	ldw	r2,-148(fp)
81108fb4:	1885883a 	add	r2,r3,r2
81108fb8:	e0bffc15 	stw	r2,-16(fp)
	write_addr_arr[14] = write_addr_arr[13] + step;
81108fbc:	e0fffc17 	ldw	r3,-16(fp)
81108fc0:	e0bfdb17 	ldw	r2,-148(fp)
81108fc4:	1885883a 	add	r2,r3,r2
81108fc8:	e0bffd15 	stw	r2,-12(fp)
	write_addr_arr[15] = write_addr_arr[14] + step;
81108fcc:	e0fffd17 	ldw	r3,-12(fp)
81108fd0:	e0bfdb17 	ldw	r2,-148(fp)
81108fd4:	1885883a 	add	r2,r3,r2
81108fd8:	e0bffe15 	stw	r2,-8(fp)

	DDR2_MEMORY_RANDOM_WRITE_TEST(DDR2_M1_ID, DDR2_VERBOSE, DDR2_TIME);
81108fdc:	01800044 	movi	r6,1
81108fe0:	01400044 	movi	r5,1
81108fe4:	01000044 	movi	r4,1
81108fe8:	1106c3c0 	call	81106c3c <DDR2_MEMORY_RANDOM_WRITE_TEST>

	int TimeStart, TimeElapsed = 0;
81108fec:	e03fdc15 	stw	zero,-144(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81108ff0:	d0a04817 	ldw	r2,-32480(gp)

	TimeStart = alt_nticks();
81108ff4:	e0bfdd15 	stw	r2,-140(fp)
	if (DMA_MULTIPLE_TRANSFER(DMADev, read_addr_arr, write_addr_arr, 16, step,
81108ff8:	e0ffde17 	ldw	r3,-136(fp)
81108ffc:	e17fef04 	addi	r5,fp,-68
81109000:	e13fdf04 	addi	r4,fp,-132
81109004:	d8000315 	stw	zero,12(sp)
81109008:	00800044 	movi	r2,1
8110900c:	d8800215 	stw	r2,8(sp)
81109010:	e0bfda17 	ldw	r2,-152(fp)
81109014:	d8800115 	stw	r2,4(sp)
81109018:	e0bfdb17 	ldw	r2,-148(fp)
8110901c:	d8800015 	stw	r2,0(sp)
81109020:	01c00404 	movi	r7,16
81109024:	280d883a 	mov	r6,r5
81109028:	200b883a 	mov	r5,r4
8110902c:	1809883a 	mov	r4,r3
81109030:	110761c0 	call	8110761c <DMA_MULTIPLE_TRANSFER>
81109034:	1000051e 	bne	r2,zero,8110904c <TestDMA_M1_M2+0x2d8>
			control_bits, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
		printf("Error During DMA Transfer");
81109038:	012044b4 	movhi	r4,33042
8110903c:	21359804 	addi	r4,r4,-10656
81109040:	110ad980 	call	8110ad98 <printf>
		return FALSE;
81109044:	0005883a 	mov	r2,zero
81109048:	00002806 	br	811090ec <TestDMA_M1_M2+0x378>
8110904c:	d0e04817 	ldw	r3,-32480(gp)
	}
	TimeElapsed = alt_nticks() - TimeStart;
81109050:	e0bfdd17 	ldw	r2,-140(fp)
81109054:	1885c83a 	sub	r2,r3,r2
81109058:	e0bfdc15 	stw	r2,-144(fp)
	printf("%.3f sec\n", (float) TimeElapsed / (float) alt_ticks_per_second());
8110905c:	e13fdc17 	ldw	r4,-144(fp)
81109060:	1109ee00 	call	81109ee0 <__floatsisf>
81109064:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81109068:	d0a04717 	ldw	r2,-32484(gp)
8110906c:	1009883a 	mov	r4,r2
81109070:	110a0040 	call	8110a004 <__floatunsisf>
81109074:	1007883a 	mov	r3,r2
81109078:	180b883a 	mov	r5,r3
8110907c:	8009883a 	mov	r4,r16
81109080:	11096a40 	call	811096a4 <__divsf3>
81109084:	1007883a 	mov	r3,r2
81109088:	1805883a 	mov	r2,r3
8110908c:	1009883a 	mov	r4,r2
81109090:	110a80c0 	call	8110a80c <__extendsfdf2>
81109094:	100d883a 	mov	r6,r2
81109098:	180f883a 	mov	r7,r3
8110909c:	300b883a 	mov	r5,r6
811090a0:	380d883a 	mov	r6,r7
811090a4:	012044b4 	movhi	r4,33042
811090a8:	21359f04 	addi	r4,r4,-10628
811090ac:	110ad980 	call	8110ad98 <printf>

	if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE,
811090b0:	01800044 	movi	r6,1
811090b4:	01400044 	movi	r5,1
811090b8:	01000084 	movi	r4,2
811090bc:	1106f1c0 	call	81106f1c <DDR2_MEMORY_RANDOM_READ_TEST>
811090c0:	10800058 	cmpnei	r2,r2,1
811090c4:	1000051e 	bne	r2,zero,811090dc <TestDMA_M1_M2+0x368>
	DDR2_TIME) == TRUE) {
		printf("Transfer executed correctly\n");
811090c8:	012044b4 	movhi	r4,33042
811090cc:	2135a204 	addi	r4,r4,-10616
811090d0:	110aeb40 	call	8110aeb4 <puts>
	} else {
		printf("Transfer failed\n");
		return FALSE;
	}

	return TRUE;
811090d4:	00800044 	movi	r2,1
811090d8:	00000406 	br	811090ec <TestDMA_M1_M2+0x378>

	if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE,
	DDR2_TIME) == TRUE) {
		printf("Transfer executed correctly\n");
	} else {
		printf("Transfer failed\n");
811090dc:	012044b4 	movhi	r4,33042
811090e0:	2135a904 	addi	r4,r4,-10588
811090e4:	110aeb40 	call	8110aeb4 <puts>
		return FALSE;
811090e8:	0005883a 	mov	r2,zero
	}

	return TRUE;
}
811090ec:	e6ffff04 	addi	sp,fp,-4
811090f0:	dfc00217 	ldw	ra,8(sp)
811090f4:	df000117 	ldw	fp,4(sp)
811090f8:	dc000017 	ldw	r16,0(sp)
811090fc:	dec00304 	addi	sp,sp,12
81109100:	f800283a 	ret

81109104 <TestDMA_M2_M1>:

bool TestDMA_M2_M1(void) {
81109104:	deffd404 	addi	sp,sp,-176
81109108:	dfc02b15 	stw	ra,172(sp)
8110910c:	df002a15 	stw	fp,168(sp)
81109110:	dc002915 	stw	r16,164(sp)
81109114:	df002a04 	addi	fp,sp,168

	alt_msgdma_dev *DMADev = NULL;
81109118:	e03fde15 	stw	zero,-136(fp)

	if (DMA_OPEN_DEVICE(&DMADev, (char *) DMA_DDR_M1_CSR_NAME) == FALSE) {
8110911c:	e0bfde04 	addi	r2,fp,-136
81109120:	016044b4 	movhi	r5,33042
81109124:	2975ad04 	addi	r5,r5,-10572
81109128:	1009883a 	mov	r4,r2
8110912c:	11072640 	call	81107264 <DMA_OPEN_DEVICE>
81109130:	1000051e 	bne	r2,zero,81109148 <TestDMA_M2_M1+0x44>
		printf("Error Opening DMA Device");
81109134:	012044b4 	movhi	r4,33042
81109138:	21358a04 	addi	r4,r4,-10712
8110913c:	110ad980 	call	8110ad98 <printf>
		return FALSE;
81109140:	0005883a 	mov	r2,zero
81109144:	0000cd06 	br	8110947c <TestDMA_M2_M1+0x378>
	}

	if (DMA_DISPATCHER_RESET(DMADev, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
81109148:	e0bfde17 	ldw	r2,-136(fp)
8110914c:	000d883a 	mov	r6,zero
81109150:	01400044 	movi	r5,1
81109154:	1009883a 	mov	r4,r2
81109158:	11074700 	call	81107470 <DMA_DISPATCHER_RESET>
8110915c:	1000051e 	bne	r2,zero,81109174 <TestDMA_M2_M1+0x70>
		printf("Error Reseting Dispatcher");
81109160:	012044b4 	movhi	r4,33042
81109164:	21359104 	addi	r4,r4,-10684
81109168:	110ad980 	call	8110ad98 <printf>
		return FALSE;
8110916c:	0005883a 	mov	r2,zero
81109170:	0000c206 	br	8110947c <TestDMA_M2_M1+0x378>
	}

	alt_u32 control_bits = 0x00000000;
81109174:	e03fda15 	stw	zero,-152(fp)

	const alt_u32 step = DDR2_M2_MEMORY_SIZE / 16;
81109178:	00820034 	movhi	r2,2048
8110917c:	e0bfdb15 	stw	r2,-148(fp)
	alt_u32 read_addr_arr[16];
	read_addr_arr[0] = DDR2_M2_MEMORY_BASE;
81109180:	00a00034 	movhi	r2,32768
81109184:	e0bfdf15 	stw	r2,-132(fp)
	read_addr_arr[1] = read_addr_arr[0] + step;
81109188:	e0ffdf17 	ldw	r3,-132(fp)
8110918c:	e0bfdb17 	ldw	r2,-148(fp)
81109190:	1885883a 	add	r2,r3,r2
81109194:	e0bfe015 	stw	r2,-128(fp)
	read_addr_arr[2] = read_addr_arr[1] + step;
81109198:	e0ffe017 	ldw	r3,-128(fp)
8110919c:	e0bfdb17 	ldw	r2,-148(fp)
811091a0:	1885883a 	add	r2,r3,r2
811091a4:	e0bfe115 	stw	r2,-124(fp)
	read_addr_arr[3] = read_addr_arr[2] + step;
811091a8:	e0ffe117 	ldw	r3,-124(fp)
811091ac:	e0bfdb17 	ldw	r2,-148(fp)
811091b0:	1885883a 	add	r2,r3,r2
811091b4:	e0bfe215 	stw	r2,-120(fp)
	read_addr_arr[4] = read_addr_arr[3] + step;
811091b8:	e0ffe217 	ldw	r3,-120(fp)
811091bc:	e0bfdb17 	ldw	r2,-148(fp)
811091c0:	1885883a 	add	r2,r3,r2
811091c4:	e0bfe315 	stw	r2,-116(fp)
	read_addr_arr[5] = read_addr_arr[4] + step;
811091c8:	e0ffe317 	ldw	r3,-116(fp)
811091cc:	e0bfdb17 	ldw	r2,-148(fp)
811091d0:	1885883a 	add	r2,r3,r2
811091d4:	e0bfe415 	stw	r2,-112(fp)
	read_addr_arr[6] = read_addr_arr[5] + step;
811091d8:	e0ffe417 	ldw	r3,-112(fp)
811091dc:	e0bfdb17 	ldw	r2,-148(fp)
811091e0:	1885883a 	add	r2,r3,r2
811091e4:	e0bfe515 	stw	r2,-108(fp)
	read_addr_arr[7] = read_addr_arr[6] + step;
811091e8:	e0ffe517 	ldw	r3,-108(fp)
811091ec:	e0bfdb17 	ldw	r2,-148(fp)
811091f0:	1885883a 	add	r2,r3,r2
811091f4:	e0bfe615 	stw	r2,-104(fp)
	read_addr_arr[8] = read_addr_arr[7] + step;
811091f8:	e0ffe617 	ldw	r3,-104(fp)
811091fc:	e0bfdb17 	ldw	r2,-148(fp)
81109200:	1885883a 	add	r2,r3,r2
81109204:	e0bfe715 	stw	r2,-100(fp)
	read_addr_arr[9] = read_addr_arr[8] + step;
81109208:	e0ffe717 	ldw	r3,-100(fp)
8110920c:	e0bfdb17 	ldw	r2,-148(fp)
81109210:	1885883a 	add	r2,r3,r2
81109214:	e0bfe815 	stw	r2,-96(fp)
	read_addr_arr[10] = read_addr_arr[9] + step;
81109218:	e0ffe817 	ldw	r3,-96(fp)
8110921c:	e0bfdb17 	ldw	r2,-148(fp)
81109220:	1885883a 	add	r2,r3,r2
81109224:	e0bfe915 	stw	r2,-92(fp)
	read_addr_arr[11] = read_addr_arr[10] + step;
81109228:	e0ffe917 	ldw	r3,-92(fp)
8110922c:	e0bfdb17 	ldw	r2,-148(fp)
81109230:	1885883a 	add	r2,r3,r2
81109234:	e0bfea15 	stw	r2,-88(fp)
	read_addr_arr[12] = read_addr_arr[11] + step;
81109238:	e0ffea17 	ldw	r3,-88(fp)
8110923c:	e0bfdb17 	ldw	r2,-148(fp)
81109240:	1885883a 	add	r2,r3,r2
81109244:	e0bfeb15 	stw	r2,-84(fp)
	read_addr_arr[13] = read_addr_arr[12] + step;
81109248:	e0ffeb17 	ldw	r3,-84(fp)
8110924c:	e0bfdb17 	ldw	r2,-148(fp)
81109250:	1885883a 	add	r2,r3,r2
81109254:	e0bfec15 	stw	r2,-80(fp)
	read_addr_arr[14] = read_addr_arr[13] + step;
81109258:	e0ffec17 	ldw	r3,-80(fp)
8110925c:	e0bfdb17 	ldw	r2,-148(fp)
81109260:	1885883a 	add	r2,r3,r2
81109264:	e0bfed15 	stw	r2,-76(fp)
	read_addr_arr[15] = read_addr_arr[14] + step;
81109268:	e0ffed17 	ldw	r3,-76(fp)
8110926c:	e0bfdb17 	ldw	r2,-148(fp)
81109270:	1885883a 	add	r2,r3,r2
81109274:	e0bfee15 	stw	r2,-72(fp)

	alt_u32 write_addr_arr[16];
	write_addr_arr[0] = DDR2_M1_MEMORY_BASE;
81109278:	e03fef15 	stw	zero,-68(fp)
	write_addr_arr[1] = write_addr_arr[0] + step;
8110927c:	e0ffef17 	ldw	r3,-68(fp)
81109280:	e0bfdb17 	ldw	r2,-148(fp)
81109284:	1885883a 	add	r2,r3,r2
81109288:	e0bff015 	stw	r2,-64(fp)
	write_addr_arr[2] = write_addr_arr[1] + step;
8110928c:	e0fff017 	ldw	r3,-64(fp)
81109290:	e0bfdb17 	ldw	r2,-148(fp)
81109294:	1885883a 	add	r2,r3,r2
81109298:	e0bff115 	stw	r2,-60(fp)
	write_addr_arr[3] = write_addr_arr[2] + step;
8110929c:	e0fff117 	ldw	r3,-60(fp)
811092a0:	e0bfdb17 	ldw	r2,-148(fp)
811092a4:	1885883a 	add	r2,r3,r2
811092a8:	e0bff215 	stw	r2,-56(fp)
	write_addr_arr[4] = write_addr_arr[3] + step;
811092ac:	e0fff217 	ldw	r3,-56(fp)
811092b0:	e0bfdb17 	ldw	r2,-148(fp)
811092b4:	1885883a 	add	r2,r3,r2
811092b8:	e0bff315 	stw	r2,-52(fp)
	write_addr_arr[5] = write_addr_arr[4] + step;
811092bc:	e0fff317 	ldw	r3,-52(fp)
811092c0:	e0bfdb17 	ldw	r2,-148(fp)
811092c4:	1885883a 	add	r2,r3,r2
811092c8:	e0bff415 	stw	r2,-48(fp)
	write_addr_arr[6] = write_addr_arr[5] + step;
811092cc:	e0fff417 	ldw	r3,-48(fp)
811092d0:	e0bfdb17 	ldw	r2,-148(fp)
811092d4:	1885883a 	add	r2,r3,r2
811092d8:	e0bff515 	stw	r2,-44(fp)
	write_addr_arr[7] = write_addr_arr[6] + step;
811092dc:	e0fff517 	ldw	r3,-44(fp)
811092e0:	e0bfdb17 	ldw	r2,-148(fp)
811092e4:	1885883a 	add	r2,r3,r2
811092e8:	e0bff615 	stw	r2,-40(fp)
	write_addr_arr[8] = write_addr_arr[7] + step;
811092ec:	e0fff617 	ldw	r3,-40(fp)
811092f0:	e0bfdb17 	ldw	r2,-148(fp)
811092f4:	1885883a 	add	r2,r3,r2
811092f8:	e0bff715 	stw	r2,-36(fp)
	write_addr_arr[9] = write_addr_arr[8] + step;
811092fc:	e0fff717 	ldw	r3,-36(fp)
81109300:	e0bfdb17 	ldw	r2,-148(fp)
81109304:	1885883a 	add	r2,r3,r2
81109308:	e0bff815 	stw	r2,-32(fp)
	write_addr_arr[10] = write_addr_arr[9] + step;
8110930c:	e0fff817 	ldw	r3,-32(fp)
81109310:	e0bfdb17 	ldw	r2,-148(fp)
81109314:	1885883a 	add	r2,r3,r2
81109318:	e0bff915 	stw	r2,-28(fp)
	write_addr_arr[11] = write_addr_arr[10] + step;
8110931c:	e0fff917 	ldw	r3,-28(fp)
81109320:	e0bfdb17 	ldw	r2,-148(fp)
81109324:	1885883a 	add	r2,r3,r2
81109328:	e0bffa15 	stw	r2,-24(fp)
	write_addr_arr[12] = write_addr_arr[11] + step;
8110932c:	e0fffa17 	ldw	r3,-24(fp)
81109330:	e0bfdb17 	ldw	r2,-148(fp)
81109334:	1885883a 	add	r2,r3,r2
81109338:	e0bffb15 	stw	r2,-20(fp)
	write_addr_arr[13] = write_addr_arr[12] + step;
8110933c:	e0fffb17 	ldw	r3,-20(fp)
81109340:	e0bfdb17 	ldw	r2,-148(fp)
81109344:	1885883a 	add	r2,r3,r2
81109348:	e0bffc15 	stw	r2,-16(fp)
	write_addr_arr[14] = write_addr_arr[13] + step;
8110934c:	e0fffc17 	ldw	r3,-16(fp)
81109350:	e0bfdb17 	ldw	r2,-148(fp)
81109354:	1885883a 	add	r2,r3,r2
81109358:	e0bffd15 	stw	r2,-12(fp)
	write_addr_arr[15] = write_addr_arr[14] + step;
8110935c:	e0fffd17 	ldw	r3,-12(fp)
81109360:	e0bfdb17 	ldw	r2,-148(fp)
81109364:	1885883a 	add	r2,r3,r2
81109368:	e0bffe15 	stw	r2,-8(fp)

	DDR2_MEMORY_RANDOM_WRITE_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME);
8110936c:	01800044 	movi	r6,1
81109370:	01400044 	movi	r5,1
81109374:	01000084 	movi	r4,2
81109378:	1106c3c0 	call	81106c3c <DDR2_MEMORY_RANDOM_WRITE_TEST>

	int TimeStart, TimeElapsed = 0;
8110937c:	e03fdc15 	stw	zero,-144(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81109380:	d0a04817 	ldw	r2,-32480(gp)

	TimeStart = alt_nticks();
81109384:	e0bfdd15 	stw	r2,-140(fp)
	if (DMA_MULTIPLE_TRANSFER(DMADev, read_addr_arr, write_addr_arr, 16, step,
81109388:	e0ffde17 	ldw	r3,-136(fp)
8110938c:	e17fef04 	addi	r5,fp,-68
81109390:	e13fdf04 	addi	r4,fp,-132
81109394:	d8000315 	stw	zero,12(sp)
81109398:	00800044 	movi	r2,1
8110939c:	d8800215 	stw	r2,8(sp)
811093a0:	e0bfda17 	ldw	r2,-152(fp)
811093a4:	d8800115 	stw	r2,4(sp)
811093a8:	e0bfdb17 	ldw	r2,-148(fp)
811093ac:	d8800015 	stw	r2,0(sp)
811093b0:	01c00404 	movi	r7,16
811093b4:	280d883a 	mov	r6,r5
811093b8:	200b883a 	mov	r5,r4
811093bc:	1809883a 	mov	r4,r3
811093c0:	110761c0 	call	8110761c <DMA_MULTIPLE_TRANSFER>
811093c4:	1000051e 	bne	r2,zero,811093dc <TestDMA_M2_M1+0x2d8>
			control_bits, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
		printf("Error During DMA Transfer");
811093c8:	012044b4 	movhi	r4,33042
811093cc:	21359804 	addi	r4,r4,-10656
811093d0:	110ad980 	call	8110ad98 <printf>
		return FALSE;
811093d4:	0005883a 	mov	r2,zero
811093d8:	00002806 	br	8110947c <TestDMA_M2_M1+0x378>
811093dc:	d0e04817 	ldw	r3,-32480(gp)
	}
	TimeElapsed = alt_nticks() - TimeStart;
811093e0:	e0bfdd17 	ldw	r2,-140(fp)
811093e4:	1885c83a 	sub	r2,r3,r2
811093e8:	e0bfdc15 	stw	r2,-144(fp)
	printf("%.3f sec\n", (float) TimeElapsed / (float) alt_ticks_per_second());
811093ec:	e13fdc17 	ldw	r4,-144(fp)
811093f0:	1109ee00 	call	81109ee0 <__floatsisf>
811093f4:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
811093f8:	d0a04717 	ldw	r2,-32484(gp)
811093fc:	1009883a 	mov	r4,r2
81109400:	110a0040 	call	8110a004 <__floatunsisf>
81109404:	1007883a 	mov	r3,r2
81109408:	180b883a 	mov	r5,r3
8110940c:	8009883a 	mov	r4,r16
81109410:	11096a40 	call	811096a4 <__divsf3>
81109414:	1007883a 	mov	r3,r2
81109418:	1805883a 	mov	r2,r3
8110941c:	1009883a 	mov	r4,r2
81109420:	110a80c0 	call	8110a80c <__extendsfdf2>
81109424:	100d883a 	mov	r6,r2
81109428:	180f883a 	mov	r7,r3
8110942c:	300b883a 	mov	r5,r6
81109430:	380d883a 	mov	r6,r7
81109434:	012044b4 	movhi	r4,33042
81109438:	21359f04 	addi	r4,r4,-10628
8110943c:	110ad980 	call	8110ad98 <printf>

	if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M1_ID, DDR2_VERBOSE,
81109440:	01800044 	movi	r6,1
81109444:	01400044 	movi	r5,1
81109448:	01000044 	movi	r4,1
8110944c:	1106f1c0 	call	81106f1c <DDR2_MEMORY_RANDOM_READ_TEST>
81109450:	10800058 	cmpnei	r2,r2,1
81109454:	1000051e 	bne	r2,zero,8110946c <TestDMA_M2_M1+0x368>
	DDR2_TIME) == TRUE) {
		printf("Transfer executed correctly\n");
81109458:	012044b4 	movhi	r4,33042
8110945c:	2135a204 	addi	r4,r4,-10616
81109460:	110aeb40 	call	8110aeb4 <puts>
	} else {
		printf("Transfer failed\n");
		return FALSE;
	}

	return TRUE;
81109464:	00800044 	movi	r2,1
81109468:	00000406 	br	8110947c <TestDMA_M2_M1+0x378>

	if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M1_ID, DDR2_VERBOSE,
	DDR2_TIME) == TRUE) {
		printf("Transfer executed correctly\n");
	} else {
		printf("Transfer failed\n");
8110946c:	012044b4 	movhi	r4,33042
81109470:	2135a904 	addi	r4,r4,-10588
81109474:	110aeb40 	call	8110aeb4 <puts>
		return FALSE;
81109478:	0005883a 	mov	r2,zero
	}

	return TRUE;
}
8110947c:	e6ffff04 	addi	sp,fp,-4
81109480:	dfc00217 	ldw	ra,8(sp)
81109484:	df000117 	ldw	fp,4(sp)
81109488:	dc000017 	ldw	r16,0(sp)
8110948c:	dec00304 	addi	sp,sp,12
81109490:	f800283a 	ret

81109494 <_reg_write>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_write(int BASE_ADD, alt_32 REG_ADD, alt_32 REG_Dado) {
81109494:	defffc04 	addi	sp,sp,-16
81109498:	df000315 	stw	fp,12(sp)
8110949c:	df000304 	addi	fp,sp,12
811094a0:	e13ffd15 	stw	r4,-12(fp)
811094a4:	e17ffe15 	stw	r5,-8(fp)
811094a8:	e1bfff15 	stw	r6,-4(fp)

	IOWR_32DIRECT(BASE_ADD, REG_ADD << 2, REG_Dado);
811094ac:	e0bffe17 	ldw	r2,-8(fp)
811094b0:	1085883a 	add	r2,r2,r2
811094b4:	1085883a 	add	r2,r2,r2
811094b8:	1007883a 	mov	r3,r2
811094bc:	e0bffd17 	ldw	r2,-12(fp)
811094c0:	1885883a 	add	r2,r3,r2
811094c4:	1007883a 	mov	r3,r2
811094c8:	e0bfff17 	ldw	r2,-4(fp)
811094cc:	18800035 	stwio	r2,0(r3)
	return 1;
811094d0:	00800044 	movi	r2,1

}
811094d4:	e037883a 	mov	sp,fp
811094d8:	df000017 	ldw	fp,0(sp)
811094dc:	dec00104 	addi	sp,sp,4
811094e0:	f800283a 	ret

811094e4 <_reg_read>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_read(int BASE_ADD, alt_32 REG_ADD, alt_32 *REG_Dado) {
811094e4:	defffc04 	addi	sp,sp,-16
811094e8:	df000315 	stw	fp,12(sp)
811094ec:	df000304 	addi	fp,sp,12
811094f0:	e13ffd15 	stw	r4,-12(fp)
811094f4:	e17ffe15 	stw	r5,-8(fp)
811094f8:	e1bfff15 	stw	r6,-4(fp)

	*REG_Dado = IORD_32DIRECT(BASE_ADD, REG_ADD << 2);
811094fc:	e0bffe17 	ldw	r2,-8(fp)
81109500:	1085883a 	add	r2,r2,r2
81109504:	1085883a 	add	r2,r2,r2
81109508:	1007883a 	mov	r3,r2
8110950c:	e0bffd17 	ldw	r2,-12(fp)
81109510:	1885883a 	add	r2,r3,r2
81109514:	10c00037 	ldwio	r3,0(r2)
81109518:	e0bfff17 	ldw	r2,-4(fp)
8110951c:	10c00015 	stw	r3,0(r2)
	return 1;
81109520:	00800044 	movi	r2,1

}
81109524:	e037883a 	mov	sp,fp
81109528:	df000017 	ldw	fp,0(sp)
8110952c:	dec00104 	addi	sp,sp,4
81109530:	f800283a 	ret

81109534 <_print_codec_status>:
 * @param [in] codec_status
 * *
 * @retval 1 : Sucesso
 *
 */
void _print_codec_status(int codec_status) {
81109534:	defffa04 	addi	sp,sp,-24
81109538:	dfc00515 	stw	ra,20(sp)
8110953c:	df000415 	stw	fp,16(sp)
81109540:	df000404 	addi	fp,sp,16
81109544:	e13fff15 	stw	r4,-4(fp)
	int started = (int) ((codec_status >> 6) & 1);
81109548:	e0bfff17 	ldw	r2,-4(fp)
8110954c:	1005d1ba 	srai	r2,r2,6
81109550:	1080004c 	andi	r2,r2,1
81109554:	e0bffc15 	stw	r2,-16(fp)
	int connecting = (int) ((codec_status >> 5) & 1);
81109558:	e0bfff17 	ldw	r2,-4(fp)
8110955c:	1005d17a 	srai	r2,r2,5
81109560:	1080004c 	andi	r2,r2,1
81109564:	e0bffd15 	stw	r2,-12(fp)
	int running = (int) ((codec_status >> 4) & 1);
81109568:	e0bfff17 	ldw	r2,-4(fp)
8110956c:	1005d13a 	srai	r2,r2,4
81109570:	1080004c 	andi	r2,r2,1
81109574:	e0bffe15 	stw	r2,-8(fp)

	printf("-------- link status \n");
81109578:	012044b4 	movhi	r4,33042
8110957c:	2135b204 	addi	r4,r4,-10552
81109580:	110aeb40 	call	8110aeb4 <puts>
	printf("Link started    : %s \n", (started == 1) ? "S" : "N");
81109584:	e0bffc17 	ldw	r2,-16(fp)
81109588:	10800058 	cmpnei	r2,r2,1
8110958c:	1000031e 	bne	r2,zero,8110959c <_print_codec_status+0x68>
81109590:	00a044b4 	movhi	r2,33042
81109594:	10b5b804 	addi	r2,r2,-10528
81109598:	00000206 	br	811095a4 <_print_codec_status+0x70>
8110959c:	00a044b4 	movhi	r2,33042
811095a0:	10b5b904 	addi	r2,r2,-10524
811095a4:	100b883a 	mov	r5,r2
811095a8:	012044b4 	movhi	r4,33042
811095ac:	2135ba04 	addi	r4,r4,-10520
811095b0:	110ad980 	call	8110ad98 <printf>
	printf("Link connecting : %s \n", (connecting == 1) ? "S" : "N");
811095b4:	e0bffd17 	ldw	r2,-12(fp)
811095b8:	10800058 	cmpnei	r2,r2,1
811095bc:	1000031e 	bne	r2,zero,811095cc <_print_codec_status+0x98>
811095c0:	00a044b4 	movhi	r2,33042
811095c4:	10b5b804 	addi	r2,r2,-10528
811095c8:	00000206 	br	811095d4 <_print_codec_status+0xa0>
811095cc:	00a044b4 	movhi	r2,33042
811095d0:	10b5b904 	addi	r2,r2,-10524
811095d4:	100b883a 	mov	r5,r2
811095d8:	012044b4 	movhi	r4,33042
811095dc:	2135c004 	addi	r4,r4,-10496
811095e0:	110ad980 	call	8110ad98 <printf>
	printf("Link running    : %s \n", (running == 1) ? "S" : "N");
811095e4:	e0bffe17 	ldw	r2,-8(fp)
811095e8:	10800058 	cmpnei	r2,r2,1
811095ec:	1000031e 	bne	r2,zero,811095fc <_print_codec_status+0xc8>
811095f0:	00a044b4 	movhi	r2,33042
811095f4:	10b5b804 	addi	r2,r2,-10528
811095f8:	00000206 	br	81109604 <_print_codec_status+0xd0>
811095fc:	00a044b4 	movhi	r2,33042
81109600:	10b5b904 	addi	r2,r2,-10524
81109604:	100b883a 	mov	r5,r2
81109608:	012044b4 	movhi	r4,33042
8110960c:	2135c604 	addi	r4,r4,-10472
81109610:	110ad980 	call	8110ad98 <printf>
	printf("--------  \n");
81109614:	012044b4 	movhi	r4,33042
81109618:	2135cc04 	addi	r4,r4,-10448
8110961c:	110aeb40 	call	8110aeb4 <puts>
}
81109620:	0001883a 	nop
81109624:	e037883a 	mov	sp,fp
81109628:	dfc00117 	ldw	ra,4(sp)
8110962c:	df000017 	ldw	fp,0(sp)
81109630:	dec00204 	addi	sp,sp,8
81109634:	f800283a 	ret

81109638 <_split_codec_status>:
 * *
 * @retval 1 : Sucesso
 *
 */
void _split_codec_status(int codec_status, int *started, int *connecting,
		int *running) {
81109638:	defffb04 	addi	sp,sp,-20
8110963c:	df000415 	stw	fp,16(sp)
81109640:	df000404 	addi	fp,sp,16
81109644:	e13ffc15 	stw	r4,-16(fp)
81109648:	e17ffd15 	stw	r5,-12(fp)
8110964c:	e1bffe15 	stw	r6,-8(fp)
81109650:	e1ffff15 	stw	r7,-4(fp)
	*started = (int) ((codec_status >> 6) & 1);
81109654:	e0bffc17 	ldw	r2,-16(fp)
81109658:	1005d1ba 	srai	r2,r2,6
8110965c:	10c0004c 	andi	r3,r2,1
81109660:	e0bffd17 	ldw	r2,-12(fp)
81109664:	10c00015 	stw	r3,0(r2)
	*connecting = (int) ((codec_status >> 5) & 1);
81109668:	e0bffc17 	ldw	r2,-16(fp)
8110966c:	1005d17a 	srai	r2,r2,5
81109670:	10c0004c 	andi	r3,r2,1
81109674:	e0bffe17 	ldw	r2,-8(fp)
81109678:	10c00015 	stw	r3,0(r2)
	*running = (int) ((codec_status >> 4) & 1);
8110967c:	e0bffc17 	ldw	r2,-16(fp)
81109680:	1005d13a 	srai	r2,r2,4
81109684:	10c0004c 	andi	r3,r2,1
81109688:	e0bfff17 	ldw	r2,-4(fp)
8110968c:	10c00015 	stw	r3,0(r2)
}
81109690:	0001883a 	nop
81109694:	e037883a 	mov	sp,fp
81109698:	df000017 	ldw	fp,0(sp)
8110969c:	dec00104 	addi	sp,sp,4
811096a0:	f800283a 	ret

811096a4 <__divsf3>:
811096a4:	defff504 	addi	sp,sp,-44
811096a8:	200cd5fa 	srli	r6,r4,23
811096ac:	dcc00415 	stw	r19,16(sp)
811096b0:	2026d7fa 	srli	r19,r4,31
811096b4:	00c02034 	movhi	r3,128
811096b8:	dd800715 	stw	r22,28(sp)
811096bc:	dd000515 	stw	r20,20(sp)
811096c0:	dc800315 	stw	r18,12(sp)
811096c4:	18ffffc4 	addi	r3,r3,-1
811096c8:	dfc00a15 	stw	ra,40(sp)
811096cc:	df000915 	stw	fp,36(sp)
811096d0:	ddc00815 	stw	r23,32(sp)
811096d4:	dd400615 	stw	r21,24(sp)
811096d8:	dc400215 	stw	r17,8(sp)
811096dc:	dc000115 	stw	r16,4(sp)
811096e0:	35003fcc 	andi	r20,r6,255
811096e4:	1924703a 	and	r18,r3,r4
811096e8:	9d803fcc 	andi	r22,r19,255
811096ec:	a0005226 	beq	r20,zero,81109838 <__divsf3+0x194>
811096f0:	00803fc4 	movi	r2,255
811096f4:	a0802e26 	beq	r20,r2,811097b0 <__divsf3+0x10c>
811096f8:	91002034 	orhi	r4,r18,128
811096fc:	202490fa 	slli	r18,r4,3
81109700:	a53fe044 	addi	r20,r20,-127
81109704:	0021883a 	mov	r16,zero
81109708:	002f883a 	mov	r23,zero
8110970c:	280cd5fa 	srli	r6,r5,23
81109710:	282ad7fa 	srli	r21,r5,31
81109714:	00c02034 	movhi	r3,128
81109718:	18ffffc4 	addi	r3,r3,-1
8110971c:	31803fcc 	andi	r6,r6,255
81109720:	1962703a 	and	r17,r3,r5
81109724:	af003fcc 	andi	fp,r21,255
81109728:	30004a26 	beq	r6,zero,81109854 <__divsf3+0x1b0>
8110972c:	00803fc4 	movi	r2,255
81109730:	30804526 	beq	r6,r2,81109848 <__divsf3+0x1a4>
81109734:	89402034 	orhi	r5,r17,128
81109738:	282290fa 	slli	r17,r5,3
8110973c:	31bfe044 	addi	r6,r6,-127
81109740:	000b883a 	mov	r5,zero
81109744:	2c20b03a 	or	r16,r5,r16
81109748:	802090ba 	slli	r16,r16,2
8110974c:	00a04474 	movhi	r2,33041
81109750:	10a5dc04 	addi	r2,r2,-26768
81109754:	80a1883a 	add	r16,r16,r2
81109758:	81000017 	ldw	r4,0(r16)
8110975c:	9d46f03a 	xor	r3,r19,r21
81109760:	180f883a 	mov	r7,r3
81109764:	18803fcc 	andi	r2,r3,255
81109768:	a18dc83a 	sub	r6,r20,r6
8110976c:	2000683a 	jmp	r4
81109770:	81109954 	ori	r4,r16,16997
81109774:	811097d8 	cmpnei	r4,r16,16991
81109778:	81109948 	cmpgei	r4,r16,16997
8110977c:	811097c4 	addi	r4,r16,16991
81109780:	81109948 	cmpgei	r4,r16,16997
81109784:	81109920 	cmpeqi	r4,r16,16996
81109788:	81109948 	cmpgei	r4,r16,16997
8110978c:	811097c4 	addi	r4,r16,16991
81109790:	811097d8 	cmpnei	r4,r16,16991
81109794:	811097d8 	cmpnei	r4,r16,16991
81109798:	81109920 	cmpeqi	r4,r16,16996
8110979c:	811097c4 	addi	r4,r16,16991
811097a0:	81109a34 	orhi	r4,r16,17000
811097a4:	81109a34 	orhi	r4,r16,17000
811097a8:	81109a34 	orhi	r4,r16,17000
811097ac:	811099e8 	cmpgeui	r4,r16,16999
811097b0:	9000581e 	bne	r18,zero,81109914 <__divsf3+0x270>
811097b4:	04000204 	movi	r16,8
811097b8:	05c00084 	movi	r23,2
811097bc:	003fd306 	br	8110970c <__reset+0xfb0e970c>
811097c0:	0023883a 	mov	r17,zero
811097c4:	e02d883a 	mov	r22,fp
811097c8:	282f883a 	mov	r23,r5
811097cc:	00800084 	movi	r2,2
811097d0:	b8808f1e 	bne	r23,r2,81109a10 <__divsf3+0x36c>
811097d4:	b005883a 	mov	r2,r22
811097d8:	11c0004c 	andi	r7,r2,1
811097dc:	013fffc4 	movi	r4,-1
811097e0:	000d883a 	mov	r6,zero
811097e4:	21003fcc 	andi	r4,r4,255
811097e8:	200895fa 	slli	r4,r4,23
811097ec:	38803fcc 	andi	r2,r7,255
811097f0:	00c02034 	movhi	r3,128
811097f4:	100497fa 	slli	r2,r2,31
811097f8:	18ffffc4 	addi	r3,r3,-1
811097fc:	30c6703a 	and	r3,r6,r3
81109800:	1906b03a 	or	r3,r3,r4
81109804:	1884b03a 	or	r2,r3,r2
81109808:	dfc00a17 	ldw	ra,40(sp)
8110980c:	df000917 	ldw	fp,36(sp)
81109810:	ddc00817 	ldw	r23,32(sp)
81109814:	dd800717 	ldw	r22,28(sp)
81109818:	dd400617 	ldw	r21,24(sp)
8110981c:	dd000517 	ldw	r20,20(sp)
81109820:	dcc00417 	ldw	r19,16(sp)
81109824:	dc800317 	ldw	r18,12(sp)
81109828:	dc400217 	ldw	r17,8(sp)
8110982c:	dc000117 	ldw	r16,4(sp)
81109830:	dec00b04 	addi	sp,sp,44
81109834:	f800283a 	ret
81109838:	90002b1e 	bne	r18,zero,811098e8 <__divsf3+0x244>
8110983c:	04000104 	movi	r16,4
81109840:	05c00044 	movi	r23,1
81109844:	003fb106 	br	8110970c <__reset+0xfb0e970c>
81109848:	8800251e 	bne	r17,zero,811098e0 <__divsf3+0x23c>
8110984c:	01400084 	movi	r5,2
81109850:	00000206 	br	8110985c <__divsf3+0x1b8>
81109854:	88001a1e 	bne	r17,zero,811098c0 <__divsf3+0x21c>
81109858:	01400044 	movi	r5,1
8110985c:	8160b03a 	or	r16,r16,r5
81109860:	802090ba 	slli	r16,r16,2
81109864:	00e04474 	movhi	r3,33041
81109868:	18e62004 	addi	r3,r3,-26496
8110986c:	80e1883a 	add	r16,r16,r3
81109870:	80c00017 	ldw	r3,0(r16)
81109874:	9d44f03a 	xor	r2,r19,r21
81109878:	a18dc83a 	sub	r6,r20,r6
8110987c:	1800683a 	jmp	r3
81109880:	811097d8 	cmpnei	r4,r16,16991
81109884:	811097d8 	cmpnei	r4,r16,16991
81109888:	81109a24 	muli	r4,r16,17000
8110988c:	811097c0 	call	8811097c <__reset+0x20f097c>
81109890:	81109a24 	muli	r4,r16,17000
81109894:	81109920 	cmpeqi	r4,r16,16996
81109898:	81109a24 	muli	r4,r16,17000
8110989c:	811097c0 	call	8811097c <__reset+0x20f097c>
811098a0:	811097d8 	cmpnei	r4,r16,16991
811098a4:	811097d8 	cmpnei	r4,r16,16991
811098a8:	81109920 	cmpeqi	r4,r16,16996
811098ac:	811097c0 	call	8811097c <__reset+0x20f097c>
811098b0:	81109a34 	orhi	r4,r16,17000
811098b4:	81109a34 	orhi	r4,r16,17000
811098b8:	81109a34 	orhi	r4,r16,17000
811098bc:	81109a4c 	andi	r4,r16,17001
811098c0:	8809883a 	mov	r4,r17
811098c4:	110aac40 	call	8110aac4 <__clzsi2>
811098c8:	10fffec4 	addi	r3,r2,-5
811098cc:	10801d84 	addi	r2,r2,118
811098d0:	88e2983a 	sll	r17,r17,r3
811098d4:	008dc83a 	sub	r6,zero,r2
811098d8:	000b883a 	mov	r5,zero
811098dc:	003f9906 	br	81109744 <__reset+0xfb0e9744>
811098e0:	014000c4 	movi	r5,3
811098e4:	003f9706 	br	81109744 <__reset+0xfb0e9744>
811098e8:	9009883a 	mov	r4,r18
811098ec:	d9400015 	stw	r5,0(sp)
811098f0:	110aac40 	call	8110aac4 <__clzsi2>
811098f4:	10fffec4 	addi	r3,r2,-5
811098f8:	11801d84 	addi	r6,r2,118
811098fc:	90e4983a 	sll	r18,r18,r3
81109900:	01a9c83a 	sub	r20,zero,r6
81109904:	0021883a 	mov	r16,zero
81109908:	002f883a 	mov	r23,zero
8110990c:	d9400017 	ldw	r5,0(sp)
81109910:	003f7e06 	br	8110970c <__reset+0xfb0e970c>
81109914:	04000304 	movi	r16,12
81109918:	05c000c4 	movi	r23,3
8110991c:	003f7b06 	br	8110970c <__reset+0xfb0e970c>
81109920:	01802034 	movhi	r6,128
81109924:	000f883a 	mov	r7,zero
81109928:	31bfffc4 	addi	r6,r6,-1
8110992c:	013fffc4 	movi	r4,-1
81109930:	003fac06 	br	811097e4 <__reset+0xfb0e97e4>
81109934:	01400044 	movi	r5,1
81109938:	2909c83a 	sub	r4,r5,r4
8110993c:	00c006c4 	movi	r3,27
81109940:	19004b0e 	bge	r3,r4,81109a70 <__divsf3+0x3cc>
81109944:	114e703a 	and	r7,r2,r5
81109948:	0009883a 	mov	r4,zero
8110994c:	000d883a 	mov	r6,zero
81109950:	003fa406 	br	811097e4 <__reset+0xfb0e97e4>
81109954:	9006917a 	slli	r3,r18,5
81109958:	8822917a 	slli	r17,r17,5
8110995c:	1c40372e 	bgeu	r3,r17,81109a3c <__divsf3+0x398>
81109960:	31bfffc4 	addi	r6,r6,-1
81109964:	010006c4 	movi	r4,27
81109968:	000b883a 	mov	r5,zero
8110996c:	180f883a 	mov	r7,r3
81109970:	294b883a 	add	r5,r5,r5
81109974:	18c7883a 	add	r3,r3,r3
81109978:	38000116 	blt	r7,zero,81109980 <__divsf3+0x2dc>
8110997c:	1c400236 	bltu	r3,r17,81109988 <__divsf3+0x2e4>
81109980:	1c47c83a 	sub	r3,r3,r17
81109984:	29400054 	ori	r5,r5,1
81109988:	213fffc4 	addi	r4,r4,-1
8110998c:	203ff71e 	bne	r4,zero,8110996c <__reset+0xfb0e996c>
81109990:	1806c03a 	cmpne	r3,r3,zero
81109994:	1962b03a 	or	r17,r3,r5
81109998:	31001fc4 	addi	r4,r6,127
8110999c:	013fe50e 	bge	zero,r4,81109934 <__reset+0xfb0e9934>
811099a0:	88c001cc 	andi	r3,r17,7
811099a4:	18000426 	beq	r3,zero,811099b8 <__divsf3+0x314>
811099a8:	88c003cc 	andi	r3,r17,15
811099ac:	01400104 	movi	r5,4
811099b0:	19400126 	beq	r3,r5,811099b8 <__divsf3+0x314>
811099b4:	8963883a 	add	r17,r17,r5
811099b8:	88c2002c 	andhi	r3,r17,2048
811099bc:	18000426 	beq	r3,zero,811099d0 <__divsf3+0x32c>
811099c0:	00fe0034 	movhi	r3,63488
811099c4:	18ffffc4 	addi	r3,r3,-1
811099c8:	31002004 	addi	r4,r6,128
811099cc:	88e2703a 	and	r17,r17,r3
811099d0:	00c03f84 	movi	r3,254
811099d4:	193f8016 	blt	r3,r4,811097d8 <__reset+0xfb0e97d8>
811099d8:	880c91ba 	slli	r6,r17,6
811099dc:	11c0004c 	andi	r7,r2,1
811099e0:	300cd27a 	srli	r6,r6,9
811099e4:	003f7f06 	br	811097e4 <__reset+0xfb0e97e4>
811099e8:	9080102c 	andhi	r2,r18,64
811099ec:	10000226 	beq	r2,zero,811099f8 <__divsf3+0x354>
811099f0:	8880102c 	andhi	r2,r17,64
811099f4:	10001826 	beq	r2,zero,81109a58 <__divsf3+0x3b4>
811099f8:	00802034 	movhi	r2,128
811099fc:	91801034 	orhi	r6,r18,64
81109a00:	10bfffc4 	addi	r2,r2,-1
81109a04:	980f883a 	mov	r7,r19
81109a08:	308c703a 	and	r6,r6,r2
81109a0c:	003fc706 	br	8110992c <__reset+0xfb0e992c>
81109a10:	008000c4 	movi	r2,3
81109a14:	b8802d26 	beq	r23,r2,81109acc <__divsf3+0x428>
81109a18:	00c00044 	movi	r3,1
81109a1c:	b005883a 	mov	r2,r22
81109a20:	b8ffdd1e 	bne	r23,r3,81109998 <__reset+0xfb0e9998>
81109a24:	11c0004c 	andi	r7,r2,1
81109a28:	0009883a 	mov	r4,zero
81109a2c:	000d883a 	mov	r6,zero
81109a30:	003f6c06 	br	811097e4 <__reset+0xfb0e97e4>
81109a34:	9023883a 	mov	r17,r18
81109a38:	003f6406 	br	811097cc <__reset+0xfb0e97cc>
81109a3c:	1c47c83a 	sub	r3,r3,r17
81109a40:	01000684 	movi	r4,26
81109a44:	01400044 	movi	r5,1
81109a48:	003fc806 	br	8110996c <__reset+0xfb0e996c>
81109a4c:	9080102c 	andhi	r2,r18,64
81109a50:	103fe926 	beq	r2,zero,811099f8 <__reset+0xfb0e99f8>
81109a54:	0023883a 	mov	r17,zero
81109a58:	00802034 	movhi	r2,128
81109a5c:	89801034 	orhi	r6,r17,64
81109a60:	10bfffc4 	addi	r2,r2,-1
81109a64:	a80f883a 	mov	r7,r21
81109a68:	308c703a 	and	r6,r6,r2
81109a6c:	003faf06 	br	8110992c <__reset+0xfb0e992c>
81109a70:	01c00804 	movi	r7,32
81109a74:	390fc83a 	sub	r7,r7,r4
81109a78:	89ce983a 	sll	r7,r17,r7
81109a7c:	890ad83a 	srl	r5,r17,r4
81109a80:	380ec03a 	cmpne	r7,r7,zero
81109a84:	29cab03a 	or	r5,r5,r7
81109a88:	28c001cc 	andi	r3,r5,7
81109a8c:	18000426 	beq	r3,zero,81109aa0 <__divsf3+0x3fc>
81109a90:	28c003cc 	andi	r3,r5,15
81109a94:	01000104 	movi	r4,4
81109a98:	19000126 	beq	r3,r4,81109aa0 <__divsf3+0x3fc>
81109a9c:	290b883a 	add	r5,r5,r4
81109aa0:	28c1002c 	andhi	r3,r5,1024
81109aa4:	18000426 	beq	r3,zero,81109ab8 <__divsf3+0x414>
81109aa8:	11c0004c 	andi	r7,r2,1
81109aac:	01000044 	movi	r4,1
81109ab0:	000d883a 	mov	r6,zero
81109ab4:	003f4b06 	br	811097e4 <__reset+0xfb0e97e4>
81109ab8:	280a91ba 	slli	r5,r5,6
81109abc:	11c0004c 	andi	r7,r2,1
81109ac0:	0009883a 	mov	r4,zero
81109ac4:	280cd27a 	srli	r6,r5,9
81109ac8:	003f4606 	br	811097e4 <__reset+0xfb0e97e4>
81109acc:	00802034 	movhi	r2,128
81109ad0:	89801034 	orhi	r6,r17,64
81109ad4:	10bfffc4 	addi	r2,r2,-1
81109ad8:	b00f883a 	mov	r7,r22
81109adc:	308c703a 	and	r6,r6,r2
81109ae0:	003f9206 	br	8110992c <__reset+0xfb0e992c>

81109ae4 <__mulsf3>:
81109ae4:	defff504 	addi	sp,sp,-44
81109ae8:	dc000115 	stw	r16,4(sp)
81109aec:	2020d5fa 	srli	r16,r4,23
81109af0:	dd400615 	stw	r21,24(sp)
81109af4:	202ad7fa 	srli	r21,r4,31
81109af8:	dc800315 	stw	r18,12(sp)
81109afc:	04802034 	movhi	r18,128
81109b00:	df000915 	stw	fp,36(sp)
81109b04:	dd000515 	stw	r20,20(sp)
81109b08:	94bfffc4 	addi	r18,r18,-1
81109b0c:	dfc00a15 	stw	ra,40(sp)
81109b10:	ddc00815 	stw	r23,32(sp)
81109b14:	dd800715 	stw	r22,28(sp)
81109b18:	dcc00415 	stw	r19,16(sp)
81109b1c:	dc400215 	stw	r17,8(sp)
81109b20:	84003fcc 	andi	r16,r16,255
81109b24:	9124703a 	and	r18,r18,r4
81109b28:	a829883a 	mov	r20,r21
81109b2c:	af003fcc 	andi	fp,r21,255
81109b30:	80005426 	beq	r16,zero,81109c84 <__mulsf3+0x1a0>
81109b34:	00803fc4 	movi	r2,255
81109b38:	80802f26 	beq	r16,r2,81109bf8 <__mulsf3+0x114>
81109b3c:	91002034 	orhi	r4,r18,128
81109b40:	202490fa 	slli	r18,r4,3
81109b44:	843fe044 	addi	r16,r16,-127
81109b48:	0023883a 	mov	r17,zero
81109b4c:	002f883a 	mov	r23,zero
81109b50:	2804d5fa 	srli	r2,r5,23
81109b54:	282cd7fa 	srli	r22,r5,31
81109b58:	01002034 	movhi	r4,128
81109b5c:	213fffc4 	addi	r4,r4,-1
81109b60:	10803fcc 	andi	r2,r2,255
81109b64:	2166703a 	and	r19,r4,r5
81109b68:	b1803fcc 	andi	r6,r22,255
81109b6c:	10004c26 	beq	r2,zero,81109ca0 <__mulsf3+0x1bc>
81109b70:	00c03fc4 	movi	r3,255
81109b74:	10c04726 	beq	r2,r3,81109c94 <__mulsf3+0x1b0>
81109b78:	99002034 	orhi	r4,r19,128
81109b7c:	202690fa 	slli	r19,r4,3
81109b80:	10bfe044 	addi	r2,r2,-127
81109b84:	0007883a 	mov	r3,zero
81109b88:	80a1883a 	add	r16,r16,r2
81109b8c:	010003c4 	movi	r4,15
81109b90:	1c44b03a 	or	r2,r3,r17
81109b94:	b56af03a 	xor	r21,r22,r21
81109b98:	81c00044 	addi	r7,r16,1
81109b9c:	20806b36 	bltu	r4,r2,81109d4c <__mulsf3+0x268>
81109ba0:	100490ba 	slli	r2,r2,2
81109ba4:	01204474 	movhi	r4,33041
81109ba8:	2126ee04 	addi	r4,r4,-25672
81109bac:	1105883a 	add	r2,r2,r4
81109bb0:	10800017 	ldw	r2,0(r2)
81109bb4:	1000683a 	jmp	r2
81109bb8:	81109d4c 	andi	r4,r16,17013
81109bbc:	81109c0c 	andi	r4,r16,17008
81109bc0:	81109c0c 	andi	r4,r16,17008
81109bc4:	81109c08 	cmpgei	r4,r16,17008
81109bc8:	81109d30 	cmpltui	r4,r16,17012
81109bcc:	81109d30 	cmpltui	r4,r16,17012
81109bd0:	81109d1c 	xori	r4,r16,17012
81109bd4:	81109c08 	cmpgei	r4,r16,17008
81109bd8:	81109d30 	cmpltui	r4,r16,17012
81109bdc:	81109d1c 	xori	r4,r16,17012
81109be0:	81109d30 	cmpltui	r4,r16,17012
81109be4:	81109c08 	cmpgei	r4,r16,17008
81109be8:	81109d3c 	xorhi	r4,r16,17012
81109bec:	81109d3c 	xorhi	r4,r16,17012
81109bf0:	81109d3c 	xorhi	r4,r16,17012
81109bf4:	81109e18 	cmpnei	r4,r16,17016
81109bf8:	90003b1e 	bne	r18,zero,81109ce8 <__mulsf3+0x204>
81109bfc:	04400204 	movi	r17,8
81109c00:	05c00084 	movi	r23,2
81109c04:	003fd206 	br	81109b50 <__reset+0xfb0e9b50>
81109c08:	302b883a 	mov	r21,r6
81109c0c:	00800084 	movi	r2,2
81109c10:	18802626 	beq	r3,r2,81109cac <__mulsf3+0x1c8>
81109c14:	008000c4 	movi	r2,3
81109c18:	1880ab26 	beq	r3,r2,81109ec8 <__mulsf3+0x3e4>
81109c1c:	00800044 	movi	r2,1
81109c20:	1880a21e 	bne	r3,r2,81109eac <__mulsf3+0x3c8>
81109c24:	a829883a 	mov	r20,r21
81109c28:	0007883a 	mov	r3,zero
81109c2c:	0009883a 	mov	r4,zero
81109c30:	18803fcc 	andi	r2,r3,255
81109c34:	100695fa 	slli	r3,r2,23
81109c38:	a0803fcc 	andi	r2,r20,255
81109c3c:	100a97fa 	slli	r5,r2,31
81109c40:	00802034 	movhi	r2,128
81109c44:	10bfffc4 	addi	r2,r2,-1
81109c48:	2084703a 	and	r2,r4,r2
81109c4c:	10c4b03a 	or	r2,r2,r3
81109c50:	1144b03a 	or	r2,r2,r5
81109c54:	dfc00a17 	ldw	ra,40(sp)
81109c58:	df000917 	ldw	fp,36(sp)
81109c5c:	ddc00817 	ldw	r23,32(sp)
81109c60:	dd800717 	ldw	r22,28(sp)
81109c64:	dd400617 	ldw	r21,24(sp)
81109c68:	dd000517 	ldw	r20,20(sp)
81109c6c:	dcc00417 	ldw	r19,16(sp)
81109c70:	dc800317 	ldw	r18,12(sp)
81109c74:	dc400217 	ldw	r17,8(sp)
81109c78:	dc000117 	ldw	r16,4(sp)
81109c7c:	dec00b04 	addi	sp,sp,44
81109c80:	f800283a 	ret
81109c84:	90000d1e 	bne	r18,zero,81109cbc <__mulsf3+0x1d8>
81109c88:	04400104 	movi	r17,4
81109c8c:	05c00044 	movi	r23,1
81109c90:	003faf06 	br	81109b50 <__reset+0xfb0e9b50>
81109c94:	9806c03a 	cmpne	r3,r19,zero
81109c98:	18c00084 	addi	r3,r3,2
81109c9c:	003fba06 	br	81109b88 <__reset+0xfb0e9b88>
81109ca0:	9800141e 	bne	r19,zero,81109cf4 <__mulsf3+0x210>
81109ca4:	00c00044 	movi	r3,1
81109ca8:	003fb706 	br	81109b88 <__reset+0xfb0e9b88>
81109cac:	a829883a 	mov	r20,r21
81109cb0:	00ffffc4 	movi	r3,-1
81109cb4:	0009883a 	mov	r4,zero
81109cb8:	003fdd06 	br	81109c30 <__reset+0xfb0e9c30>
81109cbc:	9009883a 	mov	r4,r18
81109cc0:	d9400015 	stw	r5,0(sp)
81109cc4:	110aac40 	call	8110aac4 <__clzsi2>
81109cc8:	10fffec4 	addi	r3,r2,-5
81109ccc:	10801d84 	addi	r2,r2,118
81109cd0:	90e4983a 	sll	r18,r18,r3
81109cd4:	00a1c83a 	sub	r16,zero,r2
81109cd8:	0023883a 	mov	r17,zero
81109cdc:	002f883a 	mov	r23,zero
81109ce0:	d9400017 	ldw	r5,0(sp)
81109ce4:	003f9a06 	br	81109b50 <__reset+0xfb0e9b50>
81109ce8:	04400304 	movi	r17,12
81109cec:	05c000c4 	movi	r23,3
81109cf0:	003f9706 	br	81109b50 <__reset+0xfb0e9b50>
81109cf4:	9809883a 	mov	r4,r19
81109cf8:	d9800015 	stw	r6,0(sp)
81109cfc:	110aac40 	call	8110aac4 <__clzsi2>
81109d00:	10fffec4 	addi	r3,r2,-5
81109d04:	10801d84 	addi	r2,r2,118
81109d08:	98e6983a 	sll	r19,r19,r3
81109d0c:	0085c83a 	sub	r2,zero,r2
81109d10:	0007883a 	mov	r3,zero
81109d14:	d9800017 	ldw	r6,0(sp)
81109d18:	003f9b06 	br	81109b88 <__reset+0xfb0e9b88>
81109d1c:	01002034 	movhi	r4,128
81109d20:	0029883a 	mov	r20,zero
81109d24:	213fffc4 	addi	r4,r4,-1
81109d28:	00ffffc4 	movi	r3,-1
81109d2c:	003fc006 	br	81109c30 <__reset+0xfb0e9c30>
81109d30:	9027883a 	mov	r19,r18
81109d34:	b807883a 	mov	r3,r23
81109d38:	003fb406 	br	81109c0c <__reset+0xfb0e9c0c>
81109d3c:	9027883a 	mov	r19,r18
81109d40:	e02b883a 	mov	r21,fp
81109d44:	b807883a 	mov	r3,r23
81109d48:	003fb006 	br	81109c0c <__reset+0xfb0e9c0c>
81109d4c:	9004d43a 	srli	r2,r18,16
81109d50:	9810d43a 	srli	r8,r19,16
81109d54:	94bfffcc 	andi	r18,r18,65535
81109d58:	993fffcc 	andi	r4,r19,65535
81109d5c:	910d383a 	mul	r6,r18,r4
81109d60:	20a7383a 	mul	r19,r4,r2
81109d64:	9225383a 	mul	r18,r18,r8
81109d68:	3006d43a 	srli	r3,r6,16
81109d6c:	1211383a 	mul	r8,r2,r8
81109d70:	94e5883a 	add	r18,r18,r19
81109d74:	1c87883a 	add	r3,r3,r18
81109d78:	1cc0022e 	bgeu	r3,r19,81109d84 <__mulsf3+0x2a0>
81109d7c:	00800074 	movhi	r2,1
81109d80:	4091883a 	add	r8,r8,r2
81109d84:	1804943a 	slli	r2,r3,16
81109d88:	31bfffcc 	andi	r6,r6,65535
81109d8c:	1806d43a 	srli	r3,r3,16
81109d90:	1185883a 	add	r2,r2,r6
81109d94:	102691ba 	slli	r19,r2,6
81109d98:	1a07883a 	add	r3,r3,r8
81109d9c:	1004d6ba 	srli	r2,r2,26
81109da0:	180891ba 	slli	r4,r3,6
81109da4:	9826c03a 	cmpne	r19,r19,zero
81109da8:	9884b03a 	or	r2,r19,r2
81109dac:	1126b03a 	or	r19,r2,r4
81109db0:	9882002c 	andhi	r2,r19,2048
81109db4:	10000426 	beq	r2,zero,81109dc8 <__mulsf3+0x2e4>
81109db8:	9804d07a 	srli	r2,r19,1
81109dbc:	9900004c 	andi	r4,r19,1
81109dc0:	3821883a 	mov	r16,r7
81109dc4:	1126b03a 	or	r19,r2,r4
81109dc8:	80c01fc4 	addi	r3,r16,127
81109dcc:	00c0210e 	bge	zero,r3,81109e54 <__mulsf3+0x370>
81109dd0:	988001cc 	andi	r2,r19,7
81109dd4:	10000426 	beq	r2,zero,81109de8 <__mulsf3+0x304>
81109dd8:	988003cc 	andi	r2,r19,15
81109ddc:	01000104 	movi	r4,4
81109de0:	11000126 	beq	r2,r4,81109de8 <__mulsf3+0x304>
81109de4:	9927883a 	add	r19,r19,r4
81109de8:	9882002c 	andhi	r2,r19,2048
81109dec:	10000426 	beq	r2,zero,81109e00 <__mulsf3+0x31c>
81109df0:	00be0034 	movhi	r2,63488
81109df4:	10bfffc4 	addi	r2,r2,-1
81109df8:	80c02004 	addi	r3,r16,128
81109dfc:	98a6703a 	and	r19,r19,r2
81109e00:	00803f84 	movi	r2,254
81109e04:	10ffa916 	blt	r2,r3,81109cac <__reset+0xfb0e9cac>
81109e08:	980891ba 	slli	r4,r19,6
81109e0c:	a829883a 	mov	r20,r21
81109e10:	2008d27a 	srli	r4,r4,9
81109e14:	003f8606 	br	81109c30 <__reset+0xfb0e9c30>
81109e18:	9080102c 	andhi	r2,r18,64
81109e1c:	10000826 	beq	r2,zero,81109e40 <__mulsf3+0x35c>
81109e20:	9880102c 	andhi	r2,r19,64
81109e24:	1000061e 	bne	r2,zero,81109e40 <__mulsf3+0x35c>
81109e28:	00802034 	movhi	r2,128
81109e2c:	99001034 	orhi	r4,r19,64
81109e30:	10bfffc4 	addi	r2,r2,-1
81109e34:	b029883a 	mov	r20,r22
81109e38:	2088703a 	and	r4,r4,r2
81109e3c:	003fba06 	br	81109d28 <__reset+0xfb0e9d28>
81109e40:	00802034 	movhi	r2,128
81109e44:	91001034 	orhi	r4,r18,64
81109e48:	10bfffc4 	addi	r2,r2,-1
81109e4c:	2088703a 	and	r4,r4,r2
81109e50:	003fb506 	br	81109d28 <__reset+0xfb0e9d28>
81109e54:	00800044 	movi	r2,1
81109e58:	10c7c83a 	sub	r3,r2,r3
81109e5c:	008006c4 	movi	r2,27
81109e60:	10ff7016 	blt	r2,r3,81109c24 <__reset+0xfb0e9c24>
81109e64:	00800804 	movi	r2,32
81109e68:	10c5c83a 	sub	r2,r2,r3
81109e6c:	9884983a 	sll	r2,r19,r2
81109e70:	98c6d83a 	srl	r3,r19,r3
81109e74:	1004c03a 	cmpne	r2,r2,zero
81109e78:	1884b03a 	or	r2,r3,r2
81109e7c:	10c001cc 	andi	r3,r2,7
81109e80:	18000426 	beq	r3,zero,81109e94 <__mulsf3+0x3b0>
81109e84:	10c003cc 	andi	r3,r2,15
81109e88:	01000104 	movi	r4,4
81109e8c:	19000126 	beq	r3,r4,81109e94 <__mulsf3+0x3b0>
81109e90:	1105883a 	add	r2,r2,r4
81109e94:	10c1002c 	andhi	r3,r2,1024
81109e98:	18000626 	beq	r3,zero,81109eb4 <__mulsf3+0x3d0>
81109e9c:	a829883a 	mov	r20,r21
81109ea0:	00c00044 	movi	r3,1
81109ea4:	0009883a 	mov	r4,zero
81109ea8:	003f6106 	br	81109c30 <__reset+0xfb0e9c30>
81109eac:	3821883a 	mov	r16,r7
81109eb0:	003fc506 	br	81109dc8 <__reset+0xfb0e9dc8>
81109eb4:	100491ba 	slli	r2,r2,6
81109eb8:	a829883a 	mov	r20,r21
81109ebc:	0007883a 	mov	r3,zero
81109ec0:	1008d27a 	srli	r4,r2,9
81109ec4:	003f5a06 	br	81109c30 <__reset+0xfb0e9c30>
81109ec8:	00802034 	movhi	r2,128
81109ecc:	99001034 	orhi	r4,r19,64
81109ed0:	10bfffc4 	addi	r2,r2,-1
81109ed4:	a829883a 	mov	r20,r21
81109ed8:	2088703a 	and	r4,r4,r2
81109edc:	003f9206 	br	81109d28 <__reset+0xfb0e9d28>

81109ee0 <__floatsisf>:
81109ee0:	defffd04 	addi	sp,sp,-12
81109ee4:	dfc00215 	stw	ra,8(sp)
81109ee8:	dc400115 	stw	r17,4(sp)
81109eec:	dc000015 	stw	r16,0(sp)
81109ef0:	20003526 	beq	r4,zero,81109fc8 <__floatsisf+0xe8>
81109ef4:	2021883a 	mov	r16,r4
81109ef8:	2022d7fa 	srli	r17,r4,31
81109efc:	20003616 	blt	r4,zero,81109fd8 <__floatsisf+0xf8>
81109f00:	8009883a 	mov	r4,r16
81109f04:	110aac40 	call	8110aac4 <__clzsi2>
81109f08:	00c02784 	movi	r3,158
81109f0c:	1887c83a 	sub	r3,r3,r2
81109f10:	01002584 	movi	r4,150
81109f14:	20c01416 	blt	r4,r3,81109f68 <__floatsisf+0x88>
81109f18:	20c9c83a 	sub	r4,r4,r3
81109f1c:	8120983a 	sll	r16,r16,r4
81109f20:	00802034 	movhi	r2,128
81109f24:	10bfffc4 	addi	r2,r2,-1
81109f28:	8809883a 	mov	r4,r17
81109f2c:	80a0703a 	and	r16,r16,r2
81109f30:	18803fcc 	andi	r2,r3,255
81109f34:	100695fa 	slli	r3,r2,23
81109f38:	20803fcc 	andi	r2,r4,255
81109f3c:	100897fa 	slli	r4,r2,31
81109f40:	00802034 	movhi	r2,128
81109f44:	10bfffc4 	addi	r2,r2,-1
81109f48:	8084703a 	and	r2,r16,r2
81109f4c:	10c4b03a 	or	r2,r2,r3
81109f50:	1104b03a 	or	r2,r2,r4
81109f54:	dfc00217 	ldw	ra,8(sp)
81109f58:	dc400117 	ldw	r17,4(sp)
81109f5c:	dc000017 	ldw	r16,0(sp)
81109f60:	dec00304 	addi	sp,sp,12
81109f64:	f800283a 	ret
81109f68:	01002644 	movi	r4,153
81109f6c:	20c01c16 	blt	r4,r3,81109fe0 <__floatsisf+0x100>
81109f70:	20c9c83a 	sub	r4,r4,r3
81109f74:	8120983a 	sll	r16,r16,r4
81109f78:	013f0034 	movhi	r4,64512
81109f7c:	213fffc4 	addi	r4,r4,-1
81109f80:	814001cc 	andi	r5,r16,7
81109f84:	8108703a 	and	r4,r16,r4
81109f88:	28000426 	beq	r5,zero,81109f9c <__floatsisf+0xbc>
81109f8c:	840003cc 	andi	r16,r16,15
81109f90:	01400104 	movi	r5,4
81109f94:	81400126 	beq	r16,r5,81109f9c <__floatsisf+0xbc>
81109f98:	2149883a 	add	r4,r4,r5
81109f9c:	2141002c 	andhi	r5,r4,1024
81109fa0:	28000526 	beq	r5,zero,81109fb8 <__floatsisf+0xd8>
81109fa4:	00c027c4 	movi	r3,159
81109fa8:	1887c83a 	sub	r3,r3,r2
81109fac:	00bf0034 	movhi	r2,64512
81109fb0:	10bfffc4 	addi	r2,r2,-1
81109fb4:	2088703a 	and	r4,r4,r2
81109fb8:	202091ba 	slli	r16,r4,6
81109fbc:	8809883a 	mov	r4,r17
81109fc0:	8020d27a 	srli	r16,r16,9
81109fc4:	003fda06 	br	81109f30 <__reset+0xfb0e9f30>
81109fc8:	0009883a 	mov	r4,zero
81109fcc:	0007883a 	mov	r3,zero
81109fd0:	0021883a 	mov	r16,zero
81109fd4:	003fd606 	br	81109f30 <__reset+0xfb0e9f30>
81109fd8:	0121c83a 	sub	r16,zero,r4
81109fdc:	003fc806 	br	81109f00 <__reset+0xfb0e9f00>
81109fe0:	01002e44 	movi	r4,185
81109fe4:	20c9c83a 	sub	r4,r4,r3
81109fe8:	01400144 	movi	r5,5
81109fec:	8108983a 	sll	r4,r16,r4
81109ff0:	288bc83a 	sub	r5,r5,r2
81109ff4:	8160d83a 	srl	r16,r16,r5
81109ff8:	2008c03a 	cmpne	r4,r4,zero
81109ffc:	8120b03a 	or	r16,r16,r4
8110a000:	003fdd06 	br	81109f78 <__reset+0xfb0e9f78>

8110a004 <__floatunsisf>:
8110a004:	defffe04 	addi	sp,sp,-8
8110a008:	dfc00115 	stw	ra,4(sp)
8110a00c:	dc000015 	stw	r16,0(sp)
8110a010:	20002c26 	beq	r4,zero,8110a0c4 <__floatunsisf+0xc0>
8110a014:	2021883a 	mov	r16,r4
8110a018:	110aac40 	call	8110aac4 <__clzsi2>
8110a01c:	00c02784 	movi	r3,158
8110a020:	1887c83a 	sub	r3,r3,r2
8110a024:	01002584 	movi	r4,150
8110a028:	20c00f16 	blt	r4,r3,8110a068 <__floatunsisf+0x64>
8110a02c:	20c9c83a 	sub	r4,r4,r3
8110a030:	8108983a 	sll	r4,r16,r4
8110a034:	00802034 	movhi	r2,128
8110a038:	10bfffc4 	addi	r2,r2,-1
8110a03c:	2088703a 	and	r4,r4,r2
8110a040:	18803fcc 	andi	r2,r3,255
8110a044:	100695fa 	slli	r3,r2,23
8110a048:	00802034 	movhi	r2,128
8110a04c:	10bfffc4 	addi	r2,r2,-1
8110a050:	2084703a 	and	r2,r4,r2
8110a054:	10c4b03a 	or	r2,r2,r3
8110a058:	dfc00117 	ldw	ra,4(sp)
8110a05c:	dc000017 	ldw	r16,0(sp)
8110a060:	dec00204 	addi	sp,sp,8
8110a064:	f800283a 	ret
8110a068:	01002644 	movi	r4,153
8110a06c:	20c01816 	blt	r4,r3,8110a0d0 <__floatunsisf+0xcc>
8110a070:	20c9c83a 	sub	r4,r4,r3
8110a074:	8108983a 	sll	r4,r16,r4
8110a078:	017f0034 	movhi	r5,64512
8110a07c:	297fffc4 	addi	r5,r5,-1
8110a080:	218001cc 	andi	r6,r4,7
8110a084:	214a703a 	and	r5,r4,r5
8110a088:	30000426 	beq	r6,zero,8110a09c <__floatunsisf+0x98>
8110a08c:	210003cc 	andi	r4,r4,15
8110a090:	01800104 	movi	r6,4
8110a094:	21800126 	beq	r4,r6,8110a09c <__floatunsisf+0x98>
8110a098:	298b883a 	add	r5,r5,r6
8110a09c:	2901002c 	andhi	r4,r5,1024
8110a0a0:	20000526 	beq	r4,zero,8110a0b8 <__floatunsisf+0xb4>
8110a0a4:	00c027c4 	movi	r3,159
8110a0a8:	1887c83a 	sub	r3,r3,r2
8110a0ac:	00bf0034 	movhi	r2,64512
8110a0b0:	10bfffc4 	addi	r2,r2,-1
8110a0b4:	288a703a 	and	r5,r5,r2
8110a0b8:	280891ba 	slli	r4,r5,6
8110a0bc:	2008d27a 	srli	r4,r4,9
8110a0c0:	003fdf06 	br	8110a040 <__reset+0xfb0ea040>
8110a0c4:	0007883a 	mov	r3,zero
8110a0c8:	0009883a 	mov	r4,zero
8110a0cc:	003fdc06 	br	8110a040 <__reset+0xfb0ea040>
8110a0d0:	01402e44 	movi	r5,185
8110a0d4:	28cbc83a 	sub	r5,r5,r3
8110a0d8:	01000144 	movi	r4,5
8110a0dc:	2089c83a 	sub	r4,r4,r2
8110a0e0:	814a983a 	sll	r5,r16,r5
8110a0e4:	8108d83a 	srl	r4,r16,r4
8110a0e8:	2820c03a 	cmpne	r16,r5,zero
8110a0ec:	2408b03a 	or	r4,r4,r16
8110a0f0:	003fe106 	br	8110a078 <__reset+0xfb0ea078>

8110a0f4 <__muldf3>:
8110a0f4:	defff304 	addi	sp,sp,-52
8110a0f8:	2804d53a 	srli	r2,r5,20
8110a0fc:	dd800915 	stw	r22,36(sp)
8110a100:	282cd7fa 	srli	r22,r5,31
8110a104:	dc000315 	stw	r16,12(sp)
8110a108:	04000434 	movhi	r16,16
8110a10c:	dd400815 	stw	r21,32(sp)
8110a110:	dc800515 	stw	r18,20(sp)
8110a114:	843fffc4 	addi	r16,r16,-1
8110a118:	dfc00c15 	stw	ra,48(sp)
8110a11c:	df000b15 	stw	fp,44(sp)
8110a120:	ddc00a15 	stw	r23,40(sp)
8110a124:	dd000715 	stw	r20,28(sp)
8110a128:	dcc00615 	stw	r19,24(sp)
8110a12c:	dc400415 	stw	r17,16(sp)
8110a130:	1481ffcc 	andi	r18,r2,2047
8110a134:	2c20703a 	and	r16,r5,r16
8110a138:	b02b883a 	mov	r21,r22
8110a13c:	b2403fcc 	andi	r9,r22,255
8110a140:	90006026 	beq	r18,zero,8110a2c4 <__muldf3+0x1d0>
8110a144:	0081ffc4 	movi	r2,2047
8110a148:	2029883a 	mov	r20,r4
8110a14c:	90803626 	beq	r18,r2,8110a228 <__muldf3+0x134>
8110a150:	80800434 	orhi	r2,r16,16
8110a154:	100490fa 	slli	r2,r2,3
8110a158:	2020d77a 	srli	r16,r4,29
8110a15c:	202890fa 	slli	r20,r4,3
8110a160:	94bf0044 	addi	r18,r18,-1023
8110a164:	80a0b03a 	or	r16,r16,r2
8110a168:	0027883a 	mov	r19,zero
8110a16c:	0039883a 	mov	fp,zero
8110a170:	3804d53a 	srli	r2,r7,20
8110a174:	382ed7fa 	srli	r23,r7,31
8110a178:	04400434 	movhi	r17,16
8110a17c:	8c7fffc4 	addi	r17,r17,-1
8110a180:	1081ffcc 	andi	r2,r2,2047
8110a184:	3011883a 	mov	r8,r6
8110a188:	3c62703a 	and	r17,r7,r17
8110a18c:	ba803fcc 	andi	r10,r23,255
8110a190:	10006d26 	beq	r2,zero,8110a348 <__muldf3+0x254>
8110a194:	00c1ffc4 	movi	r3,2047
8110a198:	10c06526 	beq	r2,r3,8110a330 <__muldf3+0x23c>
8110a19c:	88c00434 	orhi	r3,r17,16
8110a1a0:	180690fa 	slli	r3,r3,3
8110a1a4:	3022d77a 	srli	r17,r6,29
8110a1a8:	301090fa 	slli	r8,r6,3
8110a1ac:	10bf0044 	addi	r2,r2,-1023
8110a1b0:	88e2b03a 	or	r17,r17,r3
8110a1b4:	000b883a 	mov	r5,zero
8110a1b8:	9085883a 	add	r2,r18,r2
8110a1bc:	2cc8b03a 	or	r4,r5,r19
8110a1c0:	00c003c4 	movi	r3,15
8110a1c4:	bdacf03a 	xor	r22,r23,r22
8110a1c8:	12c00044 	addi	r11,r2,1
8110a1cc:	19009936 	bltu	r3,r4,8110a434 <__muldf3+0x340>
8110a1d0:	200890ba 	slli	r4,r4,2
8110a1d4:	00e04474 	movhi	r3,33041
8110a1d8:	18e87a04 	addi	r3,r3,-24088
8110a1dc:	20c9883a 	add	r4,r4,r3
8110a1e0:	20c00017 	ldw	r3,0(r4)
8110a1e4:	1800683a 	jmp	r3
8110a1e8:	8110a434 	orhi	r4,r16,17040
8110a1ec:	8110a248 	cmpgei	r4,r16,17033
8110a1f0:	8110a248 	cmpgei	r4,r16,17033
8110a1f4:	8110a244 	addi	r4,r16,17033
8110a1f8:	8110a410 	cmplti	r4,r16,17040
8110a1fc:	8110a410 	cmplti	r4,r16,17040
8110a200:	8110a3f8 	rdprs	r4,r16,17039
8110a204:	8110a244 	addi	r4,r16,17033
8110a208:	8110a410 	cmplti	r4,r16,17040
8110a20c:	8110a3f8 	rdprs	r4,r16,17039
8110a210:	8110a410 	cmplti	r4,r16,17040
8110a214:	8110a244 	addi	r4,r16,17033
8110a218:	8110a420 	cmpeqi	r4,r16,17040
8110a21c:	8110a420 	cmpeqi	r4,r16,17040
8110a220:	8110a420 	cmpeqi	r4,r16,17040
8110a224:	8110a63c 	xorhi	r4,r16,17048
8110a228:	2404b03a 	or	r2,r4,r16
8110a22c:	10006f1e 	bne	r2,zero,8110a3ec <__muldf3+0x2f8>
8110a230:	04c00204 	movi	r19,8
8110a234:	0021883a 	mov	r16,zero
8110a238:	0029883a 	mov	r20,zero
8110a23c:	07000084 	movi	fp,2
8110a240:	003fcb06 	br	8110a170 <__reset+0xfb0ea170>
8110a244:	502d883a 	mov	r22,r10
8110a248:	00800084 	movi	r2,2
8110a24c:	28805726 	beq	r5,r2,8110a3ac <__muldf3+0x2b8>
8110a250:	008000c4 	movi	r2,3
8110a254:	28816626 	beq	r5,r2,8110a7f0 <__muldf3+0x6fc>
8110a258:	00800044 	movi	r2,1
8110a25c:	2881411e 	bne	r5,r2,8110a764 <__muldf3+0x670>
8110a260:	b02b883a 	mov	r21,r22
8110a264:	0005883a 	mov	r2,zero
8110a268:	000b883a 	mov	r5,zero
8110a26c:	0029883a 	mov	r20,zero
8110a270:	1004953a 	slli	r2,r2,20
8110a274:	a8c03fcc 	andi	r3,r21,255
8110a278:	04400434 	movhi	r17,16
8110a27c:	8c7fffc4 	addi	r17,r17,-1
8110a280:	180697fa 	slli	r3,r3,31
8110a284:	2c4a703a 	and	r5,r5,r17
8110a288:	288ab03a 	or	r5,r5,r2
8110a28c:	28c6b03a 	or	r3,r5,r3
8110a290:	a005883a 	mov	r2,r20
8110a294:	dfc00c17 	ldw	ra,48(sp)
8110a298:	df000b17 	ldw	fp,44(sp)
8110a29c:	ddc00a17 	ldw	r23,40(sp)
8110a2a0:	dd800917 	ldw	r22,36(sp)
8110a2a4:	dd400817 	ldw	r21,32(sp)
8110a2a8:	dd000717 	ldw	r20,28(sp)
8110a2ac:	dcc00617 	ldw	r19,24(sp)
8110a2b0:	dc800517 	ldw	r18,20(sp)
8110a2b4:	dc400417 	ldw	r17,16(sp)
8110a2b8:	dc000317 	ldw	r16,12(sp)
8110a2bc:	dec00d04 	addi	sp,sp,52
8110a2c0:	f800283a 	ret
8110a2c4:	2404b03a 	or	r2,r4,r16
8110a2c8:	2027883a 	mov	r19,r4
8110a2cc:	10004226 	beq	r2,zero,8110a3d8 <__muldf3+0x2e4>
8110a2d0:	8000fc26 	beq	r16,zero,8110a6c4 <__muldf3+0x5d0>
8110a2d4:	8009883a 	mov	r4,r16
8110a2d8:	d9800215 	stw	r6,8(sp)
8110a2dc:	d9c00015 	stw	r7,0(sp)
8110a2e0:	da400115 	stw	r9,4(sp)
8110a2e4:	110aac40 	call	8110aac4 <__clzsi2>
8110a2e8:	d9800217 	ldw	r6,8(sp)
8110a2ec:	d9c00017 	ldw	r7,0(sp)
8110a2f0:	da400117 	ldw	r9,4(sp)
8110a2f4:	113ffd44 	addi	r4,r2,-11
8110a2f8:	00c00704 	movi	r3,28
8110a2fc:	1900ed16 	blt	r3,r4,8110a6b4 <__muldf3+0x5c0>
8110a300:	00c00744 	movi	r3,29
8110a304:	147ffe04 	addi	r17,r2,-8
8110a308:	1907c83a 	sub	r3,r3,r4
8110a30c:	8460983a 	sll	r16,r16,r17
8110a310:	98c6d83a 	srl	r3,r19,r3
8110a314:	9c68983a 	sll	r20,r19,r17
8110a318:	1c20b03a 	or	r16,r3,r16
8110a31c:	1080fcc4 	addi	r2,r2,1011
8110a320:	00a5c83a 	sub	r18,zero,r2
8110a324:	0027883a 	mov	r19,zero
8110a328:	0039883a 	mov	fp,zero
8110a32c:	003f9006 	br	8110a170 <__reset+0xfb0ea170>
8110a330:	3446b03a 	or	r3,r6,r17
8110a334:	1800261e 	bne	r3,zero,8110a3d0 <__muldf3+0x2dc>
8110a338:	0023883a 	mov	r17,zero
8110a33c:	0011883a 	mov	r8,zero
8110a340:	01400084 	movi	r5,2
8110a344:	003f9c06 	br	8110a1b8 <__reset+0xfb0ea1b8>
8110a348:	3446b03a 	or	r3,r6,r17
8110a34c:	18001c26 	beq	r3,zero,8110a3c0 <__muldf3+0x2cc>
8110a350:	8800ce26 	beq	r17,zero,8110a68c <__muldf3+0x598>
8110a354:	8809883a 	mov	r4,r17
8110a358:	d9800215 	stw	r6,8(sp)
8110a35c:	da400115 	stw	r9,4(sp)
8110a360:	da800015 	stw	r10,0(sp)
8110a364:	110aac40 	call	8110aac4 <__clzsi2>
8110a368:	d9800217 	ldw	r6,8(sp)
8110a36c:	da400117 	ldw	r9,4(sp)
8110a370:	da800017 	ldw	r10,0(sp)
8110a374:	113ffd44 	addi	r4,r2,-11
8110a378:	00c00704 	movi	r3,28
8110a37c:	1900bf16 	blt	r3,r4,8110a67c <__muldf3+0x588>
8110a380:	00c00744 	movi	r3,29
8110a384:	123ffe04 	addi	r8,r2,-8
8110a388:	1907c83a 	sub	r3,r3,r4
8110a38c:	8a22983a 	sll	r17,r17,r8
8110a390:	30c6d83a 	srl	r3,r6,r3
8110a394:	3210983a 	sll	r8,r6,r8
8110a398:	1c62b03a 	or	r17,r3,r17
8110a39c:	1080fcc4 	addi	r2,r2,1011
8110a3a0:	0085c83a 	sub	r2,zero,r2
8110a3a4:	000b883a 	mov	r5,zero
8110a3a8:	003f8306 	br	8110a1b8 <__reset+0xfb0ea1b8>
8110a3ac:	b02b883a 	mov	r21,r22
8110a3b0:	0081ffc4 	movi	r2,2047
8110a3b4:	000b883a 	mov	r5,zero
8110a3b8:	0029883a 	mov	r20,zero
8110a3bc:	003fac06 	br	8110a270 <__reset+0xfb0ea270>
8110a3c0:	0023883a 	mov	r17,zero
8110a3c4:	0011883a 	mov	r8,zero
8110a3c8:	01400044 	movi	r5,1
8110a3cc:	003f7a06 	br	8110a1b8 <__reset+0xfb0ea1b8>
8110a3d0:	014000c4 	movi	r5,3
8110a3d4:	003f7806 	br	8110a1b8 <__reset+0xfb0ea1b8>
8110a3d8:	04c00104 	movi	r19,4
8110a3dc:	0021883a 	mov	r16,zero
8110a3e0:	0029883a 	mov	r20,zero
8110a3e4:	07000044 	movi	fp,1
8110a3e8:	003f6106 	br	8110a170 <__reset+0xfb0ea170>
8110a3ec:	04c00304 	movi	r19,12
8110a3f0:	070000c4 	movi	fp,3
8110a3f4:	003f5e06 	br	8110a170 <__reset+0xfb0ea170>
8110a3f8:	01400434 	movhi	r5,16
8110a3fc:	002b883a 	mov	r21,zero
8110a400:	297fffc4 	addi	r5,r5,-1
8110a404:	053fffc4 	movi	r20,-1
8110a408:	0081ffc4 	movi	r2,2047
8110a40c:	003f9806 	br	8110a270 <__reset+0xfb0ea270>
8110a410:	8023883a 	mov	r17,r16
8110a414:	a011883a 	mov	r8,r20
8110a418:	e00b883a 	mov	r5,fp
8110a41c:	003f8a06 	br	8110a248 <__reset+0xfb0ea248>
8110a420:	8023883a 	mov	r17,r16
8110a424:	a011883a 	mov	r8,r20
8110a428:	482d883a 	mov	r22,r9
8110a42c:	e00b883a 	mov	r5,fp
8110a430:	003f8506 	br	8110a248 <__reset+0xfb0ea248>
8110a434:	a00ad43a 	srli	r5,r20,16
8110a438:	401ad43a 	srli	r13,r8,16
8110a43c:	a53fffcc 	andi	r20,r20,65535
8110a440:	423fffcc 	andi	r8,r8,65535
8110a444:	4519383a 	mul	r12,r8,r20
8110a448:	4147383a 	mul	r3,r8,r5
8110a44c:	6d09383a 	mul	r4,r13,r20
8110a450:	600cd43a 	srli	r6,r12,16
8110a454:	2b5d383a 	mul	r14,r5,r13
8110a458:	20c9883a 	add	r4,r4,r3
8110a45c:	310d883a 	add	r6,r6,r4
8110a460:	30c0022e 	bgeu	r6,r3,8110a46c <__muldf3+0x378>
8110a464:	00c00074 	movhi	r3,1
8110a468:	70dd883a 	add	r14,r14,r3
8110a46c:	8826d43a 	srli	r19,r17,16
8110a470:	8bffffcc 	andi	r15,r17,65535
8110a474:	7d23383a 	mul	r17,r15,r20
8110a478:	7949383a 	mul	r4,r15,r5
8110a47c:	9d29383a 	mul	r20,r19,r20
8110a480:	8814d43a 	srli	r10,r17,16
8110a484:	3012943a 	slli	r9,r6,16
8110a488:	a129883a 	add	r20,r20,r4
8110a48c:	633fffcc 	andi	r12,r12,65535
8110a490:	5515883a 	add	r10,r10,r20
8110a494:	3006d43a 	srli	r3,r6,16
8110a498:	4b13883a 	add	r9,r9,r12
8110a49c:	2ccb383a 	mul	r5,r5,r19
8110a4a0:	5100022e 	bgeu	r10,r4,8110a4ac <__muldf3+0x3b8>
8110a4a4:	01000074 	movhi	r4,1
8110a4a8:	290b883a 	add	r5,r5,r4
8110a4ac:	802ad43a 	srli	r21,r16,16
8110a4b0:	843fffcc 	andi	r16,r16,65535
8110a4b4:	440d383a 	mul	r6,r8,r16
8110a4b8:	4565383a 	mul	r18,r8,r21
8110a4bc:	8349383a 	mul	r4,r16,r13
8110a4c0:	500e943a 	slli	r7,r10,16
8110a4c4:	3010d43a 	srli	r8,r6,16
8110a4c8:	5028d43a 	srli	r20,r10,16
8110a4cc:	2489883a 	add	r4,r4,r18
8110a4d0:	8abfffcc 	andi	r10,r17,65535
8110a4d4:	3a95883a 	add	r10,r7,r10
8110a4d8:	4119883a 	add	r12,r8,r4
8110a4dc:	a169883a 	add	r20,r20,r5
8110a4e0:	1a87883a 	add	r3,r3,r10
8110a4e4:	6d5b383a 	mul	r13,r13,r21
8110a4e8:	6480022e 	bgeu	r12,r18,8110a4f4 <__muldf3+0x400>
8110a4ec:	01000074 	movhi	r4,1
8110a4f0:	691b883a 	add	r13,r13,r4
8110a4f4:	7c25383a 	mul	r18,r15,r16
8110a4f8:	7d4b383a 	mul	r5,r15,r21
8110a4fc:	84cf383a 	mul	r7,r16,r19
8110a500:	901ed43a 	srli	r15,r18,16
8110a504:	6008d43a 	srli	r4,r12,16
8110a508:	6010943a 	slli	r8,r12,16
8110a50c:	394f883a 	add	r7,r7,r5
8110a510:	333fffcc 	andi	r12,r6,65535
8110a514:	79df883a 	add	r15,r15,r7
8110a518:	235b883a 	add	r13,r4,r13
8110a51c:	9d63383a 	mul	r17,r19,r21
8110a520:	4309883a 	add	r4,r8,r12
8110a524:	7940022e 	bgeu	r15,r5,8110a530 <__muldf3+0x43c>
8110a528:	01400074 	movhi	r5,1
8110a52c:	8963883a 	add	r17,r17,r5
8110a530:	780a943a 	slli	r5,r15,16
8110a534:	91bfffcc 	andi	r6,r18,65535
8110a538:	70c7883a 	add	r3,r14,r3
8110a53c:	298d883a 	add	r6,r5,r6
8110a540:	1a8f803a 	cmpltu	r7,r3,r10
8110a544:	350b883a 	add	r5,r6,r20
8110a548:	20c7883a 	add	r3,r4,r3
8110a54c:	3955883a 	add	r10,r7,r5
8110a550:	1909803a 	cmpltu	r4,r3,r4
8110a554:	6a91883a 	add	r8,r13,r10
8110a558:	780cd43a 	srli	r6,r15,16
8110a55c:	2219883a 	add	r12,r4,r8
8110a560:	2d0b803a 	cmpltu	r5,r5,r20
8110a564:	51cf803a 	cmpltu	r7,r10,r7
8110a568:	29ceb03a 	or	r7,r5,r7
8110a56c:	4351803a 	cmpltu	r8,r8,r13
8110a570:	610b803a 	cmpltu	r5,r12,r4
8110a574:	4148b03a 	or	r4,r8,r5
8110a578:	398f883a 	add	r7,r7,r6
8110a57c:	3909883a 	add	r4,r7,r4
8110a580:	1810927a 	slli	r8,r3,9
8110a584:	2449883a 	add	r4,r4,r17
8110a588:	2008927a 	slli	r4,r4,9
8110a58c:	6022d5fa 	srli	r17,r12,23
8110a590:	1806d5fa 	srli	r3,r3,23
8110a594:	4252b03a 	or	r9,r8,r9
8110a598:	600a927a 	slli	r5,r12,9
8110a59c:	4810c03a 	cmpne	r8,r9,zero
8110a5a0:	2462b03a 	or	r17,r4,r17
8110a5a4:	40c6b03a 	or	r3,r8,r3
8110a5a8:	8900402c 	andhi	r4,r17,256
8110a5ac:	1950b03a 	or	r8,r3,r5
8110a5b0:	20000726 	beq	r4,zero,8110a5d0 <__muldf3+0x4dc>
8110a5b4:	4006d07a 	srli	r3,r8,1
8110a5b8:	880497fa 	slli	r2,r17,31
8110a5bc:	4200004c 	andi	r8,r8,1
8110a5c0:	8822d07a 	srli	r17,r17,1
8110a5c4:	1a10b03a 	or	r8,r3,r8
8110a5c8:	1210b03a 	or	r8,r2,r8
8110a5cc:	5805883a 	mov	r2,r11
8110a5d0:	1140ffc4 	addi	r5,r2,1023
8110a5d4:	0140440e 	bge	zero,r5,8110a6e8 <__muldf3+0x5f4>
8110a5d8:	40c001cc 	andi	r3,r8,7
8110a5dc:	18000726 	beq	r3,zero,8110a5fc <__muldf3+0x508>
8110a5e0:	40c003cc 	andi	r3,r8,15
8110a5e4:	01000104 	movi	r4,4
8110a5e8:	19000426 	beq	r3,r4,8110a5fc <__muldf3+0x508>
8110a5ec:	4107883a 	add	r3,r8,r4
8110a5f0:	1a11803a 	cmpltu	r8,r3,r8
8110a5f4:	8a23883a 	add	r17,r17,r8
8110a5f8:	1811883a 	mov	r8,r3
8110a5fc:	88c0402c 	andhi	r3,r17,256
8110a600:	18000426 	beq	r3,zero,8110a614 <__muldf3+0x520>
8110a604:	11410004 	addi	r5,r2,1024
8110a608:	00bfc034 	movhi	r2,65280
8110a60c:	10bfffc4 	addi	r2,r2,-1
8110a610:	88a2703a 	and	r17,r17,r2
8110a614:	0081ff84 	movi	r2,2046
8110a618:	117f6416 	blt	r2,r5,8110a3ac <__reset+0xfb0ea3ac>
8110a61c:	8828977a 	slli	r20,r17,29
8110a620:	4010d0fa 	srli	r8,r8,3
8110a624:	8822927a 	slli	r17,r17,9
8110a628:	2881ffcc 	andi	r2,r5,2047
8110a62c:	a228b03a 	or	r20,r20,r8
8110a630:	880ad33a 	srli	r5,r17,12
8110a634:	b02b883a 	mov	r21,r22
8110a638:	003f0d06 	br	8110a270 <__reset+0xfb0ea270>
8110a63c:	8080022c 	andhi	r2,r16,8
8110a640:	10000926 	beq	r2,zero,8110a668 <__muldf3+0x574>
8110a644:	8880022c 	andhi	r2,r17,8
8110a648:	1000071e 	bne	r2,zero,8110a668 <__muldf3+0x574>
8110a64c:	00800434 	movhi	r2,16
8110a650:	89400234 	orhi	r5,r17,8
8110a654:	10bfffc4 	addi	r2,r2,-1
8110a658:	b82b883a 	mov	r21,r23
8110a65c:	288a703a 	and	r5,r5,r2
8110a660:	4029883a 	mov	r20,r8
8110a664:	003f6806 	br	8110a408 <__reset+0xfb0ea408>
8110a668:	00800434 	movhi	r2,16
8110a66c:	81400234 	orhi	r5,r16,8
8110a670:	10bfffc4 	addi	r2,r2,-1
8110a674:	288a703a 	and	r5,r5,r2
8110a678:	003f6306 	br	8110a408 <__reset+0xfb0ea408>
8110a67c:	147ff604 	addi	r17,r2,-40
8110a680:	3462983a 	sll	r17,r6,r17
8110a684:	0011883a 	mov	r8,zero
8110a688:	003f4406 	br	8110a39c <__reset+0xfb0ea39c>
8110a68c:	3009883a 	mov	r4,r6
8110a690:	d9800215 	stw	r6,8(sp)
8110a694:	da400115 	stw	r9,4(sp)
8110a698:	da800015 	stw	r10,0(sp)
8110a69c:	110aac40 	call	8110aac4 <__clzsi2>
8110a6a0:	10800804 	addi	r2,r2,32
8110a6a4:	da800017 	ldw	r10,0(sp)
8110a6a8:	da400117 	ldw	r9,4(sp)
8110a6ac:	d9800217 	ldw	r6,8(sp)
8110a6b0:	003f3006 	br	8110a374 <__reset+0xfb0ea374>
8110a6b4:	143ff604 	addi	r16,r2,-40
8110a6b8:	9c20983a 	sll	r16,r19,r16
8110a6bc:	0029883a 	mov	r20,zero
8110a6c0:	003f1606 	br	8110a31c <__reset+0xfb0ea31c>
8110a6c4:	d9800215 	stw	r6,8(sp)
8110a6c8:	d9c00015 	stw	r7,0(sp)
8110a6cc:	da400115 	stw	r9,4(sp)
8110a6d0:	110aac40 	call	8110aac4 <__clzsi2>
8110a6d4:	10800804 	addi	r2,r2,32
8110a6d8:	da400117 	ldw	r9,4(sp)
8110a6dc:	d9c00017 	ldw	r7,0(sp)
8110a6e0:	d9800217 	ldw	r6,8(sp)
8110a6e4:	003f0306 	br	8110a2f4 <__reset+0xfb0ea2f4>
8110a6e8:	00c00044 	movi	r3,1
8110a6ec:	1947c83a 	sub	r3,r3,r5
8110a6f0:	00800e04 	movi	r2,56
8110a6f4:	10feda16 	blt	r2,r3,8110a260 <__reset+0xfb0ea260>
8110a6f8:	008007c4 	movi	r2,31
8110a6fc:	10c01b16 	blt	r2,r3,8110a76c <__muldf3+0x678>
8110a700:	00800804 	movi	r2,32
8110a704:	10c5c83a 	sub	r2,r2,r3
8110a708:	888a983a 	sll	r5,r17,r2
8110a70c:	40c8d83a 	srl	r4,r8,r3
8110a710:	4084983a 	sll	r2,r8,r2
8110a714:	88e2d83a 	srl	r17,r17,r3
8110a718:	2906b03a 	or	r3,r5,r4
8110a71c:	1004c03a 	cmpne	r2,r2,zero
8110a720:	1886b03a 	or	r3,r3,r2
8110a724:	188001cc 	andi	r2,r3,7
8110a728:	10000726 	beq	r2,zero,8110a748 <__muldf3+0x654>
8110a72c:	188003cc 	andi	r2,r3,15
8110a730:	01000104 	movi	r4,4
8110a734:	11000426 	beq	r2,r4,8110a748 <__muldf3+0x654>
8110a738:	1805883a 	mov	r2,r3
8110a73c:	10c00104 	addi	r3,r2,4
8110a740:	1885803a 	cmpltu	r2,r3,r2
8110a744:	88a3883a 	add	r17,r17,r2
8110a748:	8880202c 	andhi	r2,r17,128
8110a74c:	10001c26 	beq	r2,zero,8110a7c0 <__muldf3+0x6cc>
8110a750:	b02b883a 	mov	r21,r22
8110a754:	00800044 	movi	r2,1
8110a758:	000b883a 	mov	r5,zero
8110a75c:	0029883a 	mov	r20,zero
8110a760:	003ec306 	br	8110a270 <__reset+0xfb0ea270>
8110a764:	5805883a 	mov	r2,r11
8110a768:	003f9906 	br	8110a5d0 <__reset+0xfb0ea5d0>
8110a76c:	00bff844 	movi	r2,-31
8110a770:	1145c83a 	sub	r2,r2,r5
8110a774:	8888d83a 	srl	r4,r17,r2
8110a778:	00800804 	movi	r2,32
8110a77c:	18801a26 	beq	r3,r2,8110a7e8 <__muldf3+0x6f4>
8110a780:	00801004 	movi	r2,64
8110a784:	10c5c83a 	sub	r2,r2,r3
8110a788:	8884983a 	sll	r2,r17,r2
8110a78c:	1204b03a 	or	r2,r2,r8
8110a790:	1004c03a 	cmpne	r2,r2,zero
8110a794:	2084b03a 	or	r2,r4,r2
8110a798:	144001cc 	andi	r17,r2,7
8110a79c:	88000d1e 	bne	r17,zero,8110a7d4 <__muldf3+0x6e0>
8110a7a0:	000b883a 	mov	r5,zero
8110a7a4:	1028d0fa 	srli	r20,r2,3
8110a7a8:	b02b883a 	mov	r21,r22
8110a7ac:	0005883a 	mov	r2,zero
8110a7b0:	a468b03a 	or	r20,r20,r17
8110a7b4:	003eae06 	br	8110a270 <__reset+0xfb0ea270>
8110a7b8:	1007883a 	mov	r3,r2
8110a7bc:	0023883a 	mov	r17,zero
8110a7c0:	880a927a 	slli	r5,r17,9
8110a7c4:	1805883a 	mov	r2,r3
8110a7c8:	8822977a 	slli	r17,r17,29
8110a7cc:	280ad33a 	srli	r5,r5,12
8110a7d0:	003ff406 	br	8110a7a4 <__reset+0xfb0ea7a4>
8110a7d4:	10c003cc 	andi	r3,r2,15
8110a7d8:	01000104 	movi	r4,4
8110a7dc:	193ff626 	beq	r3,r4,8110a7b8 <__reset+0xfb0ea7b8>
8110a7e0:	0023883a 	mov	r17,zero
8110a7e4:	003fd506 	br	8110a73c <__reset+0xfb0ea73c>
8110a7e8:	0005883a 	mov	r2,zero
8110a7ec:	003fe706 	br	8110a78c <__reset+0xfb0ea78c>
8110a7f0:	00800434 	movhi	r2,16
8110a7f4:	89400234 	orhi	r5,r17,8
8110a7f8:	10bfffc4 	addi	r2,r2,-1
8110a7fc:	b02b883a 	mov	r21,r22
8110a800:	288a703a 	and	r5,r5,r2
8110a804:	4029883a 	mov	r20,r8
8110a808:	003eff06 	br	8110a408 <__reset+0xfb0ea408>

8110a80c <__extendsfdf2>:
8110a80c:	200ad5fa 	srli	r5,r4,23
8110a810:	defffd04 	addi	sp,sp,-12
8110a814:	dc400115 	stw	r17,4(sp)
8110a818:	29403fcc 	andi	r5,r5,255
8110a81c:	29800044 	addi	r6,r5,1
8110a820:	04402034 	movhi	r17,128
8110a824:	dc000015 	stw	r16,0(sp)
8110a828:	8c7fffc4 	addi	r17,r17,-1
8110a82c:	dfc00215 	stw	ra,8(sp)
8110a830:	31803fcc 	andi	r6,r6,255
8110a834:	00800044 	movi	r2,1
8110a838:	8922703a 	and	r17,r17,r4
8110a83c:	2020d7fa 	srli	r16,r4,31
8110a840:	1180110e 	bge	r2,r6,8110a888 <__extendsfdf2+0x7c>
8110a844:	880cd0fa 	srli	r6,r17,3
8110a848:	8822977a 	slli	r17,r17,29
8110a84c:	2940e004 	addi	r5,r5,896
8110a850:	2941ffcc 	andi	r5,r5,2047
8110a854:	2804953a 	slli	r2,r5,20
8110a858:	01400434 	movhi	r5,16
8110a85c:	800697fa 	slli	r3,r16,31
8110a860:	297fffc4 	addi	r5,r5,-1
8110a864:	314a703a 	and	r5,r6,r5
8110a868:	288ab03a 	or	r5,r5,r2
8110a86c:	28c6b03a 	or	r3,r5,r3
8110a870:	8805883a 	mov	r2,r17
8110a874:	dfc00217 	ldw	ra,8(sp)
8110a878:	dc400117 	ldw	r17,4(sp)
8110a87c:	dc000017 	ldw	r16,0(sp)
8110a880:	dec00304 	addi	sp,sp,12
8110a884:	f800283a 	ret
8110a888:	2800111e 	bne	r5,zero,8110a8d0 <__extendsfdf2+0xc4>
8110a88c:	88001c26 	beq	r17,zero,8110a900 <__extendsfdf2+0xf4>
8110a890:	8809883a 	mov	r4,r17
8110a894:	110aac40 	call	8110aac4 <__clzsi2>
8110a898:	00c00284 	movi	r3,10
8110a89c:	18801b16 	blt	r3,r2,8110a90c <__extendsfdf2+0x100>
8110a8a0:	018002c4 	movi	r6,11
8110a8a4:	308dc83a 	sub	r6,r6,r2
8110a8a8:	11000544 	addi	r4,r2,21
8110a8ac:	8986d83a 	srl	r3,r17,r6
8110a8b0:	8922983a 	sll	r17,r17,r4
8110a8b4:	0180e244 	movi	r6,905
8110a8b8:	01400434 	movhi	r5,16
8110a8bc:	3085c83a 	sub	r2,r6,r2
8110a8c0:	297fffc4 	addi	r5,r5,-1
8110a8c4:	194c703a 	and	r6,r3,r5
8110a8c8:	1141ffcc 	andi	r5,r2,2047
8110a8cc:	003fe006 	br	8110a850 <__reset+0xfb0ea850>
8110a8d0:	88000826 	beq	r17,zero,8110a8f4 <__extendsfdf2+0xe8>
8110a8d4:	880cd0fa 	srli	r6,r17,3
8110a8d8:	00800434 	movhi	r2,16
8110a8dc:	10bfffc4 	addi	r2,r2,-1
8110a8e0:	31800234 	orhi	r6,r6,8
8110a8e4:	8822977a 	slli	r17,r17,29
8110a8e8:	308c703a 	and	r6,r6,r2
8110a8ec:	0141ffc4 	movi	r5,2047
8110a8f0:	003fd706 	br	8110a850 <__reset+0xfb0ea850>
8110a8f4:	0141ffc4 	movi	r5,2047
8110a8f8:	000d883a 	mov	r6,zero
8110a8fc:	003fd406 	br	8110a850 <__reset+0xfb0ea850>
8110a900:	000b883a 	mov	r5,zero
8110a904:	000d883a 	mov	r6,zero
8110a908:	003fd106 	br	8110a850 <__reset+0xfb0ea850>
8110a90c:	11bffd44 	addi	r6,r2,-11
8110a910:	8986983a 	sll	r3,r17,r6
8110a914:	0023883a 	mov	r17,zero
8110a918:	003fe606 	br	8110a8b4 <__reset+0xfb0ea8b4>

8110a91c <__truncdfsf2>:
8110a91c:	2810d53a 	srli	r8,r5,20
8110a920:	01c00434 	movhi	r7,16
8110a924:	39ffffc4 	addi	r7,r7,-1
8110a928:	29ce703a 	and	r7,r5,r7
8110a92c:	4201ffcc 	andi	r8,r8,2047
8110a930:	380e90fa 	slli	r7,r7,3
8110a934:	200cd77a 	srli	r6,r4,29
8110a938:	42400044 	addi	r9,r8,1
8110a93c:	4a41ffcc 	andi	r9,r9,2047
8110a940:	00c00044 	movi	r3,1
8110a944:	280ad7fa 	srli	r5,r5,31
8110a948:	31ceb03a 	or	r7,r6,r7
8110a94c:	200490fa 	slli	r2,r4,3
8110a950:	1a40230e 	bge	r3,r9,8110a9e0 <__truncdfsf2+0xc4>
8110a954:	40ff2004 	addi	r3,r8,-896
8110a958:	01803f84 	movi	r6,254
8110a95c:	30c01516 	blt	r6,r3,8110a9b4 <__truncdfsf2+0x98>
8110a960:	00c0380e 	bge	zero,r3,8110aa44 <__truncdfsf2+0x128>
8110a964:	200c91ba 	slli	r6,r4,6
8110a968:	380e90fa 	slli	r7,r7,3
8110a96c:	1004d77a 	srli	r2,r2,29
8110a970:	300cc03a 	cmpne	r6,r6,zero
8110a974:	31ccb03a 	or	r6,r6,r7
8110a978:	308cb03a 	or	r6,r6,r2
8110a97c:	308001cc 	andi	r2,r6,7
8110a980:	10000426 	beq	r2,zero,8110a994 <__truncdfsf2+0x78>
8110a984:	308003cc 	andi	r2,r6,15
8110a988:	01000104 	movi	r4,4
8110a98c:	11000126 	beq	r2,r4,8110a994 <__truncdfsf2+0x78>
8110a990:	31800104 	addi	r6,r6,4
8110a994:	3081002c 	andhi	r2,r6,1024
8110a998:	10001626 	beq	r2,zero,8110a9f4 <__truncdfsf2+0xd8>
8110a99c:	18c00044 	addi	r3,r3,1
8110a9a0:	00803fc4 	movi	r2,255
8110a9a4:	18800326 	beq	r3,r2,8110a9b4 <__truncdfsf2+0x98>
8110a9a8:	300c91ba 	slli	r6,r6,6
8110a9ac:	300cd27a 	srli	r6,r6,9
8110a9b0:	00000206 	br	8110a9bc <__truncdfsf2+0xa0>
8110a9b4:	00ffffc4 	movi	r3,-1
8110a9b8:	000d883a 	mov	r6,zero
8110a9bc:	18c03fcc 	andi	r3,r3,255
8110a9c0:	180895fa 	slli	r4,r3,23
8110a9c4:	00c02034 	movhi	r3,128
8110a9c8:	280a97fa 	slli	r5,r5,31
8110a9cc:	18ffffc4 	addi	r3,r3,-1
8110a9d0:	30c6703a 	and	r3,r6,r3
8110a9d4:	1906b03a 	or	r3,r3,r4
8110a9d8:	1944b03a 	or	r2,r3,r5
8110a9dc:	f800283a 	ret
8110a9e0:	40000b1e 	bne	r8,zero,8110aa10 <__truncdfsf2+0xf4>
8110a9e4:	388cb03a 	or	r6,r7,r2
8110a9e8:	0007883a 	mov	r3,zero
8110a9ec:	30000426 	beq	r6,zero,8110aa00 <__truncdfsf2+0xe4>
8110a9f0:	01800144 	movi	r6,5
8110a9f4:	00803fc4 	movi	r2,255
8110a9f8:	300cd0fa 	srli	r6,r6,3
8110a9fc:	18800a26 	beq	r3,r2,8110aa28 <__truncdfsf2+0x10c>
8110aa00:	00802034 	movhi	r2,128
8110aa04:	10bfffc4 	addi	r2,r2,-1
8110aa08:	308c703a 	and	r6,r6,r2
8110aa0c:	003feb06 	br	8110a9bc <__reset+0xfb0ea9bc>
8110aa10:	3888b03a 	or	r4,r7,r2
8110aa14:	203fe726 	beq	r4,zero,8110a9b4 <__reset+0xfb0ea9b4>
8110aa18:	380c90fa 	slli	r6,r7,3
8110aa1c:	00c03fc4 	movi	r3,255
8110aa20:	31808034 	orhi	r6,r6,512
8110aa24:	003fd506 	br	8110a97c <__reset+0xfb0ea97c>
8110aa28:	303fe226 	beq	r6,zero,8110a9b4 <__reset+0xfb0ea9b4>
8110aa2c:	00802034 	movhi	r2,128
8110aa30:	31801034 	orhi	r6,r6,64
8110aa34:	10bfffc4 	addi	r2,r2,-1
8110aa38:	00ffffc4 	movi	r3,-1
8110aa3c:	308c703a 	and	r6,r6,r2
8110aa40:	003fde06 	br	8110a9bc <__reset+0xfb0ea9bc>
8110aa44:	013ffa44 	movi	r4,-23
8110aa48:	19000e16 	blt	r3,r4,8110aa84 <__truncdfsf2+0x168>
8110aa4c:	01000784 	movi	r4,30
8110aa50:	20c9c83a 	sub	r4,r4,r3
8110aa54:	018007c4 	movi	r6,31
8110aa58:	39c02034 	orhi	r7,r7,128
8110aa5c:	31000b16 	blt	r6,r4,8110aa8c <__truncdfsf2+0x170>
8110aa60:	423f2084 	addi	r8,r8,-894
8110aa64:	120c983a 	sll	r6,r2,r8
8110aa68:	3a0e983a 	sll	r7,r7,r8
8110aa6c:	1104d83a 	srl	r2,r2,r4
8110aa70:	300cc03a 	cmpne	r6,r6,zero
8110aa74:	31ceb03a 	or	r7,r6,r7
8110aa78:	388cb03a 	or	r6,r7,r2
8110aa7c:	0007883a 	mov	r3,zero
8110aa80:	003fbe06 	br	8110a97c <__reset+0xfb0ea97c>
8110aa84:	0007883a 	mov	r3,zero
8110aa88:	003fd906 	br	8110a9f0 <__reset+0xfb0ea9f0>
8110aa8c:	01bfff84 	movi	r6,-2
8110aa90:	30cdc83a 	sub	r6,r6,r3
8110aa94:	00c00804 	movi	r3,32
8110aa98:	398cd83a 	srl	r6,r7,r6
8110aa9c:	20c00726 	beq	r4,r3,8110aabc <__truncdfsf2+0x1a0>
8110aaa0:	423f2884 	addi	r8,r8,-862
8110aaa4:	3a0e983a 	sll	r7,r7,r8
8110aaa8:	3884b03a 	or	r2,r7,r2
8110aaac:	1004c03a 	cmpne	r2,r2,zero
8110aab0:	118cb03a 	or	r6,r2,r6
8110aab4:	0007883a 	mov	r3,zero
8110aab8:	003fb006 	br	8110a97c <__reset+0xfb0ea97c>
8110aabc:	000f883a 	mov	r7,zero
8110aac0:	003ff906 	br	8110aaa8 <__reset+0xfb0eaaa8>

8110aac4 <__clzsi2>:
8110aac4:	00bfffd4 	movui	r2,65535
8110aac8:	11000536 	bltu	r2,r4,8110aae0 <__clzsi2+0x1c>
8110aacc:	00803fc4 	movi	r2,255
8110aad0:	11000f36 	bltu	r2,r4,8110ab10 <__clzsi2+0x4c>
8110aad4:	00800804 	movi	r2,32
8110aad8:	0007883a 	mov	r3,zero
8110aadc:	00000506 	br	8110aaf4 <__clzsi2+0x30>
8110aae0:	00804034 	movhi	r2,256
8110aae4:	10bfffc4 	addi	r2,r2,-1
8110aae8:	11000c2e 	bgeu	r2,r4,8110ab1c <__clzsi2+0x58>
8110aaec:	00800204 	movi	r2,8
8110aaf0:	00c00604 	movi	r3,24
8110aaf4:	20c8d83a 	srl	r4,r4,r3
8110aaf8:	00e044b4 	movhi	r3,33042
8110aafc:	18f5cec4 	addi	r3,r3,-10437
8110ab00:	1909883a 	add	r4,r3,r4
8110ab04:	20c00003 	ldbu	r3,0(r4)
8110ab08:	10c5c83a 	sub	r2,r2,r3
8110ab0c:	f800283a 	ret
8110ab10:	00800604 	movi	r2,24
8110ab14:	00c00204 	movi	r3,8
8110ab18:	003ff606 	br	8110aaf4 <__reset+0xfb0eaaf4>
8110ab1c:	00800404 	movi	r2,16
8110ab20:	1007883a 	mov	r3,r2
8110ab24:	003ff306 	br	8110aaf4 <__reset+0xfb0eaaf4>

8110ab28 <_getc_r>:
8110ab28:	defffd04 	addi	sp,sp,-12
8110ab2c:	dc000115 	stw	r16,4(sp)
8110ab30:	dfc00215 	stw	ra,8(sp)
8110ab34:	2021883a 	mov	r16,r4
8110ab38:	20000226 	beq	r4,zero,8110ab44 <_getc_r+0x1c>
8110ab3c:	20800e17 	ldw	r2,56(r4)
8110ab40:	10000c26 	beq	r2,zero,8110ab74 <_getc_r+0x4c>
8110ab44:	28800117 	ldw	r2,4(r5)
8110ab48:	10bfffc4 	addi	r2,r2,-1
8110ab4c:	28800115 	stw	r2,4(r5)
8110ab50:	10000c16 	blt	r2,zero,8110ab84 <_getc_r+0x5c>
8110ab54:	28800017 	ldw	r2,0(r5)
8110ab58:	10c00044 	addi	r3,r2,1
8110ab5c:	28c00015 	stw	r3,0(r5)
8110ab60:	10800003 	ldbu	r2,0(r2)
8110ab64:	dfc00217 	ldw	ra,8(sp)
8110ab68:	dc000117 	ldw	r16,4(sp)
8110ab6c:	dec00304 	addi	sp,sp,12
8110ab70:	f800283a 	ret
8110ab74:	d9400015 	stw	r5,0(sp)
8110ab78:	110f28c0 	call	8110f28c <__sinit>
8110ab7c:	d9400017 	ldw	r5,0(sp)
8110ab80:	003ff006 	br	8110ab44 <__reset+0xfb0eab44>
8110ab84:	8009883a 	mov	r4,r16
8110ab88:	dfc00217 	ldw	ra,8(sp)
8110ab8c:	dc000117 	ldw	r16,4(sp)
8110ab90:	dec00304 	addi	sp,sp,12
8110ab94:	110aec81 	jmpi	8110aec8 <__srget_r>

8110ab98 <getc>:
8110ab98:	00a044b4 	movhi	r2,33042
8110ab9c:	defffd04 	addi	sp,sp,-12
8110aba0:	10be4904 	addi	r2,r2,-1756
8110aba4:	dc400115 	stw	r17,4(sp)
8110aba8:	14400017 	ldw	r17,0(r2)
8110abac:	dc000015 	stw	r16,0(sp)
8110abb0:	dfc00215 	stw	ra,8(sp)
8110abb4:	2021883a 	mov	r16,r4
8110abb8:	88000226 	beq	r17,zero,8110abc4 <getc+0x2c>
8110abbc:	88800e17 	ldw	r2,56(r17)
8110abc0:	10000d26 	beq	r2,zero,8110abf8 <getc+0x60>
8110abc4:	80800117 	ldw	r2,4(r16)
8110abc8:	10bfffc4 	addi	r2,r2,-1
8110abcc:	80800115 	stw	r2,4(r16)
8110abd0:	10000c16 	blt	r2,zero,8110ac04 <getc+0x6c>
8110abd4:	80800017 	ldw	r2,0(r16)
8110abd8:	10c00044 	addi	r3,r2,1
8110abdc:	80c00015 	stw	r3,0(r16)
8110abe0:	10800003 	ldbu	r2,0(r2)
8110abe4:	dfc00217 	ldw	ra,8(sp)
8110abe8:	dc400117 	ldw	r17,4(sp)
8110abec:	dc000017 	ldw	r16,0(sp)
8110abf0:	dec00304 	addi	sp,sp,12
8110abf4:	f800283a 	ret
8110abf8:	8809883a 	mov	r4,r17
8110abfc:	110f28c0 	call	8110f28c <__sinit>
8110ac00:	003ff006 	br	8110abc4 <__reset+0xfb0eabc4>
8110ac04:	800b883a 	mov	r5,r16
8110ac08:	8809883a 	mov	r4,r17
8110ac0c:	dfc00217 	ldw	ra,8(sp)
8110ac10:	dc400117 	ldw	r17,4(sp)
8110ac14:	dc000017 	ldw	r16,0(sp)
8110ac18:	dec00304 	addi	sp,sp,12
8110ac1c:	110aec81 	jmpi	8110aec8 <__srget_r>

8110ac20 <memcpy>:
8110ac20:	defffd04 	addi	sp,sp,-12
8110ac24:	dfc00215 	stw	ra,8(sp)
8110ac28:	dc400115 	stw	r17,4(sp)
8110ac2c:	dc000015 	stw	r16,0(sp)
8110ac30:	00c003c4 	movi	r3,15
8110ac34:	2005883a 	mov	r2,r4
8110ac38:	1980452e 	bgeu	r3,r6,8110ad50 <memcpy+0x130>
8110ac3c:	2906b03a 	or	r3,r5,r4
8110ac40:	18c000cc 	andi	r3,r3,3
8110ac44:	1800441e 	bne	r3,zero,8110ad58 <memcpy+0x138>
8110ac48:	347ffc04 	addi	r17,r6,-16
8110ac4c:	8822d13a 	srli	r17,r17,4
8110ac50:	28c00104 	addi	r3,r5,4
8110ac54:	23400104 	addi	r13,r4,4
8110ac58:	8820913a 	slli	r16,r17,4
8110ac5c:	2b000204 	addi	r12,r5,8
8110ac60:	22c00204 	addi	r11,r4,8
8110ac64:	84000504 	addi	r16,r16,20
8110ac68:	2a800304 	addi	r10,r5,12
8110ac6c:	22400304 	addi	r9,r4,12
8110ac70:	2c21883a 	add	r16,r5,r16
8110ac74:	2811883a 	mov	r8,r5
8110ac78:	200f883a 	mov	r7,r4
8110ac7c:	41000017 	ldw	r4,0(r8)
8110ac80:	1fc00017 	ldw	ra,0(r3)
8110ac84:	63c00017 	ldw	r15,0(r12)
8110ac88:	39000015 	stw	r4,0(r7)
8110ac8c:	53800017 	ldw	r14,0(r10)
8110ac90:	6fc00015 	stw	ra,0(r13)
8110ac94:	5bc00015 	stw	r15,0(r11)
8110ac98:	4b800015 	stw	r14,0(r9)
8110ac9c:	18c00404 	addi	r3,r3,16
8110aca0:	39c00404 	addi	r7,r7,16
8110aca4:	42000404 	addi	r8,r8,16
8110aca8:	6b400404 	addi	r13,r13,16
8110acac:	63000404 	addi	r12,r12,16
8110acb0:	5ac00404 	addi	r11,r11,16
8110acb4:	52800404 	addi	r10,r10,16
8110acb8:	4a400404 	addi	r9,r9,16
8110acbc:	1c3fef1e 	bne	r3,r16,8110ac7c <__reset+0xfb0eac7c>
8110acc0:	89c00044 	addi	r7,r17,1
8110acc4:	380e913a 	slli	r7,r7,4
8110acc8:	310003cc 	andi	r4,r6,15
8110accc:	02c000c4 	movi	r11,3
8110acd0:	11c7883a 	add	r3,r2,r7
8110acd4:	29cb883a 	add	r5,r5,r7
8110acd8:	5900212e 	bgeu	r11,r4,8110ad60 <memcpy+0x140>
8110acdc:	1813883a 	mov	r9,r3
8110ace0:	2811883a 	mov	r8,r5
8110ace4:	200f883a 	mov	r7,r4
8110ace8:	42800017 	ldw	r10,0(r8)
8110acec:	4a400104 	addi	r9,r9,4
8110acf0:	39ffff04 	addi	r7,r7,-4
8110acf4:	4abfff15 	stw	r10,-4(r9)
8110acf8:	42000104 	addi	r8,r8,4
8110acfc:	59fffa36 	bltu	r11,r7,8110ace8 <__reset+0xfb0eace8>
8110ad00:	213fff04 	addi	r4,r4,-4
8110ad04:	2008d0ba 	srli	r4,r4,2
8110ad08:	318000cc 	andi	r6,r6,3
8110ad0c:	21000044 	addi	r4,r4,1
8110ad10:	2109883a 	add	r4,r4,r4
8110ad14:	2109883a 	add	r4,r4,r4
8110ad18:	1907883a 	add	r3,r3,r4
8110ad1c:	290b883a 	add	r5,r5,r4
8110ad20:	30000626 	beq	r6,zero,8110ad3c <memcpy+0x11c>
8110ad24:	198d883a 	add	r6,r3,r6
8110ad28:	29c00003 	ldbu	r7,0(r5)
8110ad2c:	18c00044 	addi	r3,r3,1
8110ad30:	29400044 	addi	r5,r5,1
8110ad34:	19ffffc5 	stb	r7,-1(r3)
8110ad38:	19bffb1e 	bne	r3,r6,8110ad28 <__reset+0xfb0ead28>
8110ad3c:	dfc00217 	ldw	ra,8(sp)
8110ad40:	dc400117 	ldw	r17,4(sp)
8110ad44:	dc000017 	ldw	r16,0(sp)
8110ad48:	dec00304 	addi	sp,sp,12
8110ad4c:	f800283a 	ret
8110ad50:	2007883a 	mov	r3,r4
8110ad54:	003ff206 	br	8110ad20 <__reset+0xfb0ead20>
8110ad58:	2007883a 	mov	r3,r4
8110ad5c:	003ff106 	br	8110ad24 <__reset+0xfb0ead24>
8110ad60:	200d883a 	mov	r6,r4
8110ad64:	003fee06 	br	8110ad20 <__reset+0xfb0ead20>

8110ad68 <_printf_r>:
8110ad68:	defffd04 	addi	sp,sp,-12
8110ad6c:	2805883a 	mov	r2,r5
8110ad70:	dfc00015 	stw	ra,0(sp)
8110ad74:	d9800115 	stw	r6,4(sp)
8110ad78:	d9c00215 	stw	r7,8(sp)
8110ad7c:	21400217 	ldw	r5,8(r4)
8110ad80:	d9c00104 	addi	r7,sp,4
8110ad84:	100d883a 	mov	r6,r2
8110ad88:	110afe80 	call	8110afe8 <___vfprintf_internal_r>
8110ad8c:	dfc00017 	ldw	ra,0(sp)
8110ad90:	dec00304 	addi	sp,sp,12
8110ad94:	f800283a 	ret

8110ad98 <printf>:
8110ad98:	defffc04 	addi	sp,sp,-16
8110ad9c:	dfc00015 	stw	ra,0(sp)
8110ada0:	d9400115 	stw	r5,4(sp)
8110ada4:	d9800215 	stw	r6,8(sp)
8110ada8:	d9c00315 	stw	r7,12(sp)
8110adac:	00a044b4 	movhi	r2,33042
8110adb0:	10be4904 	addi	r2,r2,-1756
8110adb4:	10800017 	ldw	r2,0(r2)
8110adb8:	200b883a 	mov	r5,r4
8110adbc:	d9800104 	addi	r6,sp,4
8110adc0:	11000217 	ldw	r4,8(r2)
8110adc4:	110d1e00 	call	8110d1e0 <__vfprintf_internal>
8110adc8:	dfc00017 	ldw	ra,0(sp)
8110adcc:	dec00404 	addi	sp,sp,16
8110add0:	f800283a 	ret

8110add4 <_putchar_r>:
8110add4:	21800217 	ldw	r6,8(r4)
8110add8:	1111b5c1 	jmpi	81111b5c <_putc_r>

8110addc <putchar>:
8110addc:	00a044b4 	movhi	r2,33042
8110ade0:	10be4904 	addi	r2,r2,-1756
8110ade4:	200b883a 	mov	r5,r4
8110ade8:	11000017 	ldw	r4,0(r2)
8110adec:	21800217 	ldw	r6,8(r4)
8110adf0:	1111b5c1 	jmpi	81111b5c <_putc_r>

8110adf4 <_puts_r>:
8110adf4:	defff604 	addi	sp,sp,-40
8110adf8:	dc000715 	stw	r16,28(sp)
8110adfc:	2021883a 	mov	r16,r4
8110ae00:	2809883a 	mov	r4,r5
8110ae04:	dc400815 	stw	r17,32(sp)
8110ae08:	dfc00915 	stw	ra,36(sp)
8110ae0c:	2823883a 	mov	r17,r5
8110ae10:	110af500 	call	8110af50 <strlen>
8110ae14:	10c00044 	addi	r3,r2,1
8110ae18:	d8800115 	stw	r2,4(sp)
8110ae1c:	00a044b4 	movhi	r2,33042
8110ae20:	10b61004 	addi	r2,r2,-10176
8110ae24:	d8800215 	stw	r2,8(sp)
8110ae28:	00800044 	movi	r2,1
8110ae2c:	d8800315 	stw	r2,12(sp)
8110ae30:	00800084 	movi	r2,2
8110ae34:	dc400015 	stw	r17,0(sp)
8110ae38:	d8c00615 	stw	r3,24(sp)
8110ae3c:	dec00415 	stw	sp,16(sp)
8110ae40:	d8800515 	stw	r2,20(sp)
8110ae44:	80000226 	beq	r16,zero,8110ae50 <_puts_r+0x5c>
8110ae48:	80800e17 	ldw	r2,56(r16)
8110ae4c:	10001426 	beq	r2,zero,8110aea0 <_puts_r+0xac>
8110ae50:	81400217 	ldw	r5,8(r16)
8110ae54:	2880030b 	ldhu	r2,12(r5)
8110ae58:	10c8000c 	andi	r3,r2,8192
8110ae5c:	1800061e 	bne	r3,zero,8110ae78 <_puts_r+0x84>
8110ae60:	29001917 	ldw	r4,100(r5)
8110ae64:	00f7ffc4 	movi	r3,-8193
8110ae68:	10880014 	ori	r2,r2,8192
8110ae6c:	20c6703a 	and	r3,r4,r3
8110ae70:	2880030d 	sth	r2,12(r5)
8110ae74:	28c01915 	stw	r3,100(r5)
8110ae78:	d9800404 	addi	r6,sp,16
8110ae7c:	8009883a 	mov	r4,r16
8110ae80:	110f7100 	call	8110f710 <__sfvwrite_r>
8110ae84:	1000091e 	bne	r2,zero,8110aeac <_puts_r+0xb8>
8110ae88:	00800284 	movi	r2,10
8110ae8c:	dfc00917 	ldw	ra,36(sp)
8110ae90:	dc400817 	ldw	r17,32(sp)
8110ae94:	dc000717 	ldw	r16,28(sp)
8110ae98:	dec00a04 	addi	sp,sp,40
8110ae9c:	f800283a 	ret
8110aea0:	8009883a 	mov	r4,r16
8110aea4:	110f28c0 	call	8110f28c <__sinit>
8110aea8:	003fe906 	br	8110ae50 <__reset+0xfb0eae50>
8110aeac:	00bfffc4 	movi	r2,-1
8110aeb0:	003ff606 	br	8110ae8c <__reset+0xfb0eae8c>

8110aeb4 <puts>:
8110aeb4:	00a044b4 	movhi	r2,33042
8110aeb8:	10be4904 	addi	r2,r2,-1756
8110aebc:	200b883a 	mov	r5,r4
8110aec0:	11000017 	ldw	r4,0(r2)
8110aec4:	110adf41 	jmpi	8110adf4 <_puts_r>

8110aec8 <__srget_r>:
8110aec8:	defffd04 	addi	sp,sp,-12
8110aecc:	dc400115 	stw	r17,4(sp)
8110aed0:	dc000015 	stw	r16,0(sp)
8110aed4:	dfc00215 	stw	ra,8(sp)
8110aed8:	2023883a 	mov	r17,r4
8110aedc:	2821883a 	mov	r16,r5
8110aee0:	20000226 	beq	r4,zero,8110aeec <__srget_r+0x24>
8110aee4:	20800e17 	ldw	r2,56(r4)
8110aee8:	10001026 	beq	r2,zero,8110af2c <__srget_r+0x64>
8110aeec:	800b883a 	mov	r5,r16
8110aef0:	8809883a 	mov	r4,r17
8110aef4:	11122440 	call	81112244 <__srefill_r>
8110aef8:	10000e1e 	bne	r2,zero,8110af34 <__srget_r+0x6c>
8110aefc:	80c00017 	ldw	r3,0(r16)
8110af00:	80800117 	ldw	r2,4(r16)
8110af04:	19000044 	addi	r4,r3,1
8110af08:	10bfffc4 	addi	r2,r2,-1
8110af0c:	80800115 	stw	r2,4(r16)
8110af10:	81000015 	stw	r4,0(r16)
8110af14:	18800003 	ldbu	r2,0(r3)
8110af18:	dfc00217 	ldw	ra,8(sp)
8110af1c:	dc400117 	ldw	r17,4(sp)
8110af20:	dc000017 	ldw	r16,0(sp)
8110af24:	dec00304 	addi	sp,sp,12
8110af28:	f800283a 	ret
8110af2c:	110f28c0 	call	8110f28c <__sinit>
8110af30:	003fee06 	br	8110aeec <__reset+0xfb0eaeec>
8110af34:	00bfffc4 	movi	r2,-1
8110af38:	003ff706 	br	8110af18 <__reset+0xfb0eaf18>

8110af3c <__srget>:
8110af3c:	00a044b4 	movhi	r2,33042
8110af40:	10be4904 	addi	r2,r2,-1756
8110af44:	200b883a 	mov	r5,r4
8110af48:	11000017 	ldw	r4,0(r2)
8110af4c:	110aec81 	jmpi	8110aec8 <__srget_r>

8110af50 <strlen>:
8110af50:	208000cc 	andi	r2,r4,3
8110af54:	10002026 	beq	r2,zero,8110afd8 <strlen+0x88>
8110af58:	20800007 	ldb	r2,0(r4)
8110af5c:	10002026 	beq	r2,zero,8110afe0 <strlen+0x90>
8110af60:	2005883a 	mov	r2,r4
8110af64:	00000206 	br	8110af70 <strlen+0x20>
8110af68:	10c00007 	ldb	r3,0(r2)
8110af6c:	18001826 	beq	r3,zero,8110afd0 <strlen+0x80>
8110af70:	10800044 	addi	r2,r2,1
8110af74:	10c000cc 	andi	r3,r2,3
8110af78:	183ffb1e 	bne	r3,zero,8110af68 <__reset+0xfb0eaf68>
8110af7c:	10c00017 	ldw	r3,0(r2)
8110af80:	01ffbff4 	movhi	r7,65279
8110af84:	39ffbfc4 	addi	r7,r7,-257
8110af88:	00ca303a 	nor	r5,zero,r3
8110af8c:	01a02074 	movhi	r6,32897
8110af90:	19c7883a 	add	r3,r3,r7
8110af94:	31a02004 	addi	r6,r6,-32640
8110af98:	1946703a 	and	r3,r3,r5
8110af9c:	1986703a 	and	r3,r3,r6
8110afa0:	1800091e 	bne	r3,zero,8110afc8 <strlen+0x78>
8110afa4:	10800104 	addi	r2,r2,4
8110afa8:	10c00017 	ldw	r3,0(r2)
8110afac:	19cb883a 	add	r5,r3,r7
8110afb0:	00c6303a 	nor	r3,zero,r3
8110afb4:	28c6703a 	and	r3,r5,r3
8110afb8:	1986703a 	and	r3,r3,r6
8110afbc:	183ff926 	beq	r3,zero,8110afa4 <__reset+0xfb0eafa4>
8110afc0:	00000106 	br	8110afc8 <strlen+0x78>
8110afc4:	10800044 	addi	r2,r2,1
8110afc8:	10c00007 	ldb	r3,0(r2)
8110afcc:	183ffd1e 	bne	r3,zero,8110afc4 <__reset+0xfb0eafc4>
8110afd0:	1105c83a 	sub	r2,r2,r4
8110afd4:	f800283a 	ret
8110afd8:	2005883a 	mov	r2,r4
8110afdc:	003fe706 	br	8110af7c <__reset+0xfb0eaf7c>
8110afe0:	0005883a 	mov	r2,zero
8110afe4:	f800283a 	ret

8110afe8 <___vfprintf_internal_r>:
8110afe8:	deffb804 	addi	sp,sp,-288
8110afec:	dfc04715 	stw	ra,284(sp)
8110aff0:	ddc04515 	stw	r23,276(sp)
8110aff4:	dd404315 	stw	r21,268(sp)
8110aff8:	d9002c15 	stw	r4,176(sp)
8110affc:	282f883a 	mov	r23,r5
8110b000:	302b883a 	mov	r21,r6
8110b004:	d9c02d15 	stw	r7,180(sp)
8110b008:	df004615 	stw	fp,280(sp)
8110b00c:	dd804415 	stw	r22,272(sp)
8110b010:	dd004215 	stw	r20,264(sp)
8110b014:	dcc04115 	stw	r19,260(sp)
8110b018:	dc804015 	stw	r18,256(sp)
8110b01c:	dc403f15 	stw	r17,252(sp)
8110b020:	dc003e15 	stw	r16,248(sp)
8110b024:	110fe000 	call	8110fe00 <_localeconv_r>
8110b028:	10800017 	ldw	r2,0(r2)
8110b02c:	1009883a 	mov	r4,r2
8110b030:	d8803415 	stw	r2,208(sp)
8110b034:	110af500 	call	8110af50 <strlen>
8110b038:	d8803715 	stw	r2,220(sp)
8110b03c:	d8802c17 	ldw	r2,176(sp)
8110b040:	10000226 	beq	r2,zero,8110b04c <___vfprintf_internal_r+0x64>
8110b044:	10800e17 	ldw	r2,56(r2)
8110b048:	1000f926 	beq	r2,zero,8110b430 <___vfprintf_internal_r+0x448>
8110b04c:	b880030b 	ldhu	r2,12(r23)
8110b050:	10c8000c 	andi	r3,r2,8192
8110b054:	1800061e 	bne	r3,zero,8110b070 <___vfprintf_internal_r+0x88>
8110b058:	b9001917 	ldw	r4,100(r23)
8110b05c:	00f7ffc4 	movi	r3,-8193
8110b060:	10880014 	ori	r2,r2,8192
8110b064:	20c6703a 	and	r3,r4,r3
8110b068:	b880030d 	sth	r2,12(r23)
8110b06c:	b8c01915 	stw	r3,100(r23)
8110b070:	10c0020c 	andi	r3,r2,8
8110b074:	1800c126 	beq	r3,zero,8110b37c <___vfprintf_internal_r+0x394>
8110b078:	b8c00417 	ldw	r3,16(r23)
8110b07c:	1800bf26 	beq	r3,zero,8110b37c <___vfprintf_internal_r+0x394>
8110b080:	1080068c 	andi	r2,r2,26
8110b084:	00c00284 	movi	r3,10
8110b088:	10c0c426 	beq	r2,r3,8110b39c <___vfprintf_internal_r+0x3b4>
8110b08c:	d8c00404 	addi	r3,sp,16
8110b090:	052044b4 	movhi	r20,33042
8110b094:	d9001e04 	addi	r4,sp,120
8110b098:	a5362184 	addi	r20,r20,-10106
8110b09c:	d8c01e15 	stw	r3,120(sp)
8110b0a0:	d8002015 	stw	zero,128(sp)
8110b0a4:	d8001f15 	stw	zero,124(sp)
8110b0a8:	d8003315 	stw	zero,204(sp)
8110b0ac:	d8003615 	stw	zero,216(sp)
8110b0b0:	d8003815 	stw	zero,224(sp)
8110b0b4:	1811883a 	mov	r8,r3
8110b0b8:	d8003915 	stw	zero,228(sp)
8110b0bc:	d8003a15 	stw	zero,232(sp)
8110b0c0:	d8002f15 	stw	zero,188(sp)
8110b0c4:	d9002815 	stw	r4,160(sp)
8110b0c8:	a8800007 	ldb	r2,0(r21)
8110b0cc:	10027b26 	beq	r2,zero,8110babc <___vfprintf_internal_r+0xad4>
8110b0d0:	00c00944 	movi	r3,37
8110b0d4:	a821883a 	mov	r16,r21
8110b0d8:	10c0021e 	bne	r2,r3,8110b0e4 <___vfprintf_internal_r+0xfc>
8110b0dc:	00001406 	br	8110b130 <___vfprintf_internal_r+0x148>
8110b0e0:	10c00326 	beq	r2,r3,8110b0f0 <___vfprintf_internal_r+0x108>
8110b0e4:	84000044 	addi	r16,r16,1
8110b0e8:	80800007 	ldb	r2,0(r16)
8110b0ec:	103ffc1e 	bne	r2,zero,8110b0e0 <__reset+0xfb0eb0e0>
8110b0f0:	8563c83a 	sub	r17,r16,r21
8110b0f4:	88000e26 	beq	r17,zero,8110b130 <___vfprintf_internal_r+0x148>
8110b0f8:	d8c02017 	ldw	r3,128(sp)
8110b0fc:	d8801f17 	ldw	r2,124(sp)
8110b100:	45400015 	stw	r21,0(r8)
8110b104:	1c47883a 	add	r3,r3,r17
8110b108:	10800044 	addi	r2,r2,1
8110b10c:	d8c02015 	stw	r3,128(sp)
8110b110:	44400115 	stw	r17,4(r8)
8110b114:	d8801f15 	stw	r2,124(sp)
8110b118:	00c001c4 	movi	r3,7
8110b11c:	1880a716 	blt	r3,r2,8110b3bc <___vfprintf_internal_r+0x3d4>
8110b120:	42000204 	addi	r8,r8,8
8110b124:	d9402f17 	ldw	r5,188(sp)
8110b128:	2c4b883a 	add	r5,r5,r17
8110b12c:	d9402f15 	stw	r5,188(sp)
8110b130:	80800007 	ldb	r2,0(r16)
8110b134:	1000a826 	beq	r2,zero,8110b3d8 <___vfprintf_internal_r+0x3f0>
8110b138:	84400047 	ldb	r17,1(r16)
8110b13c:	00bfffc4 	movi	r2,-1
8110b140:	85400044 	addi	r21,r16,1
8110b144:	d8002785 	stb	zero,158(sp)
8110b148:	0007883a 	mov	r3,zero
8110b14c:	000f883a 	mov	r7,zero
8110b150:	d8802915 	stw	r2,164(sp)
8110b154:	d8003115 	stw	zero,196(sp)
8110b158:	0025883a 	mov	r18,zero
8110b15c:	01401604 	movi	r5,88
8110b160:	01800244 	movi	r6,9
8110b164:	02800a84 	movi	r10,42
8110b168:	02401b04 	movi	r9,108
8110b16c:	ad400044 	addi	r21,r21,1
8110b170:	88bff804 	addi	r2,r17,-32
8110b174:	28830436 	bltu	r5,r2,8110bd88 <___vfprintf_internal_r+0xda0>
8110b178:	100490ba 	slli	r2,r2,2
8110b17c:	01204474 	movhi	r4,33041
8110b180:	212c6404 	addi	r4,r4,-20080
8110b184:	1105883a 	add	r2,r2,r4
8110b188:	10800017 	ldw	r2,0(r2)
8110b18c:	1000683a 	jmp	r2
8110b190:	8110bca8 	cmpgeui	r4,r16,17138
8110b194:	8110bd88 	cmpgei	r4,r16,17142
8110b198:	8110bd88 	cmpgei	r4,r16,17142
8110b19c:	8110bcc8 	cmpgei	r4,r16,17139
8110b1a0:	8110bd88 	cmpgei	r4,r16,17142
8110b1a4:	8110bd88 	cmpgei	r4,r16,17142
8110b1a8:	8110bd88 	cmpgei	r4,r16,17142
8110b1ac:	8110bd88 	cmpgei	r4,r16,17142
8110b1b0:	8110bd88 	cmpgei	r4,r16,17142
8110b1b4:	8110bd88 	cmpgei	r4,r16,17142
8110b1b8:	8110b43c 	xorhi	r4,r16,17104
8110b1bc:	8110bbe4 	muli	r4,r16,17135
8110b1c0:	8110bd88 	cmpgei	r4,r16,17142
8110b1c4:	8110b304 	addi	r4,r16,17100
8110b1c8:	8110b464 	muli	r4,r16,17105
8110b1cc:	8110bd88 	cmpgei	r4,r16,17142
8110b1d0:	8110b4a4 	muli	r4,r16,17106
8110b1d4:	8110b4b0 	cmpltui	r4,r16,17106
8110b1d8:	8110b4b0 	cmpltui	r4,r16,17106
8110b1dc:	8110b4b0 	cmpltui	r4,r16,17106
8110b1e0:	8110b4b0 	cmpltui	r4,r16,17106
8110b1e4:	8110b4b0 	cmpltui	r4,r16,17106
8110b1e8:	8110b4b0 	cmpltui	r4,r16,17106
8110b1ec:	8110b4b0 	cmpltui	r4,r16,17106
8110b1f0:	8110b4b0 	cmpltui	r4,r16,17106
8110b1f4:	8110b4b0 	cmpltui	r4,r16,17106
8110b1f8:	8110bd88 	cmpgei	r4,r16,17142
8110b1fc:	8110bd88 	cmpgei	r4,r16,17142
8110b200:	8110bd88 	cmpgei	r4,r16,17142
8110b204:	8110bd88 	cmpgei	r4,r16,17142
8110b208:	8110bd88 	cmpgei	r4,r16,17142
8110b20c:	8110bd88 	cmpgei	r4,r16,17142
8110b210:	8110bd88 	cmpgei	r4,r16,17142
8110b214:	8110bd88 	cmpgei	r4,r16,17142
8110b218:	8110bd88 	cmpgei	r4,r16,17142
8110b21c:	8110bd88 	cmpgei	r4,r16,17142
8110b220:	8110b4e4 	muli	r4,r16,17107
8110b224:	8110b5a0 	cmpeqi	r4,r16,17110
8110b228:	8110bd88 	cmpgei	r4,r16,17142
8110b22c:	8110b5a0 	cmpeqi	r4,r16,17110
8110b230:	8110bd88 	cmpgei	r4,r16,17142
8110b234:	8110bd88 	cmpgei	r4,r16,17142
8110b238:	8110bd88 	cmpgei	r4,r16,17142
8110b23c:	8110bd88 	cmpgei	r4,r16,17142
8110b240:	8110b640 	call	88110b64 <__reset+0x20f0b64>
8110b244:	8110bd88 	cmpgei	r4,r16,17142
8110b248:	8110bd88 	cmpgei	r4,r16,17142
8110b24c:	8110b64c 	andi	r4,r16,17113
8110b250:	8110bd88 	cmpgei	r4,r16,17142
8110b254:	8110bd88 	cmpgei	r4,r16,17142
8110b258:	8110bd88 	cmpgei	r4,r16,17142
8110b25c:	8110bd88 	cmpgei	r4,r16,17142
8110b260:	8110bd88 	cmpgei	r4,r16,17142
8110b264:	8110bac4 	addi	r4,r16,17131
8110b268:	8110bd88 	cmpgei	r4,r16,17142
8110b26c:	8110bd88 	cmpgei	r4,r16,17142
8110b270:	8110bb24 	muli	r4,r16,17132
8110b274:	8110bd88 	cmpgei	r4,r16,17142
8110b278:	8110bd88 	cmpgei	r4,r16,17142
8110b27c:	8110bd88 	cmpgei	r4,r16,17142
8110b280:	8110bd88 	cmpgei	r4,r16,17142
8110b284:	8110bd88 	cmpgei	r4,r16,17142
8110b288:	8110bd88 	cmpgei	r4,r16,17142
8110b28c:	8110bd88 	cmpgei	r4,r16,17142
8110b290:	8110bd88 	cmpgei	r4,r16,17142
8110b294:	8110bd88 	cmpgei	r4,r16,17142
8110b298:	8110bd88 	cmpgei	r4,r16,17142
8110b29c:	8110bd34 	orhi	r4,r16,17140
8110b2a0:	8110bcd4 	ori	r4,r16,17139
8110b2a4:	8110b5a0 	cmpeqi	r4,r16,17110
8110b2a8:	8110b5a0 	cmpeqi	r4,r16,17110
8110b2ac:	8110b5a0 	cmpeqi	r4,r16,17110
8110b2b0:	8110bce4 	muli	r4,r16,17139
8110b2b4:	8110bcd4 	ori	r4,r16,17139
8110b2b8:	8110bd88 	cmpgei	r4,r16,17142
8110b2bc:	8110bd88 	cmpgei	r4,r16,17142
8110b2c0:	8110bcf0 	cmpltui	r4,r16,17139
8110b2c4:	8110bd88 	cmpgei	r4,r16,17142
8110b2c8:	8110bd00 	call	88110bd0 <__reset+0x20f0bd0>
8110b2cc:	8110bbd4 	ori	r4,r16,17135
8110b2d0:	8110b310 	cmplti	r4,r16,17100
8110b2d4:	8110bbf4 	orhi	r4,r16,17135
8110b2d8:	8110bd88 	cmpgei	r4,r16,17142
8110b2dc:	8110bc00 	call	88110bc0 <__reset+0x20f0bc0>
8110b2e0:	8110bd88 	cmpgei	r4,r16,17142
8110b2e4:	8110bc5c 	xori	r4,r16,17137
8110b2e8:	8110bd88 	cmpgei	r4,r16,17142
8110b2ec:	8110bd88 	cmpgei	r4,r16,17142
8110b2f0:	8110bc6c 	andhi	r4,r16,17137
8110b2f4:	d9003117 	ldw	r4,196(sp)
8110b2f8:	d8802d15 	stw	r2,180(sp)
8110b2fc:	0109c83a 	sub	r4,zero,r4
8110b300:	d9003115 	stw	r4,196(sp)
8110b304:	94800114 	ori	r18,r18,4
8110b308:	ac400007 	ldb	r17,0(r21)
8110b30c:	003f9706 	br	8110b16c <__reset+0xfb0eb16c>
8110b310:	00800c04 	movi	r2,48
8110b314:	d9002d17 	ldw	r4,180(sp)
8110b318:	d9402917 	ldw	r5,164(sp)
8110b31c:	d8802705 	stb	r2,156(sp)
8110b320:	00801e04 	movi	r2,120
8110b324:	d8802745 	stb	r2,157(sp)
8110b328:	d8002785 	stb	zero,158(sp)
8110b32c:	20c00104 	addi	r3,r4,4
8110b330:	24c00017 	ldw	r19,0(r4)
8110b334:	002d883a 	mov	r22,zero
8110b338:	90800094 	ori	r2,r18,2
8110b33c:	28029a16 	blt	r5,zero,8110bda8 <___vfprintf_internal_r+0xdc0>
8110b340:	00bfdfc4 	movi	r2,-129
8110b344:	90a4703a 	and	r18,r18,r2
8110b348:	d8c02d15 	stw	r3,180(sp)
8110b34c:	94800094 	ori	r18,r18,2
8110b350:	9802871e 	bne	r19,zero,8110bd70 <___vfprintf_internal_r+0xd88>
8110b354:	00a044b4 	movhi	r2,33042
8110b358:	10b61a04 	addi	r2,r2,-10136
8110b35c:	d8803915 	stw	r2,228(sp)
8110b360:	04401e04 	movi	r17,120
8110b364:	d8802917 	ldw	r2,164(sp)
8110b368:	0039883a 	mov	fp,zero
8110b36c:	1001e926 	beq	r2,zero,8110bb14 <___vfprintf_internal_r+0xb2c>
8110b370:	0027883a 	mov	r19,zero
8110b374:	002d883a 	mov	r22,zero
8110b378:	00020506 	br	8110bb90 <___vfprintf_internal_r+0xba8>
8110b37c:	d9002c17 	ldw	r4,176(sp)
8110b380:	b80b883a 	mov	r5,r23
8110b384:	110d2b80 	call	8110d2b8 <__swsetup_r>
8110b388:	1005ac1e 	bne	r2,zero,8110ca3c <___vfprintf_internal_r+0x1a54>
8110b38c:	b880030b 	ldhu	r2,12(r23)
8110b390:	00c00284 	movi	r3,10
8110b394:	1080068c 	andi	r2,r2,26
8110b398:	10ff3c1e 	bne	r2,r3,8110b08c <__reset+0xfb0eb08c>
8110b39c:	b880038f 	ldh	r2,14(r23)
8110b3a0:	103f3a16 	blt	r2,zero,8110b08c <__reset+0xfb0eb08c>
8110b3a4:	d9c02d17 	ldw	r7,180(sp)
8110b3a8:	d9002c17 	ldw	r4,176(sp)
8110b3ac:	a80d883a 	mov	r6,r21
8110b3b0:	b80b883a 	mov	r5,r23
8110b3b4:	110d1fc0 	call	8110d1fc <__sbprintf>
8110b3b8:	00001106 	br	8110b400 <___vfprintf_internal_r+0x418>
8110b3bc:	d9002c17 	ldw	r4,176(sp)
8110b3c0:	d9801e04 	addi	r6,sp,120
8110b3c4:	b80b883a 	mov	r5,r23
8110b3c8:	11127f40 	call	811127f4 <__sprint_r>
8110b3cc:	1000081e 	bne	r2,zero,8110b3f0 <___vfprintf_internal_r+0x408>
8110b3d0:	da000404 	addi	r8,sp,16
8110b3d4:	003f5306 	br	8110b124 <__reset+0xfb0eb124>
8110b3d8:	d8802017 	ldw	r2,128(sp)
8110b3dc:	10000426 	beq	r2,zero,8110b3f0 <___vfprintf_internal_r+0x408>
8110b3e0:	d9002c17 	ldw	r4,176(sp)
8110b3e4:	d9801e04 	addi	r6,sp,120
8110b3e8:	b80b883a 	mov	r5,r23
8110b3ec:	11127f40 	call	811127f4 <__sprint_r>
8110b3f0:	b880030b 	ldhu	r2,12(r23)
8110b3f4:	1080100c 	andi	r2,r2,64
8110b3f8:	1005901e 	bne	r2,zero,8110ca3c <___vfprintf_internal_r+0x1a54>
8110b3fc:	d8802f17 	ldw	r2,188(sp)
8110b400:	dfc04717 	ldw	ra,284(sp)
8110b404:	df004617 	ldw	fp,280(sp)
8110b408:	ddc04517 	ldw	r23,276(sp)
8110b40c:	dd804417 	ldw	r22,272(sp)
8110b410:	dd404317 	ldw	r21,268(sp)
8110b414:	dd004217 	ldw	r20,264(sp)
8110b418:	dcc04117 	ldw	r19,260(sp)
8110b41c:	dc804017 	ldw	r18,256(sp)
8110b420:	dc403f17 	ldw	r17,252(sp)
8110b424:	dc003e17 	ldw	r16,248(sp)
8110b428:	dec04804 	addi	sp,sp,288
8110b42c:	f800283a 	ret
8110b430:	d9002c17 	ldw	r4,176(sp)
8110b434:	110f28c0 	call	8110f28c <__sinit>
8110b438:	003f0406 	br	8110b04c <__reset+0xfb0eb04c>
8110b43c:	d8802d17 	ldw	r2,180(sp)
8110b440:	d9002d17 	ldw	r4,180(sp)
8110b444:	10800017 	ldw	r2,0(r2)
8110b448:	d8803115 	stw	r2,196(sp)
8110b44c:	20800104 	addi	r2,r4,4
8110b450:	d9003117 	ldw	r4,196(sp)
8110b454:	203fa716 	blt	r4,zero,8110b2f4 <__reset+0xfb0eb2f4>
8110b458:	d8802d15 	stw	r2,180(sp)
8110b45c:	ac400007 	ldb	r17,0(r21)
8110b460:	003f4206 	br	8110b16c <__reset+0xfb0eb16c>
8110b464:	ac400007 	ldb	r17,0(r21)
8110b468:	aac00044 	addi	r11,r21,1
8110b46c:	8a872826 	beq	r17,r10,8110d110 <___vfprintf_internal_r+0x2128>
8110b470:	88bff404 	addi	r2,r17,-48
8110b474:	0009883a 	mov	r4,zero
8110b478:	30867d36 	bltu	r6,r2,8110ce70 <___vfprintf_internal_r+0x1e88>
8110b47c:	5c400007 	ldb	r17,0(r11)
8110b480:	210002a4 	muli	r4,r4,10
8110b484:	5d400044 	addi	r21,r11,1
8110b488:	a817883a 	mov	r11,r21
8110b48c:	2089883a 	add	r4,r4,r2
8110b490:	88bff404 	addi	r2,r17,-48
8110b494:	30bff92e 	bgeu	r6,r2,8110b47c <__reset+0xfb0eb47c>
8110b498:	2005c916 	blt	r4,zero,8110cbc0 <___vfprintf_internal_r+0x1bd8>
8110b49c:	d9002915 	stw	r4,164(sp)
8110b4a0:	003f3306 	br	8110b170 <__reset+0xfb0eb170>
8110b4a4:	94802014 	ori	r18,r18,128
8110b4a8:	ac400007 	ldb	r17,0(r21)
8110b4ac:	003f2f06 	br	8110b16c <__reset+0xfb0eb16c>
8110b4b0:	a809883a 	mov	r4,r21
8110b4b4:	d8003115 	stw	zero,196(sp)
8110b4b8:	88bff404 	addi	r2,r17,-48
8110b4bc:	0017883a 	mov	r11,zero
8110b4c0:	24400007 	ldb	r17,0(r4)
8110b4c4:	5ac002a4 	muli	r11,r11,10
8110b4c8:	ad400044 	addi	r21,r21,1
8110b4cc:	a809883a 	mov	r4,r21
8110b4d0:	12d7883a 	add	r11,r2,r11
8110b4d4:	88bff404 	addi	r2,r17,-48
8110b4d8:	30bff92e 	bgeu	r6,r2,8110b4c0 <__reset+0xfb0eb4c0>
8110b4dc:	dac03115 	stw	r11,196(sp)
8110b4e0:	003f2306 	br	8110b170 <__reset+0xfb0eb170>
8110b4e4:	18c03fcc 	andi	r3,r3,255
8110b4e8:	18072b1e 	bne	r3,zero,8110d198 <___vfprintf_internal_r+0x21b0>
8110b4ec:	94800414 	ori	r18,r18,16
8110b4f0:	9080080c 	andi	r2,r18,32
8110b4f4:	10037b26 	beq	r2,zero,8110c2e4 <___vfprintf_internal_r+0x12fc>
8110b4f8:	d9402d17 	ldw	r5,180(sp)
8110b4fc:	28800117 	ldw	r2,4(r5)
8110b500:	2cc00017 	ldw	r19,0(r5)
8110b504:	29400204 	addi	r5,r5,8
8110b508:	d9402d15 	stw	r5,180(sp)
8110b50c:	102d883a 	mov	r22,r2
8110b510:	10044b16 	blt	r2,zero,8110c640 <___vfprintf_internal_r+0x1658>
8110b514:	d9402917 	ldw	r5,164(sp)
8110b518:	df002783 	ldbu	fp,158(sp)
8110b51c:	2803bc16 	blt	r5,zero,8110c410 <___vfprintf_internal_r+0x1428>
8110b520:	00ffdfc4 	movi	r3,-129
8110b524:	9d84b03a 	or	r2,r19,r22
8110b528:	90e4703a 	and	r18,r18,r3
8110b52c:	10017726 	beq	r2,zero,8110bb0c <___vfprintf_internal_r+0xb24>
8110b530:	b0038326 	beq	r22,zero,8110c340 <___vfprintf_internal_r+0x1358>
8110b534:	dc402a15 	stw	r17,168(sp)
8110b538:	dc001e04 	addi	r16,sp,120
8110b53c:	b023883a 	mov	r17,r22
8110b540:	402d883a 	mov	r22,r8
8110b544:	9809883a 	mov	r4,r19
8110b548:	880b883a 	mov	r5,r17
8110b54c:	01800284 	movi	r6,10
8110b550:	000f883a 	mov	r7,zero
8110b554:	1114bec0 	call	81114bec <__umoddi3>
8110b558:	10800c04 	addi	r2,r2,48
8110b55c:	843fffc4 	addi	r16,r16,-1
8110b560:	9809883a 	mov	r4,r19
8110b564:	880b883a 	mov	r5,r17
8110b568:	80800005 	stb	r2,0(r16)
8110b56c:	01800284 	movi	r6,10
8110b570:	000f883a 	mov	r7,zero
8110b574:	11146740 	call	81114674 <__udivdi3>
8110b578:	1027883a 	mov	r19,r2
8110b57c:	10c4b03a 	or	r2,r2,r3
8110b580:	1823883a 	mov	r17,r3
8110b584:	103fef1e 	bne	r2,zero,8110b544 <__reset+0xfb0eb544>
8110b588:	d8c02817 	ldw	r3,160(sp)
8110b58c:	dc402a17 	ldw	r17,168(sp)
8110b590:	b011883a 	mov	r8,r22
8110b594:	1c07c83a 	sub	r3,r3,r16
8110b598:	d8c02e15 	stw	r3,184(sp)
8110b59c:	00005906 	br	8110b704 <___vfprintf_internal_r+0x71c>
8110b5a0:	18c03fcc 	andi	r3,r3,255
8110b5a4:	1806fa1e 	bne	r3,zero,8110d190 <___vfprintf_internal_r+0x21a8>
8110b5a8:	9080020c 	andi	r2,r18,8
8110b5ac:	10048a26 	beq	r2,zero,8110c7d8 <___vfprintf_internal_r+0x17f0>
8110b5b0:	d8c02d17 	ldw	r3,180(sp)
8110b5b4:	d9002d17 	ldw	r4,180(sp)
8110b5b8:	d9402d17 	ldw	r5,180(sp)
8110b5bc:	18c00017 	ldw	r3,0(r3)
8110b5c0:	21000117 	ldw	r4,4(r4)
8110b5c4:	29400204 	addi	r5,r5,8
8110b5c8:	d8c03615 	stw	r3,216(sp)
8110b5cc:	d9003815 	stw	r4,224(sp)
8110b5d0:	d9402d15 	stw	r5,180(sp)
8110b5d4:	d9003617 	ldw	r4,216(sp)
8110b5d8:	d9403817 	ldw	r5,224(sp)
8110b5dc:	da003d15 	stw	r8,244(sp)
8110b5e0:	04000044 	movi	r16,1
8110b5e4:	11124180 	call	81112418 <__fpclassifyd>
8110b5e8:	da003d17 	ldw	r8,244(sp)
8110b5ec:	14041f1e 	bne	r2,r16,8110c66c <___vfprintf_internal_r+0x1684>
8110b5f0:	d9003617 	ldw	r4,216(sp)
8110b5f4:	d9403817 	ldw	r5,224(sp)
8110b5f8:	000d883a 	mov	r6,zero
8110b5fc:	000f883a 	mov	r7,zero
8110b600:	11165d00 	call	811165d0 <__ledf2>
8110b604:	da003d17 	ldw	r8,244(sp)
8110b608:	1005be16 	blt	r2,zero,8110cd04 <___vfprintf_internal_r+0x1d1c>
8110b60c:	df002783 	ldbu	fp,158(sp)
8110b610:	008011c4 	movi	r2,71
8110b614:	1445330e 	bge	r2,r17,8110cae4 <___vfprintf_internal_r+0x1afc>
8110b618:	042044b4 	movhi	r16,33042
8110b61c:	84361204 	addi	r16,r16,-10168
8110b620:	00c000c4 	movi	r3,3
8110b624:	00bfdfc4 	movi	r2,-129
8110b628:	d8c02a15 	stw	r3,168(sp)
8110b62c:	90a4703a 	and	r18,r18,r2
8110b630:	d8c02e15 	stw	r3,184(sp)
8110b634:	d8002915 	stw	zero,164(sp)
8110b638:	d8003215 	stw	zero,200(sp)
8110b63c:	00003706 	br	8110b71c <___vfprintf_internal_r+0x734>
8110b640:	94800214 	ori	r18,r18,8
8110b644:	ac400007 	ldb	r17,0(r21)
8110b648:	003ec806 	br	8110b16c <__reset+0xfb0eb16c>
8110b64c:	18c03fcc 	andi	r3,r3,255
8110b650:	1806db1e 	bne	r3,zero,8110d1c0 <___vfprintf_internal_r+0x21d8>
8110b654:	94800414 	ori	r18,r18,16
8110b658:	9080080c 	andi	r2,r18,32
8110b65c:	1002d826 	beq	r2,zero,8110c1c0 <___vfprintf_internal_r+0x11d8>
8110b660:	d9402d17 	ldw	r5,180(sp)
8110b664:	d8c02917 	ldw	r3,164(sp)
8110b668:	d8002785 	stb	zero,158(sp)
8110b66c:	28800204 	addi	r2,r5,8
8110b670:	2cc00017 	ldw	r19,0(r5)
8110b674:	2d800117 	ldw	r22,4(r5)
8110b678:	18048f16 	blt	r3,zero,8110c8b8 <___vfprintf_internal_r+0x18d0>
8110b67c:	013fdfc4 	movi	r4,-129
8110b680:	9d86b03a 	or	r3,r19,r22
8110b684:	d8802d15 	stw	r2,180(sp)
8110b688:	9124703a 	and	r18,r18,r4
8110b68c:	1802d91e 	bne	r3,zero,8110c1f4 <___vfprintf_internal_r+0x120c>
8110b690:	d8c02917 	ldw	r3,164(sp)
8110b694:	0039883a 	mov	fp,zero
8110b698:	1805c326 	beq	r3,zero,8110cda8 <___vfprintf_internal_r+0x1dc0>
8110b69c:	0027883a 	mov	r19,zero
8110b6a0:	002d883a 	mov	r22,zero
8110b6a4:	dc001e04 	addi	r16,sp,120
8110b6a8:	9806d0fa 	srli	r3,r19,3
8110b6ac:	b008977a 	slli	r4,r22,29
8110b6b0:	b02cd0fa 	srli	r22,r22,3
8110b6b4:	9cc001cc 	andi	r19,r19,7
8110b6b8:	98800c04 	addi	r2,r19,48
8110b6bc:	843fffc4 	addi	r16,r16,-1
8110b6c0:	20e6b03a 	or	r19,r4,r3
8110b6c4:	80800005 	stb	r2,0(r16)
8110b6c8:	9d86b03a 	or	r3,r19,r22
8110b6cc:	183ff61e 	bne	r3,zero,8110b6a8 <__reset+0xfb0eb6a8>
8110b6d0:	90c0004c 	andi	r3,r18,1
8110b6d4:	18013b26 	beq	r3,zero,8110bbc4 <___vfprintf_internal_r+0xbdc>
8110b6d8:	10803fcc 	andi	r2,r2,255
8110b6dc:	1080201c 	xori	r2,r2,128
8110b6e0:	10bfe004 	addi	r2,r2,-128
8110b6e4:	00c00c04 	movi	r3,48
8110b6e8:	10c13626 	beq	r2,r3,8110bbc4 <___vfprintf_internal_r+0xbdc>
8110b6ec:	80ffffc5 	stb	r3,-1(r16)
8110b6f0:	d8c02817 	ldw	r3,160(sp)
8110b6f4:	80bfffc4 	addi	r2,r16,-1
8110b6f8:	1021883a 	mov	r16,r2
8110b6fc:	1887c83a 	sub	r3,r3,r2
8110b700:	d8c02e15 	stw	r3,184(sp)
8110b704:	d8802e17 	ldw	r2,184(sp)
8110b708:	d9002917 	ldw	r4,164(sp)
8110b70c:	1100010e 	bge	r2,r4,8110b714 <___vfprintf_internal_r+0x72c>
8110b710:	2005883a 	mov	r2,r4
8110b714:	d8802a15 	stw	r2,168(sp)
8110b718:	d8003215 	stw	zero,200(sp)
8110b71c:	e7003fcc 	andi	fp,fp,255
8110b720:	e700201c 	xori	fp,fp,128
8110b724:	e73fe004 	addi	fp,fp,-128
8110b728:	e0000326 	beq	fp,zero,8110b738 <___vfprintf_internal_r+0x750>
8110b72c:	d8c02a17 	ldw	r3,168(sp)
8110b730:	18c00044 	addi	r3,r3,1
8110b734:	d8c02a15 	stw	r3,168(sp)
8110b738:	90c0008c 	andi	r3,r18,2
8110b73c:	d8c02b15 	stw	r3,172(sp)
8110b740:	18000326 	beq	r3,zero,8110b750 <___vfprintf_internal_r+0x768>
8110b744:	d8c02a17 	ldw	r3,168(sp)
8110b748:	18c00084 	addi	r3,r3,2
8110b74c:	d8c02a15 	stw	r3,168(sp)
8110b750:	90c0210c 	andi	r3,r18,132
8110b754:	d8c03015 	stw	r3,192(sp)
8110b758:	1801a31e 	bne	r3,zero,8110bde8 <___vfprintf_internal_r+0xe00>
8110b75c:	d9003117 	ldw	r4,196(sp)
8110b760:	d8c02a17 	ldw	r3,168(sp)
8110b764:	20e7c83a 	sub	r19,r4,r3
8110b768:	04c19f0e 	bge	zero,r19,8110bde8 <___vfprintf_internal_r+0xe00>
8110b76c:	02400404 	movi	r9,16
8110b770:	d8c02017 	ldw	r3,128(sp)
8110b774:	d8801f17 	ldw	r2,124(sp)
8110b778:	4cc50d0e 	bge	r9,r19,8110cbb0 <___vfprintf_internal_r+0x1bc8>
8110b77c:	016044b4 	movhi	r5,33042
8110b780:	29762584 	addi	r5,r5,-10090
8110b784:	dc403b15 	stw	r17,236(sp)
8110b788:	d9403515 	stw	r5,212(sp)
8110b78c:	9823883a 	mov	r17,r19
8110b790:	482d883a 	mov	r22,r9
8110b794:	9027883a 	mov	r19,r18
8110b798:	070001c4 	movi	fp,7
8110b79c:	8025883a 	mov	r18,r16
8110b7a0:	dc002c17 	ldw	r16,176(sp)
8110b7a4:	00000306 	br	8110b7b4 <___vfprintf_internal_r+0x7cc>
8110b7a8:	8c7ffc04 	addi	r17,r17,-16
8110b7ac:	42000204 	addi	r8,r8,8
8110b7b0:	b440130e 	bge	r22,r17,8110b800 <___vfprintf_internal_r+0x818>
8110b7b4:	012044b4 	movhi	r4,33042
8110b7b8:	18c00404 	addi	r3,r3,16
8110b7bc:	10800044 	addi	r2,r2,1
8110b7c0:	21362584 	addi	r4,r4,-10090
8110b7c4:	41000015 	stw	r4,0(r8)
8110b7c8:	45800115 	stw	r22,4(r8)
8110b7cc:	d8c02015 	stw	r3,128(sp)
8110b7d0:	d8801f15 	stw	r2,124(sp)
8110b7d4:	e0bff40e 	bge	fp,r2,8110b7a8 <__reset+0xfb0eb7a8>
8110b7d8:	d9801e04 	addi	r6,sp,120
8110b7dc:	b80b883a 	mov	r5,r23
8110b7e0:	8009883a 	mov	r4,r16
8110b7e4:	11127f40 	call	811127f4 <__sprint_r>
8110b7e8:	103f011e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110b7ec:	8c7ffc04 	addi	r17,r17,-16
8110b7f0:	d8c02017 	ldw	r3,128(sp)
8110b7f4:	d8801f17 	ldw	r2,124(sp)
8110b7f8:	da000404 	addi	r8,sp,16
8110b7fc:	b47fed16 	blt	r22,r17,8110b7b4 <__reset+0xfb0eb7b4>
8110b800:	9021883a 	mov	r16,r18
8110b804:	9825883a 	mov	r18,r19
8110b808:	8827883a 	mov	r19,r17
8110b80c:	dc403b17 	ldw	r17,236(sp)
8110b810:	d9403517 	ldw	r5,212(sp)
8110b814:	98c7883a 	add	r3,r19,r3
8110b818:	10800044 	addi	r2,r2,1
8110b81c:	41400015 	stw	r5,0(r8)
8110b820:	44c00115 	stw	r19,4(r8)
8110b824:	d8c02015 	stw	r3,128(sp)
8110b828:	d8801f15 	stw	r2,124(sp)
8110b82c:	010001c4 	movi	r4,7
8110b830:	2082a316 	blt	r4,r2,8110c2c0 <___vfprintf_internal_r+0x12d8>
8110b834:	df002787 	ldb	fp,158(sp)
8110b838:	42000204 	addi	r8,r8,8
8110b83c:	e0000c26 	beq	fp,zero,8110b870 <___vfprintf_internal_r+0x888>
8110b840:	d8801f17 	ldw	r2,124(sp)
8110b844:	d9002784 	addi	r4,sp,158
8110b848:	18c00044 	addi	r3,r3,1
8110b84c:	10800044 	addi	r2,r2,1
8110b850:	41000015 	stw	r4,0(r8)
8110b854:	01000044 	movi	r4,1
8110b858:	41000115 	stw	r4,4(r8)
8110b85c:	d8c02015 	stw	r3,128(sp)
8110b860:	d8801f15 	stw	r2,124(sp)
8110b864:	010001c4 	movi	r4,7
8110b868:	20823c16 	blt	r4,r2,8110c15c <___vfprintf_internal_r+0x1174>
8110b86c:	42000204 	addi	r8,r8,8
8110b870:	d8802b17 	ldw	r2,172(sp)
8110b874:	10000c26 	beq	r2,zero,8110b8a8 <___vfprintf_internal_r+0x8c0>
8110b878:	d8801f17 	ldw	r2,124(sp)
8110b87c:	d9002704 	addi	r4,sp,156
8110b880:	18c00084 	addi	r3,r3,2
8110b884:	10800044 	addi	r2,r2,1
8110b888:	41000015 	stw	r4,0(r8)
8110b88c:	01000084 	movi	r4,2
8110b890:	41000115 	stw	r4,4(r8)
8110b894:	d8c02015 	stw	r3,128(sp)
8110b898:	d8801f15 	stw	r2,124(sp)
8110b89c:	010001c4 	movi	r4,7
8110b8a0:	20823616 	blt	r4,r2,8110c17c <___vfprintf_internal_r+0x1194>
8110b8a4:	42000204 	addi	r8,r8,8
8110b8a8:	d9003017 	ldw	r4,192(sp)
8110b8ac:	00802004 	movi	r2,128
8110b8b0:	20819926 	beq	r4,r2,8110bf18 <___vfprintf_internal_r+0xf30>
8110b8b4:	d9402917 	ldw	r5,164(sp)
8110b8b8:	d8802e17 	ldw	r2,184(sp)
8110b8bc:	28adc83a 	sub	r22,r5,r2
8110b8c0:	0580310e 	bge	zero,r22,8110b988 <___vfprintf_internal_r+0x9a0>
8110b8c4:	07000404 	movi	fp,16
8110b8c8:	d8801f17 	ldw	r2,124(sp)
8110b8cc:	e584140e 	bge	fp,r22,8110c920 <___vfprintf_internal_r+0x1938>
8110b8d0:	016044b4 	movhi	r5,33042
8110b8d4:	29762184 	addi	r5,r5,-10106
8110b8d8:	dc402915 	stw	r17,164(sp)
8110b8dc:	d9402b15 	stw	r5,172(sp)
8110b8e0:	b023883a 	mov	r17,r22
8110b8e4:	04c001c4 	movi	r19,7
8110b8e8:	a82d883a 	mov	r22,r21
8110b8ec:	902b883a 	mov	r21,r18
8110b8f0:	8025883a 	mov	r18,r16
8110b8f4:	dc002c17 	ldw	r16,176(sp)
8110b8f8:	00000306 	br	8110b908 <___vfprintf_internal_r+0x920>
8110b8fc:	8c7ffc04 	addi	r17,r17,-16
8110b900:	42000204 	addi	r8,r8,8
8110b904:	e440110e 	bge	fp,r17,8110b94c <___vfprintf_internal_r+0x964>
8110b908:	18c00404 	addi	r3,r3,16
8110b90c:	10800044 	addi	r2,r2,1
8110b910:	45000015 	stw	r20,0(r8)
8110b914:	47000115 	stw	fp,4(r8)
8110b918:	d8c02015 	stw	r3,128(sp)
8110b91c:	d8801f15 	stw	r2,124(sp)
8110b920:	98bff60e 	bge	r19,r2,8110b8fc <__reset+0xfb0eb8fc>
8110b924:	d9801e04 	addi	r6,sp,120
8110b928:	b80b883a 	mov	r5,r23
8110b92c:	8009883a 	mov	r4,r16
8110b930:	11127f40 	call	811127f4 <__sprint_r>
8110b934:	103eae1e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110b938:	8c7ffc04 	addi	r17,r17,-16
8110b93c:	d8c02017 	ldw	r3,128(sp)
8110b940:	d8801f17 	ldw	r2,124(sp)
8110b944:	da000404 	addi	r8,sp,16
8110b948:	e47fef16 	blt	fp,r17,8110b908 <__reset+0xfb0eb908>
8110b94c:	9021883a 	mov	r16,r18
8110b950:	a825883a 	mov	r18,r21
8110b954:	b02b883a 	mov	r21,r22
8110b958:	882d883a 	mov	r22,r17
8110b95c:	dc402917 	ldw	r17,164(sp)
8110b960:	d9002b17 	ldw	r4,172(sp)
8110b964:	1d87883a 	add	r3,r3,r22
8110b968:	10800044 	addi	r2,r2,1
8110b96c:	41000015 	stw	r4,0(r8)
8110b970:	45800115 	stw	r22,4(r8)
8110b974:	d8c02015 	stw	r3,128(sp)
8110b978:	d8801f15 	stw	r2,124(sp)
8110b97c:	010001c4 	movi	r4,7
8110b980:	2081ee16 	blt	r4,r2,8110c13c <___vfprintf_internal_r+0x1154>
8110b984:	42000204 	addi	r8,r8,8
8110b988:	9080400c 	andi	r2,r18,256
8110b98c:	1001181e 	bne	r2,zero,8110bdf0 <___vfprintf_internal_r+0xe08>
8110b990:	d9402e17 	ldw	r5,184(sp)
8110b994:	d8801f17 	ldw	r2,124(sp)
8110b998:	44000015 	stw	r16,0(r8)
8110b99c:	1947883a 	add	r3,r3,r5
8110b9a0:	10800044 	addi	r2,r2,1
8110b9a4:	41400115 	stw	r5,4(r8)
8110b9a8:	d8c02015 	stw	r3,128(sp)
8110b9ac:	d8801f15 	stw	r2,124(sp)
8110b9b0:	010001c4 	movi	r4,7
8110b9b4:	2081d316 	blt	r4,r2,8110c104 <___vfprintf_internal_r+0x111c>
8110b9b8:	42000204 	addi	r8,r8,8
8110b9bc:	9480010c 	andi	r18,r18,4
8110b9c0:	90003226 	beq	r18,zero,8110ba8c <___vfprintf_internal_r+0xaa4>
8110b9c4:	d9403117 	ldw	r5,196(sp)
8110b9c8:	d8802a17 	ldw	r2,168(sp)
8110b9cc:	28a1c83a 	sub	r16,r5,r2
8110b9d0:	04002e0e 	bge	zero,r16,8110ba8c <___vfprintf_internal_r+0xaa4>
8110b9d4:	04400404 	movi	r17,16
8110b9d8:	d8801f17 	ldw	r2,124(sp)
8110b9dc:	8c04a20e 	bge	r17,r16,8110cc68 <___vfprintf_internal_r+0x1c80>
8110b9e0:	016044b4 	movhi	r5,33042
8110b9e4:	29762584 	addi	r5,r5,-10090
8110b9e8:	d9403515 	stw	r5,212(sp)
8110b9ec:	048001c4 	movi	r18,7
8110b9f0:	dcc02c17 	ldw	r19,176(sp)
8110b9f4:	00000306 	br	8110ba04 <___vfprintf_internal_r+0xa1c>
8110b9f8:	843ffc04 	addi	r16,r16,-16
8110b9fc:	42000204 	addi	r8,r8,8
8110ba00:	8c00130e 	bge	r17,r16,8110ba50 <___vfprintf_internal_r+0xa68>
8110ba04:	012044b4 	movhi	r4,33042
8110ba08:	18c00404 	addi	r3,r3,16
8110ba0c:	10800044 	addi	r2,r2,1
8110ba10:	21362584 	addi	r4,r4,-10090
8110ba14:	41000015 	stw	r4,0(r8)
8110ba18:	44400115 	stw	r17,4(r8)
8110ba1c:	d8c02015 	stw	r3,128(sp)
8110ba20:	d8801f15 	stw	r2,124(sp)
8110ba24:	90bff40e 	bge	r18,r2,8110b9f8 <__reset+0xfb0eb9f8>
8110ba28:	d9801e04 	addi	r6,sp,120
8110ba2c:	b80b883a 	mov	r5,r23
8110ba30:	9809883a 	mov	r4,r19
8110ba34:	11127f40 	call	811127f4 <__sprint_r>
8110ba38:	103e6d1e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110ba3c:	843ffc04 	addi	r16,r16,-16
8110ba40:	d8c02017 	ldw	r3,128(sp)
8110ba44:	d8801f17 	ldw	r2,124(sp)
8110ba48:	da000404 	addi	r8,sp,16
8110ba4c:	8c3fed16 	blt	r17,r16,8110ba04 <__reset+0xfb0eba04>
8110ba50:	d9403517 	ldw	r5,212(sp)
8110ba54:	1c07883a 	add	r3,r3,r16
8110ba58:	10800044 	addi	r2,r2,1
8110ba5c:	41400015 	stw	r5,0(r8)
8110ba60:	44000115 	stw	r16,4(r8)
8110ba64:	d8c02015 	stw	r3,128(sp)
8110ba68:	d8801f15 	stw	r2,124(sp)
8110ba6c:	010001c4 	movi	r4,7
8110ba70:	2080060e 	bge	r4,r2,8110ba8c <___vfprintf_internal_r+0xaa4>
8110ba74:	d9002c17 	ldw	r4,176(sp)
8110ba78:	d9801e04 	addi	r6,sp,120
8110ba7c:	b80b883a 	mov	r5,r23
8110ba80:	11127f40 	call	811127f4 <__sprint_r>
8110ba84:	103e5a1e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110ba88:	d8c02017 	ldw	r3,128(sp)
8110ba8c:	d8803117 	ldw	r2,196(sp)
8110ba90:	d9002a17 	ldw	r4,168(sp)
8110ba94:	1100010e 	bge	r2,r4,8110ba9c <___vfprintf_internal_r+0xab4>
8110ba98:	2005883a 	mov	r2,r4
8110ba9c:	d9402f17 	ldw	r5,188(sp)
8110baa0:	288b883a 	add	r5,r5,r2
8110baa4:	d9402f15 	stw	r5,188(sp)
8110baa8:	18019e1e 	bne	r3,zero,8110c124 <___vfprintf_internal_r+0x113c>
8110baac:	a8800007 	ldb	r2,0(r21)
8110bab0:	d8001f15 	stw	zero,124(sp)
8110bab4:	da000404 	addi	r8,sp,16
8110bab8:	103d851e 	bne	r2,zero,8110b0d0 <__reset+0xfb0eb0d0>
8110babc:	a821883a 	mov	r16,r21
8110bac0:	003d9b06 	br	8110b130 <__reset+0xfb0eb130>
8110bac4:	18c03fcc 	andi	r3,r3,255
8110bac8:	1805c11e 	bne	r3,zero,8110d1d0 <___vfprintf_internal_r+0x21e8>
8110bacc:	94800414 	ori	r18,r18,16
8110bad0:	9080080c 	andi	r2,r18,32
8110bad4:	10020c26 	beq	r2,zero,8110c308 <___vfprintf_internal_r+0x1320>
8110bad8:	d8802d17 	ldw	r2,180(sp)
8110badc:	d9002917 	ldw	r4,164(sp)
8110bae0:	d8002785 	stb	zero,158(sp)
8110bae4:	10c00204 	addi	r3,r2,8
8110bae8:	14c00017 	ldw	r19,0(r2)
8110baec:	15800117 	ldw	r22,4(r2)
8110baf0:	20040f16 	blt	r4,zero,8110cb30 <___vfprintf_internal_r+0x1b48>
8110baf4:	013fdfc4 	movi	r4,-129
8110baf8:	9d84b03a 	or	r2,r19,r22
8110bafc:	d8c02d15 	stw	r3,180(sp)
8110bb00:	9124703a 	and	r18,r18,r4
8110bb04:	0039883a 	mov	fp,zero
8110bb08:	103e891e 	bne	r2,zero,8110b530 <__reset+0xfb0eb530>
8110bb0c:	d9002917 	ldw	r4,164(sp)
8110bb10:	2002c11e 	bne	r4,zero,8110c618 <___vfprintf_internal_r+0x1630>
8110bb14:	d8002915 	stw	zero,164(sp)
8110bb18:	d8002e15 	stw	zero,184(sp)
8110bb1c:	dc001e04 	addi	r16,sp,120
8110bb20:	003ef806 	br	8110b704 <__reset+0xfb0eb704>
8110bb24:	18c03fcc 	andi	r3,r3,255
8110bb28:	18059d1e 	bne	r3,zero,8110d1a0 <___vfprintf_internal_r+0x21b8>
8110bb2c:	016044b4 	movhi	r5,33042
8110bb30:	29761504 	addi	r5,r5,-10156
8110bb34:	d9403915 	stw	r5,228(sp)
8110bb38:	9080080c 	andi	r2,r18,32
8110bb3c:	10005226 	beq	r2,zero,8110bc88 <___vfprintf_internal_r+0xca0>
8110bb40:	d8802d17 	ldw	r2,180(sp)
8110bb44:	14c00017 	ldw	r19,0(r2)
8110bb48:	15800117 	ldw	r22,4(r2)
8110bb4c:	10800204 	addi	r2,r2,8
8110bb50:	d8802d15 	stw	r2,180(sp)
8110bb54:	9080004c 	andi	r2,r18,1
8110bb58:	10019026 	beq	r2,zero,8110c19c <___vfprintf_internal_r+0x11b4>
8110bb5c:	9d84b03a 	or	r2,r19,r22
8110bb60:	10036926 	beq	r2,zero,8110c908 <___vfprintf_internal_r+0x1920>
8110bb64:	d8c02917 	ldw	r3,164(sp)
8110bb68:	00800c04 	movi	r2,48
8110bb6c:	d8802705 	stb	r2,156(sp)
8110bb70:	dc402745 	stb	r17,157(sp)
8110bb74:	d8002785 	stb	zero,158(sp)
8110bb78:	90800094 	ori	r2,r18,2
8110bb7c:	18045d16 	blt	r3,zero,8110ccf4 <___vfprintf_internal_r+0x1d0c>
8110bb80:	00bfdfc4 	movi	r2,-129
8110bb84:	90a4703a 	and	r18,r18,r2
8110bb88:	94800094 	ori	r18,r18,2
8110bb8c:	0039883a 	mov	fp,zero
8110bb90:	d9003917 	ldw	r4,228(sp)
8110bb94:	dc001e04 	addi	r16,sp,120
8110bb98:	988003cc 	andi	r2,r19,15
8110bb9c:	b006973a 	slli	r3,r22,28
8110bba0:	2085883a 	add	r2,r4,r2
8110bba4:	9826d13a 	srli	r19,r19,4
8110bba8:	10800003 	ldbu	r2,0(r2)
8110bbac:	b02cd13a 	srli	r22,r22,4
8110bbb0:	843fffc4 	addi	r16,r16,-1
8110bbb4:	1ce6b03a 	or	r19,r3,r19
8110bbb8:	80800005 	stb	r2,0(r16)
8110bbbc:	9d84b03a 	or	r2,r19,r22
8110bbc0:	103ff51e 	bne	r2,zero,8110bb98 <__reset+0xfb0ebb98>
8110bbc4:	d8c02817 	ldw	r3,160(sp)
8110bbc8:	1c07c83a 	sub	r3,r3,r16
8110bbcc:	d8c02e15 	stw	r3,184(sp)
8110bbd0:	003ecc06 	br	8110b704 <__reset+0xfb0eb704>
8110bbd4:	18c03fcc 	andi	r3,r3,255
8110bbd8:	183e9f26 	beq	r3,zero,8110b658 <__reset+0xfb0eb658>
8110bbdc:	d9c02785 	stb	r7,158(sp)
8110bbe0:	003e9d06 	br	8110b658 <__reset+0xfb0eb658>
8110bbe4:	00c00044 	movi	r3,1
8110bbe8:	01c00ac4 	movi	r7,43
8110bbec:	ac400007 	ldb	r17,0(r21)
8110bbf0:	003d5e06 	br	8110b16c <__reset+0xfb0eb16c>
8110bbf4:	94800814 	ori	r18,r18,32
8110bbf8:	ac400007 	ldb	r17,0(r21)
8110bbfc:	003d5b06 	br	8110b16c <__reset+0xfb0eb16c>
8110bc00:	d8c02d17 	ldw	r3,180(sp)
8110bc04:	d8002785 	stb	zero,158(sp)
8110bc08:	1c000017 	ldw	r16,0(r3)
8110bc0c:	1cc00104 	addi	r19,r3,4
8110bc10:	80041926 	beq	r16,zero,8110cc78 <___vfprintf_internal_r+0x1c90>
8110bc14:	d9002917 	ldw	r4,164(sp)
8110bc18:	2003d016 	blt	r4,zero,8110cb5c <___vfprintf_internal_r+0x1b74>
8110bc1c:	200d883a 	mov	r6,r4
8110bc20:	000b883a 	mov	r5,zero
8110bc24:	8009883a 	mov	r4,r16
8110bc28:	da003d15 	stw	r8,244(sp)
8110bc2c:	11107f80 	call	811107f8 <memchr>
8110bc30:	da003d17 	ldw	r8,244(sp)
8110bc34:	10045426 	beq	r2,zero,8110cd88 <___vfprintf_internal_r+0x1da0>
8110bc38:	1405c83a 	sub	r2,r2,r16
8110bc3c:	d8802e15 	stw	r2,184(sp)
8110bc40:	1003cc16 	blt	r2,zero,8110cb74 <___vfprintf_internal_r+0x1b8c>
8110bc44:	df002783 	ldbu	fp,158(sp)
8110bc48:	d8802a15 	stw	r2,168(sp)
8110bc4c:	dcc02d15 	stw	r19,180(sp)
8110bc50:	d8002915 	stw	zero,164(sp)
8110bc54:	d8003215 	stw	zero,200(sp)
8110bc58:	003eb006 	br	8110b71c <__reset+0xfb0eb71c>
8110bc5c:	18c03fcc 	andi	r3,r3,255
8110bc60:	183f9b26 	beq	r3,zero,8110bad0 <__reset+0xfb0ebad0>
8110bc64:	d9c02785 	stb	r7,158(sp)
8110bc68:	003f9906 	br	8110bad0 <__reset+0xfb0ebad0>
8110bc6c:	18c03fcc 	andi	r3,r3,255
8110bc70:	1805551e 	bne	r3,zero,8110d1c8 <___vfprintf_internal_r+0x21e0>
8110bc74:	016044b4 	movhi	r5,33042
8110bc78:	29761a04 	addi	r5,r5,-10136
8110bc7c:	d9403915 	stw	r5,228(sp)
8110bc80:	9080080c 	andi	r2,r18,32
8110bc84:	103fae1e 	bne	r2,zero,8110bb40 <__reset+0xfb0ebb40>
8110bc88:	9080040c 	andi	r2,r18,16
8110bc8c:	1002de26 	beq	r2,zero,8110c808 <___vfprintf_internal_r+0x1820>
8110bc90:	d8c02d17 	ldw	r3,180(sp)
8110bc94:	002d883a 	mov	r22,zero
8110bc98:	1cc00017 	ldw	r19,0(r3)
8110bc9c:	18c00104 	addi	r3,r3,4
8110bca0:	d8c02d15 	stw	r3,180(sp)
8110bca4:	003fab06 	br	8110bb54 <__reset+0xfb0ebb54>
8110bca8:	38803fcc 	andi	r2,r7,255
8110bcac:	1080201c 	xori	r2,r2,128
8110bcb0:	10bfe004 	addi	r2,r2,-128
8110bcb4:	1002d21e 	bne	r2,zero,8110c800 <___vfprintf_internal_r+0x1818>
8110bcb8:	00c00044 	movi	r3,1
8110bcbc:	01c00804 	movi	r7,32
8110bcc0:	ac400007 	ldb	r17,0(r21)
8110bcc4:	003d2906 	br	8110b16c <__reset+0xfb0eb16c>
8110bcc8:	94800054 	ori	r18,r18,1
8110bccc:	ac400007 	ldb	r17,0(r21)
8110bcd0:	003d2606 	br	8110b16c <__reset+0xfb0eb16c>
8110bcd4:	18c03fcc 	andi	r3,r3,255
8110bcd8:	183e0526 	beq	r3,zero,8110b4f0 <__reset+0xfb0eb4f0>
8110bcdc:	d9c02785 	stb	r7,158(sp)
8110bce0:	003e0306 	br	8110b4f0 <__reset+0xfb0eb4f0>
8110bce4:	94801014 	ori	r18,r18,64
8110bce8:	ac400007 	ldb	r17,0(r21)
8110bcec:	003d1f06 	br	8110b16c <__reset+0xfb0eb16c>
8110bcf0:	ac400007 	ldb	r17,0(r21)
8110bcf4:	8a438726 	beq	r17,r9,8110cb14 <___vfprintf_internal_r+0x1b2c>
8110bcf8:	94800414 	ori	r18,r18,16
8110bcfc:	003d1b06 	br	8110b16c <__reset+0xfb0eb16c>
8110bd00:	18c03fcc 	andi	r3,r3,255
8110bd04:	1805341e 	bne	r3,zero,8110d1d8 <___vfprintf_internal_r+0x21f0>
8110bd08:	9080080c 	andi	r2,r18,32
8110bd0c:	1002cd26 	beq	r2,zero,8110c844 <___vfprintf_internal_r+0x185c>
8110bd10:	d9402d17 	ldw	r5,180(sp)
8110bd14:	d9002f17 	ldw	r4,188(sp)
8110bd18:	28800017 	ldw	r2,0(r5)
8110bd1c:	2007d7fa 	srai	r3,r4,31
8110bd20:	29400104 	addi	r5,r5,4
8110bd24:	d9402d15 	stw	r5,180(sp)
8110bd28:	11000015 	stw	r4,0(r2)
8110bd2c:	10c00115 	stw	r3,4(r2)
8110bd30:	003ce506 	br	8110b0c8 <__reset+0xfb0eb0c8>
8110bd34:	d8c02d17 	ldw	r3,180(sp)
8110bd38:	d9002d17 	ldw	r4,180(sp)
8110bd3c:	d8002785 	stb	zero,158(sp)
8110bd40:	18800017 	ldw	r2,0(r3)
8110bd44:	21000104 	addi	r4,r4,4
8110bd48:	00c00044 	movi	r3,1
8110bd4c:	d8c02a15 	stw	r3,168(sp)
8110bd50:	d8801405 	stb	r2,80(sp)
8110bd54:	d9002d15 	stw	r4,180(sp)
8110bd58:	d8c02e15 	stw	r3,184(sp)
8110bd5c:	d8002915 	stw	zero,164(sp)
8110bd60:	d8003215 	stw	zero,200(sp)
8110bd64:	dc001404 	addi	r16,sp,80
8110bd68:	0039883a 	mov	fp,zero
8110bd6c:	003e7206 	br	8110b738 <__reset+0xfb0eb738>
8110bd70:	012044b4 	movhi	r4,33042
8110bd74:	21361a04 	addi	r4,r4,-10136
8110bd78:	0039883a 	mov	fp,zero
8110bd7c:	d9003915 	stw	r4,228(sp)
8110bd80:	04401e04 	movi	r17,120
8110bd84:	003f8206 	br	8110bb90 <__reset+0xfb0ebb90>
8110bd88:	18c03fcc 	andi	r3,r3,255
8110bd8c:	1805061e 	bne	r3,zero,8110d1a8 <___vfprintf_internal_r+0x21c0>
8110bd90:	883d9126 	beq	r17,zero,8110b3d8 <__reset+0xfb0eb3d8>
8110bd94:	00c00044 	movi	r3,1
8110bd98:	d8c02a15 	stw	r3,168(sp)
8110bd9c:	dc401405 	stb	r17,80(sp)
8110bda0:	d8002785 	stb	zero,158(sp)
8110bda4:	003fec06 	br	8110bd58 <__reset+0xfb0ebd58>
8110bda8:	016044b4 	movhi	r5,33042
8110bdac:	29761a04 	addi	r5,r5,-10136
8110bdb0:	d9403915 	stw	r5,228(sp)
8110bdb4:	d8c02d15 	stw	r3,180(sp)
8110bdb8:	1025883a 	mov	r18,r2
8110bdbc:	04401e04 	movi	r17,120
8110bdc0:	9d84b03a 	or	r2,r19,r22
8110bdc4:	1000fc1e 	bne	r2,zero,8110c1b8 <___vfprintf_internal_r+0x11d0>
8110bdc8:	0039883a 	mov	fp,zero
8110bdcc:	00800084 	movi	r2,2
8110bdd0:	10803fcc 	andi	r2,r2,255
8110bdd4:	00c00044 	movi	r3,1
8110bdd8:	10c20f26 	beq	r2,r3,8110c618 <___vfprintf_internal_r+0x1630>
8110bddc:	00c00084 	movi	r3,2
8110bde0:	10fd6326 	beq	r2,r3,8110b370 <__reset+0xfb0eb370>
8110bde4:	003e2d06 	br	8110b69c <__reset+0xfb0eb69c>
8110bde8:	d8c02017 	ldw	r3,128(sp)
8110bdec:	003e9306 	br	8110b83c <__reset+0xfb0eb83c>
8110bdf0:	00801944 	movi	r2,101
8110bdf4:	14407e0e 	bge	r2,r17,8110bff0 <___vfprintf_internal_r+0x1008>
8110bdf8:	d9003617 	ldw	r4,216(sp)
8110bdfc:	d9403817 	ldw	r5,224(sp)
8110be00:	000d883a 	mov	r6,zero
8110be04:	000f883a 	mov	r7,zero
8110be08:	d8c03c15 	stw	r3,240(sp)
8110be0c:	da003d15 	stw	r8,244(sp)
8110be10:	111646c0 	call	8111646c <__eqdf2>
8110be14:	d8c03c17 	ldw	r3,240(sp)
8110be18:	da003d17 	ldw	r8,244(sp)
8110be1c:	1000f71e 	bne	r2,zero,8110c1fc <___vfprintf_internal_r+0x1214>
8110be20:	d8801f17 	ldw	r2,124(sp)
8110be24:	012044b4 	movhi	r4,33042
8110be28:	21362104 	addi	r4,r4,-10108
8110be2c:	18c00044 	addi	r3,r3,1
8110be30:	10800044 	addi	r2,r2,1
8110be34:	41000015 	stw	r4,0(r8)
8110be38:	01000044 	movi	r4,1
8110be3c:	41000115 	stw	r4,4(r8)
8110be40:	d8c02015 	stw	r3,128(sp)
8110be44:	d8801f15 	stw	r2,124(sp)
8110be48:	010001c4 	movi	r4,7
8110be4c:	2082b816 	blt	r4,r2,8110c930 <___vfprintf_internal_r+0x1948>
8110be50:	42000204 	addi	r8,r8,8
8110be54:	d8802617 	ldw	r2,152(sp)
8110be58:	d9403317 	ldw	r5,204(sp)
8110be5c:	11400216 	blt	r2,r5,8110be68 <___vfprintf_internal_r+0xe80>
8110be60:	9080004c 	andi	r2,r18,1
8110be64:	103ed526 	beq	r2,zero,8110b9bc <__reset+0xfb0eb9bc>
8110be68:	d8803717 	ldw	r2,220(sp)
8110be6c:	d9003417 	ldw	r4,208(sp)
8110be70:	d9403717 	ldw	r5,220(sp)
8110be74:	1887883a 	add	r3,r3,r2
8110be78:	d8801f17 	ldw	r2,124(sp)
8110be7c:	41000015 	stw	r4,0(r8)
8110be80:	41400115 	stw	r5,4(r8)
8110be84:	10800044 	addi	r2,r2,1
8110be88:	d8c02015 	stw	r3,128(sp)
8110be8c:	d8801f15 	stw	r2,124(sp)
8110be90:	010001c4 	movi	r4,7
8110be94:	20832916 	blt	r4,r2,8110cb3c <___vfprintf_internal_r+0x1b54>
8110be98:	42000204 	addi	r8,r8,8
8110be9c:	d8803317 	ldw	r2,204(sp)
8110bea0:	143fffc4 	addi	r16,r2,-1
8110bea4:	043ec50e 	bge	zero,r16,8110b9bc <__reset+0xfb0eb9bc>
8110bea8:	04400404 	movi	r17,16
8110beac:	d8801f17 	ldw	r2,124(sp)
8110beb0:	8c00880e 	bge	r17,r16,8110c0d4 <___vfprintf_internal_r+0x10ec>
8110beb4:	016044b4 	movhi	r5,33042
8110beb8:	29762184 	addi	r5,r5,-10106
8110bebc:	d9402b15 	stw	r5,172(sp)
8110bec0:	058001c4 	movi	r22,7
8110bec4:	dcc02c17 	ldw	r19,176(sp)
8110bec8:	00000306 	br	8110bed8 <___vfprintf_internal_r+0xef0>
8110becc:	42000204 	addi	r8,r8,8
8110bed0:	843ffc04 	addi	r16,r16,-16
8110bed4:	8c00820e 	bge	r17,r16,8110c0e0 <___vfprintf_internal_r+0x10f8>
8110bed8:	18c00404 	addi	r3,r3,16
8110bedc:	10800044 	addi	r2,r2,1
8110bee0:	45000015 	stw	r20,0(r8)
8110bee4:	44400115 	stw	r17,4(r8)
8110bee8:	d8c02015 	stw	r3,128(sp)
8110beec:	d8801f15 	stw	r2,124(sp)
8110bef0:	b0bff60e 	bge	r22,r2,8110becc <__reset+0xfb0ebecc>
8110bef4:	d9801e04 	addi	r6,sp,120
8110bef8:	b80b883a 	mov	r5,r23
8110befc:	9809883a 	mov	r4,r19
8110bf00:	11127f40 	call	811127f4 <__sprint_r>
8110bf04:	103d3a1e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110bf08:	d8c02017 	ldw	r3,128(sp)
8110bf0c:	d8801f17 	ldw	r2,124(sp)
8110bf10:	da000404 	addi	r8,sp,16
8110bf14:	003fee06 	br	8110bed0 <__reset+0xfb0ebed0>
8110bf18:	d9403117 	ldw	r5,196(sp)
8110bf1c:	d8802a17 	ldw	r2,168(sp)
8110bf20:	28adc83a 	sub	r22,r5,r2
8110bf24:	05be630e 	bge	zero,r22,8110b8b4 <__reset+0xfb0eb8b4>
8110bf28:	07000404 	movi	fp,16
8110bf2c:	d8801f17 	ldw	r2,124(sp)
8110bf30:	e5838f0e 	bge	fp,r22,8110cd70 <___vfprintf_internal_r+0x1d88>
8110bf34:	016044b4 	movhi	r5,33042
8110bf38:	29762184 	addi	r5,r5,-10106
8110bf3c:	dc403015 	stw	r17,192(sp)
8110bf40:	d9402b15 	stw	r5,172(sp)
8110bf44:	b023883a 	mov	r17,r22
8110bf48:	04c001c4 	movi	r19,7
8110bf4c:	a82d883a 	mov	r22,r21
8110bf50:	902b883a 	mov	r21,r18
8110bf54:	8025883a 	mov	r18,r16
8110bf58:	dc002c17 	ldw	r16,176(sp)
8110bf5c:	00000306 	br	8110bf6c <___vfprintf_internal_r+0xf84>
8110bf60:	8c7ffc04 	addi	r17,r17,-16
8110bf64:	42000204 	addi	r8,r8,8
8110bf68:	e440110e 	bge	fp,r17,8110bfb0 <___vfprintf_internal_r+0xfc8>
8110bf6c:	18c00404 	addi	r3,r3,16
8110bf70:	10800044 	addi	r2,r2,1
8110bf74:	45000015 	stw	r20,0(r8)
8110bf78:	47000115 	stw	fp,4(r8)
8110bf7c:	d8c02015 	stw	r3,128(sp)
8110bf80:	d8801f15 	stw	r2,124(sp)
8110bf84:	98bff60e 	bge	r19,r2,8110bf60 <__reset+0xfb0ebf60>
8110bf88:	d9801e04 	addi	r6,sp,120
8110bf8c:	b80b883a 	mov	r5,r23
8110bf90:	8009883a 	mov	r4,r16
8110bf94:	11127f40 	call	811127f4 <__sprint_r>
8110bf98:	103d151e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110bf9c:	8c7ffc04 	addi	r17,r17,-16
8110bfa0:	d8c02017 	ldw	r3,128(sp)
8110bfa4:	d8801f17 	ldw	r2,124(sp)
8110bfa8:	da000404 	addi	r8,sp,16
8110bfac:	e47fef16 	blt	fp,r17,8110bf6c <__reset+0xfb0ebf6c>
8110bfb0:	9021883a 	mov	r16,r18
8110bfb4:	a825883a 	mov	r18,r21
8110bfb8:	b02b883a 	mov	r21,r22
8110bfbc:	882d883a 	mov	r22,r17
8110bfc0:	dc403017 	ldw	r17,192(sp)
8110bfc4:	d9002b17 	ldw	r4,172(sp)
8110bfc8:	1d87883a 	add	r3,r3,r22
8110bfcc:	10800044 	addi	r2,r2,1
8110bfd0:	41000015 	stw	r4,0(r8)
8110bfd4:	45800115 	stw	r22,4(r8)
8110bfd8:	d8c02015 	stw	r3,128(sp)
8110bfdc:	d8801f15 	stw	r2,124(sp)
8110bfe0:	010001c4 	movi	r4,7
8110bfe4:	20818e16 	blt	r4,r2,8110c620 <___vfprintf_internal_r+0x1638>
8110bfe8:	42000204 	addi	r8,r8,8
8110bfec:	003e3106 	br	8110b8b4 <__reset+0xfb0eb8b4>
8110bff0:	d9403317 	ldw	r5,204(sp)
8110bff4:	00800044 	movi	r2,1
8110bff8:	18c00044 	addi	r3,r3,1
8110bffc:	1141530e 	bge	r2,r5,8110c54c <___vfprintf_internal_r+0x1564>
8110c000:	dc401f17 	ldw	r17,124(sp)
8110c004:	00800044 	movi	r2,1
8110c008:	40800115 	stw	r2,4(r8)
8110c00c:	8c400044 	addi	r17,r17,1
8110c010:	44000015 	stw	r16,0(r8)
8110c014:	d8c02015 	stw	r3,128(sp)
8110c018:	dc401f15 	stw	r17,124(sp)
8110c01c:	008001c4 	movi	r2,7
8110c020:	14416b16 	blt	r2,r17,8110c5d0 <___vfprintf_internal_r+0x15e8>
8110c024:	42000204 	addi	r8,r8,8
8110c028:	d8803717 	ldw	r2,220(sp)
8110c02c:	d9003417 	ldw	r4,208(sp)
8110c030:	8c400044 	addi	r17,r17,1
8110c034:	10c7883a 	add	r3,r2,r3
8110c038:	40800115 	stw	r2,4(r8)
8110c03c:	41000015 	stw	r4,0(r8)
8110c040:	d8c02015 	stw	r3,128(sp)
8110c044:	dc401f15 	stw	r17,124(sp)
8110c048:	008001c4 	movi	r2,7
8110c04c:	14416916 	blt	r2,r17,8110c5f4 <___vfprintf_internal_r+0x160c>
8110c050:	45800204 	addi	r22,r8,8
8110c054:	d9003617 	ldw	r4,216(sp)
8110c058:	d9403817 	ldw	r5,224(sp)
8110c05c:	000d883a 	mov	r6,zero
8110c060:	000f883a 	mov	r7,zero
8110c064:	d8c03c15 	stw	r3,240(sp)
8110c068:	111646c0 	call	8111646c <__eqdf2>
8110c06c:	d8c03c17 	ldw	r3,240(sp)
8110c070:	1000bc26 	beq	r2,zero,8110c364 <___vfprintf_internal_r+0x137c>
8110c074:	d9403317 	ldw	r5,204(sp)
8110c078:	84000044 	addi	r16,r16,1
8110c07c:	8c400044 	addi	r17,r17,1
8110c080:	28bfffc4 	addi	r2,r5,-1
8110c084:	1887883a 	add	r3,r3,r2
8110c088:	b0800115 	stw	r2,4(r22)
8110c08c:	b4000015 	stw	r16,0(r22)
8110c090:	d8c02015 	stw	r3,128(sp)
8110c094:	dc401f15 	stw	r17,124(sp)
8110c098:	008001c4 	movi	r2,7
8110c09c:	14414316 	blt	r2,r17,8110c5ac <___vfprintf_internal_r+0x15c4>
8110c0a0:	b5800204 	addi	r22,r22,8
8110c0a4:	d9003a17 	ldw	r4,232(sp)
8110c0a8:	df0022c4 	addi	fp,sp,139
8110c0ac:	8c400044 	addi	r17,r17,1
8110c0b0:	20c7883a 	add	r3,r4,r3
8110c0b4:	b7000015 	stw	fp,0(r22)
8110c0b8:	b1000115 	stw	r4,4(r22)
8110c0bc:	d8c02015 	stw	r3,128(sp)
8110c0c0:	dc401f15 	stw	r17,124(sp)
8110c0c4:	008001c4 	movi	r2,7
8110c0c8:	14400e16 	blt	r2,r17,8110c104 <___vfprintf_internal_r+0x111c>
8110c0cc:	b2000204 	addi	r8,r22,8
8110c0d0:	003e3a06 	br	8110b9bc <__reset+0xfb0eb9bc>
8110c0d4:	012044b4 	movhi	r4,33042
8110c0d8:	21362184 	addi	r4,r4,-10106
8110c0dc:	d9002b15 	stw	r4,172(sp)
8110c0e0:	d9002b17 	ldw	r4,172(sp)
8110c0e4:	1c07883a 	add	r3,r3,r16
8110c0e8:	44000115 	stw	r16,4(r8)
8110c0ec:	41000015 	stw	r4,0(r8)
8110c0f0:	10800044 	addi	r2,r2,1
8110c0f4:	d8c02015 	stw	r3,128(sp)
8110c0f8:	d8801f15 	stw	r2,124(sp)
8110c0fc:	010001c4 	movi	r4,7
8110c100:	20be2d0e 	bge	r4,r2,8110b9b8 <__reset+0xfb0eb9b8>
8110c104:	d9002c17 	ldw	r4,176(sp)
8110c108:	d9801e04 	addi	r6,sp,120
8110c10c:	b80b883a 	mov	r5,r23
8110c110:	11127f40 	call	811127f4 <__sprint_r>
8110c114:	103cb61e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c118:	d8c02017 	ldw	r3,128(sp)
8110c11c:	da000404 	addi	r8,sp,16
8110c120:	003e2606 	br	8110b9bc <__reset+0xfb0eb9bc>
8110c124:	d9002c17 	ldw	r4,176(sp)
8110c128:	d9801e04 	addi	r6,sp,120
8110c12c:	b80b883a 	mov	r5,r23
8110c130:	11127f40 	call	811127f4 <__sprint_r>
8110c134:	103e5d26 	beq	r2,zero,8110baac <__reset+0xfb0ebaac>
8110c138:	003cad06 	br	8110b3f0 <__reset+0xfb0eb3f0>
8110c13c:	d9002c17 	ldw	r4,176(sp)
8110c140:	d9801e04 	addi	r6,sp,120
8110c144:	b80b883a 	mov	r5,r23
8110c148:	11127f40 	call	811127f4 <__sprint_r>
8110c14c:	103ca81e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c150:	d8c02017 	ldw	r3,128(sp)
8110c154:	da000404 	addi	r8,sp,16
8110c158:	003e0b06 	br	8110b988 <__reset+0xfb0eb988>
8110c15c:	d9002c17 	ldw	r4,176(sp)
8110c160:	d9801e04 	addi	r6,sp,120
8110c164:	b80b883a 	mov	r5,r23
8110c168:	11127f40 	call	811127f4 <__sprint_r>
8110c16c:	103ca01e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c170:	d8c02017 	ldw	r3,128(sp)
8110c174:	da000404 	addi	r8,sp,16
8110c178:	003dbd06 	br	8110b870 <__reset+0xfb0eb870>
8110c17c:	d9002c17 	ldw	r4,176(sp)
8110c180:	d9801e04 	addi	r6,sp,120
8110c184:	b80b883a 	mov	r5,r23
8110c188:	11127f40 	call	811127f4 <__sprint_r>
8110c18c:	103c981e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c190:	d8c02017 	ldw	r3,128(sp)
8110c194:	da000404 	addi	r8,sp,16
8110c198:	003dc306 	br	8110b8a8 <__reset+0xfb0eb8a8>
8110c19c:	d8802917 	ldw	r2,164(sp)
8110c1a0:	d8002785 	stb	zero,158(sp)
8110c1a4:	103f0616 	blt	r2,zero,8110bdc0 <__reset+0xfb0ebdc0>
8110c1a8:	00ffdfc4 	movi	r3,-129
8110c1ac:	9d84b03a 	or	r2,r19,r22
8110c1b0:	90e4703a 	and	r18,r18,r3
8110c1b4:	103c6b26 	beq	r2,zero,8110b364 <__reset+0xfb0eb364>
8110c1b8:	0039883a 	mov	fp,zero
8110c1bc:	003e7406 	br	8110bb90 <__reset+0xfb0ebb90>
8110c1c0:	9080040c 	andi	r2,r18,16
8110c1c4:	1001b326 	beq	r2,zero,8110c894 <___vfprintf_internal_r+0x18ac>
8110c1c8:	d9002d17 	ldw	r4,180(sp)
8110c1cc:	d9402917 	ldw	r5,164(sp)
8110c1d0:	d8002785 	stb	zero,158(sp)
8110c1d4:	20800104 	addi	r2,r4,4
8110c1d8:	24c00017 	ldw	r19,0(r4)
8110c1dc:	002d883a 	mov	r22,zero
8110c1e0:	2801b516 	blt	r5,zero,8110c8b8 <___vfprintf_internal_r+0x18d0>
8110c1e4:	00ffdfc4 	movi	r3,-129
8110c1e8:	d8802d15 	stw	r2,180(sp)
8110c1ec:	90e4703a 	and	r18,r18,r3
8110c1f0:	983d2726 	beq	r19,zero,8110b690 <__reset+0xfb0eb690>
8110c1f4:	0039883a 	mov	fp,zero
8110c1f8:	003d2a06 	br	8110b6a4 <__reset+0xfb0eb6a4>
8110c1fc:	dc402617 	ldw	r17,152(sp)
8110c200:	0441d30e 	bge	zero,r17,8110c950 <___vfprintf_internal_r+0x1968>
8110c204:	dc403217 	ldw	r17,200(sp)
8110c208:	d8803317 	ldw	r2,204(sp)
8110c20c:	1440010e 	bge	r2,r17,8110c214 <___vfprintf_internal_r+0x122c>
8110c210:	1023883a 	mov	r17,r2
8110c214:	04400a0e 	bge	zero,r17,8110c240 <___vfprintf_internal_r+0x1258>
8110c218:	d8801f17 	ldw	r2,124(sp)
8110c21c:	1c47883a 	add	r3,r3,r17
8110c220:	44000015 	stw	r16,0(r8)
8110c224:	10800044 	addi	r2,r2,1
8110c228:	44400115 	stw	r17,4(r8)
8110c22c:	d8c02015 	stw	r3,128(sp)
8110c230:	d8801f15 	stw	r2,124(sp)
8110c234:	010001c4 	movi	r4,7
8110c238:	20826516 	blt	r4,r2,8110cbd0 <___vfprintf_internal_r+0x1be8>
8110c23c:	42000204 	addi	r8,r8,8
8110c240:	88026116 	blt	r17,zero,8110cbc8 <___vfprintf_internal_r+0x1be0>
8110c244:	d9003217 	ldw	r4,200(sp)
8110c248:	2463c83a 	sub	r17,r4,r17
8110c24c:	04407b0e 	bge	zero,r17,8110c43c <___vfprintf_internal_r+0x1454>
8110c250:	05800404 	movi	r22,16
8110c254:	d8801f17 	ldw	r2,124(sp)
8110c258:	b4419d0e 	bge	r22,r17,8110c8d0 <___vfprintf_internal_r+0x18e8>
8110c25c:	012044b4 	movhi	r4,33042
8110c260:	21362184 	addi	r4,r4,-10106
8110c264:	d9002b15 	stw	r4,172(sp)
8110c268:	070001c4 	movi	fp,7
8110c26c:	dcc02c17 	ldw	r19,176(sp)
8110c270:	00000306 	br	8110c280 <___vfprintf_internal_r+0x1298>
8110c274:	42000204 	addi	r8,r8,8
8110c278:	8c7ffc04 	addi	r17,r17,-16
8110c27c:	b441970e 	bge	r22,r17,8110c8dc <___vfprintf_internal_r+0x18f4>
8110c280:	18c00404 	addi	r3,r3,16
8110c284:	10800044 	addi	r2,r2,1
8110c288:	45000015 	stw	r20,0(r8)
8110c28c:	45800115 	stw	r22,4(r8)
8110c290:	d8c02015 	stw	r3,128(sp)
8110c294:	d8801f15 	stw	r2,124(sp)
8110c298:	e0bff60e 	bge	fp,r2,8110c274 <__reset+0xfb0ec274>
8110c29c:	d9801e04 	addi	r6,sp,120
8110c2a0:	b80b883a 	mov	r5,r23
8110c2a4:	9809883a 	mov	r4,r19
8110c2a8:	11127f40 	call	811127f4 <__sprint_r>
8110c2ac:	103c501e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c2b0:	d8c02017 	ldw	r3,128(sp)
8110c2b4:	d8801f17 	ldw	r2,124(sp)
8110c2b8:	da000404 	addi	r8,sp,16
8110c2bc:	003fee06 	br	8110c278 <__reset+0xfb0ec278>
8110c2c0:	d9002c17 	ldw	r4,176(sp)
8110c2c4:	d9801e04 	addi	r6,sp,120
8110c2c8:	b80b883a 	mov	r5,r23
8110c2cc:	11127f40 	call	811127f4 <__sprint_r>
8110c2d0:	103c471e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c2d4:	d8c02017 	ldw	r3,128(sp)
8110c2d8:	df002787 	ldb	fp,158(sp)
8110c2dc:	da000404 	addi	r8,sp,16
8110c2e0:	003d5606 	br	8110b83c <__reset+0xfb0eb83c>
8110c2e4:	9080040c 	andi	r2,r18,16
8110c2e8:	10016126 	beq	r2,zero,8110c870 <___vfprintf_internal_r+0x1888>
8110c2ec:	d8802d17 	ldw	r2,180(sp)
8110c2f0:	14c00017 	ldw	r19,0(r2)
8110c2f4:	10800104 	addi	r2,r2,4
8110c2f8:	d8802d15 	stw	r2,180(sp)
8110c2fc:	982dd7fa 	srai	r22,r19,31
8110c300:	b005883a 	mov	r2,r22
8110c304:	003c8206 	br	8110b510 <__reset+0xfb0eb510>
8110c308:	9080040c 	andi	r2,r18,16
8110c30c:	10003526 	beq	r2,zero,8110c3e4 <___vfprintf_internal_r+0x13fc>
8110c310:	d9402d17 	ldw	r5,180(sp)
8110c314:	d8c02917 	ldw	r3,164(sp)
8110c318:	d8002785 	stb	zero,158(sp)
8110c31c:	28800104 	addi	r2,r5,4
8110c320:	2cc00017 	ldw	r19,0(r5)
8110c324:	002d883a 	mov	r22,zero
8110c328:	18003716 	blt	r3,zero,8110c408 <___vfprintf_internal_r+0x1420>
8110c32c:	00ffdfc4 	movi	r3,-129
8110c330:	d8802d15 	stw	r2,180(sp)
8110c334:	90e4703a 	and	r18,r18,r3
8110c338:	0039883a 	mov	fp,zero
8110c33c:	983df326 	beq	r19,zero,8110bb0c <__reset+0xfb0ebb0c>
8110c340:	00800244 	movi	r2,9
8110c344:	14fc7b36 	bltu	r2,r19,8110b534 <__reset+0xfb0eb534>
8110c348:	d8c02817 	ldw	r3,160(sp)
8110c34c:	dc001dc4 	addi	r16,sp,119
8110c350:	9cc00c04 	addi	r19,r19,48
8110c354:	1c07c83a 	sub	r3,r3,r16
8110c358:	dcc01dc5 	stb	r19,119(sp)
8110c35c:	d8c02e15 	stw	r3,184(sp)
8110c360:	003ce806 	br	8110b704 <__reset+0xfb0eb704>
8110c364:	d8803317 	ldw	r2,204(sp)
8110c368:	143fffc4 	addi	r16,r2,-1
8110c36c:	043f4d0e 	bge	zero,r16,8110c0a4 <__reset+0xfb0ec0a4>
8110c370:	07000404 	movi	fp,16
8110c374:	e400810e 	bge	fp,r16,8110c57c <___vfprintf_internal_r+0x1594>
8110c378:	016044b4 	movhi	r5,33042
8110c37c:	29762184 	addi	r5,r5,-10106
8110c380:	d9402b15 	stw	r5,172(sp)
8110c384:	01c001c4 	movi	r7,7
8110c388:	dcc02c17 	ldw	r19,176(sp)
8110c38c:	00000306 	br	8110c39c <___vfprintf_internal_r+0x13b4>
8110c390:	b5800204 	addi	r22,r22,8
8110c394:	843ffc04 	addi	r16,r16,-16
8110c398:	e4007b0e 	bge	fp,r16,8110c588 <___vfprintf_internal_r+0x15a0>
8110c39c:	18c00404 	addi	r3,r3,16
8110c3a0:	8c400044 	addi	r17,r17,1
8110c3a4:	b5000015 	stw	r20,0(r22)
8110c3a8:	b7000115 	stw	fp,4(r22)
8110c3ac:	d8c02015 	stw	r3,128(sp)
8110c3b0:	dc401f15 	stw	r17,124(sp)
8110c3b4:	3c7ff60e 	bge	r7,r17,8110c390 <__reset+0xfb0ec390>
8110c3b8:	d9801e04 	addi	r6,sp,120
8110c3bc:	b80b883a 	mov	r5,r23
8110c3c0:	9809883a 	mov	r4,r19
8110c3c4:	d9c03c15 	stw	r7,240(sp)
8110c3c8:	11127f40 	call	811127f4 <__sprint_r>
8110c3cc:	d9c03c17 	ldw	r7,240(sp)
8110c3d0:	103c071e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c3d4:	d8c02017 	ldw	r3,128(sp)
8110c3d8:	dc401f17 	ldw	r17,124(sp)
8110c3dc:	dd800404 	addi	r22,sp,16
8110c3e0:	003fec06 	br	8110c394 <__reset+0xfb0ec394>
8110c3e4:	9080100c 	andi	r2,r18,64
8110c3e8:	d8002785 	stb	zero,158(sp)
8110c3ec:	10010e26 	beq	r2,zero,8110c828 <___vfprintf_internal_r+0x1840>
8110c3f0:	d9002d17 	ldw	r4,180(sp)
8110c3f4:	d9402917 	ldw	r5,164(sp)
8110c3f8:	002d883a 	mov	r22,zero
8110c3fc:	20800104 	addi	r2,r4,4
8110c400:	24c0000b 	ldhu	r19,0(r4)
8110c404:	283fc90e 	bge	r5,zero,8110c32c <__reset+0xfb0ec32c>
8110c408:	d8802d15 	stw	r2,180(sp)
8110c40c:	0039883a 	mov	fp,zero
8110c410:	9d84b03a 	or	r2,r19,r22
8110c414:	103c461e 	bne	r2,zero,8110b530 <__reset+0xfb0eb530>
8110c418:	00800044 	movi	r2,1
8110c41c:	003e6c06 	br	8110bdd0 <__reset+0xfb0ebdd0>
8110c420:	d9002c17 	ldw	r4,176(sp)
8110c424:	d9801e04 	addi	r6,sp,120
8110c428:	b80b883a 	mov	r5,r23
8110c42c:	11127f40 	call	811127f4 <__sprint_r>
8110c430:	103bef1e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c434:	d8c02017 	ldw	r3,128(sp)
8110c438:	da000404 	addi	r8,sp,16
8110c43c:	d9003217 	ldw	r4,200(sp)
8110c440:	d8802617 	ldw	r2,152(sp)
8110c444:	d9403317 	ldw	r5,204(sp)
8110c448:	8123883a 	add	r17,r16,r4
8110c44c:	11400216 	blt	r2,r5,8110c458 <___vfprintf_internal_r+0x1470>
8110c450:	9100004c 	andi	r4,r18,1
8110c454:	20000d26 	beq	r4,zero,8110c48c <___vfprintf_internal_r+0x14a4>
8110c458:	d9003717 	ldw	r4,220(sp)
8110c45c:	d9403417 	ldw	r5,208(sp)
8110c460:	1907883a 	add	r3,r3,r4
8110c464:	d9001f17 	ldw	r4,124(sp)
8110c468:	41400015 	stw	r5,0(r8)
8110c46c:	d9403717 	ldw	r5,220(sp)
8110c470:	21000044 	addi	r4,r4,1
8110c474:	d8c02015 	stw	r3,128(sp)
8110c478:	41400115 	stw	r5,4(r8)
8110c47c:	d9001f15 	stw	r4,124(sp)
8110c480:	014001c4 	movi	r5,7
8110c484:	2901e816 	blt	r5,r4,8110cc28 <___vfprintf_internal_r+0x1c40>
8110c488:	42000204 	addi	r8,r8,8
8110c48c:	d9003317 	ldw	r4,204(sp)
8110c490:	8121883a 	add	r16,r16,r4
8110c494:	2085c83a 	sub	r2,r4,r2
8110c498:	8461c83a 	sub	r16,r16,r17
8110c49c:	1400010e 	bge	r2,r16,8110c4a4 <___vfprintf_internal_r+0x14bc>
8110c4a0:	1021883a 	mov	r16,r2
8110c4a4:	04000a0e 	bge	zero,r16,8110c4d0 <___vfprintf_internal_r+0x14e8>
8110c4a8:	d9001f17 	ldw	r4,124(sp)
8110c4ac:	1c07883a 	add	r3,r3,r16
8110c4b0:	44400015 	stw	r17,0(r8)
8110c4b4:	21000044 	addi	r4,r4,1
8110c4b8:	44000115 	stw	r16,4(r8)
8110c4bc:	d8c02015 	stw	r3,128(sp)
8110c4c0:	d9001f15 	stw	r4,124(sp)
8110c4c4:	014001c4 	movi	r5,7
8110c4c8:	2901fb16 	blt	r5,r4,8110ccb8 <___vfprintf_internal_r+0x1cd0>
8110c4cc:	42000204 	addi	r8,r8,8
8110c4d0:	8001f716 	blt	r16,zero,8110ccb0 <___vfprintf_internal_r+0x1cc8>
8110c4d4:	1421c83a 	sub	r16,r2,r16
8110c4d8:	043d380e 	bge	zero,r16,8110b9bc <__reset+0xfb0eb9bc>
8110c4dc:	04400404 	movi	r17,16
8110c4e0:	d8801f17 	ldw	r2,124(sp)
8110c4e4:	8c3efb0e 	bge	r17,r16,8110c0d4 <__reset+0xfb0ec0d4>
8110c4e8:	016044b4 	movhi	r5,33042
8110c4ec:	29762184 	addi	r5,r5,-10106
8110c4f0:	d9402b15 	stw	r5,172(sp)
8110c4f4:	058001c4 	movi	r22,7
8110c4f8:	dcc02c17 	ldw	r19,176(sp)
8110c4fc:	00000306 	br	8110c50c <___vfprintf_internal_r+0x1524>
8110c500:	42000204 	addi	r8,r8,8
8110c504:	843ffc04 	addi	r16,r16,-16
8110c508:	8c3ef50e 	bge	r17,r16,8110c0e0 <__reset+0xfb0ec0e0>
8110c50c:	18c00404 	addi	r3,r3,16
8110c510:	10800044 	addi	r2,r2,1
8110c514:	45000015 	stw	r20,0(r8)
8110c518:	44400115 	stw	r17,4(r8)
8110c51c:	d8c02015 	stw	r3,128(sp)
8110c520:	d8801f15 	stw	r2,124(sp)
8110c524:	b0bff60e 	bge	r22,r2,8110c500 <__reset+0xfb0ec500>
8110c528:	d9801e04 	addi	r6,sp,120
8110c52c:	b80b883a 	mov	r5,r23
8110c530:	9809883a 	mov	r4,r19
8110c534:	11127f40 	call	811127f4 <__sprint_r>
8110c538:	103bad1e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c53c:	d8c02017 	ldw	r3,128(sp)
8110c540:	d8801f17 	ldw	r2,124(sp)
8110c544:	da000404 	addi	r8,sp,16
8110c548:	003fee06 	br	8110c504 <__reset+0xfb0ec504>
8110c54c:	9088703a 	and	r4,r18,r2
8110c550:	203eab1e 	bne	r4,zero,8110c000 <__reset+0xfb0ec000>
8110c554:	dc401f17 	ldw	r17,124(sp)
8110c558:	40800115 	stw	r2,4(r8)
8110c55c:	44000015 	stw	r16,0(r8)
8110c560:	8c400044 	addi	r17,r17,1
8110c564:	d8c02015 	stw	r3,128(sp)
8110c568:	dc401f15 	stw	r17,124(sp)
8110c56c:	008001c4 	movi	r2,7
8110c570:	14400e16 	blt	r2,r17,8110c5ac <___vfprintf_internal_r+0x15c4>
8110c574:	45800204 	addi	r22,r8,8
8110c578:	003eca06 	br	8110c0a4 <__reset+0xfb0ec0a4>
8110c57c:	012044b4 	movhi	r4,33042
8110c580:	21362184 	addi	r4,r4,-10106
8110c584:	d9002b15 	stw	r4,172(sp)
8110c588:	d8802b17 	ldw	r2,172(sp)
8110c58c:	1c07883a 	add	r3,r3,r16
8110c590:	8c400044 	addi	r17,r17,1
8110c594:	b0800015 	stw	r2,0(r22)
8110c598:	b4000115 	stw	r16,4(r22)
8110c59c:	d8c02015 	stw	r3,128(sp)
8110c5a0:	dc401f15 	stw	r17,124(sp)
8110c5a4:	008001c4 	movi	r2,7
8110c5a8:	147ebd0e 	bge	r2,r17,8110c0a0 <__reset+0xfb0ec0a0>
8110c5ac:	d9002c17 	ldw	r4,176(sp)
8110c5b0:	d9801e04 	addi	r6,sp,120
8110c5b4:	b80b883a 	mov	r5,r23
8110c5b8:	11127f40 	call	811127f4 <__sprint_r>
8110c5bc:	103b8c1e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c5c0:	d8c02017 	ldw	r3,128(sp)
8110c5c4:	dc401f17 	ldw	r17,124(sp)
8110c5c8:	dd800404 	addi	r22,sp,16
8110c5cc:	003eb506 	br	8110c0a4 <__reset+0xfb0ec0a4>
8110c5d0:	d9002c17 	ldw	r4,176(sp)
8110c5d4:	d9801e04 	addi	r6,sp,120
8110c5d8:	b80b883a 	mov	r5,r23
8110c5dc:	11127f40 	call	811127f4 <__sprint_r>
8110c5e0:	103b831e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c5e4:	d8c02017 	ldw	r3,128(sp)
8110c5e8:	dc401f17 	ldw	r17,124(sp)
8110c5ec:	da000404 	addi	r8,sp,16
8110c5f0:	003e8d06 	br	8110c028 <__reset+0xfb0ec028>
8110c5f4:	d9002c17 	ldw	r4,176(sp)
8110c5f8:	d9801e04 	addi	r6,sp,120
8110c5fc:	b80b883a 	mov	r5,r23
8110c600:	11127f40 	call	811127f4 <__sprint_r>
8110c604:	103b7a1e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c608:	d8c02017 	ldw	r3,128(sp)
8110c60c:	dc401f17 	ldw	r17,124(sp)
8110c610:	dd800404 	addi	r22,sp,16
8110c614:	003e8f06 	br	8110c054 <__reset+0xfb0ec054>
8110c618:	0027883a 	mov	r19,zero
8110c61c:	003f4a06 	br	8110c348 <__reset+0xfb0ec348>
8110c620:	d9002c17 	ldw	r4,176(sp)
8110c624:	d9801e04 	addi	r6,sp,120
8110c628:	b80b883a 	mov	r5,r23
8110c62c:	11127f40 	call	811127f4 <__sprint_r>
8110c630:	103b6f1e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c634:	d8c02017 	ldw	r3,128(sp)
8110c638:	da000404 	addi	r8,sp,16
8110c63c:	003c9d06 	br	8110b8b4 <__reset+0xfb0eb8b4>
8110c640:	04e7c83a 	sub	r19,zero,r19
8110c644:	9804c03a 	cmpne	r2,r19,zero
8110c648:	05adc83a 	sub	r22,zero,r22
8110c64c:	b0adc83a 	sub	r22,r22,r2
8110c650:	d8802917 	ldw	r2,164(sp)
8110c654:	07000b44 	movi	fp,45
8110c658:	df002785 	stb	fp,158(sp)
8110c65c:	10017b16 	blt	r2,zero,8110cc4c <___vfprintf_internal_r+0x1c64>
8110c660:	00bfdfc4 	movi	r2,-129
8110c664:	90a4703a 	and	r18,r18,r2
8110c668:	003bb106 	br	8110b530 <__reset+0xfb0eb530>
8110c66c:	d9003617 	ldw	r4,216(sp)
8110c670:	d9403817 	ldw	r5,224(sp)
8110c674:	da003d15 	stw	r8,244(sp)
8110c678:	11124180 	call	81112418 <__fpclassifyd>
8110c67c:	da003d17 	ldw	r8,244(sp)
8110c680:	1000f026 	beq	r2,zero,8110ca44 <___vfprintf_internal_r+0x1a5c>
8110c684:	d9002917 	ldw	r4,164(sp)
8110c688:	05bff7c4 	movi	r22,-33
8110c68c:	00bfffc4 	movi	r2,-1
8110c690:	8dac703a 	and	r22,r17,r22
8110c694:	20820026 	beq	r4,r2,8110ce98 <___vfprintf_internal_r+0x1eb0>
8110c698:	008011c4 	movi	r2,71
8110c69c:	b081f726 	beq	r22,r2,8110ce7c <___vfprintf_internal_r+0x1e94>
8110c6a0:	d9003817 	ldw	r4,224(sp)
8110c6a4:	90c04014 	ori	r3,r18,256
8110c6a8:	d8c02b15 	stw	r3,172(sp)
8110c6ac:	20021516 	blt	r4,zero,8110cf04 <___vfprintf_internal_r+0x1f1c>
8110c6b0:	dcc03817 	ldw	r19,224(sp)
8110c6b4:	d8002a05 	stb	zero,168(sp)
8110c6b8:	00801984 	movi	r2,102
8110c6bc:	8881f926 	beq	r17,r2,8110cea4 <___vfprintf_internal_r+0x1ebc>
8110c6c0:	00801184 	movi	r2,70
8110c6c4:	88821c26 	beq	r17,r2,8110cf38 <___vfprintf_internal_r+0x1f50>
8110c6c8:	00801144 	movi	r2,69
8110c6cc:	b081ef26 	beq	r22,r2,8110ce8c <___vfprintf_internal_r+0x1ea4>
8110c6d0:	d8c02917 	ldw	r3,164(sp)
8110c6d4:	d8802104 	addi	r2,sp,132
8110c6d8:	d8800315 	stw	r2,12(sp)
8110c6dc:	d9403617 	ldw	r5,216(sp)
8110c6e0:	d8802504 	addi	r2,sp,148
8110c6e4:	d9002c17 	ldw	r4,176(sp)
8110c6e8:	d8800215 	stw	r2,8(sp)
8110c6ec:	d8802604 	addi	r2,sp,152
8110c6f0:	d8c00015 	stw	r3,0(sp)
8110c6f4:	d8800115 	stw	r2,4(sp)
8110c6f8:	01c00084 	movi	r7,2
8110c6fc:	980d883a 	mov	r6,r19
8110c700:	d8c03c15 	stw	r3,240(sp)
8110c704:	da003d15 	stw	r8,244(sp)
8110c708:	110d60c0 	call	8110d60c <_dtoa_r>
8110c70c:	1021883a 	mov	r16,r2
8110c710:	008019c4 	movi	r2,103
8110c714:	d8c03c17 	ldw	r3,240(sp)
8110c718:	da003d17 	ldw	r8,244(sp)
8110c71c:	88817126 	beq	r17,r2,8110cce4 <___vfprintf_internal_r+0x1cfc>
8110c720:	008011c4 	movi	r2,71
8110c724:	88829226 	beq	r17,r2,8110d170 <___vfprintf_internal_r+0x2188>
8110c728:	80f9883a 	add	fp,r16,r3
8110c72c:	d9003617 	ldw	r4,216(sp)
8110c730:	000d883a 	mov	r6,zero
8110c734:	000f883a 	mov	r7,zero
8110c738:	980b883a 	mov	r5,r19
8110c73c:	da003d15 	stw	r8,244(sp)
8110c740:	111646c0 	call	8111646c <__eqdf2>
8110c744:	da003d17 	ldw	r8,244(sp)
8110c748:	10018d26 	beq	r2,zero,8110cd80 <___vfprintf_internal_r+0x1d98>
8110c74c:	d8802117 	ldw	r2,132(sp)
8110c750:	1700062e 	bgeu	r2,fp,8110c76c <___vfprintf_internal_r+0x1784>
8110c754:	01000c04 	movi	r4,48
8110c758:	10c00044 	addi	r3,r2,1
8110c75c:	d8c02115 	stw	r3,132(sp)
8110c760:	11000005 	stb	r4,0(r2)
8110c764:	d8802117 	ldw	r2,132(sp)
8110c768:	173ffb36 	bltu	r2,fp,8110c758 <__reset+0xfb0ec758>
8110c76c:	1405c83a 	sub	r2,r2,r16
8110c770:	d8803315 	stw	r2,204(sp)
8110c774:	008011c4 	movi	r2,71
8110c778:	b0817626 	beq	r22,r2,8110cd54 <___vfprintf_internal_r+0x1d6c>
8110c77c:	00801944 	movi	r2,101
8110c780:	1442810e 	bge	r2,r17,8110d188 <___vfprintf_internal_r+0x21a0>
8110c784:	d8c02617 	ldw	r3,152(sp)
8110c788:	00801984 	movi	r2,102
8110c78c:	d8c03215 	stw	r3,200(sp)
8110c790:	8881fe26 	beq	r17,r2,8110cf8c <___vfprintf_internal_r+0x1fa4>
8110c794:	d8c03217 	ldw	r3,200(sp)
8110c798:	d9003317 	ldw	r4,204(sp)
8110c79c:	1901dd16 	blt	r3,r4,8110cf14 <___vfprintf_internal_r+0x1f2c>
8110c7a0:	9480004c 	andi	r18,r18,1
8110c7a4:	90022b1e 	bne	r18,zero,8110d054 <___vfprintf_internal_r+0x206c>
8110c7a8:	1805883a 	mov	r2,r3
8110c7ac:	18028016 	blt	r3,zero,8110d1b0 <___vfprintf_internal_r+0x21c8>
8110c7b0:	d8c03217 	ldw	r3,200(sp)
8110c7b4:	044019c4 	movi	r17,103
8110c7b8:	d8c02e15 	stw	r3,184(sp)
8110c7bc:	df002a07 	ldb	fp,168(sp)
8110c7c0:	e001531e 	bne	fp,zero,8110cd10 <___vfprintf_internal_r+0x1d28>
8110c7c4:	df002783 	ldbu	fp,158(sp)
8110c7c8:	d8802a15 	stw	r2,168(sp)
8110c7cc:	dc802b17 	ldw	r18,172(sp)
8110c7d0:	d8002915 	stw	zero,164(sp)
8110c7d4:	003bd106 	br	8110b71c <__reset+0xfb0eb71c>
8110c7d8:	d8802d17 	ldw	r2,180(sp)
8110c7dc:	d8c02d17 	ldw	r3,180(sp)
8110c7e0:	d9002d17 	ldw	r4,180(sp)
8110c7e4:	10800017 	ldw	r2,0(r2)
8110c7e8:	18c00117 	ldw	r3,4(r3)
8110c7ec:	21000204 	addi	r4,r4,8
8110c7f0:	d8803615 	stw	r2,216(sp)
8110c7f4:	d8c03815 	stw	r3,224(sp)
8110c7f8:	d9002d15 	stw	r4,180(sp)
8110c7fc:	003b7506 	br	8110b5d4 <__reset+0xfb0eb5d4>
8110c800:	ac400007 	ldb	r17,0(r21)
8110c804:	003a5906 	br	8110b16c <__reset+0xfb0eb16c>
8110c808:	9080100c 	andi	r2,r18,64
8110c80c:	1000a826 	beq	r2,zero,8110cab0 <___vfprintf_internal_r+0x1ac8>
8110c810:	d9002d17 	ldw	r4,180(sp)
8110c814:	002d883a 	mov	r22,zero
8110c818:	24c0000b 	ldhu	r19,0(r4)
8110c81c:	21000104 	addi	r4,r4,4
8110c820:	d9002d15 	stw	r4,180(sp)
8110c824:	003ccb06 	br	8110bb54 <__reset+0xfb0ebb54>
8110c828:	d8c02d17 	ldw	r3,180(sp)
8110c82c:	d9002917 	ldw	r4,164(sp)
8110c830:	002d883a 	mov	r22,zero
8110c834:	18800104 	addi	r2,r3,4
8110c838:	1cc00017 	ldw	r19,0(r3)
8110c83c:	203ebb0e 	bge	r4,zero,8110c32c <__reset+0xfb0ec32c>
8110c840:	003ef106 	br	8110c408 <__reset+0xfb0ec408>
8110c844:	9080040c 	andi	r2,r18,16
8110c848:	1000921e 	bne	r2,zero,8110ca94 <___vfprintf_internal_r+0x1aac>
8110c84c:	9480100c 	andi	r18,r18,64
8110c850:	90013926 	beq	r18,zero,8110cd38 <___vfprintf_internal_r+0x1d50>
8110c854:	d9002d17 	ldw	r4,180(sp)
8110c858:	d9402f17 	ldw	r5,188(sp)
8110c85c:	20800017 	ldw	r2,0(r4)
8110c860:	21000104 	addi	r4,r4,4
8110c864:	d9002d15 	stw	r4,180(sp)
8110c868:	1140000d 	sth	r5,0(r2)
8110c86c:	003a1606 	br	8110b0c8 <__reset+0xfb0eb0c8>
8110c870:	9080100c 	andi	r2,r18,64
8110c874:	10008026 	beq	r2,zero,8110ca78 <___vfprintf_internal_r+0x1a90>
8110c878:	d8c02d17 	ldw	r3,180(sp)
8110c87c:	1cc0000f 	ldh	r19,0(r3)
8110c880:	18c00104 	addi	r3,r3,4
8110c884:	d8c02d15 	stw	r3,180(sp)
8110c888:	982dd7fa 	srai	r22,r19,31
8110c88c:	b005883a 	mov	r2,r22
8110c890:	003b1f06 	br	8110b510 <__reset+0xfb0eb510>
8110c894:	9080100c 	andi	r2,r18,64
8110c898:	d8002785 	stb	zero,158(sp)
8110c89c:	10008a1e 	bne	r2,zero,8110cac8 <___vfprintf_internal_r+0x1ae0>
8110c8a0:	d9402d17 	ldw	r5,180(sp)
8110c8a4:	d8c02917 	ldw	r3,164(sp)
8110c8a8:	002d883a 	mov	r22,zero
8110c8ac:	28800104 	addi	r2,r5,4
8110c8b0:	2cc00017 	ldw	r19,0(r5)
8110c8b4:	183e4b0e 	bge	r3,zero,8110c1e4 <__reset+0xfb0ec1e4>
8110c8b8:	9d86b03a 	or	r3,r19,r22
8110c8bc:	d8802d15 	stw	r2,180(sp)
8110c8c0:	183e4c1e 	bne	r3,zero,8110c1f4 <__reset+0xfb0ec1f4>
8110c8c4:	0039883a 	mov	fp,zero
8110c8c8:	0005883a 	mov	r2,zero
8110c8cc:	003d4006 	br	8110bdd0 <__reset+0xfb0ebdd0>
8110c8d0:	016044b4 	movhi	r5,33042
8110c8d4:	29762184 	addi	r5,r5,-10106
8110c8d8:	d9402b15 	stw	r5,172(sp)
8110c8dc:	d9402b17 	ldw	r5,172(sp)
8110c8e0:	1c47883a 	add	r3,r3,r17
8110c8e4:	10800044 	addi	r2,r2,1
8110c8e8:	41400015 	stw	r5,0(r8)
8110c8ec:	44400115 	stw	r17,4(r8)
8110c8f0:	d8c02015 	stw	r3,128(sp)
8110c8f4:	d8801f15 	stw	r2,124(sp)
8110c8f8:	010001c4 	movi	r4,7
8110c8fc:	20bec816 	blt	r4,r2,8110c420 <__reset+0xfb0ec420>
8110c900:	42000204 	addi	r8,r8,8
8110c904:	003ecd06 	br	8110c43c <__reset+0xfb0ec43c>
8110c908:	d9002917 	ldw	r4,164(sp)
8110c90c:	d8002785 	stb	zero,158(sp)
8110c910:	203d2d16 	blt	r4,zero,8110bdc8 <__reset+0xfb0ebdc8>
8110c914:	00bfdfc4 	movi	r2,-129
8110c918:	90a4703a 	and	r18,r18,r2
8110c91c:	003a9106 	br	8110b364 <__reset+0xfb0eb364>
8110c920:	012044b4 	movhi	r4,33042
8110c924:	21362184 	addi	r4,r4,-10106
8110c928:	d9002b15 	stw	r4,172(sp)
8110c92c:	003c0c06 	br	8110b960 <__reset+0xfb0eb960>
8110c930:	d9002c17 	ldw	r4,176(sp)
8110c934:	d9801e04 	addi	r6,sp,120
8110c938:	b80b883a 	mov	r5,r23
8110c93c:	11127f40 	call	811127f4 <__sprint_r>
8110c940:	103aab1e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110c944:	d8c02017 	ldw	r3,128(sp)
8110c948:	da000404 	addi	r8,sp,16
8110c94c:	003d4106 	br	8110be54 <__reset+0xfb0ebe54>
8110c950:	d8801f17 	ldw	r2,124(sp)
8110c954:	016044b4 	movhi	r5,33042
8110c958:	01000044 	movi	r4,1
8110c95c:	18c00044 	addi	r3,r3,1
8110c960:	10800044 	addi	r2,r2,1
8110c964:	29762104 	addi	r5,r5,-10108
8110c968:	41000115 	stw	r4,4(r8)
8110c96c:	41400015 	stw	r5,0(r8)
8110c970:	d8c02015 	stw	r3,128(sp)
8110c974:	d8801f15 	stw	r2,124(sp)
8110c978:	010001c4 	movi	r4,7
8110c97c:	20805c16 	blt	r4,r2,8110caf0 <___vfprintf_internal_r+0x1b08>
8110c980:	42000204 	addi	r8,r8,8
8110c984:	8800041e 	bne	r17,zero,8110c998 <___vfprintf_internal_r+0x19b0>
8110c988:	d8803317 	ldw	r2,204(sp)
8110c98c:	1000021e 	bne	r2,zero,8110c998 <___vfprintf_internal_r+0x19b0>
8110c990:	9080004c 	andi	r2,r18,1
8110c994:	103c0926 	beq	r2,zero,8110b9bc <__reset+0xfb0eb9bc>
8110c998:	d9003717 	ldw	r4,220(sp)
8110c99c:	d8801f17 	ldw	r2,124(sp)
8110c9a0:	d9403417 	ldw	r5,208(sp)
8110c9a4:	20c7883a 	add	r3,r4,r3
8110c9a8:	10800044 	addi	r2,r2,1
8110c9ac:	41000115 	stw	r4,4(r8)
8110c9b0:	41400015 	stw	r5,0(r8)
8110c9b4:	d8c02015 	stw	r3,128(sp)
8110c9b8:	d8801f15 	stw	r2,124(sp)
8110c9bc:	010001c4 	movi	r4,7
8110c9c0:	20812116 	blt	r4,r2,8110ce48 <___vfprintf_internal_r+0x1e60>
8110c9c4:	42000204 	addi	r8,r8,8
8110c9c8:	0463c83a 	sub	r17,zero,r17
8110c9cc:	0440730e 	bge	zero,r17,8110cb9c <___vfprintf_internal_r+0x1bb4>
8110c9d0:	05800404 	movi	r22,16
8110c9d4:	b440860e 	bge	r22,r17,8110cbf0 <___vfprintf_internal_r+0x1c08>
8110c9d8:	016044b4 	movhi	r5,33042
8110c9dc:	29762184 	addi	r5,r5,-10106
8110c9e0:	d9402b15 	stw	r5,172(sp)
8110c9e4:	070001c4 	movi	fp,7
8110c9e8:	dcc02c17 	ldw	r19,176(sp)
8110c9ec:	00000306 	br	8110c9fc <___vfprintf_internal_r+0x1a14>
8110c9f0:	42000204 	addi	r8,r8,8
8110c9f4:	8c7ffc04 	addi	r17,r17,-16
8110c9f8:	b440800e 	bge	r22,r17,8110cbfc <___vfprintf_internal_r+0x1c14>
8110c9fc:	18c00404 	addi	r3,r3,16
8110ca00:	10800044 	addi	r2,r2,1
8110ca04:	45000015 	stw	r20,0(r8)
8110ca08:	45800115 	stw	r22,4(r8)
8110ca0c:	d8c02015 	stw	r3,128(sp)
8110ca10:	d8801f15 	stw	r2,124(sp)
8110ca14:	e0bff60e 	bge	fp,r2,8110c9f0 <__reset+0xfb0ec9f0>
8110ca18:	d9801e04 	addi	r6,sp,120
8110ca1c:	b80b883a 	mov	r5,r23
8110ca20:	9809883a 	mov	r4,r19
8110ca24:	11127f40 	call	811127f4 <__sprint_r>
8110ca28:	103a711e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110ca2c:	d8c02017 	ldw	r3,128(sp)
8110ca30:	d8801f17 	ldw	r2,124(sp)
8110ca34:	da000404 	addi	r8,sp,16
8110ca38:	003fee06 	br	8110c9f4 <__reset+0xfb0ec9f4>
8110ca3c:	00bfffc4 	movi	r2,-1
8110ca40:	003a6f06 	br	8110b400 <__reset+0xfb0eb400>
8110ca44:	008011c4 	movi	r2,71
8110ca48:	1440b816 	blt	r2,r17,8110cd2c <___vfprintf_internal_r+0x1d44>
8110ca4c:	042044b4 	movhi	r16,33042
8110ca50:	84361304 	addi	r16,r16,-10164
8110ca54:	00c000c4 	movi	r3,3
8110ca58:	00bfdfc4 	movi	r2,-129
8110ca5c:	d8c02a15 	stw	r3,168(sp)
8110ca60:	90a4703a 	and	r18,r18,r2
8110ca64:	df002783 	ldbu	fp,158(sp)
8110ca68:	d8c02e15 	stw	r3,184(sp)
8110ca6c:	d8002915 	stw	zero,164(sp)
8110ca70:	d8003215 	stw	zero,200(sp)
8110ca74:	003b2906 	br	8110b71c <__reset+0xfb0eb71c>
8110ca78:	d9002d17 	ldw	r4,180(sp)
8110ca7c:	24c00017 	ldw	r19,0(r4)
8110ca80:	21000104 	addi	r4,r4,4
8110ca84:	d9002d15 	stw	r4,180(sp)
8110ca88:	982dd7fa 	srai	r22,r19,31
8110ca8c:	b005883a 	mov	r2,r22
8110ca90:	003a9f06 	br	8110b510 <__reset+0xfb0eb510>
8110ca94:	d9402d17 	ldw	r5,180(sp)
8110ca98:	d8c02f17 	ldw	r3,188(sp)
8110ca9c:	28800017 	ldw	r2,0(r5)
8110caa0:	29400104 	addi	r5,r5,4
8110caa4:	d9402d15 	stw	r5,180(sp)
8110caa8:	10c00015 	stw	r3,0(r2)
8110caac:	00398606 	br	8110b0c8 <__reset+0xfb0eb0c8>
8110cab0:	d9402d17 	ldw	r5,180(sp)
8110cab4:	002d883a 	mov	r22,zero
8110cab8:	2cc00017 	ldw	r19,0(r5)
8110cabc:	29400104 	addi	r5,r5,4
8110cac0:	d9402d15 	stw	r5,180(sp)
8110cac4:	003c2306 	br	8110bb54 <__reset+0xfb0ebb54>
8110cac8:	d8c02d17 	ldw	r3,180(sp)
8110cacc:	d9002917 	ldw	r4,164(sp)
8110cad0:	002d883a 	mov	r22,zero
8110cad4:	18800104 	addi	r2,r3,4
8110cad8:	1cc0000b 	ldhu	r19,0(r3)
8110cadc:	203dc10e 	bge	r4,zero,8110c1e4 <__reset+0xfb0ec1e4>
8110cae0:	003f7506 	br	8110c8b8 <__reset+0xfb0ec8b8>
8110cae4:	042044b4 	movhi	r16,33042
8110cae8:	84361104 	addi	r16,r16,-10172
8110caec:	003acc06 	br	8110b620 <__reset+0xfb0eb620>
8110caf0:	d9002c17 	ldw	r4,176(sp)
8110caf4:	d9801e04 	addi	r6,sp,120
8110caf8:	b80b883a 	mov	r5,r23
8110cafc:	11127f40 	call	811127f4 <__sprint_r>
8110cb00:	103a3b1e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110cb04:	dc402617 	ldw	r17,152(sp)
8110cb08:	d8c02017 	ldw	r3,128(sp)
8110cb0c:	da000404 	addi	r8,sp,16
8110cb10:	003f9c06 	br	8110c984 <__reset+0xfb0ec984>
8110cb14:	ac400043 	ldbu	r17,1(r21)
8110cb18:	94800814 	ori	r18,r18,32
8110cb1c:	ad400044 	addi	r21,r21,1
8110cb20:	8c403fcc 	andi	r17,r17,255
8110cb24:	8c40201c 	xori	r17,r17,128
8110cb28:	8c7fe004 	addi	r17,r17,-128
8110cb2c:	00398f06 	br	8110b16c <__reset+0xfb0eb16c>
8110cb30:	d8c02d15 	stw	r3,180(sp)
8110cb34:	0039883a 	mov	fp,zero
8110cb38:	003e3506 	br	8110c410 <__reset+0xfb0ec410>
8110cb3c:	d9002c17 	ldw	r4,176(sp)
8110cb40:	d9801e04 	addi	r6,sp,120
8110cb44:	b80b883a 	mov	r5,r23
8110cb48:	11127f40 	call	811127f4 <__sprint_r>
8110cb4c:	103a281e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110cb50:	d8c02017 	ldw	r3,128(sp)
8110cb54:	da000404 	addi	r8,sp,16
8110cb58:	003cd006 	br	8110be9c <__reset+0xfb0ebe9c>
8110cb5c:	8009883a 	mov	r4,r16
8110cb60:	da003d15 	stw	r8,244(sp)
8110cb64:	110af500 	call	8110af50 <strlen>
8110cb68:	d8802e15 	stw	r2,184(sp)
8110cb6c:	da003d17 	ldw	r8,244(sp)
8110cb70:	103c340e 	bge	r2,zero,8110bc44 <__reset+0xfb0ebc44>
8110cb74:	0005883a 	mov	r2,zero
8110cb78:	003c3206 	br	8110bc44 <__reset+0xfb0ebc44>
8110cb7c:	d9002c17 	ldw	r4,176(sp)
8110cb80:	d9801e04 	addi	r6,sp,120
8110cb84:	b80b883a 	mov	r5,r23
8110cb88:	11127f40 	call	811127f4 <__sprint_r>
8110cb8c:	103a181e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110cb90:	d8c02017 	ldw	r3,128(sp)
8110cb94:	d8801f17 	ldw	r2,124(sp)
8110cb98:	da000404 	addi	r8,sp,16
8110cb9c:	d9403317 	ldw	r5,204(sp)
8110cba0:	10800044 	addi	r2,r2,1
8110cba4:	44000015 	stw	r16,0(r8)
8110cba8:	28c7883a 	add	r3,r5,r3
8110cbac:	003b7d06 	br	8110b9a4 <__reset+0xfb0eb9a4>
8110cbb0:	012044b4 	movhi	r4,33042
8110cbb4:	21362584 	addi	r4,r4,-10090
8110cbb8:	d9003515 	stw	r4,212(sp)
8110cbbc:	003b1406 	br	8110b810 <__reset+0xfb0eb810>
8110cbc0:	013fffc4 	movi	r4,-1
8110cbc4:	003a3506 	br	8110b49c <__reset+0xfb0eb49c>
8110cbc8:	0023883a 	mov	r17,zero
8110cbcc:	003d9d06 	br	8110c244 <__reset+0xfb0ec244>
8110cbd0:	d9002c17 	ldw	r4,176(sp)
8110cbd4:	d9801e04 	addi	r6,sp,120
8110cbd8:	b80b883a 	mov	r5,r23
8110cbdc:	11127f40 	call	811127f4 <__sprint_r>
8110cbe0:	103a031e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110cbe4:	d8c02017 	ldw	r3,128(sp)
8110cbe8:	da000404 	addi	r8,sp,16
8110cbec:	003d9406 	br	8110c240 <__reset+0xfb0ec240>
8110cbf0:	012044b4 	movhi	r4,33042
8110cbf4:	21362184 	addi	r4,r4,-10106
8110cbf8:	d9002b15 	stw	r4,172(sp)
8110cbfc:	d9002b17 	ldw	r4,172(sp)
8110cc00:	1c47883a 	add	r3,r3,r17
8110cc04:	10800044 	addi	r2,r2,1
8110cc08:	41000015 	stw	r4,0(r8)
8110cc0c:	44400115 	stw	r17,4(r8)
8110cc10:	d8c02015 	stw	r3,128(sp)
8110cc14:	d8801f15 	stw	r2,124(sp)
8110cc18:	010001c4 	movi	r4,7
8110cc1c:	20bfd716 	blt	r4,r2,8110cb7c <__reset+0xfb0ecb7c>
8110cc20:	42000204 	addi	r8,r8,8
8110cc24:	003fdd06 	br	8110cb9c <__reset+0xfb0ecb9c>
8110cc28:	d9002c17 	ldw	r4,176(sp)
8110cc2c:	d9801e04 	addi	r6,sp,120
8110cc30:	b80b883a 	mov	r5,r23
8110cc34:	11127f40 	call	811127f4 <__sprint_r>
8110cc38:	1039ed1e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110cc3c:	d8802617 	ldw	r2,152(sp)
8110cc40:	d8c02017 	ldw	r3,128(sp)
8110cc44:	da000404 	addi	r8,sp,16
8110cc48:	003e1006 	br	8110c48c <__reset+0xfb0ec48c>
8110cc4c:	00800044 	movi	r2,1
8110cc50:	10803fcc 	andi	r2,r2,255
8110cc54:	00c00044 	movi	r3,1
8110cc58:	10fa3526 	beq	r2,r3,8110b530 <__reset+0xfb0eb530>
8110cc5c:	00c00084 	movi	r3,2
8110cc60:	10fbcb26 	beq	r2,r3,8110bb90 <__reset+0xfb0ebb90>
8110cc64:	003a8f06 	br	8110b6a4 <__reset+0xfb0eb6a4>
8110cc68:	012044b4 	movhi	r4,33042
8110cc6c:	21362584 	addi	r4,r4,-10090
8110cc70:	d9003515 	stw	r4,212(sp)
8110cc74:	003b7606 	br	8110ba50 <__reset+0xfb0eba50>
8110cc78:	d8802917 	ldw	r2,164(sp)
8110cc7c:	00c00184 	movi	r3,6
8110cc80:	1880012e 	bgeu	r3,r2,8110cc88 <___vfprintf_internal_r+0x1ca0>
8110cc84:	1805883a 	mov	r2,r3
8110cc88:	d8802e15 	stw	r2,184(sp)
8110cc8c:	1000ef16 	blt	r2,zero,8110d04c <___vfprintf_internal_r+0x2064>
8110cc90:	042044b4 	movhi	r16,33042
8110cc94:	d8802a15 	stw	r2,168(sp)
8110cc98:	dcc02d15 	stw	r19,180(sp)
8110cc9c:	d8002915 	stw	zero,164(sp)
8110cca0:	d8003215 	stw	zero,200(sp)
8110cca4:	84361f04 	addi	r16,r16,-10116
8110cca8:	0039883a 	mov	fp,zero
8110ccac:	003aa206 	br	8110b738 <__reset+0xfb0eb738>
8110ccb0:	0021883a 	mov	r16,zero
8110ccb4:	003e0706 	br	8110c4d4 <__reset+0xfb0ec4d4>
8110ccb8:	d9002c17 	ldw	r4,176(sp)
8110ccbc:	d9801e04 	addi	r6,sp,120
8110ccc0:	b80b883a 	mov	r5,r23
8110ccc4:	11127f40 	call	811127f4 <__sprint_r>
8110ccc8:	1039c91e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110cccc:	d8802617 	ldw	r2,152(sp)
8110ccd0:	d9403317 	ldw	r5,204(sp)
8110ccd4:	d8c02017 	ldw	r3,128(sp)
8110ccd8:	da000404 	addi	r8,sp,16
8110ccdc:	2885c83a 	sub	r2,r5,r2
8110cce0:	003dfb06 	br	8110c4d0 <__reset+0xfb0ec4d0>
8110cce4:	9080004c 	andi	r2,r18,1
8110cce8:	103e8f1e 	bne	r2,zero,8110c728 <__reset+0xfb0ec728>
8110ccec:	d8802117 	ldw	r2,132(sp)
8110ccf0:	003e9e06 	br	8110c76c <__reset+0xfb0ec76c>
8110ccf4:	1025883a 	mov	r18,r2
8110ccf8:	0039883a 	mov	fp,zero
8110ccfc:	00800084 	movi	r2,2
8110cd00:	003fd306 	br	8110cc50 <__reset+0xfb0ecc50>
8110cd04:	07000b44 	movi	fp,45
8110cd08:	df002785 	stb	fp,158(sp)
8110cd0c:	003a4006 	br	8110b610 <__reset+0xfb0eb610>
8110cd10:	00c00b44 	movi	r3,45
8110cd14:	d8c02785 	stb	r3,158(sp)
8110cd18:	d8802a15 	stw	r2,168(sp)
8110cd1c:	dc802b17 	ldw	r18,172(sp)
8110cd20:	d8002915 	stw	zero,164(sp)
8110cd24:	07000b44 	movi	fp,45
8110cd28:	003a8006 	br	8110b72c <__reset+0xfb0eb72c>
8110cd2c:	042044b4 	movhi	r16,33042
8110cd30:	84361404 	addi	r16,r16,-10160
8110cd34:	003f4706 	br	8110ca54 <__reset+0xfb0eca54>
8110cd38:	d8c02d17 	ldw	r3,180(sp)
8110cd3c:	d9002f17 	ldw	r4,188(sp)
8110cd40:	18800017 	ldw	r2,0(r3)
8110cd44:	18c00104 	addi	r3,r3,4
8110cd48:	d8c02d15 	stw	r3,180(sp)
8110cd4c:	11000015 	stw	r4,0(r2)
8110cd50:	0038dd06 	br	8110b0c8 <__reset+0xfb0eb0c8>
8110cd54:	dd802617 	ldw	r22,152(sp)
8110cd58:	00bfff44 	movi	r2,-3
8110cd5c:	b0801c16 	blt	r22,r2,8110cdd0 <___vfprintf_internal_r+0x1de8>
8110cd60:	d9402917 	ldw	r5,164(sp)
8110cd64:	2d801a16 	blt	r5,r22,8110cdd0 <___vfprintf_internal_r+0x1de8>
8110cd68:	dd803215 	stw	r22,200(sp)
8110cd6c:	003e8906 	br	8110c794 <__reset+0xfb0ec794>
8110cd70:	012044b4 	movhi	r4,33042
8110cd74:	21362184 	addi	r4,r4,-10106
8110cd78:	d9002b15 	stw	r4,172(sp)
8110cd7c:	003c9106 	br	8110bfc4 <__reset+0xfb0ebfc4>
8110cd80:	e005883a 	mov	r2,fp
8110cd84:	003e7906 	br	8110c76c <__reset+0xfb0ec76c>
8110cd88:	d9402917 	ldw	r5,164(sp)
8110cd8c:	df002783 	ldbu	fp,158(sp)
8110cd90:	dcc02d15 	stw	r19,180(sp)
8110cd94:	d9402a15 	stw	r5,168(sp)
8110cd98:	d9402e15 	stw	r5,184(sp)
8110cd9c:	d8002915 	stw	zero,164(sp)
8110cda0:	d8003215 	stw	zero,200(sp)
8110cda4:	003a5d06 	br	8110b71c <__reset+0xfb0eb71c>
8110cda8:	9080004c 	andi	r2,r18,1
8110cdac:	0039883a 	mov	fp,zero
8110cdb0:	10000426 	beq	r2,zero,8110cdc4 <___vfprintf_internal_r+0x1ddc>
8110cdb4:	00800c04 	movi	r2,48
8110cdb8:	dc001dc4 	addi	r16,sp,119
8110cdbc:	d8801dc5 	stb	r2,119(sp)
8110cdc0:	003b8006 	br	8110bbc4 <__reset+0xfb0ebbc4>
8110cdc4:	d8002e15 	stw	zero,184(sp)
8110cdc8:	dc001e04 	addi	r16,sp,120
8110cdcc:	003a4d06 	br	8110b704 <__reset+0xfb0eb704>
8110cdd0:	8c7fff84 	addi	r17,r17,-2
8110cdd4:	b5bfffc4 	addi	r22,r22,-1
8110cdd8:	dd802615 	stw	r22,152(sp)
8110cddc:	dc4022c5 	stb	r17,139(sp)
8110cde0:	b000bf16 	blt	r22,zero,8110d0e0 <___vfprintf_internal_r+0x20f8>
8110cde4:	00800ac4 	movi	r2,43
8110cde8:	d8802305 	stb	r2,140(sp)
8110cdec:	00800244 	movi	r2,9
8110cdf0:	15807016 	blt	r2,r22,8110cfb4 <___vfprintf_internal_r+0x1fcc>
8110cdf4:	00800c04 	movi	r2,48
8110cdf8:	b5800c04 	addi	r22,r22,48
8110cdfc:	d8802345 	stb	r2,141(sp)
8110ce00:	dd802385 	stb	r22,142(sp)
8110ce04:	d88023c4 	addi	r2,sp,143
8110ce08:	df0022c4 	addi	fp,sp,139
8110ce0c:	d8c03317 	ldw	r3,204(sp)
8110ce10:	1739c83a 	sub	fp,r2,fp
8110ce14:	d9003317 	ldw	r4,204(sp)
8110ce18:	e0c7883a 	add	r3,fp,r3
8110ce1c:	df003a15 	stw	fp,232(sp)
8110ce20:	d8c02e15 	stw	r3,184(sp)
8110ce24:	00800044 	movi	r2,1
8110ce28:	1100b30e 	bge	r2,r4,8110d0f8 <___vfprintf_internal_r+0x2110>
8110ce2c:	d8c02e17 	ldw	r3,184(sp)
8110ce30:	18c00044 	addi	r3,r3,1
8110ce34:	d8c02e15 	stw	r3,184(sp)
8110ce38:	1805883a 	mov	r2,r3
8110ce3c:	1800ac16 	blt	r3,zero,8110d0f0 <___vfprintf_internal_r+0x2108>
8110ce40:	d8003215 	stw	zero,200(sp)
8110ce44:	003e5d06 	br	8110c7bc <__reset+0xfb0ec7bc>
8110ce48:	d9002c17 	ldw	r4,176(sp)
8110ce4c:	d9801e04 	addi	r6,sp,120
8110ce50:	b80b883a 	mov	r5,r23
8110ce54:	11127f40 	call	811127f4 <__sprint_r>
8110ce58:	1039651e 	bne	r2,zero,8110b3f0 <__reset+0xfb0eb3f0>
8110ce5c:	dc402617 	ldw	r17,152(sp)
8110ce60:	d8c02017 	ldw	r3,128(sp)
8110ce64:	d8801f17 	ldw	r2,124(sp)
8110ce68:	da000404 	addi	r8,sp,16
8110ce6c:	003ed606 	br	8110c9c8 <__reset+0xfb0ec9c8>
8110ce70:	582b883a 	mov	r21,r11
8110ce74:	d8002915 	stw	zero,164(sp)
8110ce78:	0038bd06 	br	8110b170 <__reset+0xfb0eb170>
8110ce7c:	d8802917 	ldw	r2,164(sp)
8110ce80:	103e071e 	bne	r2,zero,8110c6a0 <__reset+0xfb0ec6a0>
8110ce84:	dc002915 	stw	r16,164(sp)
8110ce88:	003e0506 	br	8110c6a0 <__reset+0xfb0ec6a0>
8110ce8c:	d9002917 	ldw	r4,164(sp)
8110ce90:	20c00044 	addi	r3,r4,1
8110ce94:	003e0f06 	br	8110c6d4 <__reset+0xfb0ec6d4>
8110ce98:	01400184 	movi	r5,6
8110ce9c:	d9402915 	stw	r5,164(sp)
8110cea0:	003dff06 	br	8110c6a0 <__reset+0xfb0ec6a0>
8110cea4:	d8802104 	addi	r2,sp,132
8110cea8:	d8800315 	stw	r2,12(sp)
8110ceac:	d8802504 	addi	r2,sp,148
8110ceb0:	d8800215 	stw	r2,8(sp)
8110ceb4:	d8802604 	addi	r2,sp,152
8110ceb8:	d8800115 	stw	r2,4(sp)
8110cebc:	d8802917 	ldw	r2,164(sp)
8110cec0:	d9403617 	ldw	r5,216(sp)
8110cec4:	d9002c17 	ldw	r4,176(sp)
8110cec8:	d8800015 	stw	r2,0(sp)
8110cecc:	01c000c4 	movi	r7,3
8110ced0:	980d883a 	mov	r6,r19
8110ced4:	da003d15 	stw	r8,244(sp)
8110ced8:	110d60c0 	call	8110d60c <_dtoa_r>
8110cedc:	d8c02917 	ldw	r3,164(sp)
8110cee0:	da003d17 	ldw	r8,244(sp)
8110cee4:	1021883a 	mov	r16,r2
8110cee8:	10f9883a 	add	fp,r2,r3
8110ceec:	81000007 	ldb	r4,0(r16)
8110cef0:	00800c04 	movi	r2,48
8110cef4:	20805e26 	beq	r4,r2,8110d070 <___vfprintf_internal_r+0x2088>
8110cef8:	d8c02617 	ldw	r3,152(sp)
8110cefc:	e0f9883a 	add	fp,fp,r3
8110cf00:	003e0a06 	br	8110c72c <__reset+0xfb0ec72c>
8110cf04:	00c00b44 	movi	r3,45
8110cf08:	24e0003c 	xorhi	r19,r4,32768
8110cf0c:	d8c02a05 	stb	r3,168(sp)
8110cf10:	003de906 	br	8110c6b8 <__reset+0xfb0ec6b8>
8110cf14:	d8c03217 	ldw	r3,200(sp)
8110cf18:	00c07a0e 	bge	zero,r3,8110d104 <___vfprintf_internal_r+0x211c>
8110cf1c:	00800044 	movi	r2,1
8110cf20:	d9003317 	ldw	r4,204(sp)
8110cf24:	1105883a 	add	r2,r2,r4
8110cf28:	d8802e15 	stw	r2,184(sp)
8110cf2c:	10004e16 	blt	r2,zero,8110d068 <___vfprintf_internal_r+0x2080>
8110cf30:	044019c4 	movi	r17,103
8110cf34:	003e2106 	br	8110c7bc <__reset+0xfb0ec7bc>
8110cf38:	d9002917 	ldw	r4,164(sp)
8110cf3c:	d8802104 	addi	r2,sp,132
8110cf40:	d8800315 	stw	r2,12(sp)
8110cf44:	d9000015 	stw	r4,0(sp)
8110cf48:	d8802504 	addi	r2,sp,148
8110cf4c:	d9403617 	ldw	r5,216(sp)
8110cf50:	d9002c17 	ldw	r4,176(sp)
8110cf54:	d8800215 	stw	r2,8(sp)
8110cf58:	d8802604 	addi	r2,sp,152
8110cf5c:	d8800115 	stw	r2,4(sp)
8110cf60:	01c000c4 	movi	r7,3
8110cf64:	980d883a 	mov	r6,r19
8110cf68:	da003d15 	stw	r8,244(sp)
8110cf6c:	110d60c0 	call	8110d60c <_dtoa_r>
8110cf70:	d8c02917 	ldw	r3,164(sp)
8110cf74:	da003d17 	ldw	r8,244(sp)
8110cf78:	1021883a 	mov	r16,r2
8110cf7c:	00801184 	movi	r2,70
8110cf80:	80f9883a 	add	fp,r16,r3
8110cf84:	88bfd926 	beq	r17,r2,8110ceec <__reset+0xfb0eceec>
8110cf88:	003de806 	br	8110c72c <__reset+0xfb0ec72c>
8110cf8c:	d9002917 	ldw	r4,164(sp)
8110cf90:	00c04d0e 	bge	zero,r3,8110d0c8 <___vfprintf_internal_r+0x20e0>
8110cf94:	2000441e 	bne	r4,zero,8110d0a8 <___vfprintf_internal_r+0x20c0>
8110cf98:	9480004c 	andi	r18,r18,1
8110cf9c:	9000421e 	bne	r18,zero,8110d0a8 <___vfprintf_internal_r+0x20c0>
8110cfa0:	1805883a 	mov	r2,r3
8110cfa4:	18007016 	blt	r3,zero,8110d168 <___vfprintf_internal_r+0x2180>
8110cfa8:	d8c03217 	ldw	r3,200(sp)
8110cfac:	d8c02e15 	stw	r3,184(sp)
8110cfb0:	003e0206 	br	8110c7bc <__reset+0xfb0ec7bc>
8110cfb4:	df0022c4 	addi	fp,sp,139
8110cfb8:	dc002915 	stw	r16,164(sp)
8110cfbc:	4027883a 	mov	r19,r8
8110cfc0:	e021883a 	mov	r16,fp
8110cfc4:	b009883a 	mov	r4,r22
8110cfc8:	01400284 	movi	r5,10
8110cfcc:	11151a80 	call	811151a8 <__modsi3>
8110cfd0:	10800c04 	addi	r2,r2,48
8110cfd4:	843fffc4 	addi	r16,r16,-1
8110cfd8:	b009883a 	mov	r4,r22
8110cfdc:	01400284 	movi	r5,10
8110cfe0:	80800005 	stb	r2,0(r16)
8110cfe4:	11151240 	call	81115124 <__divsi3>
8110cfe8:	102d883a 	mov	r22,r2
8110cfec:	00800244 	movi	r2,9
8110cff0:	15bff416 	blt	r2,r22,8110cfc4 <__reset+0xfb0ecfc4>
8110cff4:	9811883a 	mov	r8,r19
8110cff8:	b0800c04 	addi	r2,r22,48
8110cffc:	8027883a 	mov	r19,r16
8110d000:	997fffc4 	addi	r5,r19,-1
8110d004:	98bfffc5 	stb	r2,-1(r19)
8110d008:	dc002917 	ldw	r16,164(sp)
8110d00c:	2f006a2e 	bgeu	r5,fp,8110d1b8 <___vfprintf_internal_r+0x21d0>
8110d010:	d9c02384 	addi	r7,sp,142
8110d014:	3ccfc83a 	sub	r7,r7,r19
8110d018:	d9002344 	addi	r4,sp,141
8110d01c:	e1cf883a 	add	r7,fp,r7
8110d020:	00000106 	br	8110d028 <___vfprintf_internal_r+0x2040>
8110d024:	28800003 	ldbu	r2,0(r5)
8110d028:	20800005 	stb	r2,0(r4)
8110d02c:	21000044 	addi	r4,r4,1
8110d030:	29400044 	addi	r5,r5,1
8110d034:	393ffb1e 	bne	r7,r4,8110d024 <__reset+0xfb0ed024>
8110d038:	d8802304 	addi	r2,sp,140
8110d03c:	14c5c83a 	sub	r2,r2,r19
8110d040:	d8c02344 	addi	r3,sp,141
8110d044:	1885883a 	add	r2,r3,r2
8110d048:	003f7006 	br	8110ce0c <__reset+0xfb0ece0c>
8110d04c:	0005883a 	mov	r2,zero
8110d050:	003f0f06 	br	8110cc90 <__reset+0xfb0ecc90>
8110d054:	d8c03217 	ldw	r3,200(sp)
8110d058:	18c00044 	addi	r3,r3,1
8110d05c:	d8c02e15 	stw	r3,184(sp)
8110d060:	1805883a 	mov	r2,r3
8110d064:	183fb20e 	bge	r3,zero,8110cf30 <__reset+0xfb0ecf30>
8110d068:	0005883a 	mov	r2,zero
8110d06c:	003fb006 	br	8110cf30 <__reset+0xfb0ecf30>
8110d070:	d9003617 	ldw	r4,216(sp)
8110d074:	000d883a 	mov	r6,zero
8110d078:	000f883a 	mov	r7,zero
8110d07c:	980b883a 	mov	r5,r19
8110d080:	d8c03c15 	stw	r3,240(sp)
8110d084:	da003d15 	stw	r8,244(sp)
8110d088:	111646c0 	call	8111646c <__eqdf2>
8110d08c:	d8c03c17 	ldw	r3,240(sp)
8110d090:	da003d17 	ldw	r8,244(sp)
8110d094:	103f9826 	beq	r2,zero,8110cef8 <__reset+0xfb0ecef8>
8110d098:	00800044 	movi	r2,1
8110d09c:	10c7c83a 	sub	r3,r2,r3
8110d0a0:	d8c02615 	stw	r3,152(sp)
8110d0a4:	003f9506 	br	8110cefc <__reset+0xfb0ecefc>
8110d0a8:	d9002917 	ldw	r4,164(sp)
8110d0ac:	d8c03217 	ldw	r3,200(sp)
8110d0b0:	20800044 	addi	r2,r4,1
8110d0b4:	1885883a 	add	r2,r3,r2
8110d0b8:	d8802e15 	stw	r2,184(sp)
8110d0bc:	103dbf0e 	bge	r2,zero,8110c7bc <__reset+0xfb0ec7bc>
8110d0c0:	0005883a 	mov	r2,zero
8110d0c4:	003dbd06 	br	8110c7bc <__reset+0xfb0ec7bc>
8110d0c8:	2000211e 	bne	r4,zero,8110d150 <___vfprintf_internal_r+0x2168>
8110d0cc:	9480004c 	andi	r18,r18,1
8110d0d0:	90001f1e 	bne	r18,zero,8110d150 <___vfprintf_internal_r+0x2168>
8110d0d4:	00800044 	movi	r2,1
8110d0d8:	d8802e15 	stw	r2,184(sp)
8110d0dc:	003db706 	br	8110c7bc <__reset+0xfb0ec7bc>
8110d0e0:	00800b44 	movi	r2,45
8110d0e4:	05adc83a 	sub	r22,zero,r22
8110d0e8:	d8802305 	stb	r2,140(sp)
8110d0ec:	003f3f06 	br	8110cdec <__reset+0xfb0ecdec>
8110d0f0:	0005883a 	mov	r2,zero
8110d0f4:	003f5206 	br	8110ce40 <__reset+0xfb0ece40>
8110d0f8:	90a4703a 	and	r18,r18,r2
8110d0fc:	903f4e26 	beq	r18,zero,8110ce38 <__reset+0xfb0ece38>
8110d100:	003f4a06 	br	8110ce2c <__reset+0xfb0ece2c>
8110d104:	00800084 	movi	r2,2
8110d108:	10c5c83a 	sub	r2,r2,r3
8110d10c:	003f8406 	br	8110cf20 <__reset+0xfb0ecf20>
8110d110:	d8802d17 	ldw	r2,180(sp)
8110d114:	d9002d17 	ldw	r4,180(sp)
8110d118:	ac400043 	ldbu	r17,1(r21)
8110d11c:	10800017 	ldw	r2,0(r2)
8110d120:	582b883a 	mov	r21,r11
8110d124:	d8802915 	stw	r2,164(sp)
8110d128:	20800104 	addi	r2,r4,4
8110d12c:	d9002917 	ldw	r4,164(sp)
8110d130:	d8802d15 	stw	r2,180(sp)
8110d134:	203e7a0e 	bge	r4,zero,8110cb20 <__reset+0xfb0ecb20>
8110d138:	8c403fcc 	andi	r17,r17,255
8110d13c:	00bfffc4 	movi	r2,-1
8110d140:	8c40201c 	xori	r17,r17,128
8110d144:	d8802915 	stw	r2,164(sp)
8110d148:	8c7fe004 	addi	r17,r17,-128
8110d14c:	00380706 	br	8110b16c <__reset+0xfb0eb16c>
8110d150:	d8c02917 	ldw	r3,164(sp)
8110d154:	18c00084 	addi	r3,r3,2
8110d158:	d8c02e15 	stw	r3,184(sp)
8110d15c:	1805883a 	mov	r2,r3
8110d160:	183d960e 	bge	r3,zero,8110c7bc <__reset+0xfb0ec7bc>
8110d164:	003fd606 	br	8110d0c0 <__reset+0xfb0ed0c0>
8110d168:	0005883a 	mov	r2,zero
8110d16c:	003f8e06 	br	8110cfa8 <__reset+0xfb0ecfa8>
8110d170:	9080004c 	andi	r2,r18,1
8110d174:	103f811e 	bne	r2,zero,8110cf7c <__reset+0xfb0ecf7c>
8110d178:	d8802117 	ldw	r2,132(sp)
8110d17c:	1405c83a 	sub	r2,r2,r16
8110d180:	d8803315 	stw	r2,204(sp)
8110d184:	b47ef326 	beq	r22,r17,8110cd54 <__reset+0xfb0ecd54>
8110d188:	dd802617 	ldw	r22,152(sp)
8110d18c:	003f1106 	br	8110cdd4 <__reset+0xfb0ecdd4>
8110d190:	d9c02785 	stb	r7,158(sp)
8110d194:	00390406 	br	8110b5a8 <__reset+0xfb0eb5a8>
8110d198:	d9c02785 	stb	r7,158(sp)
8110d19c:	0038d306 	br	8110b4ec <__reset+0xfb0eb4ec>
8110d1a0:	d9c02785 	stb	r7,158(sp)
8110d1a4:	003a6106 	br	8110bb2c <__reset+0xfb0ebb2c>
8110d1a8:	d9c02785 	stb	r7,158(sp)
8110d1ac:	003af806 	br	8110bd90 <__reset+0xfb0ebd90>
8110d1b0:	0005883a 	mov	r2,zero
8110d1b4:	003d7e06 	br	8110c7b0 <__reset+0xfb0ec7b0>
8110d1b8:	d8802344 	addi	r2,sp,141
8110d1bc:	003f1306 	br	8110ce0c <__reset+0xfb0ece0c>
8110d1c0:	d9c02785 	stb	r7,158(sp)
8110d1c4:	00392306 	br	8110b654 <__reset+0xfb0eb654>
8110d1c8:	d9c02785 	stb	r7,158(sp)
8110d1cc:	003aa906 	br	8110bc74 <__reset+0xfb0ebc74>
8110d1d0:	d9c02785 	stb	r7,158(sp)
8110d1d4:	003a3d06 	br	8110bacc <__reset+0xfb0ebacc>
8110d1d8:	d9c02785 	stb	r7,158(sp)
8110d1dc:	003aca06 	br	8110bd08 <__reset+0xfb0ebd08>

8110d1e0 <__vfprintf_internal>:
8110d1e0:	00a044b4 	movhi	r2,33042
8110d1e4:	10be4904 	addi	r2,r2,-1756
8110d1e8:	300f883a 	mov	r7,r6
8110d1ec:	280d883a 	mov	r6,r5
8110d1f0:	200b883a 	mov	r5,r4
8110d1f4:	11000017 	ldw	r4,0(r2)
8110d1f8:	110afe81 	jmpi	8110afe8 <___vfprintf_internal_r>

8110d1fc <__sbprintf>:
8110d1fc:	2880030b 	ldhu	r2,12(r5)
8110d200:	2ac01917 	ldw	r11,100(r5)
8110d204:	2a80038b 	ldhu	r10,14(r5)
8110d208:	2a400717 	ldw	r9,28(r5)
8110d20c:	2a000917 	ldw	r8,36(r5)
8110d210:	defee204 	addi	sp,sp,-1144
8110d214:	00c10004 	movi	r3,1024
8110d218:	dc011a15 	stw	r16,1128(sp)
8110d21c:	10bfff4c 	andi	r2,r2,65533
8110d220:	2821883a 	mov	r16,r5
8110d224:	d8cb883a 	add	r5,sp,r3
8110d228:	dc811c15 	stw	r18,1136(sp)
8110d22c:	dc411b15 	stw	r17,1132(sp)
8110d230:	dfc11d15 	stw	ra,1140(sp)
8110d234:	2025883a 	mov	r18,r4
8110d238:	d881030d 	sth	r2,1036(sp)
8110d23c:	dac11915 	stw	r11,1124(sp)
8110d240:	da81038d 	sth	r10,1038(sp)
8110d244:	da410715 	stw	r9,1052(sp)
8110d248:	da010915 	stw	r8,1060(sp)
8110d24c:	dec10015 	stw	sp,1024(sp)
8110d250:	dec10415 	stw	sp,1040(sp)
8110d254:	d8c10215 	stw	r3,1032(sp)
8110d258:	d8c10515 	stw	r3,1044(sp)
8110d25c:	d8010615 	stw	zero,1048(sp)
8110d260:	110afe80 	call	8110afe8 <___vfprintf_internal_r>
8110d264:	1023883a 	mov	r17,r2
8110d268:	10000416 	blt	r2,zero,8110d27c <__sbprintf+0x80>
8110d26c:	d9410004 	addi	r5,sp,1024
8110d270:	9009883a 	mov	r4,r18
8110d274:	110eeb00 	call	8110eeb0 <_fflush_r>
8110d278:	10000d1e 	bne	r2,zero,8110d2b0 <__sbprintf+0xb4>
8110d27c:	d881030b 	ldhu	r2,1036(sp)
8110d280:	1080100c 	andi	r2,r2,64
8110d284:	10000326 	beq	r2,zero,8110d294 <__sbprintf+0x98>
8110d288:	8080030b 	ldhu	r2,12(r16)
8110d28c:	10801014 	ori	r2,r2,64
8110d290:	8080030d 	sth	r2,12(r16)
8110d294:	8805883a 	mov	r2,r17
8110d298:	dfc11d17 	ldw	ra,1140(sp)
8110d29c:	dc811c17 	ldw	r18,1136(sp)
8110d2a0:	dc411b17 	ldw	r17,1132(sp)
8110d2a4:	dc011a17 	ldw	r16,1128(sp)
8110d2a8:	dec11e04 	addi	sp,sp,1144
8110d2ac:	f800283a 	ret
8110d2b0:	047fffc4 	movi	r17,-1
8110d2b4:	003ff106 	br	8110d27c <__reset+0xfb0ed27c>

8110d2b8 <__swsetup_r>:
8110d2b8:	00a044b4 	movhi	r2,33042
8110d2bc:	defffd04 	addi	sp,sp,-12
8110d2c0:	10be4904 	addi	r2,r2,-1756
8110d2c4:	dc400115 	stw	r17,4(sp)
8110d2c8:	2023883a 	mov	r17,r4
8110d2cc:	11000017 	ldw	r4,0(r2)
8110d2d0:	dc000015 	stw	r16,0(sp)
8110d2d4:	dfc00215 	stw	ra,8(sp)
8110d2d8:	2821883a 	mov	r16,r5
8110d2dc:	20000226 	beq	r4,zero,8110d2e8 <__swsetup_r+0x30>
8110d2e0:	20800e17 	ldw	r2,56(r4)
8110d2e4:	10003126 	beq	r2,zero,8110d3ac <__swsetup_r+0xf4>
8110d2e8:	8080030b 	ldhu	r2,12(r16)
8110d2ec:	10c0020c 	andi	r3,r2,8
8110d2f0:	1009883a 	mov	r4,r2
8110d2f4:	18000f26 	beq	r3,zero,8110d334 <__swsetup_r+0x7c>
8110d2f8:	80c00417 	ldw	r3,16(r16)
8110d2fc:	18001526 	beq	r3,zero,8110d354 <__swsetup_r+0x9c>
8110d300:	1100004c 	andi	r4,r2,1
8110d304:	20001c1e 	bne	r4,zero,8110d378 <__swsetup_r+0xc0>
8110d308:	1080008c 	andi	r2,r2,2
8110d30c:	1000291e 	bne	r2,zero,8110d3b4 <__swsetup_r+0xfc>
8110d310:	80800517 	ldw	r2,20(r16)
8110d314:	80800215 	stw	r2,8(r16)
8110d318:	18001c26 	beq	r3,zero,8110d38c <__swsetup_r+0xd4>
8110d31c:	0005883a 	mov	r2,zero
8110d320:	dfc00217 	ldw	ra,8(sp)
8110d324:	dc400117 	ldw	r17,4(sp)
8110d328:	dc000017 	ldw	r16,0(sp)
8110d32c:	dec00304 	addi	sp,sp,12
8110d330:	f800283a 	ret
8110d334:	2080040c 	andi	r2,r4,16
8110d338:	10002e26 	beq	r2,zero,8110d3f4 <__swsetup_r+0x13c>
8110d33c:	2080010c 	andi	r2,r4,4
8110d340:	10001e1e 	bne	r2,zero,8110d3bc <__swsetup_r+0x104>
8110d344:	80c00417 	ldw	r3,16(r16)
8110d348:	20800214 	ori	r2,r4,8
8110d34c:	8080030d 	sth	r2,12(r16)
8110d350:	183feb1e 	bne	r3,zero,8110d300 <__reset+0xfb0ed300>
8110d354:	1100a00c 	andi	r4,r2,640
8110d358:	01408004 	movi	r5,512
8110d35c:	217fe826 	beq	r4,r5,8110d300 <__reset+0xfb0ed300>
8110d360:	800b883a 	mov	r5,r16
8110d364:	8809883a 	mov	r4,r17
8110d368:	110fe300 	call	8110fe30 <__smakebuf_r>
8110d36c:	8080030b 	ldhu	r2,12(r16)
8110d370:	80c00417 	ldw	r3,16(r16)
8110d374:	003fe206 	br	8110d300 <__reset+0xfb0ed300>
8110d378:	80800517 	ldw	r2,20(r16)
8110d37c:	80000215 	stw	zero,8(r16)
8110d380:	0085c83a 	sub	r2,zero,r2
8110d384:	80800615 	stw	r2,24(r16)
8110d388:	183fe41e 	bne	r3,zero,8110d31c <__reset+0xfb0ed31c>
8110d38c:	80c0030b 	ldhu	r3,12(r16)
8110d390:	0005883a 	mov	r2,zero
8110d394:	1900200c 	andi	r4,r3,128
8110d398:	203fe126 	beq	r4,zero,8110d320 <__reset+0xfb0ed320>
8110d39c:	18c01014 	ori	r3,r3,64
8110d3a0:	80c0030d 	sth	r3,12(r16)
8110d3a4:	00bfffc4 	movi	r2,-1
8110d3a8:	003fdd06 	br	8110d320 <__reset+0xfb0ed320>
8110d3ac:	110f28c0 	call	8110f28c <__sinit>
8110d3b0:	003fcd06 	br	8110d2e8 <__reset+0xfb0ed2e8>
8110d3b4:	0005883a 	mov	r2,zero
8110d3b8:	003fd606 	br	8110d314 <__reset+0xfb0ed314>
8110d3bc:	81400c17 	ldw	r5,48(r16)
8110d3c0:	28000626 	beq	r5,zero,8110d3dc <__swsetup_r+0x124>
8110d3c4:	80801004 	addi	r2,r16,64
8110d3c8:	28800326 	beq	r5,r2,8110d3d8 <__swsetup_r+0x120>
8110d3cc:	8809883a 	mov	r4,r17
8110d3d0:	110f4000 	call	8110f400 <_free_r>
8110d3d4:	8100030b 	ldhu	r4,12(r16)
8110d3d8:	80000c15 	stw	zero,48(r16)
8110d3dc:	80c00417 	ldw	r3,16(r16)
8110d3e0:	00bff6c4 	movi	r2,-37
8110d3e4:	1108703a 	and	r4,r2,r4
8110d3e8:	80000115 	stw	zero,4(r16)
8110d3ec:	80c00015 	stw	r3,0(r16)
8110d3f0:	003fd506 	br	8110d348 <__reset+0xfb0ed348>
8110d3f4:	00800244 	movi	r2,9
8110d3f8:	88800015 	stw	r2,0(r17)
8110d3fc:	20801014 	ori	r2,r4,64
8110d400:	8080030d 	sth	r2,12(r16)
8110d404:	00bfffc4 	movi	r2,-1
8110d408:	003fc506 	br	8110d320 <__reset+0xfb0ed320>

8110d40c <quorem>:
8110d40c:	defff704 	addi	sp,sp,-36
8110d410:	dc800215 	stw	r18,8(sp)
8110d414:	20800417 	ldw	r2,16(r4)
8110d418:	2c800417 	ldw	r18,16(r5)
8110d41c:	dfc00815 	stw	ra,32(sp)
8110d420:	ddc00715 	stw	r23,28(sp)
8110d424:	dd800615 	stw	r22,24(sp)
8110d428:	dd400515 	stw	r21,20(sp)
8110d42c:	dd000415 	stw	r20,16(sp)
8110d430:	dcc00315 	stw	r19,12(sp)
8110d434:	dc400115 	stw	r17,4(sp)
8110d438:	dc000015 	stw	r16,0(sp)
8110d43c:	14807116 	blt	r2,r18,8110d604 <quorem+0x1f8>
8110d440:	94bfffc4 	addi	r18,r18,-1
8110d444:	94ad883a 	add	r22,r18,r18
8110d448:	b5ad883a 	add	r22,r22,r22
8110d44c:	2c400504 	addi	r17,r5,20
8110d450:	8da9883a 	add	r20,r17,r22
8110d454:	25400504 	addi	r21,r4,20
8110d458:	282f883a 	mov	r23,r5
8110d45c:	adad883a 	add	r22,r21,r22
8110d460:	a1400017 	ldw	r5,0(r20)
8110d464:	2021883a 	mov	r16,r4
8110d468:	b1000017 	ldw	r4,0(r22)
8110d46c:	29400044 	addi	r5,r5,1
8110d470:	111521c0 	call	8111521c <__udivsi3>
8110d474:	1027883a 	mov	r19,r2
8110d478:	10002c26 	beq	r2,zero,8110d52c <quorem+0x120>
8110d47c:	a813883a 	mov	r9,r21
8110d480:	880b883a 	mov	r5,r17
8110d484:	0009883a 	mov	r4,zero
8110d488:	000d883a 	mov	r6,zero
8110d48c:	2a000017 	ldw	r8,0(r5)
8110d490:	49c00017 	ldw	r7,0(r9)
8110d494:	29400104 	addi	r5,r5,4
8110d498:	40bfffcc 	andi	r2,r8,65535
8110d49c:	14c5383a 	mul	r2,r2,r19
8110d4a0:	4010d43a 	srli	r8,r8,16
8110d4a4:	38ffffcc 	andi	r3,r7,65535
8110d4a8:	1105883a 	add	r2,r2,r4
8110d4ac:	1008d43a 	srli	r4,r2,16
8110d4b0:	44d1383a 	mul	r8,r8,r19
8110d4b4:	198d883a 	add	r6,r3,r6
8110d4b8:	10ffffcc 	andi	r3,r2,65535
8110d4bc:	30c7c83a 	sub	r3,r6,r3
8110d4c0:	380ed43a 	srli	r7,r7,16
8110d4c4:	4105883a 	add	r2,r8,r4
8110d4c8:	180dd43a 	srai	r6,r3,16
8110d4cc:	113fffcc 	andi	r4,r2,65535
8110d4d0:	390fc83a 	sub	r7,r7,r4
8110d4d4:	398d883a 	add	r6,r7,r6
8110d4d8:	300e943a 	slli	r7,r6,16
8110d4dc:	18ffffcc 	andi	r3,r3,65535
8110d4e0:	1008d43a 	srli	r4,r2,16
8110d4e4:	38ceb03a 	or	r7,r7,r3
8110d4e8:	49c00015 	stw	r7,0(r9)
8110d4ec:	300dd43a 	srai	r6,r6,16
8110d4f0:	4a400104 	addi	r9,r9,4
8110d4f4:	a17fe52e 	bgeu	r20,r5,8110d48c <__reset+0xfb0ed48c>
8110d4f8:	b0800017 	ldw	r2,0(r22)
8110d4fc:	10000b1e 	bne	r2,zero,8110d52c <quorem+0x120>
8110d500:	b0bfff04 	addi	r2,r22,-4
8110d504:	a880082e 	bgeu	r21,r2,8110d528 <quorem+0x11c>
8110d508:	b0ffff17 	ldw	r3,-4(r22)
8110d50c:	18000326 	beq	r3,zero,8110d51c <quorem+0x110>
8110d510:	00000506 	br	8110d528 <quorem+0x11c>
8110d514:	10c00017 	ldw	r3,0(r2)
8110d518:	1800031e 	bne	r3,zero,8110d528 <quorem+0x11c>
8110d51c:	10bfff04 	addi	r2,r2,-4
8110d520:	94bfffc4 	addi	r18,r18,-1
8110d524:	a8bffb36 	bltu	r21,r2,8110d514 <__reset+0xfb0ed514>
8110d528:	84800415 	stw	r18,16(r16)
8110d52c:	b80b883a 	mov	r5,r23
8110d530:	8009883a 	mov	r4,r16
8110d534:	11114280 	call	81111428 <__mcmp>
8110d538:	10002616 	blt	r2,zero,8110d5d4 <quorem+0x1c8>
8110d53c:	9cc00044 	addi	r19,r19,1
8110d540:	a805883a 	mov	r2,r21
8110d544:	000b883a 	mov	r5,zero
8110d548:	11000017 	ldw	r4,0(r2)
8110d54c:	89800017 	ldw	r6,0(r17)
8110d550:	10800104 	addi	r2,r2,4
8110d554:	20ffffcc 	andi	r3,r4,65535
8110d558:	194b883a 	add	r5,r3,r5
8110d55c:	30ffffcc 	andi	r3,r6,65535
8110d560:	28c7c83a 	sub	r3,r5,r3
8110d564:	300cd43a 	srli	r6,r6,16
8110d568:	2008d43a 	srli	r4,r4,16
8110d56c:	180bd43a 	srai	r5,r3,16
8110d570:	18ffffcc 	andi	r3,r3,65535
8110d574:	2189c83a 	sub	r4,r4,r6
8110d578:	2149883a 	add	r4,r4,r5
8110d57c:	200c943a 	slli	r6,r4,16
8110d580:	8c400104 	addi	r17,r17,4
8110d584:	200bd43a 	srai	r5,r4,16
8110d588:	30c6b03a 	or	r3,r6,r3
8110d58c:	10ffff15 	stw	r3,-4(r2)
8110d590:	a47fed2e 	bgeu	r20,r17,8110d548 <__reset+0xfb0ed548>
8110d594:	9485883a 	add	r2,r18,r18
8110d598:	1085883a 	add	r2,r2,r2
8110d59c:	a887883a 	add	r3,r21,r2
8110d5a0:	18800017 	ldw	r2,0(r3)
8110d5a4:	10000b1e 	bne	r2,zero,8110d5d4 <quorem+0x1c8>
8110d5a8:	18bfff04 	addi	r2,r3,-4
8110d5ac:	a880082e 	bgeu	r21,r2,8110d5d0 <quorem+0x1c4>
8110d5b0:	18ffff17 	ldw	r3,-4(r3)
8110d5b4:	18000326 	beq	r3,zero,8110d5c4 <quorem+0x1b8>
8110d5b8:	00000506 	br	8110d5d0 <quorem+0x1c4>
8110d5bc:	10c00017 	ldw	r3,0(r2)
8110d5c0:	1800031e 	bne	r3,zero,8110d5d0 <quorem+0x1c4>
8110d5c4:	10bfff04 	addi	r2,r2,-4
8110d5c8:	94bfffc4 	addi	r18,r18,-1
8110d5cc:	a8bffb36 	bltu	r21,r2,8110d5bc <__reset+0xfb0ed5bc>
8110d5d0:	84800415 	stw	r18,16(r16)
8110d5d4:	9805883a 	mov	r2,r19
8110d5d8:	dfc00817 	ldw	ra,32(sp)
8110d5dc:	ddc00717 	ldw	r23,28(sp)
8110d5e0:	dd800617 	ldw	r22,24(sp)
8110d5e4:	dd400517 	ldw	r21,20(sp)
8110d5e8:	dd000417 	ldw	r20,16(sp)
8110d5ec:	dcc00317 	ldw	r19,12(sp)
8110d5f0:	dc800217 	ldw	r18,8(sp)
8110d5f4:	dc400117 	ldw	r17,4(sp)
8110d5f8:	dc000017 	ldw	r16,0(sp)
8110d5fc:	dec00904 	addi	sp,sp,36
8110d600:	f800283a 	ret
8110d604:	0005883a 	mov	r2,zero
8110d608:	003ff306 	br	8110d5d8 <__reset+0xfb0ed5d8>

8110d60c <_dtoa_r>:
8110d60c:	20801017 	ldw	r2,64(r4)
8110d610:	deffde04 	addi	sp,sp,-136
8110d614:	df002015 	stw	fp,128(sp)
8110d618:	dcc01b15 	stw	r19,108(sp)
8110d61c:	dc801a15 	stw	r18,104(sp)
8110d620:	dc401915 	stw	r17,100(sp)
8110d624:	dc001815 	stw	r16,96(sp)
8110d628:	dfc02115 	stw	ra,132(sp)
8110d62c:	ddc01f15 	stw	r23,124(sp)
8110d630:	dd801e15 	stw	r22,120(sp)
8110d634:	dd401d15 	stw	r21,116(sp)
8110d638:	dd001c15 	stw	r20,112(sp)
8110d63c:	d9c00315 	stw	r7,12(sp)
8110d640:	2039883a 	mov	fp,r4
8110d644:	3023883a 	mov	r17,r6
8110d648:	2825883a 	mov	r18,r5
8110d64c:	dc002417 	ldw	r16,144(sp)
8110d650:	3027883a 	mov	r19,r6
8110d654:	10000826 	beq	r2,zero,8110d678 <_dtoa_r+0x6c>
8110d658:	21801117 	ldw	r6,68(r4)
8110d65c:	00c00044 	movi	r3,1
8110d660:	100b883a 	mov	r5,r2
8110d664:	1986983a 	sll	r3,r3,r6
8110d668:	11800115 	stw	r6,4(r2)
8110d66c:	10c00215 	stw	r3,8(r2)
8110d670:	1110c080 	call	81110c08 <_Bfree>
8110d674:	e0001015 	stw	zero,64(fp)
8110d678:	88002e16 	blt	r17,zero,8110d734 <_dtoa_r+0x128>
8110d67c:	80000015 	stw	zero,0(r16)
8110d680:	889ffc2c 	andhi	r2,r17,32752
8110d684:	00dffc34 	movhi	r3,32752
8110d688:	10c01c26 	beq	r2,r3,8110d6fc <_dtoa_r+0xf0>
8110d68c:	000d883a 	mov	r6,zero
8110d690:	000f883a 	mov	r7,zero
8110d694:	9009883a 	mov	r4,r18
8110d698:	980b883a 	mov	r5,r19
8110d69c:	111646c0 	call	8111646c <__eqdf2>
8110d6a0:	10002b1e 	bne	r2,zero,8110d750 <_dtoa_r+0x144>
8110d6a4:	d9c02317 	ldw	r7,140(sp)
8110d6a8:	00800044 	movi	r2,1
8110d6ac:	38800015 	stw	r2,0(r7)
8110d6b0:	d8802517 	ldw	r2,148(sp)
8110d6b4:	10019e26 	beq	r2,zero,8110dd30 <_dtoa_r+0x724>
8110d6b8:	d8c02517 	ldw	r3,148(sp)
8110d6bc:	00a044b4 	movhi	r2,33042
8110d6c0:	10b62144 	addi	r2,r2,-10107
8110d6c4:	18800015 	stw	r2,0(r3)
8110d6c8:	10bfffc4 	addi	r2,r2,-1
8110d6cc:	dfc02117 	ldw	ra,132(sp)
8110d6d0:	df002017 	ldw	fp,128(sp)
8110d6d4:	ddc01f17 	ldw	r23,124(sp)
8110d6d8:	dd801e17 	ldw	r22,120(sp)
8110d6dc:	dd401d17 	ldw	r21,116(sp)
8110d6e0:	dd001c17 	ldw	r20,112(sp)
8110d6e4:	dcc01b17 	ldw	r19,108(sp)
8110d6e8:	dc801a17 	ldw	r18,104(sp)
8110d6ec:	dc401917 	ldw	r17,100(sp)
8110d6f0:	dc001817 	ldw	r16,96(sp)
8110d6f4:	dec02204 	addi	sp,sp,136
8110d6f8:	f800283a 	ret
8110d6fc:	d8c02317 	ldw	r3,140(sp)
8110d700:	0089c3c4 	movi	r2,9999
8110d704:	18800015 	stw	r2,0(r3)
8110d708:	90017726 	beq	r18,zero,8110dce8 <_dtoa_r+0x6dc>
8110d70c:	00a044b4 	movhi	r2,33042
8110d710:	10b62d04 	addi	r2,r2,-10060
8110d714:	d9002517 	ldw	r4,148(sp)
8110d718:	203fec26 	beq	r4,zero,8110d6cc <__reset+0xfb0ed6cc>
8110d71c:	10c000c7 	ldb	r3,3(r2)
8110d720:	1801781e 	bne	r3,zero,8110dd04 <_dtoa_r+0x6f8>
8110d724:	10c000c4 	addi	r3,r2,3
8110d728:	d9802517 	ldw	r6,148(sp)
8110d72c:	30c00015 	stw	r3,0(r6)
8110d730:	003fe606 	br	8110d6cc <__reset+0xfb0ed6cc>
8110d734:	04e00034 	movhi	r19,32768
8110d738:	9cffffc4 	addi	r19,r19,-1
8110d73c:	00800044 	movi	r2,1
8110d740:	8ce6703a 	and	r19,r17,r19
8110d744:	80800015 	stw	r2,0(r16)
8110d748:	9823883a 	mov	r17,r19
8110d74c:	003fcc06 	br	8110d680 <__reset+0xfb0ed680>
8110d750:	d8800204 	addi	r2,sp,8
8110d754:	d8800015 	stw	r2,0(sp)
8110d758:	d9c00104 	addi	r7,sp,4
8110d75c:	900b883a 	mov	r5,r18
8110d760:	980d883a 	mov	r6,r19
8110d764:	e009883a 	mov	r4,fp
8110d768:	8820d53a 	srli	r16,r17,20
8110d76c:	11117f40 	call	811117f4 <__d2b>
8110d770:	d8800915 	stw	r2,36(sp)
8110d774:	8001651e 	bne	r16,zero,8110dd0c <_dtoa_r+0x700>
8110d778:	dd800217 	ldw	r22,8(sp)
8110d77c:	dc000117 	ldw	r16,4(sp)
8110d780:	00800804 	movi	r2,32
8110d784:	b421883a 	add	r16,r22,r16
8110d788:	80c10c84 	addi	r3,r16,1074
8110d78c:	10c2d10e 	bge	r2,r3,8110e2d4 <_dtoa_r+0xcc8>
8110d790:	00801004 	movi	r2,64
8110d794:	81010484 	addi	r4,r16,1042
8110d798:	10c7c83a 	sub	r3,r2,r3
8110d79c:	9108d83a 	srl	r4,r18,r4
8110d7a0:	88e2983a 	sll	r17,r17,r3
8110d7a4:	2448b03a 	or	r4,r4,r17
8110d7a8:	111711c0 	call	8111711c <__floatunsidf>
8110d7ac:	017f8434 	movhi	r5,65040
8110d7b0:	01800044 	movi	r6,1
8110d7b4:	1009883a 	mov	r4,r2
8110d7b8:	194b883a 	add	r5,r3,r5
8110d7bc:	843fffc4 	addi	r16,r16,-1
8110d7c0:	d9801115 	stw	r6,68(sp)
8110d7c4:	000d883a 	mov	r6,zero
8110d7c8:	01cffe34 	movhi	r7,16376
8110d7cc:	11166c40 	call	811166c4 <__subdf3>
8110d7d0:	0198dbf4 	movhi	r6,25455
8110d7d4:	01cff4f4 	movhi	r7,16339
8110d7d8:	3190d844 	addi	r6,r6,17249
8110d7dc:	39e1e9c4 	addi	r7,r7,-30809
8110d7e0:	1009883a 	mov	r4,r2
8110d7e4:	180b883a 	mov	r5,r3
8110d7e8:	110a0f40 	call	8110a0f4 <__muldf3>
8110d7ec:	01a2d874 	movhi	r6,35681
8110d7f0:	01cff1f4 	movhi	r7,16327
8110d7f4:	31b22cc4 	addi	r6,r6,-14157
8110d7f8:	39e28a04 	addi	r7,r7,-30168
8110d7fc:	180b883a 	mov	r5,r3
8110d800:	1009883a 	mov	r4,r2
8110d804:	11152d80 	call	811152d8 <__adddf3>
8110d808:	8009883a 	mov	r4,r16
8110d80c:	1029883a 	mov	r20,r2
8110d810:	1823883a 	mov	r17,r3
8110d814:	11170400 	call	81117040 <__floatsidf>
8110d818:	019427f4 	movhi	r6,20639
8110d81c:	01cff4f4 	movhi	r7,16339
8110d820:	319e7ec4 	addi	r6,r6,31227
8110d824:	39d104c4 	addi	r7,r7,17427
8110d828:	1009883a 	mov	r4,r2
8110d82c:	180b883a 	mov	r5,r3
8110d830:	110a0f40 	call	8110a0f4 <__muldf3>
8110d834:	100d883a 	mov	r6,r2
8110d838:	180f883a 	mov	r7,r3
8110d83c:	a009883a 	mov	r4,r20
8110d840:	880b883a 	mov	r5,r17
8110d844:	11152d80 	call	811152d8 <__adddf3>
8110d848:	1009883a 	mov	r4,r2
8110d84c:	180b883a 	mov	r5,r3
8110d850:	1029883a 	mov	r20,r2
8110d854:	1823883a 	mov	r17,r3
8110d858:	1116fc00 	call	81116fc0 <__fixdfsi>
8110d85c:	000d883a 	mov	r6,zero
8110d860:	000f883a 	mov	r7,zero
8110d864:	a009883a 	mov	r4,r20
8110d868:	880b883a 	mov	r5,r17
8110d86c:	d8800515 	stw	r2,20(sp)
8110d870:	11165d00 	call	811165d0 <__ledf2>
8110d874:	10028716 	blt	r2,zero,8110e294 <_dtoa_r+0xc88>
8110d878:	d8c00517 	ldw	r3,20(sp)
8110d87c:	00800584 	movi	r2,22
8110d880:	10c27536 	bltu	r2,r3,8110e258 <_dtoa_r+0xc4c>
8110d884:	180490fa 	slli	r2,r3,3
8110d888:	00e044b4 	movhi	r3,33042
8110d88c:	18f64804 	addi	r3,r3,-9952
8110d890:	1885883a 	add	r2,r3,r2
8110d894:	11000017 	ldw	r4,0(r2)
8110d898:	11400117 	ldw	r5,4(r2)
8110d89c:	900d883a 	mov	r6,r18
8110d8a0:	980f883a 	mov	r7,r19
8110d8a4:	11164f40 	call	811164f4 <__gedf2>
8110d8a8:	00828d0e 	bge	zero,r2,8110e2e0 <_dtoa_r+0xcd4>
8110d8ac:	d9000517 	ldw	r4,20(sp)
8110d8b0:	d8000e15 	stw	zero,56(sp)
8110d8b4:	213fffc4 	addi	r4,r4,-1
8110d8b8:	d9000515 	stw	r4,20(sp)
8110d8bc:	b42dc83a 	sub	r22,r22,r16
8110d8c0:	b5bfffc4 	addi	r22,r22,-1
8110d8c4:	b0026f16 	blt	r22,zero,8110e284 <_dtoa_r+0xc78>
8110d8c8:	d8000815 	stw	zero,32(sp)
8110d8cc:	d9c00517 	ldw	r7,20(sp)
8110d8d0:	38026416 	blt	r7,zero,8110e264 <_dtoa_r+0xc58>
8110d8d4:	b1ed883a 	add	r22,r22,r7
8110d8d8:	d9c00d15 	stw	r7,52(sp)
8110d8dc:	d8000a15 	stw	zero,40(sp)
8110d8e0:	d9800317 	ldw	r6,12(sp)
8110d8e4:	00800244 	movi	r2,9
8110d8e8:	11811436 	bltu	r2,r6,8110dd3c <_dtoa_r+0x730>
8110d8ec:	00800144 	movi	r2,5
8110d8f0:	1184e10e 	bge	r2,r6,8110ec78 <_dtoa_r+0x166c>
8110d8f4:	31bfff04 	addi	r6,r6,-4
8110d8f8:	d9800315 	stw	r6,12(sp)
8110d8fc:	0023883a 	mov	r17,zero
8110d900:	d9800317 	ldw	r6,12(sp)
8110d904:	008000c4 	movi	r2,3
8110d908:	30836726 	beq	r6,r2,8110e6a8 <_dtoa_r+0x109c>
8110d90c:	1183410e 	bge	r2,r6,8110e614 <_dtoa_r+0x1008>
8110d910:	d9c00317 	ldw	r7,12(sp)
8110d914:	00800104 	movi	r2,4
8110d918:	38827c26 	beq	r7,r2,8110e30c <_dtoa_r+0xd00>
8110d91c:	00800144 	movi	r2,5
8110d920:	3884c41e 	bne	r7,r2,8110ec34 <_dtoa_r+0x1628>
8110d924:	00800044 	movi	r2,1
8110d928:	d8800b15 	stw	r2,44(sp)
8110d92c:	d8c00517 	ldw	r3,20(sp)
8110d930:	d9002217 	ldw	r4,136(sp)
8110d934:	1907883a 	add	r3,r3,r4
8110d938:	19800044 	addi	r6,r3,1
8110d93c:	d8c00c15 	stw	r3,48(sp)
8110d940:	d9800615 	stw	r6,24(sp)
8110d944:	0183a40e 	bge	zero,r6,8110e7d8 <_dtoa_r+0x11cc>
8110d948:	d9800617 	ldw	r6,24(sp)
8110d94c:	3021883a 	mov	r16,r6
8110d950:	e0001115 	stw	zero,68(fp)
8110d954:	008005c4 	movi	r2,23
8110d958:	1184c92e 	bgeu	r2,r6,8110ec80 <_dtoa_r+0x1674>
8110d95c:	00c00044 	movi	r3,1
8110d960:	00800104 	movi	r2,4
8110d964:	1085883a 	add	r2,r2,r2
8110d968:	11000504 	addi	r4,r2,20
8110d96c:	180b883a 	mov	r5,r3
8110d970:	18c00044 	addi	r3,r3,1
8110d974:	313ffb2e 	bgeu	r6,r4,8110d964 <__reset+0xfb0ed964>
8110d978:	e1401115 	stw	r5,68(fp)
8110d97c:	e009883a 	mov	r4,fp
8110d980:	1110b600 	call	81110b60 <_Balloc>
8110d984:	d8800715 	stw	r2,28(sp)
8110d988:	e0801015 	stw	r2,64(fp)
8110d98c:	00800384 	movi	r2,14
8110d990:	1400f736 	bltu	r2,r16,8110dd70 <_dtoa_r+0x764>
8110d994:	8800f626 	beq	r17,zero,8110dd70 <_dtoa_r+0x764>
8110d998:	d9c00517 	ldw	r7,20(sp)
8110d99c:	01c39a0e 	bge	zero,r7,8110e808 <_dtoa_r+0x11fc>
8110d9a0:	388003cc 	andi	r2,r7,15
8110d9a4:	100490fa 	slli	r2,r2,3
8110d9a8:	382bd13a 	srai	r21,r7,4
8110d9ac:	00e044b4 	movhi	r3,33042
8110d9b0:	18f64804 	addi	r3,r3,-9952
8110d9b4:	1885883a 	add	r2,r3,r2
8110d9b8:	a8c0040c 	andi	r3,r21,16
8110d9bc:	12400017 	ldw	r9,0(r2)
8110d9c0:	12000117 	ldw	r8,4(r2)
8110d9c4:	18037926 	beq	r3,zero,8110e7ac <_dtoa_r+0x11a0>
8110d9c8:	00a044b4 	movhi	r2,33042
8110d9cc:	10b63e04 	addi	r2,r2,-9992
8110d9d0:	11800817 	ldw	r6,32(r2)
8110d9d4:	11c00917 	ldw	r7,36(r2)
8110d9d8:	9009883a 	mov	r4,r18
8110d9dc:	980b883a 	mov	r5,r19
8110d9e0:	da001715 	stw	r8,92(sp)
8110d9e4:	da401615 	stw	r9,88(sp)
8110d9e8:	1115b840 	call	81115b84 <__divdf3>
8110d9ec:	da001717 	ldw	r8,92(sp)
8110d9f0:	da401617 	ldw	r9,88(sp)
8110d9f4:	ad4003cc 	andi	r21,r21,15
8110d9f8:	040000c4 	movi	r16,3
8110d9fc:	1023883a 	mov	r17,r2
8110da00:	1829883a 	mov	r20,r3
8110da04:	a8001126 	beq	r21,zero,8110da4c <_dtoa_r+0x440>
8110da08:	05e044b4 	movhi	r23,33042
8110da0c:	bdf63e04 	addi	r23,r23,-9992
8110da10:	4805883a 	mov	r2,r9
8110da14:	4007883a 	mov	r3,r8
8110da18:	a980004c 	andi	r6,r21,1
8110da1c:	1009883a 	mov	r4,r2
8110da20:	a82bd07a 	srai	r21,r21,1
8110da24:	180b883a 	mov	r5,r3
8110da28:	30000426 	beq	r6,zero,8110da3c <_dtoa_r+0x430>
8110da2c:	b9800017 	ldw	r6,0(r23)
8110da30:	b9c00117 	ldw	r7,4(r23)
8110da34:	84000044 	addi	r16,r16,1
8110da38:	110a0f40 	call	8110a0f4 <__muldf3>
8110da3c:	bdc00204 	addi	r23,r23,8
8110da40:	a83ff51e 	bne	r21,zero,8110da18 <__reset+0xfb0eda18>
8110da44:	1013883a 	mov	r9,r2
8110da48:	1811883a 	mov	r8,r3
8110da4c:	480d883a 	mov	r6,r9
8110da50:	400f883a 	mov	r7,r8
8110da54:	8809883a 	mov	r4,r17
8110da58:	a00b883a 	mov	r5,r20
8110da5c:	1115b840 	call	81115b84 <__divdf3>
8110da60:	d8800f15 	stw	r2,60(sp)
8110da64:	d8c01015 	stw	r3,64(sp)
8110da68:	d8c00e17 	ldw	r3,56(sp)
8110da6c:	18000626 	beq	r3,zero,8110da88 <_dtoa_r+0x47c>
8110da70:	d9000f17 	ldw	r4,60(sp)
8110da74:	d9401017 	ldw	r5,64(sp)
8110da78:	000d883a 	mov	r6,zero
8110da7c:	01cffc34 	movhi	r7,16368
8110da80:	11165d00 	call	811165d0 <__ledf2>
8110da84:	10040b16 	blt	r2,zero,8110eab4 <_dtoa_r+0x14a8>
8110da88:	8009883a 	mov	r4,r16
8110da8c:	11170400 	call	81117040 <__floatsidf>
8110da90:	d9800f17 	ldw	r6,60(sp)
8110da94:	d9c01017 	ldw	r7,64(sp)
8110da98:	1009883a 	mov	r4,r2
8110da9c:	180b883a 	mov	r5,r3
8110daa0:	110a0f40 	call	8110a0f4 <__muldf3>
8110daa4:	000d883a 	mov	r6,zero
8110daa8:	01d00734 	movhi	r7,16412
8110daac:	1009883a 	mov	r4,r2
8110dab0:	180b883a 	mov	r5,r3
8110dab4:	11152d80 	call	811152d8 <__adddf3>
8110dab8:	1021883a 	mov	r16,r2
8110dabc:	d8800617 	ldw	r2,24(sp)
8110dac0:	047f3034 	movhi	r17,64704
8110dac4:	1c63883a 	add	r17,r3,r17
8110dac8:	10031826 	beq	r2,zero,8110e72c <_dtoa_r+0x1120>
8110dacc:	d8c00517 	ldw	r3,20(sp)
8110dad0:	db000617 	ldw	r12,24(sp)
8110dad4:	d8c01315 	stw	r3,76(sp)
8110dad8:	d9000b17 	ldw	r4,44(sp)
8110dadc:	20038f26 	beq	r4,zero,8110e91c <_dtoa_r+0x1310>
8110dae0:	60bfffc4 	addi	r2,r12,-1
8110dae4:	100490fa 	slli	r2,r2,3
8110dae8:	00e044b4 	movhi	r3,33042
8110daec:	18f64804 	addi	r3,r3,-9952
8110daf0:	1885883a 	add	r2,r3,r2
8110daf4:	11800017 	ldw	r6,0(r2)
8110daf8:	11c00117 	ldw	r7,4(r2)
8110dafc:	d8800717 	ldw	r2,28(sp)
8110db00:	0009883a 	mov	r4,zero
8110db04:	014ff834 	movhi	r5,16352
8110db08:	db001615 	stw	r12,88(sp)
8110db0c:	15c00044 	addi	r23,r2,1
8110db10:	1115b840 	call	81115b84 <__divdf3>
8110db14:	800d883a 	mov	r6,r16
8110db18:	880f883a 	mov	r7,r17
8110db1c:	1009883a 	mov	r4,r2
8110db20:	180b883a 	mov	r5,r3
8110db24:	11166c40 	call	811166c4 <__subdf3>
8110db28:	d9401017 	ldw	r5,64(sp)
8110db2c:	d9000f17 	ldw	r4,60(sp)
8110db30:	102b883a 	mov	r21,r2
8110db34:	d8c01215 	stw	r3,72(sp)
8110db38:	1116fc00 	call	81116fc0 <__fixdfsi>
8110db3c:	1009883a 	mov	r4,r2
8110db40:	1029883a 	mov	r20,r2
8110db44:	11170400 	call	81117040 <__floatsidf>
8110db48:	d9000f17 	ldw	r4,60(sp)
8110db4c:	d9401017 	ldw	r5,64(sp)
8110db50:	100d883a 	mov	r6,r2
8110db54:	180f883a 	mov	r7,r3
8110db58:	11166c40 	call	811166c4 <__subdf3>
8110db5c:	1823883a 	mov	r17,r3
8110db60:	d8c00717 	ldw	r3,28(sp)
8110db64:	d9401217 	ldw	r5,72(sp)
8110db68:	a2000c04 	addi	r8,r20,48
8110db6c:	1021883a 	mov	r16,r2
8110db70:	1a000005 	stb	r8,0(r3)
8110db74:	800d883a 	mov	r6,r16
8110db78:	880f883a 	mov	r7,r17
8110db7c:	a809883a 	mov	r4,r21
8110db80:	4029883a 	mov	r20,r8
8110db84:	11164f40 	call	811164f4 <__gedf2>
8110db88:	00841d16 	blt	zero,r2,8110ec00 <_dtoa_r+0x15f4>
8110db8c:	800d883a 	mov	r6,r16
8110db90:	880f883a 	mov	r7,r17
8110db94:	0009883a 	mov	r4,zero
8110db98:	014ffc34 	movhi	r5,16368
8110db9c:	11166c40 	call	811166c4 <__subdf3>
8110dba0:	d9401217 	ldw	r5,72(sp)
8110dba4:	100d883a 	mov	r6,r2
8110dba8:	180f883a 	mov	r7,r3
8110dbac:	a809883a 	mov	r4,r21
8110dbb0:	11164f40 	call	811164f4 <__gedf2>
8110dbb4:	db001617 	ldw	r12,88(sp)
8110dbb8:	00840e16 	blt	zero,r2,8110ebf4 <_dtoa_r+0x15e8>
8110dbbc:	00800044 	movi	r2,1
8110dbc0:	13006b0e 	bge	r2,r12,8110dd70 <_dtoa_r+0x764>
8110dbc4:	d9000717 	ldw	r4,28(sp)
8110dbc8:	dd800f15 	stw	r22,60(sp)
8110dbcc:	dcc01015 	stw	r19,64(sp)
8110dbd0:	2319883a 	add	r12,r4,r12
8110dbd4:	dcc01217 	ldw	r19,72(sp)
8110dbd8:	602d883a 	mov	r22,r12
8110dbdc:	dc801215 	stw	r18,72(sp)
8110dbe0:	b825883a 	mov	r18,r23
8110dbe4:	00000906 	br	8110dc0c <_dtoa_r+0x600>
8110dbe8:	11166c40 	call	811166c4 <__subdf3>
8110dbec:	a80d883a 	mov	r6,r21
8110dbf0:	980f883a 	mov	r7,r19
8110dbf4:	1009883a 	mov	r4,r2
8110dbf8:	180b883a 	mov	r5,r3
8110dbfc:	11165d00 	call	811165d0 <__ledf2>
8110dc00:	1003e816 	blt	r2,zero,8110eba4 <_dtoa_r+0x1598>
8110dc04:	b825883a 	mov	r18,r23
8110dc08:	bd83e926 	beq	r23,r22,8110ebb0 <_dtoa_r+0x15a4>
8110dc0c:	a809883a 	mov	r4,r21
8110dc10:	980b883a 	mov	r5,r19
8110dc14:	000d883a 	mov	r6,zero
8110dc18:	01d00934 	movhi	r7,16420
8110dc1c:	110a0f40 	call	8110a0f4 <__muldf3>
8110dc20:	000d883a 	mov	r6,zero
8110dc24:	01d00934 	movhi	r7,16420
8110dc28:	8009883a 	mov	r4,r16
8110dc2c:	880b883a 	mov	r5,r17
8110dc30:	102b883a 	mov	r21,r2
8110dc34:	1827883a 	mov	r19,r3
8110dc38:	110a0f40 	call	8110a0f4 <__muldf3>
8110dc3c:	180b883a 	mov	r5,r3
8110dc40:	1009883a 	mov	r4,r2
8110dc44:	1821883a 	mov	r16,r3
8110dc48:	1023883a 	mov	r17,r2
8110dc4c:	1116fc00 	call	81116fc0 <__fixdfsi>
8110dc50:	1009883a 	mov	r4,r2
8110dc54:	1029883a 	mov	r20,r2
8110dc58:	11170400 	call	81117040 <__floatsidf>
8110dc5c:	8809883a 	mov	r4,r17
8110dc60:	800b883a 	mov	r5,r16
8110dc64:	100d883a 	mov	r6,r2
8110dc68:	180f883a 	mov	r7,r3
8110dc6c:	11166c40 	call	811166c4 <__subdf3>
8110dc70:	a5000c04 	addi	r20,r20,48
8110dc74:	a80d883a 	mov	r6,r21
8110dc78:	980f883a 	mov	r7,r19
8110dc7c:	1009883a 	mov	r4,r2
8110dc80:	180b883a 	mov	r5,r3
8110dc84:	95000005 	stb	r20,0(r18)
8110dc88:	1021883a 	mov	r16,r2
8110dc8c:	1823883a 	mov	r17,r3
8110dc90:	11165d00 	call	811165d0 <__ledf2>
8110dc94:	bdc00044 	addi	r23,r23,1
8110dc98:	800d883a 	mov	r6,r16
8110dc9c:	880f883a 	mov	r7,r17
8110dca0:	0009883a 	mov	r4,zero
8110dca4:	014ffc34 	movhi	r5,16368
8110dca8:	103fcf0e 	bge	r2,zero,8110dbe8 <__reset+0xfb0edbe8>
8110dcac:	d8c01317 	ldw	r3,76(sp)
8110dcb0:	d8c00515 	stw	r3,20(sp)
8110dcb4:	d9400917 	ldw	r5,36(sp)
8110dcb8:	e009883a 	mov	r4,fp
8110dcbc:	1110c080 	call	81110c08 <_Bfree>
8110dcc0:	d9000517 	ldw	r4,20(sp)
8110dcc4:	d9802317 	ldw	r6,140(sp)
8110dcc8:	d9c02517 	ldw	r7,148(sp)
8110dccc:	b8000005 	stb	zero,0(r23)
8110dcd0:	20800044 	addi	r2,r4,1
8110dcd4:	30800015 	stw	r2,0(r6)
8110dcd8:	3802aa26 	beq	r7,zero,8110e784 <_dtoa_r+0x1178>
8110dcdc:	3dc00015 	stw	r23,0(r7)
8110dce0:	d8800717 	ldw	r2,28(sp)
8110dce4:	003e7906 	br	8110d6cc <__reset+0xfb0ed6cc>
8110dce8:	00800434 	movhi	r2,16
8110dcec:	10bfffc4 	addi	r2,r2,-1
8110dcf0:	88a2703a 	and	r17,r17,r2
8110dcf4:	883e851e 	bne	r17,zero,8110d70c <__reset+0xfb0ed70c>
8110dcf8:	00a044b4 	movhi	r2,33042
8110dcfc:	10b62a04 	addi	r2,r2,-10072
8110dd00:	003e8406 	br	8110d714 <__reset+0xfb0ed714>
8110dd04:	10c00204 	addi	r3,r2,8
8110dd08:	003e8706 	br	8110d728 <__reset+0xfb0ed728>
8110dd0c:	01400434 	movhi	r5,16
8110dd10:	297fffc4 	addi	r5,r5,-1
8110dd14:	994a703a 	and	r5,r19,r5
8110dd18:	9009883a 	mov	r4,r18
8110dd1c:	843f0044 	addi	r16,r16,-1023
8110dd20:	294ffc34 	orhi	r5,r5,16368
8110dd24:	dd800217 	ldw	r22,8(sp)
8110dd28:	d8001115 	stw	zero,68(sp)
8110dd2c:	003ea506 	br	8110d7c4 <__reset+0xfb0ed7c4>
8110dd30:	00a044b4 	movhi	r2,33042
8110dd34:	10b62104 	addi	r2,r2,-10108
8110dd38:	003e6406 	br	8110d6cc <__reset+0xfb0ed6cc>
8110dd3c:	e0001115 	stw	zero,68(fp)
8110dd40:	000b883a 	mov	r5,zero
8110dd44:	e009883a 	mov	r4,fp
8110dd48:	1110b600 	call	81110b60 <_Balloc>
8110dd4c:	01bfffc4 	movi	r6,-1
8110dd50:	01c00044 	movi	r7,1
8110dd54:	d8800715 	stw	r2,28(sp)
8110dd58:	d9800c15 	stw	r6,48(sp)
8110dd5c:	e0801015 	stw	r2,64(fp)
8110dd60:	d8000315 	stw	zero,12(sp)
8110dd64:	d9c00b15 	stw	r7,44(sp)
8110dd68:	d9800615 	stw	r6,24(sp)
8110dd6c:	d8002215 	stw	zero,136(sp)
8110dd70:	d8800117 	ldw	r2,4(sp)
8110dd74:	10008916 	blt	r2,zero,8110df9c <_dtoa_r+0x990>
8110dd78:	d9000517 	ldw	r4,20(sp)
8110dd7c:	00c00384 	movi	r3,14
8110dd80:	19008616 	blt	r3,r4,8110df9c <_dtoa_r+0x990>
8110dd84:	200490fa 	slli	r2,r4,3
8110dd88:	00e044b4 	movhi	r3,33042
8110dd8c:	d9802217 	ldw	r6,136(sp)
8110dd90:	18f64804 	addi	r3,r3,-9952
8110dd94:	1885883a 	add	r2,r3,r2
8110dd98:	14000017 	ldw	r16,0(r2)
8110dd9c:	14400117 	ldw	r17,4(r2)
8110dda0:	30016316 	blt	r6,zero,8110e330 <_dtoa_r+0xd24>
8110dda4:	800d883a 	mov	r6,r16
8110dda8:	880f883a 	mov	r7,r17
8110ddac:	9009883a 	mov	r4,r18
8110ddb0:	980b883a 	mov	r5,r19
8110ddb4:	1115b840 	call	81115b84 <__divdf3>
8110ddb8:	180b883a 	mov	r5,r3
8110ddbc:	1009883a 	mov	r4,r2
8110ddc0:	1116fc00 	call	81116fc0 <__fixdfsi>
8110ddc4:	1009883a 	mov	r4,r2
8110ddc8:	102b883a 	mov	r21,r2
8110ddcc:	11170400 	call	81117040 <__floatsidf>
8110ddd0:	800d883a 	mov	r6,r16
8110ddd4:	880f883a 	mov	r7,r17
8110ddd8:	1009883a 	mov	r4,r2
8110dddc:	180b883a 	mov	r5,r3
8110dde0:	110a0f40 	call	8110a0f4 <__muldf3>
8110dde4:	100d883a 	mov	r6,r2
8110dde8:	180f883a 	mov	r7,r3
8110ddec:	9009883a 	mov	r4,r18
8110ddf0:	980b883a 	mov	r5,r19
8110ddf4:	11166c40 	call	811166c4 <__subdf3>
8110ddf8:	d9c00717 	ldw	r7,28(sp)
8110ddfc:	1009883a 	mov	r4,r2
8110de00:	a8800c04 	addi	r2,r21,48
8110de04:	38800005 	stb	r2,0(r7)
8110de08:	3dc00044 	addi	r23,r7,1
8110de0c:	d9c00617 	ldw	r7,24(sp)
8110de10:	01800044 	movi	r6,1
8110de14:	180b883a 	mov	r5,r3
8110de18:	2005883a 	mov	r2,r4
8110de1c:	39803826 	beq	r7,r6,8110df00 <_dtoa_r+0x8f4>
8110de20:	000d883a 	mov	r6,zero
8110de24:	01d00934 	movhi	r7,16420
8110de28:	110a0f40 	call	8110a0f4 <__muldf3>
8110de2c:	000d883a 	mov	r6,zero
8110de30:	000f883a 	mov	r7,zero
8110de34:	1009883a 	mov	r4,r2
8110de38:	180b883a 	mov	r5,r3
8110de3c:	1025883a 	mov	r18,r2
8110de40:	1827883a 	mov	r19,r3
8110de44:	111646c0 	call	8111646c <__eqdf2>
8110de48:	103f9a26 	beq	r2,zero,8110dcb4 <__reset+0xfb0edcb4>
8110de4c:	d9c00617 	ldw	r7,24(sp)
8110de50:	d8c00717 	ldw	r3,28(sp)
8110de54:	b829883a 	mov	r20,r23
8110de58:	38bfffc4 	addi	r2,r7,-1
8110de5c:	18ad883a 	add	r22,r3,r2
8110de60:	00000a06 	br	8110de8c <_dtoa_r+0x880>
8110de64:	110a0f40 	call	8110a0f4 <__muldf3>
8110de68:	000d883a 	mov	r6,zero
8110de6c:	000f883a 	mov	r7,zero
8110de70:	1009883a 	mov	r4,r2
8110de74:	180b883a 	mov	r5,r3
8110de78:	1025883a 	mov	r18,r2
8110de7c:	1827883a 	mov	r19,r3
8110de80:	b829883a 	mov	r20,r23
8110de84:	111646c0 	call	8111646c <__eqdf2>
8110de88:	103f8a26 	beq	r2,zero,8110dcb4 <__reset+0xfb0edcb4>
8110de8c:	800d883a 	mov	r6,r16
8110de90:	880f883a 	mov	r7,r17
8110de94:	9009883a 	mov	r4,r18
8110de98:	980b883a 	mov	r5,r19
8110de9c:	1115b840 	call	81115b84 <__divdf3>
8110dea0:	180b883a 	mov	r5,r3
8110dea4:	1009883a 	mov	r4,r2
8110dea8:	1116fc00 	call	81116fc0 <__fixdfsi>
8110deac:	1009883a 	mov	r4,r2
8110deb0:	102b883a 	mov	r21,r2
8110deb4:	11170400 	call	81117040 <__floatsidf>
8110deb8:	800d883a 	mov	r6,r16
8110debc:	880f883a 	mov	r7,r17
8110dec0:	1009883a 	mov	r4,r2
8110dec4:	180b883a 	mov	r5,r3
8110dec8:	110a0f40 	call	8110a0f4 <__muldf3>
8110decc:	100d883a 	mov	r6,r2
8110ded0:	180f883a 	mov	r7,r3
8110ded4:	9009883a 	mov	r4,r18
8110ded8:	980b883a 	mov	r5,r19
8110dedc:	11166c40 	call	811166c4 <__subdf3>
8110dee0:	aa000c04 	addi	r8,r21,48
8110dee4:	a2000005 	stb	r8,0(r20)
8110dee8:	000d883a 	mov	r6,zero
8110deec:	01d00934 	movhi	r7,16420
8110def0:	1009883a 	mov	r4,r2
8110def4:	180b883a 	mov	r5,r3
8110def8:	a5c00044 	addi	r23,r20,1
8110defc:	b53fd91e 	bne	r22,r20,8110de64 <__reset+0xfb0ede64>
8110df00:	100d883a 	mov	r6,r2
8110df04:	180f883a 	mov	r7,r3
8110df08:	1009883a 	mov	r4,r2
8110df0c:	180b883a 	mov	r5,r3
8110df10:	11152d80 	call	811152d8 <__adddf3>
8110df14:	100d883a 	mov	r6,r2
8110df18:	180f883a 	mov	r7,r3
8110df1c:	8009883a 	mov	r4,r16
8110df20:	880b883a 	mov	r5,r17
8110df24:	1027883a 	mov	r19,r2
8110df28:	1825883a 	mov	r18,r3
8110df2c:	11165d00 	call	811165d0 <__ledf2>
8110df30:	10000816 	blt	r2,zero,8110df54 <_dtoa_r+0x948>
8110df34:	980d883a 	mov	r6,r19
8110df38:	900f883a 	mov	r7,r18
8110df3c:	8009883a 	mov	r4,r16
8110df40:	880b883a 	mov	r5,r17
8110df44:	111646c0 	call	8111646c <__eqdf2>
8110df48:	103f5a1e 	bne	r2,zero,8110dcb4 <__reset+0xfb0edcb4>
8110df4c:	ad40004c 	andi	r21,r21,1
8110df50:	a83f5826 	beq	r21,zero,8110dcb4 <__reset+0xfb0edcb4>
8110df54:	bd3fffc3 	ldbu	r20,-1(r23)
8110df58:	b8bfffc4 	addi	r2,r23,-1
8110df5c:	1007883a 	mov	r3,r2
8110df60:	01400e44 	movi	r5,57
8110df64:	d9800717 	ldw	r6,28(sp)
8110df68:	00000506 	br	8110df80 <_dtoa_r+0x974>
8110df6c:	18ffffc4 	addi	r3,r3,-1
8110df70:	11824726 	beq	r2,r6,8110e890 <_dtoa_r+0x1284>
8110df74:	1d000003 	ldbu	r20,0(r3)
8110df78:	102f883a 	mov	r23,r2
8110df7c:	10bfffc4 	addi	r2,r2,-1
8110df80:	a1003fcc 	andi	r4,r20,255
8110df84:	2100201c 	xori	r4,r4,128
8110df88:	213fe004 	addi	r4,r4,-128
8110df8c:	217ff726 	beq	r4,r5,8110df6c <__reset+0xfb0edf6c>
8110df90:	a2000044 	addi	r8,r20,1
8110df94:	12000005 	stb	r8,0(r2)
8110df98:	003f4606 	br	8110dcb4 <__reset+0xfb0edcb4>
8110df9c:	d9000b17 	ldw	r4,44(sp)
8110dfa0:	2000c826 	beq	r4,zero,8110e2c4 <_dtoa_r+0xcb8>
8110dfa4:	d9800317 	ldw	r6,12(sp)
8110dfa8:	00c00044 	movi	r3,1
8110dfac:	1980f90e 	bge	r3,r6,8110e394 <_dtoa_r+0xd88>
8110dfb0:	d8800617 	ldw	r2,24(sp)
8110dfb4:	d8c00a17 	ldw	r3,40(sp)
8110dfb8:	157fffc4 	addi	r21,r2,-1
8110dfbc:	1d41f316 	blt	r3,r21,8110e78c <_dtoa_r+0x1180>
8110dfc0:	1d6bc83a 	sub	r21,r3,r21
8110dfc4:	d9c00617 	ldw	r7,24(sp)
8110dfc8:	3802aa16 	blt	r7,zero,8110ea74 <_dtoa_r+0x1468>
8110dfcc:	dd000817 	ldw	r20,32(sp)
8110dfd0:	d8800617 	ldw	r2,24(sp)
8110dfd4:	d8c00817 	ldw	r3,32(sp)
8110dfd8:	01400044 	movi	r5,1
8110dfdc:	e009883a 	mov	r4,fp
8110dfe0:	1887883a 	add	r3,r3,r2
8110dfe4:	d8c00815 	stw	r3,32(sp)
8110dfe8:	b0ad883a 	add	r22,r22,r2
8110dfec:	1110f6c0 	call	81110f6c <__i2b>
8110dff0:	1023883a 	mov	r17,r2
8110dff4:	a0000826 	beq	r20,zero,8110e018 <_dtoa_r+0xa0c>
8110dff8:	0580070e 	bge	zero,r22,8110e018 <_dtoa_r+0xa0c>
8110dffc:	a005883a 	mov	r2,r20
8110e000:	b500b916 	blt	r22,r20,8110e2e8 <_dtoa_r+0xcdc>
8110e004:	d9000817 	ldw	r4,32(sp)
8110e008:	a0a9c83a 	sub	r20,r20,r2
8110e00c:	b0adc83a 	sub	r22,r22,r2
8110e010:	2089c83a 	sub	r4,r4,r2
8110e014:	d9000815 	stw	r4,32(sp)
8110e018:	d9800a17 	ldw	r6,40(sp)
8110e01c:	0181810e 	bge	zero,r6,8110e624 <_dtoa_r+0x1018>
8110e020:	d9c00b17 	ldw	r7,44(sp)
8110e024:	3800b326 	beq	r7,zero,8110e2f4 <_dtoa_r+0xce8>
8110e028:	a800b226 	beq	r21,zero,8110e2f4 <_dtoa_r+0xce8>
8110e02c:	880b883a 	mov	r5,r17
8110e030:	a80d883a 	mov	r6,r21
8110e034:	e009883a 	mov	r4,fp
8110e038:	11111a00 	call	811111a0 <__pow5mult>
8110e03c:	d9800917 	ldw	r6,36(sp)
8110e040:	100b883a 	mov	r5,r2
8110e044:	e009883a 	mov	r4,fp
8110e048:	1023883a 	mov	r17,r2
8110e04c:	1110fa80 	call	81110fa8 <__multiply>
8110e050:	1021883a 	mov	r16,r2
8110e054:	d8800a17 	ldw	r2,40(sp)
8110e058:	d9400917 	ldw	r5,36(sp)
8110e05c:	e009883a 	mov	r4,fp
8110e060:	1545c83a 	sub	r2,r2,r21
8110e064:	d8800a15 	stw	r2,40(sp)
8110e068:	1110c080 	call	81110c08 <_Bfree>
8110e06c:	d8c00a17 	ldw	r3,40(sp)
8110e070:	18009f1e 	bne	r3,zero,8110e2f0 <_dtoa_r+0xce4>
8110e074:	05c00044 	movi	r23,1
8110e078:	e009883a 	mov	r4,fp
8110e07c:	b80b883a 	mov	r5,r23
8110e080:	1110f6c0 	call	81110f6c <__i2b>
8110e084:	d9000d17 	ldw	r4,52(sp)
8110e088:	102b883a 	mov	r21,r2
8110e08c:	2000ce26 	beq	r4,zero,8110e3c8 <_dtoa_r+0xdbc>
8110e090:	200d883a 	mov	r6,r4
8110e094:	100b883a 	mov	r5,r2
8110e098:	e009883a 	mov	r4,fp
8110e09c:	11111a00 	call	811111a0 <__pow5mult>
8110e0a0:	d9800317 	ldw	r6,12(sp)
8110e0a4:	102b883a 	mov	r21,r2
8110e0a8:	b981810e 	bge	r23,r6,8110e6b0 <_dtoa_r+0x10a4>
8110e0ac:	0027883a 	mov	r19,zero
8110e0b0:	a8800417 	ldw	r2,16(r21)
8110e0b4:	05c00804 	movi	r23,32
8110e0b8:	10800104 	addi	r2,r2,4
8110e0bc:	1085883a 	add	r2,r2,r2
8110e0c0:	1085883a 	add	r2,r2,r2
8110e0c4:	a885883a 	add	r2,r21,r2
8110e0c8:	11000017 	ldw	r4,0(r2)
8110e0cc:	1110e540 	call	81110e54 <__hi0bits>
8110e0d0:	b885c83a 	sub	r2,r23,r2
8110e0d4:	1585883a 	add	r2,r2,r22
8110e0d8:	108007cc 	andi	r2,r2,31
8110e0dc:	1000b326 	beq	r2,zero,8110e3ac <_dtoa_r+0xda0>
8110e0e0:	00c00804 	movi	r3,32
8110e0e4:	1887c83a 	sub	r3,r3,r2
8110e0e8:	01000104 	movi	r4,4
8110e0ec:	20c2cd0e 	bge	r4,r3,8110ec24 <_dtoa_r+0x1618>
8110e0f0:	00c00704 	movi	r3,28
8110e0f4:	1885c83a 	sub	r2,r3,r2
8110e0f8:	d8c00817 	ldw	r3,32(sp)
8110e0fc:	a0a9883a 	add	r20,r20,r2
8110e100:	b0ad883a 	add	r22,r22,r2
8110e104:	1887883a 	add	r3,r3,r2
8110e108:	d8c00815 	stw	r3,32(sp)
8110e10c:	d9800817 	ldw	r6,32(sp)
8110e110:	0180040e 	bge	zero,r6,8110e124 <_dtoa_r+0xb18>
8110e114:	800b883a 	mov	r5,r16
8110e118:	e009883a 	mov	r4,fp
8110e11c:	11112e00 	call	811112e0 <__lshift>
8110e120:	1021883a 	mov	r16,r2
8110e124:	0580050e 	bge	zero,r22,8110e13c <_dtoa_r+0xb30>
8110e128:	a80b883a 	mov	r5,r21
8110e12c:	b00d883a 	mov	r6,r22
8110e130:	e009883a 	mov	r4,fp
8110e134:	11112e00 	call	811112e0 <__lshift>
8110e138:	102b883a 	mov	r21,r2
8110e13c:	d9c00e17 	ldw	r7,56(sp)
8110e140:	3801211e 	bne	r7,zero,8110e5c8 <_dtoa_r+0xfbc>
8110e144:	d9800617 	ldw	r6,24(sp)
8110e148:	0181380e 	bge	zero,r6,8110e62c <_dtoa_r+0x1020>
8110e14c:	d8c00b17 	ldw	r3,44(sp)
8110e150:	1800ab1e 	bne	r3,zero,8110e400 <_dtoa_r+0xdf4>
8110e154:	dc800717 	ldw	r18,28(sp)
8110e158:	dcc00617 	ldw	r19,24(sp)
8110e15c:	9029883a 	mov	r20,r18
8110e160:	00000206 	br	8110e16c <_dtoa_r+0xb60>
8110e164:	1110c300 	call	81110c30 <__multadd>
8110e168:	1021883a 	mov	r16,r2
8110e16c:	a80b883a 	mov	r5,r21
8110e170:	8009883a 	mov	r4,r16
8110e174:	110d40c0 	call	8110d40c <quorem>
8110e178:	10800c04 	addi	r2,r2,48
8110e17c:	90800005 	stb	r2,0(r18)
8110e180:	94800044 	addi	r18,r18,1
8110e184:	9507c83a 	sub	r3,r18,r20
8110e188:	000f883a 	mov	r7,zero
8110e18c:	01800284 	movi	r6,10
8110e190:	800b883a 	mov	r5,r16
8110e194:	e009883a 	mov	r4,fp
8110e198:	1cfff216 	blt	r3,r19,8110e164 <__reset+0xfb0ee164>
8110e19c:	1011883a 	mov	r8,r2
8110e1a0:	d8800617 	ldw	r2,24(sp)
8110e1a4:	0082370e 	bge	zero,r2,8110ea84 <_dtoa_r+0x1478>
8110e1a8:	d9000717 	ldw	r4,28(sp)
8110e1ac:	0025883a 	mov	r18,zero
8110e1b0:	20af883a 	add	r23,r4,r2
8110e1b4:	01800044 	movi	r6,1
8110e1b8:	800b883a 	mov	r5,r16
8110e1bc:	e009883a 	mov	r4,fp
8110e1c0:	da001715 	stw	r8,92(sp)
8110e1c4:	11112e00 	call	811112e0 <__lshift>
8110e1c8:	a80b883a 	mov	r5,r21
8110e1cc:	1009883a 	mov	r4,r2
8110e1d0:	d8800915 	stw	r2,36(sp)
8110e1d4:	11114280 	call	81111428 <__mcmp>
8110e1d8:	da001717 	ldw	r8,92(sp)
8110e1dc:	0081800e 	bge	zero,r2,8110e7e0 <_dtoa_r+0x11d4>
8110e1e0:	b93fffc3 	ldbu	r4,-1(r23)
8110e1e4:	b8bfffc4 	addi	r2,r23,-1
8110e1e8:	1007883a 	mov	r3,r2
8110e1ec:	01800e44 	movi	r6,57
8110e1f0:	d9c00717 	ldw	r7,28(sp)
8110e1f4:	00000506 	br	8110e20c <_dtoa_r+0xc00>
8110e1f8:	18ffffc4 	addi	r3,r3,-1
8110e1fc:	11c12326 	beq	r2,r7,8110e68c <_dtoa_r+0x1080>
8110e200:	19000003 	ldbu	r4,0(r3)
8110e204:	102f883a 	mov	r23,r2
8110e208:	10bfffc4 	addi	r2,r2,-1
8110e20c:	21403fcc 	andi	r5,r4,255
8110e210:	2940201c 	xori	r5,r5,128
8110e214:	297fe004 	addi	r5,r5,-128
8110e218:	29bff726 	beq	r5,r6,8110e1f8 <__reset+0xfb0ee1f8>
8110e21c:	21000044 	addi	r4,r4,1
8110e220:	11000005 	stb	r4,0(r2)
8110e224:	a80b883a 	mov	r5,r21
8110e228:	e009883a 	mov	r4,fp
8110e22c:	1110c080 	call	81110c08 <_Bfree>
8110e230:	883ea026 	beq	r17,zero,8110dcb4 <__reset+0xfb0edcb4>
8110e234:	90000426 	beq	r18,zero,8110e248 <_dtoa_r+0xc3c>
8110e238:	94400326 	beq	r18,r17,8110e248 <_dtoa_r+0xc3c>
8110e23c:	900b883a 	mov	r5,r18
8110e240:	e009883a 	mov	r4,fp
8110e244:	1110c080 	call	81110c08 <_Bfree>
8110e248:	880b883a 	mov	r5,r17
8110e24c:	e009883a 	mov	r4,fp
8110e250:	1110c080 	call	81110c08 <_Bfree>
8110e254:	003e9706 	br	8110dcb4 <__reset+0xfb0edcb4>
8110e258:	01800044 	movi	r6,1
8110e25c:	d9800e15 	stw	r6,56(sp)
8110e260:	003d9606 	br	8110d8bc <__reset+0xfb0ed8bc>
8110e264:	d8800817 	ldw	r2,32(sp)
8110e268:	d8c00517 	ldw	r3,20(sp)
8110e26c:	d8000d15 	stw	zero,52(sp)
8110e270:	10c5c83a 	sub	r2,r2,r3
8110e274:	00c9c83a 	sub	r4,zero,r3
8110e278:	d8800815 	stw	r2,32(sp)
8110e27c:	d9000a15 	stw	r4,40(sp)
8110e280:	003d9706 	br	8110d8e0 <__reset+0xfb0ed8e0>
8110e284:	05adc83a 	sub	r22,zero,r22
8110e288:	dd800815 	stw	r22,32(sp)
8110e28c:	002d883a 	mov	r22,zero
8110e290:	003d8e06 	br	8110d8cc <__reset+0xfb0ed8cc>
8110e294:	d9000517 	ldw	r4,20(sp)
8110e298:	11170400 	call	81117040 <__floatsidf>
8110e29c:	100d883a 	mov	r6,r2
8110e2a0:	180f883a 	mov	r7,r3
8110e2a4:	a009883a 	mov	r4,r20
8110e2a8:	880b883a 	mov	r5,r17
8110e2ac:	111646c0 	call	8111646c <__eqdf2>
8110e2b0:	103d7126 	beq	r2,zero,8110d878 <__reset+0xfb0ed878>
8110e2b4:	d9c00517 	ldw	r7,20(sp)
8110e2b8:	39ffffc4 	addi	r7,r7,-1
8110e2bc:	d9c00515 	stw	r7,20(sp)
8110e2c0:	003d6d06 	br	8110d878 <__reset+0xfb0ed878>
8110e2c4:	dd400a17 	ldw	r21,40(sp)
8110e2c8:	dd000817 	ldw	r20,32(sp)
8110e2cc:	0023883a 	mov	r17,zero
8110e2d0:	003f4806 	br	8110dff4 <__reset+0xfb0edff4>
8110e2d4:	10e3c83a 	sub	r17,r2,r3
8110e2d8:	9448983a 	sll	r4,r18,r17
8110e2dc:	003d3206 	br	8110d7a8 <__reset+0xfb0ed7a8>
8110e2e0:	d8000e15 	stw	zero,56(sp)
8110e2e4:	003d7506 	br	8110d8bc <__reset+0xfb0ed8bc>
8110e2e8:	b005883a 	mov	r2,r22
8110e2ec:	003f4506 	br	8110e004 <__reset+0xfb0ee004>
8110e2f0:	dc000915 	stw	r16,36(sp)
8110e2f4:	d9800a17 	ldw	r6,40(sp)
8110e2f8:	d9400917 	ldw	r5,36(sp)
8110e2fc:	e009883a 	mov	r4,fp
8110e300:	11111a00 	call	811111a0 <__pow5mult>
8110e304:	1021883a 	mov	r16,r2
8110e308:	003f5a06 	br	8110e074 <__reset+0xfb0ee074>
8110e30c:	01c00044 	movi	r7,1
8110e310:	d9c00b15 	stw	r7,44(sp)
8110e314:	d8802217 	ldw	r2,136(sp)
8110e318:	0081280e 	bge	zero,r2,8110e7bc <_dtoa_r+0x11b0>
8110e31c:	100d883a 	mov	r6,r2
8110e320:	1021883a 	mov	r16,r2
8110e324:	d8800c15 	stw	r2,48(sp)
8110e328:	d8800615 	stw	r2,24(sp)
8110e32c:	003d8806 	br	8110d950 <__reset+0xfb0ed950>
8110e330:	d8800617 	ldw	r2,24(sp)
8110e334:	00be9b16 	blt	zero,r2,8110dda4 <__reset+0xfb0edda4>
8110e338:	10010f1e 	bne	r2,zero,8110e778 <_dtoa_r+0x116c>
8110e33c:	880b883a 	mov	r5,r17
8110e340:	000d883a 	mov	r6,zero
8110e344:	01d00534 	movhi	r7,16404
8110e348:	8009883a 	mov	r4,r16
8110e34c:	110a0f40 	call	8110a0f4 <__muldf3>
8110e350:	900d883a 	mov	r6,r18
8110e354:	980f883a 	mov	r7,r19
8110e358:	1009883a 	mov	r4,r2
8110e35c:	180b883a 	mov	r5,r3
8110e360:	11164f40 	call	811164f4 <__gedf2>
8110e364:	002b883a 	mov	r21,zero
8110e368:	0023883a 	mov	r17,zero
8110e36c:	1000bf16 	blt	r2,zero,8110e66c <_dtoa_r+0x1060>
8110e370:	d9802217 	ldw	r6,136(sp)
8110e374:	ddc00717 	ldw	r23,28(sp)
8110e378:	018c303a 	nor	r6,zero,r6
8110e37c:	d9800515 	stw	r6,20(sp)
8110e380:	a80b883a 	mov	r5,r21
8110e384:	e009883a 	mov	r4,fp
8110e388:	1110c080 	call	81110c08 <_Bfree>
8110e38c:	883e4926 	beq	r17,zero,8110dcb4 <__reset+0xfb0edcb4>
8110e390:	003fad06 	br	8110e248 <__reset+0xfb0ee248>
8110e394:	d9c01117 	ldw	r7,68(sp)
8110e398:	3801bc26 	beq	r7,zero,8110ea8c <_dtoa_r+0x1480>
8110e39c:	10810cc4 	addi	r2,r2,1075
8110e3a0:	dd400a17 	ldw	r21,40(sp)
8110e3a4:	dd000817 	ldw	r20,32(sp)
8110e3a8:	003f0a06 	br	8110dfd4 <__reset+0xfb0edfd4>
8110e3ac:	00800704 	movi	r2,28
8110e3b0:	d9000817 	ldw	r4,32(sp)
8110e3b4:	a0a9883a 	add	r20,r20,r2
8110e3b8:	b0ad883a 	add	r22,r22,r2
8110e3bc:	2089883a 	add	r4,r4,r2
8110e3c0:	d9000815 	stw	r4,32(sp)
8110e3c4:	003f5106 	br	8110e10c <__reset+0xfb0ee10c>
8110e3c8:	d8c00317 	ldw	r3,12(sp)
8110e3cc:	b8c1fc0e 	bge	r23,r3,8110ebc0 <_dtoa_r+0x15b4>
8110e3d0:	0027883a 	mov	r19,zero
8110e3d4:	b805883a 	mov	r2,r23
8110e3d8:	003f3e06 	br	8110e0d4 <__reset+0xfb0ee0d4>
8110e3dc:	880b883a 	mov	r5,r17
8110e3e0:	e009883a 	mov	r4,fp
8110e3e4:	000f883a 	mov	r7,zero
8110e3e8:	01800284 	movi	r6,10
8110e3ec:	1110c300 	call	81110c30 <__multadd>
8110e3f0:	d9000c17 	ldw	r4,48(sp)
8110e3f4:	1023883a 	mov	r17,r2
8110e3f8:	0102040e 	bge	zero,r4,8110ec0c <_dtoa_r+0x1600>
8110e3fc:	d9000615 	stw	r4,24(sp)
8110e400:	0500050e 	bge	zero,r20,8110e418 <_dtoa_r+0xe0c>
8110e404:	880b883a 	mov	r5,r17
8110e408:	a00d883a 	mov	r6,r20
8110e40c:	e009883a 	mov	r4,fp
8110e410:	11112e00 	call	811112e0 <__lshift>
8110e414:	1023883a 	mov	r17,r2
8110e418:	9801241e 	bne	r19,zero,8110e8ac <_dtoa_r+0x12a0>
8110e41c:	8829883a 	mov	r20,r17
8110e420:	d9000617 	ldw	r4,24(sp)
8110e424:	dcc00717 	ldw	r19,28(sp)
8110e428:	9480004c 	andi	r18,r18,1
8110e42c:	20bfffc4 	addi	r2,r4,-1
8110e430:	9885883a 	add	r2,r19,r2
8110e434:	d8800415 	stw	r2,16(sp)
8110e438:	dc800615 	stw	r18,24(sp)
8110e43c:	a80b883a 	mov	r5,r21
8110e440:	8009883a 	mov	r4,r16
8110e444:	110d40c0 	call	8110d40c <quorem>
8110e448:	880b883a 	mov	r5,r17
8110e44c:	8009883a 	mov	r4,r16
8110e450:	102f883a 	mov	r23,r2
8110e454:	11114280 	call	81111428 <__mcmp>
8110e458:	a80b883a 	mov	r5,r21
8110e45c:	a00d883a 	mov	r6,r20
8110e460:	e009883a 	mov	r4,fp
8110e464:	102d883a 	mov	r22,r2
8110e468:	11114880 	call	81111488 <__mdiff>
8110e46c:	1007883a 	mov	r3,r2
8110e470:	10800317 	ldw	r2,12(r2)
8110e474:	bc800c04 	addi	r18,r23,48
8110e478:	180b883a 	mov	r5,r3
8110e47c:	10004e1e 	bne	r2,zero,8110e5b8 <_dtoa_r+0xfac>
8110e480:	8009883a 	mov	r4,r16
8110e484:	d8c01615 	stw	r3,88(sp)
8110e488:	11114280 	call	81111428 <__mcmp>
8110e48c:	d8c01617 	ldw	r3,88(sp)
8110e490:	e009883a 	mov	r4,fp
8110e494:	d8801615 	stw	r2,88(sp)
8110e498:	180b883a 	mov	r5,r3
8110e49c:	1110c080 	call	81110c08 <_Bfree>
8110e4a0:	d8801617 	ldw	r2,88(sp)
8110e4a4:	1000041e 	bne	r2,zero,8110e4b8 <_dtoa_r+0xeac>
8110e4a8:	d9800317 	ldw	r6,12(sp)
8110e4ac:	3000021e 	bne	r6,zero,8110e4b8 <_dtoa_r+0xeac>
8110e4b0:	d8c00617 	ldw	r3,24(sp)
8110e4b4:	18003726 	beq	r3,zero,8110e594 <_dtoa_r+0xf88>
8110e4b8:	b0002016 	blt	r22,zero,8110e53c <_dtoa_r+0xf30>
8110e4bc:	b000041e 	bne	r22,zero,8110e4d0 <_dtoa_r+0xec4>
8110e4c0:	d9000317 	ldw	r4,12(sp)
8110e4c4:	2000021e 	bne	r4,zero,8110e4d0 <_dtoa_r+0xec4>
8110e4c8:	d8c00617 	ldw	r3,24(sp)
8110e4cc:	18001b26 	beq	r3,zero,8110e53c <_dtoa_r+0xf30>
8110e4d0:	00810716 	blt	zero,r2,8110e8f0 <_dtoa_r+0x12e4>
8110e4d4:	d8c00417 	ldw	r3,16(sp)
8110e4d8:	9d800044 	addi	r22,r19,1
8110e4dc:	9c800005 	stb	r18,0(r19)
8110e4e0:	b02f883a 	mov	r23,r22
8110e4e4:	98c10626 	beq	r19,r3,8110e900 <_dtoa_r+0x12f4>
8110e4e8:	800b883a 	mov	r5,r16
8110e4ec:	000f883a 	mov	r7,zero
8110e4f0:	01800284 	movi	r6,10
8110e4f4:	e009883a 	mov	r4,fp
8110e4f8:	1110c300 	call	81110c30 <__multadd>
8110e4fc:	1021883a 	mov	r16,r2
8110e500:	000f883a 	mov	r7,zero
8110e504:	01800284 	movi	r6,10
8110e508:	880b883a 	mov	r5,r17
8110e50c:	e009883a 	mov	r4,fp
8110e510:	8d002526 	beq	r17,r20,8110e5a8 <_dtoa_r+0xf9c>
8110e514:	1110c300 	call	81110c30 <__multadd>
8110e518:	a00b883a 	mov	r5,r20
8110e51c:	000f883a 	mov	r7,zero
8110e520:	01800284 	movi	r6,10
8110e524:	e009883a 	mov	r4,fp
8110e528:	1023883a 	mov	r17,r2
8110e52c:	1110c300 	call	81110c30 <__multadd>
8110e530:	1029883a 	mov	r20,r2
8110e534:	b027883a 	mov	r19,r22
8110e538:	003fc006 	br	8110e43c <__reset+0xfb0ee43c>
8110e53c:	9011883a 	mov	r8,r18
8110e540:	00800e0e 	bge	zero,r2,8110e57c <_dtoa_r+0xf70>
8110e544:	800b883a 	mov	r5,r16
8110e548:	01800044 	movi	r6,1
8110e54c:	e009883a 	mov	r4,fp
8110e550:	da001715 	stw	r8,92(sp)
8110e554:	11112e00 	call	811112e0 <__lshift>
8110e558:	a80b883a 	mov	r5,r21
8110e55c:	1009883a 	mov	r4,r2
8110e560:	1021883a 	mov	r16,r2
8110e564:	11114280 	call	81111428 <__mcmp>
8110e568:	da001717 	ldw	r8,92(sp)
8110e56c:	0081960e 	bge	zero,r2,8110ebc8 <_dtoa_r+0x15bc>
8110e570:	00800e44 	movi	r2,57
8110e574:	40817026 	beq	r8,r2,8110eb38 <_dtoa_r+0x152c>
8110e578:	ba000c44 	addi	r8,r23,49
8110e57c:	8825883a 	mov	r18,r17
8110e580:	9dc00044 	addi	r23,r19,1
8110e584:	9a000005 	stb	r8,0(r19)
8110e588:	a023883a 	mov	r17,r20
8110e58c:	dc000915 	stw	r16,36(sp)
8110e590:	003f2406 	br	8110e224 <__reset+0xfb0ee224>
8110e594:	00800e44 	movi	r2,57
8110e598:	9011883a 	mov	r8,r18
8110e59c:	90816626 	beq	r18,r2,8110eb38 <_dtoa_r+0x152c>
8110e5a0:	05bff516 	blt	zero,r22,8110e578 <__reset+0xfb0ee578>
8110e5a4:	003ff506 	br	8110e57c <__reset+0xfb0ee57c>
8110e5a8:	1110c300 	call	81110c30 <__multadd>
8110e5ac:	1023883a 	mov	r17,r2
8110e5b0:	1029883a 	mov	r20,r2
8110e5b4:	003fdf06 	br	8110e534 <__reset+0xfb0ee534>
8110e5b8:	e009883a 	mov	r4,fp
8110e5bc:	1110c080 	call	81110c08 <_Bfree>
8110e5c0:	00800044 	movi	r2,1
8110e5c4:	003fbc06 	br	8110e4b8 <__reset+0xfb0ee4b8>
8110e5c8:	a80b883a 	mov	r5,r21
8110e5cc:	8009883a 	mov	r4,r16
8110e5d0:	11114280 	call	81111428 <__mcmp>
8110e5d4:	103edb0e 	bge	r2,zero,8110e144 <__reset+0xfb0ee144>
8110e5d8:	800b883a 	mov	r5,r16
8110e5dc:	000f883a 	mov	r7,zero
8110e5e0:	01800284 	movi	r6,10
8110e5e4:	e009883a 	mov	r4,fp
8110e5e8:	1110c300 	call	81110c30 <__multadd>
8110e5ec:	1021883a 	mov	r16,r2
8110e5f0:	d8800517 	ldw	r2,20(sp)
8110e5f4:	d8c00b17 	ldw	r3,44(sp)
8110e5f8:	10bfffc4 	addi	r2,r2,-1
8110e5fc:	d8800515 	stw	r2,20(sp)
8110e600:	183f761e 	bne	r3,zero,8110e3dc <__reset+0xfb0ee3dc>
8110e604:	d9000c17 	ldw	r4,48(sp)
8110e608:	0101730e 	bge	zero,r4,8110ebd8 <_dtoa_r+0x15cc>
8110e60c:	d9000615 	stw	r4,24(sp)
8110e610:	003ed006 	br	8110e154 <__reset+0xfb0ee154>
8110e614:	00800084 	movi	r2,2
8110e618:	3081861e 	bne	r6,r2,8110ec34 <_dtoa_r+0x1628>
8110e61c:	d8000b15 	stw	zero,44(sp)
8110e620:	003f3c06 	br	8110e314 <__reset+0xfb0ee314>
8110e624:	dc000917 	ldw	r16,36(sp)
8110e628:	003e9206 	br	8110e074 <__reset+0xfb0ee074>
8110e62c:	d9c00317 	ldw	r7,12(sp)
8110e630:	00800084 	movi	r2,2
8110e634:	11fec50e 	bge	r2,r7,8110e14c <__reset+0xfb0ee14c>
8110e638:	d9000617 	ldw	r4,24(sp)
8110e63c:	20013c1e 	bne	r4,zero,8110eb30 <_dtoa_r+0x1524>
8110e640:	a80b883a 	mov	r5,r21
8110e644:	000f883a 	mov	r7,zero
8110e648:	01800144 	movi	r6,5
8110e64c:	e009883a 	mov	r4,fp
8110e650:	1110c300 	call	81110c30 <__multadd>
8110e654:	100b883a 	mov	r5,r2
8110e658:	8009883a 	mov	r4,r16
8110e65c:	102b883a 	mov	r21,r2
8110e660:	11114280 	call	81111428 <__mcmp>
8110e664:	dc000915 	stw	r16,36(sp)
8110e668:	00bf410e 	bge	zero,r2,8110e370 <__reset+0xfb0ee370>
8110e66c:	d9c00717 	ldw	r7,28(sp)
8110e670:	00800c44 	movi	r2,49
8110e674:	38800005 	stb	r2,0(r7)
8110e678:	d8800517 	ldw	r2,20(sp)
8110e67c:	3dc00044 	addi	r23,r7,1
8110e680:	10800044 	addi	r2,r2,1
8110e684:	d8800515 	stw	r2,20(sp)
8110e688:	003f3d06 	br	8110e380 <__reset+0xfb0ee380>
8110e68c:	d9800517 	ldw	r6,20(sp)
8110e690:	d9c00717 	ldw	r7,28(sp)
8110e694:	00800c44 	movi	r2,49
8110e698:	31800044 	addi	r6,r6,1
8110e69c:	d9800515 	stw	r6,20(sp)
8110e6a0:	38800005 	stb	r2,0(r7)
8110e6a4:	003edf06 	br	8110e224 <__reset+0xfb0ee224>
8110e6a8:	d8000b15 	stw	zero,44(sp)
8110e6ac:	003c9f06 	br	8110d92c <__reset+0xfb0ed92c>
8110e6b0:	903e7e1e 	bne	r18,zero,8110e0ac <__reset+0xfb0ee0ac>
8110e6b4:	00800434 	movhi	r2,16
8110e6b8:	10bfffc4 	addi	r2,r2,-1
8110e6bc:	9884703a 	and	r2,r19,r2
8110e6c0:	1000ea1e 	bne	r2,zero,8110ea6c <_dtoa_r+0x1460>
8110e6c4:	9cdffc2c 	andhi	r19,r19,32752
8110e6c8:	9800e826 	beq	r19,zero,8110ea6c <_dtoa_r+0x1460>
8110e6cc:	d9c00817 	ldw	r7,32(sp)
8110e6d0:	b5800044 	addi	r22,r22,1
8110e6d4:	04c00044 	movi	r19,1
8110e6d8:	39c00044 	addi	r7,r7,1
8110e6dc:	d9c00815 	stw	r7,32(sp)
8110e6e0:	d8800d17 	ldw	r2,52(sp)
8110e6e4:	103e721e 	bne	r2,zero,8110e0b0 <__reset+0xfb0ee0b0>
8110e6e8:	00800044 	movi	r2,1
8110e6ec:	003e7906 	br	8110e0d4 <__reset+0xfb0ee0d4>
8110e6f0:	8009883a 	mov	r4,r16
8110e6f4:	11170400 	call	81117040 <__floatsidf>
8110e6f8:	d9800f17 	ldw	r6,60(sp)
8110e6fc:	d9c01017 	ldw	r7,64(sp)
8110e700:	1009883a 	mov	r4,r2
8110e704:	180b883a 	mov	r5,r3
8110e708:	110a0f40 	call	8110a0f4 <__muldf3>
8110e70c:	000d883a 	mov	r6,zero
8110e710:	01d00734 	movhi	r7,16412
8110e714:	1009883a 	mov	r4,r2
8110e718:	180b883a 	mov	r5,r3
8110e71c:	11152d80 	call	811152d8 <__adddf3>
8110e720:	047f3034 	movhi	r17,64704
8110e724:	1021883a 	mov	r16,r2
8110e728:	1c63883a 	add	r17,r3,r17
8110e72c:	d9000f17 	ldw	r4,60(sp)
8110e730:	d9401017 	ldw	r5,64(sp)
8110e734:	000d883a 	mov	r6,zero
8110e738:	01d00534 	movhi	r7,16404
8110e73c:	11166c40 	call	811166c4 <__subdf3>
8110e740:	800d883a 	mov	r6,r16
8110e744:	880f883a 	mov	r7,r17
8110e748:	1009883a 	mov	r4,r2
8110e74c:	180b883a 	mov	r5,r3
8110e750:	102b883a 	mov	r21,r2
8110e754:	1829883a 	mov	r20,r3
8110e758:	11164f40 	call	811164f4 <__gedf2>
8110e75c:	00806c16 	blt	zero,r2,8110e910 <_dtoa_r+0x1304>
8110e760:	89e0003c 	xorhi	r7,r17,32768
8110e764:	800d883a 	mov	r6,r16
8110e768:	a809883a 	mov	r4,r21
8110e76c:	a00b883a 	mov	r5,r20
8110e770:	11165d00 	call	811165d0 <__ledf2>
8110e774:	103d7e0e 	bge	r2,zero,8110dd70 <__reset+0xfb0edd70>
8110e778:	002b883a 	mov	r21,zero
8110e77c:	0023883a 	mov	r17,zero
8110e780:	003efb06 	br	8110e370 <__reset+0xfb0ee370>
8110e784:	d8800717 	ldw	r2,28(sp)
8110e788:	003bd006 	br	8110d6cc <__reset+0xfb0ed6cc>
8110e78c:	d9000a17 	ldw	r4,40(sp)
8110e790:	d9800d17 	ldw	r6,52(sp)
8110e794:	dd400a15 	stw	r21,40(sp)
8110e798:	a905c83a 	sub	r2,r21,r4
8110e79c:	308d883a 	add	r6,r6,r2
8110e7a0:	d9800d15 	stw	r6,52(sp)
8110e7a4:	002b883a 	mov	r21,zero
8110e7a8:	003e0606 	br	8110dfc4 <__reset+0xfb0edfc4>
8110e7ac:	9023883a 	mov	r17,r18
8110e7b0:	9829883a 	mov	r20,r19
8110e7b4:	04000084 	movi	r16,2
8110e7b8:	003c9206 	br	8110da04 <__reset+0xfb0eda04>
8110e7bc:	04000044 	movi	r16,1
8110e7c0:	dc000c15 	stw	r16,48(sp)
8110e7c4:	dc000615 	stw	r16,24(sp)
8110e7c8:	dc002215 	stw	r16,136(sp)
8110e7cc:	e0001115 	stw	zero,68(fp)
8110e7d0:	000b883a 	mov	r5,zero
8110e7d4:	003c6906 	br	8110d97c <__reset+0xfb0ed97c>
8110e7d8:	3021883a 	mov	r16,r6
8110e7dc:	003ffb06 	br	8110e7cc <__reset+0xfb0ee7cc>
8110e7e0:	1000021e 	bne	r2,zero,8110e7ec <_dtoa_r+0x11e0>
8110e7e4:	4200004c 	andi	r8,r8,1
8110e7e8:	403e7d1e 	bne	r8,zero,8110e1e0 <__reset+0xfb0ee1e0>
8110e7ec:	01000c04 	movi	r4,48
8110e7f0:	00000106 	br	8110e7f8 <_dtoa_r+0x11ec>
8110e7f4:	102f883a 	mov	r23,r2
8110e7f8:	b8bfffc4 	addi	r2,r23,-1
8110e7fc:	10c00007 	ldb	r3,0(r2)
8110e800:	193ffc26 	beq	r3,r4,8110e7f4 <__reset+0xfb0ee7f4>
8110e804:	003e8706 	br	8110e224 <__reset+0xfb0ee224>
8110e808:	d8800517 	ldw	r2,20(sp)
8110e80c:	00a3c83a 	sub	r17,zero,r2
8110e810:	8800a426 	beq	r17,zero,8110eaa4 <_dtoa_r+0x1498>
8110e814:	888003cc 	andi	r2,r17,15
8110e818:	100490fa 	slli	r2,r2,3
8110e81c:	00e044b4 	movhi	r3,33042
8110e820:	18f64804 	addi	r3,r3,-9952
8110e824:	1885883a 	add	r2,r3,r2
8110e828:	11800017 	ldw	r6,0(r2)
8110e82c:	11c00117 	ldw	r7,4(r2)
8110e830:	9009883a 	mov	r4,r18
8110e834:	980b883a 	mov	r5,r19
8110e838:	8823d13a 	srai	r17,r17,4
8110e83c:	110a0f40 	call	8110a0f4 <__muldf3>
8110e840:	d8800f15 	stw	r2,60(sp)
8110e844:	d8c01015 	stw	r3,64(sp)
8110e848:	8800e826 	beq	r17,zero,8110ebec <_dtoa_r+0x15e0>
8110e84c:	052044b4 	movhi	r20,33042
8110e850:	a5363e04 	addi	r20,r20,-9992
8110e854:	04000084 	movi	r16,2
8110e858:	8980004c 	andi	r6,r17,1
8110e85c:	1009883a 	mov	r4,r2
8110e860:	8823d07a 	srai	r17,r17,1
8110e864:	180b883a 	mov	r5,r3
8110e868:	30000426 	beq	r6,zero,8110e87c <_dtoa_r+0x1270>
8110e86c:	a1800017 	ldw	r6,0(r20)
8110e870:	a1c00117 	ldw	r7,4(r20)
8110e874:	84000044 	addi	r16,r16,1
8110e878:	110a0f40 	call	8110a0f4 <__muldf3>
8110e87c:	a5000204 	addi	r20,r20,8
8110e880:	883ff51e 	bne	r17,zero,8110e858 <__reset+0xfb0ee858>
8110e884:	d8800f15 	stw	r2,60(sp)
8110e888:	d8c01015 	stw	r3,64(sp)
8110e88c:	003c7606 	br	8110da68 <__reset+0xfb0eda68>
8110e890:	00c00c04 	movi	r3,48
8110e894:	10c00005 	stb	r3,0(r2)
8110e898:	d8c00517 	ldw	r3,20(sp)
8110e89c:	bd3fffc3 	ldbu	r20,-1(r23)
8110e8a0:	18c00044 	addi	r3,r3,1
8110e8a4:	d8c00515 	stw	r3,20(sp)
8110e8a8:	003db906 	br	8110df90 <__reset+0xfb0edf90>
8110e8ac:	89400117 	ldw	r5,4(r17)
8110e8b0:	e009883a 	mov	r4,fp
8110e8b4:	1110b600 	call	81110b60 <_Balloc>
8110e8b8:	89800417 	ldw	r6,16(r17)
8110e8bc:	89400304 	addi	r5,r17,12
8110e8c0:	11000304 	addi	r4,r2,12
8110e8c4:	31800084 	addi	r6,r6,2
8110e8c8:	318d883a 	add	r6,r6,r6
8110e8cc:	318d883a 	add	r6,r6,r6
8110e8d0:	1027883a 	mov	r19,r2
8110e8d4:	110ac200 	call	8110ac20 <memcpy>
8110e8d8:	01800044 	movi	r6,1
8110e8dc:	980b883a 	mov	r5,r19
8110e8e0:	e009883a 	mov	r4,fp
8110e8e4:	11112e00 	call	811112e0 <__lshift>
8110e8e8:	1029883a 	mov	r20,r2
8110e8ec:	003ecc06 	br	8110e420 <__reset+0xfb0ee420>
8110e8f0:	00800e44 	movi	r2,57
8110e8f4:	90809026 	beq	r18,r2,8110eb38 <_dtoa_r+0x152c>
8110e8f8:	92000044 	addi	r8,r18,1
8110e8fc:	003f1f06 	br	8110e57c <__reset+0xfb0ee57c>
8110e900:	9011883a 	mov	r8,r18
8110e904:	8825883a 	mov	r18,r17
8110e908:	a023883a 	mov	r17,r20
8110e90c:	003e2906 	br	8110e1b4 <__reset+0xfb0ee1b4>
8110e910:	002b883a 	mov	r21,zero
8110e914:	0023883a 	mov	r17,zero
8110e918:	003f5406 	br	8110e66c <__reset+0xfb0ee66c>
8110e91c:	61bfffc4 	addi	r6,r12,-1
8110e920:	300490fa 	slli	r2,r6,3
8110e924:	00e044b4 	movhi	r3,33042
8110e928:	18f64804 	addi	r3,r3,-9952
8110e92c:	1885883a 	add	r2,r3,r2
8110e930:	11000017 	ldw	r4,0(r2)
8110e934:	11400117 	ldw	r5,4(r2)
8110e938:	d8800717 	ldw	r2,28(sp)
8110e93c:	880f883a 	mov	r7,r17
8110e940:	d9801215 	stw	r6,72(sp)
8110e944:	800d883a 	mov	r6,r16
8110e948:	db001615 	stw	r12,88(sp)
8110e94c:	15c00044 	addi	r23,r2,1
8110e950:	110a0f40 	call	8110a0f4 <__muldf3>
8110e954:	d9401017 	ldw	r5,64(sp)
8110e958:	d9000f17 	ldw	r4,60(sp)
8110e95c:	d8c01515 	stw	r3,84(sp)
8110e960:	d8801415 	stw	r2,80(sp)
8110e964:	1116fc00 	call	81116fc0 <__fixdfsi>
8110e968:	1009883a 	mov	r4,r2
8110e96c:	1021883a 	mov	r16,r2
8110e970:	11170400 	call	81117040 <__floatsidf>
8110e974:	d9000f17 	ldw	r4,60(sp)
8110e978:	d9401017 	ldw	r5,64(sp)
8110e97c:	100d883a 	mov	r6,r2
8110e980:	180f883a 	mov	r7,r3
8110e984:	11166c40 	call	811166c4 <__subdf3>
8110e988:	1829883a 	mov	r20,r3
8110e98c:	d8c00717 	ldw	r3,28(sp)
8110e990:	84000c04 	addi	r16,r16,48
8110e994:	1023883a 	mov	r17,r2
8110e998:	1c000005 	stb	r16,0(r3)
8110e99c:	db001617 	ldw	r12,88(sp)
8110e9a0:	00800044 	movi	r2,1
8110e9a4:	60802226 	beq	r12,r2,8110ea30 <_dtoa_r+0x1424>
8110e9a8:	d9c00717 	ldw	r7,28(sp)
8110e9ac:	8805883a 	mov	r2,r17
8110e9b0:	b82b883a 	mov	r21,r23
8110e9b4:	3b19883a 	add	r12,r7,r12
8110e9b8:	6023883a 	mov	r17,r12
8110e9bc:	a007883a 	mov	r3,r20
8110e9c0:	dc800f15 	stw	r18,60(sp)
8110e9c4:	000d883a 	mov	r6,zero
8110e9c8:	01d00934 	movhi	r7,16420
8110e9cc:	1009883a 	mov	r4,r2
8110e9d0:	180b883a 	mov	r5,r3
8110e9d4:	110a0f40 	call	8110a0f4 <__muldf3>
8110e9d8:	180b883a 	mov	r5,r3
8110e9dc:	1009883a 	mov	r4,r2
8110e9e0:	1829883a 	mov	r20,r3
8110e9e4:	1025883a 	mov	r18,r2
8110e9e8:	1116fc00 	call	81116fc0 <__fixdfsi>
8110e9ec:	1009883a 	mov	r4,r2
8110e9f0:	1021883a 	mov	r16,r2
8110e9f4:	11170400 	call	81117040 <__floatsidf>
8110e9f8:	100d883a 	mov	r6,r2
8110e9fc:	180f883a 	mov	r7,r3
8110ea00:	9009883a 	mov	r4,r18
8110ea04:	a00b883a 	mov	r5,r20
8110ea08:	84000c04 	addi	r16,r16,48
8110ea0c:	11166c40 	call	811166c4 <__subdf3>
8110ea10:	ad400044 	addi	r21,r21,1
8110ea14:	ac3fffc5 	stb	r16,-1(r21)
8110ea18:	ac7fea1e 	bne	r21,r17,8110e9c4 <__reset+0xfb0ee9c4>
8110ea1c:	1023883a 	mov	r17,r2
8110ea20:	d8801217 	ldw	r2,72(sp)
8110ea24:	dc800f17 	ldw	r18,60(sp)
8110ea28:	1829883a 	mov	r20,r3
8110ea2c:	b8af883a 	add	r23,r23,r2
8110ea30:	d9001417 	ldw	r4,80(sp)
8110ea34:	d9401517 	ldw	r5,84(sp)
8110ea38:	000d883a 	mov	r6,zero
8110ea3c:	01cff834 	movhi	r7,16352
8110ea40:	11152d80 	call	811152d8 <__adddf3>
8110ea44:	880d883a 	mov	r6,r17
8110ea48:	a00f883a 	mov	r7,r20
8110ea4c:	1009883a 	mov	r4,r2
8110ea50:	180b883a 	mov	r5,r3
8110ea54:	11165d00 	call	811165d0 <__ledf2>
8110ea58:	10003e0e 	bge	r2,zero,8110eb54 <_dtoa_r+0x1548>
8110ea5c:	d9001317 	ldw	r4,76(sp)
8110ea60:	bd3fffc3 	ldbu	r20,-1(r23)
8110ea64:	d9000515 	stw	r4,20(sp)
8110ea68:	003d3b06 	br	8110df58 <__reset+0xfb0edf58>
8110ea6c:	0027883a 	mov	r19,zero
8110ea70:	003f1b06 	br	8110e6e0 <__reset+0xfb0ee6e0>
8110ea74:	d8800817 	ldw	r2,32(sp)
8110ea78:	11e9c83a 	sub	r20,r2,r7
8110ea7c:	0005883a 	mov	r2,zero
8110ea80:	003d5406 	br	8110dfd4 <__reset+0xfb0edfd4>
8110ea84:	00800044 	movi	r2,1
8110ea88:	003dc706 	br	8110e1a8 <__reset+0xfb0ee1a8>
8110ea8c:	d8c00217 	ldw	r3,8(sp)
8110ea90:	00800d84 	movi	r2,54
8110ea94:	dd400a17 	ldw	r21,40(sp)
8110ea98:	10c5c83a 	sub	r2,r2,r3
8110ea9c:	dd000817 	ldw	r20,32(sp)
8110eaa0:	003d4c06 	br	8110dfd4 <__reset+0xfb0edfd4>
8110eaa4:	dc800f15 	stw	r18,60(sp)
8110eaa8:	dcc01015 	stw	r19,64(sp)
8110eaac:	04000084 	movi	r16,2
8110eab0:	003bed06 	br	8110da68 <__reset+0xfb0eda68>
8110eab4:	d9000617 	ldw	r4,24(sp)
8110eab8:	203f0d26 	beq	r4,zero,8110e6f0 <__reset+0xfb0ee6f0>
8110eabc:	d9800c17 	ldw	r6,48(sp)
8110eac0:	01bcab0e 	bge	zero,r6,8110dd70 <__reset+0xfb0edd70>
8110eac4:	d9401017 	ldw	r5,64(sp)
8110eac8:	d9000f17 	ldw	r4,60(sp)
8110eacc:	000d883a 	mov	r6,zero
8110ead0:	01d00934 	movhi	r7,16420
8110ead4:	110a0f40 	call	8110a0f4 <__muldf3>
8110ead8:	81000044 	addi	r4,r16,1
8110eadc:	d8800f15 	stw	r2,60(sp)
8110eae0:	d8c01015 	stw	r3,64(sp)
8110eae4:	11170400 	call	81117040 <__floatsidf>
8110eae8:	d9800f17 	ldw	r6,60(sp)
8110eaec:	d9c01017 	ldw	r7,64(sp)
8110eaf0:	1009883a 	mov	r4,r2
8110eaf4:	180b883a 	mov	r5,r3
8110eaf8:	110a0f40 	call	8110a0f4 <__muldf3>
8110eafc:	01d00734 	movhi	r7,16412
8110eb00:	000d883a 	mov	r6,zero
8110eb04:	1009883a 	mov	r4,r2
8110eb08:	180b883a 	mov	r5,r3
8110eb0c:	11152d80 	call	811152d8 <__adddf3>
8110eb10:	d9c00517 	ldw	r7,20(sp)
8110eb14:	047f3034 	movhi	r17,64704
8110eb18:	1021883a 	mov	r16,r2
8110eb1c:	39ffffc4 	addi	r7,r7,-1
8110eb20:	d9c01315 	stw	r7,76(sp)
8110eb24:	1c63883a 	add	r17,r3,r17
8110eb28:	db000c17 	ldw	r12,48(sp)
8110eb2c:	003bea06 	br	8110dad8 <__reset+0xfb0edad8>
8110eb30:	dc000915 	stw	r16,36(sp)
8110eb34:	003e0e06 	br	8110e370 <__reset+0xfb0ee370>
8110eb38:	01000e44 	movi	r4,57
8110eb3c:	8825883a 	mov	r18,r17
8110eb40:	9dc00044 	addi	r23,r19,1
8110eb44:	99000005 	stb	r4,0(r19)
8110eb48:	a023883a 	mov	r17,r20
8110eb4c:	dc000915 	stw	r16,36(sp)
8110eb50:	003da406 	br	8110e1e4 <__reset+0xfb0ee1e4>
8110eb54:	d9801417 	ldw	r6,80(sp)
8110eb58:	d9c01517 	ldw	r7,84(sp)
8110eb5c:	0009883a 	mov	r4,zero
8110eb60:	014ff834 	movhi	r5,16352
8110eb64:	11166c40 	call	811166c4 <__subdf3>
8110eb68:	880d883a 	mov	r6,r17
8110eb6c:	a00f883a 	mov	r7,r20
8110eb70:	1009883a 	mov	r4,r2
8110eb74:	180b883a 	mov	r5,r3
8110eb78:	11164f40 	call	811164f4 <__gedf2>
8110eb7c:	00bc7c0e 	bge	zero,r2,8110dd70 <__reset+0xfb0edd70>
8110eb80:	01000c04 	movi	r4,48
8110eb84:	00000106 	br	8110eb8c <_dtoa_r+0x1580>
8110eb88:	102f883a 	mov	r23,r2
8110eb8c:	b8bfffc4 	addi	r2,r23,-1
8110eb90:	10c00007 	ldb	r3,0(r2)
8110eb94:	193ffc26 	beq	r3,r4,8110eb88 <__reset+0xfb0eeb88>
8110eb98:	d9801317 	ldw	r6,76(sp)
8110eb9c:	d9800515 	stw	r6,20(sp)
8110eba0:	003c4406 	br	8110dcb4 <__reset+0xfb0edcb4>
8110eba4:	d9801317 	ldw	r6,76(sp)
8110eba8:	d9800515 	stw	r6,20(sp)
8110ebac:	003cea06 	br	8110df58 <__reset+0xfb0edf58>
8110ebb0:	dd800f17 	ldw	r22,60(sp)
8110ebb4:	dcc01017 	ldw	r19,64(sp)
8110ebb8:	dc801217 	ldw	r18,72(sp)
8110ebbc:	003c6c06 	br	8110dd70 <__reset+0xfb0edd70>
8110ebc0:	903e031e 	bne	r18,zero,8110e3d0 <__reset+0xfb0ee3d0>
8110ebc4:	003ebb06 	br	8110e6b4 <__reset+0xfb0ee6b4>
8110ebc8:	103e6c1e 	bne	r2,zero,8110e57c <__reset+0xfb0ee57c>
8110ebcc:	4080004c 	andi	r2,r8,1
8110ebd0:	103e6a26 	beq	r2,zero,8110e57c <__reset+0xfb0ee57c>
8110ebd4:	003e6606 	br	8110e570 <__reset+0xfb0ee570>
8110ebd8:	d8c00317 	ldw	r3,12(sp)
8110ebdc:	00800084 	movi	r2,2
8110ebe0:	10c02916 	blt	r2,r3,8110ec88 <_dtoa_r+0x167c>
8110ebe4:	d9000c17 	ldw	r4,48(sp)
8110ebe8:	003e8806 	br	8110e60c <__reset+0xfb0ee60c>
8110ebec:	04000084 	movi	r16,2
8110ebf0:	003b9d06 	br	8110da68 <__reset+0xfb0eda68>
8110ebf4:	d9001317 	ldw	r4,76(sp)
8110ebf8:	d9000515 	stw	r4,20(sp)
8110ebfc:	003cd606 	br	8110df58 <__reset+0xfb0edf58>
8110ec00:	d8801317 	ldw	r2,76(sp)
8110ec04:	d8800515 	stw	r2,20(sp)
8110ec08:	003c2a06 	br	8110dcb4 <__reset+0xfb0edcb4>
8110ec0c:	d9800317 	ldw	r6,12(sp)
8110ec10:	00800084 	movi	r2,2
8110ec14:	11801516 	blt	r2,r6,8110ec6c <_dtoa_r+0x1660>
8110ec18:	d9c00c17 	ldw	r7,48(sp)
8110ec1c:	d9c00615 	stw	r7,24(sp)
8110ec20:	003df706 	br	8110e400 <__reset+0xfb0ee400>
8110ec24:	193d3926 	beq	r3,r4,8110e10c <__reset+0xfb0ee10c>
8110ec28:	00c00f04 	movi	r3,60
8110ec2c:	1885c83a 	sub	r2,r3,r2
8110ec30:	003ddf06 	br	8110e3b0 <__reset+0xfb0ee3b0>
8110ec34:	e009883a 	mov	r4,fp
8110ec38:	e0001115 	stw	zero,68(fp)
8110ec3c:	000b883a 	mov	r5,zero
8110ec40:	1110b600 	call	81110b60 <_Balloc>
8110ec44:	d8800715 	stw	r2,28(sp)
8110ec48:	d8c00717 	ldw	r3,28(sp)
8110ec4c:	00bfffc4 	movi	r2,-1
8110ec50:	01000044 	movi	r4,1
8110ec54:	d8800c15 	stw	r2,48(sp)
8110ec58:	e0c01015 	stw	r3,64(fp)
8110ec5c:	d9000b15 	stw	r4,44(sp)
8110ec60:	d8800615 	stw	r2,24(sp)
8110ec64:	d8002215 	stw	zero,136(sp)
8110ec68:	003c4106 	br	8110dd70 <__reset+0xfb0edd70>
8110ec6c:	d8c00c17 	ldw	r3,48(sp)
8110ec70:	d8c00615 	stw	r3,24(sp)
8110ec74:	003e7006 	br	8110e638 <__reset+0xfb0ee638>
8110ec78:	04400044 	movi	r17,1
8110ec7c:	003b2006 	br	8110d900 <__reset+0xfb0ed900>
8110ec80:	000b883a 	mov	r5,zero
8110ec84:	003b3d06 	br	8110d97c <__reset+0xfb0ed97c>
8110ec88:	d8800c17 	ldw	r2,48(sp)
8110ec8c:	d8800615 	stw	r2,24(sp)
8110ec90:	003e6906 	br	8110e638 <__reset+0xfb0ee638>

8110ec94 <__sflush_r>:
8110ec94:	2880030b 	ldhu	r2,12(r5)
8110ec98:	defffb04 	addi	sp,sp,-20
8110ec9c:	dcc00315 	stw	r19,12(sp)
8110eca0:	dc400115 	stw	r17,4(sp)
8110eca4:	dfc00415 	stw	ra,16(sp)
8110eca8:	dc800215 	stw	r18,8(sp)
8110ecac:	dc000015 	stw	r16,0(sp)
8110ecb0:	10c0020c 	andi	r3,r2,8
8110ecb4:	2823883a 	mov	r17,r5
8110ecb8:	2027883a 	mov	r19,r4
8110ecbc:	1800311e 	bne	r3,zero,8110ed84 <__sflush_r+0xf0>
8110ecc0:	28c00117 	ldw	r3,4(r5)
8110ecc4:	10820014 	ori	r2,r2,2048
8110ecc8:	2880030d 	sth	r2,12(r5)
8110eccc:	00c04b0e 	bge	zero,r3,8110edfc <__sflush_r+0x168>
8110ecd0:	8a000a17 	ldw	r8,40(r17)
8110ecd4:	40002326 	beq	r8,zero,8110ed64 <__sflush_r+0xd0>
8110ecd8:	9c000017 	ldw	r16,0(r19)
8110ecdc:	10c4000c 	andi	r3,r2,4096
8110ece0:	98000015 	stw	zero,0(r19)
8110ece4:	18004826 	beq	r3,zero,8110ee08 <__sflush_r+0x174>
8110ece8:	89801417 	ldw	r6,80(r17)
8110ecec:	10c0010c 	andi	r3,r2,4
8110ecf0:	18000626 	beq	r3,zero,8110ed0c <__sflush_r+0x78>
8110ecf4:	88c00117 	ldw	r3,4(r17)
8110ecf8:	88800c17 	ldw	r2,48(r17)
8110ecfc:	30cdc83a 	sub	r6,r6,r3
8110ed00:	10000226 	beq	r2,zero,8110ed0c <__sflush_r+0x78>
8110ed04:	88800f17 	ldw	r2,60(r17)
8110ed08:	308dc83a 	sub	r6,r6,r2
8110ed0c:	89400717 	ldw	r5,28(r17)
8110ed10:	000f883a 	mov	r7,zero
8110ed14:	9809883a 	mov	r4,r19
8110ed18:	403ee83a 	callr	r8
8110ed1c:	00ffffc4 	movi	r3,-1
8110ed20:	10c04426 	beq	r2,r3,8110ee34 <__sflush_r+0x1a0>
8110ed24:	88c0030b 	ldhu	r3,12(r17)
8110ed28:	89000417 	ldw	r4,16(r17)
8110ed2c:	88000115 	stw	zero,4(r17)
8110ed30:	197dffcc 	andi	r5,r3,63487
8110ed34:	8940030d 	sth	r5,12(r17)
8110ed38:	89000015 	stw	r4,0(r17)
8110ed3c:	18c4000c 	andi	r3,r3,4096
8110ed40:	18002c1e 	bne	r3,zero,8110edf4 <__sflush_r+0x160>
8110ed44:	89400c17 	ldw	r5,48(r17)
8110ed48:	9c000015 	stw	r16,0(r19)
8110ed4c:	28000526 	beq	r5,zero,8110ed64 <__sflush_r+0xd0>
8110ed50:	88801004 	addi	r2,r17,64
8110ed54:	28800226 	beq	r5,r2,8110ed60 <__sflush_r+0xcc>
8110ed58:	9809883a 	mov	r4,r19
8110ed5c:	110f4000 	call	8110f400 <_free_r>
8110ed60:	88000c15 	stw	zero,48(r17)
8110ed64:	0005883a 	mov	r2,zero
8110ed68:	dfc00417 	ldw	ra,16(sp)
8110ed6c:	dcc00317 	ldw	r19,12(sp)
8110ed70:	dc800217 	ldw	r18,8(sp)
8110ed74:	dc400117 	ldw	r17,4(sp)
8110ed78:	dc000017 	ldw	r16,0(sp)
8110ed7c:	dec00504 	addi	sp,sp,20
8110ed80:	f800283a 	ret
8110ed84:	2c800417 	ldw	r18,16(r5)
8110ed88:	903ff626 	beq	r18,zero,8110ed64 <__reset+0xfb0eed64>
8110ed8c:	2c000017 	ldw	r16,0(r5)
8110ed90:	108000cc 	andi	r2,r2,3
8110ed94:	2c800015 	stw	r18,0(r5)
8110ed98:	84a1c83a 	sub	r16,r16,r18
8110ed9c:	1000131e 	bne	r2,zero,8110edec <__sflush_r+0x158>
8110eda0:	28800517 	ldw	r2,20(r5)
8110eda4:	88800215 	stw	r2,8(r17)
8110eda8:	04000316 	blt	zero,r16,8110edb8 <__sflush_r+0x124>
8110edac:	003fed06 	br	8110ed64 <__reset+0xfb0eed64>
8110edb0:	90a5883a 	add	r18,r18,r2
8110edb4:	043feb0e 	bge	zero,r16,8110ed64 <__reset+0xfb0eed64>
8110edb8:	88800917 	ldw	r2,36(r17)
8110edbc:	89400717 	ldw	r5,28(r17)
8110edc0:	800f883a 	mov	r7,r16
8110edc4:	900d883a 	mov	r6,r18
8110edc8:	9809883a 	mov	r4,r19
8110edcc:	103ee83a 	callr	r2
8110edd0:	80a1c83a 	sub	r16,r16,r2
8110edd4:	00bff616 	blt	zero,r2,8110edb0 <__reset+0xfb0eedb0>
8110edd8:	88c0030b 	ldhu	r3,12(r17)
8110eddc:	00bfffc4 	movi	r2,-1
8110ede0:	18c01014 	ori	r3,r3,64
8110ede4:	88c0030d 	sth	r3,12(r17)
8110ede8:	003fdf06 	br	8110ed68 <__reset+0xfb0eed68>
8110edec:	0005883a 	mov	r2,zero
8110edf0:	003fec06 	br	8110eda4 <__reset+0xfb0eeda4>
8110edf4:	88801415 	stw	r2,80(r17)
8110edf8:	003fd206 	br	8110ed44 <__reset+0xfb0eed44>
8110edfc:	28c00f17 	ldw	r3,60(r5)
8110ee00:	00ffb316 	blt	zero,r3,8110ecd0 <__reset+0xfb0eecd0>
8110ee04:	003fd706 	br	8110ed64 <__reset+0xfb0eed64>
8110ee08:	89400717 	ldw	r5,28(r17)
8110ee0c:	000d883a 	mov	r6,zero
8110ee10:	01c00044 	movi	r7,1
8110ee14:	9809883a 	mov	r4,r19
8110ee18:	403ee83a 	callr	r8
8110ee1c:	100d883a 	mov	r6,r2
8110ee20:	00bfffc4 	movi	r2,-1
8110ee24:	30801426 	beq	r6,r2,8110ee78 <__sflush_r+0x1e4>
8110ee28:	8880030b 	ldhu	r2,12(r17)
8110ee2c:	8a000a17 	ldw	r8,40(r17)
8110ee30:	003fae06 	br	8110ecec <__reset+0xfb0eecec>
8110ee34:	98c00017 	ldw	r3,0(r19)
8110ee38:	183fba26 	beq	r3,zero,8110ed24 <__reset+0xfb0eed24>
8110ee3c:	01000744 	movi	r4,29
8110ee40:	19000626 	beq	r3,r4,8110ee5c <__sflush_r+0x1c8>
8110ee44:	01000584 	movi	r4,22
8110ee48:	19000426 	beq	r3,r4,8110ee5c <__sflush_r+0x1c8>
8110ee4c:	88c0030b 	ldhu	r3,12(r17)
8110ee50:	18c01014 	ori	r3,r3,64
8110ee54:	88c0030d 	sth	r3,12(r17)
8110ee58:	003fc306 	br	8110ed68 <__reset+0xfb0eed68>
8110ee5c:	8880030b 	ldhu	r2,12(r17)
8110ee60:	88c00417 	ldw	r3,16(r17)
8110ee64:	88000115 	stw	zero,4(r17)
8110ee68:	10bdffcc 	andi	r2,r2,63487
8110ee6c:	8880030d 	sth	r2,12(r17)
8110ee70:	88c00015 	stw	r3,0(r17)
8110ee74:	003fb306 	br	8110ed44 <__reset+0xfb0eed44>
8110ee78:	98800017 	ldw	r2,0(r19)
8110ee7c:	103fea26 	beq	r2,zero,8110ee28 <__reset+0xfb0eee28>
8110ee80:	00c00744 	movi	r3,29
8110ee84:	10c00226 	beq	r2,r3,8110ee90 <__sflush_r+0x1fc>
8110ee88:	00c00584 	movi	r3,22
8110ee8c:	10c0031e 	bne	r2,r3,8110ee9c <__sflush_r+0x208>
8110ee90:	9c000015 	stw	r16,0(r19)
8110ee94:	0005883a 	mov	r2,zero
8110ee98:	003fb306 	br	8110ed68 <__reset+0xfb0eed68>
8110ee9c:	88c0030b 	ldhu	r3,12(r17)
8110eea0:	3005883a 	mov	r2,r6
8110eea4:	18c01014 	ori	r3,r3,64
8110eea8:	88c0030d 	sth	r3,12(r17)
8110eeac:	003fae06 	br	8110ed68 <__reset+0xfb0eed68>

8110eeb0 <_fflush_r>:
8110eeb0:	defffd04 	addi	sp,sp,-12
8110eeb4:	dc000115 	stw	r16,4(sp)
8110eeb8:	dfc00215 	stw	ra,8(sp)
8110eebc:	2021883a 	mov	r16,r4
8110eec0:	20000226 	beq	r4,zero,8110eecc <_fflush_r+0x1c>
8110eec4:	20800e17 	ldw	r2,56(r4)
8110eec8:	10000c26 	beq	r2,zero,8110eefc <_fflush_r+0x4c>
8110eecc:	2880030f 	ldh	r2,12(r5)
8110eed0:	1000051e 	bne	r2,zero,8110eee8 <_fflush_r+0x38>
8110eed4:	0005883a 	mov	r2,zero
8110eed8:	dfc00217 	ldw	ra,8(sp)
8110eedc:	dc000117 	ldw	r16,4(sp)
8110eee0:	dec00304 	addi	sp,sp,12
8110eee4:	f800283a 	ret
8110eee8:	8009883a 	mov	r4,r16
8110eeec:	dfc00217 	ldw	ra,8(sp)
8110eef0:	dc000117 	ldw	r16,4(sp)
8110eef4:	dec00304 	addi	sp,sp,12
8110eef8:	110ec941 	jmpi	8110ec94 <__sflush_r>
8110eefc:	d9400015 	stw	r5,0(sp)
8110ef00:	110f28c0 	call	8110f28c <__sinit>
8110ef04:	d9400017 	ldw	r5,0(sp)
8110ef08:	003ff006 	br	8110eecc <__reset+0xfb0eeecc>

8110ef0c <fflush>:
8110ef0c:	20000526 	beq	r4,zero,8110ef24 <fflush+0x18>
8110ef10:	00a044b4 	movhi	r2,33042
8110ef14:	10be4904 	addi	r2,r2,-1756
8110ef18:	200b883a 	mov	r5,r4
8110ef1c:	11000017 	ldw	r4,0(r2)
8110ef20:	110eeb01 	jmpi	8110eeb0 <_fflush_r>
8110ef24:	00a044b4 	movhi	r2,33042
8110ef28:	10be4804 	addi	r2,r2,-1760
8110ef2c:	11000017 	ldw	r4,0(r2)
8110ef30:	01604474 	movhi	r5,33041
8110ef34:	297bac04 	addi	r5,r5,-4432
8110ef38:	110fc901 	jmpi	8110fc90 <_fwalk_reent>

8110ef3c <__fp_unlock>:
8110ef3c:	0005883a 	mov	r2,zero
8110ef40:	f800283a 	ret

8110ef44 <_cleanup_r>:
8110ef44:	01604474 	movhi	r5,33041
8110ef48:	29500404 	addi	r5,r5,16400
8110ef4c:	110fc901 	jmpi	8110fc90 <_fwalk_reent>

8110ef50 <__sinit.part.1>:
8110ef50:	defff704 	addi	sp,sp,-36
8110ef54:	00e04474 	movhi	r3,33041
8110ef58:	dfc00815 	stw	ra,32(sp)
8110ef5c:	ddc00715 	stw	r23,28(sp)
8110ef60:	dd800615 	stw	r22,24(sp)
8110ef64:	dd400515 	stw	r21,20(sp)
8110ef68:	dd000415 	stw	r20,16(sp)
8110ef6c:	dcc00315 	stw	r19,12(sp)
8110ef70:	dc800215 	stw	r18,8(sp)
8110ef74:	dc400115 	stw	r17,4(sp)
8110ef78:	dc000015 	stw	r16,0(sp)
8110ef7c:	18fbd104 	addi	r3,r3,-4284
8110ef80:	24000117 	ldw	r16,4(r4)
8110ef84:	20c00f15 	stw	r3,60(r4)
8110ef88:	2080bb04 	addi	r2,r4,748
8110ef8c:	00c000c4 	movi	r3,3
8110ef90:	20c0b915 	stw	r3,740(r4)
8110ef94:	2080ba15 	stw	r2,744(r4)
8110ef98:	2000b815 	stw	zero,736(r4)
8110ef9c:	05c00204 	movi	r23,8
8110efa0:	00800104 	movi	r2,4
8110efa4:	2025883a 	mov	r18,r4
8110efa8:	b80d883a 	mov	r6,r23
8110efac:	81001704 	addi	r4,r16,92
8110efb0:	000b883a 	mov	r5,zero
8110efb4:	80000015 	stw	zero,0(r16)
8110efb8:	80000115 	stw	zero,4(r16)
8110efbc:	80000215 	stw	zero,8(r16)
8110efc0:	8080030d 	sth	r2,12(r16)
8110efc4:	80001915 	stw	zero,100(r16)
8110efc8:	8000038d 	sth	zero,14(r16)
8110efcc:	80000415 	stw	zero,16(r16)
8110efd0:	80000515 	stw	zero,20(r16)
8110efd4:	80000615 	stw	zero,24(r16)
8110efd8:	1110a380 	call	81110a38 <memset>
8110efdc:	05a04474 	movhi	r22,33041
8110efe0:	94400217 	ldw	r17,8(r18)
8110efe4:	05604474 	movhi	r21,33041
8110efe8:	05204474 	movhi	r20,33041
8110efec:	04e04474 	movhi	r19,33041
8110eff0:	b5893804 	addi	r22,r22,9440
8110eff4:	ad494f04 	addi	r21,r21,9532
8110eff8:	a5096e04 	addi	r20,r20,9656
8110effc:	9cc98504 	addi	r19,r19,9748
8110f000:	85800815 	stw	r22,32(r16)
8110f004:	85400915 	stw	r21,36(r16)
8110f008:	85000a15 	stw	r20,40(r16)
8110f00c:	84c00b15 	stw	r19,44(r16)
8110f010:	84000715 	stw	r16,28(r16)
8110f014:	00800284 	movi	r2,10
8110f018:	8880030d 	sth	r2,12(r17)
8110f01c:	00800044 	movi	r2,1
8110f020:	b80d883a 	mov	r6,r23
8110f024:	89001704 	addi	r4,r17,92
8110f028:	000b883a 	mov	r5,zero
8110f02c:	88000015 	stw	zero,0(r17)
8110f030:	88000115 	stw	zero,4(r17)
8110f034:	88000215 	stw	zero,8(r17)
8110f038:	88001915 	stw	zero,100(r17)
8110f03c:	8880038d 	sth	r2,14(r17)
8110f040:	88000415 	stw	zero,16(r17)
8110f044:	88000515 	stw	zero,20(r17)
8110f048:	88000615 	stw	zero,24(r17)
8110f04c:	1110a380 	call	81110a38 <memset>
8110f050:	94000317 	ldw	r16,12(r18)
8110f054:	00800484 	movi	r2,18
8110f058:	8c400715 	stw	r17,28(r17)
8110f05c:	8d800815 	stw	r22,32(r17)
8110f060:	8d400915 	stw	r21,36(r17)
8110f064:	8d000a15 	stw	r20,40(r17)
8110f068:	8cc00b15 	stw	r19,44(r17)
8110f06c:	8080030d 	sth	r2,12(r16)
8110f070:	00800084 	movi	r2,2
8110f074:	80000015 	stw	zero,0(r16)
8110f078:	80000115 	stw	zero,4(r16)
8110f07c:	80000215 	stw	zero,8(r16)
8110f080:	80001915 	stw	zero,100(r16)
8110f084:	8080038d 	sth	r2,14(r16)
8110f088:	80000415 	stw	zero,16(r16)
8110f08c:	80000515 	stw	zero,20(r16)
8110f090:	80000615 	stw	zero,24(r16)
8110f094:	b80d883a 	mov	r6,r23
8110f098:	000b883a 	mov	r5,zero
8110f09c:	81001704 	addi	r4,r16,92
8110f0a0:	1110a380 	call	81110a38 <memset>
8110f0a4:	00800044 	movi	r2,1
8110f0a8:	84000715 	stw	r16,28(r16)
8110f0ac:	85800815 	stw	r22,32(r16)
8110f0b0:	85400915 	stw	r21,36(r16)
8110f0b4:	85000a15 	stw	r20,40(r16)
8110f0b8:	84c00b15 	stw	r19,44(r16)
8110f0bc:	90800e15 	stw	r2,56(r18)
8110f0c0:	dfc00817 	ldw	ra,32(sp)
8110f0c4:	ddc00717 	ldw	r23,28(sp)
8110f0c8:	dd800617 	ldw	r22,24(sp)
8110f0cc:	dd400517 	ldw	r21,20(sp)
8110f0d0:	dd000417 	ldw	r20,16(sp)
8110f0d4:	dcc00317 	ldw	r19,12(sp)
8110f0d8:	dc800217 	ldw	r18,8(sp)
8110f0dc:	dc400117 	ldw	r17,4(sp)
8110f0e0:	dc000017 	ldw	r16,0(sp)
8110f0e4:	dec00904 	addi	sp,sp,36
8110f0e8:	f800283a 	ret

8110f0ec <__fp_lock>:
8110f0ec:	0005883a 	mov	r2,zero
8110f0f0:	f800283a 	ret

8110f0f4 <__sfmoreglue>:
8110f0f4:	defffc04 	addi	sp,sp,-16
8110f0f8:	dc400115 	stw	r17,4(sp)
8110f0fc:	2c7fffc4 	addi	r17,r5,-1
8110f100:	8c401a24 	muli	r17,r17,104
8110f104:	dc800215 	stw	r18,8(sp)
8110f108:	2825883a 	mov	r18,r5
8110f10c:	89401d04 	addi	r5,r17,116
8110f110:	dc000015 	stw	r16,0(sp)
8110f114:	dfc00315 	stw	ra,12(sp)
8110f118:	110ffec0 	call	8110ffec <_malloc_r>
8110f11c:	1021883a 	mov	r16,r2
8110f120:	10000726 	beq	r2,zero,8110f140 <__sfmoreglue+0x4c>
8110f124:	11000304 	addi	r4,r2,12
8110f128:	10000015 	stw	zero,0(r2)
8110f12c:	14800115 	stw	r18,4(r2)
8110f130:	11000215 	stw	r4,8(r2)
8110f134:	89801a04 	addi	r6,r17,104
8110f138:	000b883a 	mov	r5,zero
8110f13c:	1110a380 	call	81110a38 <memset>
8110f140:	8005883a 	mov	r2,r16
8110f144:	dfc00317 	ldw	ra,12(sp)
8110f148:	dc800217 	ldw	r18,8(sp)
8110f14c:	dc400117 	ldw	r17,4(sp)
8110f150:	dc000017 	ldw	r16,0(sp)
8110f154:	dec00404 	addi	sp,sp,16
8110f158:	f800283a 	ret

8110f15c <__sfp>:
8110f15c:	defffb04 	addi	sp,sp,-20
8110f160:	dc000015 	stw	r16,0(sp)
8110f164:	042044b4 	movhi	r16,33042
8110f168:	843e4804 	addi	r16,r16,-1760
8110f16c:	dcc00315 	stw	r19,12(sp)
8110f170:	2027883a 	mov	r19,r4
8110f174:	81000017 	ldw	r4,0(r16)
8110f178:	dfc00415 	stw	ra,16(sp)
8110f17c:	dc800215 	stw	r18,8(sp)
8110f180:	20800e17 	ldw	r2,56(r4)
8110f184:	dc400115 	stw	r17,4(sp)
8110f188:	1000021e 	bne	r2,zero,8110f194 <__sfp+0x38>
8110f18c:	110ef500 	call	8110ef50 <__sinit.part.1>
8110f190:	81000017 	ldw	r4,0(r16)
8110f194:	2480b804 	addi	r18,r4,736
8110f198:	047fffc4 	movi	r17,-1
8110f19c:	91000117 	ldw	r4,4(r18)
8110f1a0:	94000217 	ldw	r16,8(r18)
8110f1a4:	213fffc4 	addi	r4,r4,-1
8110f1a8:	20000a16 	blt	r4,zero,8110f1d4 <__sfp+0x78>
8110f1ac:	8080030f 	ldh	r2,12(r16)
8110f1b0:	10000c26 	beq	r2,zero,8110f1e4 <__sfp+0x88>
8110f1b4:	80c01d04 	addi	r3,r16,116
8110f1b8:	00000206 	br	8110f1c4 <__sfp+0x68>
8110f1bc:	18bfe60f 	ldh	r2,-104(r3)
8110f1c0:	10000826 	beq	r2,zero,8110f1e4 <__sfp+0x88>
8110f1c4:	213fffc4 	addi	r4,r4,-1
8110f1c8:	1c3ffd04 	addi	r16,r3,-12
8110f1cc:	18c01a04 	addi	r3,r3,104
8110f1d0:	247ffa1e 	bne	r4,r17,8110f1bc <__reset+0xfb0ef1bc>
8110f1d4:	90800017 	ldw	r2,0(r18)
8110f1d8:	10001d26 	beq	r2,zero,8110f250 <__sfp+0xf4>
8110f1dc:	1025883a 	mov	r18,r2
8110f1e0:	003fee06 	br	8110f19c <__reset+0xfb0ef19c>
8110f1e4:	00bfffc4 	movi	r2,-1
8110f1e8:	8080038d 	sth	r2,14(r16)
8110f1ec:	00800044 	movi	r2,1
8110f1f0:	8080030d 	sth	r2,12(r16)
8110f1f4:	80001915 	stw	zero,100(r16)
8110f1f8:	80000015 	stw	zero,0(r16)
8110f1fc:	80000215 	stw	zero,8(r16)
8110f200:	80000115 	stw	zero,4(r16)
8110f204:	80000415 	stw	zero,16(r16)
8110f208:	80000515 	stw	zero,20(r16)
8110f20c:	80000615 	stw	zero,24(r16)
8110f210:	01800204 	movi	r6,8
8110f214:	000b883a 	mov	r5,zero
8110f218:	81001704 	addi	r4,r16,92
8110f21c:	1110a380 	call	81110a38 <memset>
8110f220:	8005883a 	mov	r2,r16
8110f224:	80000c15 	stw	zero,48(r16)
8110f228:	80000d15 	stw	zero,52(r16)
8110f22c:	80001115 	stw	zero,68(r16)
8110f230:	80001215 	stw	zero,72(r16)
8110f234:	dfc00417 	ldw	ra,16(sp)
8110f238:	dcc00317 	ldw	r19,12(sp)
8110f23c:	dc800217 	ldw	r18,8(sp)
8110f240:	dc400117 	ldw	r17,4(sp)
8110f244:	dc000017 	ldw	r16,0(sp)
8110f248:	dec00504 	addi	sp,sp,20
8110f24c:	f800283a 	ret
8110f250:	01400104 	movi	r5,4
8110f254:	9809883a 	mov	r4,r19
8110f258:	110f0f40 	call	8110f0f4 <__sfmoreglue>
8110f25c:	90800015 	stw	r2,0(r18)
8110f260:	103fde1e 	bne	r2,zero,8110f1dc <__reset+0xfb0ef1dc>
8110f264:	00800304 	movi	r2,12
8110f268:	98800015 	stw	r2,0(r19)
8110f26c:	0005883a 	mov	r2,zero
8110f270:	003ff006 	br	8110f234 <__reset+0xfb0ef234>

8110f274 <_cleanup>:
8110f274:	00a044b4 	movhi	r2,33042
8110f278:	10be4804 	addi	r2,r2,-1760
8110f27c:	11000017 	ldw	r4,0(r2)
8110f280:	01604474 	movhi	r5,33041
8110f284:	29500404 	addi	r5,r5,16400
8110f288:	110fc901 	jmpi	8110fc90 <_fwalk_reent>

8110f28c <__sinit>:
8110f28c:	20800e17 	ldw	r2,56(r4)
8110f290:	10000126 	beq	r2,zero,8110f298 <__sinit+0xc>
8110f294:	f800283a 	ret
8110f298:	110ef501 	jmpi	8110ef50 <__sinit.part.1>

8110f29c <__sfp_lock_acquire>:
8110f29c:	f800283a 	ret

8110f2a0 <__sfp_lock_release>:
8110f2a0:	f800283a 	ret

8110f2a4 <__sinit_lock_acquire>:
8110f2a4:	f800283a 	ret

8110f2a8 <__sinit_lock_release>:
8110f2a8:	f800283a 	ret

8110f2ac <__fp_lock_all>:
8110f2ac:	00a044b4 	movhi	r2,33042
8110f2b0:	10be4904 	addi	r2,r2,-1756
8110f2b4:	11000017 	ldw	r4,0(r2)
8110f2b8:	01604474 	movhi	r5,33041
8110f2bc:	297c3b04 	addi	r5,r5,-3860
8110f2c0:	110fbcc1 	jmpi	8110fbcc <_fwalk>

8110f2c4 <__fp_unlock_all>:
8110f2c4:	00a044b4 	movhi	r2,33042
8110f2c8:	10be4904 	addi	r2,r2,-1756
8110f2cc:	11000017 	ldw	r4,0(r2)
8110f2d0:	01604474 	movhi	r5,33041
8110f2d4:	297bcf04 	addi	r5,r5,-4292
8110f2d8:	110fbcc1 	jmpi	8110fbcc <_fwalk>

8110f2dc <_malloc_trim_r>:
8110f2dc:	defffb04 	addi	sp,sp,-20
8110f2e0:	dcc00315 	stw	r19,12(sp)
8110f2e4:	04e044b4 	movhi	r19,33042
8110f2e8:	dc800215 	stw	r18,8(sp)
8110f2ec:	dc400115 	stw	r17,4(sp)
8110f2f0:	dc000015 	stw	r16,0(sp)
8110f2f4:	dfc00415 	stw	ra,16(sp)
8110f2f8:	2821883a 	mov	r16,r5
8110f2fc:	9cf85004 	addi	r19,r19,-7872
8110f300:	2025883a 	mov	r18,r4
8110f304:	111791c0 	call	8111791c <__malloc_lock>
8110f308:	98800217 	ldw	r2,8(r19)
8110f30c:	14400117 	ldw	r17,4(r2)
8110f310:	00bfff04 	movi	r2,-4
8110f314:	88a2703a 	and	r17,r17,r2
8110f318:	8c21c83a 	sub	r16,r17,r16
8110f31c:	8403fbc4 	addi	r16,r16,4079
8110f320:	8020d33a 	srli	r16,r16,12
8110f324:	0083ffc4 	movi	r2,4095
8110f328:	843fffc4 	addi	r16,r16,-1
8110f32c:	8020933a 	slli	r16,r16,12
8110f330:	1400060e 	bge	r2,r16,8110f34c <_malloc_trim_r+0x70>
8110f334:	000b883a 	mov	r5,zero
8110f338:	9009883a 	mov	r4,r18
8110f33c:	111248c0 	call	8111248c <_sbrk_r>
8110f340:	98c00217 	ldw	r3,8(r19)
8110f344:	1c47883a 	add	r3,r3,r17
8110f348:	10c00a26 	beq	r2,r3,8110f374 <_malloc_trim_r+0x98>
8110f34c:	9009883a 	mov	r4,r18
8110f350:	11179400 	call	81117940 <__malloc_unlock>
8110f354:	0005883a 	mov	r2,zero
8110f358:	dfc00417 	ldw	ra,16(sp)
8110f35c:	dcc00317 	ldw	r19,12(sp)
8110f360:	dc800217 	ldw	r18,8(sp)
8110f364:	dc400117 	ldw	r17,4(sp)
8110f368:	dc000017 	ldw	r16,0(sp)
8110f36c:	dec00504 	addi	sp,sp,20
8110f370:	f800283a 	ret
8110f374:	040bc83a 	sub	r5,zero,r16
8110f378:	9009883a 	mov	r4,r18
8110f37c:	111248c0 	call	8111248c <_sbrk_r>
8110f380:	00ffffc4 	movi	r3,-1
8110f384:	10c00d26 	beq	r2,r3,8110f3bc <_malloc_trim_r+0xe0>
8110f388:	00e044b4 	movhi	r3,33042
8110f38c:	18fe8a04 	addi	r3,r3,-1496
8110f390:	18800017 	ldw	r2,0(r3)
8110f394:	99000217 	ldw	r4,8(r19)
8110f398:	8c23c83a 	sub	r17,r17,r16
8110f39c:	8c400054 	ori	r17,r17,1
8110f3a0:	1421c83a 	sub	r16,r2,r16
8110f3a4:	24400115 	stw	r17,4(r4)
8110f3a8:	9009883a 	mov	r4,r18
8110f3ac:	1c000015 	stw	r16,0(r3)
8110f3b0:	11179400 	call	81117940 <__malloc_unlock>
8110f3b4:	00800044 	movi	r2,1
8110f3b8:	003fe706 	br	8110f358 <__reset+0xfb0ef358>
8110f3bc:	000b883a 	mov	r5,zero
8110f3c0:	9009883a 	mov	r4,r18
8110f3c4:	111248c0 	call	8111248c <_sbrk_r>
8110f3c8:	99000217 	ldw	r4,8(r19)
8110f3cc:	014003c4 	movi	r5,15
8110f3d0:	1107c83a 	sub	r3,r2,r4
8110f3d4:	28ffdd0e 	bge	r5,r3,8110f34c <__reset+0xfb0ef34c>
8110f3d8:	016044b4 	movhi	r5,33042
8110f3dc:	297e4b04 	addi	r5,r5,-1748
8110f3e0:	29400017 	ldw	r5,0(r5)
8110f3e4:	18c00054 	ori	r3,r3,1
8110f3e8:	20c00115 	stw	r3,4(r4)
8110f3ec:	00e044b4 	movhi	r3,33042
8110f3f0:	1145c83a 	sub	r2,r2,r5
8110f3f4:	18fe8a04 	addi	r3,r3,-1496
8110f3f8:	18800015 	stw	r2,0(r3)
8110f3fc:	003fd306 	br	8110f34c <__reset+0xfb0ef34c>

8110f400 <_free_r>:
8110f400:	28004126 	beq	r5,zero,8110f508 <_free_r+0x108>
8110f404:	defffd04 	addi	sp,sp,-12
8110f408:	dc400115 	stw	r17,4(sp)
8110f40c:	dc000015 	stw	r16,0(sp)
8110f410:	2023883a 	mov	r17,r4
8110f414:	2821883a 	mov	r16,r5
8110f418:	dfc00215 	stw	ra,8(sp)
8110f41c:	111791c0 	call	8111791c <__malloc_lock>
8110f420:	81ffff17 	ldw	r7,-4(r16)
8110f424:	00bfff84 	movi	r2,-2
8110f428:	012044b4 	movhi	r4,33042
8110f42c:	81bffe04 	addi	r6,r16,-8
8110f430:	3884703a 	and	r2,r7,r2
8110f434:	21385004 	addi	r4,r4,-7872
8110f438:	308b883a 	add	r5,r6,r2
8110f43c:	2a400117 	ldw	r9,4(r5)
8110f440:	22000217 	ldw	r8,8(r4)
8110f444:	00ffff04 	movi	r3,-4
8110f448:	48c6703a 	and	r3,r9,r3
8110f44c:	2a005726 	beq	r5,r8,8110f5ac <_free_r+0x1ac>
8110f450:	28c00115 	stw	r3,4(r5)
8110f454:	39c0004c 	andi	r7,r7,1
8110f458:	3800091e 	bne	r7,zero,8110f480 <_free_r+0x80>
8110f45c:	823ffe17 	ldw	r8,-8(r16)
8110f460:	22400204 	addi	r9,r4,8
8110f464:	320dc83a 	sub	r6,r6,r8
8110f468:	31c00217 	ldw	r7,8(r6)
8110f46c:	1205883a 	add	r2,r2,r8
8110f470:	3a406526 	beq	r7,r9,8110f608 <_free_r+0x208>
8110f474:	32000317 	ldw	r8,12(r6)
8110f478:	3a000315 	stw	r8,12(r7)
8110f47c:	41c00215 	stw	r7,8(r8)
8110f480:	28cf883a 	add	r7,r5,r3
8110f484:	39c00117 	ldw	r7,4(r7)
8110f488:	39c0004c 	andi	r7,r7,1
8110f48c:	38003a26 	beq	r7,zero,8110f578 <_free_r+0x178>
8110f490:	10c00054 	ori	r3,r2,1
8110f494:	30c00115 	stw	r3,4(r6)
8110f498:	3087883a 	add	r3,r6,r2
8110f49c:	18800015 	stw	r2,0(r3)
8110f4a0:	00c07fc4 	movi	r3,511
8110f4a4:	18801936 	bltu	r3,r2,8110f50c <_free_r+0x10c>
8110f4a8:	1004d0fa 	srli	r2,r2,3
8110f4ac:	01c00044 	movi	r7,1
8110f4b0:	21400117 	ldw	r5,4(r4)
8110f4b4:	10c00044 	addi	r3,r2,1
8110f4b8:	18c7883a 	add	r3,r3,r3
8110f4bc:	1005d0ba 	srai	r2,r2,2
8110f4c0:	18c7883a 	add	r3,r3,r3
8110f4c4:	18c7883a 	add	r3,r3,r3
8110f4c8:	1907883a 	add	r3,r3,r4
8110f4cc:	3884983a 	sll	r2,r7,r2
8110f4d0:	19c00017 	ldw	r7,0(r3)
8110f4d4:	1a3ffe04 	addi	r8,r3,-8
8110f4d8:	1144b03a 	or	r2,r2,r5
8110f4dc:	32000315 	stw	r8,12(r6)
8110f4e0:	31c00215 	stw	r7,8(r6)
8110f4e4:	20800115 	stw	r2,4(r4)
8110f4e8:	19800015 	stw	r6,0(r3)
8110f4ec:	39800315 	stw	r6,12(r7)
8110f4f0:	8809883a 	mov	r4,r17
8110f4f4:	dfc00217 	ldw	ra,8(sp)
8110f4f8:	dc400117 	ldw	r17,4(sp)
8110f4fc:	dc000017 	ldw	r16,0(sp)
8110f500:	dec00304 	addi	sp,sp,12
8110f504:	11179401 	jmpi	81117940 <__malloc_unlock>
8110f508:	f800283a 	ret
8110f50c:	100ad27a 	srli	r5,r2,9
8110f510:	00c00104 	movi	r3,4
8110f514:	19404a36 	bltu	r3,r5,8110f640 <_free_r+0x240>
8110f518:	100ad1ba 	srli	r5,r2,6
8110f51c:	28c00e44 	addi	r3,r5,57
8110f520:	18c7883a 	add	r3,r3,r3
8110f524:	29400e04 	addi	r5,r5,56
8110f528:	18c7883a 	add	r3,r3,r3
8110f52c:	18c7883a 	add	r3,r3,r3
8110f530:	1909883a 	add	r4,r3,r4
8110f534:	20c00017 	ldw	r3,0(r4)
8110f538:	01e044b4 	movhi	r7,33042
8110f53c:	213ffe04 	addi	r4,r4,-8
8110f540:	39f85004 	addi	r7,r7,-7872
8110f544:	20c04426 	beq	r4,r3,8110f658 <_free_r+0x258>
8110f548:	01ffff04 	movi	r7,-4
8110f54c:	19400117 	ldw	r5,4(r3)
8110f550:	29ca703a 	and	r5,r5,r7
8110f554:	1140022e 	bgeu	r2,r5,8110f560 <_free_r+0x160>
8110f558:	18c00217 	ldw	r3,8(r3)
8110f55c:	20fffb1e 	bne	r4,r3,8110f54c <__reset+0xfb0ef54c>
8110f560:	19000317 	ldw	r4,12(r3)
8110f564:	31000315 	stw	r4,12(r6)
8110f568:	30c00215 	stw	r3,8(r6)
8110f56c:	21800215 	stw	r6,8(r4)
8110f570:	19800315 	stw	r6,12(r3)
8110f574:	003fde06 	br	8110f4f0 <__reset+0xfb0ef4f0>
8110f578:	29c00217 	ldw	r7,8(r5)
8110f57c:	10c5883a 	add	r2,r2,r3
8110f580:	00e044b4 	movhi	r3,33042
8110f584:	18f85204 	addi	r3,r3,-7864
8110f588:	38c03b26 	beq	r7,r3,8110f678 <_free_r+0x278>
8110f58c:	2a000317 	ldw	r8,12(r5)
8110f590:	11400054 	ori	r5,r2,1
8110f594:	3087883a 	add	r3,r6,r2
8110f598:	3a000315 	stw	r8,12(r7)
8110f59c:	41c00215 	stw	r7,8(r8)
8110f5a0:	31400115 	stw	r5,4(r6)
8110f5a4:	18800015 	stw	r2,0(r3)
8110f5a8:	003fbd06 	br	8110f4a0 <__reset+0xfb0ef4a0>
8110f5ac:	39c0004c 	andi	r7,r7,1
8110f5b0:	10c5883a 	add	r2,r2,r3
8110f5b4:	3800071e 	bne	r7,zero,8110f5d4 <_free_r+0x1d4>
8110f5b8:	81fffe17 	ldw	r7,-8(r16)
8110f5bc:	31cdc83a 	sub	r6,r6,r7
8110f5c0:	30c00317 	ldw	r3,12(r6)
8110f5c4:	31400217 	ldw	r5,8(r6)
8110f5c8:	11c5883a 	add	r2,r2,r7
8110f5cc:	28c00315 	stw	r3,12(r5)
8110f5d0:	19400215 	stw	r5,8(r3)
8110f5d4:	10c00054 	ori	r3,r2,1
8110f5d8:	30c00115 	stw	r3,4(r6)
8110f5dc:	00e044b4 	movhi	r3,33042
8110f5e0:	18fe4c04 	addi	r3,r3,-1744
8110f5e4:	18c00017 	ldw	r3,0(r3)
8110f5e8:	21800215 	stw	r6,8(r4)
8110f5ec:	10ffc036 	bltu	r2,r3,8110f4f0 <__reset+0xfb0ef4f0>
8110f5f0:	00a044b4 	movhi	r2,33042
8110f5f4:	10be8104 	addi	r2,r2,-1532
8110f5f8:	11400017 	ldw	r5,0(r2)
8110f5fc:	8809883a 	mov	r4,r17
8110f600:	110f2dc0 	call	8110f2dc <_malloc_trim_r>
8110f604:	003fba06 	br	8110f4f0 <__reset+0xfb0ef4f0>
8110f608:	28c9883a 	add	r4,r5,r3
8110f60c:	21000117 	ldw	r4,4(r4)
8110f610:	2100004c 	andi	r4,r4,1
8110f614:	2000391e 	bne	r4,zero,8110f6fc <_free_r+0x2fc>
8110f618:	29c00217 	ldw	r7,8(r5)
8110f61c:	29000317 	ldw	r4,12(r5)
8110f620:	1885883a 	add	r2,r3,r2
8110f624:	10c00054 	ori	r3,r2,1
8110f628:	39000315 	stw	r4,12(r7)
8110f62c:	21c00215 	stw	r7,8(r4)
8110f630:	30c00115 	stw	r3,4(r6)
8110f634:	308d883a 	add	r6,r6,r2
8110f638:	30800015 	stw	r2,0(r6)
8110f63c:	003fac06 	br	8110f4f0 <__reset+0xfb0ef4f0>
8110f640:	00c00504 	movi	r3,20
8110f644:	19401536 	bltu	r3,r5,8110f69c <_free_r+0x29c>
8110f648:	28c01704 	addi	r3,r5,92
8110f64c:	18c7883a 	add	r3,r3,r3
8110f650:	294016c4 	addi	r5,r5,91
8110f654:	003fb406 	br	8110f528 <__reset+0xfb0ef528>
8110f658:	280bd0ba 	srai	r5,r5,2
8110f65c:	00c00044 	movi	r3,1
8110f660:	38800117 	ldw	r2,4(r7)
8110f664:	194a983a 	sll	r5,r3,r5
8110f668:	2007883a 	mov	r3,r4
8110f66c:	2884b03a 	or	r2,r5,r2
8110f670:	38800115 	stw	r2,4(r7)
8110f674:	003fbb06 	br	8110f564 <__reset+0xfb0ef564>
8110f678:	21800515 	stw	r6,20(r4)
8110f67c:	21800415 	stw	r6,16(r4)
8110f680:	10c00054 	ori	r3,r2,1
8110f684:	31c00315 	stw	r7,12(r6)
8110f688:	31c00215 	stw	r7,8(r6)
8110f68c:	30c00115 	stw	r3,4(r6)
8110f690:	308d883a 	add	r6,r6,r2
8110f694:	30800015 	stw	r2,0(r6)
8110f698:	003f9506 	br	8110f4f0 <__reset+0xfb0ef4f0>
8110f69c:	00c01504 	movi	r3,84
8110f6a0:	19400536 	bltu	r3,r5,8110f6b8 <_free_r+0x2b8>
8110f6a4:	100ad33a 	srli	r5,r2,12
8110f6a8:	28c01bc4 	addi	r3,r5,111
8110f6ac:	18c7883a 	add	r3,r3,r3
8110f6b0:	29401b84 	addi	r5,r5,110
8110f6b4:	003f9c06 	br	8110f528 <__reset+0xfb0ef528>
8110f6b8:	00c05504 	movi	r3,340
8110f6bc:	19400536 	bltu	r3,r5,8110f6d4 <_free_r+0x2d4>
8110f6c0:	100ad3fa 	srli	r5,r2,15
8110f6c4:	28c01e04 	addi	r3,r5,120
8110f6c8:	18c7883a 	add	r3,r3,r3
8110f6cc:	29401dc4 	addi	r5,r5,119
8110f6d0:	003f9506 	br	8110f528 <__reset+0xfb0ef528>
8110f6d4:	00c15504 	movi	r3,1364
8110f6d8:	19400536 	bltu	r3,r5,8110f6f0 <_free_r+0x2f0>
8110f6dc:	100ad4ba 	srli	r5,r2,18
8110f6e0:	28c01f44 	addi	r3,r5,125
8110f6e4:	18c7883a 	add	r3,r3,r3
8110f6e8:	29401f04 	addi	r5,r5,124
8110f6ec:	003f8e06 	br	8110f528 <__reset+0xfb0ef528>
8110f6f0:	00c03f84 	movi	r3,254
8110f6f4:	01401f84 	movi	r5,126
8110f6f8:	003f8b06 	br	8110f528 <__reset+0xfb0ef528>
8110f6fc:	10c00054 	ori	r3,r2,1
8110f700:	30c00115 	stw	r3,4(r6)
8110f704:	308d883a 	add	r6,r6,r2
8110f708:	30800015 	stw	r2,0(r6)
8110f70c:	003f7806 	br	8110f4f0 <__reset+0xfb0ef4f0>

8110f710 <__sfvwrite_r>:
8110f710:	30800217 	ldw	r2,8(r6)
8110f714:	10006726 	beq	r2,zero,8110f8b4 <__sfvwrite_r+0x1a4>
8110f718:	28c0030b 	ldhu	r3,12(r5)
8110f71c:	defff404 	addi	sp,sp,-48
8110f720:	dd400715 	stw	r21,28(sp)
8110f724:	dd000615 	stw	r20,24(sp)
8110f728:	dc000215 	stw	r16,8(sp)
8110f72c:	dfc00b15 	stw	ra,44(sp)
8110f730:	df000a15 	stw	fp,40(sp)
8110f734:	ddc00915 	stw	r23,36(sp)
8110f738:	dd800815 	stw	r22,32(sp)
8110f73c:	dcc00515 	stw	r19,20(sp)
8110f740:	dc800415 	stw	r18,16(sp)
8110f744:	dc400315 	stw	r17,12(sp)
8110f748:	1880020c 	andi	r2,r3,8
8110f74c:	2821883a 	mov	r16,r5
8110f750:	202b883a 	mov	r21,r4
8110f754:	3029883a 	mov	r20,r6
8110f758:	10002726 	beq	r2,zero,8110f7f8 <__sfvwrite_r+0xe8>
8110f75c:	28800417 	ldw	r2,16(r5)
8110f760:	10002526 	beq	r2,zero,8110f7f8 <__sfvwrite_r+0xe8>
8110f764:	1880008c 	andi	r2,r3,2
8110f768:	a4400017 	ldw	r17,0(r20)
8110f76c:	10002a26 	beq	r2,zero,8110f818 <__sfvwrite_r+0x108>
8110f770:	05a00034 	movhi	r22,32768
8110f774:	0027883a 	mov	r19,zero
8110f778:	0025883a 	mov	r18,zero
8110f77c:	b5bf0004 	addi	r22,r22,-1024
8110f780:	980d883a 	mov	r6,r19
8110f784:	a809883a 	mov	r4,r21
8110f788:	90004626 	beq	r18,zero,8110f8a4 <__sfvwrite_r+0x194>
8110f78c:	900f883a 	mov	r7,r18
8110f790:	b480022e 	bgeu	r22,r18,8110f79c <__sfvwrite_r+0x8c>
8110f794:	01e00034 	movhi	r7,32768
8110f798:	39ff0004 	addi	r7,r7,-1024
8110f79c:	80800917 	ldw	r2,36(r16)
8110f7a0:	81400717 	ldw	r5,28(r16)
8110f7a4:	103ee83a 	callr	r2
8110f7a8:	0080570e 	bge	zero,r2,8110f908 <__sfvwrite_r+0x1f8>
8110f7ac:	a0c00217 	ldw	r3,8(r20)
8110f7b0:	98a7883a 	add	r19,r19,r2
8110f7b4:	90a5c83a 	sub	r18,r18,r2
8110f7b8:	1885c83a 	sub	r2,r3,r2
8110f7bc:	a0800215 	stw	r2,8(r20)
8110f7c0:	103fef1e 	bne	r2,zero,8110f780 <__reset+0xfb0ef780>
8110f7c4:	0005883a 	mov	r2,zero
8110f7c8:	dfc00b17 	ldw	ra,44(sp)
8110f7cc:	df000a17 	ldw	fp,40(sp)
8110f7d0:	ddc00917 	ldw	r23,36(sp)
8110f7d4:	dd800817 	ldw	r22,32(sp)
8110f7d8:	dd400717 	ldw	r21,28(sp)
8110f7dc:	dd000617 	ldw	r20,24(sp)
8110f7e0:	dcc00517 	ldw	r19,20(sp)
8110f7e4:	dc800417 	ldw	r18,16(sp)
8110f7e8:	dc400317 	ldw	r17,12(sp)
8110f7ec:	dc000217 	ldw	r16,8(sp)
8110f7f0:	dec00c04 	addi	sp,sp,48
8110f7f4:	f800283a 	ret
8110f7f8:	800b883a 	mov	r5,r16
8110f7fc:	a809883a 	mov	r4,r21
8110f800:	110d2b80 	call	8110d2b8 <__swsetup_r>
8110f804:	1000eb1e 	bne	r2,zero,8110fbb4 <__sfvwrite_r+0x4a4>
8110f808:	80c0030b 	ldhu	r3,12(r16)
8110f80c:	a4400017 	ldw	r17,0(r20)
8110f810:	1880008c 	andi	r2,r3,2
8110f814:	103fd61e 	bne	r2,zero,8110f770 <__reset+0xfb0ef770>
8110f818:	1880004c 	andi	r2,r3,1
8110f81c:	10003f1e 	bne	r2,zero,8110f91c <__sfvwrite_r+0x20c>
8110f820:	0039883a 	mov	fp,zero
8110f824:	0025883a 	mov	r18,zero
8110f828:	90001a26 	beq	r18,zero,8110f894 <__sfvwrite_r+0x184>
8110f82c:	1880800c 	andi	r2,r3,512
8110f830:	84c00217 	ldw	r19,8(r16)
8110f834:	10002126 	beq	r2,zero,8110f8bc <__sfvwrite_r+0x1ac>
8110f838:	982f883a 	mov	r23,r19
8110f83c:	94c09336 	bltu	r18,r19,8110fa8c <__sfvwrite_r+0x37c>
8110f840:	1881200c 	andi	r2,r3,1152
8110f844:	10009e1e 	bne	r2,zero,8110fac0 <__sfvwrite_r+0x3b0>
8110f848:	81000017 	ldw	r4,0(r16)
8110f84c:	b80d883a 	mov	r6,r23
8110f850:	e00b883a 	mov	r5,fp
8110f854:	11108dc0 	call	811108dc <memmove>
8110f858:	80c00217 	ldw	r3,8(r16)
8110f85c:	81000017 	ldw	r4,0(r16)
8110f860:	9005883a 	mov	r2,r18
8110f864:	1ce7c83a 	sub	r19,r3,r19
8110f868:	25cf883a 	add	r7,r4,r23
8110f86c:	84c00215 	stw	r19,8(r16)
8110f870:	81c00015 	stw	r7,0(r16)
8110f874:	a0c00217 	ldw	r3,8(r20)
8110f878:	e0b9883a 	add	fp,fp,r2
8110f87c:	90a5c83a 	sub	r18,r18,r2
8110f880:	18a7c83a 	sub	r19,r3,r2
8110f884:	a4c00215 	stw	r19,8(r20)
8110f888:	983fce26 	beq	r19,zero,8110f7c4 <__reset+0xfb0ef7c4>
8110f88c:	80c0030b 	ldhu	r3,12(r16)
8110f890:	903fe61e 	bne	r18,zero,8110f82c <__reset+0xfb0ef82c>
8110f894:	8f000017 	ldw	fp,0(r17)
8110f898:	8c800117 	ldw	r18,4(r17)
8110f89c:	8c400204 	addi	r17,r17,8
8110f8a0:	003fe106 	br	8110f828 <__reset+0xfb0ef828>
8110f8a4:	8cc00017 	ldw	r19,0(r17)
8110f8a8:	8c800117 	ldw	r18,4(r17)
8110f8ac:	8c400204 	addi	r17,r17,8
8110f8b0:	003fb306 	br	8110f780 <__reset+0xfb0ef780>
8110f8b4:	0005883a 	mov	r2,zero
8110f8b8:	f800283a 	ret
8110f8bc:	81000017 	ldw	r4,0(r16)
8110f8c0:	80800417 	ldw	r2,16(r16)
8110f8c4:	11005736 	bltu	r2,r4,8110fa24 <__sfvwrite_r+0x314>
8110f8c8:	85c00517 	ldw	r23,20(r16)
8110f8cc:	95c05536 	bltu	r18,r23,8110fa24 <__sfvwrite_r+0x314>
8110f8d0:	00a00034 	movhi	r2,32768
8110f8d4:	10bfffc4 	addi	r2,r2,-1
8110f8d8:	9009883a 	mov	r4,r18
8110f8dc:	1480012e 	bgeu	r2,r18,8110f8e4 <__sfvwrite_r+0x1d4>
8110f8e0:	1009883a 	mov	r4,r2
8110f8e4:	b80b883a 	mov	r5,r23
8110f8e8:	11151240 	call	81115124 <__divsi3>
8110f8ec:	15cf383a 	mul	r7,r2,r23
8110f8f0:	81400717 	ldw	r5,28(r16)
8110f8f4:	80800917 	ldw	r2,36(r16)
8110f8f8:	e00d883a 	mov	r6,fp
8110f8fc:	a809883a 	mov	r4,r21
8110f900:	103ee83a 	callr	r2
8110f904:	00bfdb16 	blt	zero,r2,8110f874 <__reset+0xfb0ef874>
8110f908:	8080030b 	ldhu	r2,12(r16)
8110f90c:	10801014 	ori	r2,r2,64
8110f910:	8080030d 	sth	r2,12(r16)
8110f914:	00bfffc4 	movi	r2,-1
8110f918:	003fab06 	br	8110f7c8 <__reset+0xfb0ef7c8>
8110f91c:	0027883a 	mov	r19,zero
8110f920:	0011883a 	mov	r8,zero
8110f924:	0039883a 	mov	fp,zero
8110f928:	0025883a 	mov	r18,zero
8110f92c:	90001f26 	beq	r18,zero,8110f9ac <__sfvwrite_r+0x29c>
8110f930:	40005a26 	beq	r8,zero,8110fa9c <__sfvwrite_r+0x38c>
8110f934:	982d883a 	mov	r22,r19
8110f938:	94c0012e 	bgeu	r18,r19,8110f940 <__sfvwrite_r+0x230>
8110f93c:	902d883a 	mov	r22,r18
8110f940:	81000017 	ldw	r4,0(r16)
8110f944:	80800417 	ldw	r2,16(r16)
8110f948:	b02f883a 	mov	r23,r22
8110f94c:	81c00517 	ldw	r7,20(r16)
8110f950:	1100032e 	bgeu	r2,r4,8110f960 <__sfvwrite_r+0x250>
8110f954:	80c00217 	ldw	r3,8(r16)
8110f958:	38c7883a 	add	r3,r7,r3
8110f95c:	1d801816 	blt	r3,r22,8110f9c0 <__sfvwrite_r+0x2b0>
8110f960:	b1c03e16 	blt	r22,r7,8110fa5c <__sfvwrite_r+0x34c>
8110f964:	80800917 	ldw	r2,36(r16)
8110f968:	81400717 	ldw	r5,28(r16)
8110f96c:	e00d883a 	mov	r6,fp
8110f970:	da000115 	stw	r8,4(sp)
8110f974:	a809883a 	mov	r4,r21
8110f978:	103ee83a 	callr	r2
8110f97c:	102f883a 	mov	r23,r2
8110f980:	da000117 	ldw	r8,4(sp)
8110f984:	00bfe00e 	bge	zero,r2,8110f908 <__reset+0xfb0ef908>
8110f988:	9de7c83a 	sub	r19,r19,r23
8110f98c:	98001f26 	beq	r19,zero,8110fa0c <__sfvwrite_r+0x2fc>
8110f990:	a0800217 	ldw	r2,8(r20)
8110f994:	e5f9883a 	add	fp,fp,r23
8110f998:	95e5c83a 	sub	r18,r18,r23
8110f99c:	15efc83a 	sub	r23,r2,r23
8110f9a0:	a5c00215 	stw	r23,8(r20)
8110f9a4:	b83f8726 	beq	r23,zero,8110f7c4 <__reset+0xfb0ef7c4>
8110f9a8:	903fe11e 	bne	r18,zero,8110f930 <__reset+0xfb0ef930>
8110f9ac:	8f000017 	ldw	fp,0(r17)
8110f9b0:	8c800117 	ldw	r18,4(r17)
8110f9b4:	0011883a 	mov	r8,zero
8110f9b8:	8c400204 	addi	r17,r17,8
8110f9bc:	003fdb06 	br	8110f92c <__reset+0xfb0ef92c>
8110f9c0:	180d883a 	mov	r6,r3
8110f9c4:	e00b883a 	mov	r5,fp
8110f9c8:	da000115 	stw	r8,4(sp)
8110f9cc:	d8c00015 	stw	r3,0(sp)
8110f9d0:	11108dc0 	call	811108dc <memmove>
8110f9d4:	d8c00017 	ldw	r3,0(sp)
8110f9d8:	80800017 	ldw	r2,0(r16)
8110f9dc:	800b883a 	mov	r5,r16
8110f9e0:	a809883a 	mov	r4,r21
8110f9e4:	10c5883a 	add	r2,r2,r3
8110f9e8:	80800015 	stw	r2,0(r16)
8110f9ec:	d8c00015 	stw	r3,0(sp)
8110f9f0:	110eeb00 	call	8110eeb0 <_fflush_r>
8110f9f4:	d8c00017 	ldw	r3,0(sp)
8110f9f8:	da000117 	ldw	r8,4(sp)
8110f9fc:	103fc21e 	bne	r2,zero,8110f908 <__reset+0xfb0ef908>
8110fa00:	182f883a 	mov	r23,r3
8110fa04:	9de7c83a 	sub	r19,r19,r23
8110fa08:	983fe11e 	bne	r19,zero,8110f990 <__reset+0xfb0ef990>
8110fa0c:	800b883a 	mov	r5,r16
8110fa10:	a809883a 	mov	r4,r21
8110fa14:	110eeb00 	call	8110eeb0 <_fflush_r>
8110fa18:	103fbb1e 	bne	r2,zero,8110f908 <__reset+0xfb0ef908>
8110fa1c:	0011883a 	mov	r8,zero
8110fa20:	003fdb06 	br	8110f990 <__reset+0xfb0ef990>
8110fa24:	94c0012e 	bgeu	r18,r19,8110fa2c <__sfvwrite_r+0x31c>
8110fa28:	9027883a 	mov	r19,r18
8110fa2c:	980d883a 	mov	r6,r19
8110fa30:	e00b883a 	mov	r5,fp
8110fa34:	11108dc0 	call	811108dc <memmove>
8110fa38:	80800217 	ldw	r2,8(r16)
8110fa3c:	80c00017 	ldw	r3,0(r16)
8110fa40:	14c5c83a 	sub	r2,r2,r19
8110fa44:	1cc7883a 	add	r3,r3,r19
8110fa48:	80800215 	stw	r2,8(r16)
8110fa4c:	80c00015 	stw	r3,0(r16)
8110fa50:	10004326 	beq	r2,zero,8110fb60 <__sfvwrite_r+0x450>
8110fa54:	9805883a 	mov	r2,r19
8110fa58:	003f8606 	br	8110f874 <__reset+0xfb0ef874>
8110fa5c:	b00d883a 	mov	r6,r22
8110fa60:	e00b883a 	mov	r5,fp
8110fa64:	da000115 	stw	r8,4(sp)
8110fa68:	11108dc0 	call	811108dc <memmove>
8110fa6c:	80800217 	ldw	r2,8(r16)
8110fa70:	80c00017 	ldw	r3,0(r16)
8110fa74:	da000117 	ldw	r8,4(sp)
8110fa78:	1585c83a 	sub	r2,r2,r22
8110fa7c:	1dad883a 	add	r22,r3,r22
8110fa80:	80800215 	stw	r2,8(r16)
8110fa84:	85800015 	stw	r22,0(r16)
8110fa88:	003fbf06 	br	8110f988 <__reset+0xfb0ef988>
8110fa8c:	81000017 	ldw	r4,0(r16)
8110fa90:	9027883a 	mov	r19,r18
8110fa94:	902f883a 	mov	r23,r18
8110fa98:	003f6c06 	br	8110f84c <__reset+0xfb0ef84c>
8110fa9c:	900d883a 	mov	r6,r18
8110faa0:	01400284 	movi	r5,10
8110faa4:	e009883a 	mov	r4,fp
8110faa8:	11107f80 	call	811107f8 <memchr>
8110faac:	10003e26 	beq	r2,zero,8110fba8 <__sfvwrite_r+0x498>
8110fab0:	10800044 	addi	r2,r2,1
8110fab4:	1727c83a 	sub	r19,r2,fp
8110fab8:	02000044 	movi	r8,1
8110fabc:	003f9d06 	br	8110f934 <__reset+0xfb0ef934>
8110fac0:	80800517 	ldw	r2,20(r16)
8110fac4:	81400417 	ldw	r5,16(r16)
8110fac8:	81c00017 	ldw	r7,0(r16)
8110facc:	10a7883a 	add	r19,r2,r2
8110fad0:	9885883a 	add	r2,r19,r2
8110fad4:	1026d7fa 	srli	r19,r2,31
8110fad8:	396dc83a 	sub	r22,r7,r5
8110fadc:	b1000044 	addi	r4,r22,1
8110fae0:	9885883a 	add	r2,r19,r2
8110fae4:	1027d07a 	srai	r19,r2,1
8110fae8:	2485883a 	add	r2,r4,r18
8110faec:	980d883a 	mov	r6,r19
8110faf0:	9880022e 	bgeu	r19,r2,8110fafc <__sfvwrite_r+0x3ec>
8110faf4:	1027883a 	mov	r19,r2
8110faf8:	100d883a 	mov	r6,r2
8110fafc:	18c1000c 	andi	r3,r3,1024
8110fb00:	18001c26 	beq	r3,zero,8110fb74 <__sfvwrite_r+0x464>
8110fb04:	300b883a 	mov	r5,r6
8110fb08:	a809883a 	mov	r4,r21
8110fb0c:	110ffec0 	call	8110ffec <_malloc_r>
8110fb10:	102f883a 	mov	r23,r2
8110fb14:	10002926 	beq	r2,zero,8110fbbc <__sfvwrite_r+0x4ac>
8110fb18:	81400417 	ldw	r5,16(r16)
8110fb1c:	b00d883a 	mov	r6,r22
8110fb20:	1009883a 	mov	r4,r2
8110fb24:	110ac200 	call	8110ac20 <memcpy>
8110fb28:	8080030b 	ldhu	r2,12(r16)
8110fb2c:	00fedfc4 	movi	r3,-1153
8110fb30:	10c4703a 	and	r2,r2,r3
8110fb34:	10802014 	ori	r2,r2,128
8110fb38:	8080030d 	sth	r2,12(r16)
8110fb3c:	bd89883a 	add	r4,r23,r22
8110fb40:	9d8fc83a 	sub	r7,r19,r22
8110fb44:	85c00415 	stw	r23,16(r16)
8110fb48:	84c00515 	stw	r19,20(r16)
8110fb4c:	81000015 	stw	r4,0(r16)
8110fb50:	9027883a 	mov	r19,r18
8110fb54:	81c00215 	stw	r7,8(r16)
8110fb58:	902f883a 	mov	r23,r18
8110fb5c:	003f3b06 	br	8110f84c <__reset+0xfb0ef84c>
8110fb60:	800b883a 	mov	r5,r16
8110fb64:	a809883a 	mov	r4,r21
8110fb68:	110eeb00 	call	8110eeb0 <_fflush_r>
8110fb6c:	103fb926 	beq	r2,zero,8110fa54 <__reset+0xfb0efa54>
8110fb70:	003f6506 	br	8110f908 <__reset+0xfb0ef908>
8110fb74:	a809883a 	mov	r4,r21
8110fb78:	1111cc40 	call	81111cc4 <_realloc_r>
8110fb7c:	102f883a 	mov	r23,r2
8110fb80:	103fee1e 	bne	r2,zero,8110fb3c <__reset+0xfb0efb3c>
8110fb84:	81400417 	ldw	r5,16(r16)
8110fb88:	a809883a 	mov	r4,r21
8110fb8c:	110f4000 	call	8110f400 <_free_r>
8110fb90:	8080030b 	ldhu	r2,12(r16)
8110fb94:	00ffdfc4 	movi	r3,-129
8110fb98:	1884703a 	and	r2,r3,r2
8110fb9c:	00c00304 	movi	r3,12
8110fba0:	a8c00015 	stw	r3,0(r21)
8110fba4:	003f5906 	br	8110f90c <__reset+0xfb0ef90c>
8110fba8:	94c00044 	addi	r19,r18,1
8110fbac:	02000044 	movi	r8,1
8110fbb0:	003f6006 	br	8110f934 <__reset+0xfb0ef934>
8110fbb4:	00bfffc4 	movi	r2,-1
8110fbb8:	003f0306 	br	8110f7c8 <__reset+0xfb0ef7c8>
8110fbbc:	00800304 	movi	r2,12
8110fbc0:	a8800015 	stw	r2,0(r21)
8110fbc4:	8080030b 	ldhu	r2,12(r16)
8110fbc8:	003f5006 	br	8110f90c <__reset+0xfb0ef90c>

8110fbcc <_fwalk>:
8110fbcc:	defff704 	addi	sp,sp,-36
8110fbd0:	dd000415 	stw	r20,16(sp)
8110fbd4:	dfc00815 	stw	ra,32(sp)
8110fbd8:	ddc00715 	stw	r23,28(sp)
8110fbdc:	dd800615 	stw	r22,24(sp)
8110fbe0:	dd400515 	stw	r21,20(sp)
8110fbe4:	dcc00315 	stw	r19,12(sp)
8110fbe8:	dc800215 	stw	r18,8(sp)
8110fbec:	dc400115 	stw	r17,4(sp)
8110fbf0:	dc000015 	stw	r16,0(sp)
8110fbf4:	2500b804 	addi	r20,r4,736
8110fbf8:	a0002326 	beq	r20,zero,8110fc88 <_fwalk+0xbc>
8110fbfc:	282b883a 	mov	r21,r5
8110fc00:	002f883a 	mov	r23,zero
8110fc04:	05800044 	movi	r22,1
8110fc08:	04ffffc4 	movi	r19,-1
8110fc0c:	a4400117 	ldw	r17,4(r20)
8110fc10:	a4800217 	ldw	r18,8(r20)
8110fc14:	8c7fffc4 	addi	r17,r17,-1
8110fc18:	88000d16 	blt	r17,zero,8110fc50 <_fwalk+0x84>
8110fc1c:	94000304 	addi	r16,r18,12
8110fc20:	94800384 	addi	r18,r18,14
8110fc24:	8080000b 	ldhu	r2,0(r16)
8110fc28:	8c7fffc4 	addi	r17,r17,-1
8110fc2c:	813ffd04 	addi	r4,r16,-12
8110fc30:	b080042e 	bgeu	r22,r2,8110fc44 <_fwalk+0x78>
8110fc34:	9080000f 	ldh	r2,0(r18)
8110fc38:	14c00226 	beq	r2,r19,8110fc44 <_fwalk+0x78>
8110fc3c:	a83ee83a 	callr	r21
8110fc40:	b8aeb03a 	or	r23,r23,r2
8110fc44:	84001a04 	addi	r16,r16,104
8110fc48:	94801a04 	addi	r18,r18,104
8110fc4c:	8cfff51e 	bne	r17,r19,8110fc24 <__reset+0xfb0efc24>
8110fc50:	a5000017 	ldw	r20,0(r20)
8110fc54:	a03fed1e 	bne	r20,zero,8110fc0c <__reset+0xfb0efc0c>
8110fc58:	b805883a 	mov	r2,r23
8110fc5c:	dfc00817 	ldw	ra,32(sp)
8110fc60:	ddc00717 	ldw	r23,28(sp)
8110fc64:	dd800617 	ldw	r22,24(sp)
8110fc68:	dd400517 	ldw	r21,20(sp)
8110fc6c:	dd000417 	ldw	r20,16(sp)
8110fc70:	dcc00317 	ldw	r19,12(sp)
8110fc74:	dc800217 	ldw	r18,8(sp)
8110fc78:	dc400117 	ldw	r17,4(sp)
8110fc7c:	dc000017 	ldw	r16,0(sp)
8110fc80:	dec00904 	addi	sp,sp,36
8110fc84:	f800283a 	ret
8110fc88:	002f883a 	mov	r23,zero
8110fc8c:	003ff206 	br	8110fc58 <__reset+0xfb0efc58>

8110fc90 <_fwalk_reent>:
8110fc90:	defff704 	addi	sp,sp,-36
8110fc94:	dd000415 	stw	r20,16(sp)
8110fc98:	dfc00815 	stw	ra,32(sp)
8110fc9c:	ddc00715 	stw	r23,28(sp)
8110fca0:	dd800615 	stw	r22,24(sp)
8110fca4:	dd400515 	stw	r21,20(sp)
8110fca8:	dcc00315 	stw	r19,12(sp)
8110fcac:	dc800215 	stw	r18,8(sp)
8110fcb0:	dc400115 	stw	r17,4(sp)
8110fcb4:	dc000015 	stw	r16,0(sp)
8110fcb8:	2500b804 	addi	r20,r4,736
8110fcbc:	a0002326 	beq	r20,zero,8110fd4c <_fwalk_reent+0xbc>
8110fcc0:	282b883a 	mov	r21,r5
8110fcc4:	2027883a 	mov	r19,r4
8110fcc8:	002f883a 	mov	r23,zero
8110fccc:	05800044 	movi	r22,1
8110fcd0:	04bfffc4 	movi	r18,-1
8110fcd4:	a4400117 	ldw	r17,4(r20)
8110fcd8:	a4000217 	ldw	r16,8(r20)
8110fcdc:	8c7fffc4 	addi	r17,r17,-1
8110fce0:	88000c16 	blt	r17,zero,8110fd14 <_fwalk_reent+0x84>
8110fce4:	84000304 	addi	r16,r16,12
8110fce8:	8080000b 	ldhu	r2,0(r16)
8110fcec:	8c7fffc4 	addi	r17,r17,-1
8110fcf0:	817ffd04 	addi	r5,r16,-12
8110fcf4:	b080052e 	bgeu	r22,r2,8110fd0c <_fwalk_reent+0x7c>
8110fcf8:	8080008f 	ldh	r2,2(r16)
8110fcfc:	9809883a 	mov	r4,r19
8110fd00:	14800226 	beq	r2,r18,8110fd0c <_fwalk_reent+0x7c>
8110fd04:	a83ee83a 	callr	r21
8110fd08:	b8aeb03a 	or	r23,r23,r2
8110fd0c:	84001a04 	addi	r16,r16,104
8110fd10:	8cbff51e 	bne	r17,r18,8110fce8 <__reset+0xfb0efce8>
8110fd14:	a5000017 	ldw	r20,0(r20)
8110fd18:	a03fee1e 	bne	r20,zero,8110fcd4 <__reset+0xfb0efcd4>
8110fd1c:	b805883a 	mov	r2,r23
8110fd20:	dfc00817 	ldw	ra,32(sp)
8110fd24:	ddc00717 	ldw	r23,28(sp)
8110fd28:	dd800617 	ldw	r22,24(sp)
8110fd2c:	dd400517 	ldw	r21,20(sp)
8110fd30:	dd000417 	ldw	r20,16(sp)
8110fd34:	dcc00317 	ldw	r19,12(sp)
8110fd38:	dc800217 	ldw	r18,8(sp)
8110fd3c:	dc400117 	ldw	r17,4(sp)
8110fd40:	dc000017 	ldw	r16,0(sp)
8110fd44:	dec00904 	addi	sp,sp,36
8110fd48:	f800283a 	ret
8110fd4c:	002f883a 	mov	r23,zero
8110fd50:	003ff206 	br	8110fd1c <__reset+0xfb0efd1c>

8110fd54 <_setlocale_r>:
8110fd54:	30001b26 	beq	r6,zero,8110fdc4 <_setlocale_r+0x70>
8110fd58:	016044b4 	movhi	r5,33042
8110fd5c:	defffe04 	addi	sp,sp,-8
8110fd60:	29762e04 	addi	r5,r5,-10056
8110fd64:	3009883a 	mov	r4,r6
8110fd68:	dc000015 	stw	r16,0(sp)
8110fd6c:	dfc00115 	stw	ra,4(sp)
8110fd70:	3021883a 	mov	r16,r6
8110fd74:	111261c0 	call	8111261c <strcmp>
8110fd78:	1000061e 	bne	r2,zero,8110fd94 <_setlocale_r+0x40>
8110fd7c:	00a044b4 	movhi	r2,33042
8110fd80:	10b60f04 	addi	r2,r2,-10180
8110fd84:	dfc00117 	ldw	ra,4(sp)
8110fd88:	dc000017 	ldw	r16,0(sp)
8110fd8c:	dec00204 	addi	sp,sp,8
8110fd90:	f800283a 	ret
8110fd94:	016044b4 	movhi	r5,33042
8110fd98:	29760f04 	addi	r5,r5,-10180
8110fd9c:	8009883a 	mov	r4,r16
8110fda0:	111261c0 	call	8111261c <strcmp>
8110fda4:	103ff526 	beq	r2,zero,8110fd7c <__reset+0xfb0efd7c>
8110fda8:	016044b4 	movhi	r5,33042
8110fdac:	29761904 	addi	r5,r5,-10140
8110fdb0:	8009883a 	mov	r4,r16
8110fdb4:	111261c0 	call	8111261c <strcmp>
8110fdb8:	103ff026 	beq	r2,zero,8110fd7c <__reset+0xfb0efd7c>
8110fdbc:	0005883a 	mov	r2,zero
8110fdc0:	003ff006 	br	8110fd84 <__reset+0xfb0efd84>
8110fdc4:	00a044b4 	movhi	r2,33042
8110fdc8:	10b60f04 	addi	r2,r2,-10180
8110fdcc:	f800283a 	ret

8110fdd0 <__locale_charset>:
8110fdd0:	00a044b4 	movhi	r2,33042
8110fdd4:	10b83a04 	addi	r2,r2,-7960
8110fdd8:	f800283a 	ret

8110fddc <__locale_mb_cur_max>:
8110fddc:	00a044b4 	movhi	r2,33042
8110fde0:	10be4a04 	addi	r2,r2,-1752
8110fde4:	10800017 	ldw	r2,0(r2)
8110fde8:	f800283a 	ret

8110fdec <__locale_msgcharset>:
8110fdec:	00a044b4 	movhi	r2,33042
8110fdf0:	10b83204 	addi	r2,r2,-7992
8110fdf4:	f800283a 	ret

8110fdf8 <__locale_cjk_lang>:
8110fdf8:	0005883a 	mov	r2,zero
8110fdfc:	f800283a 	ret

8110fe00 <_localeconv_r>:
8110fe00:	00a044b4 	movhi	r2,33042
8110fe04:	10b84204 	addi	r2,r2,-7928
8110fe08:	f800283a 	ret

8110fe0c <setlocale>:
8110fe0c:	00a044b4 	movhi	r2,33042
8110fe10:	10be4904 	addi	r2,r2,-1756
8110fe14:	280d883a 	mov	r6,r5
8110fe18:	200b883a 	mov	r5,r4
8110fe1c:	11000017 	ldw	r4,0(r2)
8110fe20:	110fd541 	jmpi	8110fd54 <_setlocale_r>

8110fe24 <localeconv>:
8110fe24:	00a044b4 	movhi	r2,33042
8110fe28:	10b84204 	addi	r2,r2,-7928
8110fe2c:	f800283a 	ret

8110fe30 <__smakebuf_r>:
8110fe30:	2880030b 	ldhu	r2,12(r5)
8110fe34:	10c0008c 	andi	r3,r2,2
8110fe38:	1800411e 	bne	r3,zero,8110ff40 <__smakebuf_r+0x110>
8110fe3c:	deffec04 	addi	sp,sp,-80
8110fe40:	dc000f15 	stw	r16,60(sp)
8110fe44:	2821883a 	mov	r16,r5
8110fe48:	2940038f 	ldh	r5,14(r5)
8110fe4c:	dc401015 	stw	r17,64(sp)
8110fe50:	dfc01315 	stw	ra,76(sp)
8110fe54:	dcc01215 	stw	r19,72(sp)
8110fe58:	dc801115 	stw	r18,68(sp)
8110fe5c:	2023883a 	mov	r17,r4
8110fe60:	28001c16 	blt	r5,zero,8110fed4 <__smakebuf_r+0xa4>
8110fe64:	d80d883a 	mov	r6,sp
8110fe68:	111431c0 	call	8111431c <_fstat_r>
8110fe6c:	10001816 	blt	r2,zero,8110fed0 <__smakebuf_r+0xa0>
8110fe70:	d8800117 	ldw	r2,4(sp)
8110fe74:	00e00014 	movui	r3,32768
8110fe78:	10bc000c 	andi	r2,r2,61440
8110fe7c:	14c80020 	cmpeqi	r19,r2,8192
8110fe80:	10c03726 	beq	r2,r3,8110ff60 <__smakebuf_r+0x130>
8110fe84:	80c0030b 	ldhu	r3,12(r16)
8110fe88:	18c20014 	ori	r3,r3,2048
8110fe8c:	80c0030d 	sth	r3,12(r16)
8110fe90:	00c80004 	movi	r3,8192
8110fe94:	10c0521e 	bne	r2,r3,8110ffe0 <__smakebuf_r+0x1b0>
8110fe98:	8140038f 	ldh	r5,14(r16)
8110fe9c:	8809883a 	mov	r4,r17
8110fea0:	11143780 	call	81114378 <_isatty_r>
8110fea4:	10004c26 	beq	r2,zero,8110ffd8 <__smakebuf_r+0x1a8>
8110fea8:	8080030b 	ldhu	r2,12(r16)
8110feac:	80c010c4 	addi	r3,r16,67
8110feb0:	80c00015 	stw	r3,0(r16)
8110feb4:	10800054 	ori	r2,r2,1
8110feb8:	8080030d 	sth	r2,12(r16)
8110febc:	00800044 	movi	r2,1
8110fec0:	80c00415 	stw	r3,16(r16)
8110fec4:	80800515 	stw	r2,20(r16)
8110fec8:	04810004 	movi	r18,1024
8110fecc:	00000706 	br	8110feec <__smakebuf_r+0xbc>
8110fed0:	8080030b 	ldhu	r2,12(r16)
8110fed4:	10c0200c 	andi	r3,r2,128
8110fed8:	18001f1e 	bne	r3,zero,8110ff58 <__smakebuf_r+0x128>
8110fedc:	04810004 	movi	r18,1024
8110fee0:	10820014 	ori	r2,r2,2048
8110fee4:	8080030d 	sth	r2,12(r16)
8110fee8:	0027883a 	mov	r19,zero
8110feec:	900b883a 	mov	r5,r18
8110fef0:	8809883a 	mov	r4,r17
8110fef4:	110ffec0 	call	8110ffec <_malloc_r>
8110fef8:	10002c26 	beq	r2,zero,8110ffac <__smakebuf_r+0x17c>
8110fefc:	80c0030b 	ldhu	r3,12(r16)
8110ff00:	01204474 	movhi	r4,33041
8110ff04:	213bd104 	addi	r4,r4,-4284
8110ff08:	89000f15 	stw	r4,60(r17)
8110ff0c:	18c02014 	ori	r3,r3,128
8110ff10:	80c0030d 	sth	r3,12(r16)
8110ff14:	80800015 	stw	r2,0(r16)
8110ff18:	80800415 	stw	r2,16(r16)
8110ff1c:	84800515 	stw	r18,20(r16)
8110ff20:	98001a1e 	bne	r19,zero,8110ff8c <__smakebuf_r+0x15c>
8110ff24:	dfc01317 	ldw	ra,76(sp)
8110ff28:	dcc01217 	ldw	r19,72(sp)
8110ff2c:	dc801117 	ldw	r18,68(sp)
8110ff30:	dc401017 	ldw	r17,64(sp)
8110ff34:	dc000f17 	ldw	r16,60(sp)
8110ff38:	dec01404 	addi	sp,sp,80
8110ff3c:	f800283a 	ret
8110ff40:	288010c4 	addi	r2,r5,67
8110ff44:	28800015 	stw	r2,0(r5)
8110ff48:	28800415 	stw	r2,16(r5)
8110ff4c:	00800044 	movi	r2,1
8110ff50:	28800515 	stw	r2,20(r5)
8110ff54:	f800283a 	ret
8110ff58:	04801004 	movi	r18,64
8110ff5c:	003fe006 	br	8110fee0 <__reset+0xfb0efee0>
8110ff60:	81000a17 	ldw	r4,40(r16)
8110ff64:	00e04474 	movhi	r3,33041
8110ff68:	18c96e04 	addi	r3,r3,9656
8110ff6c:	20ffc51e 	bne	r4,r3,8110fe84 <__reset+0xfb0efe84>
8110ff70:	8080030b 	ldhu	r2,12(r16)
8110ff74:	04810004 	movi	r18,1024
8110ff78:	84801315 	stw	r18,76(r16)
8110ff7c:	1484b03a 	or	r2,r2,r18
8110ff80:	8080030d 	sth	r2,12(r16)
8110ff84:	0027883a 	mov	r19,zero
8110ff88:	003fd806 	br	8110feec <__reset+0xfb0efeec>
8110ff8c:	8140038f 	ldh	r5,14(r16)
8110ff90:	8809883a 	mov	r4,r17
8110ff94:	11143780 	call	81114378 <_isatty_r>
8110ff98:	103fe226 	beq	r2,zero,8110ff24 <__reset+0xfb0eff24>
8110ff9c:	8080030b 	ldhu	r2,12(r16)
8110ffa0:	10800054 	ori	r2,r2,1
8110ffa4:	8080030d 	sth	r2,12(r16)
8110ffa8:	003fde06 	br	8110ff24 <__reset+0xfb0eff24>
8110ffac:	8080030b 	ldhu	r2,12(r16)
8110ffb0:	10c0800c 	andi	r3,r2,512
8110ffb4:	183fdb1e 	bne	r3,zero,8110ff24 <__reset+0xfb0eff24>
8110ffb8:	10800094 	ori	r2,r2,2
8110ffbc:	80c010c4 	addi	r3,r16,67
8110ffc0:	8080030d 	sth	r2,12(r16)
8110ffc4:	00800044 	movi	r2,1
8110ffc8:	80c00015 	stw	r3,0(r16)
8110ffcc:	80c00415 	stw	r3,16(r16)
8110ffd0:	80800515 	stw	r2,20(r16)
8110ffd4:	003fd306 	br	8110ff24 <__reset+0xfb0eff24>
8110ffd8:	04810004 	movi	r18,1024
8110ffdc:	003fc306 	br	8110feec <__reset+0xfb0efeec>
8110ffe0:	0027883a 	mov	r19,zero
8110ffe4:	04810004 	movi	r18,1024
8110ffe8:	003fc006 	br	8110feec <__reset+0xfb0efeec>

8110ffec <_malloc_r>:
8110ffec:	defff504 	addi	sp,sp,-44
8110fff0:	dc800315 	stw	r18,12(sp)
8110fff4:	dfc00a15 	stw	ra,40(sp)
8110fff8:	df000915 	stw	fp,36(sp)
8110fffc:	ddc00815 	stw	r23,32(sp)
81110000:	dd800715 	stw	r22,28(sp)
81110004:	dd400615 	stw	r21,24(sp)
81110008:	dd000515 	stw	r20,20(sp)
8111000c:	dcc00415 	stw	r19,16(sp)
81110010:	dc400215 	stw	r17,8(sp)
81110014:	dc000115 	stw	r16,4(sp)
81110018:	288002c4 	addi	r2,r5,11
8111001c:	00c00584 	movi	r3,22
81110020:	2025883a 	mov	r18,r4
81110024:	18807f2e 	bgeu	r3,r2,81110224 <_malloc_r+0x238>
81110028:	047ffe04 	movi	r17,-8
8111002c:	1462703a 	and	r17,r2,r17
81110030:	8800a316 	blt	r17,zero,811102c0 <_malloc_r+0x2d4>
81110034:	8940a236 	bltu	r17,r5,811102c0 <_malloc_r+0x2d4>
81110038:	111791c0 	call	8111791c <__malloc_lock>
8111003c:	00807dc4 	movi	r2,503
81110040:	1441e92e 	bgeu	r2,r17,811107e8 <_malloc_r+0x7fc>
81110044:	8804d27a 	srli	r2,r17,9
81110048:	1000a126 	beq	r2,zero,811102d0 <_malloc_r+0x2e4>
8111004c:	00c00104 	movi	r3,4
81110050:	18811e36 	bltu	r3,r2,811104cc <_malloc_r+0x4e0>
81110054:	8804d1ba 	srli	r2,r17,6
81110058:	12000e44 	addi	r8,r2,57
8111005c:	11c00e04 	addi	r7,r2,56
81110060:	4209883a 	add	r4,r8,r8
81110064:	04e044b4 	movhi	r19,33042
81110068:	2109883a 	add	r4,r4,r4
8111006c:	9cf85004 	addi	r19,r19,-7872
81110070:	2109883a 	add	r4,r4,r4
81110074:	9909883a 	add	r4,r19,r4
81110078:	24000117 	ldw	r16,4(r4)
8111007c:	213ffe04 	addi	r4,r4,-8
81110080:	24009726 	beq	r4,r16,811102e0 <_malloc_r+0x2f4>
81110084:	80800117 	ldw	r2,4(r16)
81110088:	01bfff04 	movi	r6,-4
8111008c:	014003c4 	movi	r5,15
81110090:	1184703a 	and	r2,r2,r6
81110094:	1447c83a 	sub	r3,r2,r17
81110098:	28c00716 	blt	r5,r3,811100b8 <_malloc_r+0xcc>
8111009c:	1800920e 	bge	r3,zero,811102e8 <_malloc_r+0x2fc>
811100a0:	84000317 	ldw	r16,12(r16)
811100a4:	24008e26 	beq	r4,r16,811102e0 <_malloc_r+0x2f4>
811100a8:	80800117 	ldw	r2,4(r16)
811100ac:	1184703a 	and	r2,r2,r6
811100b0:	1447c83a 	sub	r3,r2,r17
811100b4:	28fff90e 	bge	r5,r3,8111009c <__reset+0xfb0f009c>
811100b8:	3809883a 	mov	r4,r7
811100bc:	01a044b4 	movhi	r6,33042
811100c0:	9c000417 	ldw	r16,16(r19)
811100c4:	31b85004 	addi	r6,r6,-7872
811100c8:	32000204 	addi	r8,r6,8
811100cc:	82013426 	beq	r16,r8,811105a0 <_malloc_r+0x5b4>
811100d0:	80c00117 	ldw	r3,4(r16)
811100d4:	00bfff04 	movi	r2,-4
811100d8:	188e703a 	and	r7,r3,r2
811100dc:	3c45c83a 	sub	r2,r7,r17
811100e0:	00c003c4 	movi	r3,15
811100e4:	18811f16 	blt	r3,r2,81110564 <_malloc_r+0x578>
811100e8:	32000515 	stw	r8,20(r6)
811100ec:	32000415 	stw	r8,16(r6)
811100f0:	10007f0e 	bge	r2,zero,811102f0 <_malloc_r+0x304>
811100f4:	00807fc4 	movi	r2,511
811100f8:	11c0fd36 	bltu	r2,r7,811104f0 <_malloc_r+0x504>
811100fc:	3806d0fa 	srli	r3,r7,3
81110100:	01c00044 	movi	r7,1
81110104:	30800117 	ldw	r2,4(r6)
81110108:	19400044 	addi	r5,r3,1
8111010c:	294b883a 	add	r5,r5,r5
81110110:	1807d0ba 	srai	r3,r3,2
81110114:	294b883a 	add	r5,r5,r5
81110118:	294b883a 	add	r5,r5,r5
8111011c:	298b883a 	add	r5,r5,r6
81110120:	38c6983a 	sll	r3,r7,r3
81110124:	29c00017 	ldw	r7,0(r5)
81110128:	2a7ffe04 	addi	r9,r5,-8
8111012c:	1886b03a 	or	r3,r3,r2
81110130:	82400315 	stw	r9,12(r16)
81110134:	81c00215 	stw	r7,8(r16)
81110138:	30c00115 	stw	r3,4(r6)
8111013c:	2c000015 	stw	r16,0(r5)
81110140:	3c000315 	stw	r16,12(r7)
81110144:	2005d0ba 	srai	r2,r4,2
81110148:	01400044 	movi	r5,1
8111014c:	288a983a 	sll	r5,r5,r2
81110150:	19406f36 	bltu	r3,r5,81110310 <_malloc_r+0x324>
81110154:	28c4703a 	and	r2,r5,r3
81110158:	10000a1e 	bne	r2,zero,81110184 <_malloc_r+0x198>
8111015c:	00bfff04 	movi	r2,-4
81110160:	294b883a 	add	r5,r5,r5
81110164:	2088703a 	and	r4,r4,r2
81110168:	28c4703a 	and	r2,r5,r3
8111016c:	21000104 	addi	r4,r4,4
81110170:	1000041e 	bne	r2,zero,81110184 <_malloc_r+0x198>
81110174:	294b883a 	add	r5,r5,r5
81110178:	28c4703a 	and	r2,r5,r3
8111017c:	21000104 	addi	r4,r4,4
81110180:	103ffc26 	beq	r2,zero,81110174 <__reset+0xfb0f0174>
81110184:	02bfff04 	movi	r10,-4
81110188:	024003c4 	movi	r9,15
8111018c:	21800044 	addi	r6,r4,1
81110190:	318d883a 	add	r6,r6,r6
81110194:	318d883a 	add	r6,r6,r6
81110198:	318d883a 	add	r6,r6,r6
8111019c:	998d883a 	add	r6,r19,r6
811101a0:	333ffe04 	addi	r12,r6,-8
811101a4:	2017883a 	mov	r11,r4
811101a8:	31800104 	addi	r6,r6,4
811101ac:	34000017 	ldw	r16,0(r6)
811101b0:	31fffd04 	addi	r7,r6,-12
811101b4:	81c0041e 	bne	r16,r7,811101c8 <_malloc_r+0x1dc>
811101b8:	0000fb06 	br	811105a8 <_malloc_r+0x5bc>
811101bc:	1801030e 	bge	r3,zero,811105cc <_malloc_r+0x5e0>
811101c0:	84000317 	ldw	r16,12(r16)
811101c4:	81c0f826 	beq	r16,r7,811105a8 <_malloc_r+0x5bc>
811101c8:	80800117 	ldw	r2,4(r16)
811101cc:	1284703a 	and	r2,r2,r10
811101d0:	1447c83a 	sub	r3,r2,r17
811101d4:	48fff90e 	bge	r9,r3,811101bc <__reset+0xfb0f01bc>
811101d8:	80800317 	ldw	r2,12(r16)
811101dc:	81000217 	ldw	r4,8(r16)
811101e0:	89400054 	ori	r5,r17,1
811101e4:	81400115 	stw	r5,4(r16)
811101e8:	20800315 	stw	r2,12(r4)
811101ec:	11000215 	stw	r4,8(r2)
811101f0:	8463883a 	add	r17,r16,r17
811101f4:	9c400515 	stw	r17,20(r19)
811101f8:	9c400415 	stw	r17,16(r19)
811101fc:	18800054 	ori	r2,r3,1
81110200:	88800115 	stw	r2,4(r17)
81110204:	8a000315 	stw	r8,12(r17)
81110208:	8a000215 	stw	r8,8(r17)
8111020c:	88e3883a 	add	r17,r17,r3
81110210:	88c00015 	stw	r3,0(r17)
81110214:	9009883a 	mov	r4,r18
81110218:	11179400 	call	81117940 <__malloc_unlock>
8111021c:	80800204 	addi	r2,r16,8
81110220:	00001b06 	br	81110290 <_malloc_r+0x2a4>
81110224:	04400404 	movi	r17,16
81110228:	89402536 	bltu	r17,r5,811102c0 <_malloc_r+0x2d4>
8111022c:	111791c0 	call	8111791c <__malloc_lock>
81110230:	00800184 	movi	r2,6
81110234:	01000084 	movi	r4,2
81110238:	04e044b4 	movhi	r19,33042
8111023c:	1085883a 	add	r2,r2,r2
81110240:	9cf85004 	addi	r19,r19,-7872
81110244:	1085883a 	add	r2,r2,r2
81110248:	9885883a 	add	r2,r19,r2
8111024c:	14000117 	ldw	r16,4(r2)
81110250:	10fffe04 	addi	r3,r2,-8
81110254:	80c0d926 	beq	r16,r3,811105bc <_malloc_r+0x5d0>
81110258:	80c00117 	ldw	r3,4(r16)
8111025c:	81000317 	ldw	r4,12(r16)
81110260:	00bfff04 	movi	r2,-4
81110264:	1884703a 	and	r2,r3,r2
81110268:	81400217 	ldw	r5,8(r16)
8111026c:	8085883a 	add	r2,r16,r2
81110270:	10c00117 	ldw	r3,4(r2)
81110274:	29000315 	stw	r4,12(r5)
81110278:	21400215 	stw	r5,8(r4)
8111027c:	18c00054 	ori	r3,r3,1
81110280:	10c00115 	stw	r3,4(r2)
81110284:	9009883a 	mov	r4,r18
81110288:	11179400 	call	81117940 <__malloc_unlock>
8111028c:	80800204 	addi	r2,r16,8
81110290:	dfc00a17 	ldw	ra,40(sp)
81110294:	df000917 	ldw	fp,36(sp)
81110298:	ddc00817 	ldw	r23,32(sp)
8111029c:	dd800717 	ldw	r22,28(sp)
811102a0:	dd400617 	ldw	r21,24(sp)
811102a4:	dd000517 	ldw	r20,20(sp)
811102a8:	dcc00417 	ldw	r19,16(sp)
811102ac:	dc800317 	ldw	r18,12(sp)
811102b0:	dc400217 	ldw	r17,8(sp)
811102b4:	dc000117 	ldw	r16,4(sp)
811102b8:	dec00b04 	addi	sp,sp,44
811102bc:	f800283a 	ret
811102c0:	00800304 	movi	r2,12
811102c4:	90800015 	stw	r2,0(r18)
811102c8:	0005883a 	mov	r2,zero
811102cc:	003ff006 	br	81110290 <__reset+0xfb0f0290>
811102d0:	01002004 	movi	r4,128
811102d4:	02001004 	movi	r8,64
811102d8:	01c00fc4 	movi	r7,63
811102dc:	003f6106 	br	81110064 <__reset+0xfb0f0064>
811102e0:	4009883a 	mov	r4,r8
811102e4:	003f7506 	br	811100bc <__reset+0xfb0f00bc>
811102e8:	81000317 	ldw	r4,12(r16)
811102ec:	003fde06 	br	81110268 <__reset+0xfb0f0268>
811102f0:	81c5883a 	add	r2,r16,r7
811102f4:	11400117 	ldw	r5,4(r2)
811102f8:	9009883a 	mov	r4,r18
811102fc:	29400054 	ori	r5,r5,1
81110300:	11400115 	stw	r5,4(r2)
81110304:	11179400 	call	81117940 <__malloc_unlock>
81110308:	80800204 	addi	r2,r16,8
8111030c:	003fe006 	br	81110290 <__reset+0xfb0f0290>
81110310:	9c000217 	ldw	r16,8(r19)
81110314:	00bfff04 	movi	r2,-4
81110318:	85800117 	ldw	r22,4(r16)
8111031c:	b0ac703a 	and	r22,r22,r2
81110320:	b4400336 	bltu	r22,r17,81110330 <_malloc_r+0x344>
81110324:	b445c83a 	sub	r2,r22,r17
81110328:	00c003c4 	movi	r3,15
8111032c:	18805d16 	blt	r3,r2,811104a4 <_malloc_r+0x4b8>
81110330:	05e044b4 	movhi	r23,33042
81110334:	00a044b4 	movhi	r2,33042
81110338:	10be8104 	addi	r2,r2,-1532
8111033c:	bdfe4b04 	addi	r23,r23,-1748
81110340:	15400017 	ldw	r21,0(r2)
81110344:	b8c00017 	ldw	r3,0(r23)
81110348:	00bfffc4 	movi	r2,-1
8111034c:	858d883a 	add	r6,r16,r22
81110350:	8d6b883a 	add	r21,r17,r21
81110354:	1880ea26 	beq	r3,r2,81110700 <_malloc_r+0x714>
81110358:	ad4403c4 	addi	r21,r21,4111
8111035c:	00bc0004 	movi	r2,-4096
81110360:	a8aa703a 	and	r21,r21,r2
81110364:	a80b883a 	mov	r5,r21
81110368:	9009883a 	mov	r4,r18
8111036c:	d9800015 	stw	r6,0(sp)
81110370:	111248c0 	call	8111248c <_sbrk_r>
81110374:	1029883a 	mov	r20,r2
81110378:	00bfffc4 	movi	r2,-1
8111037c:	d9800017 	ldw	r6,0(sp)
81110380:	a080e826 	beq	r20,r2,81110724 <_malloc_r+0x738>
81110384:	a180a636 	bltu	r20,r6,81110620 <_malloc_r+0x634>
81110388:	072044b4 	movhi	fp,33042
8111038c:	e73e8a04 	addi	fp,fp,-1496
81110390:	e0800017 	ldw	r2,0(fp)
81110394:	a887883a 	add	r3,r21,r2
81110398:	e0c00015 	stw	r3,0(fp)
8111039c:	3500e626 	beq	r6,r20,81110738 <_malloc_r+0x74c>
811103a0:	b9000017 	ldw	r4,0(r23)
811103a4:	00bfffc4 	movi	r2,-1
811103a8:	2080ee26 	beq	r4,r2,81110764 <_malloc_r+0x778>
811103ac:	a185c83a 	sub	r2,r20,r6
811103b0:	10c5883a 	add	r2,r2,r3
811103b4:	e0800015 	stw	r2,0(fp)
811103b8:	a0c001cc 	andi	r3,r20,7
811103bc:	1800bc26 	beq	r3,zero,811106b0 <_malloc_r+0x6c4>
811103c0:	a0e9c83a 	sub	r20,r20,r3
811103c4:	00840204 	movi	r2,4104
811103c8:	a5000204 	addi	r20,r20,8
811103cc:	10c7c83a 	sub	r3,r2,r3
811103d0:	a545883a 	add	r2,r20,r21
811103d4:	1083ffcc 	andi	r2,r2,4095
811103d8:	18abc83a 	sub	r21,r3,r2
811103dc:	a80b883a 	mov	r5,r21
811103e0:	9009883a 	mov	r4,r18
811103e4:	111248c0 	call	8111248c <_sbrk_r>
811103e8:	00ffffc4 	movi	r3,-1
811103ec:	10c0e126 	beq	r2,r3,81110774 <_malloc_r+0x788>
811103f0:	1505c83a 	sub	r2,r2,r20
811103f4:	1545883a 	add	r2,r2,r21
811103f8:	10800054 	ori	r2,r2,1
811103fc:	e0c00017 	ldw	r3,0(fp)
81110400:	9d000215 	stw	r20,8(r19)
81110404:	a0800115 	stw	r2,4(r20)
81110408:	a8c7883a 	add	r3,r21,r3
8111040c:	e0c00015 	stw	r3,0(fp)
81110410:	84c00e26 	beq	r16,r19,8111044c <_malloc_r+0x460>
81110414:	018003c4 	movi	r6,15
81110418:	3580a72e 	bgeu	r6,r22,811106b8 <_malloc_r+0x6cc>
8111041c:	81400117 	ldw	r5,4(r16)
81110420:	013ffe04 	movi	r4,-8
81110424:	b0bffd04 	addi	r2,r22,-12
81110428:	1104703a 	and	r2,r2,r4
8111042c:	2900004c 	andi	r4,r5,1
81110430:	2088b03a 	or	r4,r4,r2
81110434:	81000115 	stw	r4,4(r16)
81110438:	01400144 	movi	r5,5
8111043c:	8089883a 	add	r4,r16,r2
81110440:	21400115 	stw	r5,4(r4)
81110444:	21400215 	stw	r5,8(r4)
81110448:	3080cd36 	bltu	r6,r2,81110780 <_malloc_r+0x794>
8111044c:	00a044b4 	movhi	r2,33042
81110450:	10be8004 	addi	r2,r2,-1536
81110454:	11000017 	ldw	r4,0(r2)
81110458:	20c0012e 	bgeu	r4,r3,81110460 <_malloc_r+0x474>
8111045c:	10c00015 	stw	r3,0(r2)
81110460:	00a044b4 	movhi	r2,33042
81110464:	10be7f04 	addi	r2,r2,-1540
81110468:	11000017 	ldw	r4,0(r2)
8111046c:	9c000217 	ldw	r16,8(r19)
81110470:	20c0012e 	bgeu	r4,r3,81110478 <_malloc_r+0x48c>
81110474:	10c00015 	stw	r3,0(r2)
81110478:	80c00117 	ldw	r3,4(r16)
8111047c:	00bfff04 	movi	r2,-4
81110480:	1886703a 	and	r3,r3,r2
81110484:	1c45c83a 	sub	r2,r3,r17
81110488:	1c400236 	bltu	r3,r17,81110494 <_malloc_r+0x4a8>
8111048c:	00c003c4 	movi	r3,15
81110490:	18800416 	blt	r3,r2,811104a4 <_malloc_r+0x4b8>
81110494:	9009883a 	mov	r4,r18
81110498:	11179400 	call	81117940 <__malloc_unlock>
8111049c:	0005883a 	mov	r2,zero
811104a0:	003f7b06 	br	81110290 <__reset+0xfb0f0290>
811104a4:	88c00054 	ori	r3,r17,1
811104a8:	80c00115 	stw	r3,4(r16)
811104ac:	8463883a 	add	r17,r16,r17
811104b0:	10800054 	ori	r2,r2,1
811104b4:	9c400215 	stw	r17,8(r19)
811104b8:	88800115 	stw	r2,4(r17)
811104bc:	9009883a 	mov	r4,r18
811104c0:	11179400 	call	81117940 <__malloc_unlock>
811104c4:	80800204 	addi	r2,r16,8
811104c8:	003f7106 	br	81110290 <__reset+0xfb0f0290>
811104cc:	00c00504 	movi	r3,20
811104d0:	18804a2e 	bgeu	r3,r2,811105fc <_malloc_r+0x610>
811104d4:	00c01504 	movi	r3,84
811104d8:	18806e36 	bltu	r3,r2,81110694 <_malloc_r+0x6a8>
811104dc:	8804d33a 	srli	r2,r17,12
811104e0:	12001bc4 	addi	r8,r2,111
811104e4:	11c01b84 	addi	r7,r2,110
811104e8:	4209883a 	add	r4,r8,r8
811104ec:	003edd06 	br	81110064 <__reset+0xfb0f0064>
811104f0:	3804d27a 	srli	r2,r7,9
811104f4:	00c00104 	movi	r3,4
811104f8:	1880442e 	bgeu	r3,r2,8111060c <_malloc_r+0x620>
811104fc:	00c00504 	movi	r3,20
81110500:	18808136 	bltu	r3,r2,81110708 <_malloc_r+0x71c>
81110504:	11401704 	addi	r5,r2,92
81110508:	10c016c4 	addi	r3,r2,91
8111050c:	294b883a 	add	r5,r5,r5
81110510:	294b883a 	add	r5,r5,r5
81110514:	294b883a 	add	r5,r5,r5
81110518:	994b883a 	add	r5,r19,r5
8111051c:	28800017 	ldw	r2,0(r5)
81110520:	01a044b4 	movhi	r6,33042
81110524:	297ffe04 	addi	r5,r5,-8
81110528:	31b85004 	addi	r6,r6,-7872
8111052c:	28806526 	beq	r5,r2,811106c4 <_malloc_r+0x6d8>
81110530:	01bfff04 	movi	r6,-4
81110534:	10c00117 	ldw	r3,4(r2)
81110538:	1986703a 	and	r3,r3,r6
8111053c:	38c0022e 	bgeu	r7,r3,81110548 <_malloc_r+0x55c>
81110540:	10800217 	ldw	r2,8(r2)
81110544:	28bffb1e 	bne	r5,r2,81110534 <__reset+0xfb0f0534>
81110548:	11400317 	ldw	r5,12(r2)
8111054c:	98c00117 	ldw	r3,4(r19)
81110550:	81400315 	stw	r5,12(r16)
81110554:	80800215 	stw	r2,8(r16)
81110558:	2c000215 	stw	r16,8(r5)
8111055c:	14000315 	stw	r16,12(r2)
81110560:	003ef806 	br	81110144 <__reset+0xfb0f0144>
81110564:	88c00054 	ori	r3,r17,1
81110568:	80c00115 	stw	r3,4(r16)
8111056c:	8463883a 	add	r17,r16,r17
81110570:	34400515 	stw	r17,20(r6)
81110574:	34400415 	stw	r17,16(r6)
81110578:	10c00054 	ori	r3,r2,1
8111057c:	8a000315 	stw	r8,12(r17)
81110580:	8a000215 	stw	r8,8(r17)
81110584:	88c00115 	stw	r3,4(r17)
81110588:	88a3883a 	add	r17,r17,r2
8111058c:	88800015 	stw	r2,0(r17)
81110590:	9009883a 	mov	r4,r18
81110594:	11179400 	call	81117940 <__malloc_unlock>
81110598:	80800204 	addi	r2,r16,8
8111059c:	003f3c06 	br	81110290 <__reset+0xfb0f0290>
811105a0:	30c00117 	ldw	r3,4(r6)
811105a4:	003ee706 	br	81110144 <__reset+0xfb0f0144>
811105a8:	5ac00044 	addi	r11,r11,1
811105ac:	588000cc 	andi	r2,r11,3
811105b0:	31800204 	addi	r6,r6,8
811105b4:	103efd1e 	bne	r2,zero,811101ac <__reset+0xfb0f01ac>
811105b8:	00002406 	br	8111064c <_malloc_r+0x660>
811105bc:	14000317 	ldw	r16,12(r2)
811105c0:	143f251e 	bne	r2,r16,81110258 <__reset+0xfb0f0258>
811105c4:	21000084 	addi	r4,r4,2
811105c8:	003ebc06 	br	811100bc <__reset+0xfb0f00bc>
811105cc:	8085883a 	add	r2,r16,r2
811105d0:	10c00117 	ldw	r3,4(r2)
811105d4:	81000317 	ldw	r4,12(r16)
811105d8:	81400217 	ldw	r5,8(r16)
811105dc:	18c00054 	ori	r3,r3,1
811105e0:	10c00115 	stw	r3,4(r2)
811105e4:	29000315 	stw	r4,12(r5)
811105e8:	21400215 	stw	r5,8(r4)
811105ec:	9009883a 	mov	r4,r18
811105f0:	11179400 	call	81117940 <__malloc_unlock>
811105f4:	80800204 	addi	r2,r16,8
811105f8:	003f2506 	br	81110290 <__reset+0xfb0f0290>
811105fc:	12001704 	addi	r8,r2,92
81110600:	11c016c4 	addi	r7,r2,91
81110604:	4209883a 	add	r4,r8,r8
81110608:	003e9606 	br	81110064 <__reset+0xfb0f0064>
8111060c:	3804d1ba 	srli	r2,r7,6
81110610:	11400e44 	addi	r5,r2,57
81110614:	10c00e04 	addi	r3,r2,56
81110618:	294b883a 	add	r5,r5,r5
8111061c:	003fbc06 	br	81110510 <__reset+0xfb0f0510>
81110620:	84ff5926 	beq	r16,r19,81110388 <__reset+0xfb0f0388>
81110624:	00a044b4 	movhi	r2,33042
81110628:	10b85004 	addi	r2,r2,-7872
8111062c:	14000217 	ldw	r16,8(r2)
81110630:	00bfff04 	movi	r2,-4
81110634:	80c00117 	ldw	r3,4(r16)
81110638:	1886703a 	and	r3,r3,r2
8111063c:	003f9106 	br	81110484 <__reset+0xfb0f0484>
81110640:	60800217 	ldw	r2,8(r12)
81110644:	213fffc4 	addi	r4,r4,-1
81110648:	1300651e 	bne	r2,r12,811107e0 <_malloc_r+0x7f4>
8111064c:	208000cc 	andi	r2,r4,3
81110650:	633ffe04 	addi	r12,r12,-8
81110654:	103ffa1e 	bne	r2,zero,81110640 <__reset+0xfb0f0640>
81110658:	98800117 	ldw	r2,4(r19)
8111065c:	0146303a 	nor	r3,zero,r5
81110660:	1884703a 	and	r2,r3,r2
81110664:	98800115 	stw	r2,4(r19)
81110668:	294b883a 	add	r5,r5,r5
8111066c:	117f2836 	bltu	r2,r5,81110310 <__reset+0xfb0f0310>
81110670:	283f2726 	beq	r5,zero,81110310 <__reset+0xfb0f0310>
81110674:	2886703a 	and	r3,r5,r2
81110678:	5809883a 	mov	r4,r11
8111067c:	183ec31e 	bne	r3,zero,8111018c <__reset+0xfb0f018c>
81110680:	294b883a 	add	r5,r5,r5
81110684:	2886703a 	and	r3,r5,r2
81110688:	21000104 	addi	r4,r4,4
8111068c:	183ffc26 	beq	r3,zero,81110680 <__reset+0xfb0f0680>
81110690:	003ebe06 	br	8111018c <__reset+0xfb0f018c>
81110694:	00c05504 	movi	r3,340
81110698:	18801236 	bltu	r3,r2,811106e4 <_malloc_r+0x6f8>
8111069c:	8804d3fa 	srli	r2,r17,15
811106a0:	12001e04 	addi	r8,r2,120
811106a4:	11c01dc4 	addi	r7,r2,119
811106a8:	4209883a 	add	r4,r8,r8
811106ac:	003e6d06 	br	81110064 <__reset+0xfb0f0064>
811106b0:	00c40004 	movi	r3,4096
811106b4:	003f4606 	br	811103d0 <__reset+0xfb0f03d0>
811106b8:	00800044 	movi	r2,1
811106bc:	a0800115 	stw	r2,4(r20)
811106c0:	003f7406 	br	81110494 <__reset+0xfb0f0494>
811106c4:	1805d0ba 	srai	r2,r3,2
811106c8:	01c00044 	movi	r7,1
811106cc:	30c00117 	ldw	r3,4(r6)
811106d0:	388e983a 	sll	r7,r7,r2
811106d4:	2805883a 	mov	r2,r5
811106d8:	38c6b03a 	or	r3,r7,r3
811106dc:	30c00115 	stw	r3,4(r6)
811106e0:	003f9b06 	br	81110550 <__reset+0xfb0f0550>
811106e4:	00c15504 	movi	r3,1364
811106e8:	18801a36 	bltu	r3,r2,81110754 <_malloc_r+0x768>
811106ec:	8804d4ba 	srli	r2,r17,18
811106f0:	12001f44 	addi	r8,r2,125
811106f4:	11c01f04 	addi	r7,r2,124
811106f8:	4209883a 	add	r4,r8,r8
811106fc:	003e5906 	br	81110064 <__reset+0xfb0f0064>
81110700:	ad400404 	addi	r21,r21,16
81110704:	003f1706 	br	81110364 <__reset+0xfb0f0364>
81110708:	00c01504 	movi	r3,84
8111070c:	18802336 	bltu	r3,r2,8111079c <_malloc_r+0x7b0>
81110710:	3804d33a 	srli	r2,r7,12
81110714:	11401bc4 	addi	r5,r2,111
81110718:	10c01b84 	addi	r3,r2,110
8111071c:	294b883a 	add	r5,r5,r5
81110720:	003f7b06 	br	81110510 <__reset+0xfb0f0510>
81110724:	9c000217 	ldw	r16,8(r19)
81110728:	00bfff04 	movi	r2,-4
8111072c:	80c00117 	ldw	r3,4(r16)
81110730:	1886703a 	and	r3,r3,r2
81110734:	003f5306 	br	81110484 <__reset+0xfb0f0484>
81110738:	3083ffcc 	andi	r2,r6,4095
8111073c:	103f181e 	bne	r2,zero,811103a0 <__reset+0xfb0f03a0>
81110740:	99000217 	ldw	r4,8(r19)
81110744:	b545883a 	add	r2,r22,r21
81110748:	10800054 	ori	r2,r2,1
8111074c:	20800115 	stw	r2,4(r4)
81110750:	003f3e06 	br	8111044c <__reset+0xfb0f044c>
81110754:	01003f84 	movi	r4,254
81110758:	02001fc4 	movi	r8,127
8111075c:	01c01f84 	movi	r7,126
81110760:	003e4006 	br	81110064 <__reset+0xfb0f0064>
81110764:	00a044b4 	movhi	r2,33042
81110768:	10be4b04 	addi	r2,r2,-1748
8111076c:	15000015 	stw	r20,0(r2)
81110770:	003f1106 	br	811103b8 <__reset+0xfb0f03b8>
81110774:	00800044 	movi	r2,1
81110778:	002b883a 	mov	r21,zero
8111077c:	003f1f06 	br	811103fc <__reset+0xfb0f03fc>
81110780:	81400204 	addi	r5,r16,8
81110784:	9009883a 	mov	r4,r18
81110788:	110f4000 	call	8110f400 <_free_r>
8111078c:	00a044b4 	movhi	r2,33042
81110790:	10be8a04 	addi	r2,r2,-1496
81110794:	10c00017 	ldw	r3,0(r2)
81110798:	003f2c06 	br	8111044c <__reset+0xfb0f044c>
8111079c:	00c05504 	movi	r3,340
811107a0:	18800536 	bltu	r3,r2,811107b8 <_malloc_r+0x7cc>
811107a4:	3804d3fa 	srli	r2,r7,15
811107a8:	11401e04 	addi	r5,r2,120
811107ac:	10c01dc4 	addi	r3,r2,119
811107b0:	294b883a 	add	r5,r5,r5
811107b4:	003f5606 	br	81110510 <__reset+0xfb0f0510>
811107b8:	00c15504 	movi	r3,1364
811107bc:	18800536 	bltu	r3,r2,811107d4 <_malloc_r+0x7e8>
811107c0:	3804d4ba 	srli	r2,r7,18
811107c4:	11401f44 	addi	r5,r2,125
811107c8:	10c01f04 	addi	r3,r2,124
811107cc:	294b883a 	add	r5,r5,r5
811107d0:	003f4f06 	br	81110510 <__reset+0xfb0f0510>
811107d4:	01403f84 	movi	r5,254
811107d8:	00c01f84 	movi	r3,126
811107dc:	003f4c06 	br	81110510 <__reset+0xfb0f0510>
811107e0:	98800117 	ldw	r2,4(r19)
811107e4:	003fa006 	br	81110668 <__reset+0xfb0f0668>
811107e8:	8808d0fa 	srli	r4,r17,3
811107ec:	20800044 	addi	r2,r4,1
811107f0:	1085883a 	add	r2,r2,r2
811107f4:	003e9006 	br	81110238 <__reset+0xfb0f0238>

811107f8 <memchr>:
811107f8:	208000cc 	andi	r2,r4,3
811107fc:	280f883a 	mov	r7,r5
81110800:	10003426 	beq	r2,zero,811108d4 <memchr+0xdc>
81110804:	30bfffc4 	addi	r2,r6,-1
81110808:	30001a26 	beq	r6,zero,81110874 <memchr+0x7c>
8111080c:	20c00003 	ldbu	r3,0(r4)
81110810:	29803fcc 	andi	r6,r5,255
81110814:	30c0051e 	bne	r6,r3,8111082c <memchr+0x34>
81110818:	00001806 	br	8111087c <memchr+0x84>
8111081c:	10001526 	beq	r2,zero,81110874 <memchr+0x7c>
81110820:	20c00003 	ldbu	r3,0(r4)
81110824:	10bfffc4 	addi	r2,r2,-1
81110828:	30c01426 	beq	r6,r3,8111087c <memchr+0x84>
8111082c:	21000044 	addi	r4,r4,1
81110830:	20c000cc 	andi	r3,r4,3
81110834:	183ff91e 	bne	r3,zero,8111081c <__reset+0xfb0f081c>
81110838:	020000c4 	movi	r8,3
8111083c:	40801136 	bltu	r8,r2,81110884 <memchr+0x8c>
81110840:	10000c26 	beq	r2,zero,81110874 <memchr+0x7c>
81110844:	20c00003 	ldbu	r3,0(r4)
81110848:	29403fcc 	andi	r5,r5,255
8111084c:	28c00b26 	beq	r5,r3,8111087c <memchr+0x84>
81110850:	20c00044 	addi	r3,r4,1
81110854:	39803fcc 	andi	r6,r7,255
81110858:	2089883a 	add	r4,r4,r2
8111085c:	00000306 	br	8111086c <memchr+0x74>
81110860:	18c00044 	addi	r3,r3,1
81110864:	197fffc3 	ldbu	r5,-1(r3)
81110868:	31400526 	beq	r6,r5,81110880 <memchr+0x88>
8111086c:	1805883a 	mov	r2,r3
81110870:	20fffb1e 	bne	r4,r3,81110860 <__reset+0xfb0f0860>
81110874:	0005883a 	mov	r2,zero
81110878:	f800283a 	ret
8111087c:	2005883a 	mov	r2,r4
81110880:	f800283a 	ret
81110884:	28c03fcc 	andi	r3,r5,255
81110888:	1812923a 	slli	r9,r3,8
8111088c:	02ffbff4 	movhi	r11,65279
81110890:	02a02074 	movhi	r10,32897
81110894:	48d2b03a 	or	r9,r9,r3
81110898:	4806943a 	slli	r3,r9,16
8111089c:	5affbfc4 	addi	r11,r11,-257
811108a0:	52a02004 	addi	r10,r10,-32640
811108a4:	48d2b03a 	or	r9,r9,r3
811108a8:	20c00017 	ldw	r3,0(r4)
811108ac:	48c6f03a 	xor	r3,r9,r3
811108b0:	1acd883a 	add	r6,r3,r11
811108b4:	00c6303a 	nor	r3,zero,r3
811108b8:	30c6703a 	and	r3,r6,r3
811108bc:	1a86703a 	and	r3,r3,r10
811108c0:	183fe01e 	bne	r3,zero,81110844 <__reset+0xfb0f0844>
811108c4:	10bfff04 	addi	r2,r2,-4
811108c8:	21000104 	addi	r4,r4,4
811108cc:	40bff636 	bltu	r8,r2,811108a8 <__reset+0xfb0f08a8>
811108d0:	003fdb06 	br	81110840 <__reset+0xfb0f0840>
811108d4:	3005883a 	mov	r2,r6
811108d8:	003fd706 	br	81110838 <__reset+0xfb0f0838>

811108dc <memmove>:
811108dc:	2005883a 	mov	r2,r4
811108e0:	29000b2e 	bgeu	r5,r4,81110910 <memmove+0x34>
811108e4:	298f883a 	add	r7,r5,r6
811108e8:	21c0092e 	bgeu	r4,r7,81110910 <memmove+0x34>
811108ec:	2187883a 	add	r3,r4,r6
811108f0:	198bc83a 	sub	r5,r3,r6
811108f4:	30004826 	beq	r6,zero,81110a18 <memmove+0x13c>
811108f8:	39ffffc4 	addi	r7,r7,-1
811108fc:	39000003 	ldbu	r4,0(r7)
81110900:	18ffffc4 	addi	r3,r3,-1
81110904:	19000005 	stb	r4,0(r3)
81110908:	28fffb1e 	bne	r5,r3,811108f8 <__reset+0xfb0f08f8>
8111090c:	f800283a 	ret
81110910:	00c003c4 	movi	r3,15
81110914:	1980412e 	bgeu	r3,r6,81110a1c <memmove+0x140>
81110918:	2886b03a 	or	r3,r5,r2
8111091c:	18c000cc 	andi	r3,r3,3
81110920:	1800401e 	bne	r3,zero,81110a24 <memmove+0x148>
81110924:	33fffc04 	addi	r15,r6,-16
81110928:	781ed13a 	srli	r15,r15,4
8111092c:	28c00104 	addi	r3,r5,4
81110930:	13400104 	addi	r13,r2,4
81110934:	781c913a 	slli	r14,r15,4
81110938:	2b000204 	addi	r12,r5,8
8111093c:	12c00204 	addi	r11,r2,8
81110940:	73800504 	addi	r14,r14,20
81110944:	2a800304 	addi	r10,r5,12
81110948:	12400304 	addi	r9,r2,12
8111094c:	2b9d883a 	add	r14,r5,r14
81110950:	2811883a 	mov	r8,r5
81110954:	100f883a 	mov	r7,r2
81110958:	41000017 	ldw	r4,0(r8)
8111095c:	39c00404 	addi	r7,r7,16
81110960:	18c00404 	addi	r3,r3,16
81110964:	393ffc15 	stw	r4,-16(r7)
81110968:	193ffc17 	ldw	r4,-16(r3)
8111096c:	6b400404 	addi	r13,r13,16
81110970:	5ac00404 	addi	r11,r11,16
81110974:	693ffc15 	stw	r4,-16(r13)
81110978:	61000017 	ldw	r4,0(r12)
8111097c:	4a400404 	addi	r9,r9,16
81110980:	42000404 	addi	r8,r8,16
81110984:	593ffc15 	stw	r4,-16(r11)
81110988:	51000017 	ldw	r4,0(r10)
8111098c:	63000404 	addi	r12,r12,16
81110990:	52800404 	addi	r10,r10,16
81110994:	493ffc15 	stw	r4,-16(r9)
81110998:	1bbfef1e 	bne	r3,r14,81110958 <__reset+0xfb0f0958>
8111099c:	79000044 	addi	r4,r15,1
811109a0:	2008913a 	slli	r4,r4,4
811109a4:	328003cc 	andi	r10,r6,15
811109a8:	02c000c4 	movi	r11,3
811109ac:	1107883a 	add	r3,r2,r4
811109b0:	290b883a 	add	r5,r5,r4
811109b4:	5a801e2e 	bgeu	r11,r10,81110a30 <memmove+0x154>
811109b8:	1813883a 	mov	r9,r3
811109bc:	2811883a 	mov	r8,r5
811109c0:	500f883a 	mov	r7,r10
811109c4:	41000017 	ldw	r4,0(r8)
811109c8:	4a400104 	addi	r9,r9,4
811109cc:	39ffff04 	addi	r7,r7,-4
811109d0:	493fff15 	stw	r4,-4(r9)
811109d4:	42000104 	addi	r8,r8,4
811109d8:	59fffa36 	bltu	r11,r7,811109c4 <__reset+0xfb0f09c4>
811109dc:	513fff04 	addi	r4,r10,-4
811109e0:	2008d0ba 	srli	r4,r4,2
811109e4:	318000cc 	andi	r6,r6,3
811109e8:	21000044 	addi	r4,r4,1
811109ec:	2109883a 	add	r4,r4,r4
811109f0:	2109883a 	add	r4,r4,r4
811109f4:	1907883a 	add	r3,r3,r4
811109f8:	290b883a 	add	r5,r5,r4
811109fc:	30000b26 	beq	r6,zero,81110a2c <memmove+0x150>
81110a00:	198d883a 	add	r6,r3,r6
81110a04:	29c00003 	ldbu	r7,0(r5)
81110a08:	18c00044 	addi	r3,r3,1
81110a0c:	29400044 	addi	r5,r5,1
81110a10:	19ffffc5 	stb	r7,-1(r3)
81110a14:	19bffb1e 	bne	r3,r6,81110a04 <__reset+0xfb0f0a04>
81110a18:	f800283a 	ret
81110a1c:	1007883a 	mov	r3,r2
81110a20:	003ff606 	br	811109fc <__reset+0xfb0f09fc>
81110a24:	1007883a 	mov	r3,r2
81110a28:	003ff506 	br	81110a00 <__reset+0xfb0f0a00>
81110a2c:	f800283a 	ret
81110a30:	500d883a 	mov	r6,r10
81110a34:	003ff106 	br	811109fc <__reset+0xfb0f09fc>

81110a38 <memset>:
81110a38:	20c000cc 	andi	r3,r4,3
81110a3c:	2005883a 	mov	r2,r4
81110a40:	18004426 	beq	r3,zero,81110b54 <memset+0x11c>
81110a44:	31ffffc4 	addi	r7,r6,-1
81110a48:	30004026 	beq	r6,zero,81110b4c <memset+0x114>
81110a4c:	2813883a 	mov	r9,r5
81110a50:	200d883a 	mov	r6,r4
81110a54:	2007883a 	mov	r3,r4
81110a58:	00000406 	br	81110a6c <memset+0x34>
81110a5c:	3a3fffc4 	addi	r8,r7,-1
81110a60:	31800044 	addi	r6,r6,1
81110a64:	38003926 	beq	r7,zero,81110b4c <memset+0x114>
81110a68:	400f883a 	mov	r7,r8
81110a6c:	18c00044 	addi	r3,r3,1
81110a70:	32400005 	stb	r9,0(r6)
81110a74:	1a0000cc 	andi	r8,r3,3
81110a78:	403ff81e 	bne	r8,zero,81110a5c <__reset+0xfb0f0a5c>
81110a7c:	010000c4 	movi	r4,3
81110a80:	21c02d2e 	bgeu	r4,r7,81110b38 <memset+0x100>
81110a84:	29003fcc 	andi	r4,r5,255
81110a88:	200c923a 	slli	r6,r4,8
81110a8c:	3108b03a 	or	r4,r6,r4
81110a90:	200c943a 	slli	r6,r4,16
81110a94:	218cb03a 	or	r6,r4,r6
81110a98:	010003c4 	movi	r4,15
81110a9c:	21c0182e 	bgeu	r4,r7,81110b00 <memset+0xc8>
81110aa0:	3b3ffc04 	addi	r12,r7,-16
81110aa4:	6018d13a 	srli	r12,r12,4
81110aa8:	1a000104 	addi	r8,r3,4
81110aac:	1ac00204 	addi	r11,r3,8
81110ab0:	6008913a 	slli	r4,r12,4
81110ab4:	1a800304 	addi	r10,r3,12
81110ab8:	1813883a 	mov	r9,r3
81110abc:	21000504 	addi	r4,r4,20
81110ac0:	1909883a 	add	r4,r3,r4
81110ac4:	49800015 	stw	r6,0(r9)
81110ac8:	41800015 	stw	r6,0(r8)
81110acc:	59800015 	stw	r6,0(r11)
81110ad0:	51800015 	stw	r6,0(r10)
81110ad4:	42000404 	addi	r8,r8,16
81110ad8:	4a400404 	addi	r9,r9,16
81110adc:	5ac00404 	addi	r11,r11,16
81110ae0:	52800404 	addi	r10,r10,16
81110ae4:	413ff71e 	bne	r8,r4,81110ac4 <__reset+0xfb0f0ac4>
81110ae8:	63000044 	addi	r12,r12,1
81110aec:	6018913a 	slli	r12,r12,4
81110af0:	39c003cc 	andi	r7,r7,15
81110af4:	010000c4 	movi	r4,3
81110af8:	1b07883a 	add	r3,r3,r12
81110afc:	21c00e2e 	bgeu	r4,r7,81110b38 <memset+0x100>
81110b00:	1813883a 	mov	r9,r3
81110b04:	3811883a 	mov	r8,r7
81110b08:	010000c4 	movi	r4,3
81110b0c:	49800015 	stw	r6,0(r9)
81110b10:	423fff04 	addi	r8,r8,-4
81110b14:	4a400104 	addi	r9,r9,4
81110b18:	223ffc36 	bltu	r4,r8,81110b0c <__reset+0xfb0f0b0c>
81110b1c:	393fff04 	addi	r4,r7,-4
81110b20:	2008d0ba 	srli	r4,r4,2
81110b24:	39c000cc 	andi	r7,r7,3
81110b28:	21000044 	addi	r4,r4,1
81110b2c:	2109883a 	add	r4,r4,r4
81110b30:	2109883a 	add	r4,r4,r4
81110b34:	1907883a 	add	r3,r3,r4
81110b38:	38000526 	beq	r7,zero,81110b50 <memset+0x118>
81110b3c:	19cf883a 	add	r7,r3,r7
81110b40:	19400005 	stb	r5,0(r3)
81110b44:	18c00044 	addi	r3,r3,1
81110b48:	38fffd1e 	bne	r7,r3,81110b40 <__reset+0xfb0f0b40>
81110b4c:	f800283a 	ret
81110b50:	f800283a 	ret
81110b54:	2007883a 	mov	r3,r4
81110b58:	300f883a 	mov	r7,r6
81110b5c:	003fc706 	br	81110a7c <__reset+0xfb0f0a7c>

81110b60 <_Balloc>:
81110b60:	20801317 	ldw	r2,76(r4)
81110b64:	defffc04 	addi	sp,sp,-16
81110b68:	dc400115 	stw	r17,4(sp)
81110b6c:	dc000015 	stw	r16,0(sp)
81110b70:	dfc00315 	stw	ra,12(sp)
81110b74:	dc800215 	stw	r18,8(sp)
81110b78:	2023883a 	mov	r17,r4
81110b7c:	2821883a 	mov	r16,r5
81110b80:	10000f26 	beq	r2,zero,81110bc0 <_Balloc+0x60>
81110b84:	8407883a 	add	r3,r16,r16
81110b88:	18c7883a 	add	r3,r3,r3
81110b8c:	10c7883a 	add	r3,r2,r3
81110b90:	18800017 	ldw	r2,0(r3)
81110b94:	10001126 	beq	r2,zero,81110bdc <_Balloc+0x7c>
81110b98:	11000017 	ldw	r4,0(r2)
81110b9c:	19000015 	stw	r4,0(r3)
81110ba0:	10000415 	stw	zero,16(r2)
81110ba4:	10000315 	stw	zero,12(r2)
81110ba8:	dfc00317 	ldw	ra,12(sp)
81110bac:	dc800217 	ldw	r18,8(sp)
81110bb0:	dc400117 	ldw	r17,4(sp)
81110bb4:	dc000017 	ldw	r16,0(sp)
81110bb8:	dec00404 	addi	sp,sp,16
81110bbc:	f800283a 	ret
81110bc0:	01800844 	movi	r6,33
81110bc4:	01400104 	movi	r5,4
81110bc8:	1113f4c0 	call	81113f4c <_calloc_r>
81110bcc:	88801315 	stw	r2,76(r17)
81110bd0:	103fec1e 	bne	r2,zero,81110b84 <__reset+0xfb0f0b84>
81110bd4:	0005883a 	mov	r2,zero
81110bd8:	003ff306 	br	81110ba8 <__reset+0xfb0f0ba8>
81110bdc:	01400044 	movi	r5,1
81110be0:	2c24983a 	sll	r18,r5,r16
81110be4:	8809883a 	mov	r4,r17
81110be8:	91800144 	addi	r6,r18,5
81110bec:	318d883a 	add	r6,r6,r6
81110bf0:	318d883a 	add	r6,r6,r6
81110bf4:	1113f4c0 	call	81113f4c <_calloc_r>
81110bf8:	103ff626 	beq	r2,zero,81110bd4 <__reset+0xfb0f0bd4>
81110bfc:	14000115 	stw	r16,4(r2)
81110c00:	14800215 	stw	r18,8(r2)
81110c04:	003fe606 	br	81110ba0 <__reset+0xfb0f0ba0>

81110c08 <_Bfree>:
81110c08:	28000826 	beq	r5,zero,81110c2c <_Bfree+0x24>
81110c0c:	28c00117 	ldw	r3,4(r5)
81110c10:	20801317 	ldw	r2,76(r4)
81110c14:	18c7883a 	add	r3,r3,r3
81110c18:	18c7883a 	add	r3,r3,r3
81110c1c:	10c5883a 	add	r2,r2,r3
81110c20:	10c00017 	ldw	r3,0(r2)
81110c24:	28c00015 	stw	r3,0(r5)
81110c28:	11400015 	stw	r5,0(r2)
81110c2c:	f800283a 	ret

81110c30 <__multadd>:
81110c30:	defffa04 	addi	sp,sp,-24
81110c34:	dc800315 	stw	r18,12(sp)
81110c38:	dc400215 	stw	r17,8(sp)
81110c3c:	dc000115 	stw	r16,4(sp)
81110c40:	2823883a 	mov	r17,r5
81110c44:	2c000417 	ldw	r16,16(r5)
81110c48:	dfc00515 	stw	ra,20(sp)
81110c4c:	dcc00415 	stw	r19,16(sp)
81110c50:	2025883a 	mov	r18,r4
81110c54:	29400504 	addi	r5,r5,20
81110c58:	0011883a 	mov	r8,zero
81110c5c:	28c00017 	ldw	r3,0(r5)
81110c60:	29400104 	addi	r5,r5,4
81110c64:	42000044 	addi	r8,r8,1
81110c68:	18bfffcc 	andi	r2,r3,65535
81110c6c:	1185383a 	mul	r2,r2,r6
81110c70:	1806d43a 	srli	r3,r3,16
81110c74:	11cf883a 	add	r7,r2,r7
81110c78:	3808d43a 	srli	r4,r7,16
81110c7c:	1987383a 	mul	r3,r3,r6
81110c80:	38bfffcc 	andi	r2,r7,65535
81110c84:	1907883a 	add	r3,r3,r4
81110c88:	1808943a 	slli	r4,r3,16
81110c8c:	180ed43a 	srli	r7,r3,16
81110c90:	2085883a 	add	r2,r4,r2
81110c94:	28bfff15 	stw	r2,-4(r5)
81110c98:	443ff016 	blt	r8,r16,81110c5c <__reset+0xfb0f0c5c>
81110c9c:	38000926 	beq	r7,zero,81110cc4 <__multadd+0x94>
81110ca0:	88800217 	ldw	r2,8(r17)
81110ca4:	80800f0e 	bge	r16,r2,81110ce4 <__multadd+0xb4>
81110ca8:	80800144 	addi	r2,r16,5
81110cac:	1085883a 	add	r2,r2,r2
81110cb0:	1085883a 	add	r2,r2,r2
81110cb4:	8885883a 	add	r2,r17,r2
81110cb8:	11c00015 	stw	r7,0(r2)
81110cbc:	84000044 	addi	r16,r16,1
81110cc0:	8c000415 	stw	r16,16(r17)
81110cc4:	8805883a 	mov	r2,r17
81110cc8:	dfc00517 	ldw	ra,20(sp)
81110ccc:	dcc00417 	ldw	r19,16(sp)
81110cd0:	dc800317 	ldw	r18,12(sp)
81110cd4:	dc400217 	ldw	r17,8(sp)
81110cd8:	dc000117 	ldw	r16,4(sp)
81110cdc:	dec00604 	addi	sp,sp,24
81110ce0:	f800283a 	ret
81110ce4:	89400117 	ldw	r5,4(r17)
81110ce8:	9009883a 	mov	r4,r18
81110cec:	d9c00015 	stw	r7,0(sp)
81110cf0:	29400044 	addi	r5,r5,1
81110cf4:	1110b600 	call	81110b60 <_Balloc>
81110cf8:	89800417 	ldw	r6,16(r17)
81110cfc:	89400304 	addi	r5,r17,12
81110d00:	11000304 	addi	r4,r2,12
81110d04:	31800084 	addi	r6,r6,2
81110d08:	318d883a 	add	r6,r6,r6
81110d0c:	318d883a 	add	r6,r6,r6
81110d10:	1027883a 	mov	r19,r2
81110d14:	110ac200 	call	8110ac20 <memcpy>
81110d18:	d9c00017 	ldw	r7,0(sp)
81110d1c:	88000a26 	beq	r17,zero,81110d48 <__multadd+0x118>
81110d20:	88c00117 	ldw	r3,4(r17)
81110d24:	90801317 	ldw	r2,76(r18)
81110d28:	18c7883a 	add	r3,r3,r3
81110d2c:	18c7883a 	add	r3,r3,r3
81110d30:	10c5883a 	add	r2,r2,r3
81110d34:	10c00017 	ldw	r3,0(r2)
81110d38:	88c00015 	stw	r3,0(r17)
81110d3c:	14400015 	stw	r17,0(r2)
81110d40:	9823883a 	mov	r17,r19
81110d44:	003fd806 	br	81110ca8 <__reset+0xfb0f0ca8>
81110d48:	9823883a 	mov	r17,r19
81110d4c:	003fd606 	br	81110ca8 <__reset+0xfb0f0ca8>

81110d50 <__s2b>:
81110d50:	defff904 	addi	sp,sp,-28
81110d54:	dc400115 	stw	r17,4(sp)
81110d58:	dc000015 	stw	r16,0(sp)
81110d5c:	2023883a 	mov	r17,r4
81110d60:	2821883a 	mov	r16,r5
81110d64:	39000204 	addi	r4,r7,8
81110d68:	01400244 	movi	r5,9
81110d6c:	dcc00315 	stw	r19,12(sp)
81110d70:	dc800215 	stw	r18,8(sp)
81110d74:	dfc00615 	stw	ra,24(sp)
81110d78:	dd400515 	stw	r21,20(sp)
81110d7c:	dd000415 	stw	r20,16(sp)
81110d80:	3825883a 	mov	r18,r7
81110d84:	3027883a 	mov	r19,r6
81110d88:	11151240 	call	81115124 <__divsi3>
81110d8c:	00c00044 	movi	r3,1
81110d90:	000b883a 	mov	r5,zero
81110d94:	1880030e 	bge	r3,r2,81110da4 <__s2b+0x54>
81110d98:	18c7883a 	add	r3,r3,r3
81110d9c:	29400044 	addi	r5,r5,1
81110da0:	18bffd16 	blt	r3,r2,81110d98 <__reset+0xfb0f0d98>
81110da4:	8809883a 	mov	r4,r17
81110da8:	1110b600 	call	81110b60 <_Balloc>
81110dac:	d8c00717 	ldw	r3,28(sp)
81110db0:	10c00515 	stw	r3,20(r2)
81110db4:	00c00044 	movi	r3,1
81110db8:	10c00415 	stw	r3,16(r2)
81110dbc:	00c00244 	movi	r3,9
81110dc0:	1cc0210e 	bge	r3,r19,81110e48 <__s2b+0xf8>
81110dc4:	80eb883a 	add	r21,r16,r3
81110dc8:	a829883a 	mov	r20,r21
81110dcc:	84e1883a 	add	r16,r16,r19
81110dd0:	a1c00007 	ldb	r7,0(r20)
81110dd4:	01800284 	movi	r6,10
81110dd8:	a5000044 	addi	r20,r20,1
81110ddc:	100b883a 	mov	r5,r2
81110de0:	39fff404 	addi	r7,r7,-48
81110de4:	8809883a 	mov	r4,r17
81110de8:	1110c300 	call	81110c30 <__multadd>
81110dec:	a43ff81e 	bne	r20,r16,81110dd0 <__reset+0xfb0f0dd0>
81110df0:	ace1883a 	add	r16,r21,r19
81110df4:	843ffe04 	addi	r16,r16,-8
81110df8:	9c800a0e 	bge	r19,r18,81110e24 <__s2b+0xd4>
81110dfc:	94e5c83a 	sub	r18,r18,r19
81110e00:	84a5883a 	add	r18,r16,r18
81110e04:	81c00007 	ldb	r7,0(r16)
81110e08:	01800284 	movi	r6,10
81110e0c:	84000044 	addi	r16,r16,1
81110e10:	100b883a 	mov	r5,r2
81110e14:	39fff404 	addi	r7,r7,-48
81110e18:	8809883a 	mov	r4,r17
81110e1c:	1110c300 	call	81110c30 <__multadd>
81110e20:	84bff81e 	bne	r16,r18,81110e04 <__reset+0xfb0f0e04>
81110e24:	dfc00617 	ldw	ra,24(sp)
81110e28:	dd400517 	ldw	r21,20(sp)
81110e2c:	dd000417 	ldw	r20,16(sp)
81110e30:	dcc00317 	ldw	r19,12(sp)
81110e34:	dc800217 	ldw	r18,8(sp)
81110e38:	dc400117 	ldw	r17,4(sp)
81110e3c:	dc000017 	ldw	r16,0(sp)
81110e40:	dec00704 	addi	sp,sp,28
81110e44:	f800283a 	ret
81110e48:	84000284 	addi	r16,r16,10
81110e4c:	1827883a 	mov	r19,r3
81110e50:	003fe906 	br	81110df8 <__reset+0xfb0f0df8>

81110e54 <__hi0bits>:
81110e54:	20bfffec 	andhi	r2,r4,65535
81110e58:	1000141e 	bne	r2,zero,81110eac <__hi0bits+0x58>
81110e5c:	2008943a 	slli	r4,r4,16
81110e60:	00800404 	movi	r2,16
81110e64:	20ffc02c 	andhi	r3,r4,65280
81110e68:	1800021e 	bne	r3,zero,81110e74 <__hi0bits+0x20>
81110e6c:	2008923a 	slli	r4,r4,8
81110e70:	10800204 	addi	r2,r2,8
81110e74:	20fc002c 	andhi	r3,r4,61440
81110e78:	1800021e 	bne	r3,zero,81110e84 <__hi0bits+0x30>
81110e7c:	2008913a 	slli	r4,r4,4
81110e80:	10800104 	addi	r2,r2,4
81110e84:	20f0002c 	andhi	r3,r4,49152
81110e88:	1800031e 	bne	r3,zero,81110e98 <__hi0bits+0x44>
81110e8c:	2109883a 	add	r4,r4,r4
81110e90:	10800084 	addi	r2,r2,2
81110e94:	2109883a 	add	r4,r4,r4
81110e98:	20000316 	blt	r4,zero,81110ea8 <__hi0bits+0x54>
81110e9c:	2110002c 	andhi	r4,r4,16384
81110ea0:	2000041e 	bne	r4,zero,81110eb4 <__hi0bits+0x60>
81110ea4:	00800804 	movi	r2,32
81110ea8:	f800283a 	ret
81110eac:	0005883a 	mov	r2,zero
81110eb0:	003fec06 	br	81110e64 <__reset+0xfb0f0e64>
81110eb4:	10800044 	addi	r2,r2,1
81110eb8:	f800283a 	ret

81110ebc <__lo0bits>:
81110ebc:	20c00017 	ldw	r3,0(r4)
81110ec0:	188001cc 	andi	r2,r3,7
81110ec4:	10000826 	beq	r2,zero,81110ee8 <__lo0bits+0x2c>
81110ec8:	1880004c 	andi	r2,r3,1
81110ecc:	1000211e 	bne	r2,zero,81110f54 <__lo0bits+0x98>
81110ed0:	1880008c 	andi	r2,r3,2
81110ed4:	1000211e 	bne	r2,zero,81110f5c <__lo0bits+0xa0>
81110ed8:	1806d0ba 	srli	r3,r3,2
81110edc:	00800084 	movi	r2,2
81110ee0:	20c00015 	stw	r3,0(r4)
81110ee4:	f800283a 	ret
81110ee8:	18bfffcc 	andi	r2,r3,65535
81110eec:	10001326 	beq	r2,zero,81110f3c <__lo0bits+0x80>
81110ef0:	0005883a 	mov	r2,zero
81110ef4:	19403fcc 	andi	r5,r3,255
81110ef8:	2800021e 	bne	r5,zero,81110f04 <__lo0bits+0x48>
81110efc:	1806d23a 	srli	r3,r3,8
81110f00:	10800204 	addi	r2,r2,8
81110f04:	194003cc 	andi	r5,r3,15
81110f08:	2800021e 	bne	r5,zero,81110f14 <__lo0bits+0x58>
81110f0c:	1806d13a 	srli	r3,r3,4
81110f10:	10800104 	addi	r2,r2,4
81110f14:	194000cc 	andi	r5,r3,3
81110f18:	2800021e 	bne	r5,zero,81110f24 <__lo0bits+0x68>
81110f1c:	1806d0ba 	srli	r3,r3,2
81110f20:	10800084 	addi	r2,r2,2
81110f24:	1940004c 	andi	r5,r3,1
81110f28:	2800081e 	bne	r5,zero,81110f4c <__lo0bits+0x90>
81110f2c:	1806d07a 	srli	r3,r3,1
81110f30:	1800051e 	bne	r3,zero,81110f48 <__lo0bits+0x8c>
81110f34:	00800804 	movi	r2,32
81110f38:	f800283a 	ret
81110f3c:	1806d43a 	srli	r3,r3,16
81110f40:	00800404 	movi	r2,16
81110f44:	003feb06 	br	81110ef4 <__reset+0xfb0f0ef4>
81110f48:	10800044 	addi	r2,r2,1
81110f4c:	20c00015 	stw	r3,0(r4)
81110f50:	f800283a 	ret
81110f54:	0005883a 	mov	r2,zero
81110f58:	f800283a 	ret
81110f5c:	1806d07a 	srli	r3,r3,1
81110f60:	00800044 	movi	r2,1
81110f64:	20c00015 	stw	r3,0(r4)
81110f68:	f800283a 	ret

81110f6c <__i2b>:
81110f6c:	defffd04 	addi	sp,sp,-12
81110f70:	dc000015 	stw	r16,0(sp)
81110f74:	04000044 	movi	r16,1
81110f78:	dc400115 	stw	r17,4(sp)
81110f7c:	2823883a 	mov	r17,r5
81110f80:	800b883a 	mov	r5,r16
81110f84:	dfc00215 	stw	ra,8(sp)
81110f88:	1110b600 	call	81110b60 <_Balloc>
81110f8c:	14400515 	stw	r17,20(r2)
81110f90:	14000415 	stw	r16,16(r2)
81110f94:	dfc00217 	ldw	ra,8(sp)
81110f98:	dc400117 	ldw	r17,4(sp)
81110f9c:	dc000017 	ldw	r16,0(sp)
81110fa0:	dec00304 	addi	sp,sp,12
81110fa4:	f800283a 	ret

81110fa8 <__multiply>:
81110fa8:	defffa04 	addi	sp,sp,-24
81110fac:	dcc00315 	stw	r19,12(sp)
81110fb0:	dc800215 	stw	r18,8(sp)
81110fb4:	34c00417 	ldw	r19,16(r6)
81110fb8:	2c800417 	ldw	r18,16(r5)
81110fbc:	dd000415 	stw	r20,16(sp)
81110fc0:	dc400115 	stw	r17,4(sp)
81110fc4:	dfc00515 	stw	ra,20(sp)
81110fc8:	dc000015 	stw	r16,0(sp)
81110fcc:	2829883a 	mov	r20,r5
81110fd0:	3023883a 	mov	r17,r6
81110fd4:	94c0050e 	bge	r18,r19,81110fec <__multiply+0x44>
81110fd8:	9007883a 	mov	r3,r18
81110fdc:	3029883a 	mov	r20,r6
81110fe0:	9825883a 	mov	r18,r19
81110fe4:	2823883a 	mov	r17,r5
81110fe8:	1827883a 	mov	r19,r3
81110fec:	a0800217 	ldw	r2,8(r20)
81110ff0:	94e1883a 	add	r16,r18,r19
81110ff4:	a1400117 	ldw	r5,4(r20)
81110ff8:	1400010e 	bge	r2,r16,81111000 <__multiply+0x58>
81110ffc:	29400044 	addi	r5,r5,1
81111000:	1110b600 	call	81110b60 <_Balloc>
81111004:	8415883a 	add	r10,r16,r16
81111008:	12c00504 	addi	r11,r2,20
8111100c:	5295883a 	add	r10,r10,r10
81111010:	5a95883a 	add	r10,r11,r10
81111014:	5807883a 	mov	r3,r11
81111018:	5a80032e 	bgeu	r11,r10,81111028 <__multiply+0x80>
8111101c:	18000015 	stw	zero,0(r3)
81111020:	18c00104 	addi	r3,r3,4
81111024:	1abffd36 	bltu	r3,r10,8111101c <__reset+0xfb0f101c>
81111028:	9ce7883a 	add	r19,r19,r19
8111102c:	94a5883a 	add	r18,r18,r18
81111030:	89800504 	addi	r6,r17,20
81111034:	9ce7883a 	add	r19,r19,r19
81111038:	a3400504 	addi	r13,r20,20
8111103c:	94a5883a 	add	r18,r18,r18
81111040:	34d9883a 	add	r12,r6,r19
81111044:	6c93883a 	add	r9,r13,r18
81111048:	3300422e 	bgeu	r6,r12,81111154 <__multiply+0x1ac>
8111104c:	37c00017 	ldw	ra,0(r6)
81111050:	fbffffcc 	andi	r15,ra,65535
81111054:	78001b26 	beq	r15,zero,811110c4 <__multiply+0x11c>
81111058:	5811883a 	mov	r8,r11
8111105c:	681d883a 	mov	r14,r13
81111060:	000f883a 	mov	r7,zero
81111064:	71000017 	ldw	r4,0(r14)
81111068:	40c00017 	ldw	r3,0(r8)
8111106c:	73800104 	addi	r14,r14,4
81111070:	217fffcc 	andi	r5,r4,65535
81111074:	2bcb383a 	mul	r5,r5,r15
81111078:	2008d43a 	srli	r4,r4,16
8111107c:	1c7fffcc 	andi	r17,r3,65535
81111080:	2c4b883a 	add	r5,r5,r17
81111084:	29cb883a 	add	r5,r5,r7
81111088:	23c9383a 	mul	r4,r4,r15
8111108c:	1806d43a 	srli	r3,r3,16
81111090:	280ed43a 	srli	r7,r5,16
81111094:	297fffcc 	andi	r5,r5,65535
81111098:	20c7883a 	add	r3,r4,r3
8111109c:	19c7883a 	add	r3,r3,r7
811110a0:	1808943a 	slli	r4,r3,16
811110a4:	4023883a 	mov	r17,r8
811110a8:	180ed43a 	srli	r7,r3,16
811110ac:	214ab03a 	or	r5,r4,r5
811110b0:	41400015 	stw	r5,0(r8)
811110b4:	42000104 	addi	r8,r8,4
811110b8:	727fea36 	bltu	r14,r9,81111064 <__reset+0xfb0f1064>
811110bc:	89c00115 	stw	r7,4(r17)
811110c0:	37c00017 	ldw	ra,0(r6)
811110c4:	f83ed43a 	srli	ra,ra,16
811110c8:	f8001f26 	beq	ra,zero,81111148 <__multiply+0x1a0>
811110cc:	58c00017 	ldw	r3,0(r11)
811110d0:	681d883a 	mov	r14,r13
811110d4:	581f883a 	mov	r15,r11
811110d8:	1811883a 	mov	r8,r3
811110dc:	5825883a 	mov	r18,r11
811110e0:	000f883a 	mov	r7,zero
811110e4:	00000106 	br	811110ec <__multiply+0x144>
811110e8:	8825883a 	mov	r18,r17
811110ec:	7140000b 	ldhu	r5,0(r14)
811110f0:	4010d43a 	srli	r8,r8,16
811110f4:	193fffcc 	andi	r4,r3,65535
811110f8:	2fcb383a 	mul	r5,r5,ra
811110fc:	7bc00104 	addi	r15,r15,4
81111100:	73800104 	addi	r14,r14,4
81111104:	2a0b883a 	add	r5,r5,r8
81111108:	29cb883a 	add	r5,r5,r7
8111110c:	2806943a 	slli	r3,r5,16
81111110:	94400104 	addi	r17,r18,4
81111114:	280ad43a 	srli	r5,r5,16
81111118:	1908b03a 	or	r4,r3,r4
8111111c:	793fff15 	stw	r4,-4(r15)
81111120:	70ffff17 	ldw	r3,-4(r14)
81111124:	8a000017 	ldw	r8,0(r17)
81111128:	1806d43a 	srli	r3,r3,16
8111112c:	413fffcc 	andi	r4,r8,65535
81111130:	1fc7383a 	mul	r3,r3,ra
81111134:	1907883a 	add	r3,r3,r4
81111138:	1947883a 	add	r3,r3,r5
8111113c:	180ed43a 	srli	r7,r3,16
81111140:	727fe936 	bltu	r14,r9,811110e8 <__reset+0xfb0f10e8>
81111144:	90c00115 	stw	r3,4(r18)
81111148:	31800104 	addi	r6,r6,4
8111114c:	5ac00104 	addi	r11,r11,4
81111150:	333fbe36 	bltu	r6,r12,8111104c <__reset+0xfb0f104c>
81111154:	0400090e 	bge	zero,r16,8111117c <__multiply+0x1d4>
81111158:	50ffff17 	ldw	r3,-4(r10)
8111115c:	52bfff04 	addi	r10,r10,-4
81111160:	18000326 	beq	r3,zero,81111170 <__multiply+0x1c8>
81111164:	00000506 	br	8111117c <__multiply+0x1d4>
81111168:	50c00017 	ldw	r3,0(r10)
8111116c:	1800031e 	bne	r3,zero,8111117c <__multiply+0x1d4>
81111170:	843fffc4 	addi	r16,r16,-1
81111174:	52bfff04 	addi	r10,r10,-4
81111178:	803ffb1e 	bne	r16,zero,81111168 <__reset+0xfb0f1168>
8111117c:	14000415 	stw	r16,16(r2)
81111180:	dfc00517 	ldw	ra,20(sp)
81111184:	dd000417 	ldw	r20,16(sp)
81111188:	dcc00317 	ldw	r19,12(sp)
8111118c:	dc800217 	ldw	r18,8(sp)
81111190:	dc400117 	ldw	r17,4(sp)
81111194:	dc000017 	ldw	r16,0(sp)
81111198:	dec00604 	addi	sp,sp,24
8111119c:	f800283a 	ret

811111a0 <__pow5mult>:
811111a0:	defffa04 	addi	sp,sp,-24
811111a4:	dcc00315 	stw	r19,12(sp)
811111a8:	dc000015 	stw	r16,0(sp)
811111ac:	dfc00515 	stw	ra,20(sp)
811111b0:	dd000415 	stw	r20,16(sp)
811111b4:	dc800215 	stw	r18,8(sp)
811111b8:	dc400115 	stw	r17,4(sp)
811111bc:	308000cc 	andi	r2,r6,3
811111c0:	3021883a 	mov	r16,r6
811111c4:	2027883a 	mov	r19,r4
811111c8:	10002f1e 	bne	r2,zero,81111288 <__pow5mult+0xe8>
811111cc:	2825883a 	mov	r18,r5
811111d0:	8021d0ba 	srai	r16,r16,2
811111d4:	80001a26 	beq	r16,zero,81111240 <__pow5mult+0xa0>
811111d8:	9c401217 	ldw	r17,72(r19)
811111dc:	8800061e 	bne	r17,zero,811111f8 <__pow5mult+0x58>
811111e0:	00003406 	br	811112b4 <__pow5mult+0x114>
811111e4:	8021d07a 	srai	r16,r16,1
811111e8:	80001526 	beq	r16,zero,81111240 <__pow5mult+0xa0>
811111ec:	88800017 	ldw	r2,0(r17)
811111f0:	10001c26 	beq	r2,zero,81111264 <__pow5mult+0xc4>
811111f4:	1023883a 	mov	r17,r2
811111f8:	8080004c 	andi	r2,r16,1
811111fc:	103ff926 	beq	r2,zero,811111e4 <__reset+0xfb0f11e4>
81111200:	880d883a 	mov	r6,r17
81111204:	900b883a 	mov	r5,r18
81111208:	9809883a 	mov	r4,r19
8111120c:	1110fa80 	call	81110fa8 <__multiply>
81111210:	90001b26 	beq	r18,zero,81111280 <__pow5mult+0xe0>
81111214:	91000117 	ldw	r4,4(r18)
81111218:	98c01317 	ldw	r3,76(r19)
8111121c:	8021d07a 	srai	r16,r16,1
81111220:	2109883a 	add	r4,r4,r4
81111224:	2109883a 	add	r4,r4,r4
81111228:	1907883a 	add	r3,r3,r4
8111122c:	19000017 	ldw	r4,0(r3)
81111230:	91000015 	stw	r4,0(r18)
81111234:	1c800015 	stw	r18,0(r3)
81111238:	1025883a 	mov	r18,r2
8111123c:	803feb1e 	bne	r16,zero,811111ec <__reset+0xfb0f11ec>
81111240:	9005883a 	mov	r2,r18
81111244:	dfc00517 	ldw	ra,20(sp)
81111248:	dd000417 	ldw	r20,16(sp)
8111124c:	dcc00317 	ldw	r19,12(sp)
81111250:	dc800217 	ldw	r18,8(sp)
81111254:	dc400117 	ldw	r17,4(sp)
81111258:	dc000017 	ldw	r16,0(sp)
8111125c:	dec00604 	addi	sp,sp,24
81111260:	f800283a 	ret
81111264:	880d883a 	mov	r6,r17
81111268:	880b883a 	mov	r5,r17
8111126c:	9809883a 	mov	r4,r19
81111270:	1110fa80 	call	81110fa8 <__multiply>
81111274:	88800015 	stw	r2,0(r17)
81111278:	10000015 	stw	zero,0(r2)
8111127c:	003fdd06 	br	811111f4 <__reset+0xfb0f11f4>
81111280:	1025883a 	mov	r18,r2
81111284:	003fd706 	br	811111e4 <__reset+0xfb0f11e4>
81111288:	10bfffc4 	addi	r2,r2,-1
8111128c:	1085883a 	add	r2,r2,r2
81111290:	00e044b4 	movhi	r3,33042
81111294:	18f63104 	addi	r3,r3,-10044
81111298:	1085883a 	add	r2,r2,r2
8111129c:	1885883a 	add	r2,r3,r2
811112a0:	11800017 	ldw	r6,0(r2)
811112a4:	000f883a 	mov	r7,zero
811112a8:	1110c300 	call	81110c30 <__multadd>
811112ac:	1025883a 	mov	r18,r2
811112b0:	003fc706 	br	811111d0 <__reset+0xfb0f11d0>
811112b4:	05000044 	movi	r20,1
811112b8:	a00b883a 	mov	r5,r20
811112bc:	9809883a 	mov	r4,r19
811112c0:	1110b600 	call	81110b60 <_Balloc>
811112c4:	1023883a 	mov	r17,r2
811112c8:	00809c44 	movi	r2,625
811112cc:	88800515 	stw	r2,20(r17)
811112d0:	8d000415 	stw	r20,16(r17)
811112d4:	9c401215 	stw	r17,72(r19)
811112d8:	88000015 	stw	zero,0(r17)
811112dc:	003fc606 	br	811111f8 <__reset+0xfb0f11f8>

811112e0 <__lshift>:
811112e0:	defff904 	addi	sp,sp,-28
811112e4:	dd400515 	stw	r21,20(sp)
811112e8:	dcc00315 	stw	r19,12(sp)
811112ec:	302bd17a 	srai	r21,r6,5
811112f0:	2cc00417 	ldw	r19,16(r5)
811112f4:	28800217 	ldw	r2,8(r5)
811112f8:	dd000415 	stw	r20,16(sp)
811112fc:	ace7883a 	add	r19,r21,r19
81111300:	dc800215 	stw	r18,8(sp)
81111304:	dc400115 	stw	r17,4(sp)
81111308:	dc000015 	stw	r16,0(sp)
8111130c:	dfc00615 	stw	ra,24(sp)
81111310:	9c000044 	addi	r16,r19,1
81111314:	2823883a 	mov	r17,r5
81111318:	3029883a 	mov	r20,r6
8111131c:	2025883a 	mov	r18,r4
81111320:	29400117 	ldw	r5,4(r5)
81111324:	1400030e 	bge	r2,r16,81111334 <__lshift+0x54>
81111328:	1085883a 	add	r2,r2,r2
8111132c:	29400044 	addi	r5,r5,1
81111330:	143ffd16 	blt	r2,r16,81111328 <__reset+0xfb0f1328>
81111334:	9009883a 	mov	r4,r18
81111338:	1110b600 	call	81110b60 <_Balloc>
8111133c:	10c00504 	addi	r3,r2,20
81111340:	0540070e 	bge	zero,r21,81111360 <__lshift+0x80>
81111344:	ad6b883a 	add	r21,r21,r21
81111348:	ad6b883a 	add	r21,r21,r21
8111134c:	1809883a 	mov	r4,r3
81111350:	1d47883a 	add	r3,r3,r21
81111354:	20000015 	stw	zero,0(r4)
81111358:	21000104 	addi	r4,r4,4
8111135c:	193ffd1e 	bne	r3,r4,81111354 <__reset+0xfb0f1354>
81111360:	8a000417 	ldw	r8,16(r17)
81111364:	89000504 	addi	r4,r17,20
81111368:	a18007cc 	andi	r6,r20,31
8111136c:	4211883a 	add	r8,r8,r8
81111370:	4211883a 	add	r8,r8,r8
81111374:	2211883a 	add	r8,r4,r8
81111378:	30002326 	beq	r6,zero,81111408 <__lshift+0x128>
8111137c:	02400804 	movi	r9,32
81111380:	4993c83a 	sub	r9,r9,r6
81111384:	000b883a 	mov	r5,zero
81111388:	21c00017 	ldw	r7,0(r4)
8111138c:	1815883a 	mov	r10,r3
81111390:	18c00104 	addi	r3,r3,4
81111394:	398e983a 	sll	r7,r7,r6
81111398:	21000104 	addi	r4,r4,4
8111139c:	394ab03a 	or	r5,r7,r5
811113a0:	197fff15 	stw	r5,-4(r3)
811113a4:	217fff17 	ldw	r5,-4(r4)
811113a8:	2a4ad83a 	srl	r5,r5,r9
811113ac:	223ff636 	bltu	r4,r8,81111388 <__reset+0xfb0f1388>
811113b0:	51400115 	stw	r5,4(r10)
811113b4:	28001a1e 	bne	r5,zero,81111420 <__lshift+0x140>
811113b8:	843fffc4 	addi	r16,r16,-1
811113bc:	14000415 	stw	r16,16(r2)
811113c0:	88000826 	beq	r17,zero,811113e4 <__lshift+0x104>
811113c4:	89000117 	ldw	r4,4(r17)
811113c8:	90c01317 	ldw	r3,76(r18)
811113cc:	2109883a 	add	r4,r4,r4
811113d0:	2109883a 	add	r4,r4,r4
811113d4:	1907883a 	add	r3,r3,r4
811113d8:	19000017 	ldw	r4,0(r3)
811113dc:	89000015 	stw	r4,0(r17)
811113e0:	1c400015 	stw	r17,0(r3)
811113e4:	dfc00617 	ldw	ra,24(sp)
811113e8:	dd400517 	ldw	r21,20(sp)
811113ec:	dd000417 	ldw	r20,16(sp)
811113f0:	dcc00317 	ldw	r19,12(sp)
811113f4:	dc800217 	ldw	r18,8(sp)
811113f8:	dc400117 	ldw	r17,4(sp)
811113fc:	dc000017 	ldw	r16,0(sp)
81111400:	dec00704 	addi	sp,sp,28
81111404:	f800283a 	ret
81111408:	21400017 	ldw	r5,0(r4)
8111140c:	18c00104 	addi	r3,r3,4
81111410:	21000104 	addi	r4,r4,4
81111414:	197fff15 	stw	r5,-4(r3)
81111418:	223ffb36 	bltu	r4,r8,81111408 <__reset+0xfb0f1408>
8111141c:	003fe606 	br	811113b8 <__reset+0xfb0f13b8>
81111420:	9c000084 	addi	r16,r19,2
81111424:	003fe406 	br	811113b8 <__reset+0xfb0f13b8>

81111428 <__mcmp>:
81111428:	20800417 	ldw	r2,16(r4)
8111142c:	28c00417 	ldw	r3,16(r5)
81111430:	10c5c83a 	sub	r2,r2,r3
81111434:	1000111e 	bne	r2,zero,8111147c <__mcmp+0x54>
81111438:	18c7883a 	add	r3,r3,r3
8111143c:	18c7883a 	add	r3,r3,r3
81111440:	21000504 	addi	r4,r4,20
81111444:	29400504 	addi	r5,r5,20
81111448:	20c5883a 	add	r2,r4,r3
8111144c:	28cb883a 	add	r5,r5,r3
81111450:	00000106 	br	81111458 <__mcmp+0x30>
81111454:	20800a2e 	bgeu	r4,r2,81111480 <__mcmp+0x58>
81111458:	10bfff04 	addi	r2,r2,-4
8111145c:	297fff04 	addi	r5,r5,-4
81111460:	11800017 	ldw	r6,0(r2)
81111464:	28c00017 	ldw	r3,0(r5)
81111468:	30fffa26 	beq	r6,r3,81111454 <__reset+0xfb0f1454>
8111146c:	30c00236 	bltu	r6,r3,81111478 <__mcmp+0x50>
81111470:	00800044 	movi	r2,1
81111474:	f800283a 	ret
81111478:	00bfffc4 	movi	r2,-1
8111147c:	f800283a 	ret
81111480:	0005883a 	mov	r2,zero
81111484:	f800283a 	ret

81111488 <__mdiff>:
81111488:	28c00417 	ldw	r3,16(r5)
8111148c:	30800417 	ldw	r2,16(r6)
81111490:	defffa04 	addi	sp,sp,-24
81111494:	dcc00315 	stw	r19,12(sp)
81111498:	dc800215 	stw	r18,8(sp)
8111149c:	dfc00515 	stw	ra,20(sp)
811114a0:	dd000415 	stw	r20,16(sp)
811114a4:	dc400115 	stw	r17,4(sp)
811114a8:	dc000015 	stw	r16,0(sp)
811114ac:	1887c83a 	sub	r3,r3,r2
811114b0:	2825883a 	mov	r18,r5
811114b4:	3027883a 	mov	r19,r6
811114b8:	1800141e 	bne	r3,zero,8111150c <__mdiff+0x84>
811114bc:	1085883a 	add	r2,r2,r2
811114c0:	1085883a 	add	r2,r2,r2
811114c4:	2a000504 	addi	r8,r5,20
811114c8:	34000504 	addi	r16,r6,20
811114cc:	4087883a 	add	r3,r8,r2
811114d0:	8085883a 	add	r2,r16,r2
811114d4:	00000106 	br	811114dc <__mdiff+0x54>
811114d8:	40c0592e 	bgeu	r8,r3,81111640 <__mdiff+0x1b8>
811114dc:	18ffff04 	addi	r3,r3,-4
811114e0:	10bfff04 	addi	r2,r2,-4
811114e4:	19c00017 	ldw	r7,0(r3)
811114e8:	11400017 	ldw	r5,0(r2)
811114ec:	397ffa26 	beq	r7,r5,811114d8 <__reset+0xfb0f14d8>
811114f0:	3940592e 	bgeu	r7,r5,81111658 <__mdiff+0x1d0>
811114f4:	9005883a 	mov	r2,r18
811114f8:	4023883a 	mov	r17,r8
811114fc:	9825883a 	mov	r18,r19
81111500:	05000044 	movi	r20,1
81111504:	1027883a 	mov	r19,r2
81111508:	00000406 	br	8111151c <__mdiff+0x94>
8111150c:	18005616 	blt	r3,zero,81111668 <__mdiff+0x1e0>
81111510:	34400504 	addi	r17,r6,20
81111514:	2c000504 	addi	r16,r5,20
81111518:	0029883a 	mov	r20,zero
8111151c:	91400117 	ldw	r5,4(r18)
81111520:	1110b600 	call	81110b60 <_Balloc>
81111524:	92400417 	ldw	r9,16(r18)
81111528:	9b000417 	ldw	r12,16(r19)
8111152c:	12c00504 	addi	r11,r2,20
81111530:	4a51883a 	add	r8,r9,r9
81111534:	6319883a 	add	r12,r12,r12
81111538:	4211883a 	add	r8,r8,r8
8111153c:	6319883a 	add	r12,r12,r12
81111540:	15000315 	stw	r20,12(r2)
81111544:	8211883a 	add	r8,r16,r8
81111548:	8b19883a 	add	r12,r17,r12
8111154c:	0007883a 	mov	r3,zero
81111550:	81400017 	ldw	r5,0(r16)
81111554:	89c00017 	ldw	r7,0(r17)
81111558:	59800104 	addi	r6,r11,4
8111155c:	293fffcc 	andi	r4,r5,65535
81111560:	20c7883a 	add	r3,r4,r3
81111564:	393fffcc 	andi	r4,r7,65535
81111568:	1909c83a 	sub	r4,r3,r4
8111156c:	280ad43a 	srli	r5,r5,16
81111570:	380ed43a 	srli	r7,r7,16
81111574:	2007d43a 	srai	r3,r4,16
81111578:	213fffcc 	andi	r4,r4,65535
8111157c:	29cbc83a 	sub	r5,r5,r7
81111580:	28c7883a 	add	r3,r5,r3
81111584:	180a943a 	slli	r5,r3,16
81111588:	8c400104 	addi	r17,r17,4
8111158c:	84000104 	addi	r16,r16,4
81111590:	2908b03a 	or	r4,r5,r4
81111594:	59000015 	stw	r4,0(r11)
81111598:	1807d43a 	srai	r3,r3,16
8111159c:	3015883a 	mov	r10,r6
811115a0:	3017883a 	mov	r11,r6
811115a4:	8b3fea36 	bltu	r17,r12,81111550 <__reset+0xfb0f1550>
811115a8:	8200162e 	bgeu	r16,r8,81111604 <__mdiff+0x17c>
811115ac:	8017883a 	mov	r11,r16
811115b0:	59400017 	ldw	r5,0(r11)
811115b4:	31800104 	addi	r6,r6,4
811115b8:	5ac00104 	addi	r11,r11,4
811115bc:	293fffcc 	andi	r4,r5,65535
811115c0:	20c7883a 	add	r3,r4,r3
811115c4:	280ed43a 	srli	r7,r5,16
811115c8:	180bd43a 	srai	r5,r3,16
811115cc:	193fffcc 	andi	r4,r3,65535
811115d0:	3947883a 	add	r3,r7,r5
811115d4:	180a943a 	slli	r5,r3,16
811115d8:	1807d43a 	srai	r3,r3,16
811115dc:	2908b03a 	or	r4,r5,r4
811115e0:	313fff15 	stw	r4,-4(r6)
811115e4:	5a3ff236 	bltu	r11,r8,811115b0 <__reset+0xfb0f15b0>
811115e8:	0406303a 	nor	r3,zero,r16
811115ec:	1a07883a 	add	r3,r3,r8
811115f0:	1806d0ba 	srli	r3,r3,2
811115f4:	18c00044 	addi	r3,r3,1
811115f8:	18c7883a 	add	r3,r3,r3
811115fc:	18c7883a 	add	r3,r3,r3
81111600:	50d5883a 	add	r10,r10,r3
81111604:	50ffff04 	addi	r3,r10,-4
81111608:	2000041e 	bne	r4,zero,8111161c <__mdiff+0x194>
8111160c:	18ffff04 	addi	r3,r3,-4
81111610:	19000017 	ldw	r4,0(r3)
81111614:	4a7fffc4 	addi	r9,r9,-1
81111618:	203ffc26 	beq	r4,zero,8111160c <__reset+0xfb0f160c>
8111161c:	12400415 	stw	r9,16(r2)
81111620:	dfc00517 	ldw	ra,20(sp)
81111624:	dd000417 	ldw	r20,16(sp)
81111628:	dcc00317 	ldw	r19,12(sp)
8111162c:	dc800217 	ldw	r18,8(sp)
81111630:	dc400117 	ldw	r17,4(sp)
81111634:	dc000017 	ldw	r16,0(sp)
81111638:	dec00604 	addi	sp,sp,24
8111163c:	f800283a 	ret
81111640:	000b883a 	mov	r5,zero
81111644:	1110b600 	call	81110b60 <_Balloc>
81111648:	00c00044 	movi	r3,1
8111164c:	10c00415 	stw	r3,16(r2)
81111650:	10000515 	stw	zero,20(r2)
81111654:	003ff206 	br	81111620 <__reset+0xfb0f1620>
81111658:	8023883a 	mov	r17,r16
8111165c:	0029883a 	mov	r20,zero
81111660:	4021883a 	mov	r16,r8
81111664:	003fad06 	br	8111151c <__reset+0xfb0f151c>
81111668:	9005883a 	mov	r2,r18
8111166c:	94400504 	addi	r17,r18,20
81111670:	9c000504 	addi	r16,r19,20
81111674:	9825883a 	mov	r18,r19
81111678:	05000044 	movi	r20,1
8111167c:	1027883a 	mov	r19,r2
81111680:	003fa606 	br	8111151c <__reset+0xfb0f151c>

81111684 <__ulp>:
81111684:	295ffc2c 	andhi	r5,r5,32752
81111688:	00bf3034 	movhi	r2,64704
8111168c:	2887883a 	add	r3,r5,r2
81111690:	00c0020e 	bge	zero,r3,8111169c <__ulp+0x18>
81111694:	0005883a 	mov	r2,zero
81111698:	f800283a 	ret
8111169c:	00c7c83a 	sub	r3,zero,r3
811116a0:	1807d53a 	srai	r3,r3,20
811116a4:	008004c4 	movi	r2,19
811116a8:	10c00b0e 	bge	r2,r3,811116d8 <__ulp+0x54>
811116ac:	18bffb04 	addi	r2,r3,-20
811116b0:	01000784 	movi	r4,30
811116b4:	0007883a 	mov	r3,zero
811116b8:	20800516 	blt	r4,r2,811116d0 <__ulp+0x4c>
811116bc:	010007c4 	movi	r4,31
811116c0:	2089c83a 	sub	r4,r4,r2
811116c4:	00800044 	movi	r2,1
811116c8:	1104983a 	sll	r2,r2,r4
811116cc:	f800283a 	ret
811116d0:	00800044 	movi	r2,1
811116d4:	f800283a 	ret
811116d8:	01400234 	movhi	r5,8
811116dc:	28c7d83a 	sra	r3,r5,r3
811116e0:	0005883a 	mov	r2,zero
811116e4:	f800283a 	ret

811116e8 <__b2d>:
811116e8:	defffa04 	addi	sp,sp,-24
811116ec:	dc000015 	stw	r16,0(sp)
811116f0:	24000417 	ldw	r16,16(r4)
811116f4:	dc400115 	stw	r17,4(sp)
811116f8:	24400504 	addi	r17,r4,20
811116fc:	8421883a 	add	r16,r16,r16
81111700:	8421883a 	add	r16,r16,r16
81111704:	8c21883a 	add	r16,r17,r16
81111708:	dc800215 	stw	r18,8(sp)
8111170c:	84bfff17 	ldw	r18,-4(r16)
81111710:	dd000415 	stw	r20,16(sp)
81111714:	dcc00315 	stw	r19,12(sp)
81111718:	9009883a 	mov	r4,r18
8111171c:	2829883a 	mov	r20,r5
81111720:	dfc00515 	stw	ra,20(sp)
81111724:	1110e540 	call	81110e54 <__hi0bits>
81111728:	00c00804 	movi	r3,32
8111172c:	1889c83a 	sub	r4,r3,r2
81111730:	a1000015 	stw	r4,0(r20)
81111734:	01000284 	movi	r4,10
81111738:	84ffff04 	addi	r19,r16,-4
8111173c:	20801216 	blt	r4,r2,81111788 <__b2d+0xa0>
81111740:	018002c4 	movi	r6,11
81111744:	308dc83a 	sub	r6,r6,r2
81111748:	9186d83a 	srl	r3,r18,r6
8111174c:	18cffc34 	orhi	r3,r3,16368
81111750:	8cc0212e 	bgeu	r17,r19,811117d8 <__b2d+0xf0>
81111754:	813ffe17 	ldw	r4,-8(r16)
81111758:	218cd83a 	srl	r6,r4,r6
8111175c:	10800544 	addi	r2,r2,21
81111760:	9084983a 	sll	r2,r18,r2
81111764:	1184b03a 	or	r2,r2,r6
81111768:	dfc00517 	ldw	ra,20(sp)
8111176c:	dd000417 	ldw	r20,16(sp)
81111770:	dcc00317 	ldw	r19,12(sp)
81111774:	dc800217 	ldw	r18,8(sp)
81111778:	dc400117 	ldw	r17,4(sp)
8111177c:	dc000017 	ldw	r16,0(sp)
81111780:	dec00604 	addi	sp,sp,24
81111784:	f800283a 	ret
81111788:	8cc00f2e 	bgeu	r17,r19,811117c8 <__b2d+0xe0>
8111178c:	117ffd44 	addi	r5,r2,-11
81111790:	80bffe17 	ldw	r2,-8(r16)
81111794:	28000e26 	beq	r5,zero,811117d0 <__b2d+0xe8>
81111798:	1949c83a 	sub	r4,r3,r5
8111179c:	9164983a 	sll	r18,r18,r5
811117a0:	1106d83a 	srl	r3,r2,r4
811117a4:	81bffe04 	addi	r6,r16,-8
811117a8:	948ffc34 	orhi	r18,r18,16368
811117ac:	90c6b03a 	or	r3,r18,r3
811117b0:	89800e2e 	bgeu	r17,r6,811117ec <__b2d+0x104>
811117b4:	81bffd17 	ldw	r6,-12(r16)
811117b8:	1144983a 	sll	r2,r2,r5
811117bc:	310ad83a 	srl	r5,r6,r4
811117c0:	2884b03a 	or	r2,r5,r2
811117c4:	003fe806 	br	81111768 <__reset+0xfb0f1768>
811117c8:	10bffd44 	addi	r2,r2,-11
811117cc:	1000041e 	bne	r2,zero,811117e0 <__b2d+0xf8>
811117d0:	90cffc34 	orhi	r3,r18,16368
811117d4:	003fe406 	br	81111768 <__reset+0xfb0f1768>
811117d8:	000d883a 	mov	r6,zero
811117dc:	003fdf06 	br	8111175c <__reset+0xfb0f175c>
811117e0:	90a4983a 	sll	r18,r18,r2
811117e4:	0005883a 	mov	r2,zero
811117e8:	003ff906 	br	811117d0 <__reset+0xfb0f17d0>
811117ec:	1144983a 	sll	r2,r2,r5
811117f0:	003fdd06 	br	81111768 <__reset+0xfb0f1768>

811117f4 <__d2b>:
811117f4:	defff804 	addi	sp,sp,-32
811117f8:	dc000215 	stw	r16,8(sp)
811117fc:	3021883a 	mov	r16,r6
81111800:	dc400315 	stw	r17,12(sp)
81111804:	8022907a 	slli	r17,r16,1
81111808:	dd000615 	stw	r20,24(sp)
8111180c:	2829883a 	mov	r20,r5
81111810:	01400044 	movi	r5,1
81111814:	dcc00515 	stw	r19,20(sp)
81111818:	dc800415 	stw	r18,16(sp)
8111181c:	dfc00715 	stw	ra,28(sp)
81111820:	3825883a 	mov	r18,r7
81111824:	8822d57a 	srli	r17,r17,21
81111828:	1110b600 	call	81110b60 <_Balloc>
8111182c:	1027883a 	mov	r19,r2
81111830:	00800434 	movhi	r2,16
81111834:	10bfffc4 	addi	r2,r2,-1
81111838:	808c703a 	and	r6,r16,r2
8111183c:	88000126 	beq	r17,zero,81111844 <__d2b+0x50>
81111840:	31800434 	orhi	r6,r6,16
81111844:	d9800015 	stw	r6,0(sp)
81111848:	a0002426 	beq	r20,zero,811118dc <__d2b+0xe8>
8111184c:	d9000104 	addi	r4,sp,4
81111850:	dd000115 	stw	r20,4(sp)
81111854:	1110ebc0 	call	81110ebc <__lo0bits>
81111858:	d8c00017 	ldw	r3,0(sp)
8111185c:	10002f1e 	bne	r2,zero,8111191c <__d2b+0x128>
81111860:	d9000117 	ldw	r4,4(sp)
81111864:	99000515 	stw	r4,20(r19)
81111868:	1821003a 	cmpeq	r16,r3,zero
8111186c:	01000084 	movi	r4,2
81111870:	2421c83a 	sub	r16,r4,r16
81111874:	98c00615 	stw	r3,24(r19)
81111878:	9c000415 	stw	r16,16(r19)
8111187c:	88001f1e 	bne	r17,zero,811118fc <__d2b+0x108>
81111880:	10bef384 	addi	r2,r2,-1074
81111884:	90800015 	stw	r2,0(r18)
81111888:	00900034 	movhi	r2,16384
8111188c:	10bfffc4 	addi	r2,r2,-1
81111890:	8085883a 	add	r2,r16,r2
81111894:	1085883a 	add	r2,r2,r2
81111898:	1085883a 	add	r2,r2,r2
8111189c:	9885883a 	add	r2,r19,r2
811118a0:	11000517 	ldw	r4,20(r2)
811118a4:	8020917a 	slli	r16,r16,5
811118a8:	1110e540 	call	81110e54 <__hi0bits>
811118ac:	d8c00817 	ldw	r3,32(sp)
811118b0:	8085c83a 	sub	r2,r16,r2
811118b4:	18800015 	stw	r2,0(r3)
811118b8:	9805883a 	mov	r2,r19
811118bc:	dfc00717 	ldw	ra,28(sp)
811118c0:	dd000617 	ldw	r20,24(sp)
811118c4:	dcc00517 	ldw	r19,20(sp)
811118c8:	dc800417 	ldw	r18,16(sp)
811118cc:	dc400317 	ldw	r17,12(sp)
811118d0:	dc000217 	ldw	r16,8(sp)
811118d4:	dec00804 	addi	sp,sp,32
811118d8:	f800283a 	ret
811118dc:	d809883a 	mov	r4,sp
811118e0:	1110ebc0 	call	81110ebc <__lo0bits>
811118e4:	d8c00017 	ldw	r3,0(sp)
811118e8:	04000044 	movi	r16,1
811118ec:	9c000415 	stw	r16,16(r19)
811118f0:	98c00515 	stw	r3,20(r19)
811118f4:	10800804 	addi	r2,r2,32
811118f8:	883fe126 	beq	r17,zero,81111880 <__reset+0xfb0f1880>
811118fc:	00c00d44 	movi	r3,53
81111900:	8c7ef344 	addi	r17,r17,-1075
81111904:	88a3883a 	add	r17,r17,r2
81111908:	1885c83a 	sub	r2,r3,r2
8111190c:	d8c00817 	ldw	r3,32(sp)
81111910:	94400015 	stw	r17,0(r18)
81111914:	18800015 	stw	r2,0(r3)
81111918:	003fe706 	br	811118b8 <__reset+0xfb0f18b8>
8111191c:	01000804 	movi	r4,32
81111920:	2089c83a 	sub	r4,r4,r2
81111924:	1908983a 	sll	r4,r3,r4
81111928:	d9400117 	ldw	r5,4(sp)
8111192c:	1886d83a 	srl	r3,r3,r2
81111930:	2148b03a 	or	r4,r4,r5
81111934:	99000515 	stw	r4,20(r19)
81111938:	d8c00015 	stw	r3,0(sp)
8111193c:	003fca06 	br	81111868 <__reset+0xfb0f1868>

81111940 <__ratio>:
81111940:	defff904 	addi	sp,sp,-28
81111944:	dc400315 	stw	r17,12(sp)
81111948:	2823883a 	mov	r17,r5
8111194c:	d9400104 	addi	r5,sp,4
81111950:	dfc00615 	stw	ra,24(sp)
81111954:	dcc00515 	stw	r19,20(sp)
81111958:	dc800415 	stw	r18,16(sp)
8111195c:	2027883a 	mov	r19,r4
81111960:	dc000215 	stw	r16,8(sp)
81111964:	11116e80 	call	811116e8 <__b2d>
81111968:	d80b883a 	mov	r5,sp
8111196c:	8809883a 	mov	r4,r17
81111970:	1025883a 	mov	r18,r2
81111974:	1821883a 	mov	r16,r3
81111978:	11116e80 	call	811116e8 <__b2d>
8111197c:	8a000417 	ldw	r8,16(r17)
81111980:	99000417 	ldw	r4,16(r19)
81111984:	d9400117 	ldw	r5,4(sp)
81111988:	2209c83a 	sub	r4,r4,r8
8111198c:	2010917a 	slli	r8,r4,5
81111990:	d9000017 	ldw	r4,0(sp)
81111994:	2909c83a 	sub	r4,r5,r4
81111998:	4109883a 	add	r4,r8,r4
8111199c:	01000e0e 	bge	zero,r4,811119d8 <__ratio+0x98>
811119a0:	2008953a 	slli	r4,r4,20
811119a4:	2421883a 	add	r16,r4,r16
811119a8:	100d883a 	mov	r6,r2
811119ac:	180f883a 	mov	r7,r3
811119b0:	9009883a 	mov	r4,r18
811119b4:	800b883a 	mov	r5,r16
811119b8:	1115b840 	call	81115b84 <__divdf3>
811119bc:	dfc00617 	ldw	ra,24(sp)
811119c0:	dcc00517 	ldw	r19,20(sp)
811119c4:	dc800417 	ldw	r18,16(sp)
811119c8:	dc400317 	ldw	r17,12(sp)
811119cc:	dc000217 	ldw	r16,8(sp)
811119d0:	dec00704 	addi	sp,sp,28
811119d4:	f800283a 	ret
811119d8:	2008953a 	slli	r4,r4,20
811119dc:	1907c83a 	sub	r3,r3,r4
811119e0:	003ff106 	br	811119a8 <__reset+0xfb0f19a8>

811119e4 <_mprec_log10>:
811119e4:	defffe04 	addi	sp,sp,-8
811119e8:	dc000015 	stw	r16,0(sp)
811119ec:	dfc00115 	stw	ra,4(sp)
811119f0:	008005c4 	movi	r2,23
811119f4:	2021883a 	mov	r16,r4
811119f8:	11000d0e 	bge	r2,r4,81111a30 <_mprec_log10+0x4c>
811119fc:	0005883a 	mov	r2,zero
81111a00:	00cffc34 	movhi	r3,16368
81111a04:	843fffc4 	addi	r16,r16,-1
81111a08:	000d883a 	mov	r6,zero
81111a0c:	01d00934 	movhi	r7,16420
81111a10:	1009883a 	mov	r4,r2
81111a14:	180b883a 	mov	r5,r3
81111a18:	110a0f40 	call	8110a0f4 <__muldf3>
81111a1c:	803ff91e 	bne	r16,zero,81111a04 <__reset+0xfb0f1a04>
81111a20:	dfc00117 	ldw	ra,4(sp)
81111a24:	dc000017 	ldw	r16,0(sp)
81111a28:	dec00204 	addi	sp,sp,8
81111a2c:	f800283a 	ret
81111a30:	202090fa 	slli	r16,r4,3
81111a34:	00a044b4 	movhi	r2,33042
81111a38:	10b64804 	addi	r2,r2,-9952
81111a3c:	1421883a 	add	r16,r2,r16
81111a40:	80800017 	ldw	r2,0(r16)
81111a44:	80c00117 	ldw	r3,4(r16)
81111a48:	dfc00117 	ldw	ra,4(sp)
81111a4c:	dc000017 	ldw	r16,0(sp)
81111a50:	dec00204 	addi	sp,sp,8
81111a54:	f800283a 	ret

81111a58 <__copybits>:
81111a58:	297fffc4 	addi	r5,r5,-1
81111a5c:	280fd17a 	srai	r7,r5,5
81111a60:	30c00417 	ldw	r3,16(r6)
81111a64:	30800504 	addi	r2,r6,20
81111a68:	39c00044 	addi	r7,r7,1
81111a6c:	18c7883a 	add	r3,r3,r3
81111a70:	39cf883a 	add	r7,r7,r7
81111a74:	18c7883a 	add	r3,r3,r3
81111a78:	39cf883a 	add	r7,r7,r7
81111a7c:	10c7883a 	add	r3,r2,r3
81111a80:	21cf883a 	add	r7,r4,r7
81111a84:	10c00d2e 	bgeu	r2,r3,81111abc <__copybits+0x64>
81111a88:	200b883a 	mov	r5,r4
81111a8c:	12000017 	ldw	r8,0(r2)
81111a90:	29400104 	addi	r5,r5,4
81111a94:	10800104 	addi	r2,r2,4
81111a98:	2a3fff15 	stw	r8,-4(r5)
81111a9c:	10fffb36 	bltu	r2,r3,81111a8c <__reset+0xfb0f1a8c>
81111aa0:	1985c83a 	sub	r2,r3,r6
81111aa4:	10bffac4 	addi	r2,r2,-21
81111aa8:	1004d0ba 	srli	r2,r2,2
81111aac:	10800044 	addi	r2,r2,1
81111ab0:	1085883a 	add	r2,r2,r2
81111ab4:	1085883a 	add	r2,r2,r2
81111ab8:	2089883a 	add	r4,r4,r2
81111abc:	21c0032e 	bgeu	r4,r7,81111acc <__copybits+0x74>
81111ac0:	20000015 	stw	zero,0(r4)
81111ac4:	21000104 	addi	r4,r4,4
81111ac8:	21fffd36 	bltu	r4,r7,81111ac0 <__reset+0xfb0f1ac0>
81111acc:	f800283a 	ret

81111ad0 <__any_on>:
81111ad0:	20c00417 	ldw	r3,16(r4)
81111ad4:	2805d17a 	srai	r2,r5,5
81111ad8:	21000504 	addi	r4,r4,20
81111adc:	18800d0e 	bge	r3,r2,81111b14 <__any_on+0x44>
81111ae0:	18c7883a 	add	r3,r3,r3
81111ae4:	18c7883a 	add	r3,r3,r3
81111ae8:	20c7883a 	add	r3,r4,r3
81111aec:	20c0192e 	bgeu	r4,r3,81111b54 <__any_on+0x84>
81111af0:	18bfff17 	ldw	r2,-4(r3)
81111af4:	18ffff04 	addi	r3,r3,-4
81111af8:	1000041e 	bne	r2,zero,81111b0c <__any_on+0x3c>
81111afc:	20c0142e 	bgeu	r4,r3,81111b50 <__any_on+0x80>
81111b00:	18ffff04 	addi	r3,r3,-4
81111b04:	19400017 	ldw	r5,0(r3)
81111b08:	283ffc26 	beq	r5,zero,81111afc <__reset+0xfb0f1afc>
81111b0c:	00800044 	movi	r2,1
81111b10:	f800283a 	ret
81111b14:	10c00a0e 	bge	r2,r3,81111b40 <__any_on+0x70>
81111b18:	1085883a 	add	r2,r2,r2
81111b1c:	1085883a 	add	r2,r2,r2
81111b20:	294007cc 	andi	r5,r5,31
81111b24:	2087883a 	add	r3,r4,r2
81111b28:	283ff026 	beq	r5,zero,81111aec <__reset+0xfb0f1aec>
81111b2c:	19800017 	ldw	r6,0(r3)
81111b30:	3144d83a 	srl	r2,r6,r5
81111b34:	114a983a 	sll	r5,r2,r5
81111b38:	317ff41e 	bne	r6,r5,81111b0c <__reset+0xfb0f1b0c>
81111b3c:	003feb06 	br	81111aec <__reset+0xfb0f1aec>
81111b40:	1085883a 	add	r2,r2,r2
81111b44:	1085883a 	add	r2,r2,r2
81111b48:	2087883a 	add	r3,r4,r2
81111b4c:	003fe706 	br	81111aec <__reset+0xfb0f1aec>
81111b50:	f800283a 	ret
81111b54:	0005883a 	mov	r2,zero
81111b58:	f800283a 	ret

81111b5c <_putc_r>:
81111b5c:	defffc04 	addi	sp,sp,-16
81111b60:	dc000215 	stw	r16,8(sp)
81111b64:	dfc00315 	stw	ra,12(sp)
81111b68:	2021883a 	mov	r16,r4
81111b6c:	20000226 	beq	r4,zero,81111b78 <_putc_r+0x1c>
81111b70:	20800e17 	ldw	r2,56(r4)
81111b74:	10001b26 	beq	r2,zero,81111be4 <_putc_r+0x88>
81111b78:	30800217 	ldw	r2,8(r6)
81111b7c:	10bfffc4 	addi	r2,r2,-1
81111b80:	30800215 	stw	r2,8(r6)
81111b84:	10000a16 	blt	r2,zero,81111bb0 <_putc_r+0x54>
81111b88:	30800017 	ldw	r2,0(r6)
81111b8c:	11400005 	stb	r5,0(r2)
81111b90:	30800017 	ldw	r2,0(r6)
81111b94:	10c00044 	addi	r3,r2,1
81111b98:	30c00015 	stw	r3,0(r6)
81111b9c:	10800003 	ldbu	r2,0(r2)
81111ba0:	dfc00317 	ldw	ra,12(sp)
81111ba4:	dc000217 	ldw	r16,8(sp)
81111ba8:	dec00404 	addi	sp,sp,16
81111bac:	f800283a 	ret
81111bb0:	30c00617 	ldw	r3,24(r6)
81111bb4:	10c00616 	blt	r2,r3,81111bd0 <_putc_r+0x74>
81111bb8:	30800017 	ldw	r2,0(r6)
81111bbc:	00c00284 	movi	r3,10
81111bc0:	11400005 	stb	r5,0(r2)
81111bc4:	30800017 	ldw	r2,0(r6)
81111bc8:	11400003 	ldbu	r5,0(r2)
81111bcc:	28fff11e 	bne	r5,r3,81111b94 <__reset+0xfb0f1b94>
81111bd0:	8009883a 	mov	r4,r16
81111bd4:	dfc00317 	ldw	ra,12(sp)
81111bd8:	dc000217 	ldw	r16,8(sp)
81111bdc:	dec00404 	addi	sp,sp,16
81111be0:	1113d401 	jmpi	81113d40 <__swbuf_r>
81111be4:	d9400015 	stw	r5,0(sp)
81111be8:	d9800115 	stw	r6,4(sp)
81111bec:	110f28c0 	call	8110f28c <__sinit>
81111bf0:	d9800117 	ldw	r6,4(sp)
81111bf4:	d9400017 	ldw	r5,0(sp)
81111bf8:	003fdf06 	br	81111b78 <__reset+0xfb0f1b78>

81111bfc <putc>:
81111bfc:	00a044b4 	movhi	r2,33042
81111c00:	defffc04 	addi	sp,sp,-16
81111c04:	10be4904 	addi	r2,r2,-1756
81111c08:	dc000115 	stw	r16,4(sp)
81111c0c:	14000017 	ldw	r16,0(r2)
81111c10:	dc400215 	stw	r17,8(sp)
81111c14:	dfc00315 	stw	ra,12(sp)
81111c18:	2023883a 	mov	r17,r4
81111c1c:	80000226 	beq	r16,zero,81111c28 <putc+0x2c>
81111c20:	80800e17 	ldw	r2,56(r16)
81111c24:	10001a26 	beq	r2,zero,81111c90 <putc+0x94>
81111c28:	28800217 	ldw	r2,8(r5)
81111c2c:	10bfffc4 	addi	r2,r2,-1
81111c30:	28800215 	stw	r2,8(r5)
81111c34:	10000b16 	blt	r2,zero,81111c64 <putc+0x68>
81111c38:	28800017 	ldw	r2,0(r5)
81111c3c:	14400005 	stb	r17,0(r2)
81111c40:	28800017 	ldw	r2,0(r5)
81111c44:	10c00044 	addi	r3,r2,1
81111c48:	28c00015 	stw	r3,0(r5)
81111c4c:	10800003 	ldbu	r2,0(r2)
81111c50:	dfc00317 	ldw	ra,12(sp)
81111c54:	dc400217 	ldw	r17,8(sp)
81111c58:	dc000117 	ldw	r16,4(sp)
81111c5c:	dec00404 	addi	sp,sp,16
81111c60:	f800283a 	ret
81111c64:	28c00617 	ldw	r3,24(r5)
81111c68:	10c00e16 	blt	r2,r3,81111ca4 <putc+0xa8>
81111c6c:	28800017 	ldw	r2,0(r5)
81111c70:	01000284 	movi	r4,10
81111c74:	14400005 	stb	r17,0(r2)
81111c78:	28800017 	ldw	r2,0(r5)
81111c7c:	10c00003 	ldbu	r3,0(r2)
81111c80:	193ff01e 	bne	r3,r4,81111c44 <__reset+0xfb0f1c44>
81111c84:	280d883a 	mov	r6,r5
81111c88:	180b883a 	mov	r5,r3
81111c8c:	00000706 	br	81111cac <putc+0xb0>
81111c90:	8009883a 	mov	r4,r16
81111c94:	d9400015 	stw	r5,0(sp)
81111c98:	110f28c0 	call	8110f28c <__sinit>
81111c9c:	d9400017 	ldw	r5,0(sp)
81111ca0:	003fe106 	br	81111c28 <__reset+0xfb0f1c28>
81111ca4:	280d883a 	mov	r6,r5
81111ca8:	880b883a 	mov	r5,r17
81111cac:	8009883a 	mov	r4,r16
81111cb0:	dfc00317 	ldw	ra,12(sp)
81111cb4:	dc400217 	ldw	r17,8(sp)
81111cb8:	dc000117 	ldw	r16,4(sp)
81111cbc:	dec00404 	addi	sp,sp,16
81111cc0:	1113d401 	jmpi	81113d40 <__swbuf_r>

81111cc4 <_realloc_r>:
81111cc4:	defff604 	addi	sp,sp,-40
81111cc8:	dc800215 	stw	r18,8(sp)
81111ccc:	dfc00915 	stw	ra,36(sp)
81111cd0:	df000815 	stw	fp,32(sp)
81111cd4:	ddc00715 	stw	r23,28(sp)
81111cd8:	dd800615 	stw	r22,24(sp)
81111cdc:	dd400515 	stw	r21,20(sp)
81111ce0:	dd000415 	stw	r20,16(sp)
81111ce4:	dcc00315 	stw	r19,12(sp)
81111ce8:	dc400115 	stw	r17,4(sp)
81111cec:	dc000015 	stw	r16,0(sp)
81111cf0:	3025883a 	mov	r18,r6
81111cf4:	2800b726 	beq	r5,zero,81111fd4 <_realloc_r+0x310>
81111cf8:	282b883a 	mov	r21,r5
81111cfc:	2029883a 	mov	r20,r4
81111d00:	111791c0 	call	8111791c <__malloc_lock>
81111d04:	a8bfff17 	ldw	r2,-4(r21)
81111d08:	043fff04 	movi	r16,-4
81111d0c:	90c002c4 	addi	r3,r18,11
81111d10:	01000584 	movi	r4,22
81111d14:	acfffe04 	addi	r19,r21,-8
81111d18:	1420703a 	and	r16,r2,r16
81111d1c:	20c0332e 	bgeu	r4,r3,81111dec <_realloc_r+0x128>
81111d20:	047ffe04 	movi	r17,-8
81111d24:	1c62703a 	and	r17,r3,r17
81111d28:	8807883a 	mov	r3,r17
81111d2c:	88005816 	blt	r17,zero,81111e90 <_realloc_r+0x1cc>
81111d30:	8c805736 	bltu	r17,r18,81111e90 <_realloc_r+0x1cc>
81111d34:	80c0300e 	bge	r16,r3,81111df8 <_realloc_r+0x134>
81111d38:	072044b4 	movhi	fp,33042
81111d3c:	e7385004 	addi	fp,fp,-7872
81111d40:	e1c00217 	ldw	r7,8(fp)
81111d44:	9c09883a 	add	r4,r19,r16
81111d48:	22000117 	ldw	r8,4(r4)
81111d4c:	21c06326 	beq	r4,r7,81111edc <_realloc_r+0x218>
81111d50:	017fff84 	movi	r5,-2
81111d54:	414a703a 	and	r5,r8,r5
81111d58:	214b883a 	add	r5,r4,r5
81111d5c:	29800117 	ldw	r6,4(r5)
81111d60:	3180004c 	andi	r6,r6,1
81111d64:	30003f26 	beq	r6,zero,81111e64 <_realloc_r+0x1a0>
81111d68:	1080004c 	andi	r2,r2,1
81111d6c:	10008326 	beq	r2,zero,81111f7c <_realloc_r+0x2b8>
81111d70:	900b883a 	mov	r5,r18
81111d74:	a009883a 	mov	r4,r20
81111d78:	110ffec0 	call	8110ffec <_malloc_r>
81111d7c:	1025883a 	mov	r18,r2
81111d80:	10011e26 	beq	r2,zero,811121fc <_realloc_r+0x538>
81111d84:	a93fff17 	ldw	r4,-4(r21)
81111d88:	10fffe04 	addi	r3,r2,-8
81111d8c:	00bfff84 	movi	r2,-2
81111d90:	2084703a 	and	r2,r4,r2
81111d94:	9885883a 	add	r2,r19,r2
81111d98:	1880ee26 	beq	r3,r2,81112154 <_realloc_r+0x490>
81111d9c:	81bfff04 	addi	r6,r16,-4
81111da0:	00800904 	movi	r2,36
81111da4:	1180b836 	bltu	r2,r6,81112088 <_realloc_r+0x3c4>
81111da8:	00c004c4 	movi	r3,19
81111dac:	19809636 	bltu	r3,r6,81112008 <_realloc_r+0x344>
81111db0:	9005883a 	mov	r2,r18
81111db4:	a807883a 	mov	r3,r21
81111db8:	19000017 	ldw	r4,0(r3)
81111dbc:	11000015 	stw	r4,0(r2)
81111dc0:	19000117 	ldw	r4,4(r3)
81111dc4:	11000115 	stw	r4,4(r2)
81111dc8:	18c00217 	ldw	r3,8(r3)
81111dcc:	10c00215 	stw	r3,8(r2)
81111dd0:	a80b883a 	mov	r5,r21
81111dd4:	a009883a 	mov	r4,r20
81111dd8:	110f4000 	call	8110f400 <_free_r>
81111ddc:	a009883a 	mov	r4,r20
81111de0:	11179400 	call	81117940 <__malloc_unlock>
81111de4:	9005883a 	mov	r2,r18
81111de8:	00001206 	br	81111e34 <_realloc_r+0x170>
81111dec:	00c00404 	movi	r3,16
81111df0:	1823883a 	mov	r17,r3
81111df4:	003fce06 	br	81111d30 <__reset+0xfb0f1d30>
81111df8:	a825883a 	mov	r18,r21
81111dfc:	8445c83a 	sub	r2,r16,r17
81111e00:	00c003c4 	movi	r3,15
81111e04:	18802636 	bltu	r3,r2,81111ea0 <_realloc_r+0x1dc>
81111e08:	99800117 	ldw	r6,4(r19)
81111e0c:	9c07883a 	add	r3,r19,r16
81111e10:	3180004c 	andi	r6,r6,1
81111e14:	3420b03a 	or	r16,r6,r16
81111e18:	9c000115 	stw	r16,4(r19)
81111e1c:	18800117 	ldw	r2,4(r3)
81111e20:	10800054 	ori	r2,r2,1
81111e24:	18800115 	stw	r2,4(r3)
81111e28:	a009883a 	mov	r4,r20
81111e2c:	11179400 	call	81117940 <__malloc_unlock>
81111e30:	9005883a 	mov	r2,r18
81111e34:	dfc00917 	ldw	ra,36(sp)
81111e38:	df000817 	ldw	fp,32(sp)
81111e3c:	ddc00717 	ldw	r23,28(sp)
81111e40:	dd800617 	ldw	r22,24(sp)
81111e44:	dd400517 	ldw	r21,20(sp)
81111e48:	dd000417 	ldw	r20,16(sp)
81111e4c:	dcc00317 	ldw	r19,12(sp)
81111e50:	dc800217 	ldw	r18,8(sp)
81111e54:	dc400117 	ldw	r17,4(sp)
81111e58:	dc000017 	ldw	r16,0(sp)
81111e5c:	dec00a04 	addi	sp,sp,40
81111e60:	f800283a 	ret
81111e64:	017fff04 	movi	r5,-4
81111e68:	414a703a 	and	r5,r8,r5
81111e6c:	814d883a 	add	r6,r16,r5
81111e70:	30c01f16 	blt	r6,r3,81111ef0 <_realloc_r+0x22c>
81111e74:	20800317 	ldw	r2,12(r4)
81111e78:	20c00217 	ldw	r3,8(r4)
81111e7c:	a825883a 	mov	r18,r21
81111e80:	3021883a 	mov	r16,r6
81111e84:	18800315 	stw	r2,12(r3)
81111e88:	10c00215 	stw	r3,8(r2)
81111e8c:	003fdb06 	br	81111dfc <__reset+0xfb0f1dfc>
81111e90:	00800304 	movi	r2,12
81111e94:	a0800015 	stw	r2,0(r20)
81111e98:	0005883a 	mov	r2,zero
81111e9c:	003fe506 	br	81111e34 <__reset+0xfb0f1e34>
81111ea0:	98c00117 	ldw	r3,4(r19)
81111ea4:	9c4b883a 	add	r5,r19,r17
81111ea8:	11000054 	ori	r4,r2,1
81111eac:	18c0004c 	andi	r3,r3,1
81111eb0:	1c62b03a 	or	r17,r3,r17
81111eb4:	9c400115 	stw	r17,4(r19)
81111eb8:	29000115 	stw	r4,4(r5)
81111ebc:	2885883a 	add	r2,r5,r2
81111ec0:	10c00117 	ldw	r3,4(r2)
81111ec4:	29400204 	addi	r5,r5,8
81111ec8:	a009883a 	mov	r4,r20
81111ecc:	18c00054 	ori	r3,r3,1
81111ed0:	10c00115 	stw	r3,4(r2)
81111ed4:	110f4000 	call	8110f400 <_free_r>
81111ed8:	003fd306 	br	81111e28 <__reset+0xfb0f1e28>
81111edc:	017fff04 	movi	r5,-4
81111ee0:	414a703a 	and	r5,r8,r5
81111ee4:	89800404 	addi	r6,r17,16
81111ee8:	8151883a 	add	r8,r16,r5
81111eec:	4180590e 	bge	r8,r6,81112054 <_realloc_r+0x390>
81111ef0:	1080004c 	andi	r2,r2,1
81111ef4:	103f9e1e 	bne	r2,zero,81111d70 <__reset+0xfb0f1d70>
81111ef8:	adbffe17 	ldw	r22,-8(r21)
81111efc:	00bfff04 	movi	r2,-4
81111f00:	9dadc83a 	sub	r22,r19,r22
81111f04:	b1800117 	ldw	r6,4(r22)
81111f08:	3084703a 	and	r2,r6,r2
81111f0c:	20002026 	beq	r4,zero,81111f90 <_realloc_r+0x2cc>
81111f10:	80af883a 	add	r23,r16,r2
81111f14:	b96f883a 	add	r23,r23,r5
81111f18:	21c05f26 	beq	r4,r7,81112098 <_realloc_r+0x3d4>
81111f1c:	b8c01c16 	blt	r23,r3,81111f90 <_realloc_r+0x2cc>
81111f20:	20800317 	ldw	r2,12(r4)
81111f24:	20c00217 	ldw	r3,8(r4)
81111f28:	81bfff04 	addi	r6,r16,-4
81111f2c:	01000904 	movi	r4,36
81111f30:	18800315 	stw	r2,12(r3)
81111f34:	10c00215 	stw	r3,8(r2)
81111f38:	b0c00217 	ldw	r3,8(r22)
81111f3c:	b0800317 	ldw	r2,12(r22)
81111f40:	b4800204 	addi	r18,r22,8
81111f44:	18800315 	stw	r2,12(r3)
81111f48:	10c00215 	stw	r3,8(r2)
81111f4c:	21801b36 	bltu	r4,r6,81111fbc <_realloc_r+0x2f8>
81111f50:	008004c4 	movi	r2,19
81111f54:	1180352e 	bgeu	r2,r6,8111202c <_realloc_r+0x368>
81111f58:	a8800017 	ldw	r2,0(r21)
81111f5c:	b0800215 	stw	r2,8(r22)
81111f60:	a8800117 	ldw	r2,4(r21)
81111f64:	b0800315 	stw	r2,12(r22)
81111f68:	008006c4 	movi	r2,27
81111f6c:	11807f36 	bltu	r2,r6,8111216c <_realloc_r+0x4a8>
81111f70:	b0800404 	addi	r2,r22,16
81111f74:	ad400204 	addi	r21,r21,8
81111f78:	00002d06 	br	81112030 <_realloc_r+0x36c>
81111f7c:	adbffe17 	ldw	r22,-8(r21)
81111f80:	00bfff04 	movi	r2,-4
81111f84:	9dadc83a 	sub	r22,r19,r22
81111f88:	b1000117 	ldw	r4,4(r22)
81111f8c:	2084703a 	and	r2,r4,r2
81111f90:	b03f7726 	beq	r22,zero,81111d70 <__reset+0xfb0f1d70>
81111f94:	80af883a 	add	r23,r16,r2
81111f98:	b8ff7516 	blt	r23,r3,81111d70 <__reset+0xfb0f1d70>
81111f9c:	b0800317 	ldw	r2,12(r22)
81111fa0:	b0c00217 	ldw	r3,8(r22)
81111fa4:	81bfff04 	addi	r6,r16,-4
81111fa8:	01000904 	movi	r4,36
81111fac:	18800315 	stw	r2,12(r3)
81111fb0:	10c00215 	stw	r3,8(r2)
81111fb4:	b4800204 	addi	r18,r22,8
81111fb8:	21bfe52e 	bgeu	r4,r6,81111f50 <__reset+0xfb0f1f50>
81111fbc:	a80b883a 	mov	r5,r21
81111fc0:	9009883a 	mov	r4,r18
81111fc4:	11108dc0 	call	811108dc <memmove>
81111fc8:	b821883a 	mov	r16,r23
81111fcc:	b027883a 	mov	r19,r22
81111fd0:	003f8a06 	br	81111dfc <__reset+0xfb0f1dfc>
81111fd4:	300b883a 	mov	r5,r6
81111fd8:	dfc00917 	ldw	ra,36(sp)
81111fdc:	df000817 	ldw	fp,32(sp)
81111fe0:	ddc00717 	ldw	r23,28(sp)
81111fe4:	dd800617 	ldw	r22,24(sp)
81111fe8:	dd400517 	ldw	r21,20(sp)
81111fec:	dd000417 	ldw	r20,16(sp)
81111ff0:	dcc00317 	ldw	r19,12(sp)
81111ff4:	dc800217 	ldw	r18,8(sp)
81111ff8:	dc400117 	ldw	r17,4(sp)
81111ffc:	dc000017 	ldw	r16,0(sp)
81112000:	dec00a04 	addi	sp,sp,40
81112004:	110ffec1 	jmpi	8110ffec <_malloc_r>
81112008:	a8c00017 	ldw	r3,0(r21)
8111200c:	90c00015 	stw	r3,0(r18)
81112010:	a8c00117 	ldw	r3,4(r21)
81112014:	90c00115 	stw	r3,4(r18)
81112018:	00c006c4 	movi	r3,27
8111201c:	19804536 	bltu	r3,r6,81112134 <_realloc_r+0x470>
81112020:	90800204 	addi	r2,r18,8
81112024:	a8c00204 	addi	r3,r21,8
81112028:	003f6306 	br	81111db8 <__reset+0xfb0f1db8>
8111202c:	9005883a 	mov	r2,r18
81112030:	a8c00017 	ldw	r3,0(r21)
81112034:	b821883a 	mov	r16,r23
81112038:	b027883a 	mov	r19,r22
8111203c:	10c00015 	stw	r3,0(r2)
81112040:	a8c00117 	ldw	r3,4(r21)
81112044:	10c00115 	stw	r3,4(r2)
81112048:	a8c00217 	ldw	r3,8(r21)
8111204c:	10c00215 	stw	r3,8(r2)
81112050:	003f6a06 	br	81111dfc <__reset+0xfb0f1dfc>
81112054:	9c67883a 	add	r19,r19,r17
81112058:	4445c83a 	sub	r2,r8,r17
8111205c:	e4c00215 	stw	r19,8(fp)
81112060:	10800054 	ori	r2,r2,1
81112064:	98800115 	stw	r2,4(r19)
81112068:	a8bfff17 	ldw	r2,-4(r21)
8111206c:	a009883a 	mov	r4,r20
81112070:	1080004c 	andi	r2,r2,1
81112074:	1462b03a 	or	r17,r2,r17
81112078:	ac7fff15 	stw	r17,-4(r21)
8111207c:	11179400 	call	81117940 <__malloc_unlock>
81112080:	a805883a 	mov	r2,r21
81112084:	003f6b06 	br	81111e34 <__reset+0xfb0f1e34>
81112088:	a80b883a 	mov	r5,r21
8111208c:	9009883a 	mov	r4,r18
81112090:	11108dc0 	call	811108dc <memmove>
81112094:	003f4e06 	br	81111dd0 <__reset+0xfb0f1dd0>
81112098:	89000404 	addi	r4,r17,16
8111209c:	b93fbc16 	blt	r23,r4,81111f90 <__reset+0xfb0f1f90>
811120a0:	b0800317 	ldw	r2,12(r22)
811120a4:	b0c00217 	ldw	r3,8(r22)
811120a8:	81bfff04 	addi	r6,r16,-4
811120ac:	01000904 	movi	r4,36
811120b0:	18800315 	stw	r2,12(r3)
811120b4:	10c00215 	stw	r3,8(r2)
811120b8:	b4800204 	addi	r18,r22,8
811120bc:	21804336 	bltu	r4,r6,811121cc <_realloc_r+0x508>
811120c0:	008004c4 	movi	r2,19
811120c4:	11803f2e 	bgeu	r2,r6,811121c4 <_realloc_r+0x500>
811120c8:	a8800017 	ldw	r2,0(r21)
811120cc:	b0800215 	stw	r2,8(r22)
811120d0:	a8800117 	ldw	r2,4(r21)
811120d4:	b0800315 	stw	r2,12(r22)
811120d8:	008006c4 	movi	r2,27
811120dc:	11803f36 	bltu	r2,r6,811121dc <_realloc_r+0x518>
811120e0:	b0800404 	addi	r2,r22,16
811120e4:	ad400204 	addi	r21,r21,8
811120e8:	a8c00017 	ldw	r3,0(r21)
811120ec:	10c00015 	stw	r3,0(r2)
811120f0:	a8c00117 	ldw	r3,4(r21)
811120f4:	10c00115 	stw	r3,4(r2)
811120f8:	a8c00217 	ldw	r3,8(r21)
811120fc:	10c00215 	stw	r3,8(r2)
81112100:	b447883a 	add	r3,r22,r17
81112104:	bc45c83a 	sub	r2,r23,r17
81112108:	e0c00215 	stw	r3,8(fp)
8111210c:	10800054 	ori	r2,r2,1
81112110:	18800115 	stw	r2,4(r3)
81112114:	b0800117 	ldw	r2,4(r22)
81112118:	a009883a 	mov	r4,r20
8111211c:	1080004c 	andi	r2,r2,1
81112120:	1462b03a 	or	r17,r2,r17
81112124:	b4400115 	stw	r17,4(r22)
81112128:	11179400 	call	81117940 <__malloc_unlock>
8111212c:	9005883a 	mov	r2,r18
81112130:	003f4006 	br	81111e34 <__reset+0xfb0f1e34>
81112134:	a8c00217 	ldw	r3,8(r21)
81112138:	90c00215 	stw	r3,8(r18)
8111213c:	a8c00317 	ldw	r3,12(r21)
81112140:	90c00315 	stw	r3,12(r18)
81112144:	30801126 	beq	r6,r2,8111218c <_realloc_r+0x4c8>
81112148:	90800404 	addi	r2,r18,16
8111214c:	a8c00404 	addi	r3,r21,16
81112150:	003f1906 	br	81111db8 <__reset+0xfb0f1db8>
81112154:	90ffff17 	ldw	r3,-4(r18)
81112158:	00bfff04 	movi	r2,-4
8111215c:	a825883a 	mov	r18,r21
81112160:	1884703a 	and	r2,r3,r2
81112164:	80a1883a 	add	r16,r16,r2
81112168:	003f2406 	br	81111dfc <__reset+0xfb0f1dfc>
8111216c:	a8800217 	ldw	r2,8(r21)
81112170:	b0800415 	stw	r2,16(r22)
81112174:	a8800317 	ldw	r2,12(r21)
81112178:	b0800515 	stw	r2,20(r22)
8111217c:	31000a26 	beq	r6,r4,811121a8 <_realloc_r+0x4e4>
81112180:	b0800604 	addi	r2,r22,24
81112184:	ad400404 	addi	r21,r21,16
81112188:	003fa906 	br	81112030 <__reset+0xfb0f2030>
8111218c:	a9000417 	ldw	r4,16(r21)
81112190:	90800604 	addi	r2,r18,24
81112194:	a8c00604 	addi	r3,r21,24
81112198:	91000415 	stw	r4,16(r18)
8111219c:	a9000517 	ldw	r4,20(r21)
811121a0:	91000515 	stw	r4,20(r18)
811121a4:	003f0406 	br	81111db8 <__reset+0xfb0f1db8>
811121a8:	a8c00417 	ldw	r3,16(r21)
811121ac:	ad400604 	addi	r21,r21,24
811121b0:	b0800804 	addi	r2,r22,32
811121b4:	b0c00615 	stw	r3,24(r22)
811121b8:	a8ffff17 	ldw	r3,-4(r21)
811121bc:	b0c00715 	stw	r3,28(r22)
811121c0:	003f9b06 	br	81112030 <__reset+0xfb0f2030>
811121c4:	9005883a 	mov	r2,r18
811121c8:	003fc706 	br	811120e8 <__reset+0xfb0f20e8>
811121cc:	a80b883a 	mov	r5,r21
811121d0:	9009883a 	mov	r4,r18
811121d4:	11108dc0 	call	811108dc <memmove>
811121d8:	003fc906 	br	81112100 <__reset+0xfb0f2100>
811121dc:	a8800217 	ldw	r2,8(r21)
811121e0:	b0800415 	stw	r2,16(r22)
811121e4:	a8800317 	ldw	r2,12(r21)
811121e8:	b0800515 	stw	r2,20(r22)
811121ec:	31000726 	beq	r6,r4,8111220c <_realloc_r+0x548>
811121f0:	b0800604 	addi	r2,r22,24
811121f4:	ad400404 	addi	r21,r21,16
811121f8:	003fbb06 	br	811120e8 <__reset+0xfb0f20e8>
811121fc:	a009883a 	mov	r4,r20
81112200:	11179400 	call	81117940 <__malloc_unlock>
81112204:	0005883a 	mov	r2,zero
81112208:	003f0a06 	br	81111e34 <__reset+0xfb0f1e34>
8111220c:	a8c00417 	ldw	r3,16(r21)
81112210:	ad400604 	addi	r21,r21,24
81112214:	b0800804 	addi	r2,r22,32
81112218:	b0c00615 	stw	r3,24(r22)
8111221c:	a8ffff17 	ldw	r3,-4(r21)
81112220:	b0c00715 	stw	r3,28(r22)
81112224:	003fb006 	br	811120e8 <__reset+0xfb0f20e8>

81112228 <lflush>:
81112228:	2080030b 	ldhu	r2,12(r4)
8111222c:	00c00244 	movi	r3,9
81112230:	1080024c 	andi	r2,r2,9
81112234:	10c00226 	beq	r2,r3,81112240 <lflush+0x18>
81112238:	0005883a 	mov	r2,zero
8111223c:	f800283a 	ret
81112240:	110ef0c1 	jmpi	8110ef0c <fflush>

81112244 <__srefill_r>:
81112244:	defffc04 	addi	sp,sp,-16
81112248:	dc400115 	stw	r17,4(sp)
8111224c:	dc000015 	stw	r16,0(sp)
81112250:	dfc00315 	stw	ra,12(sp)
81112254:	dc800215 	stw	r18,8(sp)
81112258:	2023883a 	mov	r17,r4
8111225c:	2821883a 	mov	r16,r5
81112260:	20000226 	beq	r4,zero,8111226c <__srefill_r+0x28>
81112264:	20800e17 	ldw	r2,56(r4)
81112268:	10003c26 	beq	r2,zero,8111235c <__srefill_r+0x118>
8111226c:	80c0030b 	ldhu	r3,12(r16)
81112270:	1908000c 	andi	r4,r3,8192
81112274:	1805883a 	mov	r2,r3
81112278:	2000071e 	bne	r4,zero,81112298 <__srefill_r+0x54>
8111227c:	81001917 	ldw	r4,100(r16)
81112280:	18880014 	ori	r2,r3,8192
81112284:	00f7ffc4 	movi	r3,-8193
81112288:	20c8703a 	and	r4,r4,r3
8111228c:	8080030d 	sth	r2,12(r16)
81112290:	1007883a 	mov	r3,r2
81112294:	81001915 	stw	r4,100(r16)
81112298:	80000115 	stw	zero,4(r16)
8111229c:	1100080c 	andi	r4,r2,32
811122a0:	2000571e 	bne	r4,zero,81112400 <__srefill_r+0x1bc>
811122a4:	1100010c 	andi	r4,r2,4
811122a8:	20001f26 	beq	r4,zero,81112328 <__srefill_r+0xe4>
811122ac:	81400c17 	ldw	r5,48(r16)
811122b0:	28000826 	beq	r5,zero,811122d4 <__srefill_r+0x90>
811122b4:	80801004 	addi	r2,r16,64
811122b8:	28800226 	beq	r5,r2,811122c4 <__srefill_r+0x80>
811122bc:	8809883a 	mov	r4,r17
811122c0:	110f4000 	call	8110f400 <_free_r>
811122c4:	80800f17 	ldw	r2,60(r16)
811122c8:	80000c15 	stw	zero,48(r16)
811122cc:	80800115 	stw	r2,4(r16)
811122d0:	1000391e 	bne	r2,zero,811123b8 <__srefill_r+0x174>
811122d4:	80800417 	ldw	r2,16(r16)
811122d8:	10004b26 	beq	r2,zero,81112408 <__srefill_r+0x1c4>
811122dc:	8480030b 	ldhu	r18,12(r16)
811122e0:	908000cc 	andi	r2,r18,3
811122e4:	10001f1e 	bne	r2,zero,81112364 <__srefill_r+0x120>
811122e8:	81800417 	ldw	r6,16(r16)
811122ec:	80800817 	ldw	r2,32(r16)
811122f0:	81c00517 	ldw	r7,20(r16)
811122f4:	81400717 	ldw	r5,28(r16)
811122f8:	81800015 	stw	r6,0(r16)
811122fc:	8809883a 	mov	r4,r17
81112300:	103ee83a 	callr	r2
81112304:	80800115 	stw	r2,4(r16)
81112308:	00800e0e 	bge	zero,r2,81112344 <__srefill_r+0x100>
8111230c:	0005883a 	mov	r2,zero
81112310:	dfc00317 	ldw	ra,12(sp)
81112314:	dc800217 	ldw	r18,8(sp)
81112318:	dc400117 	ldw	r17,4(sp)
8111231c:	dc000017 	ldw	r16,0(sp)
81112320:	dec00404 	addi	sp,sp,16
81112324:	f800283a 	ret
81112328:	1100040c 	andi	r4,r2,16
8111232c:	20003026 	beq	r4,zero,811123f0 <__srefill_r+0x1ac>
81112330:	1080020c 	andi	r2,r2,8
81112334:	1000241e 	bne	r2,zero,811123c8 <__srefill_r+0x184>
81112338:	18c00114 	ori	r3,r3,4
8111233c:	80c0030d 	sth	r3,12(r16)
81112340:	003fe406 	br	811122d4 <__reset+0xfb0f22d4>
81112344:	80c0030b 	ldhu	r3,12(r16)
81112348:	1000161e 	bne	r2,zero,811123a4 <__srefill_r+0x160>
8111234c:	18c00814 	ori	r3,r3,32
81112350:	00bfffc4 	movi	r2,-1
81112354:	80c0030d 	sth	r3,12(r16)
81112358:	003fed06 	br	81112310 <__reset+0xfb0f2310>
8111235c:	110f28c0 	call	8110f28c <__sinit>
81112360:	003fc206 	br	8111226c <__reset+0xfb0f226c>
81112364:	00a044b4 	movhi	r2,33042
81112368:	10be4804 	addi	r2,r2,-1760
8111236c:	11000017 	ldw	r4,0(r2)
81112370:	01604474 	movhi	r5,33041
81112374:	00800044 	movi	r2,1
81112378:	29488a04 	addi	r5,r5,8744
8111237c:	8080030d 	sth	r2,12(r16)
81112380:	110fbcc0 	call	8110fbcc <_fwalk>
81112384:	00800244 	movi	r2,9
81112388:	8480030d 	sth	r18,12(r16)
8111238c:	9480024c 	andi	r18,r18,9
81112390:	90bfd51e 	bne	r18,r2,811122e8 <__reset+0xfb0f22e8>
81112394:	800b883a 	mov	r5,r16
81112398:	8809883a 	mov	r4,r17
8111239c:	110ec940 	call	8110ec94 <__sflush_r>
811123a0:	003fd106 	br	811122e8 <__reset+0xfb0f22e8>
811123a4:	18c01014 	ori	r3,r3,64
811123a8:	80000115 	stw	zero,4(r16)
811123ac:	00bfffc4 	movi	r2,-1
811123b0:	80c0030d 	sth	r3,12(r16)
811123b4:	003fd606 	br	81112310 <__reset+0xfb0f2310>
811123b8:	80c00e17 	ldw	r3,56(r16)
811123bc:	0005883a 	mov	r2,zero
811123c0:	80c00015 	stw	r3,0(r16)
811123c4:	003fd206 	br	81112310 <__reset+0xfb0f2310>
811123c8:	800b883a 	mov	r5,r16
811123cc:	8809883a 	mov	r4,r17
811123d0:	110eeb00 	call	8110eeb0 <_fflush_r>
811123d4:	10000a1e 	bne	r2,zero,81112400 <__srefill_r+0x1bc>
811123d8:	8080030b 	ldhu	r2,12(r16)
811123dc:	00fffdc4 	movi	r3,-9
811123e0:	80000215 	stw	zero,8(r16)
811123e4:	1886703a 	and	r3,r3,r2
811123e8:	80000615 	stw	zero,24(r16)
811123ec:	003fd206 	br	81112338 <__reset+0xfb0f2338>
811123f0:	00800244 	movi	r2,9
811123f4:	88800015 	stw	r2,0(r17)
811123f8:	18c01014 	ori	r3,r3,64
811123fc:	80c0030d 	sth	r3,12(r16)
81112400:	00bfffc4 	movi	r2,-1
81112404:	003fc206 	br	81112310 <__reset+0xfb0f2310>
81112408:	800b883a 	mov	r5,r16
8111240c:	8809883a 	mov	r4,r17
81112410:	110fe300 	call	8110fe30 <__smakebuf_r>
81112414:	003fb106 	br	811122dc <__reset+0xfb0f22dc>

81112418 <__fpclassifyd>:
81112418:	00a00034 	movhi	r2,32768
8111241c:	10bfffc4 	addi	r2,r2,-1
81112420:	2884703a 	and	r2,r5,r2
81112424:	10000726 	beq	r2,zero,81112444 <__fpclassifyd+0x2c>
81112428:	00fffc34 	movhi	r3,65520
8111242c:	019ff834 	movhi	r6,32736
81112430:	28c7883a 	add	r3,r5,r3
81112434:	31bfffc4 	addi	r6,r6,-1
81112438:	30c00536 	bltu	r6,r3,81112450 <__fpclassifyd+0x38>
8111243c:	00800104 	movi	r2,4
81112440:	f800283a 	ret
81112444:	2000021e 	bne	r4,zero,81112450 <__fpclassifyd+0x38>
81112448:	00800084 	movi	r2,2
8111244c:	f800283a 	ret
81112450:	00dffc34 	movhi	r3,32752
81112454:	019ff834 	movhi	r6,32736
81112458:	28cb883a 	add	r5,r5,r3
8111245c:	31bfffc4 	addi	r6,r6,-1
81112460:	317ff62e 	bgeu	r6,r5,8111243c <__reset+0xfb0f243c>
81112464:	01400434 	movhi	r5,16
81112468:	297fffc4 	addi	r5,r5,-1
8111246c:	28800236 	bltu	r5,r2,81112478 <__fpclassifyd+0x60>
81112470:	008000c4 	movi	r2,3
81112474:	f800283a 	ret
81112478:	10c00226 	beq	r2,r3,81112484 <__fpclassifyd+0x6c>
8111247c:	0005883a 	mov	r2,zero
81112480:	f800283a 	ret
81112484:	2005003a 	cmpeq	r2,r4,zero
81112488:	f800283a 	ret

8111248c <_sbrk_r>:
8111248c:	defffd04 	addi	sp,sp,-12
81112490:	dc000015 	stw	r16,0(sp)
81112494:	042044b4 	movhi	r16,33042
81112498:	dc400115 	stw	r17,4(sp)
8111249c:	843e8204 	addi	r16,r16,-1528
811124a0:	2023883a 	mov	r17,r4
811124a4:	2809883a 	mov	r4,r5
811124a8:	dfc00215 	stw	ra,8(sp)
811124ac:	80000015 	stw	zero,0(r16)
811124b0:	1117d680 	call	81117d68 <sbrk>
811124b4:	00ffffc4 	movi	r3,-1
811124b8:	10c00526 	beq	r2,r3,811124d0 <_sbrk_r+0x44>
811124bc:	dfc00217 	ldw	ra,8(sp)
811124c0:	dc400117 	ldw	r17,4(sp)
811124c4:	dc000017 	ldw	r16,0(sp)
811124c8:	dec00304 	addi	sp,sp,12
811124cc:	f800283a 	ret
811124d0:	80c00017 	ldw	r3,0(r16)
811124d4:	183ff926 	beq	r3,zero,811124bc <__reset+0xfb0f24bc>
811124d8:	88c00015 	stw	r3,0(r17)
811124dc:	003ff706 	br	811124bc <__reset+0xfb0f24bc>

811124e0 <__sread>:
811124e0:	defffe04 	addi	sp,sp,-8
811124e4:	dc000015 	stw	r16,0(sp)
811124e8:	2821883a 	mov	r16,r5
811124ec:	2940038f 	ldh	r5,14(r5)
811124f0:	dfc00115 	stw	ra,4(sp)
811124f4:	111442c0 	call	8111442c <_read_r>
811124f8:	10000716 	blt	r2,zero,81112518 <__sread+0x38>
811124fc:	80c01417 	ldw	r3,80(r16)
81112500:	1887883a 	add	r3,r3,r2
81112504:	80c01415 	stw	r3,80(r16)
81112508:	dfc00117 	ldw	ra,4(sp)
8111250c:	dc000017 	ldw	r16,0(sp)
81112510:	dec00204 	addi	sp,sp,8
81112514:	f800283a 	ret
81112518:	80c0030b 	ldhu	r3,12(r16)
8111251c:	18fbffcc 	andi	r3,r3,61439
81112520:	80c0030d 	sth	r3,12(r16)
81112524:	dfc00117 	ldw	ra,4(sp)
81112528:	dc000017 	ldw	r16,0(sp)
8111252c:	dec00204 	addi	sp,sp,8
81112530:	f800283a 	ret

81112534 <__seofread>:
81112534:	0005883a 	mov	r2,zero
81112538:	f800283a 	ret

8111253c <__swrite>:
8111253c:	2880030b 	ldhu	r2,12(r5)
81112540:	defffb04 	addi	sp,sp,-20
81112544:	dcc00315 	stw	r19,12(sp)
81112548:	dc800215 	stw	r18,8(sp)
8111254c:	dc400115 	stw	r17,4(sp)
81112550:	dc000015 	stw	r16,0(sp)
81112554:	dfc00415 	stw	ra,16(sp)
81112558:	10c0400c 	andi	r3,r2,256
8111255c:	2821883a 	mov	r16,r5
81112560:	2023883a 	mov	r17,r4
81112564:	3025883a 	mov	r18,r6
81112568:	3827883a 	mov	r19,r7
8111256c:	18000526 	beq	r3,zero,81112584 <__swrite+0x48>
81112570:	2940038f 	ldh	r5,14(r5)
81112574:	01c00084 	movi	r7,2
81112578:	000d883a 	mov	r6,zero
8111257c:	11143cc0 	call	811143cc <_lseek_r>
81112580:	8080030b 	ldhu	r2,12(r16)
81112584:	8140038f 	ldh	r5,14(r16)
81112588:	10bbffcc 	andi	r2,r2,61439
8111258c:	980f883a 	mov	r7,r19
81112590:	900d883a 	mov	r6,r18
81112594:	8809883a 	mov	r4,r17
81112598:	8080030d 	sth	r2,12(r16)
8111259c:	dfc00417 	ldw	ra,16(sp)
811125a0:	dcc00317 	ldw	r19,12(sp)
811125a4:	dc800217 	ldw	r18,8(sp)
811125a8:	dc400117 	ldw	r17,4(sp)
811125ac:	dc000017 	ldw	r16,0(sp)
811125b0:	dec00504 	addi	sp,sp,20
811125b4:	1113e981 	jmpi	81113e98 <_write_r>

811125b8 <__sseek>:
811125b8:	defffe04 	addi	sp,sp,-8
811125bc:	dc000015 	stw	r16,0(sp)
811125c0:	2821883a 	mov	r16,r5
811125c4:	2940038f 	ldh	r5,14(r5)
811125c8:	dfc00115 	stw	ra,4(sp)
811125cc:	11143cc0 	call	811143cc <_lseek_r>
811125d0:	00ffffc4 	movi	r3,-1
811125d4:	10c00826 	beq	r2,r3,811125f8 <__sseek+0x40>
811125d8:	80c0030b 	ldhu	r3,12(r16)
811125dc:	80801415 	stw	r2,80(r16)
811125e0:	18c40014 	ori	r3,r3,4096
811125e4:	80c0030d 	sth	r3,12(r16)
811125e8:	dfc00117 	ldw	ra,4(sp)
811125ec:	dc000017 	ldw	r16,0(sp)
811125f0:	dec00204 	addi	sp,sp,8
811125f4:	f800283a 	ret
811125f8:	80c0030b 	ldhu	r3,12(r16)
811125fc:	18fbffcc 	andi	r3,r3,61439
81112600:	80c0030d 	sth	r3,12(r16)
81112604:	dfc00117 	ldw	ra,4(sp)
81112608:	dc000017 	ldw	r16,0(sp)
8111260c:	dec00204 	addi	sp,sp,8
81112610:	f800283a 	ret

81112614 <__sclose>:
81112614:	2940038f 	ldh	r5,14(r5)
81112618:	1113ef81 	jmpi	81113ef8 <_close_r>

8111261c <strcmp>:
8111261c:	2144b03a 	or	r2,r4,r5
81112620:	108000cc 	andi	r2,r2,3
81112624:	1000171e 	bne	r2,zero,81112684 <strcmp+0x68>
81112628:	20800017 	ldw	r2,0(r4)
8111262c:	28c00017 	ldw	r3,0(r5)
81112630:	10c0141e 	bne	r2,r3,81112684 <strcmp+0x68>
81112634:	027fbff4 	movhi	r9,65279
81112638:	4a7fbfc4 	addi	r9,r9,-257
8111263c:	0086303a 	nor	r3,zero,r2
81112640:	02202074 	movhi	r8,32897
81112644:	1245883a 	add	r2,r2,r9
81112648:	42202004 	addi	r8,r8,-32640
8111264c:	10c4703a 	and	r2,r2,r3
81112650:	1204703a 	and	r2,r2,r8
81112654:	10000226 	beq	r2,zero,81112660 <strcmp+0x44>
81112658:	00002306 	br	811126e8 <strcmp+0xcc>
8111265c:	1000221e 	bne	r2,zero,811126e8 <strcmp+0xcc>
81112660:	21000104 	addi	r4,r4,4
81112664:	20c00017 	ldw	r3,0(r4)
81112668:	29400104 	addi	r5,r5,4
8111266c:	29800017 	ldw	r6,0(r5)
81112670:	1a4f883a 	add	r7,r3,r9
81112674:	00c4303a 	nor	r2,zero,r3
81112678:	3884703a 	and	r2,r7,r2
8111267c:	1204703a 	and	r2,r2,r8
81112680:	19bff626 	beq	r3,r6,8111265c <__reset+0xfb0f265c>
81112684:	20800003 	ldbu	r2,0(r4)
81112688:	10c03fcc 	andi	r3,r2,255
8111268c:	18c0201c 	xori	r3,r3,128
81112690:	18ffe004 	addi	r3,r3,-128
81112694:	18000c26 	beq	r3,zero,811126c8 <strcmp+0xac>
81112698:	29800007 	ldb	r6,0(r5)
8111269c:	19800326 	beq	r3,r6,811126ac <strcmp+0x90>
811126a0:	00001306 	br	811126f0 <strcmp+0xd4>
811126a4:	29800007 	ldb	r6,0(r5)
811126a8:	11800b1e 	bne	r2,r6,811126d8 <strcmp+0xbc>
811126ac:	21000044 	addi	r4,r4,1
811126b0:	20c00003 	ldbu	r3,0(r4)
811126b4:	29400044 	addi	r5,r5,1
811126b8:	18803fcc 	andi	r2,r3,255
811126bc:	1080201c 	xori	r2,r2,128
811126c0:	10bfe004 	addi	r2,r2,-128
811126c4:	103ff71e 	bne	r2,zero,811126a4 <__reset+0xfb0f26a4>
811126c8:	0007883a 	mov	r3,zero
811126cc:	28800003 	ldbu	r2,0(r5)
811126d0:	1885c83a 	sub	r2,r3,r2
811126d4:	f800283a 	ret
811126d8:	28800003 	ldbu	r2,0(r5)
811126dc:	18c03fcc 	andi	r3,r3,255
811126e0:	1885c83a 	sub	r2,r3,r2
811126e4:	f800283a 	ret
811126e8:	0005883a 	mov	r2,zero
811126ec:	f800283a 	ret
811126f0:	10c03fcc 	andi	r3,r2,255
811126f4:	003ff506 	br	811126cc <__reset+0xfb0f26cc>

811126f8 <__sprint_r.part.0>:
811126f8:	28801917 	ldw	r2,100(r5)
811126fc:	defff604 	addi	sp,sp,-40
81112700:	dd400515 	stw	r21,20(sp)
81112704:	dfc00915 	stw	ra,36(sp)
81112708:	df000815 	stw	fp,32(sp)
8111270c:	ddc00715 	stw	r23,28(sp)
81112710:	dd800615 	stw	r22,24(sp)
81112714:	dd000415 	stw	r20,16(sp)
81112718:	dcc00315 	stw	r19,12(sp)
8111271c:	dc800215 	stw	r18,8(sp)
81112720:	dc400115 	stw	r17,4(sp)
81112724:	dc000015 	stw	r16,0(sp)
81112728:	1088000c 	andi	r2,r2,8192
8111272c:	302b883a 	mov	r21,r6
81112730:	10002e26 	beq	r2,zero,811127ec <__sprint_r.part.0+0xf4>
81112734:	30800217 	ldw	r2,8(r6)
81112738:	35800017 	ldw	r22,0(r6)
8111273c:	10002926 	beq	r2,zero,811127e4 <__sprint_r.part.0+0xec>
81112740:	2827883a 	mov	r19,r5
81112744:	2029883a 	mov	r20,r4
81112748:	b5c00104 	addi	r23,r22,4
8111274c:	04bfffc4 	movi	r18,-1
81112750:	bc400017 	ldw	r17,0(r23)
81112754:	b4000017 	ldw	r16,0(r22)
81112758:	0039883a 	mov	fp,zero
8111275c:	8822d0ba 	srli	r17,r17,2
81112760:	8800031e 	bne	r17,zero,81112770 <__sprint_r.part.0+0x78>
81112764:	00001806 	br	811127c8 <__sprint_r.part.0+0xd0>
81112768:	84000104 	addi	r16,r16,4
8111276c:	8f001526 	beq	r17,fp,811127c4 <__sprint_r.part.0+0xcc>
81112770:	81400017 	ldw	r5,0(r16)
81112774:	980d883a 	mov	r6,r19
81112778:	a009883a 	mov	r4,r20
8111277c:	11142780 	call	81114278 <_fputwc_r>
81112780:	e7000044 	addi	fp,fp,1
81112784:	14bff81e 	bne	r2,r18,81112768 <__reset+0xfb0f2768>
81112788:	9005883a 	mov	r2,r18
8111278c:	a8000215 	stw	zero,8(r21)
81112790:	a8000115 	stw	zero,4(r21)
81112794:	dfc00917 	ldw	ra,36(sp)
81112798:	df000817 	ldw	fp,32(sp)
8111279c:	ddc00717 	ldw	r23,28(sp)
811127a0:	dd800617 	ldw	r22,24(sp)
811127a4:	dd400517 	ldw	r21,20(sp)
811127a8:	dd000417 	ldw	r20,16(sp)
811127ac:	dcc00317 	ldw	r19,12(sp)
811127b0:	dc800217 	ldw	r18,8(sp)
811127b4:	dc400117 	ldw	r17,4(sp)
811127b8:	dc000017 	ldw	r16,0(sp)
811127bc:	dec00a04 	addi	sp,sp,40
811127c0:	f800283a 	ret
811127c4:	a8800217 	ldw	r2,8(r21)
811127c8:	8c63883a 	add	r17,r17,r17
811127cc:	8c63883a 	add	r17,r17,r17
811127d0:	1445c83a 	sub	r2,r2,r17
811127d4:	a8800215 	stw	r2,8(r21)
811127d8:	b5800204 	addi	r22,r22,8
811127dc:	bdc00204 	addi	r23,r23,8
811127e0:	103fdb1e 	bne	r2,zero,81112750 <__reset+0xfb0f2750>
811127e4:	0005883a 	mov	r2,zero
811127e8:	003fe806 	br	8111278c <__reset+0xfb0f278c>
811127ec:	110f7100 	call	8110f710 <__sfvwrite_r>
811127f0:	003fe606 	br	8111278c <__reset+0xfb0f278c>

811127f4 <__sprint_r>:
811127f4:	30c00217 	ldw	r3,8(r6)
811127f8:	18000126 	beq	r3,zero,81112800 <__sprint_r+0xc>
811127fc:	11126f81 	jmpi	811126f8 <__sprint_r.part.0>
81112800:	30000115 	stw	zero,4(r6)
81112804:	0005883a 	mov	r2,zero
81112808:	f800283a 	ret

8111280c <___vfiprintf_internal_r>:
8111280c:	deffc904 	addi	sp,sp,-220
81112810:	df003515 	stw	fp,212(sp)
81112814:	dd003115 	stw	r20,196(sp)
81112818:	dfc03615 	stw	ra,216(sp)
8111281c:	ddc03415 	stw	r23,208(sp)
81112820:	dd803315 	stw	r22,204(sp)
81112824:	dd403215 	stw	r21,200(sp)
81112828:	dcc03015 	stw	r19,192(sp)
8111282c:	dc802f15 	stw	r18,188(sp)
81112830:	dc402e15 	stw	r17,184(sp)
81112834:	dc002d15 	stw	r16,180(sp)
81112838:	d9002015 	stw	r4,128(sp)
8111283c:	d9c02215 	stw	r7,136(sp)
81112840:	2829883a 	mov	r20,r5
81112844:	3039883a 	mov	fp,r6
81112848:	20000226 	beq	r4,zero,81112854 <___vfiprintf_internal_r+0x48>
8111284c:	20800e17 	ldw	r2,56(r4)
81112850:	1000cf26 	beq	r2,zero,81112b90 <___vfiprintf_internal_r+0x384>
81112854:	a080030b 	ldhu	r2,12(r20)
81112858:	10c8000c 	andi	r3,r2,8192
8111285c:	1800061e 	bne	r3,zero,81112878 <___vfiprintf_internal_r+0x6c>
81112860:	a1001917 	ldw	r4,100(r20)
81112864:	00f7ffc4 	movi	r3,-8193
81112868:	10880014 	ori	r2,r2,8192
8111286c:	20c6703a 	and	r3,r4,r3
81112870:	a080030d 	sth	r2,12(r20)
81112874:	a0c01915 	stw	r3,100(r20)
81112878:	10c0020c 	andi	r3,r2,8
8111287c:	1800a926 	beq	r3,zero,81112b24 <___vfiprintf_internal_r+0x318>
81112880:	a0c00417 	ldw	r3,16(r20)
81112884:	1800a726 	beq	r3,zero,81112b24 <___vfiprintf_internal_r+0x318>
81112888:	1080068c 	andi	r2,r2,26
8111288c:	00c00284 	movi	r3,10
81112890:	10c0ac26 	beq	r2,r3,81112b44 <___vfiprintf_internal_r+0x338>
81112894:	da801a04 	addi	r10,sp,104
81112898:	da801e15 	stw	r10,120(sp)
8111289c:	d8801e17 	ldw	r2,120(sp)
811128a0:	da8019c4 	addi	r10,sp,103
811128a4:	05a044b4 	movhi	r22,33042
811128a8:	05e044b4 	movhi	r23,33042
811128ac:	da801f15 	stw	r10,124(sp)
811128b0:	1295c83a 	sub	r10,r2,r10
811128b4:	b5b67e04 	addi	r22,r22,-9736
811128b8:	bdf67a04 	addi	r23,r23,-9752
811128bc:	dec01a15 	stw	sp,104(sp)
811128c0:	d8001c15 	stw	zero,112(sp)
811128c4:	d8001b15 	stw	zero,108(sp)
811128c8:	d8002615 	stw	zero,152(sp)
811128cc:	d8002315 	stw	zero,140(sp)
811128d0:	da802715 	stw	r10,156(sp)
811128d4:	d811883a 	mov	r8,sp
811128d8:	dd002115 	stw	r20,132(sp)
811128dc:	e021883a 	mov	r16,fp
811128e0:	80800007 	ldb	r2,0(r16)
811128e4:	1003ea26 	beq	r2,zero,81113890 <___vfiprintf_internal_r+0x1084>
811128e8:	00c00944 	movi	r3,37
811128ec:	8025883a 	mov	r18,r16
811128f0:	10c0021e 	bne	r2,r3,811128fc <___vfiprintf_internal_r+0xf0>
811128f4:	00001606 	br	81112950 <___vfiprintf_internal_r+0x144>
811128f8:	10c00326 	beq	r2,r3,81112908 <___vfiprintf_internal_r+0xfc>
811128fc:	94800044 	addi	r18,r18,1
81112900:	90800007 	ldb	r2,0(r18)
81112904:	103ffc1e 	bne	r2,zero,811128f8 <__reset+0xfb0f28f8>
81112908:	9423c83a 	sub	r17,r18,r16
8111290c:	88001026 	beq	r17,zero,81112950 <___vfiprintf_internal_r+0x144>
81112910:	d8c01c17 	ldw	r3,112(sp)
81112914:	d8801b17 	ldw	r2,108(sp)
81112918:	44000015 	stw	r16,0(r8)
8111291c:	88c7883a 	add	r3,r17,r3
81112920:	10800044 	addi	r2,r2,1
81112924:	44400115 	stw	r17,4(r8)
81112928:	d8c01c15 	stw	r3,112(sp)
8111292c:	d8801b15 	stw	r2,108(sp)
81112930:	010001c4 	movi	r4,7
81112934:	2080760e 	bge	r4,r2,81112b10 <___vfiprintf_internal_r+0x304>
81112938:	1803821e 	bne	r3,zero,81113744 <___vfiprintf_internal_r+0xf38>
8111293c:	da802317 	ldw	r10,140(sp)
81112940:	d8001b15 	stw	zero,108(sp)
81112944:	d811883a 	mov	r8,sp
81112948:	5455883a 	add	r10,r10,r17
8111294c:	da802315 	stw	r10,140(sp)
81112950:	90800007 	ldb	r2,0(r18)
81112954:	10044626 	beq	r2,zero,81113a70 <___vfiprintf_internal_r+0x1264>
81112958:	90c00047 	ldb	r3,1(r18)
8111295c:	94000044 	addi	r16,r18,1
81112960:	d8001d85 	stb	zero,118(sp)
81112964:	0009883a 	mov	r4,zero
81112968:	000f883a 	mov	r7,zero
8111296c:	027fffc4 	movi	r9,-1
81112970:	0023883a 	mov	r17,zero
81112974:	0029883a 	mov	r20,zero
81112978:	01401604 	movi	r5,88
8111297c:	01800244 	movi	r6,9
81112980:	03400a84 	movi	r13,42
81112984:	03001b04 	movi	r12,108
81112988:	84000044 	addi	r16,r16,1
8111298c:	18bff804 	addi	r2,r3,-32
81112990:	28827336 	bltu	r5,r2,81113360 <___vfiprintf_internal_r+0xb54>
81112994:	100490ba 	slli	r2,r2,2
81112998:	02a04474 	movhi	r10,33041
8111299c:	528a6b04 	addi	r10,r10,10668
811129a0:	1285883a 	add	r2,r2,r10
811129a4:	10800017 	ldw	r2,0(r2)
811129a8:	1000683a 	jmp	r2
811129ac:	81113094 	ori	r4,r16,17602
811129b0:	81113360 	cmpeqi	r4,r16,17613
811129b4:	81113360 	cmpeqi	r4,r16,17613
811129b8:	811130b4 	orhi	r4,r16,17602
811129bc:	81113360 	cmpeqi	r4,r16,17613
811129c0:	81113360 	cmpeqi	r4,r16,17613
811129c4:	81113360 	cmpeqi	r4,r16,17613
811129c8:	81113360 	cmpeqi	r4,r16,17613
811129cc:	81113360 	cmpeqi	r4,r16,17613
811129d0:	81113360 	cmpeqi	r4,r16,17613
811129d4:	8111329c 	xori	r4,r16,17610
811129d8:	811132b8 	rdprs	r4,r16,17610
811129dc:	81113360 	cmpeqi	r4,r16,17613
811129e0:	81112ba0 	cmpeqi	r4,r16,17582
811129e4:	811132c8 	cmpgei	r4,r16,17611
811129e8:	81113360 	cmpeqi	r4,r16,17613
811129ec:	811130c0 	call	8811130c <__reset+0x20f130c>
811129f0:	811130cc 	andi	r4,r16,17603
811129f4:	811130cc 	andi	r4,r16,17603
811129f8:	811130cc 	andi	r4,r16,17603
811129fc:	811130cc 	andi	r4,r16,17603
81112a00:	811130cc 	andi	r4,r16,17603
81112a04:	811130cc 	andi	r4,r16,17603
81112a08:	811130cc 	andi	r4,r16,17603
81112a0c:	811130cc 	andi	r4,r16,17603
81112a10:	811130cc 	andi	r4,r16,17603
81112a14:	81113360 	cmpeqi	r4,r16,17613
81112a18:	81113360 	cmpeqi	r4,r16,17613
81112a1c:	81113360 	cmpeqi	r4,r16,17613
81112a20:	81113360 	cmpeqi	r4,r16,17613
81112a24:	81113360 	cmpeqi	r4,r16,17613
81112a28:	81113360 	cmpeqi	r4,r16,17613
81112a2c:	81113360 	cmpeqi	r4,r16,17613
81112a30:	81113360 	cmpeqi	r4,r16,17613
81112a34:	81113360 	cmpeqi	r4,r16,17613
81112a38:	81113360 	cmpeqi	r4,r16,17613
81112a3c:	811130f8 	rdprs	r4,r16,17603
81112a40:	81113360 	cmpeqi	r4,r16,17613
81112a44:	81113360 	cmpeqi	r4,r16,17613
81112a48:	81113360 	cmpeqi	r4,r16,17613
81112a4c:	81113360 	cmpeqi	r4,r16,17613
81112a50:	81113360 	cmpeqi	r4,r16,17613
81112a54:	81113360 	cmpeqi	r4,r16,17613
81112a58:	81113360 	cmpeqi	r4,r16,17613
81112a5c:	81113360 	cmpeqi	r4,r16,17613
81112a60:	81113360 	cmpeqi	r4,r16,17613
81112a64:	81113360 	cmpeqi	r4,r16,17613
81112a68:	81113130 	cmpltui	r4,r16,17604
81112a6c:	81113360 	cmpeqi	r4,r16,17613
81112a70:	81113360 	cmpeqi	r4,r16,17613
81112a74:	81113360 	cmpeqi	r4,r16,17613
81112a78:	81113360 	cmpeqi	r4,r16,17613
81112a7c:	81113360 	cmpeqi	r4,r16,17613
81112a80:	81113188 	cmpgei	r4,r16,17606
81112a84:	81113360 	cmpeqi	r4,r16,17613
81112a88:	81113360 	cmpeqi	r4,r16,17613
81112a8c:	811131f8 	rdprs	r4,r16,17607
81112a90:	81113360 	cmpeqi	r4,r16,17613
81112a94:	81113360 	cmpeqi	r4,r16,17613
81112a98:	81113360 	cmpeqi	r4,r16,17613
81112a9c:	81113360 	cmpeqi	r4,r16,17613
81112aa0:	81113360 	cmpeqi	r4,r16,17613
81112aa4:	81113360 	cmpeqi	r4,r16,17613
81112aa8:	81113360 	cmpeqi	r4,r16,17613
81112aac:	81113360 	cmpeqi	r4,r16,17613
81112ab0:	81113360 	cmpeqi	r4,r16,17613
81112ab4:	81113360 	cmpeqi	r4,r16,17613
81112ab8:	81112fa4 	muli	r4,r16,17598
81112abc:	81112fd0 	cmplti	r4,r16,17599
81112ac0:	81113360 	cmpeqi	r4,r16,17613
81112ac4:	81113360 	cmpeqi	r4,r16,17613
81112ac8:	81113360 	cmpeqi	r4,r16,17613
81112acc:	81113308 	cmpgei	r4,r16,17612
81112ad0:	81112fd0 	cmplti	r4,r16,17599
81112ad4:	81113360 	cmpeqi	r4,r16,17613
81112ad8:	81113360 	cmpeqi	r4,r16,17613
81112adc:	81112e64 	muli	r4,r16,17593
81112ae0:	81113360 	cmpeqi	r4,r16,17613
81112ae4:	81112e74 	orhi	r4,r16,17593
81112ae8:	81112eb0 	cmpltui	r4,r16,17594
81112aec:	81112bac 	andhi	r4,r16,17582
81112af0:	81112e58 	cmpnei	r4,r16,17593
81112af4:	81113360 	cmpeqi	r4,r16,17613
81112af8:	81113234 	orhi	r4,r16,17608
81112afc:	81113360 	cmpeqi	r4,r16,17613
81112b00:	8111328c 	andi	r4,r16,17610
81112b04:	81113360 	cmpeqi	r4,r16,17613
81112b08:	81113360 	cmpeqi	r4,r16,17613
81112b0c:	81112f50 	cmplti	r4,r16,17597
81112b10:	42000204 	addi	r8,r8,8
81112b14:	da802317 	ldw	r10,140(sp)
81112b18:	5455883a 	add	r10,r10,r17
81112b1c:	da802315 	stw	r10,140(sp)
81112b20:	003f8b06 	br	81112950 <__reset+0xfb0f2950>
81112b24:	d9002017 	ldw	r4,128(sp)
81112b28:	a00b883a 	mov	r5,r20
81112b2c:	110d2b80 	call	8110d2b8 <__swsetup_r>
81112b30:	1003b11e 	bne	r2,zero,811139f8 <___vfiprintf_internal_r+0x11ec>
81112b34:	a080030b 	ldhu	r2,12(r20)
81112b38:	00c00284 	movi	r3,10
81112b3c:	1080068c 	andi	r2,r2,26
81112b40:	10ff541e 	bne	r2,r3,81112894 <__reset+0xfb0f2894>
81112b44:	a080038f 	ldh	r2,14(r20)
81112b48:	103f5216 	blt	r2,zero,81112894 <__reset+0xfb0f2894>
81112b4c:	d9c02217 	ldw	r7,136(sp)
81112b50:	d9002017 	ldw	r4,128(sp)
81112b54:	e00d883a 	mov	r6,fp
81112b58:	a00b883a 	mov	r5,r20
81112b5c:	1113c840 	call	81113c84 <__sbprintf>
81112b60:	dfc03617 	ldw	ra,216(sp)
81112b64:	df003517 	ldw	fp,212(sp)
81112b68:	ddc03417 	ldw	r23,208(sp)
81112b6c:	dd803317 	ldw	r22,204(sp)
81112b70:	dd403217 	ldw	r21,200(sp)
81112b74:	dd003117 	ldw	r20,196(sp)
81112b78:	dcc03017 	ldw	r19,192(sp)
81112b7c:	dc802f17 	ldw	r18,188(sp)
81112b80:	dc402e17 	ldw	r17,184(sp)
81112b84:	dc002d17 	ldw	r16,180(sp)
81112b88:	dec03704 	addi	sp,sp,220
81112b8c:	f800283a 	ret
81112b90:	110f28c0 	call	8110f28c <__sinit>
81112b94:	003f2f06 	br	81112854 <__reset+0xfb0f2854>
81112b98:	0463c83a 	sub	r17,zero,r17
81112b9c:	d8802215 	stw	r2,136(sp)
81112ba0:	a5000114 	ori	r20,r20,4
81112ba4:	80c00007 	ldb	r3,0(r16)
81112ba8:	003f7706 	br	81112988 <__reset+0xfb0f2988>
81112bac:	00800c04 	movi	r2,48
81112bb0:	da802217 	ldw	r10,136(sp)
81112bb4:	d8801d05 	stb	r2,116(sp)
81112bb8:	00801e04 	movi	r2,120
81112bbc:	d8801d45 	stb	r2,117(sp)
81112bc0:	d8001d85 	stb	zero,118(sp)
81112bc4:	50c00104 	addi	r3,r10,4
81112bc8:	54800017 	ldw	r18,0(r10)
81112bcc:	0027883a 	mov	r19,zero
81112bd0:	a0800094 	ori	r2,r20,2
81112bd4:	48030b16 	blt	r9,zero,81113804 <___vfiprintf_internal_r+0xff8>
81112bd8:	00bfdfc4 	movi	r2,-129
81112bdc:	a096703a 	and	r11,r20,r2
81112be0:	d8c02215 	stw	r3,136(sp)
81112be4:	5d000094 	ori	r20,r11,2
81112be8:	90032b1e 	bne	r18,zero,81113898 <___vfiprintf_internal_r+0x108c>
81112bec:	00a044b4 	movhi	r2,33042
81112bf0:	10b61a04 	addi	r2,r2,-10136
81112bf4:	d8802615 	stw	r2,152(sp)
81112bf8:	0039883a 	mov	fp,zero
81112bfc:	48017b1e 	bne	r9,zero,811131ec <___vfiprintf_internal_r+0x9e0>
81112c00:	0013883a 	mov	r9,zero
81112c04:	0027883a 	mov	r19,zero
81112c08:	dd401a04 	addi	r21,sp,104
81112c0c:	4825883a 	mov	r18,r9
81112c10:	4cc0010e 	bge	r9,r19,81112c18 <___vfiprintf_internal_r+0x40c>
81112c14:	9825883a 	mov	r18,r19
81112c18:	e7003fcc 	andi	fp,fp,255
81112c1c:	e700201c 	xori	fp,fp,128
81112c20:	e73fe004 	addi	fp,fp,-128
81112c24:	e0000126 	beq	fp,zero,81112c2c <___vfiprintf_internal_r+0x420>
81112c28:	94800044 	addi	r18,r18,1
81112c2c:	a380008c 	andi	r14,r20,2
81112c30:	70000126 	beq	r14,zero,81112c38 <___vfiprintf_internal_r+0x42c>
81112c34:	94800084 	addi	r18,r18,2
81112c38:	a700210c 	andi	fp,r20,132
81112c3c:	e001df1e 	bne	fp,zero,811133bc <___vfiprintf_internal_r+0xbb0>
81112c40:	8c87c83a 	sub	r3,r17,r18
81112c44:	00c1dd0e 	bge	zero,r3,811133bc <___vfiprintf_internal_r+0xbb0>
81112c48:	01c00404 	movi	r7,16
81112c4c:	d8801c17 	ldw	r2,112(sp)
81112c50:	38c3ad0e 	bge	r7,r3,81113b08 <___vfiprintf_internal_r+0x12fc>
81112c54:	02a044b4 	movhi	r10,33042
81112c58:	52b67e04 	addi	r10,r10,-9736
81112c5c:	dc002915 	stw	r16,164(sp)
81112c60:	d9801b17 	ldw	r6,108(sp)
81112c64:	da802415 	stw	r10,144(sp)
81112c68:	03c001c4 	movi	r15,7
81112c6c:	da402515 	stw	r9,148(sp)
81112c70:	db802815 	stw	r14,160(sp)
81112c74:	1821883a 	mov	r16,r3
81112c78:	00000506 	br	81112c90 <___vfiprintf_internal_r+0x484>
81112c7c:	31400084 	addi	r5,r6,2
81112c80:	42000204 	addi	r8,r8,8
81112c84:	200d883a 	mov	r6,r4
81112c88:	843ffc04 	addi	r16,r16,-16
81112c8c:	3c000d0e 	bge	r7,r16,81112cc4 <___vfiprintf_internal_r+0x4b8>
81112c90:	10800404 	addi	r2,r2,16
81112c94:	31000044 	addi	r4,r6,1
81112c98:	45800015 	stw	r22,0(r8)
81112c9c:	41c00115 	stw	r7,4(r8)
81112ca0:	d8801c15 	stw	r2,112(sp)
81112ca4:	d9001b15 	stw	r4,108(sp)
81112ca8:	793ff40e 	bge	r15,r4,81112c7c <__reset+0xfb0f2c7c>
81112cac:	1001b51e 	bne	r2,zero,81113384 <___vfiprintf_internal_r+0xb78>
81112cb0:	843ffc04 	addi	r16,r16,-16
81112cb4:	000d883a 	mov	r6,zero
81112cb8:	01400044 	movi	r5,1
81112cbc:	d811883a 	mov	r8,sp
81112cc0:	3c3ff316 	blt	r7,r16,81112c90 <__reset+0xfb0f2c90>
81112cc4:	8007883a 	mov	r3,r16
81112cc8:	da402517 	ldw	r9,148(sp)
81112ccc:	db802817 	ldw	r14,160(sp)
81112cd0:	dc002917 	ldw	r16,164(sp)
81112cd4:	da802417 	ldw	r10,144(sp)
81112cd8:	1885883a 	add	r2,r3,r2
81112cdc:	40c00115 	stw	r3,4(r8)
81112ce0:	42800015 	stw	r10,0(r8)
81112ce4:	d8801c15 	stw	r2,112(sp)
81112ce8:	d9401b15 	stw	r5,108(sp)
81112cec:	00c001c4 	movi	r3,7
81112cf0:	19426016 	blt	r3,r5,81113674 <___vfiprintf_internal_r+0xe68>
81112cf4:	d8c01d87 	ldb	r3,118(sp)
81112cf8:	42000204 	addi	r8,r8,8
81112cfc:	29000044 	addi	r4,r5,1
81112d00:	1801b31e 	bne	r3,zero,811133d0 <___vfiprintf_internal_r+0xbc4>
81112d04:	7001c026 	beq	r14,zero,81113408 <___vfiprintf_internal_r+0xbfc>
81112d08:	d8c01d04 	addi	r3,sp,116
81112d0c:	10800084 	addi	r2,r2,2
81112d10:	40c00015 	stw	r3,0(r8)
81112d14:	00c00084 	movi	r3,2
81112d18:	40c00115 	stw	r3,4(r8)
81112d1c:	d8801c15 	stw	r2,112(sp)
81112d20:	d9001b15 	stw	r4,108(sp)
81112d24:	00c001c4 	movi	r3,7
81112d28:	1902650e 	bge	r3,r4,811136c0 <___vfiprintf_internal_r+0xeb4>
81112d2c:	10029a1e 	bne	r2,zero,81113798 <___vfiprintf_internal_r+0xf8c>
81112d30:	00c02004 	movi	r3,128
81112d34:	01000044 	movi	r4,1
81112d38:	000b883a 	mov	r5,zero
81112d3c:	d811883a 	mov	r8,sp
81112d40:	e0c1b31e 	bne	fp,r3,81113410 <___vfiprintf_internal_r+0xc04>
81112d44:	8cb9c83a 	sub	fp,r17,r18
81112d48:	0701b10e 	bge	zero,fp,81113410 <___vfiprintf_internal_r+0xc04>
81112d4c:	01c00404 	movi	r7,16
81112d50:	3f03890e 	bge	r7,fp,81113b78 <___vfiprintf_internal_r+0x136c>
81112d54:	00e044b4 	movhi	r3,33042
81112d58:	18f67a04 	addi	r3,r3,-9752
81112d5c:	d8c02415 	stw	r3,144(sp)
81112d60:	8007883a 	mov	r3,r16
81112d64:	034001c4 	movi	r13,7
81112d68:	e021883a 	mov	r16,fp
81112d6c:	da402515 	stw	r9,148(sp)
81112d70:	1839883a 	mov	fp,r3
81112d74:	00000506 	br	81112d8c <___vfiprintf_internal_r+0x580>
81112d78:	29800084 	addi	r6,r5,2
81112d7c:	42000204 	addi	r8,r8,8
81112d80:	180b883a 	mov	r5,r3
81112d84:	843ffc04 	addi	r16,r16,-16
81112d88:	3c000d0e 	bge	r7,r16,81112dc0 <___vfiprintf_internal_r+0x5b4>
81112d8c:	10800404 	addi	r2,r2,16
81112d90:	28c00044 	addi	r3,r5,1
81112d94:	45c00015 	stw	r23,0(r8)
81112d98:	41c00115 	stw	r7,4(r8)
81112d9c:	d8801c15 	stw	r2,112(sp)
81112da0:	d8c01b15 	stw	r3,108(sp)
81112da4:	68fff40e 	bge	r13,r3,81112d78 <__reset+0xfb0f2d78>
81112da8:	1002241e 	bne	r2,zero,8111363c <___vfiprintf_internal_r+0xe30>
81112dac:	843ffc04 	addi	r16,r16,-16
81112db0:	01800044 	movi	r6,1
81112db4:	000b883a 	mov	r5,zero
81112db8:	d811883a 	mov	r8,sp
81112dbc:	3c3ff316 	blt	r7,r16,81112d8c <__reset+0xfb0f2d8c>
81112dc0:	da402517 	ldw	r9,148(sp)
81112dc4:	e007883a 	mov	r3,fp
81112dc8:	8039883a 	mov	fp,r16
81112dcc:	1821883a 	mov	r16,r3
81112dd0:	d8c02417 	ldw	r3,144(sp)
81112dd4:	1705883a 	add	r2,r2,fp
81112dd8:	47000115 	stw	fp,4(r8)
81112ddc:	40c00015 	stw	r3,0(r8)
81112de0:	d8801c15 	stw	r2,112(sp)
81112de4:	d9801b15 	stw	r6,108(sp)
81112de8:	00c001c4 	movi	r3,7
81112dec:	19827616 	blt	r3,r6,811137c8 <___vfiprintf_internal_r+0xfbc>
81112df0:	4cf9c83a 	sub	fp,r9,r19
81112df4:	42000204 	addi	r8,r8,8
81112df8:	31000044 	addi	r4,r6,1
81112dfc:	300b883a 	mov	r5,r6
81112e00:	07018516 	blt	zero,fp,81113418 <___vfiprintf_internal_r+0xc0c>
81112e04:	9885883a 	add	r2,r19,r2
81112e08:	45400015 	stw	r21,0(r8)
81112e0c:	44c00115 	stw	r19,4(r8)
81112e10:	d8801c15 	stw	r2,112(sp)
81112e14:	d9001b15 	stw	r4,108(sp)
81112e18:	00c001c4 	movi	r3,7
81112e1c:	1901dd0e 	bge	r3,r4,81113594 <___vfiprintf_internal_r+0xd88>
81112e20:	1002401e 	bne	r2,zero,81113724 <___vfiprintf_internal_r+0xf18>
81112e24:	d8001b15 	stw	zero,108(sp)
81112e28:	a2c0010c 	andi	r11,r20,4
81112e2c:	58000226 	beq	r11,zero,81112e38 <___vfiprintf_internal_r+0x62c>
81112e30:	8ca7c83a 	sub	r19,r17,r18
81112e34:	04c2f216 	blt	zero,r19,81113a00 <___vfiprintf_internal_r+0x11f4>
81112e38:	8c80010e 	bge	r17,r18,81112e40 <___vfiprintf_internal_r+0x634>
81112e3c:	9023883a 	mov	r17,r18
81112e40:	da802317 	ldw	r10,140(sp)
81112e44:	5455883a 	add	r10,r10,r17
81112e48:	da802315 	stw	r10,140(sp)
81112e4c:	d8001b15 	stw	zero,108(sp)
81112e50:	d811883a 	mov	r8,sp
81112e54:	003ea206 	br	811128e0 <__reset+0xfb0f28e0>
81112e58:	a5000814 	ori	r20,r20,32
81112e5c:	80c00007 	ldb	r3,0(r16)
81112e60:	003ec906 	br	81112988 <__reset+0xfb0f2988>
81112e64:	80c00007 	ldb	r3,0(r16)
81112e68:	1b030926 	beq	r3,r12,81113a90 <___vfiprintf_internal_r+0x1284>
81112e6c:	a5000414 	ori	r20,r20,16
81112e70:	003ec506 	br	81112988 <__reset+0xfb0f2988>
81112e74:	21003fcc 	andi	r4,r4,255
81112e78:	20035e1e 	bne	r4,zero,81113bf4 <___vfiprintf_internal_r+0x13e8>
81112e7c:	a080080c 	andi	r2,r20,32
81112e80:	1002a526 	beq	r2,zero,81113918 <___vfiprintf_internal_r+0x110c>
81112e84:	da802217 	ldw	r10,136(sp)
81112e88:	50800017 	ldw	r2,0(r10)
81112e8c:	da802317 	ldw	r10,140(sp)
81112e90:	5007d7fa 	srai	r3,r10,31
81112e94:	da802217 	ldw	r10,136(sp)
81112e98:	10c00115 	stw	r3,4(r2)
81112e9c:	52800104 	addi	r10,r10,4
81112ea0:	da802215 	stw	r10,136(sp)
81112ea4:	da802317 	ldw	r10,140(sp)
81112ea8:	12800015 	stw	r10,0(r2)
81112eac:	003e8c06 	br	811128e0 <__reset+0xfb0f28e0>
81112eb0:	21003fcc 	andi	r4,r4,255
81112eb4:	2003511e 	bne	r4,zero,81113bfc <___vfiprintf_internal_r+0x13f0>
81112eb8:	a080080c 	andi	r2,r20,32
81112ebc:	1000a126 	beq	r2,zero,81113144 <___vfiprintf_internal_r+0x938>
81112ec0:	da802217 	ldw	r10,136(sp)
81112ec4:	d8001d85 	stb	zero,118(sp)
81112ec8:	50800204 	addi	r2,r10,8
81112ecc:	54800017 	ldw	r18,0(r10)
81112ed0:	54c00117 	ldw	r19,4(r10)
81112ed4:	4802b416 	blt	r9,zero,811139a8 <___vfiprintf_internal_r+0x119c>
81112ed8:	013fdfc4 	movi	r4,-129
81112edc:	94c6b03a 	or	r3,r18,r19
81112ee0:	d8802215 	stw	r2,136(sp)
81112ee4:	a128703a 	and	r20,r20,r4
81112ee8:	1800a226 	beq	r3,zero,81113174 <___vfiprintf_internal_r+0x968>
81112eec:	0039883a 	mov	fp,zero
81112ef0:	dd401a04 	addi	r21,sp,104
81112ef4:	9006d0fa 	srli	r3,r18,3
81112ef8:	9808977a 	slli	r4,r19,29
81112efc:	9826d0fa 	srli	r19,r19,3
81112f00:	948001cc 	andi	r18,r18,7
81112f04:	90800c04 	addi	r2,r18,48
81112f08:	ad7fffc4 	addi	r21,r21,-1
81112f0c:	20e4b03a 	or	r18,r4,r3
81112f10:	a8800005 	stb	r2,0(r21)
81112f14:	94c6b03a 	or	r3,r18,r19
81112f18:	183ff61e 	bne	r3,zero,81112ef4 <__reset+0xfb0f2ef4>
81112f1c:	a0c0004c 	andi	r3,r20,1
81112f20:	18005926 	beq	r3,zero,81113088 <___vfiprintf_internal_r+0x87c>
81112f24:	10803fcc 	andi	r2,r2,255
81112f28:	1080201c 	xori	r2,r2,128
81112f2c:	10bfe004 	addi	r2,r2,-128
81112f30:	00c00c04 	movi	r3,48
81112f34:	10c05426 	beq	r2,r3,81113088 <___vfiprintf_internal_r+0x87c>
81112f38:	da801e17 	ldw	r10,120(sp)
81112f3c:	a8bfffc4 	addi	r2,r21,-1
81112f40:	a8ffffc5 	stb	r3,-1(r21)
81112f44:	50a7c83a 	sub	r19,r10,r2
81112f48:	102b883a 	mov	r21,r2
81112f4c:	003f2f06 	br	81112c0c <__reset+0xfb0f2c0c>
81112f50:	21003fcc 	andi	r4,r4,255
81112f54:	2003421e 	bne	r4,zero,81113c60 <___vfiprintf_internal_r+0x1454>
81112f58:	00a044b4 	movhi	r2,33042
81112f5c:	10b61a04 	addi	r2,r2,-10136
81112f60:	d8802615 	stw	r2,152(sp)
81112f64:	a080080c 	andi	r2,r20,32
81112f68:	1000aa26 	beq	r2,zero,81113214 <___vfiprintf_internal_r+0xa08>
81112f6c:	da802217 	ldw	r10,136(sp)
81112f70:	54800017 	ldw	r18,0(r10)
81112f74:	54c00117 	ldw	r19,4(r10)
81112f78:	52800204 	addi	r10,r10,8
81112f7c:	da802215 	stw	r10,136(sp)
81112f80:	a080004c 	andi	r2,r20,1
81112f84:	1001d226 	beq	r2,zero,811136d0 <___vfiprintf_internal_r+0xec4>
81112f88:	94c4b03a 	or	r2,r18,r19
81112f8c:	1002351e 	bne	r2,zero,81113864 <___vfiprintf_internal_r+0x1058>
81112f90:	d8001d85 	stb	zero,118(sp)
81112f94:	48022216 	blt	r9,zero,81113820 <___vfiprintf_internal_r+0x1014>
81112f98:	00bfdfc4 	movi	r2,-129
81112f9c:	a0a8703a 	and	r20,r20,r2
81112fa0:	003f1506 	br	81112bf8 <__reset+0xfb0f2bf8>
81112fa4:	da802217 	ldw	r10,136(sp)
81112fa8:	04800044 	movi	r18,1
81112fac:	d8001d85 	stb	zero,118(sp)
81112fb0:	50800017 	ldw	r2,0(r10)
81112fb4:	52800104 	addi	r10,r10,4
81112fb8:	da802215 	stw	r10,136(sp)
81112fbc:	d8801005 	stb	r2,64(sp)
81112fc0:	9027883a 	mov	r19,r18
81112fc4:	dd401004 	addi	r21,sp,64
81112fc8:	0013883a 	mov	r9,zero
81112fcc:	003f1706 	br	81112c2c <__reset+0xfb0f2c2c>
81112fd0:	21003fcc 	andi	r4,r4,255
81112fd4:	2003201e 	bne	r4,zero,81113c58 <___vfiprintf_internal_r+0x144c>
81112fd8:	a080080c 	andi	r2,r20,32
81112fdc:	10004b26 	beq	r2,zero,8111310c <___vfiprintf_internal_r+0x900>
81112fe0:	da802217 	ldw	r10,136(sp)
81112fe4:	50800117 	ldw	r2,4(r10)
81112fe8:	54800017 	ldw	r18,0(r10)
81112fec:	52800204 	addi	r10,r10,8
81112ff0:	da802215 	stw	r10,136(sp)
81112ff4:	1027883a 	mov	r19,r2
81112ff8:	10022c16 	blt	r2,zero,811138ac <___vfiprintf_internal_r+0x10a0>
81112ffc:	df001d83 	ldbu	fp,118(sp)
81113000:	48007216 	blt	r9,zero,811131cc <___vfiprintf_internal_r+0x9c0>
81113004:	00ffdfc4 	movi	r3,-129
81113008:	94c4b03a 	or	r2,r18,r19
8111300c:	a0e8703a 	and	r20,r20,r3
81113010:	1000cc26 	beq	r2,zero,81113344 <___vfiprintf_internal_r+0xb38>
81113014:	98021026 	beq	r19,zero,81113858 <___vfiprintf_internal_r+0x104c>
81113018:	dc402415 	stw	r17,144(sp)
8111301c:	dc002515 	stw	r16,148(sp)
81113020:	9823883a 	mov	r17,r19
81113024:	9021883a 	mov	r16,r18
81113028:	dd401a04 	addi	r21,sp,104
8111302c:	4825883a 	mov	r18,r9
81113030:	4027883a 	mov	r19,r8
81113034:	8009883a 	mov	r4,r16
81113038:	880b883a 	mov	r5,r17
8111303c:	01800284 	movi	r6,10
81113040:	000f883a 	mov	r7,zero
81113044:	1114bec0 	call	81114bec <__umoddi3>
81113048:	10800c04 	addi	r2,r2,48
8111304c:	ad7fffc4 	addi	r21,r21,-1
81113050:	8009883a 	mov	r4,r16
81113054:	880b883a 	mov	r5,r17
81113058:	a8800005 	stb	r2,0(r21)
8111305c:	01800284 	movi	r6,10
81113060:	000f883a 	mov	r7,zero
81113064:	11146740 	call	81114674 <__udivdi3>
81113068:	1021883a 	mov	r16,r2
8111306c:	10c4b03a 	or	r2,r2,r3
81113070:	1823883a 	mov	r17,r3
81113074:	103fef1e 	bne	r2,zero,81113034 <__reset+0xfb0f3034>
81113078:	dc402417 	ldw	r17,144(sp)
8111307c:	dc002517 	ldw	r16,148(sp)
81113080:	9013883a 	mov	r9,r18
81113084:	9811883a 	mov	r8,r19
81113088:	da801e17 	ldw	r10,120(sp)
8111308c:	5567c83a 	sub	r19,r10,r21
81113090:	003ede06 	br	81112c0c <__reset+0xfb0f2c0c>
81113094:	38803fcc 	andi	r2,r7,255
81113098:	1080201c 	xori	r2,r2,128
8111309c:	10bfe004 	addi	r2,r2,-128
811130a0:	1002371e 	bne	r2,zero,81113980 <___vfiprintf_internal_r+0x1174>
811130a4:	01000044 	movi	r4,1
811130a8:	01c00804 	movi	r7,32
811130ac:	80c00007 	ldb	r3,0(r16)
811130b0:	003e3506 	br	81112988 <__reset+0xfb0f2988>
811130b4:	a5000054 	ori	r20,r20,1
811130b8:	80c00007 	ldb	r3,0(r16)
811130bc:	003e3206 	br	81112988 <__reset+0xfb0f2988>
811130c0:	a5002014 	ori	r20,r20,128
811130c4:	80c00007 	ldb	r3,0(r16)
811130c8:	003e2f06 	br	81112988 <__reset+0xfb0f2988>
811130cc:	8015883a 	mov	r10,r16
811130d0:	0023883a 	mov	r17,zero
811130d4:	18bff404 	addi	r2,r3,-48
811130d8:	50c00007 	ldb	r3,0(r10)
811130dc:	8c4002a4 	muli	r17,r17,10
811130e0:	84000044 	addi	r16,r16,1
811130e4:	8015883a 	mov	r10,r16
811130e8:	1463883a 	add	r17,r2,r17
811130ec:	18bff404 	addi	r2,r3,-48
811130f0:	30bff92e 	bgeu	r6,r2,811130d8 <__reset+0xfb0f30d8>
811130f4:	003e2506 	br	8111298c <__reset+0xfb0f298c>
811130f8:	21003fcc 	andi	r4,r4,255
811130fc:	2002d41e 	bne	r4,zero,81113c50 <___vfiprintf_internal_r+0x1444>
81113100:	a5000414 	ori	r20,r20,16
81113104:	a080080c 	andi	r2,r20,32
81113108:	103fb51e 	bne	r2,zero,81112fe0 <__reset+0xfb0f2fe0>
8111310c:	a080040c 	andi	r2,r20,16
81113110:	1001f826 	beq	r2,zero,811138f4 <___vfiprintf_internal_r+0x10e8>
81113114:	da802217 	ldw	r10,136(sp)
81113118:	54800017 	ldw	r18,0(r10)
8111311c:	52800104 	addi	r10,r10,4
81113120:	da802215 	stw	r10,136(sp)
81113124:	9027d7fa 	srai	r19,r18,31
81113128:	9805883a 	mov	r2,r19
8111312c:	003fb206 	br	81112ff8 <__reset+0xfb0f2ff8>
81113130:	21003fcc 	andi	r4,r4,255
81113134:	2002c41e 	bne	r4,zero,81113c48 <___vfiprintf_internal_r+0x143c>
81113138:	a5000414 	ori	r20,r20,16
8111313c:	a080080c 	andi	r2,r20,32
81113140:	103f5f1e 	bne	r2,zero,81112ec0 <__reset+0xfb0f2ec0>
81113144:	a080040c 	andi	r2,r20,16
81113148:	10020f26 	beq	r2,zero,81113988 <___vfiprintf_internal_r+0x117c>
8111314c:	da802217 	ldw	r10,136(sp)
81113150:	d8001d85 	stb	zero,118(sp)
81113154:	0027883a 	mov	r19,zero
81113158:	50800104 	addi	r2,r10,4
8111315c:	54800017 	ldw	r18,0(r10)
81113160:	48021116 	blt	r9,zero,811139a8 <___vfiprintf_internal_r+0x119c>
81113164:	00ffdfc4 	movi	r3,-129
81113168:	d8802215 	stw	r2,136(sp)
8111316c:	a0e8703a 	and	r20,r20,r3
81113170:	903f5e1e 	bne	r18,zero,81112eec <__reset+0xfb0f2eec>
81113174:	0039883a 	mov	fp,zero
81113178:	4802a626 	beq	r9,zero,81113c14 <___vfiprintf_internal_r+0x1408>
8111317c:	0025883a 	mov	r18,zero
81113180:	0027883a 	mov	r19,zero
81113184:	003f5a06 	br	81112ef0 <__reset+0xfb0f2ef0>
81113188:	21003fcc 	andi	r4,r4,255
8111318c:	20029f1e 	bne	r4,zero,81113c0c <___vfiprintf_internal_r+0x1400>
81113190:	a5000414 	ori	r20,r20,16
81113194:	a080080c 	andi	r2,r20,32
81113198:	10005e1e 	bne	r2,zero,81113314 <___vfiprintf_internal_r+0xb08>
8111319c:	a080040c 	andi	r2,r20,16
811131a0:	1001a21e 	bne	r2,zero,8111382c <___vfiprintf_internal_r+0x1020>
811131a4:	a080100c 	andi	r2,r20,64
811131a8:	d8001d85 	stb	zero,118(sp)
811131ac:	da802217 	ldw	r10,136(sp)
811131b0:	1002231e 	bne	r2,zero,81113a40 <___vfiprintf_internal_r+0x1234>
811131b4:	50800104 	addi	r2,r10,4
811131b8:	54800017 	ldw	r18,0(r10)
811131bc:	0027883a 	mov	r19,zero
811131c0:	4801a00e 	bge	r9,zero,81113844 <___vfiprintf_internal_r+0x1038>
811131c4:	d8802215 	stw	r2,136(sp)
811131c8:	0039883a 	mov	fp,zero
811131cc:	94c4b03a 	or	r2,r18,r19
811131d0:	103f901e 	bne	r2,zero,81113014 <__reset+0xfb0f3014>
811131d4:	00800044 	movi	r2,1
811131d8:	10803fcc 	andi	r2,r2,255
811131dc:	00c00044 	movi	r3,1
811131e0:	10c05926 	beq	r2,r3,81113348 <___vfiprintf_internal_r+0xb3c>
811131e4:	00c00084 	movi	r3,2
811131e8:	10ffe41e 	bne	r2,r3,8111317c <__reset+0xfb0f317c>
811131ec:	0025883a 	mov	r18,zero
811131f0:	0027883a 	mov	r19,zero
811131f4:	00013d06 	br	811136ec <___vfiprintf_internal_r+0xee0>
811131f8:	21003fcc 	andi	r4,r4,255
811131fc:	2002811e 	bne	r4,zero,81113c04 <___vfiprintf_internal_r+0x13f8>
81113200:	00a044b4 	movhi	r2,33042
81113204:	10b61504 	addi	r2,r2,-10156
81113208:	d8802615 	stw	r2,152(sp)
8111320c:	a080080c 	andi	r2,r20,32
81113210:	103f561e 	bne	r2,zero,81112f6c <__reset+0xfb0f2f6c>
81113214:	a080040c 	andi	r2,r20,16
81113218:	1001d126 	beq	r2,zero,81113960 <___vfiprintf_internal_r+0x1154>
8111321c:	da802217 	ldw	r10,136(sp)
81113220:	0027883a 	mov	r19,zero
81113224:	54800017 	ldw	r18,0(r10)
81113228:	52800104 	addi	r10,r10,4
8111322c:	da802215 	stw	r10,136(sp)
81113230:	003f5306 	br	81112f80 <__reset+0xfb0f2f80>
81113234:	da802217 	ldw	r10,136(sp)
81113238:	d8001d85 	stb	zero,118(sp)
8111323c:	55400017 	ldw	r21,0(r10)
81113240:	50c00104 	addi	r3,r10,4
81113244:	a8024226 	beq	r21,zero,81113b50 <___vfiprintf_internal_r+0x1344>
81113248:	48021816 	blt	r9,zero,81113aac <___vfiprintf_internal_r+0x12a0>
8111324c:	480d883a 	mov	r6,r9
81113250:	000b883a 	mov	r5,zero
81113254:	a809883a 	mov	r4,r21
81113258:	d8c02a15 	stw	r3,168(sp)
8111325c:	da002b15 	stw	r8,172(sp)
81113260:	da402c15 	stw	r9,176(sp)
81113264:	11107f80 	call	811107f8 <memchr>
81113268:	d8c02a17 	ldw	r3,168(sp)
8111326c:	da002b17 	ldw	r8,172(sp)
81113270:	da402c17 	ldw	r9,176(sp)
81113274:	10024826 	beq	r2,zero,81113b98 <___vfiprintf_internal_r+0x138c>
81113278:	1567c83a 	sub	r19,r2,r21
8111327c:	df001d83 	ldbu	fp,118(sp)
81113280:	d8c02215 	stw	r3,136(sp)
81113284:	0013883a 	mov	r9,zero
81113288:	003e6006 	br	81112c0c <__reset+0xfb0f2c0c>
8111328c:	21003fcc 	andi	r4,r4,255
81113290:	203fc026 	beq	r4,zero,81113194 <__reset+0xfb0f3194>
81113294:	d9c01d85 	stb	r7,118(sp)
81113298:	003fbe06 	br	81113194 <__reset+0xfb0f3194>
8111329c:	da802217 	ldw	r10,136(sp)
811132a0:	54400017 	ldw	r17,0(r10)
811132a4:	50800104 	addi	r2,r10,4
811132a8:	883e3b16 	blt	r17,zero,81112b98 <__reset+0xfb0f2b98>
811132ac:	d8802215 	stw	r2,136(sp)
811132b0:	80c00007 	ldb	r3,0(r16)
811132b4:	003db406 	br	81112988 <__reset+0xfb0f2988>
811132b8:	01000044 	movi	r4,1
811132bc:	01c00ac4 	movi	r7,43
811132c0:	80c00007 	ldb	r3,0(r16)
811132c4:	003db006 	br	81112988 <__reset+0xfb0f2988>
811132c8:	80c00007 	ldb	r3,0(r16)
811132cc:	82800044 	addi	r10,r16,1
811132d0:	1b423c26 	beq	r3,r13,81113bc4 <___vfiprintf_internal_r+0x13b8>
811132d4:	18bff404 	addi	r2,r3,-48
811132d8:	0013883a 	mov	r9,zero
811132dc:	30822b36 	bltu	r6,r2,81113b8c <___vfiprintf_internal_r+0x1380>
811132e0:	50c00007 	ldb	r3,0(r10)
811132e4:	4a4002a4 	muli	r9,r9,10
811132e8:	54000044 	addi	r16,r10,1
811132ec:	8015883a 	mov	r10,r16
811132f0:	4893883a 	add	r9,r9,r2
811132f4:	18bff404 	addi	r2,r3,-48
811132f8:	30bff92e 	bgeu	r6,r2,811132e0 <__reset+0xfb0f32e0>
811132fc:	483da30e 	bge	r9,zero,8111298c <__reset+0xfb0f298c>
81113300:	027fffc4 	movi	r9,-1
81113304:	003da106 	br	8111298c <__reset+0xfb0f298c>
81113308:	a5001014 	ori	r20,r20,64
8111330c:	80c00007 	ldb	r3,0(r16)
81113310:	003d9d06 	br	81112988 <__reset+0xfb0f2988>
81113314:	da802217 	ldw	r10,136(sp)
81113318:	d8001d85 	stb	zero,118(sp)
8111331c:	50c00204 	addi	r3,r10,8
81113320:	54800017 	ldw	r18,0(r10)
81113324:	54c00117 	ldw	r19,4(r10)
81113328:	4801ca16 	blt	r9,zero,81113a54 <___vfiprintf_internal_r+0x1248>
8111332c:	013fdfc4 	movi	r4,-129
81113330:	94c4b03a 	or	r2,r18,r19
81113334:	d8c02215 	stw	r3,136(sp)
81113338:	a128703a 	and	r20,r20,r4
8111333c:	0039883a 	mov	fp,zero
81113340:	103f341e 	bne	r2,zero,81113014 <__reset+0xfb0f3014>
81113344:	483e2e26 	beq	r9,zero,81112c00 <__reset+0xfb0f2c00>
81113348:	0025883a 	mov	r18,zero
8111334c:	94800c04 	addi	r18,r18,48
81113350:	dc8019c5 	stb	r18,103(sp)
81113354:	dcc02717 	ldw	r19,156(sp)
81113358:	dd4019c4 	addi	r21,sp,103
8111335c:	003e2b06 	br	81112c0c <__reset+0xfb0f2c0c>
81113360:	21003fcc 	andi	r4,r4,255
81113364:	2002361e 	bne	r4,zero,81113c40 <___vfiprintf_internal_r+0x1434>
81113368:	1801c126 	beq	r3,zero,81113a70 <___vfiprintf_internal_r+0x1264>
8111336c:	04800044 	movi	r18,1
81113370:	d8c01005 	stb	r3,64(sp)
81113374:	d8001d85 	stb	zero,118(sp)
81113378:	9027883a 	mov	r19,r18
8111337c:	dd401004 	addi	r21,sp,64
81113380:	003f1106 	br	81112fc8 <__reset+0xfb0f2fc8>
81113384:	d9402117 	ldw	r5,132(sp)
81113388:	d9002017 	ldw	r4,128(sp)
8111338c:	d9801a04 	addi	r6,sp,104
81113390:	d9c02b15 	stw	r7,172(sp)
81113394:	dbc02a15 	stw	r15,168(sp)
81113398:	11126f80 	call	811126f8 <__sprint_r.part.0>
8111339c:	d9c02b17 	ldw	r7,172(sp)
811133a0:	dbc02a17 	ldw	r15,168(sp)
811133a4:	10006d1e 	bne	r2,zero,8111355c <___vfiprintf_internal_r+0xd50>
811133a8:	d9801b17 	ldw	r6,108(sp)
811133ac:	d8801c17 	ldw	r2,112(sp)
811133b0:	d811883a 	mov	r8,sp
811133b4:	31400044 	addi	r5,r6,1
811133b8:	003e3306 	br	81112c88 <__reset+0xfb0f2c88>
811133bc:	d9401b17 	ldw	r5,108(sp)
811133c0:	d8801c17 	ldw	r2,112(sp)
811133c4:	29000044 	addi	r4,r5,1
811133c8:	d8c01d87 	ldb	r3,118(sp)
811133cc:	183e4d26 	beq	r3,zero,81112d04 <__reset+0xfb0f2d04>
811133d0:	00c00044 	movi	r3,1
811133d4:	d9401d84 	addi	r5,sp,118
811133d8:	10c5883a 	add	r2,r2,r3
811133dc:	41400015 	stw	r5,0(r8)
811133e0:	40c00115 	stw	r3,4(r8)
811133e4:	d8801c15 	stw	r2,112(sp)
811133e8:	d9001b15 	stw	r4,108(sp)
811133ec:	014001c4 	movi	r5,7
811133f0:	2900a90e 	bge	r5,r4,81113698 <___vfiprintf_internal_r+0xe8c>
811133f4:	1000da1e 	bne	r2,zero,81113760 <___vfiprintf_internal_r+0xf54>
811133f8:	7000ab1e 	bne	r14,zero,811136a8 <___vfiprintf_internal_r+0xe9c>
811133fc:	000b883a 	mov	r5,zero
81113400:	1809883a 	mov	r4,r3
81113404:	d811883a 	mov	r8,sp
81113408:	00c02004 	movi	r3,128
8111340c:	e0fe4d26 	beq	fp,r3,81112d44 <__reset+0xfb0f2d44>
81113410:	4cf9c83a 	sub	fp,r9,r19
81113414:	073e7b0e 	bge	zero,fp,81112e04 <__reset+0xfb0f2e04>
81113418:	01c00404 	movi	r7,16
8111341c:	3f01900e 	bge	r7,fp,81113a60 <___vfiprintf_internal_r+0x1254>
81113420:	00e044b4 	movhi	r3,33042
81113424:	18f67a04 	addi	r3,r3,-9752
81113428:	d8c02415 	stw	r3,144(sp)
8111342c:	034001c4 	movi	r13,7
81113430:	00000506 	br	81113448 <___vfiprintf_internal_r+0xc3c>
81113434:	29000084 	addi	r4,r5,2
81113438:	42000204 	addi	r8,r8,8
8111343c:	180b883a 	mov	r5,r3
81113440:	e73ffc04 	addi	fp,fp,-16
81113444:	3f000d0e 	bge	r7,fp,8111347c <___vfiprintf_internal_r+0xc70>
81113448:	10800404 	addi	r2,r2,16
8111344c:	28c00044 	addi	r3,r5,1
81113450:	45c00015 	stw	r23,0(r8)
81113454:	41c00115 	stw	r7,4(r8)
81113458:	d8801c15 	stw	r2,112(sp)
8111345c:	d8c01b15 	stw	r3,108(sp)
81113460:	68fff40e 	bge	r13,r3,81113434 <__reset+0xfb0f3434>
81113464:	1000101e 	bne	r2,zero,811134a8 <___vfiprintf_internal_r+0xc9c>
81113468:	e73ffc04 	addi	fp,fp,-16
8111346c:	01000044 	movi	r4,1
81113470:	000b883a 	mov	r5,zero
81113474:	d811883a 	mov	r8,sp
81113478:	3f3ff316 	blt	r7,fp,81113448 <__reset+0xfb0f3448>
8111347c:	da802417 	ldw	r10,144(sp)
81113480:	1705883a 	add	r2,r2,fp
81113484:	47000115 	stw	fp,4(r8)
81113488:	42800015 	stw	r10,0(r8)
8111348c:	d8801c15 	stw	r2,112(sp)
81113490:	d9001b15 	stw	r4,108(sp)
81113494:	00c001c4 	movi	r3,7
81113498:	19003616 	blt	r3,r4,81113574 <___vfiprintf_internal_r+0xd68>
8111349c:	42000204 	addi	r8,r8,8
811134a0:	21000044 	addi	r4,r4,1
811134a4:	003e5706 	br	81112e04 <__reset+0xfb0f2e04>
811134a8:	d9402117 	ldw	r5,132(sp)
811134ac:	d9002017 	ldw	r4,128(sp)
811134b0:	d9801a04 	addi	r6,sp,104
811134b4:	d9c02b15 	stw	r7,172(sp)
811134b8:	db402a15 	stw	r13,168(sp)
811134bc:	11126f80 	call	811126f8 <__sprint_r.part.0>
811134c0:	d9c02b17 	ldw	r7,172(sp)
811134c4:	db402a17 	ldw	r13,168(sp)
811134c8:	1000241e 	bne	r2,zero,8111355c <___vfiprintf_internal_r+0xd50>
811134cc:	d9401b17 	ldw	r5,108(sp)
811134d0:	d8801c17 	ldw	r2,112(sp)
811134d4:	d811883a 	mov	r8,sp
811134d8:	29000044 	addi	r4,r5,1
811134dc:	003fd806 	br	81113440 <__reset+0xfb0f3440>
811134e0:	d9401b17 	ldw	r5,108(sp)
811134e4:	00e044b4 	movhi	r3,33042
811134e8:	18f67e04 	addi	r3,r3,-9736
811134ec:	d8c02415 	stw	r3,144(sp)
811134f0:	29400044 	addi	r5,r5,1
811134f4:	d8c02417 	ldw	r3,144(sp)
811134f8:	14c5883a 	add	r2,r2,r19
811134fc:	44c00115 	stw	r19,4(r8)
81113500:	40c00015 	stw	r3,0(r8)
81113504:	d8801c15 	stw	r2,112(sp)
81113508:	d9401b15 	stw	r5,108(sp)
8111350c:	00c001c4 	movi	r3,7
81113510:	1940070e 	bge	r3,r5,81113530 <___vfiprintf_internal_r+0xd24>
81113514:	103e4826 	beq	r2,zero,81112e38 <__reset+0xfb0f2e38>
81113518:	d9402117 	ldw	r5,132(sp)
8111351c:	d9002017 	ldw	r4,128(sp)
81113520:	d9801a04 	addi	r6,sp,104
81113524:	11126f80 	call	811126f8 <__sprint_r.part.0>
81113528:	10000c1e 	bne	r2,zero,8111355c <___vfiprintf_internal_r+0xd50>
8111352c:	d8801c17 	ldw	r2,112(sp)
81113530:	8c80010e 	bge	r17,r18,81113538 <___vfiprintf_internal_r+0xd2c>
81113534:	9023883a 	mov	r17,r18
81113538:	da802317 	ldw	r10,140(sp)
8111353c:	5455883a 	add	r10,r10,r17
81113540:	da802315 	stw	r10,140(sp)
81113544:	103e4126 	beq	r2,zero,81112e4c <__reset+0xfb0f2e4c>
81113548:	d9402117 	ldw	r5,132(sp)
8111354c:	d9002017 	ldw	r4,128(sp)
81113550:	d9801a04 	addi	r6,sp,104
81113554:	11126f80 	call	811126f8 <__sprint_r.part.0>
81113558:	103e3c26 	beq	r2,zero,81112e4c <__reset+0xfb0f2e4c>
8111355c:	dd002117 	ldw	r20,132(sp)
81113560:	a080030b 	ldhu	r2,12(r20)
81113564:	1080100c 	andi	r2,r2,64
81113568:	1001231e 	bne	r2,zero,811139f8 <___vfiprintf_internal_r+0x11ec>
8111356c:	d8802317 	ldw	r2,140(sp)
81113570:	003d7b06 	br	81112b60 <__reset+0xfb0f2b60>
81113574:	1000991e 	bne	r2,zero,811137dc <___vfiprintf_internal_r+0xfd0>
81113578:	00c00044 	movi	r3,1
8111357c:	9805883a 	mov	r2,r19
81113580:	dd400015 	stw	r21,0(sp)
81113584:	dcc00115 	stw	r19,4(sp)
81113588:	dcc01c15 	stw	r19,112(sp)
8111358c:	d8c01b15 	stw	r3,108(sp)
81113590:	d811883a 	mov	r8,sp
81113594:	42000204 	addi	r8,r8,8
81113598:	a2c0010c 	andi	r11,r20,4
8111359c:	583fe426 	beq	r11,zero,81113530 <__reset+0xfb0f3530>
811135a0:	8ca7c83a 	sub	r19,r17,r18
811135a4:	04ffe20e 	bge	zero,r19,81113530 <__reset+0xfb0f3530>
811135a8:	01c00404 	movi	r7,16
811135ac:	3cffcc0e 	bge	r7,r19,811134e0 <__reset+0xfb0f34e0>
811135b0:	02a044b4 	movhi	r10,33042
811135b4:	52b67e04 	addi	r10,r10,-9736
811135b8:	d9001b17 	ldw	r4,108(sp)
811135bc:	da802415 	stw	r10,144(sp)
811135c0:	382b883a 	mov	r21,r7
811135c4:	050001c4 	movi	r20,7
811135c8:	df002017 	ldw	fp,128(sp)
811135cc:	00000506 	br	811135e4 <___vfiprintf_internal_r+0xdd8>
811135d0:	21400084 	addi	r5,r4,2
811135d4:	42000204 	addi	r8,r8,8
811135d8:	1809883a 	mov	r4,r3
811135dc:	9cfffc04 	addi	r19,r19,-16
811135e0:	acffc40e 	bge	r21,r19,811134f4 <__reset+0xfb0f34f4>
811135e4:	10800404 	addi	r2,r2,16
811135e8:	20c00044 	addi	r3,r4,1
811135ec:	45800015 	stw	r22,0(r8)
811135f0:	45400115 	stw	r21,4(r8)
811135f4:	d8801c15 	stw	r2,112(sp)
811135f8:	d8c01b15 	stw	r3,108(sp)
811135fc:	a0fff40e 	bge	r20,r3,811135d0 <__reset+0xfb0f35d0>
81113600:	1000041e 	bne	r2,zero,81113614 <___vfiprintf_internal_r+0xe08>
81113604:	01400044 	movi	r5,1
81113608:	0009883a 	mov	r4,zero
8111360c:	d811883a 	mov	r8,sp
81113610:	003ff206 	br	811135dc <__reset+0xfb0f35dc>
81113614:	d9402117 	ldw	r5,132(sp)
81113618:	d9801a04 	addi	r6,sp,104
8111361c:	e009883a 	mov	r4,fp
81113620:	11126f80 	call	811126f8 <__sprint_r.part.0>
81113624:	103fcd1e 	bne	r2,zero,8111355c <__reset+0xfb0f355c>
81113628:	d9001b17 	ldw	r4,108(sp)
8111362c:	d8801c17 	ldw	r2,112(sp)
81113630:	d811883a 	mov	r8,sp
81113634:	21400044 	addi	r5,r4,1
81113638:	003fe806 	br	811135dc <__reset+0xfb0f35dc>
8111363c:	d9402117 	ldw	r5,132(sp)
81113640:	d9002017 	ldw	r4,128(sp)
81113644:	d9801a04 	addi	r6,sp,104
81113648:	d9c02b15 	stw	r7,172(sp)
8111364c:	db402a15 	stw	r13,168(sp)
81113650:	11126f80 	call	811126f8 <__sprint_r.part.0>
81113654:	d9c02b17 	ldw	r7,172(sp)
81113658:	db402a17 	ldw	r13,168(sp)
8111365c:	103fbf1e 	bne	r2,zero,8111355c <__reset+0xfb0f355c>
81113660:	d9401b17 	ldw	r5,108(sp)
81113664:	d8801c17 	ldw	r2,112(sp)
81113668:	d811883a 	mov	r8,sp
8111366c:	29800044 	addi	r6,r5,1
81113670:	003dc406 	br	81112d84 <__reset+0xfb0f2d84>
81113674:	1000d21e 	bne	r2,zero,811139c0 <___vfiprintf_internal_r+0x11b4>
81113678:	d8c01d87 	ldb	r3,118(sp)
8111367c:	18009526 	beq	r3,zero,811138d4 <___vfiprintf_internal_r+0x10c8>
81113680:	00800044 	movi	r2,1
81113684:	d8c01d84 	addi	r3,sp,118
81113688:	1009883a 	mov	r4,r2
8111368c:	d8c00015 	stw	r3,0(sp)
81113690:	d8800115 	stw	r2,4(sp)
81113694:	d811883a 	mov	r8,sp
81113698:	200b883a 	mov	r5,r4
8111369c:	42000204 	addi	r8,r8,8
811136a0:	21000044 	addi	r4,r4,1
811136a4:	003d9706 	br	81112d04 <__reset+0xfb0f2d04>
811136a8:	d9001d04 	addi	r4,sp,116
811136ac:	00800084 	movi	r2,2
811136b0:	d9000015 	stw	r4,0(sp)
811136b4:	d8800115 	stw	r2,4(sp)
811136b8:	1809883a 	mov	r4,r3
811136bc:	d811883a 	mov	r8,sp
811136c0:	200b883a 	mov	r5,r4
811136c4:	42000204 	addi	r8,r8,8
811136c8:	21000044 	addi	r4,r4,1
811136cc:	003f4e06 	br	81113408 <__reset+0xfb0f3408>
811136d0:	d8001d85 	stb	zero,118(sp)
811136d4:	48005016 	blt	r9,zero,81113818 <___vfiprintf_internal_r+0x100c>
811136d8:	00ffdfc4 	movi	r3,-129
811136dc:	94c4b03a 	or	r2,r18,r19
811136e0:	a0e8703a 	and	r20,r20,r3
811136e4:	103d4426 	beq	r2,zero,81112bf8 <__reset+0xfb0f2bf8>
811136e8:	0039883a 	mov	fp,zero
811136ec:	d9002617 	ldw	r4,152(sp)
811136f0:	dd401a04 	addi	r21,sp,104
811136f4:	908003cc 	andi	r2,r18,15
811136f8:	9806973a 	slli	r3,r19,28
811136fc:	2085883a 	add	r2,r4,r2
81113700:	9024d13a 	srli	r18,r18,4
81113704:	10800003 	ldbu	r2,0(r2)
81113708:	9826d13a 	srli	r19,r19,4
8111370c:	ad7fffc4 	addi	r21,r21,-1
81113710:	1ca4b03a 	or	r18,r3,r18
81113714:	a8800005 	stb	r2,0(r21)
81113718:	94c4b03a 	or	r2,r18,r19
8111371c:	103ff51e 	bne	r2,zero,811136f4 <__reset+0xfb0f36f4>
81113720:	003e5906 	br	81113088 <__reset+0xfb0f3088>
81113724:	d9402117 	ldw	r5,132(sp)
81113728:	d9002017 	ldw	r4,128(sp)
8111372c:	d9801a04 	addi	r6,sp,104
81113730:	11126f80 	call	811126f8 <__sprint_r.part.0>
81113734:	103f891e 	bne	r2,zero,8111355c <__reset+0xfb0f355c>
81113738:	d8801c17 	ldw	r2,112(sp)
8111373c:	d811883a 	mov	r8,sp
81113740:	003f9506 	br	81113598 <__reset+0xfb0f3598>
81113744:	d9402117 	ldw	r5,132(sp)
81113748:	d9002017 	ldw	r4,128(sp)
8111374c:	d9801a04 	addi	r6,sp,104
81113750:	11126f80 	call	811126f8 <__sprint_r.part.0>
81113754:	103f811e 	bne	r2,zero,8111355c <__reset+0xfb0f355c>
81113758:	d811883a 	mov	r8,sp
8111375c:	003ced06 	br	81112b14 <__reset+0xfb0f2b14>
81113760:	d9402117 	ldw	r5,132(sp)
81113764:	d9002017 	ldw	r4,128(sp)
81113768:	d9801a04 	addi	r6,sp,104
8111376c:	da402c15 	stw	r9,176(sp)
81113770:	db802a15 	stw	r14,168(sp)
81113774:	11126f80 	call	811126f8 <__sprint_r.part.0>
81113778:	da402c17 	ldw	r9,176(sp)
8111377c:	db802a17 	ldw	r14,168(sp)
81113780:	103f761e 	bne	r2,zero,8111355c <__reset+0xfb0f355c>
81113784:	d9401b17 	ldw	r5,108(sp)
81113788:	d8801c17 	ldw	r2,112(sp)
8111378c:	d811883a 	mov	r8,sp
81113790:	29000044 	addi	r4,r5,1
81113794:	003d5b06 	br	81112d04 <__reset+0xfb0f2d04>
81113798:	d9402117 	ldw	r5,132(sp)
8111379c:	d9002017 	ldw	r4,128(sp)
811137a0:	d9801a04 	addi	r6,sp,104
811137a4:	da402c15 	stw	r9,176(sp)
811137a8:	11126f80 	call	811126f8 <__sprint_r.part.0>
811137ac:	da402c17 	ldw	r9,176(sp)
811137b0:	103f6a1e 	bne	r2,zero,8111355c <__reset+0xfb0f355c>
811137b4:	d9401b17 	ldw	r5,108(sp)
811137b8:	d8801c17 	ldw	r2,112(sp)
811137bc:	d811883a 	mov	r8,sp
811137c0:	29000044 	addi	r4,r5,1
811137c4:	003f1006 	br	81113408 <__reset+0xfb0f3408>
811137c8:	1000c31e 	bne	r2,zero,81113ad8 <___vfiprintf_internal_r+0x12cc>
811137cc:	01000044 	movi	r4,1
811137d0:	000b883a 	mov	r5,zero
811137d4:	d811883a 	mov	r8,sp
811137d8:	003f0d06 	br	81113410 <__reset+0xfb0f3410>
811137dc:	d9402117 	ldw	r5,132(sp)
811137e0:	d9002017 	ldw	r4,128(sp)
811137e4:	d9801a04 	addi	r6,sp,104
811137e8:	11126f80 	call	811126f8 <__sprint_r.part.0>
811137ec:	103f5b1e 	bne	r2,zero,8111355c <__reset+0xfb0f355c>
811137f0:	d9001b17 	ldw	r4,108(sp)
811137f4:	d8801c17 	ldw	r2,112(sp)
811137f8:	d811883a 	mov	r8,sp
811137fc:	21000044 	addi	r4,r4,1
81113800:	003d8006 	br	81112e04 <__reset+0xfb0f2e04>
81113804:	012044b4 	movhi	r4,33042
81113808:	21361a04 	addi	r4,r4,-10136
8111380c:	d9002615 	stw	r4,152(sp)
81113810:	d8c02215 	stw	r3,136(sp)
81113814:	1029883a 	mov	r20,r2
81113818:	94c4b03a 	or	r2,r18,r19
8111381c:	103fb21e 	bne	r2,zero,811136e8 <__reset+0xfb0f36e8>
81113820:	0039883a 	mov	fp,zero
81113824:	00800084 	movi	r2,2
81113828:	003e6b06 	br	811131d8 <__reset+0xfb0f31d8>
8111382c:	da802217 	ldw	r10,136(sp)
81113830:	d8001d85 	stb	zero,118(sp)
81113834:	0027883a 	mov	r19,zero
81113838:	50800104 	addi	r2,r10,4
8111383c:	54800017 	ldw	r18,0(r10)
81113840:	483e6016 	blt	r9,zero,811131c4 <__reset+0xfb0f31c4>
81113844:	00ffdfc4 	movi	r3,-129
81113848:	d8802215 	stw	r2,136(sp)
8111384c:	a0e8703a 	and	r20,r20,r3
81113850:	0039883a 	mov	fp,zero
81113854:	903ebb26 	beq	r18,zero,81113344 <__reset+0xfb0f3344>
81113858:	00800244 	movi	r2,9
8111385c:	14bdee36 	bltu	r2,r18,81113018 <__reset+0xfb0f3018>
81113860:	003eba06 	br	8111334c <__reset+0xfb0f334c>
81113864:	00800c04 	movi	r2,48
81113868:	d8c01d45 	stb	r3,117(sp)
8111386c:	d8801d05 	stb	r2,116(sp)
81113870:	d8001d85 	stb	zero,118(sp)
81113874:	a0c00094 	ori	r3,r20,2
81113878:	4800a916 	blt	r9,zero,81113b20 <___vfiprintf_internal_r+0x1314>
8111387c:	00bfdfc4 	movi	r2,-129
81113880:	a096703a 	and	r11,r20,r2
81113884:	5d000094 	ori	r20,r11,2
81113888:	0039883a 	mov	fp,zero
8111388c:	003f9706 	br	811136ec <__reset+0xfb0f36ec>
81113890:	8025883a 	mov	r18,r16
81113894:	003c2e06 	br	81112950 <__reset+0xfb0f2950>
81113898:	00a044b4 	movhi	r2,33042
8111389c:	10b61a04 	addi	r2,r2,-10136
811138a0:	0039883a 	mov	fp,zero
811138a4:	d8802615 	stw	r2,152(sp)
811138a8:	003f9006 	br	811136ec <__reset+0xfb0f36ec>
811138ac:	04a5c83a 	sub	r18,zero,r18
811138b0:	07000b44 	movi	fp,45
811138b4:	9004c03a 	cmpne	r2,r18,zero
811138b8:	04e7c83a 	sub	r19,zero,r19
811138bc:	df001d85 	stb	fp,118(sp)
811138c0:	98a7c83a 	sub	r19,r19,r2
811138c4:	48009f16 	blt	r9,zero,81113b44 <___vfiprintf_internal_r+0x1338>
811138c8:	00bfdfc4 	movi	r2,-129
811138cc:	a0a8703a 	and	r20,r20,r2
811138d0:	003dd006 	br	81113014 <__reset+0xfb0f3014>
811138d4:	70004c26 	beq	r14,zero,81113a08 <___vfiprintf_internal_r+0x11fc>
811138d8:	00800084 	movi	r2,2
811138dc:	d8c01d04 	addi	r3,sp,116
811138e0:	d8c00015 	stw	r3,0(sp)
811138e4:	d8800115 	stw	r2,4(sp)
811138e8:	01000044 	movi	r4,1
811138ec:	d811883a 	mov	r8,sp
811138f0:	003f7306 	br	811136c0 <__reset+0xfb0f36c0>
811138f4:	a080100c 	andi	r2,r20,64
811138f8:	da802217 	ldw	r10,136(sp)
811138fc:	103e0626 	beq	r2,zero,81113118 <__reset+0xfb0f3118>
81113900:	5480000f 	ldh	r18,0(r10)
81113904:	52800104 	addi	r10,r10,4
81113908:	da802215 	stw	r10,136(sp)
8111390c:	9027d7fa 	srai	r19,r18,31
81113910:	9805883a 	mov	r2,r19
81113914:	003db806 	br	81112ff8 <__reset+0xfb0f2ff8>
81113918:	a080040c 	andi	r2,r20,16
8111391c:	1000091e 	bne	r2,zero,81113944 <___vfiprintf_internal_r+0x1138>
81113920:	a2c0100c 	andi	r11,r20,64
81113924:	58000726 	beq	r11,zero,81113944 <___vfiprintf_internal_r+0x1138>
81113928:	da802217 	ldw	r10,136(sp)
8111392c:	50800017 	ldw	r2,0(r10)
81113930:	52800104 	addi	r10,r10,4
81113934:	da802215 	stw	r10,136(sp)
81113938:	da802317 	ldw	r10,140(sp)
8111393c:	1280000d 	sth	r10,0(r2)
81113940:	003be706 	br	811128e0 <__reset+0xfb0f28e0>
81113944:	da802217 	ldw	r10,136(sp)
81113948:	50800017 	ldw	r2,0(r10)
8111394c:	52800104 	addi	r10,r10,4
81113950:	da802215 	stw	r10,136(sp)
81113954:	da802317 	ldw	r10,140(sp)
81113958:	12800015 	stw	r10,0(r2)
8111395c:	003be006 	br	811128e0 <__reset+0xfb0f28e0>
81113960:	a080100c 	andi	r2,r20,64
81113964:	da802217 	ldw	r10,136(sp)
81113968:	10003026 	beq	r2,zero,81113a2c <___vfiprintf_internal_r+0x1220>
8111396c:	5480000b 	ldhu	r18,0(r10)
81113970:	52800104 	addi	r10,r10,4
81113974:	0027883a 	mov	r19,zero
81113978:	da802215 	stw	r10,136(sp)
8111397c:	003d8006 	br	81112f80 <__reset+0xfb0f2f80>
81113980:	80c00007 	ldb	r3,0(r16)
81113984:	003c0006 	br	81112988 <__reset+0xfb0f2988>
81113988:	a080100c 	andi	r2,r20,64
8111398c:	d8001d85 	stb	zero,118(sp)
81113990:	da802217 	ldw	r10,136(sp)
81113994:	1000201e 	bne	r2,zero,81113a18 <___vfiprintf_internal_r+0x120c>
81113998:	50800104 	addi	r2,r10,4
8111399c:	54800017 	ldw	r18,0(r10)
811139a0:	0027883a 	mov	r19,zero
811139a4:	483def0e 	bge	r9,zero,81113164 <__reset+0xfb0f3164>
811139a8:	94c6b03a 	or	r3,r18,r19
811139ac:	d8802215 	stw	r2,136(sp)
811139b0:	183d4e1e 	bne	r3,zero,81112eec <__reset+0xfb0f2eec>
811139b4:	0039883a 	mov	fp,zero
811139b8:	0005883a 	mov	r2,zero
811139bc:	003e0606 	br	811131d8 <__reset+0xfb0f31d8>
811139c0:	d9402117 	ldw	r5,132(sp)
811139c4:	d9002017 	ldw	r4,128(sp)
811139c8:	d9801a04 	addi	r6,sp,104
811139cc:	da402c15 	stw	r9,176(sp)
811139d0:	db802a15 	stw	r14,168(sp)
811139d4:	11126f80 	call	811126f8 <__sprint_r.part.0>
811139d8:	da402c17 	ldw	r9,176(sp)
811139dc:	db802a17 	ldw	r14,168(sp)
811139e0:	103ede1e 	bne	r2,zero,8111355c <__reset+0xfb0f355c>
811139e4:	d9401b17 	ldw	r5,108(sp)
811139e8:	d8801c17 	ldw	r2,112(sp)
811139ec:	d811883a 	mov	r8,sp
811139f0:	29000044 	addi	r4,r5,1
811139f4:	003e7406 	br	811133c8 <__reset+0xfb0f33c8>
811139f8:	00bfffc4 	movi	r2,-1
811139fc:	003c5806 	br	81112b60 <__reset+0xfb0f2b60>
81113a00:	d811883a 	mov	r8,sp
81113a04:	003ee806 	br	811135a8 <__reset+0xfb0f35a8>
81113a08:	000b883a 	mov	r5,zero
81113a0c:	01000044 	movi	r4,1
81113a10:	d811883a 	mov	r8,sp
81113a14:	003e7c06 	br	81113408 <__reset+0xfb0f3408>
81113a18:	50800104 	addi	r2,r10,4
81113a1c:	5480000b 	ldhu	r18,0(r10)
81113a20:	0027883a 	mov	r19,zero
81113a24:	483dcf0e 	bge	r9,zero,81113164 <__reset+0xfb0f3164>
81113a28:	003fdf06 	br	811139a8 <__reset+0xfb0f39a8>
81113a2c:	54800017 	ldw	r18,0(r10)
81113a30:	52800104 	addi	r10,r10,4
81113a34:	0027883a 	mov	r19,zero
81113a38:	da802215 	stw	r10,136(sp)
81113a3c:	003d5006 	br	81112f80 <__reset+0xfb0f2f80>
81113a40:	50800104 	addi	r2,r10,4
81113a44:	5480000b 	ldhu	r18,0(r10)
81113a48:	0027883a 	mov	r19,zero
81113a4c:	483f7d0e 	bge	r9,zero,81113844 <__reset+0xfb0f3844>
81113a50:	003ddc06 	br	811131c4 <__reset+0xfb0f31c4>
81113a54:	d8c02215 	stw	r3,136(sp)
81113a58:	0039883a 	mov	fp,zero
81113a5c:	003ddb06 	br	811131cc <__reset+0xfb0f31cc>
81113a60:	02a044b4 	movhi	r10,33042
81113a64:	52b67a04 	addi	r10,r10,-9752
81113a68:	da802415 	stw	r10,144(sp)
81113a6c:	003e8306 	br	8111347c <__reset+0xfb0f347c>
81113a70:	d8801c17 	ldw	r2,112(sp)
81113a74:	dd002117 	ldw	r20,132(sp)
81113a78:	103eb926 	beq	r2,zero,81113560 <__reset+0xfb0f3560>
81113a7c:	d9002017 	ldw	r4,128(sp)
81113a80:	d9801a04 	addi	r6,sp,104
81113a84:	a00b883a 	mov	r5,r20
81113a88:	11126f80 	call	811126f8 <__sprint_r.part.0>
81113a8c:	003eb406 	br	81113560 <__reset+0xfb0f3560>
81113a90:	80c00043 	ldbu	r3,1(r16)
81113a94:	a5000814 	ori	r20,r20,32
81113a98:	84000044 	addi	r16,r16,1
81113a9c:	18c03fcc 	andi	r3,r3,255
81113aa0:	18c0201c 	xori	r3,r3,128
81113aa4:	18ffe004 	addi	r3,r3,-128
81113aa8:	003bb706 	br	81112988 <__reset+0xfb0f2988>
81113aac:	a809883a 	mov	r4,r21
81113ab0:	d8c02a15 	stw	r3,168(sp)
81113ab4:	da002b15 	stw	r8,172(sp)
81113ab8:	110af500 	call	8110af50 <strlen>
81113abc:	d8c02a17 	ldw	r3,168(sp)
81113ac0:	1027883a 	mov	r19,r2
81113ac4:	df001d83 	ldbu	fp,118(sp)
81113ac8:	d8c02215 	stw	r3,136(sp)
81113acc:	0013883a 	mov	r9,zero
81113ad0:	da002b17 	ldw	r8,172(sp)
81113ad4:	003c4d06 	br	81112c0c <__reset+0xfb0f2c0c>
81113ad8:	d9402117 	ldw	r5,132(sp)
81113adc:	d9002017 	ldw	r4,128(sp)
81113ae0:	d9801a04 	addi	r6,sp,104
81113ae4:	da402c15 	stw	r9,176(sp)
81113ae8:	11126f80 	call	811126f8 <__sprint_r.part.0>
81113aec:	da402c17 	ldw	r9,176(sp)
81113af0:	103e9a1e 	bne	r2,zero,8111355c <__reset+0xfb0f355c>
81113af4:	d9401b17 	ldw	r5,108(sp)
81113af8:	d8801c17 	ldw	r2,112(sp)
81113afc:	d811883a 	mov	r8,sp
81113b00:	29000044 	addi	r4,r5,1
81113b04:	003e4206 	br	81113410 <__reset+0xfb0f3410>
81113b08:	d9401b17 	ldw	r5,108(sp)
81113b0c:	012044b4 	movhi	r4,33042
81113b10:	21367e04 	addi	r4,r4,-9736
81113b14:	d9002415 	stw	r4,144(sp)
81113b18:	29400044 	addi	r5,r5,1
81113b1c:	003c6d06 	br	81112cd4 <__reset+0xfb0f2cd4>
81113b20:	0039883a 	mov	fp,zero
81113b24:	00800084 	movi	r2,2
81113b28:	10803fcc 	andi	r2,r2,255
81113b2c:	01000044 	movi	r4,1
81113b30:	11001e26 	beq	r2,r4,81113bac <___vfiprintf_internal_r+0x13a0>
81113b34:	01000084 	movi	r4,2
81113b38:	11001e1e 	bne	r2,r4,81113bb4 <___vfiprintf_internal_r+0x13a8>
81113b3c:	1829883a 	mov	r20,r3
81113b40:	003eea06 	br	811136ec <__reset+0xfb0f36ec>
81113b44:	a007883a 	mov	r3,r20
81113b48:	00800044 	movi	r2,1
81113b4c:	003ff606 	br	81113b28 <__reset+0xfb0f3b28>
81113b50:	00800184 	movi	r2,6
81113b54:	1240012e 	bgeu	r2,r9,81113b5c <___vfiprintf_internal_r+0x1350>
81113b58:	1013883a 	mov	r9,r2
81113b5c:	4827883a 	mov	r19,r9
81113b60:	4825883a 	mov	r18,r9
81113b64:	48001516 	blt	r9,zero,81113bbc <___vfiprintf_internal_r+0x13b0>
81113b68:	056044b4 	movhi	r21,33042
81113b6c:	d8c02215 	stw	r3,136(sp)
81113b70:	ad761f04 	addi	r21,r21,-10116
81113b74:	003d1406 	br	81112fc8 <__reset+0xfb0f2fc8>
81113b78:	02a044b4 	movhi	r10,33042
81113b7c:	52b67a04 	addi	r10,r10,-9752
81113b80:	da802415 	stw	r10,144(sp)
81113b84:	200d883a 	mov	r6,r4
81113b88:	003c9106 	br	81112dd0 <__reset+0xfb0f2dd0>
81113b8c:	5021883a 	mov	r16,r10
81113b90:	0013883a 	mov	r9,zero
81113b94:	003b7d06 	br	8111298c <__reset+0xfb0f298c>
81113b98:	4827883a 	mov	r19,r9
81113b9c:	df001d83 	ldbu	fp,118(sp)
81113ba0:	d8c02215 	stw	r3,136(sp)
81113ba4:	0013883a 	mov	r9,zero
81113ba8:	003c1806 	br	81112c0c <__reset+0xfb0f2c0c>
81113bac:	1829883a 	mov	r20,r3
81113bb0:	003d1806 	br	81113014 <__reset+0xfb0f3014>
81113bb4:	1829883a 	mov	r20,r3
81113bb8:	003ccd06 	br	81112ef0 <__reset+0xfb0f2ef0>
81113bbc:	0025883a 	mov	r18,zero
81113bc0:	003fe906 	br	81113b68 <__reset+0xfb0f3b68>
81113bc4:	d8802217 	ldw	r2,136(sp)
81113bc8:	80c00043 	ldbu	r3,1(r16)
81113bcc:	5021883a 	mov	r16,r10
81113bd0:	12400017 	ldw	r9,0(r2)
81113bd4:	10800104 	addi	r2,r2,4
81113bd8:	d8802215 	stw	r2,136(sp)
81113bdc:	483faf0e 	bge	r9,zero,81113a9c <__reset+0xfb0f3a9c>
81113be0:	18c03fcc 	andi	r3,r3,255
81113be4:	18c0201c 	xori	r3,r3,128
81113be8:	027fffc4 	movi	r9,-1
81113bec:	18ffe004 	addi	r3,r3,-128
81113bf0:	003b6506 	br	81112988 <__reset+0xfb0f2988>
81113bf4:	d9c01d85 	stb	r7,118(sp)
81113bf8:	003ca006 	br	81112e7c <__reset+0xfb0f2e7c>
81113bfc:	d9c01d85 	stb	r7,118(sp)
81113c00:	003cad06 	br	81112eb8 <__reset+0xfb0f2eb8>
81113c04:	d9c01d85 	stb	r7,118(sp)
81113c08:	003d7d06 	br	81113200 <__reset+0xfb0f3200>
81113c0c:	d9c01d85 	stb	r7,118(sp)
81113c10:	003d5f06 	br	81113190 <__reset+0xfb0f3190>
81113c14:	a080004c 	andi	r2,r20,1
81113c18:	0039883a 	mov	fp,zero
81113c1c:	10000526 	beq	r2,zero,81113c34 <___vfiprintf_internal_r+0x1428>
81113c20:	00800c04 	movi	r2,48
81113c24:	d88019c5 	stb	r2,103(sp)
81113c28:	dcc02717 	ldw	r19,156(sp)
81113c2c:	dd4019c4 	addi	r21,sp,103
81113c30:	003bf606 	br	81112c0c <__reset+0xfb0f2c0c>
81113c34:	0027883a 	mov	r19,zero
81113c38:	dd401a04 	addi	r21,sp,104
81113c3c:	003bf306 	br	81112c0c <__reset+0xfb0f2c0c>
81113c40:	d9c01d85 	stb	r7,118(sp)
81113c44:	003dc806 	br	81113368 <__reset+0xfb0f3368>
81113c48:	d9c01d85 	stb	r7,118(sp)
81113c4c:	003d3a06 	br	81113138 <__reset+0xfb0f3138>
81113c50:	d9c01d85 	stb	r7,118(sp)
81113c54:	003d2a06 	br	81113100 <__reset+0xfb0f3100>
81113c58:	d9c01d85 	stb	r7,118(sp)
81113c5c:	003cde06 	br	81112fd8 <__reset+0xfb0f2fd8>
81113c60:	d9c01d85 	stb	r7,118(sp)
81113c64:	003cbc06 	br	81112f58 <__reset+0xfb0f2f58>

81113c68 <__vfiprintf_internal>:
81113c68:	00a044b4 	movhi	r2,33042
81113c6c:	10be4904 	addi	r2,r2,-1756
81113c70:	300f883a 	mov	r7,r6
81113c74:	280d883a 	mov	r6,r5
81113c78:	200b883a 	mov	r5,r4
81113c7c:	11000017 	ldw	r4,0(r2)
81113c80:	111280c1 	jmpi	8111280c <___vfiprintf_internal_r>

81113c84 <__sbprintf>:
81113c84:	2880030b 	ldhu	r2,12(r5)
81113c88:	2ac01917 	ldw	r11,100(r5)
81113c8c:	2a80038b 	ldhu	r10,14(r5)
81113c90:	2a400717 	ldw	r9,28(r5)
81113c94:	2a000917 	ldw	r8,36(r5)
81113c98:	defee204 	addi	sp,sp,-1144
81113c9c:	00c10004 	movi	r3,1024
81113ca0:	dc011a15 	stw	r16,1128(sp)
81113ca4:	10bfff4c 	andi	r2,r2,65533
81113ca8:	2821883a 	mov	r16,r5
81113cac:	d8cb883a 	add	r5,sp,r3
81113cb0:	dc811c15 	stw	r18,1136(sp)
81113cb4:	dc411b15 	stw	r17,1132(sp)
81113cb8:	dfc11d15 	stw	ra,1140(sp)
81113cbc:	2025883a 	mov	r18,r4
81113cc0:	d881030d 	sth	r2,1036(sp)
81113cc4:	dac11915 	stw	r11,1124(sp)
81113cc8:	da81038d 	sth	r10,1038(sp)
81113ccc:	da410715 	stw	r9,1052(sp)
81113cd0:	da010915 	stw	r8,1060(sp)
81113cd4:	dec10015 	stw	sp,1024(sp)
81113cd8:	dec10415 	stw	sp,1040(sp)
81113cdc:	d8c10215 	stw	r3,1032(sp)
81113ce0:	d8c10515 	stw	r3,1044(sp)
81113ce4:	d8010615 	stw	zero,1048(sp)
81113ce8:	111280c0 	call	8111280c <___vfiprintf_internal_r>
81113cec:	1023883a 	mov	r17,r2
81113cf0:	10000416 	blt	r2,zero,81113d04 <__sbprintf+0x80>
81113cf4:	d9410004 	addi	r5,sp,1024
81113cf8:	9009883a 	mov	r4,r18
81113cfc:	110eeb00 	call	8110eeb0 <_fflush_r>
81113d00:	10000d1e 	bne	r2,zero,81113d38 <__sbprintf+0xb4>
81113d04:	d881030b 	ldhu	r2,1036(sp)
81113d08:	1080100c 	andi	r2,r2,64
81113d0c:	10000326 	beq	r2,zero,81113d1c <__sbprintf+0x98>
81113d10:	8080030b 	ldhu	r2,12(r16)
81113d14:	10801014 	ori	r2,r2,64
81113d18:	8080030d 	sth	r2,12(r16)
81113d1c:	8805883a 	mov	r2,r17
81113d20:	dfc11d17 	ldw	ra,1140(sp)
81113d24:	dc811c17 	ldw	r18,1136(sp)
81113d28:	dc411b17 	ldw	r17,1132(sp)
81113d2c:	dc011a17 	ldw	r16,1128(sp)
81113d30:	dec11e04 	addi	sp,sp,1144
81113d34:	f800283a 	ret
81113d38:	047fffc4 	movi	r17,-1
81113d3c:	003ff106 	br	81113d04 <__reset+0xfb0f3d04>

81113d40 <__swbuf_r>:
81113d40:	defffb04 	addi	sp,sp,-20
81113d44:	dcc00315 	stw	r19,12(sp)
81113d48:	dc800215 	stw	r18,8(sp)
81113d4c:	dc000015 	stw	r16,0(sp)
81113d50:	dfc00415 	stw	ra,16(sp)
81113d54:	dc400115 	stw	r17,4(sp)
81113d58:	2025883a 	mov	r18,r4
81113d5c:	2827883a 	mov	r19,r5
81113d60:	3021883a 	mov	r16,r6
81113d64:	20000226 	beq	r4,zero,81113d70 <__swbuf_r+0x30>
81113d68:	20800e17 	ldw	r2,56(r4)
81113d6c:	10004226 	beq	r2,zero,81113e78 <__swbuf_r+0x138>
81113d70:	80800617 	ldw	r2,24(r16)
81113d74:	8100030b 	ldhu	r4,12(r16)
81113d78:	80800215 	stw	r2,8(r16)
81113d7c:	2080020c 	andi	r2,r4,8
81113d80:	10003626 	beq	r2,zero,81113e5c <__swbuf_r+0x11c>
81113d84:	80c00417 	ldw	r3,16(r16)
81113d88:	18003426 	beq	r3,zero,81113e5c <__swbuf_r+0x11c>
81113d8c:	2088000c 	andi	r2,r4,8192
81113d90:	9c403fcc 	andi	r17,r19,255
81113d94:	10001a26 	beq	r2,zero,81113e00 <__swbuf_r+0xc0>
81113d98:	80800017 	ldw	r2,0(r16)
81113d9c:	81000517 	ldw	r4,20(r16)
81113da0:	10c7c83a 	sub	r3,r2,r3
81113da4:	1900200e 	bge	r3,r4,81113e28 <__swbuf_r+0xe8>
81113da8:	18c00044 	addi	r3,r3,1
81113dac:	81000217 	ldw	r4,8(r16)
81113db0:	11400044 	addi	r5,r2,1
81113db4:	81400015 	stw	r5,0(r16)
81113db8:	213fffc4 	addi	r4,r4,-1
81113dbc:	81000215 	stw	r4,8(r16)
81113dc0:	14c00005 	stb	r19,0(r2)
81113dc4:	80800517 	ldw	r2,20(r16)
81113dc8:	10c01e26 	beq	r2,r3,81113e44 <__swbuf_r+0x104>
81113dcc:	8080030b 	ldhu	r2,12(r16)
81113dd0:	1080004c 	andi	r2,r2,1
81113dd4:	10000226 	beq	r2,zero,81113de0 <__swbuf_r+0xa0>
81113dd8:	00800284 	movi	r2,10
81113ddc:	88801926 	beq	r17,r2,81113e44 <__swbuf_r+0x104>
81113de0:	8805883a 	mov	r2,r17
81113de4:	dfc00417 	ldw	ra,16(sp)
81113de8:	dcc00317 	ldw	r19,12(sp)
81113dec:	dc800217 	ldw	r18,8(sp)
81113df0:	dc400117 	ldw	r17,4(sp)
81113df4:	dc000017 	ldw	r16,0(sp)
81113df8:	dec00504 	addi	sp,sp,20
81113dfc:	f800283a 	ret
81113e00:	81401917 	ldw	r5,100(r16)
81113e04:	00b7ffc4 	movi	r2,-8193
81113e08:	21080014 	ori	r4,r4,8192
81113e0c:	2884703a 	and	r2,r5,r2
81113e10:	80801915 	stw	r2,100(r16)
81113e14:	80800017 	ldw	r2,0(r16)
81113e18:	8100030d 	sth	r4,12(r16)
81113e1c:	81000517 	ldw	r4,20(r16)
81113e20:	10c7c83a 	sub	r3,r2,r3
81113e24:	193fe016 	blt	r3,r4,81113da8 <__reset+0xfb0f3da8>
81113e28:	800b883a 	mov	r5,r16
81113e2c:	9009883a 	mov	r4,r18
81113e30:	110eeb00 	call	8110eeb0 <_fflush_r>
81113e34:	1000071e 	bne	r2,zero,81113e54 <__swbuf_r+0x114>
81113e38:	80800017 	ldw	r2,0(r16)
81113e3c:	00c00044 	movi	r3,1
81113e40:	003fda06 	br	81113dac <__reset+0xfb0f3dac>
81113e44:	800b883a 	mov	r5,r16
81113e48:	9009883a 	mov	r4,r18
81113e4c:	110eeb00 	call	8110eeb0 <_fflush_r>
81113e50:	103fe326 	beq	r2,zero,81113de0 <__reset+0xfb0f3de0>
81113e54:	00bfffc4 	movi	r2,-1
81113e58:	003fe206 	br	81113de4 <__reset+0xfb0f3de4>
81113e5c:	800b883a 	mov	r5,r16
81113e60:	9009883a 	mov	r4,r18
81113e64:	110d2b80 	call	8110d2b8 <__swsetup_r>
81113e68:	103ffa1e 	bne	r2,zero,81113e54 <__reset+0xfb0f3e54>
81113e6c:	8100030b 	ldhu	r4,12(r16)
81113e70:	80c00417 	ldw	r3,16(r16)
81113e74:	003fc506 	br	81113d8c <__reset+0xfb0f3d8c>
81113e78:	110f28c0 	call	8110f28c <__sinit>
81113e7c:	003fbc06 	br	81113d70 <__reset+0xfb0f3d70>

81113e80 <__swbuf>:
81113e80:	00a044b4 	movhi	r2,33042
81113e84:	10be4904 	addi	r2,r2,-1756
81113e88:	280d883a 	mov	r6,r5
81113e8c:	200b883a 	mov	r5,r4
81113e90:	11000017 	ldw	r4,0(r2)
81113e94:	1113d401 	jmpi	81113d40 <__swbuf_r>

81113e98 <_write_r>:
81113e98:	defffd04 	addi	sp,sp,-12
81113e9c:	2805883a 	mov	r2,r5
81113ea0:	dc000015 	stw	r16,0(sp)
81113ea4:	042044b4 	movhi	r16,33042
81113ea8:	dc400115 	stw	r17,4(sp)
81113eac:	300b883a 	mov	r5,r6
81113eb0:	843e8204 	addi	r16,r16,-1528
81113eb4:	2023883a 	mov	r17,r4
81113eb8:	380d883a 	mov	r6,r7
81113ebc:	1009883a 	mov	r4,r2
81113ec0:	dfc00215 	stw	ra,8(sp)
81113ec4:	80000015 	stw	zero,0(r16)
81113ec8:	11180280 	call	81118028 <write>
81113ecc:	00ffffc4 	movi	r3,-1
81113ed0:	10c00526 	beq	r2,r3,81113ee8 <_write_r+0x50>
81113ed4:	dfc00217 	ldw	ra,8(sp)
81113ed8:	dc400117 	ldw	r17,4(sp)
81113edc:	dc000017 	ldw	r16,0(sp)
81113ee0:	dec00304 	addi	sp,sp,12
81113ee4:	f800283a 	ret
81113ee8:	80c00017 	ldw	r3,0(r16)
81113eec:	183ff926 	beq	r3,zero,81113ed4 <__reset+0xfb0f3ed4>
81113ef0:	88c00015 	stw	r3,0(r17)
81113ef4:	003ff706 	br	81113ed4 <__reset+0xfb0f3ed4>

81113ef8 <_close_r>:
81113ef8:	defffd04 	addi	sp,sp,-12
81113efc:	dc000015 	stw	r16,0(sp)
81113f00:	042044b4 	movhi	r16,33042
81113f04:	dc400115 	stw	r17,4(sp)
81113f08:	843e8204 	addi	r16,r16,-1528
81113f0c:	2023883a 	mov	r17,r4
81113f10:	2809883a 	mov	r4,r5
81113f14:	dfc00215 	stw	ra,8(sp)
81113f18:	80000015 	stw	zero,0(r16)
81113f1c:	11173280 	call	81117328 <close>
81113f20:	00ffffc4 	movi	r3,-1
81113f24:	10c00526 	beq	r2,r3,81113f3c <_close_r+0x44>
81113f28:	dfc00217 	ldw	ra,8(sp)
81113f2c:	dc400117 	ldw	r17,4(sp)
81113f30:	dc000017 	ldw	r16,0(sp)
81113f34:	dec00304 	addi	sp,sp,12
81113f38:	f800283a 	ret
81113f3c:	80c00017 	ldw	r3,0(r16)
81113f40:	183ff926 	beq	r3,zero,81113f28 <__reset+0xfb0f3f28>
81113f44:	88c00015 	stw	r3,0(r17)
81113f48:	003ff706 	br	81113f28 <__reset+0xfb0f3f28>

81113f4c <_calloc_r>:
81113f4c:	298b383a 	mul	r5,r5,r6
81113f50:	defffe04 	addi	sp,sp,-8
81113f54:	dfc00115 	stw	ra,4(sp)
81113f58:	dc000015 	stw	r16,0(sp)
81113f5c:	110ffec0 	call	8110ffec <_malloc_r>
81113f60:	10002926 	beq	r2,zero,81114008 <_calloc_r+0xbc>
81113f64:	11bfff17 	ldw	r6,-4(r2)
81113f68:	1021883a 	mov	r16,r2
81113f6c:	00bfff04 	movi	r2,-4
81113f70:	308c703a 	and	r6,r6,r2
81113f74:	00c00904 	movi	r3,36
81113f78:	308d883a 	add	r6,r6,r2
81113f7c:	19801636 	bltu	r3,r6,81113fd8 <_calloc_r+0x8c>
81113f80:	008004c4 	movi	r2,19
81113f84:	11800b2e 	bgeu	r2,r6,81113fb4 <_calloc_r+0x68>
81113f88:	80000015 	stw	zero,0(r16)
81113f8c:	80000115 	stw	zero,4(r16)
81113f90:	008006c4 	movi	r2,27
81113f94:	11801a2e 	bgeu	r2,r6,81114000 <_calloc_r+0xb4>
81113f98:	80000215 	stw	zero,8(r16)
81113f9c:	80000315 	stw	zero,12(r16)
81113fa0:	30c0151e 	bne	r6,r3,81113ff8 <_calloc_r+0xac>
81113fa4:	80000415 	stw	zero,16(r16)
81113fa8:	80800604 	addi	r2,r16,24
81113fac:	80000515 	stw	zero,20(r16)
81113fb0:	00000106 	br	81113fb8 <_calloc_r+0x6c>
81113fb4:	8005883a 	mov	r2,r16
81113fb8:	10000015 	stw	zero,0(r2)
81113fbc:	10000115 	stw	zero,4(r2)
81113fc0:	10000215 	stw	zero,8(r2)
81113fc4:	8005883a 	mov	r2,r16
81113fc8:	dfc00117 	ldw	ra,4(sp)
81113fcc:	dc000017 	ldw	r16,0(sp)
81113fd0:	dec00204 	addi	sp,sp,8
81113fd4:	f800283a 	ret
81113fd8:	000b883a 	mov	r5,zero
81113fdc:	8009883a 	mov	r4,r16
81113fe0:	1110a380 	call	81110a38 <memset>
81113fe4:	8005883a 	mov	r2,r16
81113fe8:	dfc00117 	ldw	ra,4(sp)
81113fec:	dc000017 	ldw	r16,0(sp)
81113ff0:	dec00204 	addi	sp,sp,8
81113ff4:	f800283a 	ret
81113ff8:	80800404 	addi	r2,r16,16
81113ffc:	003fee06 	br	81113fb8 <__reset+0xfb0f3fb8>
81114000:	80800204 	addi	r2,r16,8
81114004:	003fec06 	br	81113fb8 <__reset+0xfb0f3fb8>
81114008:	0005883a 	mov	r2,zero
8111400c:	003fee06 	br	81113fc8 <__reset+0xfb0f3fc8>

81114010 <_fclose_r>:
81114010:	28003926 	beq	r5,zero,811140f8 <_fclose_r+0xe8>
81114014:	defffc04 	addi	sp,sp,-16
81114018:	dc400115 	stw	r17,4(sp)
8111401c:	dc000015 	stw	r16,0(sp)
81114020:	dfc00315 	stw	ra,12(sp)
81114024:	dc800215 	stw	r18,8(sp)
81114028:	2023883a 	mov	r17,r4
8111402c:	2821883a 	mov	r16,r5
81114030:	20000226 	beq	r4,zero,8111403c <_fclose_r+0x2c>
81114034:	20800e17 	ldw	r2,56(r4)
81114038:	10002726 	beq	r2,zero,811140d8 <_fclose_r+0xc8>
8111403c:	8080030f 	ldh	r2,12(r16)
81114040:	1000071e 	bne	r2,zero,81114060 <_fclose_r+0x50>
81114044:	0005883a 	mov	r2,zero
81114048:	dfc00317 	ldw	ra,12(sp)
8111404c:	dc800217 	ldw	r18,8(sp)
81114050:	dc400117 	ldw	r17,4(sp)
81114054:	dc000017 	ldw	r16,0(sp)
81114058:	dec00404 	addi	sp,sp,16
8111405c:	f800283a 	ret
81114060:	800b883a 	mov	r5,r16
81114064:	8809883a 	mov	r4,r17
81114068:	110ec940 	call	8110ec94 <__sflush_r>
8111406c:	1025883a 	mov	r18,r2
81114070:	80800b17 	ldw	r2,44(r16)
81114074:	10000426 	beq	r2,zero,81114088 <_fclose_r+0x78>
81114078:	81400717 	ldw	r5,28(r16)
8111407c:	8809883a 	mov	r4,r17
81114080:	103ee83a 	callr	r2
81114084:	10001616 	blt	r2,zero,811140e0 <_fclose_r+0xd0>
81114088:	8080030b 	ldhu	r2,12(r16)
8111408c:	1080200c 	andi	r2,r2,128
81114090:	1000151e 	bne	r2,zero,811140e8 <_fclose_r+0xd8>
81114094:	81400c17 	ldw	r5,48(r16)
81114098:	28000526 	beq	r5,zero,811140b0 <_fclose_r+0xa0>
8111409c:	80801004 	addi	r2,r16,64
811140a0:	28800226 	beq	r5,r2,811140ac <_fclose_r+0x9c>
811140a4:	8809883a 	mov	r4,r17
811140a8:	110f4000 	call	8110f400 <_free_r>
811140ac:	80000c15 	stw	zero,48(r16)
811140b0:	81401117 	ldw	r5,68(r16)
811140b4:	28000326 	beq	r5,zero,811140c4 <_fclose_r+0xb4>
811140b8:	8809883a 	mov	r4,r17
811140bc:	110f4000 	call	8110f400 <_free_r>
811140c0:	80001115 	stw	zero,68(r16)
811140c4:	110f29c0 	call	8110f29c <__sfp_lock_acquire>
811140c8:	8000030d 	sth	zero,12(r16)
811140cc:	110f2a00 	call	8110f2a0 <__sfp_lock_release>
811140d0:	9005883a 	mov	r2,r18
811140d4:	003fdc06 	br	81114048 <__reset+0xfb0f4048>
811140d8:	110f28c0 	call	8110f28c <__sinit>
811140dc:	003fd706 	br	8111403c <__reset+0xfb0f403c>
811140e0:	04bfffc4 	movi	r18,-1
811140e4:	003fe806 	br	81114088 <__reset+0xfb0f4088>
811140e8:	81400417 	ldw	r5,16(r16)
811140ec:	8809883a 	mov	r4,r17
811140f0:	110f4000 	call	8110f400 <_free_r>
811140f4:	003fe706 	br	81114094 <__reset+0xfb0f4094>
811140f8:	0005883a 	mov	r2,zero
811140fc:	f800283a 	ret

81114100 <fclose>:
81114100:	00a044b4 	movhi	r2,33042
81114104:	10be4904 	addi	r2,r2,-1756
81114108:	200b883a 	mov	r5,r4
8111410c:	11000017 	ldw	r4,0(r2)
81114110:	11140101 	jmpi	81114010 <_fclose_r>

81114114 <__fputwc>:
81114114:	defff804 	addi	sp,sp,-32
81114118:	dcc00415 	stw	r19,16(sp)
8111411c:	dc800315 	stw	r18,12(sp)
81114120:	dc000115 	stw	r16,4(sp)
81114124:	dfc00715 	stw	ra,28(sp)
81114128:	dd400615 	stw	r21,24(sp)
8111412c:	dd000515 	stw	r20,20(sp)
81114130:	dc400215 	stw	r17,8(sp)
81114134:	2027883a 	mov	r19,r4
81114138:	2825883a 	mov	r18,r5
8111413c:	3021883a 	mov	r16,r6
81114140:	110fddc0 	call	8110fddc <__locale_mb_cur_max>
81114144:	00c00044 	movi	r3,1
81114148:	10c03e26 	beq	r2,r3,81114244 <__fputwc+0x130>
8111414c:	81c01704 	addi	r7,r16,92
81114150:	900d883a 	mov	r6,r18
81114154:	d80b883a 	mov	r5,sp
81114158:	9809883a 	mov	r4,r19
8111415c:	111448c0 	call	8111448c <_wcrtomb_r>
81114160:	1029883a 	mov	r20,r2
81114164:	00bfffc4 	movi	r2,-1
81114168:	a0802026 	beq	r20,r2,811141ec <__fputwc+0xd8>
8111416c:	d9400003 	ldbu	r5,0(sp)
81114170:	a0001c26 	beq	r20,zero,811141e4 <__fputwc+0xd0>
81114174:	0023883a 	mov	r17,zero
81114178:	05400284 	movi	r21,10
8111417c:	00000906 	br	811141a4 <__fputwc+0x90>
81114180:	80800017 	ldw	r2,0(r16)
81114184:	11400005 	stb	r5,0(r2)
81114188:	80c00017 	ldw	r3,0(r16)
8111418c:	18c00044 	addi	r3,r3,1
81114190:	80c00015 	stw	r3,0(r16)
81114194:	8c400044 	addi	r17,r17,1
81114198:	dc45883a 	add	r2,sp,r17
8111419c:	8d00112e 	bgeu	r17,r20,811141e4 <__fputwc+0xd0>
811141a0:	11400003 	ldbu	r5,0(r2)
811141a4:	80c00217 	ldw	r3,8(r16)
811141a8:	18ffffc4 	addi	r3,r3,-1
811141ac:	80c00215 	stw	r3,8(r16)
811141b0:	183ff30e 	bge	r3,zero,81114180 <__reset+0xfb0f4180>
811141b4:	80800617 	ldw	r2,24(r16)
811141b8:	18801916 	blt	r3,r2,81114220 <__fputwc+0x10c>
811141bc:	80800017 	ldw	r2,0(r16)
811141c0:	11400005 	stb	r5,0(r2)
811141c4:	80800017 	ldw	r2,0(r16)
811141c8:	10c00003 	ldbu	r3,0(r2)
811141cc:	10800044 	addi	r2,r2,1
811141d0:	1d402326 	beq	r3,r21,81114260 <__fputwc+0x14c>
811141d4:	80800015 	stw	r2,0(r16)
811141d8:	8c400044 	addi	r17,r17,1
811141dc:	dc45883a 	add	r2,sp,r17
811141e0:	8d3fef36 	bltu	r17,r20,811141a0 <__reset+0xfb0f41a0>
811141e4:	9005883a 	mov	r2,r18
811141e8:	00000406 	br	811141fc <__fputwc+0xe8>
811141ec:	80c0030b 	ldhu	r3,12(r16)
811141f0:	a005883a 	mov	r2,r20
811141f4:	18c01014 	ori	r3,r3,64
811141f8:	80c0030d 	sth	r3,12(r16)
811141fc:	dfc00717 	ldw	ra,28(sp)
81114200:	dd400617 	ldw	r21,24(sp)
81114204:	dd000517 	ldw	r20,20(sp)
81114208:	dcc00417 	ldw	r19,16(sp)
8111420c:	dc800317 	ldw	r18,12(sp)
81114210:	dc400217 	ldw	r17,8(sp)
81114214:	dc000117 	ldw	r16,4(sp)
81114218:	dec00804 	addi	sp,sp,32
8111421c:	f800283a 	ret
81114220:	800d883a 	mov	r6,r16
81114224:	29403fcc 	andi	r5,r5,255
81114228:	9809883a 	mov	r4,r19
8111422c:	1113d400 	call	81113d40 <__swbuf_r>
81114230:	10bfffe0 	cmpeqi	r2,r2,-1
81114234:	10803fcc 	andi	r2,r2,255
81114238:	103fd626 	beq	r2,zero,81114194 <__reset+0xfb0f4194>
8111423c:	00bfffc4 	movi	r2,-1
81114240:	003fee06 	br	811141fc <__reset+0xfb0f41fc>
81114244:	90ffffc4 	addi	r3,r18,-1
81114248:	01003f84 	movi	r4,254
8111424c:	20ffbf36 	bltu	r4,r3,8111414c <__reset+0xfb0f414c>
81114250:	900b883a 	mov	r5,r18
81114254:	dc800005 	stb	r18,0(sp)
81114258:	1029883a 	mov	r20,r2
8111425c:	003fc506 	br	81114174 <__reset+0xfb0f4174>
81114260:	800d883a 	mov	r6,r16
81114264:	a80b883a 	mov	r5,r21
81114268:	9809883a 	mov	r4,r19
8111426c:	1113d400 	call	81113d40 <__swbuf_r>
81114270:	10bfffe0 	cmpeqi	r2,r2,-1
81114274:	003fef06 	br	81114234 <__reset+0xfb0f4234>

81114278 <_fputwc_r>:
81114278:	3080030b 	ldhu	r2,12(r6)
8111427c:	10c8000c 	andi	r3,r2,8192
81114280:	1800051e 	bne	r3,zero,81114298 <_fputwc_r+0x20>
81114284:	30c01917 	ldw	r3,100(r6)
81114288:	10880014 	ori	r2,r2,8192
8111428c:	3080030d 	sth	r2,12(r6)
81114290:	18880014 	ori	r2,r3,8192
81114294:	30801915 	stw	r2,100(r6)
81114298:	11141141 	jmpi	81114114 <__fputwc>

8111429c <fputwc>:
8111429c:	00a044b4 	movhi	r2,33042
811142a0:	defffc04 	addi	sp,sp,-16
811142a4:	10be4904 	addi	r2,r2,-1756
811142a8:	dc000115 	stw	r16,4(sp)
811142ac:	14000017 	ldw	r16,0(r2)
811142b0:	dc400215 	stw	r17,8(sp)
811142b4:	dfc00315 	stw	ra,12(sp)
811142b8:	2023883a 	mov	r17,r4
811142bc:	80000226 	beq	r16,zero,811142c8 <fputwc+0x2c>
811142c0:	80800e17 	ldw	r2,56(r16)
811142c4:	10001026 	beq	r2,zero,81114308 <fputwc+0x6c>
811142c8:	2880030b 	ldhu	r2,12(r5)
811142cc:	10c8000c 	andi	r3,r2,8192
811142d0:	1800051e 	bne	r3,zero,811142e8 <fputwc+0x4c>
811142d4:	28c01917 	ldw	r3,100(r5)
811142d8:	10880014 	ori	r2,r2,8192
811142dc:	2880030d 	sth	r2,12(r5)
811142e0:	18880014 	ori	r2,r3,8192
811142e4:	28801915 	stw	r2,100(r5)
811142e8:	280d883a 	mov	r6,r5
811142ec:	8009883a 	mov	r4,r16
811142f0:	880b883a 	mov	r5,r17
811142f4:	dfc00317 	ldw	ra,12(sp)
811142f8:	dc400217 	ldw	r17,8(sp)
811142fc:	dc000117 	ldw	r16,4(sp)
81114300:	dec00404 	addi	sp,sp,16
81114304:	11141141 	jmpi	81114114 <__fputwc>
81114308:	8009883a 	mov	r4,r16
8111430c:	d9400015 	stw	r5,0(sp)
81114310:	110f28c0 	call	8110f28c <__sinit>
81114314:	d9400017 	ldw	r5,0(sp)
81114318:	003feb06 	br	811142c8 <__reset+0xfb0f42c8>

8111431c <_fstat_r>:
8111431c:	defffd04 	addi	sp,sp,-12
81114320:	2805883a 	mov	r2,r5
81114324:	dc000015 	stw	r16,0(sp)
81114328:	042044b4 	movhi	r16,33042
8111432c:	dc400115 	stw	r17,4(sp)
81114330:	843e8204 	addi	r16,r16,-1528
81114334:	2023883a 	mov	r17,r4
81114338:	300b883a 	mov	r5,r6
8111433c:	1009883a 	mov	r4,r2
81114340:	dfc00215 	stw	ra,8(sp)
81114344:	80000015 	stw	zero,0(r16)
81114348:	11174800 	call	81117480 <fstat>
8111434c:	00ffffc4 	movi	r3,-1
81114350:	10c00526 	beq	r2,r3,81114368 <_fstat_r+0x4c>
81114354:	dfc00217 	ldw	ra,8(sp)
81114358:	dc400117 	ldw	r17,4(sp)
8111435c:	dc000017 	ldw	r16,0(sp)
81114360:	dec00304 	addi	sp,sp,12
81114364:	f800283a 	ret
81114368:	80c00017 	ldw	r3,0(r16)
8111436c:	183ff926 	beq	r3,zero,81114354 <__reset+0xfb0f4354>
81114370:	88c00015 	stw	r3,0(r17)
81114374:	003ff706 	br	81114354 <__reset+0xfb0f4354>

81114378 <_isatty_r>:
81114378:	defffd04 	addi	sp,sp,-12
8111437c:	dc000015 	stw	r16,0(sp)
81114380:	042044b4 	movhi	r16,33042
81114384:	dc400115 	stw	r17,4(sp)
81114388:	843e8204 	addi	r16,r16,-1528
8111438c:	2023883a 	mov	r17,r4
81114390:	2809883a 	mov	r4,r5
81114394:	dfc00215 	stw	ra,8(sp)
81114398:	80000015 	stw	zero,0(r16)
8111439c:	11176ec0 	call	811176ec <isatty>
811143a0:	00ffffc4 	movi	r3,-1
811143a4:	10c00526 	beq	r2,r3,811143bc <_isatty_r+0x44>
811143a8:	dfc00217 	ldw	ra,8(sp)
811143ac:	dc400117 	ldw	r17,4(sp)
811143b0:	dc000017 	ldw	r16,0(sp)
811143b4:	dec00304 	addi	sp,sp,12
811143b8:	f800283a 	ret
811143bc:	80c00017 	ldw	r3,0(r16)
811143c0:	183ff926 	beq	r3,zero,811143a8 <__reset+0xfb0f43a8>
811143c4:	88c00015 	stw	r3,0(r17)
811143c8:	003ff706 	br	811143a8 <__reset+0xfb0f43a8>

811143cc <_lseek_r>:
811143cc:	defffd04 	addi	sp,sp,-12
811143d0:	2805883a 	mov	r2,r5
811143d4:	dc000015 	stw	r16,0(sp)
811143d8:	042044b4 	movhi	r16,33042
811143dc:	dc400115 	stw	r17,4(sp)
811143e0:	300b883a 	mov	r5,r6
811143e4:	843e8204 	addi	r16,r16,-1528
811143e8:	2023883a 	mov	r17,r4
811143ec:	380d883a 	mov	r6,r7
811143f0:	1009883a 	mov	r4,r2
811143f4:	dfc00215 	stw	ra,8(sp)
811143f8:	80000015 	stw	zero,0(r16)
811143fc:	11177cc0 	call	811177cc <lseek>
81114400:	00ffffc4 	movi	r3,-1
81114404:	10c00526 	beq	r2,r3,8111441c <_lseek_r+0x50>
81114408:	dfc00217 	ldw	ra,8(sp)
8111440c:	dc400117 	ldw	r17,4(sp)
81114410:	dc000017 	ldw	r16,0(sp)
81114414:	dec00304 	addi	sp,sp,12
81114418:	f800283a 	ret
8111441c:	80c00017 	ldw	r3,0(r16)
81114420:	183ff926 	beq	r3,zero,81114408 <__reset+0xfb0f4408>
81114424:	88c00015 	stw	r3,0(r17)
81114428:	003ff706 	br	81114408 <__reset+0xfb0f4408>

8111442c <_read_r>:
8111442c:	defffd04 	addi	sp,sp,-12
81114430:	2805883a 	mov	r2,r5
81114434:	dc000015 	stw	r16,0(sp)
81114438:	042044b4 	movhi	r16,33042
8111443c:	dc400115 	stw	r17,4(sp)
81114440:	300b883a 	mov	r5,r6
81114444:	843e8204 	addi	r16,r16,-1528
81114448:	2023883a 	mov	r17,r4
8111444c:	380d883a 	mov	r6,r7
81114450:	1009883a 	mov	r4,r2
81114454:	dfc00215 	stw	ra,8(sp)
81114458:	80000015 	stw	zero,0(r16)
8111445c:	1117c080 	call	81117c08 <read>
81114460:	00ffffc4 	movi	r3,-1
81114464:	10c00526 	beq	r2,r3,8111447c <_read_r+0x50>
81114468:	dfc00217 	ldw	ra,8(sp)
8111446c:	dc400117 	ldw	r17,4(sp)
81114470:	dc000017 	ldw	r16,0(sp)
81114474:	dec00304 	addi	sp,sp,12
81114478:	f800283a 	ret
8111447c:	80c00017 	ldw	r3,0(r16)
81114480:	183ff926 	beq	r3,zero,81114468 <__reset+0xfb0f4468>
81114484:	88c00015 	stw	r3,0(r17)
81114488:	003ff706 	br	81114468 <__reset+0xfb0f4468>

8111448c <_wcrtomb_r>:
8111448c:	defff604 	addi	sp,sp,-40
81114490:	00a044b4 	movhi	r2,33042
81114494:	dc800815 	stw	r18,32(sp)
81114498:	dc400715 	stw	r17,28(sp)
8111449c:	dc000615 	stw	r16,24(sp)
811144a0:	10be4d04 	addi	r2,r2,-1740
811144a4:	dfc00915 	stw	ra,36(sp)
811144a8:	2021883a 	mov	r16,r4
811144ac:	3823883a 	mov	r17,r7
811144b0:	14800017 	ldw	r18,0(r2)
811144b4:	28001426 	beq	r5,zero,81114508 <_wcrtomb_r+0x7c>
811144b8:	d9400415 	stw	r5,16(sp)
811144bc:	d9800515 	stw	r6,20(sp)
811144c0:	110fdd00 	call	8110fdd0 <__locale_charset>
811144c4:	d9800517 	ldw	r6,20(sp)
811144c8:	d9400417 	ldw	r5,16(sp)
811144cc:	100f883a 	mov	r7,r2
811144d0:	dc400015 	stw	r17,0(sp)
811144d4:	8009883a 	mov	r4,r16
811144d8:	903ee83a 	callr	r18
811144dc:	00ffffc4 	movi	r3,-1
811144e0:	10c0031e 	bne	r2,r3,811144f0 <_wcrtomb_r+0x64>
811144e4:	88000015 	stw	zero,0(r17)
811144e8:	00c02284 	movi	r3,138
811144ec:	80c00015 	stw	r3,0(r16)
811144f0:	dfc00917 	ldw	ra,36(sp)
811144f4:	dc800817 	ldw	r18,32(sp)
811144f8:	dc400717 	ldw	r17,28(sp)
811144fc:	dc000617 	ldw	r16,24(sp)
81114500:	dec00a04 	addi	sp,sp,40
81114504:	f800283a 	ret
81114508:	110fdd00 	call	8110fdd0 <__locale_charset>
8111450c:	100f883a 	mov	r7,r2
81114510:	dc400015 	stw	r17,0(sp)
81114514:	000d883a 	mov	r6,zero
81114518:	d9400104 	addi	r5,sp,4
8111451c:	8009883a 	mov	r4,r16
81114520:	903ee83a 	callr	r18
81114524:	003fed06 	br	811144dc <__reset+0xfb0f44dc>

81114528 <wcrtomb>:
81114528:	defff604 	addi	sp,sp,-40
8111452c:	00a044b4 	movhi	r2,33042
81114530:	dc800615 	stw	r18,24(sp)
81114534:	dc400515 	stw	r17,20(sp)
81114538:	10be4904 	addi	r2,r2,-1756
8111453c:	dfc00915 	stw	ra,36(sp)
81114540:	dd000815 	stw	r20,32(sp)
81114544:	dcc00715 	stw	r19,28(sp)
81114548:	dc000415 	stw	r16,16(sp)
8111454c:	3025883a 	mov	r18,r6
81114550:	14400017 	ldw	r17,0(r2)
81114554:	20001926 	beq	r4,zero,811145bc <wcrtomb+0x94>
81114558:	00a044b4 	movhi	r2,33042
8111455c:	10be4d04 	addi	r2,r2,-1740
81114560:	15000017 	ldw	r20,0(r2)
81114564:	2021883a 	mov	r16,r4
81114568:	2827883a 	mov	r19,r5
8111456c:	110fdd00 	call	8110fdd0 <__locale_charset>
81114570:	100f883a 	mov	r7,r2
81114574:	dc800015 	stw	r18,0(sp)
81114578:	980d883a 	mov	r6,r19
8111457c:	800b883a 	mov	r5,r16
81114580:	8809883a 	mov	r4,r17
81114584:	a03ee83a 	callr	r20
81114588:	00ffffc4 	movi	r3,-1
8111458c:	10c0031e 	bne	r2,r3,8111459c <wcrtomb+0x74>
81114590:	90000015 	stw	zero,0(r18)
81114594:	00c02284 	movi	r3,138
81114598:	88c00015 	stw	r3,0(r17)
8111459c:	dfc00917 	ldw	ra,36(sp)
811145a0:	dd000817 	ldw	r20,32(sp)
811145a4:	dcc00717 	ldw	r19,28(sp)
811145a8:	dc800617 	ldw	r18,24(sp)
811145ac:	dc400517 	ldw	r17,20(sp)
811145b0:	dc000417 	ldw	r16,16(sp)
811145b4:	dec00a04 	addi	sp,sp,40
811145b8:	f800283a 	ret
811145bc:	00a044b4 	movhi	r2,33042
811145c0:	10be4d04 	addi	r2,r2,-1740
811145c4:	14000017 	ldw	r16,0(r2)
811145c8:	110fdd00 	call	8110fdd0 <__locale_charset>
811145cc:	100f883a 	mov	r7,r2
811145d0:	dc800015 	stw	r18,0(sp)
811145d4:	000d883a 	mov	r6,zero
811145d8:	d9400104 	addi	r5,sp,4
811145dc:	8809883a 	mov	r4,r17
811145e0:	803ee83a 	callr	r16
811145e4:	003fe806 	br	81114588 <__reset+0xfb0f4588>

811145e8 <__ascii_wctomb>:
811145e8:	28000526 	beq	r5,zero,81114600 <__ascii_wctomb+0x18>
811145ec:	00803fc4 	movi	r2,255
811145f0:	11800536 	bltu	r2,r6,81114608 <__ascii_wctomb+0x20>
811145f4:	29800005 	stb	r6,0(r5)
811145f8:	00800044 	movi	r2,1
811145fc:	f800283a 	ret
81114600:	0005883a 	mov	r2,zero
81114604:	f800283a 	ret
81114608:	00802284 	movi	r2,138
8111460c:	20800015 	stw	r2,0(r4)
81114610:	00bfffc4 	movi	r2,-1
81114614:	f800283a 	ret

81114618 <_wctomb_r>:
81114618:	00a044b4 	movhi	r2,33042
8111461c:	defff904 	addi	sp,sp,-28
81114620:	10be4d04 	addi	r2,r2,-1740
81114624:	dfc00615 	stw	ra,24(sp)
81114628:	dc400515 	stw	r17,20(sp)
8111462c:	dc000415 	stw	r16,16(sp)
81114630:	3823883a 	mov	r17,r7
81114634:	14000017 	ldw	r16,0(r2)
81114638:	d9000115 	stw	r4,4(sp)
8111463c:	d9400215 	stw	r5,8(sp)
81114640:	d9800315 	stw	r6,12(sp)
81114644:	110fdd00 	call	8110fdd0 <__locale_charset>
81114648:	d9800317 	ldw	r6,12(sp)
8111464c:	d9400217 	ldw	r5,8(sp)
81114650:	d9000117 	ldw	r4,4(sp)
81114654:	100f883a 	mov	r7,r2
81114658:	dc400015 	stw	r17,0(sp)
8111465c:	803ee83a 	callr	r16
81114660:	dfc00617 	ldw	ra,24(sp)
81114664:	dc400517 	ldw	r17,20(sp)
81114668:	dc000417 	ldw	r16,16(sp)
8111466c:	dec00704 	addi	sp,sp,28
81114670:	f800283a 	ret

81114674 <__udivdi3>:
81114674:	defff504 	addi	sp,sp,-44
81114678:	dcc00415 	stw	r19,16(sp)
8111467c:	dc000115 	stw	r16,4(sp)
81114680:	dfc00a15 	stw	ra,40(sp)
81114684:	df000915 	stw	fp,36(sp)
81114688:	ddc00815 	stw	r23,32(sp)
8111468c:	dd800715 	stw	r22,28(sp)
81114690:	dd400615 	stw	r21,24(sp)
81114694:	dd000515 	stw	r20,20(sp)
81114698:	dc800315 	stw	r18,12(sp)
8111469c:	dc400215 	stw	r17,8(sp)
811146a0:	2027883a 	mov	r19,r4
811146a4:	2821883a 	mov	r16,r5
811146a8:	3800411e 	bne	r7,zero,811147b0 <__udivdi3+0x13c>
811146ac:	3023883a 	mov	r17,r6
811146b0:	2025883a 	mov	r18,r4
811146b4:	2980522e 	bgeu	r5,r6,81114800 <__udivdi3+0x18c>
811146b8:	00bfffd4 	movui	r2,65535
811146bc:	282d883a 	mov	r22,r5
811146c0:	1180a836 	bltu	r2,r6,81114964 <__udivdi3+0x2f0>
811146c4:	00803fc4 	movi	r2,255
811146c8:	1185803a 	cmpltu	r2,r2,r6
811146cc:	100490fa 	slli	r2,r2,3
811146d0:	3086d83a 	srl	r3,r6,r2
811146d4:	012044b4 	movhi	r4,33042
811146d8:	2135cec4 	addi	r4,r4,-10437
811146dc:	20c7883a 	add	r3,r4,r3
811146e0:	18c00003 	ldbu	r3,0(r3)
811146e4:	1885883a 	add	r2,r3,r2
811146e8:	00c00804 	movi	r3,32
811146ec:	1887c83a 	sub	r3,r3,r2
811146f0:	18000526 	beq	r3,zero,81114708 <__udivdi3+0x94>
811146f4:	80e0983a 	sll	r16,r16,r3
811146f8:	9884d83a 	srl	r2,r19,r2
811146fc:	30e2983a 	sll	r17,r6,r3
81114700:	98e4983a 	sll	r18,r19,r3
81114704:	142cb03a 	or	r22,r2,r16
81114708:	882ad43a 	srli	r21,r17,16
8111470c:	b009883a 	mov	r4,r22
81114710:	8d3fffcc 	andi	r20,r17,65535
81114714:	a80b883a 	mov	r5,r21
81114718:	11152800 	call	81115280 <__umodsi3>
8111471c:	b009883a 	mov	r4,r22
81114720:	a80b883a 	mov	r5,r21
81114724:	1027883a 	mov	r19,r2
81114728:	111521c0 	call	8111521c <__udivsi3>
8111472c:	102d883a 	mov	r22,r2
81114730:	9826943a 	slli	r19,r19,16
81114734:	9004d43a 	srli	r2,r18,16
81114738:	a5a1383a 	mul	r16,r20,r22
8111473c:	14c4b03a 	or	r2,r2,r19
81114740:	1400052e 	bgeu	r2,r16,81114758 <__udivdi3+0xe4>
81114744:	1445883a 	add	r2,r2,r17
81114748:	b0ffffc4 	addi	r3,r22,-1
8111474c:	14400136 	bltu	r2,r17,81114754 <__udivdi3+0xe0>
81114750:	14012336 	bltu	r2,r16,81114be0 <__udivdi3+0x56c>
81114754:	182d883a 	mov	r22,r3
81114758:	1421c83a 	sub	r16,r2,r16
8111475c:	a80b883a 	mov	r5,r21
81114760:	8009883a 	mov	r4,r16
81114764:	11152800 	call	81115280 <__umodsi3>
81114768:	1027883a 	mov	r19,r2
8111476c:	a80b883a 	mov	r5,r21
81114770:	8009883a 	mov	r4,r16
81114774:	111521c0 	call	8111521c <__udivsi3>
81114778:	9826943a 	slli	r19,r19,16
8111477c:	a0a9383a 	mul	r20,r20,r2
81114780:	94bfffcc 	andi	r18,r18,65535
81114784:	94e4b03a 	or	r18,r18,r19
81114788:	9500052e 	bgeu	r18,r20,811147a0 <__udivdi3+0x12c>
8111478c:	8ca5883a 	add	r18,r17,r18
81114790:	10ffffc4 	addi	r3,r2,-1
81114794:	9440f136 	bltu	r18,r17,81114b5c <__udivdi3+0x4e8>
81114798:	9500f02e 	bgeu	r18,r20,81114b5c <__udivdi3+0x4e8>
8111479c:	10bfff84 	addi	r2,r2,-2
811147a0:	b00c943a 	slli	r6,r22,16
811147a4:	0007883a 	mov	r3,zero
811147a8:	3084b03a 	or	r2,r6,r2
811147ac:	00005906 	br	81114914 <__udivdi3+0x2a0>
811147b0:	29c05636 	bltu	r5,r7,8111490c <__udivdi3+0x298>
811147b4:	00bfffd4 	movui	r2,65535
811147b8:	11c0622e 	bgeu	r2,r7,81114944 <__udivdi3+0x2d0>
811147bc:	00804034 	movhi	r2,256
811147c0:	10bfffc4 	addi	r2,r2,-1
811147c4:	11c0ee36 	bltu	r2,r7,81114b80 <__udivdi3+0x50c>
811147c8:	00800404 	movi	r2,16
811147cc:	3886d83a 	srl	r3,r7,r2
811147d0:	012044b4 	movhi	r4,33042
811147d4:	2135cec4 	addi	r4,r4,-10437
811147d8:	20c7883a 	add	r3,r4,r3
811147dc:	18c00003 	ldbu	r3,0(r3)
811147e0:	05400804 	movi	r21,32
811147e4:	1885883a 	add	r2,r3,r2
811147e8:	a8abc83a 	sub	r21,r21,r2
811147ec:	a800621e 	bne	r21,zero,81114978 <__udivdi3+0x304>
811147f0:	3c00e936 	bltu	r7,r16,81114b98 <__udivdi3+0x524>
811147f4:	9985403a 	cmpgeu	r2,r19,r6
811147f8:	0007883a 	mov	r3,zero
811147fc:	00004506 	br	81114914 <__udivdi3+0x2a0>
81114800:	3000041e 	bne	r6,zero,81114814 <__udivdi3+0x1a0>
81114804:	000b883a 	mov	r5,zero
81114808:	01000044 	movi	r4,1
8111480c:	111521c0 	call	8111521c <__udivsi3>
81114810:	1023883a 	mov	r17,r2
81114814:	00bfffd4 	movui	r2,65535
81114818:	14404e2e 	bgeu	r2,r17,81114954 <__udivdi3+0x2e0>
8111481c:	00804034 	movhi	r2,256
81114820:	10bfffc4 	addi	r2,r2,-1
81114824:	1440d836 	bltu	r2,r17,81114b88 <__udivdi3+0x514>
81114828:	00800404 	movi	r2,16
8111482c:	8886d83a 	srl	r3,r17,r2
81114830:	012044b4 	movhi	r4,33042
81114834:	2135cec4 	addi	r4,r4,-10437
81114838:	20c7883a 	add	r3,r4,r3
8111483c:	18c00003 	ldbu	r3,0(r3)
81114840:	1885883a 	add	r2,r3,r2
81114844:	00c00804 	movi	r3,32
81114848:	1887c83a 	sub	r3,r3,r2
8111484c:	18008f1e 	bne	r3,zero,81114a8c <__udivdi3+0x418>
81114850:	882ad43a 	srli	r21,r17,16
81114854:	8461c83a 	sub	r16,r16,r17
81114858:	8d3fffcc 	andi	r20,r17,65535
8111485c:	00c00044 	movi	r3,1
81114860:	8009883a 	mov	r4,r16
81114864:	a80b883a 	mov	r5,r21
81114868:	d8c00015 	stw	r3,0(sp)
8111486c:	11152800 	call	81115280 <__umodsi3>
81114870:	8009883a 	mov	r4,r16
81114874:	a80b883a 	mov	r5,r21
81114878:	1027883a 	mov	r19,r2
8111487c:	111521c0 	call	8111521c <__udivsi3>
81114880:	9826943a 	slli	r19,r19,16
81114884:	9008d43a 	srli	r4,r18,16
81114888:	1521383a 	mul	r16,r2,r20
8111488c:	102d883a 	mov	r22,r2
81114890:	24c8b03a 	or	r4,r4,r19
81114894:	d8c00017 	ldw	r3,0(sp)
81114898:	2400052e 	bgeu	r4,r16,811148b0 <__udivdi3+0x23c>
8111489c:	2449883a 	add	r4,r4,r17
811148a0:	b0bfffc4 	addi	r2,r22,-1
811148a4:	24400136 	bltu	r4,r17,811148ac <__udivdi3+0x238>
811148a8:	2400ca36 	bltu	r4,r16,81114bd4 <__udivdi3+0x560>
811148ac:	102d883a 	mov	r22,r2
811148b0:	2421c83a 	sub	r16,r4,r16
811148b4:	a80b883a 	mov	r5,r21
811148b8:	8009883a 	mov	r4,r16
811148bc:	d8c00015 	stw	r3,0(sp)
811148c0:	11152800 	call	81115280 <__umodsi3>
811148c4:	1027883a 	mov	r19,r2
811148c8:	a80b883a 	mov	r5,r21
811148cc:	8009883a 	mov	r4,r16
811148d0:	111521c0 	call	8111521c <__udivsi3>
811148d4:	9826943a 	slli	r19,r19,16
811148d8:	1529383a 	mul	r20,r2,r20
811148dc:	94bfffcc 	andi	r18,r18,65535
811148e0:	94e4b03a 	or	r18,r18,r19
811148e4:	d8c00017 	ldw	r3,0(sp)
811148e8:	9500052e 	bgeu	r18,r20,81114900 <__udivdi3+0x28c>
811148ec:	8ca5883a 	add	r18,r17,r18
811148f0:	113fffc4 	addi	r4,r2,-1
811148f4:	94409736 	bltu	r18,r17,81114b54 <__udivdi3+0x4e0>
811148f8:	9500962e 	bgeu	r18,r20,81114b54 <__udivdi3+0x4e0>
811148fc:	10bfff84 	addi	r2,r2,-2
81114900:	b00c943a 	slli	r6,r22,16
81114904:	3084b03a 	or	r2,r6,r2
81114908:	00000206 	br	81114914 <__udivdi3+0x2a0>
8111490c:	0007883a 	mov	r3,zero
81114910:	0005883a 	mov	r2,zero
81114914:	dfc00a17 	ldw	ra,40(sp)
81114918:	df000917 	ldw	fp,36(sp)
8111491c:	ddc00817 	ldw	r23,32(sp)
81114920:	dd800717 	ldw	r22,28(sp)
81114924:	dd400617 	ldw	r21,24(sp)
81114928:	dd000517 	ldw	r20,20(sp)
8111492c:	dcc00417 	ldw	r19,16(sp)
81114930:	dc800317 	ldw	r18,12(sp)
81114934:	dc400217 	ldw	r17,8(sp)
81114938:	dc000117 	ldw	r16,4(sp)
8111493c:	dec00b04 	addi	sp,sp,44
81114940:	f800283a 	ret
81114944:	00803fc4 	movi	r2,255
81114948:	11c5803a 	cmpltu	r2,r2,r7
8111494c:	100490fa 	slli	r2,r2,3
81114950:	003f9e06 	br	811147cc <__reset+0xfb0f47cc>
81114954:	00803fc4 	movi	r2,255
81114958:	1445803a 	cmpltu	r2,r2,r17
8111495c:	100490fa 	slli	r2,r2,3
81114960:	003fb206 	br	8111482c <__reset+0xfb0f482c>
81114964:	00804034 	movhi	r2,256
81114968:	10bfffc4 	addi	r2,r2,-1
8111496c:	11808836 	bltu	r2,r6,81114b90 <__udivdi3+0x51c>
81114970:	00800404 	movi	r2,16
81114974:	003f5606 	br	811146d0 <__reset+0xfb0f46d0>
81114978:	30aed83a 	srl	r23,r6,r2
8111497c:	3d4e983a 	sll	r7,r7,r21
81114980:	80acd83a 	srl	r22,r16,r2
81114984:	9884d83a 	srl	r2,r19,r2
81114988:	3deeb03a 	or	r23,r7,r23
8111498c:	b824d43a 	srli	r18,r23,16
81114990:	8560983a 	sll	r16,r16,r21
81114994:	b009883a 	mov	r4,r22
81114998:	900b883a 	mov	r5,r18
8111499c:	3568983a 	sll	r20,r6,r21
811149a0:	1420b03a 	or	r16,r2,r16
811149a4:	11152800 	call	81115280 <__umodsi3>
811149a8:	b009883a 	mov	r4,r22
811149ac:	900b883a 	mov	r5,r18
811149b0:	1023883a 	mov	r17,r2
811149b4:	111521c0 	call	8111521c <__udivsi3>
811149b8:	8808943a 	slli	r4,r17,16
811149bc:	bf3fffcc 	andi	fp,r23,65535
811149c0:	8006d43a 	srli	r3,r16,16
811149c4:	e0a3383a 	mul	r17,fp,r2
811149c8:	100d883a 	mov	r6,r2
811149cc:	1906b03a 	or	r3,r3,r4
811149d0:	1c40042e 	bgeu	r3,r17,811149e4 <__udivdi3+0x370>
811149d4:	1dc7883a 	add	r3,r3,r23
811149d8:	10bfffc4 	addi	r2,r2,-1
811149dc:	1dc0752e 	bgeu	r3,r23,81114bb4 <__udivdi3+0x540>
811149e0:	100d883a 	mov	r6,r2
811149e4:	1c63c83a 	sub	r17,r3,r17
811149e8:	900b883a 	mov	r5,r18
811149ec:	8809883a 	mov	r4,r17
811149f0:	d9800015 	stw	r6,0(sp)
811149f4:	11152800 	call	81115280 <__umodsi3>
811149f8:	102d883a 	mov	r22,r2
811149fc:	8809883a 	mov	r4,r17
81114a00:	900b883a 	mov	r5,r18
81114a04:	111521c0 	call	8111521c <__udivsi3>
81114a08:	b02c943a 	slli	r22,r22,16
81114a0c:	e089383a 	mul	r4,fp,r2
81114a10:	843fffcc 	andi	r16,r16,65535
81114a14:	85a0b03a 	or	r16,r16,r22
81114a18:	d9800017 	ldw	r6,0(sp)
81114a1c:	8100042e 	bgeu	r16,r4,81114a30 <__udivdi3+0x3bc>
81114a20:	85e1883a 	add	r16,r16,r23
81114a24:	10ffffc4 	addi	r3,r2,-1
81114a28:	85c05e2e 	bgeu	r16,r23,81114ba4 <__udivdi3+0x530>
81114a2c:	1805883a 	mov	r2,r3
81114a30:	300c943a 	slli	r6,r6,16
81114a34:	a17fffcc 	andi	r5,r20,65535
81114a38:	a028d43a 	srli	r20,r20,16
81114a3c:	3084b03a 	or	r2,r6,r2
81114a40:	10ffffcc 	andi	r3,r2,65535
81114a44:	100cd43a 	srli	r6,r2,16
81114a48:	194f383a 	mul	r7,r3,r5
81114a4c:	1d07383a 	mul	r3,r3,r20
81114a50:	314b383a 	mul	r5,r6,r5
81114a54:	3810d43a 	srli	r8,r7,16
81114a58:	8121c83a 	sub	r16,r16,r4
81114a5c:	1947883a 	add	r3,r3,r5
81114a60:	40c7883a 	add	r3,r8,r3
81114a64:	350d383a 	mul	r6,r6,r20
81114a68:	1940022e 	bgeu	r3,r5,81114a74 <__udivdi3+0x400>
81114a6c:	01000074 	movhi	r4,1
81114a70:	310d883a 	add	r6,r6,r4
81114a74:	1828d43a 	srli	r20,r3,16
81114a78:	a18d883a 	add	r6,r20,r6
81114a7c:	81803e36 	bltu	r16,r6,81114b78 <__udivdi3+0x504>
81114a80:	81803826 	beq	r16,r6,81114b64 <__udivdi3+0x4f0>
81114a84:	0007883a 	mov	r3,zero
81114a88:	003fa206 	br	81114914 <__reset+0xfb0f4914>
81114a8c:	88e2983a 	sll	r17,r17,r3
81114a90:	80a8d83a 	srl	r20,r16,r2
81114a94:	80e0983a 	sll	r16,r16,r3
81114a98:	882ad43a 	srli	r21,r17,16
81114a9c:	9884d83a 	srl	r2,r19,r2
81114aa0:	a009883a 	mov	r4,r20
81114aa4:	a80b883a 	mov	r5,r21
81114aa8:	142eb03a 	or	r23,r2,r16
81114aac:	98e4983a 	sll	r18,r19,r3
81114ab0:	11152800 	call	81115280 <__umodsi3>
81114ab4:	a009883a 	mov	r4,r20
81114ab8:	a80b883a 	mov	r5,r21
81114abc:	1021883a 	mov	r16,r2
81114ac0:	111521c0 	call	8111521c <__udivsi3>
81114ac4:	1039883a 	mov	fp,r2
81114ac8:	8d3fffcc 	andi	r20,r17,65535
81114acc:	8020943a 	slli	r16,r16,16
81114ad0:	b804d43a 	srli	r2,r23,16
81114ad4:	a72d383a 	mul	r22,r20,fp
81114ad8:	1404b03a 	or	r2,r2,r16
81114adc:	1580062e 	bgeu	r2,r22,81114af8 <__udivdi3+0x484>
81114ae0:	1445883a 	add	r2,r2,r17
81114ae4:	e0ffffc4 	addi	r3,fp,-1
81114ae8:	14403836 	bltu	r2,r17,81114bcc <__udivdi3+0x558>
81114aec:	1580372e 	bgeu	r2,r22,81114bcc <__udivdi3+0x558>
81114af0:	e73fff84 	addi	fp,fp,-2
81114af4:	1445883a 	add	r2,r2,r17
81114af8:	15adc83a 	sub	r22,r2,r22
81114afc:	a80b883a 	mov	r5,r21
81114b00:	b009883a 	mov	r4,r22
81114b04:	11152800 	call	81115280 <__umodsi3>
81114b08:	1027883a 	mov	r19,r2
81114b0c:	b009883a 	mov	r4,r22
81114b10:	a80b883a 	mov	r5,r21
81114b14:	111521c0 	call	8111521c <__udivsi3>
81114b18:	9826943a 	slli	r19,r19,16
81114b1c:	a0a1383a 	mul	r16,r20,r2
81114b20:	b93fffcc 	andi	r4,r23,65535
81114b24:	24c8b03a 	or	r4,r4,r19
81114b28:	2400062e 	bgeu	r4,r16,81114b44 <__udivdi3+0x4d0>
81114b2c:	2449883a 	add	r4,r4,r17
81114b30:	10ffffc4 	addi	r3,r2,-1
81114b34:	24402336 	bltu	r4,r17,81114bc4 <__udivdi3+0x550>
81114b38:	2400222e 	bgeu	r4,r16,81114bc4 <__udivdi3+0x550>
81114b3c:	10bfff84 	addi	r2,r2,-2
81114b40:	2449883a 	add	r4,r4,r17
81114b44:	e038943a 	slli	fp,fp,16
81114b48:	2421c83a 	sub	r16,r4,r16
81114b4c:	e086b03a 	or	r3,fp,r2
81114b50:	003f4306 	br	81114860 <__reset+0xfb0f4860>
81114b54:	2005883a 	mov	r2,r4
81114b58:	003f6906 	br	81114900 <__reset+0xfb0f4900>
81114b5c:	1805883a 	mov	r2,r3
81114b60:	003f0f06 	br	811147a0 <__reset+0xfb0f47a0>
81114b64:	1806943a 	slli	r3,r3,16
81114b68:	9d66983a 	sll	r19,r19,r21
81114b6c:	39ffffcc 	andi	r7,r7,65535
81114b70:	19c7883a 	add	r3,r3,r7
81114b74:	98ffc32e 	bgeu	r19,r3,81114a84 <__reset+0xfb0f4a84>
81114b78:	10bfffc4 	addi	r2,r2,-1
81114b7c:	003fc106 	br	81114a84 <__reset+0xfb0f4a84>
81114b80:	00800604 	movi	r2,24
81114b84:	003f1106 	br	811147cc <__reset+0xfb0f47cc>
81114b88:	00800604 	movi	r2,24
81114b8c:	003f2706 	br	8111482c <__reset+0xfb0f482c>
81114b90:	00800604 	movi	r2,24
81114b94:	003ece06 	br	811146d0 <__reset+0xfb0f46d0>
81114b98:	0007883a 	mov	r3,zero
81114b9c:	00800044 	movi	r2,1
81114ba0:	003f5c06 	br	81114914 <__reset+0xfb0f4914>
81114ba4:	813fa12e 	bgeu	r16,r4,81114a2c <__reset+0xfb0f4a2c>
81114ba8:	10bfff84 	addi	r2,r2,-2
81114bac:	85e1883a 	add	r16,r16,r23
81114bb0:	003f9f06 	br	81114a30 <__reset+0xfb0f4a30>
81114bb4:	1c7f8a2e 	bgeu	r3,r17,811149e0 <__reset+0xfb0f49e0>
81114bb8:	31bfff84 	addi	r6,r6,-2
81114bbc:	1dc7883a 	add	r3,r3,r23
81114bc0:	003f8806 	br	811149e4 <__reset+0xfb0f49e4>
81114bc4:	1805883a 	mov	r2,r3
81114bc8:	003fde06 	br	81114b44 <__reset+0xfb0f4b44>
81114bcc:	1839883a 	mov	fp,r3
81114bd0:	003fc906 	br	81114af8 <__reset+0xfb0f4af8>
81114bd4:	b5bfff84 	addi	r22,r22,-2
81114bd8:	2449883a 	add	r4,r4,r17
81114bdc:	003f3406 	br	811148b0 <__reset+0xfb0f48b0>
81114be0:	b5bfff84 	addi	r22,r22,-2
81114be4:	1445883a 	add	r2,r2,r17
81114be8:	003edb06 	br	81114758 <__reset+0xfb0f4758>

81114bec <__umoddi3>:
81114bec:	defff404 	addi	sp,sp,-48
81114bf0:	df000a15 	stw	fp,40(sp)
81114bf4:	dc400315 	stw	r17,12(sp)
81114bf8:	dc000215 	stw	r16,8(sp)
81114bfc:	dfc00b15 	stw	ra,44(sp)
81114c00:	ddc00915 	stw	r23,36(sp)
81114c04:	dd800815 	stw	r22,32(sp)
81114c08:	dd400715 	stw	r21,28(sp)
81114c0c:	dd000615 	stw	r20,24(sp)
81114c10:	dcc00515 	stw	r19,20(sp)
81114c14:	dc800415 	stw	r18,16(sp)
81114c18:	2021883a 	mov	r16,r4
81114c1c:	2823883a 	mov	r17,r5
81114c20:	2839883a 	mov	fp,r5
81114c24:	38003c1e 	bne	r7,zero,81114d18 <__umoddi3+0x12c>
81114c28:	3027883a 	mov	r19,r6
81114c2c:	2029883a 	mov	r20,r4
81114c30:	2980512e 	bgeu	r5,r6,81114d78 <__umoddi3+0x18c>
81114c34:	00bfffd4 	movui	r2,65535
81114c38:	11809a36 	bltu	r2,r6,81114ea4 <__umoddi3+0x2b8>
81114c3c:	01003fc4 	movi	r4,255
81114c40:	2189803a 	cmpltu	r4,r4,r6
81114c44:	200890fa 	slli	r4,r4,3
81114c48:	3104d83a 	srl	r2,r6,r4
81114c4c:	00e044b4 	movhi	r3,33042
81114c50:	18f5cec4 	addi	r3,r3,-10437
81114c54:	1885883a 	add	r2,r3,r2
81114c58:	10c00003 	ldbu	r3,0(r2)
81114c5c:	00800804 	movi	r2,32
81114c60:	1909883a 	add	r4,r3,r4
81114c64:	1125c83a 	sub	r18,r2,r4
81114c68:	90000526 	beq	r18,zero,81114c80 <__umoddi3+0x94>
81114c6c:	8ca2983a 	sll	r17,r17,r18
81114c70:	8108d83a 	srl	r4,r16,r4
81114c74:	34a6983a 	sll	r19,r6,r18
81114c78:	84a8983a 	sll	r20,r16,r18
81114c7c:	2478b03a 	or	fp,r4,r17
81114c80:	982ed43a 	srli	r23,r19,16
81114c84:	e009883a 	mov	r4,fp
81114c88:	9dbfffcc 	andi	r22,r19,65535
81114c8c:	b80b883a 	mov	r5,r23
81114c90:	11152800 	call	81115280 <__umodsi3>
81114c94:	e009883a 	mov	r4,fp
81114c98:	b80b883a 	mov	r5,r23
81114c9c:	102b883a 	mov	r21,r2
81114ca0:	111521c0 	call	8111521c <__udivsi3>
81114ca4:	a806943a 	slli	r3,r21,16
81114ca8:	a008d43a 	srli	r4,r20,16
81114cac:	b085383a 	mul	r2,r22,r2
81114cb0:	20c8b03a 	or	r4,r4,r3
81114cb4:	2080032e 	bgeu	r4,r2,81114cc4 <__umoddi3+0xd8>
81114cb8:	24c9883a 	add	r4,r4,r19
81114cbc:	24c00136 	bltu	r4,r19,81114cc4 <__umoddi3+0xd8>
81114cc0:	20811036 	bltu	r4,r2,81115104 <__umoddi3+0x518>
81114cc4:	20abc83a 	sub	r21,r4,r2
81114cc8:	b80b883a 	mov	r5,r23
81114ccc:	a809883a 	mov	r4,r21
81114cd0:	11152800 	call	81115280 <__umodsi3>
81114cd4:	1023883a 	mov	r17,r2
81114cd8:	b80b883a 	mov	r5,r23
81114cdc:	a809883a 	mov	r4,r21
81114ce0:	111521c0 	call	8111521c <__udivsi3>
81114ce4:	8822943a 	slli	r17,r17,16
81114ce8:	b085383a 	mul	r2,r22,r2
81114cec:	a0ffffcc 	andi	r3,r20,65535
81114cf0:	1c46b03a 	or	r3,r3,r17
81114cf4:	1880042e 	bgeu	r3,r2,81114d08 <__umoddi3+0x11c>
81114cf8:	1cc7883a 	add	r3,r3,r19
81114cfc:	1cc00236 	bltu	r3,r19,81114d08 <__umoddi3+0x11c>
81114d00:	1880012e 	bgeu	r3,r2,81114d08 <__umoddi3+0x11c>
81114d04:	1cc7883a 	add	r3,r3,r19
81114d08:	1885c83a 	sub	r2,r3,r2
81114d0c:	1484d83a 	srl	r2,r2,r18
81114d10:	0007883a 	mov	r3,zero
81114d14:	00004f06 	br	81114e54 <__umoddi3+0x268>
81114d18:	29c04c36 	bltu	r5,r7,81114e4c <__umoddi3+0x260>
81114d1c:	00bfffd4 	movui	r2,65535
81114d20:	11c0582e 	bgeu	r2,r7,81114e84 <__umoddi3+0x298>
81114d24:	00804034 	movhi	r2,256
81114d28:	10bfffc4 	addi	r2,r2,-1
81114d2c:	11c0e736 	bltu	r2,r7,811150cc <__umoddi3+0x4e0>
81114d30:	01000404 	movi	r4,16
81114d34:	3904d83a 	srl	r2,r7,r4
81114d38:	00e044b4 	movhi	r3,33042
81114d3c:	18f5cec4 	addi	r3,r3,-10437
81114d40:	1885883a 	add	r2,r3,r2
81114d44:	14c00003 	ldbu	r19,0(r2)
81114d48:	00c00804 	movi	r3,32
81114d4c:	9927883a 	add	r19,r19,r4
81114d50:	1ce9c83a 	sub	r20,r3,r19
81114d54:	a000581e 	bne	r20,zero,81114eb8 <__umoddi3+0x2cc>
81114d58:	3c400136 	bltu	r7,r17,81114d60 <__umoddi3+0x174>
81114d5c:	8180eb36 	bltu	r16,r6,8111510c <__umoddi3+0x520>
81114d60:	8185c83a 	sub	r2,r16,r6
81114d64:	89e3c83a 	sub	r17,r17,r7
81114d68:	8089803a 	cmpltu	r4,r16,r2
81114d6c:	8939c83a 	sub	fp,r17,r4
81114d70:	e007883a 	mov	r3,fp
81114d74:	00003706 	br	81114e54 <__umoddi3+0x268>
81114d78:	3000041e 	bne	r6,zero,81114d8c <__umoddi3+0x1a0>
81114d7c:	000b883a 	mov	r5,zero
81114d80:	01000044 	movi	r4,1
81114d84:	111521c0 	call	8111521c <__udivsi3>
81114d88:	1027883a 	mov	r19,r2
81114d8c:	00bfffd4 	movui	r2,65535
81114d90:	14c0402e 	bgeu	r2,r19,81114e94 <__umoddi3+0x2a8>
81114d94:	00804034 	movhi	r2,256
81114d98:	10bfffc4 	addi	r2,r2,-1
81114d9c:	14c0cd36 	bltu	r2,r19,811150d4 <__umoddi3+0x4e8>
81114da0:	00800404 	movi	r2,16
81114da4:	9886d83a 	srl	r3,r19,r2
81114da8:	012044b4 	movhi	r4,33042
81114dac:	2135cec4 	addi	r4,r4,-10437
81114db0:	20c7883a 	add	r3,r4,r3
81114db4:	18c00003 	ldbu	r3,0(r3)
81114db8:	1887883a 	add	r3,r3,r2
81114dbc:	00800804 	movi	r2,32
81114dc0:	10e5c83a 	sub	r18,r2,r3
81114dc4:	9000901e 	bne	r18,zero,81115008 <__umoddi3+0x41c>
81114dc8:	982cd43a 	srli	r22,r19,16
81114dcc:	8ce3c83a 	sub	r17,r17,r19
81114dd0:	9d7fffcc 	andi	r21,r19,65535
81114dd4:	b00b883a 	mov	r5,r22
81114dd8:	8809883a 	mov	r4,r17
81114ddc:	11152800 	call	81115280 <__umodsi3>
81114de0:	8809883a 	mov	r4,r17
81114de4:	b00b883a 	mov	r5,r22
81114de8:	1021883a 	mov	r16,r2
81114dec:	111521c0 	call	8111521c <__udivsi3>
81114df0:	8006943a 	slli	r3,r16,16
81114df4:	a008d43a 	srli	r4,r20,16
81114df8:	1545383a 	mul	r2,r2,r21
81114dfc:	20c8b03a 	or	r4,r4,r3
81114e00:	2080042e 	bgeu	r4,r2,81114e14 <__umoddi3+0x228>
81114e04:	24c9883a 	add	r4,r4,r19
81114e08:	24c00236 	bltu	r4,r19,81114e14 <__umoddi3+0x228>
81114e0c:	2080012e 	bgeu	r4,r2,81114e14 <__umoddi3+0x228>
81114e10:	24c9883a 	add	r4,r4,r19
81114e14:	20a1c83a 	sub	r16,r4,r2
81114e18:	b00b883a 	mov	r5,r22
81114e1c:	8009883a 	mov	r4,r16
81114e20:	11152800 	call	81115280 <__umodsi3>
81114e24:	1023883a 	mov	r17,r2
81114e28:	b00b883a 	mov	r5,r22
81114e2c:	8009883a 	mov	r4,r16
81114e30:	111521c0 	call	8111521c <__udivsi3>
81114e34:	8822943a 	slli	r17,r17,16
81114e38:	1545383a 	mul	r2,r2,r21
81114e3c:	a53fffcc 	andi	r20,r20,65535
81114e40:	a446b03a 	or	r3,r20,r17
81114e44:	18bfb02e 	bgeu	r3,r2,81114d08 <__reset+0xfb0f4d08>
81114e48:	003fab06 	br	81114cf8 <__reset+0xfb0f4cf8>
81114e4c:	2005883a 	mov	r2,r4
81114e50:	2807883a 	mov	r3,r5
81114e54:	dfc00b17 	ldw	ra,44(sp)
81114e58:	df000a17 	ldw	fp,40(sp)
81114e5c:	ddc00917 	ldw	r23,36(sp)
81114e60:	dd800817 	ldw	r22,32(sp)
81114e64:	dd400717 	ldw	r21,28(sp)
81114e68:	dd000617 	ldw	r20,24(sp)
81114e6c:	dcc00517 	ldw	r19,20(sp)
81114e70:	dc800417 	ldw	r18,16(sp)
81114e74:	dc400317 	ldw	r17,12(sp)
81114e78:	dc000217 	ldw	r16,8(sp)
81114e7c:	dec00c04 	addi	sp,sp,48
81114e80:	f800283a 	ret
81114e84:	04c03fc4 	movi	r19,255
81114e88:	99c9803a 	cmpltu	r4,r19,r7
81114e8c:	200890fa 	slli	r4,r4,3
81114e90:	003fa806 	br	81114d34 <__reset+0xfb0f4d34>
81114e94:	00803fc4 	movi	r2,255
81114e98:	14c5803a 	cmpltu	r2,r2,r19
81114e9c:	100490fa 	slli	r2,r2,3
81114ea0:	003fc006 	br	81114da4 <__reset+0xfb0f4da4>
81114ea4:	00804034 	movhi	r2,256
81114ea8:	10bfffc4 	addi	r2,r2,-1
81114eac:	11808b36 	bltu	r2,r6,811150dc <__umoddi3+0x4f0>
81114eb0:	01000404 	movi	r4,16
81114eb4:	003f6406 	br	81114c48 <__reset+0xfb0f4c48>
81114eb8:	34c4d83a 	srl	r2,r6,r19
81114ebc:	3d0e983a 	sll	r7,r7,r20
81114ec0:	8cf8d83a 	srl	fp,r17,r19
81114ec4:	8d10983a 	sll	r8,r17,r20
81114ec8:	38aab03a 	or	r21,r7,r2
81114ecc:	a82cd43a 	srli	r22,r21,16
81114ed0:	84e2d83a 	srl	r17,r16,r19
81114ed4:	e009883a 	mov	r4,fp
81114ed8:	b00b883a 	mov	r5,r22
81114edc:	8a22b03a 	or	r17,r17,r8
81114ee0:	3524983a 	sll	r18,r6,r20
81114ee4:	11152800 	call	81115280 <__umodsi3>
81114ee8:	e009883a 	mov	r4,fp
81114eec:	b00b883a 	mov	r5,r22
81114ef0:	102f883a 	mov	r23,r2
81114ef4:	111521c0 	call	8111521c <__udivsi3>
81114ef8:	100d883a 	mov	r6,r2
81114efc:	b808943a 	slli	r4,r23,16
81114f00:	aa3fffcc 	andi	r8,r21,65535
81114f04:	8804d43a 	srli	r2,r17,16
81114f08:	41af383a 	mul	r23,r8,r6
81114f0c:	8520983a 	sll	r16,r16,r20
81114f10:	1104b03a 	or	r2,r2,r4
81114f14:	15c0042e 	bgeu	r2,r23,81114f28 <__umoddi3+0x33c>
81114f18:	1545883a 	add	r2,r2,r21
81114f1c:	30ffffc4 	addi	r3,r6,-1
81114f20:	1540742e 	bgeu	r2,r21,811150f4 <__umoddi3+0x508>
81114f24:	180d883a 	mov	r6,r3
81114f28:	15efc83a 	sub	r23,r2,r23
81114f2c:	b00b883a 	mov	r5,r22
81114f30:	b809883a 	mov	r4,r23
81114f34:	d9800115 	stw	r6,4(sp)
81114f38:	da000015 	stw	r8,0(sp)
81114f3c:	11152800 	call	81115280 <__umodsi3>
81114f40:	b00b883a 	mov	r5,r22
81114f44:	b809883a 	mov	r4,r23
81114f48:	1039883a 	mov	fp,r2
81114f4c:	111521c0 	call	8111521c <__udivsi3>
81114f50:	da000017 	ldw	r8,0(sp)
81114f54:	e038943a 	slli	fp,fp,16
81114f58:	100b883a 	mov	r5,r2
81114f5c:	4089383a 	mul	r4,r8,r2
81114f60:	8a3fffcc 	andi	r8,r17,65535
81114f64:	4710b03a 	or	r8,r8,fp
81114f68:	d9800117 	ldw	r6,4(sp)
81114f6c:	4100042e 	bgeu	r8,r4,81114f80 <__umoddi3+0x394>
81114f70:	4551883a 	add	r8,r8,r21
81114f74:	10bfffc4 	addi	r2,r2,-1
81114f78:	45405a2e 	bgeu	r8,r21,811150e4 <__umoddi3+0x4f8>
81114f7c:	100b883a 	mov	r5,r2
81114f80:	300c943a 	slli	r6,r6,16
81114f84:	91ffffcc 	andi	r7,r18,65535
81114f88:	9004d43a 	srli	r2,r18,16
81114f8c:	314cb03a 	or	r6,r6,r5
81114f90:	317fffcc 	andi	r5,r6,65535
81114f94:	300cd43a 	srli	r6,r6,16
81114f98:	29d3383a 	mul	r9,r5,r7
81114f9c:	288b383a 	mul	r5,r5,r2
81114fa0:	31cf383a 	mul	r7,r6,r7
81114fa4:	4806d43a 	srli	r3,r9,16
81114fa8:	4111c83a 	sub	r8,r8,r4
81114fac:	29cb883a 	add	r5,r5,r7
81114fb0:	194b883a 	add	r5,r3,r5
81114fb4:	3085383a 	mul	r2,r6,r2
81114fb8:	29c0022e 	bgeu	r5,r7,81114fc4 <__umoddi3+0x3d8>
81114fbc:	00c00074 	movhi	r3,1
81114fc0:	10c5883a 	add	r2,r2,r3
81114fc4:	2808d43a 	srli	r4,r5,16
81114fc8:	280a943a 	slli	r5,r5,16
81114fcc:	4a7fffcc 	andi	r9,r9,65535
81114fd0:	2085883a 	add	r2,r4,r2
81114fd4:	2a4b883a 	add	r5,r5,r9
81114fd8:	40803636 	bltu	r8,r2,811150b4 <__umoddi3+0x4c8>
81114fdc:	40804d26 	beq	r8,r2,81115114 <__umoddi3+0x528>
81114fe0:	4089c83a 	sub	r4,r8,r2
81114fe4:	280f883a 	mov	r7,r5
81114fe8:	81cfc83a 	sub	r7,r16,r7
81114fec:	81c7803a 	cmpltu	r3,r16,r7
81114ff0:	20c7c83a 	sub	r3,r4,r3
81114ff4:	1cc4983a 	sll	r2,r3,r19
81114ff8:	3d0ed83a 	srl	r7,r7,r20
81114ffc:	1d06d83a 	srl	r3,r3,r20
81115000:	11c4b03a 	or	r2,r2,r7
81115004:	003f9306 	br	81114e54 <__reset+0xfb0f4e54>
81115008:	9ca6983a 	sll	r19,r19,r18
8111500c:	88e8d83a 	srl	r20,r17,r3
81115010:	80c4d83a 	srl	r2,r16,r3
81115014:	982cd43a 	srli	r22,r19,16
81115018:	8ca2983a 	sll	r17,r17,r18
8111501c:	a009883a 	mov	r4,r20
81115020:	b00b883a 	mov	r5,r22
81115024:	1478b03a 	or	fp,r2,r17
81115028:	11152800 	call	81115280 <__umodsi3>
8111502c:	a009883a 	mov	r4,r20
81115030:	b00b883a 	mov	r5,r22
81115034:	1023883a 	mov	r17,r2
81115038:	111521c0 	call	8111521c <__udivsi3>
8111503c:	9d7fffcc 	andi	r21,r19,65535
81115040:	880a943a 	slli	r5,r17,16
81115044:	e008d43a 	srli	r4,fp,16
81115048:	a885383a 	mul	r2,r21,r2
8111504c:	84a8983a 	sll	r20,r16,r18
81115050:	2148b03a 	or	r4,r4,r5
81115054:	2080042e 	bgeu	r4,r2,81115068 <__umoddi3+0x47c>
81115058:	24c9883a 	add	r4,r4,r19
8111505c:	24c00236 	bltu	r4,r19,81115068 <__umoddi3+0x47c>
81115060:	2080012e 	bgeu	r4,r2,81115068 <__umoddi3+0x47c>
81115064:	24c9883a 	add	r4,r4,r19
81115068:	20a3c83a 	sub	r17,r4,r2
8111506c:	b00b883a 	mov	r5,r22
81115070:	8809883a 	mov	r4,r17
81115074:	11152800 	call	81115280 <__umodsi3>
81115078:	102f883a 	mov	r23,r2
8111507c:	8809883a 	mov	r4,r17
81115080:	b00b883a 	mov	r5,r22
81115084:	111521c0 	call	8111521c <__udivsi3>
81115088:	b82e943a 	slli	r23,r23,16
8111508c:	a885383a 	mul	r2,r21,r2
81115090:	e13fffcc 	andi	r4,fp,65535
81115094:	25c8b03a 	or	r4,r4,r23
81115098:	2080042e 	bgeu	r4,r2,811150ac <__umoddi3+0x4c0>
8111509c:	24c9883a 	add	r4,r4,r19
811150a0:	24c00236 	bltu	r4,r19,811150ac <__umoddi3+0x4c0>
811150a4:	2080012e 	bgeu	r4,r2,811150ac <__umoddi3+0x4c0>
811150a8:	24c9883a 	add	r4,r4,r19
811150ac:	20a3c83a 	sub	r17,r4,r2
811150b0:	003f4806 	br	81114dd4 <__reset+0xfb0f4dd4>
811150b4:	2c8fc83a 	sub	r7,r5,r18
811150b8:	1545c83a 	sub	r2,r2,r21
811150bc:	29cb803a 	cmpltu	r5,r5,r7
811150c0:	1145c83a 	sub	r2,r2,r5
811150c4:	4089c83a 	sub	r4,r8,r2
811150c8:	003fc706 	br	81114fe8 <__reset+0xfb0f4fe8>
811150cc:	01000604 	movi	r4,24
811150d0:	003f1806 	br	81114d34 <__reset+0xfb0f4d34>
811150d4:	00800604 	movi	r2,24
811150d8:	003f3206 	br	81114da4 <__reset+0xfb0f4da4>
811150dc:	01000604 	movi	r4,24
811150e0:	003ed906 	br	81114c48 <__reset+0xfb0f4c48>
811150e4:	413fa52e 	bgeu	r8,r4,81114f7c <__reset+0xfb0f4f7c>
811150e8:	297fff84 	addi	r5,r5,-2
811150ec:	4551883a 	add	r8,r8,r21
811150f0:	003fa306 	br	81114f80 <__reset+0xfb0f4f80>
811150f4:	15ff8b2e 	bgeu	r2,r23,81114f24 <__reset+0xfb0f4f24>
811150f8:	31bfff84 	addi	r6,r6,-2
811150fc:	1545883a 	add	r2,r2,r21
81115100:	003f8906 	br	81114f28 <__reset+0xfb0f4f28>
81115104:	24c9883a 	add	r4,r4,r19
81115108:	003eee06 	br	81114cc4 <__reset+0xfb0f4cc4>
8111510c:	8005883a 	mov	r2,r16
81115110:	003f1706 	br	81114d70 <__reset+0xfb0f4d70>
81115114:	817fe736 	bltu	r16,r5,811150b4 <__reset+0xfb0f50b4>
81115118:	280f883a 	mov	r7,r5
8111511c:	0009883a 	mov	r4,zero
81115120:	003fb106 	br	81114fe8 <__reset+0xfb0f4fe8>

81115124 <__divsi3>:
81115124:	20001b16 	blt	r4,zero,81115194 <__divsi3+0x70>
81115128:	000f883a 	mov	r7,zero
8111512c:	28001616 	blt	r5,zero,81115188 <__divsi3+0x64>
81115130:	200d883a 	mov	r6,r4
81115134:	29001a2e 	bgeu	r5,r4,811151a0 <__divsi3+0x7c>
81115138:	00800804 	movi	r2,32
8111513c:	00c00044 	movi	r3,1
81115140:	00000106 	br	81115148 <__divsi3+0x24>
81115144:	10000d26 	beq	r2,zero,8111517c <__divsi3+0x58>
81115148:	294b883a 	add	r5,r5,r5
8111514c:	10bfffc4 	addi	r2,r2,-1
81115150:	18c7883a 	add	r3,r3,r3
81115154:	293ffb36 	bltu	r5,r4,81115144 <__reset+0xfb0f5144>
81115158:	0005883a 	mov	r2,zero
8111515c:	18000726 	beq	r3,zero,8111517c <__divsi3+0x58>
81115160:	0005883a 	mov	r2,zero
81115164:	31400236 	bltu	r6,r5,81115170 <__divsi3+0x4c>
81115168:	314dc83a 	sub	r6,r6,r5
8111516c:	10c4b03a 	or	r2,r2,r3
81115170:	1806d07a 	srli	r3,r3,1
81115174:	280ad07a 	srli	r5,r5,1
81115178:	183ffa1e 	bne	r3,zero,81115164 <__reset+0xfb0f5164>
8111517c:	38000126 	beq	r7,zero,81115184 <__divsi3+0x60>
81115180:	0085c83a 	sub	r2,zero,r2
81115184:	f800283a 	ret
81115188:	014bc83a 	sub	r5,zero,r5
8111518c:	39c0005c 	xori	r7,r7,1
81115190:	003fe706 	br	81115130 <__reset+0xfb0f5130>
81115194:	0109c83a 	sub	r4,zero,r4
81115198:	01c00044 	movi	r7,1
8111519c:	003fe306 	br	8111512c <__reset+0xfb0f512c>
811151a0:	00c00044 	movi	r3,1
811151a4:	003fee06 	br	81115160 <__reset+0xfb0f5160>

811151a8 <__modsi3>:
811151a8:	20001716 	blt	r4,zero,81115208 <__modsi3+0x60>
811151ac:	000f883a 	mov	r7,zero
811151b0:	2005883a 	mov	r2,r4
811151b4:	28001216 	blt	r5,zero,81115200 <__modsi3+0x58>
811151b8:	2900162e 	bgeu	r5,r4,81115214 <__modsi3+0x6c>
811151bc:	01800804 	movi	r6,32
811151c0:	00c00044 	movi	r3,1
811151c4:	00000106 	br	811151cc <__modsi3+0x24>
811151c8:	30000a26 	beq	r6,zero,811151f4 <__modsi3+0x4c>
811151cc:	294b883a 	add	r5,r5,r5
811151d0:	31bfffc4 	addi	r6,r6,-1
811151d4:	18c7883a 	add	r3,r3,r3
811151d8:	293ffb36 	bltu	r5,r4,811151c8 <__reset+0xfb0f51c8>
811151dc:	18000526 	beq	r3,zero,811151f4 <__modsi3+0x4c>
811151e0:	1806d07a 	srli	r3,r3,1
811151e4:	11400136 	bltu	r2,r5,811151ec <__modsi3+0x44>
811151e8:	1145c83a 	sub	r2,r2,r5
811151ec:	280ad07a 	srli	r5,r5,1
811151f0:	183ffb1e 	bne	r3,zero,811151e0 <__reset+0xfb0f51e0>
811151f4:	38000126 	beq	r7,zero,811151fc <__modsi3+0x54>
811151f8:	0085c83a 	sub	r2,zero,r2
811151fc:	f800283a 	ret
81115200:	014bc83a 	sub	r5,zero,r5
81115204:	003fec06 	br	811151b8 <__reset+0xfb0f51b8>
81115208:	0109c83a 	sub	r4,zero,r4
8111520c:	01c00044 	movi	r7,1
81115210:	003fe706 	br	811151b0 <__reset+0xfb0f51b0>
81115214:	00c00044 	movi	r3,1
81115218:	003ff106 	br	811151e0 <__reset+0xfb0f51e0>

8111521c <__udivsi3>:
8111521c:	200d883a 	mov	r6,r4
81115220:	2900152e 	bgeu	r5,r4,81115278 <__udivsi3+0x5c>
81115224:	28001416 	blt	r5,zero,81115278 <__udivsi3+0x5c>
81115228:	00800804 	movi	r2,32
8111522c:	00c00044 	movi	r3,1
81115230:	00000206 	br	8111523c <__udivsi3+0x20>
81115234:	10000e26 	beq	r2,zero,81115270 <__udivsi3+0x54>
81115238:	28000516 	blt	r5,zero,81115250 <__udivsi3+0x34>
8111523c:	294b883a 	add	r5,r5,r5
81115240:	10bfffc4 	addi	r2,r2,-1
81115244:	18c7883a 	add	r3,r3,r3
81115248:	293ffa36 	bltu	r5,r4,81115234 <__reset+0xfb0f5234>
8111524c:	18000826 	beq	r3,zero,81115270 <__udivsi3+0x54>
81115250:	0005883a 	mov	r2,zero
81115254:	31400236 	bltu	r6,r5,81115260 <__udivsi3+0x44>
81115258:	314dc83a 	sub	r6,r6,r5
8111525c:	10c4b03a 	or	r2,r2,r3
81115260:	1806d07a 	srli	r3,r3,1
81115264:	280ad07a 	srli	r5,r5,1
81115268:	183ffa1e 	bne	r3,zero,81115254 <__reset+0xfb0f5254>
8111526c:	f800283a 	ret
81115270:	0005883a 	mov	r2,zero
81115274:	f800283a 	ret
81115278:	00c00044 	movi	r3,1
8111527c:	003ff406 	br	81115250 <__reset+0xfb0f5250>

81115280 <__umodsi3>:
81115280:	2005883a 	mov	r2,r4
81115284:	2900122e 	bgeu	r5,r4,811152d0 <__umodsi3+0x50>
81115288:	28001116 	blt	r5,zero,811152d0 <__umodsi3+0x50>
8111528c:	01800804 	movi	r6,32
81115290:	00c00044 	movi	r3,1
81115294:	00000206 	br	811152a0 <__umodsi3+0x20>
81115298:	30000c26 	beq	r6,zero,811152cc <__umodsi3+0x4c>
8111529c:	28000516 	blt	r5,zero,811152b4 <__umodsi3+0x34>
811152a0:	294b883a 	add	r5,r5,r5
811152a4:	31bfffc4 	addi	r6,r6,-1
811152a8:	18c7883a 	add	r3,r3,r3
811152ac:	293ffa36 	bltu	r5,r4,81115298 <__reset+0xfb0f5298>
811152b0:	18000626 	beq	r3,zero,811152cc <__umodsi3+0x4c>
811152b4:	1806d07a 	srli	r3,r3,1
811152b8:	11400136 	bltu	r2,r5,811152c0 <__umodsi3+0x40>
811152bc:	1145c83a 	sub	r2,r2,r5
811152c0:	280ad07a 	srli	r5,r5,1
811152c4:	183ffb1e 	bne	r3,zero,811152b4 <__reset+0xfb0f52b4>
811152c8:	f800283a 	ret
811152cc:	f800283a 	ret
811152d0:	00c00044 	movi	r3,1
811152d4:	003ff706 	br	811152b4 <__reset+0xfb0f52b4>

811152d8 <__adddf3>:
811152d8:	02c00434 	movhi	r11,16
811152dc:	5affffc4 	addi	r11,r11,-1
811152e0:	2806d7fa 	srli	r3,r5,31
811152e4:	2ad4703a 	and	r10,r5,r11
811152e8:	3ad2703a 	and	r9,r7,r11
811152ec:	3804d53a 	srli	r2,r7,20
811152f0:	3018d77a 	srli	r12,r6,29
811152f4:	280ad53a 	srli	r5,r5,20
811152f8:	501490fa 	slli	r10,r10,3
811152fc:	2010d77a 	srli	r8,r4,29
81115300:	481290fa 	slli	r9,r9,3
81115304:	380ed7fa 	srli	r7,r7,31
81115308:	defffb04 	addi	sp,sp,-20
8111530c:	dc800215 	stw	r18,8(sp)
81115310:	dc400115 	stw	r17,4(sp)
81115314:	dc000015 	stw	r16,0(sp)
81115318:	dfc00415 	stw	ra,16(sp)
8111531c:	dcc00315 	stw	r19,12(sp)
81115320:	1c803fcc 	andi	r18,r3,255
81115324:	2c01ffcc 	andi	r16,r5,2047
81115328:	5210b03a 	or	r8,r10,r8
8111532c:	202290fa 	slli	r17,r4,3
81115330:	1081ffcc 	andi	r2,r2,2047
81115334:	4b12b03a 	or	r9,r9,r12
81115338:	300c90fa 	slli	r6,r6,3
8111533c:	91c07526 	beq	r18,r7,81115514 <__adddf3+0x23c>
81115340:	8087c83a 	sub	r3,r16,r2
81115344:	00c0ab0e 	bge	zero,r3,811155f4 <__adddf3+0x31c>
81115348:	10002a1e 	bne	r2,zero,811153f4 <__adddf3+0x11c>
8111534c:	4984b03a 	or	r2,r9,r6
81115350:	1000961e 	bne	r2,zero,811155ac <__adddf3+0x2d4>
81115354:	888001cc 	andi	r2,r17,7
81115358:	10000726 	beq	r2,zero,81115378 <__adddf3+0xa0>
8111535c:	888003cc 	andi	r2,r17,15
81115360:	00c00104 	movi	r3,4
81115364:	10c00426 	beq	r2,r3,81115378 <__adddf3+0xa0>
81115368:	88c7883a 	add	r3,r17,r3
8111536c:	1c63803a 	cmpltu	r17,r3,r17
81115370:	4451883a 	add	r8,r8,r17
81115374:	1823883a 	mov	r17,r3
81115378:	4080202c 	andhi	r2,r8,128
8111537c:	10005926 	beq	r2,zero,811154e4 <__adddf3+0x20c>
81115380:	84000044 	addi	r16,r16,1
81115384:	0081ffc4 	movi	r2,2047
81115388:	8080ba26 	beq	r16,r2,81115674 <__adddf3+0x39c>
8111538c:	00bfe034 	movhi	r2,65408
81115390:	10bfffc4 	addi	r2,r2,-1
81115394:	4090703a 	and	r8,r8,r2
81115398:	4004977a 	slli	r2,r8,29
8111539c:	4010927a 	slli	r8,r8,9
811153a0:	8822d0fa 	srli	r17,r17,3
811153a4:	8401ffcc 	andi	r16,r16,2047
811153a8:	4010d33a 	srli	r8,r8,12
811153ac:	9007883a 	mov	r3,r18
811153b0:	1444b03a 	or	r2,r2,r17
811153b4:	8401ffcc 	andi	r16,r16,2047
811153b8:	8020953a 	slli	r16,r16,20
811153bc:	18c03fcc 	andi	r3,r3,255
811153c0:	01000434 	movhi	r4,16
811153c4:	213fffc4 	addi	r4,r4,-1
811153c8:	180697fa 	slli	r3,r3,31
811153cc:	4110703a 	and	r8,r8,r4
811153d0:	4410b03a 	or	r8,r8,r16
811153d4:	40c6b03a 	or	r3,r8,r3
811153d8:	dfc00417 	ldw	ra,16(sp)
811153dc:	dcc00317 	ldw	r19,12(sp)
811153e0:	dc800217 	ldw	r18,8(sp)
811153e4:	dc400117 	ldw	r17,4(sp)
811153e8:	dc000017 	ldw	r16,0(sp)
811153ec:	dec00504 	addi	sp,sp,20
811153f0:	f800283a 	ret
811153f4:	0081ffc4 	movi	r2,2047
811153f8:	80bfd626 	beq	r16,r2,81115354 <__reset+0xfb0f5354>
811153fc:	4a402034 	orhi	r9,r9,128
81115400:	00800e04 	movi	r2,56
81115404:	10c09f16 	blt	r2,r3,81115684 <__adddf3+0x3ac>
81115408:	008007c4 	movi	r2,31
8111540c:	10c0c216 	blt	r2,r3,81115718 <__adddf3+0x440>
81115410:	00800804 	movi	r2,32
81115414:	10c5c83a 	sub	r2,r2,r3
81115418:	488a983a 	sll	r5,r9,r2
8111541c:	30c8d83a 	srl	r4,r6,r3
81115420:	3084983a 	sll	r2,r6,r2
81115424:	48c6d83a 	srl	r3,r9,r3
81115428:	290cb03a 	or	r6,r5,r4
8111542c:	1004c03a 	cmpne	r2,r2,zero
81115430:	308cb03a 	or	r6,r6,r2
81115434:	898dc83a 	sub	r6,r17,r6
81115438:	89a3803a 	cmpltu	r17,r17,r6
8111543c:	40d1c83a 	sub	r8,r8,r3
81115440:	4451c83a 	sub	r8,r8,r17
81115444:	3023883a 	mov	r17,r6
81115448:	4080202c 	andhi	r2,r8,128
8111544c:	10002326 	beq	r2,zero,811154dc <__adddf3+0x204>
81115450:	04c02034 	movhi	r19,128
81115454:	9cffffc4 	addi	r19,r19,-1
81115458:	44e6703a 	and	r19,r8,r19
8111545c:	98007626 	beq	r19,zero,81115638 <__adddf3+0x360>
81115460:	9809883a 	mov	r4,r19
81115464:	110aac40 	call	8110aac4 <__clzsi2>
81115468:	10fffe04 	addi	r3,r2,-8
8111546c:	010007c4 	movi	r4,31
81115470:	20c07716 	blt	r4,r3,81115650 <__adddf3+0x378>
81115474:	00800804 	movi	r2,32
81115478:	10c5c83a 	sub	r2,r2,r3
8111547c:	8884d83a 	srl	r2,r17,r2
81115480:	98d0983a 	sll	r8,r19,r3
81115484:	88e2983a 	sll	r17,r17,r3
81115488:	1204b03a 	or	r2,r2,r8
8111548c:	1c007416 	blt	r3,r16,81115660 <__adddf3+0x388>
81115490:	1c21c83a 	sub	r16,r3,r16
81115494:	82000044 	addi	r8,r16,1
81115498:	00c007c4 	movi	r3,31
8111549c:	1a009116 	blt	r3,r8,811156e4 <__adddf3+0x40c>
811154a0:	00c00804 	movi	r3,32
811154a4:	1a07c83a 	sub	r3,r3,r8
811154a8:	8a08d83a 	srl	r4,r17,r8
811154ac:	88e2983a 	sll	r17,r17,r3
811154b0:	10c6983a 	sll	r3,r2,r3
811154b4:	1210d83a 	srl	r8,r2,r8
811154b8:	8804c03a 	cmpne	r2,r17,zero
811154bc:	1906b03a 	or	r3,r3,r4
811154c0:	18a2b03a 	or	r17,r3,r2
811154c4:	0021883a 	mov	r16,zero
811154c8:	003fa206 	br	81115354 <__reset+0xfb0f5354>
811154cc:	1890b03a 	or	r8,r3,r2
811154d0:	40017d26 	beq	r8,zero,81115ac8 <__adddf3+0x7f0>
811154d4:	1011883a 	mov	r8,r2
811154d8:	1823883a 	mov	r17,r3
811154dc:	888001cc 	andi	r2,r17,7
811154e0:	103f9e1e 	bne	r2,zero,8111535c <__reset+0xfb0f535c>
811154e4:	4004977a 	slli	r2,r8,29
811154e8:	8822d0fa 	srli	r17,r17,3
811154ec:	4010d0fa 	srli	r8,r8,3
811154f0:	9007883a 	mov	r3,r18
811154f4:	1444b03a 	or	r2,r2,r17
811154f8:	0101ffc4 	movi	r4,2047
811154fc:	81002426 	beq	r16,r4,81115590 <__adddf3+0x2b8>
81115500:	8120703a 	and	r16,r16,r4
81115504:	01000434 	movhi	r4,16
81115508:	213fffc4 	addi	r4,r4,-1
8111550c:	4110703a 	and	r8,r8,r4
81115510:	003fa806 	br	811153b4 <__reset+0xfb0f53b4>
81115514:	8089c83a 	sub	r4,r16,r2
81115518:	01005e0e 	bge	zero,r4,81115694 <__adddf3+0x3bc>
8111551c:	10002b26 	beq	r2,zero,811155cc <__adddf3+0x2f4>
81115520:	0081ffc4 	movi	r2,2047
81115524:	80bf8b26 	beq	r16,r2,81115354 <__reset+0xfb0f5354>
81115528:	4a402034 	orhi	r9,r9,128
8111552c:	00800e04 	movi	r2,56
81115530:	1100a40e 	bge	r2,r4,811157c4 <__adddf3+0x4ec>
81115534:	498cb03a 	or	r6,r9,r6
81115538:	300ac03a 	cmpne	r5,r6,zero
8111553c:	0013883a 	mov	r9,zero
81115540:	2c4b883a 	add	r5,r5,r17
81115544:	2c63803a 	cmpltu	r17,r5,r17
81115548:	4a11883a 	add	r8,r9,r8
8111554c:	8a11883a 	add	r8,r17,r8
81115550:	2823883a 	mov	r17,r5
81115554:	4080202c 	andhi	r2,r8,128
81115558:	103fe026 	beq	r2,zero,811154dc <__reset+0xfb0f54dc>
8111555c:	84000044 	addi	r16,r16,1
81115560:	0081ffc4 	movi	r2,2047
81115564:	8080d226 	beq	r16,r2,811158b0 <__adddf3+0x5d8>
81115568:	00bfe034 	movhi	r2,65408
8111556c:	10bfffc4 	addi	r2,r2,-1
81115570:	4090703a 	and	r8,r8,r2
81115574:	880ad07a 	srli	r5,r17,1
81115578:	400897fa 	slli	r4,r8,31
8111557c:	88c0004c 	andi	r3,r17,1
81115580:	28e2b03a 	or	r17,r5,r3
81115584:	4010d07a 	srli	r8,r8,1
81115588:	2462b03a 	or	r17,r4,r17
8111558c:	003f7106 	br	81115354 <__reset+0xfb0f5354>
81115590:	4088b03a 	or	r4,r8,r2
81115594:	20014526 	beq	r4,zero,81115aac <__adddf3+0x7d4>
81115598:	01000434 	movhi	r4,16
8111559c:	42000234 	orhi	r8,r8,8
811155a0:	213fffc4 	addi	r4,r4,-1
811155a4:	4110703a 	and	r8,r8,r4
811155a8:	003f8206 	br	811153b4 <__reset+0xfb0f53b4>
811155ac:	18ffffc4 	addi	r3,r3,-1
811155b0:	1800491e 	bne	r3,zero,811156d8 <__adddf3+0x400>
811155b4:	898bc83a 	sub	r5,r17,r6
811155b8:	8963803a 	cmpltu	r17,r17,r5
811155bc:	4251c83a 	sub	r8,r8,r9
811155c0:	4451c83a 	sub	r8,r8,r17
811155c4:	2823883a 	mov	r17,r5
811155c8:	003f9f06 	br	81115448 <__reset+0xfb0f5448>
811155cc:	4984b03a 	or	r2,r9,r6
811155d0:	103f6026 	beq	r2,zero,81115354 <__reset+0xfb0f5354>
811155d4:	213fffc4 	addi	r4,r4,-1
811155d8:	2000931e 	bne	r4,zero,81115828 <__adddf3+0x550>
811155dc:	898d883a 	add	r6,r17,r6
811155e0:	3463803a 	cmpltu	r17,r6,r17
811155e4:	4251883a 	add	r8,r8,r9
811155e8:	8a11883a 	add	r8,r17,r8
811155ec:	3023883a 	mov	r17,r6
811155f0:	003fd806 	br	81115554 <__reset+0xfb0f5554>
811155f4:	1800541e 	bne	r3,zero,81115748 <__adddf3+0x470>
811155f8:	80800044 	addi	r2,r16,1
811155fc:	1081ffcc 	andi	r2,r2,2047
81115600:	00c00044 	movi	r3,1
81115604:	1880a00e 	bge	r3,r2,81115888 <__adddf3+0x5b0>
81115608:	8989c83a 	sub	r4,r17,r6
8111560c:	8905803a 	cmpltu	r2,r17,r4
81115610:	4267c83a 	sub	r19,r8,r9
81115614:	98a7c83a 	sub	r19,r19,r2
81115618:	9880202c 	andhi	r2,r19,128
8111561c:	10006326 	beq	r2,zero,811157ac <__adddf3+0x4d4>
81115620:	3463c83a 	sub	r17,r6,r17
81115624:	4a07c83a 	sub	r3,r9,r8
81115628:	344d803a 	cmpltu	r6,r6,r17
8111562c:	19a7c83a 	sub	r19,r3,r6
81115630:	3825883a 	mov	r18,r7
81115634:	983f8a1e 	bne	r19,zero,81115460 <__reset+0xfb0f5460>
81115638:	8809883a 	mov	r4,r17
8111563c:	110aac40 	call	8110aac4 <__clzsi2>
81115640:	10800804 	addi	r2,r2,32
81115644:	10fffe04 	addi	r3,r2,-8
81115648:	010007c4 	movi	r4,31
8111564c:	20ff890e 	bge	r4,r3,81115474 <__reset+0xfb0f5474>
81115650:	10bff604 	addi	r2,r2,-40
81115654:	8884983a 	sll	r2,r17,r2
81115658:	0023883a 	mov	r17,zero
8111565c:	1c3f8c0e 	bge	r3,r16,81115490 <__reset+0xfb0f5490>
81115660:	023fe034 	movhi	r8,65408
81115664:	423fffc4 	addi	r8,r8,-1
81115668:	80e1c83a 	sub	r16,r16,r3
8111566c:	1210703a 	and	r8,r2,r8
81115670:	003f3806 	br	81115354 <__reset+0xfb0f5354>
81115674:	9007883a 	mov	r3,r18
81115678:	0011883a 	mov	r8,zero
8111567c:	0005883a 	mov	r2,zero
81115680:	003f4c06 	br	811153b4 <__reset+0xfb0f53b4>
81115684:	498cb03a 	or	r6,r9,r6
81115688:	300cc03a 	cmpne	r6,r6,zero
8111568c:	0007883a 	mov	r3,zero
81115690:	003f6806 	br	81115434 <__reset+0xfb0f5434>
81115694:	20009c1e 	bne	r4,zero,81115908 <__adddf3+0x630>
81115698:	80800044 	addi	r2,r16,1
8111569c:	1141ffcc 	andi	r5,r2,2047
811156a0:	01000044 	movi	r4,1
811156a4:	2140670e 	bge	r4,r5,81115844 <__adddf3+0x56c>
811156a8:	0101ffc4 	movi	r4,2047
811156ac:	11007f26 	beq	r2,r4,811158ac <__adddf3+0x5d4>
811156b0:	898d883a 	add	r6,r17,r6
811156b4:	4247883a 	add	r3,r8,r9
811156b8:	3451803a 	cmpltu	r8,r6,r17
811156bc:	40d1883a 	add	r8,r8,r3
811156c0:	402297fa 	slli	r17,r8,31
811156c4:	300cd07a 	srli	r6,r6,1
811156c8:	4010d07a 	srli	r8,r8,1
811156cc:	1021883a 	mov	r16,r2
811156d0:	89a2b03a 	or	r17,r17,r6
811156d4:	003f1f06 	br	81115354 <__reset+0xfb0f5354>
811156d8:	0081ffc4 	movi	r2,2047
811156dc:	80bf481e 	bne	r16,r2,81115400 <__reset+0xfb0f5400>
811156e0:	003f1c06 	br	81115354 <__reset+0xfb0f5354>
811156e4:	843ff844 	addi	r16,r16,-31
811156e8:	01000804 	movi	r4,32
811156ec:	1406d83a 	srl	r3,r2,r16
811156f0:	41005026 	beq	r8,r4,81115834 <__adddf3+0x55c>
811156f4:	01001004 	movi	r4,64
811156f8:	2211c83a 	sub	r8,r4,r8
811156fc:	1204983a 	sll	r2,r2,r8
81115700:	88a2b03a 	or	r17,r17,r2
81115704:	8822c03a 	cmpne	r17,r17,zero
81115708:	1c62b03a 	or	r17,r3,r17
8111570c:	0011883a 	mov	r8,zero
81115710:	0021883a 	mov	r16,zero
81115714:	003f7106 	br	811154dc <__reset+0xfb0f54dc>
81115718:	193ff804 	addi	r4,r3,-32
8111571c:	00800804 	movi	r2,32
81115720:	4908d83a 	srl	r4,r9,r4
81115724:	18804526 	beq	r3,r2,8111583c <__adddf3+0x564>
81115728:	00801004 	movi	r2,64
8111572c:	10c5c83a 	sub	r2,r2,r3
81115730:	4886983a 	sll	r3,r9,r2
81115734:	198cb03a 	or	r6,r3,r6
81115738:	300cc03a 	cmpne	r6,r6,zero
8111573c:	218cb03a 	or	r6,r4,r6
81115740:	0007883a 	mov	r3,zero
81115744:	003f3b06 	br	81115434 <__reset+0xfb0f5434>
81115748:	80002a26 	beq	r16,zero,811157f4 <__adddf3+0x51c>
8111574c:	0101ffc4 	movi	r4,2047
81115750:	11006826 	beq	r2,r4,811158f4 <__adddf3+0x61c>
81115754:	00c7c83a 	sub	r3,zero,r3
81115758:	42002034 	orhi	r8,r8,128
8111575c:	01000e04 	movi	r4,56
81115760:	20c07c16 	blt	r4,r3,81115954 <__adddf3+0x67c>
81115764:	010007c4 	movi	r4,31
81115768:	20c0da16 	blt	r4,r3,81115ad4 <__adddf3+0x7fc>
8111576c:	01000804 	movi	r4,32
81115770:	20c9c83a 	sub	r4,r4,r3
81115774:	4114983a 	sll	r10,r8,r4
81115778:	88cad83a 	srl	r5,r17,r3
8111577c:	8908983a 	sll	r4,r17,r4
81115780:	40c6d83a 	srl	r3,r8,r3
81115784:	5162b03a 	or	r17,r10,r5
81115788:	2008c03a 	cmpne	r4,r4,zero
8111578c:	8922b03a 	or	r17,r17,r4
81115790:	3463c83a 	sub	r17,r6,r17
81115794:	48c7c83a 	sub	r3,r9,r3
81115798:	344d803a 	cmpltu	r6,r6,r17
8111579c:	1991c83a 	sub	r8,r3,r6
811157a0:	1021883a 	mov	r16,r2
811157a4:	3825883a 	mov	r18,r7
811157a8:	003f2706 	br	81115448 <__reset+0xfb0f5448>
811157ac:	24d0b03a 	or	r8,r4,r19
811157b0:	40001b1e 	bne	r8,zero,81115820 <__adddf3+0x548>
811157b4:	0005883a 	mov	r2,zero
811157b8:	0007883a 	mov	r3,zero
811157bc:	0021883a 	mov	r16,zero
811157c0:	003f4d06 	br	811154f8 <__reset+0xfb0f54f8>
811157c4:	008007c4 	movi	r2,31
811157c8:	11003c16 	blt	r2,r4,811158bc <__adddf3+0x5e4>
811157cc:	00800804 	movi	r2,32
811157d0:	1105c83a 	sub	r2,r2,r4
811157d4:	488e983a 	sll	r7,r9,r2
811157d8:	310ad83a 	srl	r5,r6,r4
811157dc:	3084983a 	sll	r2,r6,r2
811157e0:	4912d83a 	srl	r9,r9,r4
811157e4:	394ab03a 	or	r5,r7,r5
811157e8:	1004c03a 	cmpne	r2,r2,zero
811157ec:	288ab03a 	or	r5,r5,r2
811157f0:	003f5306 	br	81115540 <__reset+0xfb0f5540>
811157f4:	4448b03a 	or	r4,r8,r17
811157f8:	20003e26 	beq	r4,zero,811158f4 <__adddf3+0x61c>
811157fc:	00c6303a 	nor	r3,zero,r3
81115800:	18003a1e 	bne	r3,zero,811158ec <__adddf3+0x614>
81115804:	3463c83a 	sub	r17,r6,r17
81115808:	4a07c83a 	sub	r3,r9,r8
8111580c:	344d803a 	cmpltu	r6,r6,r17
81115810:	1991c83a 	sub	r8,r3,r6
81115814:	1021883a 	mov	r16,r2
81115818:	3825883a 	mov	r18,r7
8111581c:	003f0a06 	br	81115448 <__reset+0xfb0f5448>
81115820:	2023883a 	mov	r17,r4
81115824:	003f0d06 	br	8111545c <__reset+0xfb0f545c>
81115828:	0081ffc4 	movi	r2,2047
8111582c:	80bf3f1e 	bne	r16,r2,8111552c <__reset+0xfb0f552c>
81115830:	003ec806 	br	81115354 <__reset+0xfb0f5354>
81115834:	0005883a 	mov	r2,zero
81115838:	003fb106 	br	81115700 <__reset+0xfb0f5700>
8111583c:	0007883a 	mov	r3,zero
81115840:	003fbc06 	br	81115734 <__reset+0xfb0f5734>
81115844:	4444b03a 	or	r2,r8,r17
81115848:	8000871e 	bne	r16,zero,81115a68 <__adddf3+0x790>
8111584c:	1000ba26 	beq	r2,zero,81115b38 <__adddf3+0x860>
81115850:	4984b03a 	or	r2,r9,r6
81115854:	103ebf26 	beq	r2,zero,81115354 <__reset+0xfb0f5354>
81115858:	8985883a 	add	r2,r17,r6
8111585c:	4247883a 	add	r3,r8,r9
81115860:	1451803a 	cmpltu	r8,r2,r17
81115864:	40d1883a 	add	r8,r8,r3
81115868:	40c0202c 	andhi	r3,r8,128
8111586c:	1023883a 	mov	r17,r2
81115870:	183f1a26 	beq	r3,zero,811154dc <__reset+0xfb0f54dc>
81115874:	00bfe034 	movhi	r2,65408
81115878:	10bfffc4 	addi	r2,r2,-1
8111587c:	2021883a 	mov	r16,r4
81115880:	4090703a 	and	r8,r8,r2
81115884:	003eb306 	br	81115354 <__reset+0xfb0f5354>
81115888:	4444b03a 	or	r2,r8,r17
8111588c:	8000291e 	bne	r16,zero,81115934 <__adddf3+0x65c>
81115890:	10004b1e 	bne	r2,zero,811159c0 <__adddf3+0x6e8>
81115894:	4990b03a 	or	r8,r9,r6
81115898:	40008b26 	beq	r8,zero,81115ac8 <__adddf3+0x7f0>
8111589c:	4811883a 	mov	r8,r9
811158a0:	3023883a 	mov	r17,r6
811158a4:	3825883a 	mov	r18,r7
811158a8:	003eaa06 	br	81115354 <__reset+0xfb0f5354>
811158ac:	1021883a 	mov	r16,r2
811158b0:	0011883a 	mov	r8,zero
811158b4:	0005883a 	mov	r2,zero
811158b8:	003f0f06 	br	811154f8 <__reset+0xfb0f54f8>
811158bc:	217ff804 	addi	r5,r4,-32
811158c0:	00800804 	movi	r2,32
811158c4:	494ad83a 	srl	r5,r9,r5
811158c8:	20807d26 	beq	r4,r2,81115ac0 <__adddf3+0x7e8>
811158cc:	00801004 	movi	r2,64
811158d0:	1109c83a 	sub	r4,r2,r4
811158d4:	4912983a 	sll	r9,r9,r4
811158d8:	498cb03a 	or	r6,r9,r6
811158dc:	300cc03a 	cmpne	r6,r6,zero
811158e0:	298ab03a 	or	r5,r5,r6
811158e4:	0013883a 	mov	r9,zero
811158e8:	003f1506 	br	81115540 <__reset+0xfb0f5540>
811158ec:	0101ffc4 	movi	r4,2047
811158f0:	113f9a1e 	bne	r2,r4,8111575c <__reset+0xfb0f575c>
811158f4:	4811883a 	mov	r8,r9
811158f8:	3023883a 	mov	r17,r6
811158fc:	1021883a 	mov	r16,r2
81115900:	3825883a 	mov	r18,r7
81115904:	003e9306 	br	81115354 <__reset+0xfb0f5354>
81115908:	8000161e 	bne	r16,zero,81115964 <__adddf3+0x68c>
8111590c:	444ab03a 	or	r5,r8,r17
81115910:	28005126 	beq	r5,zero,81115a58 <__adddf3+0x780>
81115914:	0108303a 	nor	r4,zero,r4
81115918:	20004d1e 	bne	r4,zero,81115a50 <__adddf3+0x778>
8111591c:	89a3883a 	add	r17,r17,r6
81115920:	4253883a 	add	r9,r8,r9
81115924:	898d803a 	cmpltu	r6,r17,r6
81115928:	3251883a 	add	r8,r6,r9
8111592c:	1021883a 	mov	r16,r2
81115930:	003f0806 	br	81115554 <__reset+0xfb0f5554>
81115934:	1000301e 	bne	r2,zero,811159f8 <__adddf3+0x720>
81115938:	4984b03a 	or	r2,r9,r6
8111593c:	10007126 	beq	r2,zero,81115b04 <__adddf3+0x82c>
81115940:	4811883a 	mov	r8,r9
81115944:	3023883a 	mov	r17,r6
81115948:	3825883a 	mov	r18,r7
8111594c:	0401ffc4 	movi	r16,2047
81115950:	003e8006 	br	81115354 <__reset+0xfb0f5354>
81115954:	4462b03a 	or	r17,r8,r17
81115958:	8822c03a 	cmpne	r17,r17,zero
8111595c:	0007883a 	mov	r3,zero
81115960:	003f8b06 	br	81115790 <__reset+0xfb0f5790>
81115964:	0141ffc4 	movi	r5,2047
81115968:	11403b26 	beq	r2,r5,81115a58 <__adddf3+0x780>
8111596c:	0109c83a 	sub	r4,zero,r4
81115970:	42002034 	orhi	r8,r8,128
81115974:	01400e04 	movi	r5,56
81115978:	29006716 	blt	r5,r4,81115b18 <__adddf3+0x840>
8111597c:	014007c4 	movi	r5,31
81115980:	29007016 	blt	r5,r4,81115b44 <__adddf3+0x86c>
81115984:	01400804 	movi	r5,32
81115988:	290bc83a 	sub	r5,r5,r4
8111598c:	4154983a 	sll	r10,r8,r5
81115990:	890ed83a 	srl	r7,r17,r4
81115994:	894a983a 	sll	r5,r17,r5
81115998:	4108d83a 	srl	r4,r8,r4
8111599c:	51e2b03a 	or	r17,r10,r7
811159a0:	280ac03a 	cmpne	r5,r5,zero
811159a4:	8962b03a 	or	r17,r17,r5
811159a8:	89a3883a 	add	r17,r17,r6
811159ac:	2253883a 	add	r9,r4,r9
811159b0:	898d803a 	cmpltu	r6,r17,r6
811159b4:	3251883a 	add	r8,r6,r9
811159b8:	1021883a 	mov	r16,r2
811159bc:	003ee506 	br	81115554 <__reset+0xfb0f5554>
811159c0:	4984b03a 	or	r2,r9,r6
811159c4:	103e6326 	beq	r2,zero,81115354 <__reset+0xfb0f5354>
811159c8:	8987c83a 	sub	r3,r17,r6
811159cc:	88c9803a 	cmpltu	r4,r17,r3
811159d0:	4245c83a 	sub	r2,r8,r9
811159d4:	1105c83a 	sub	r2,r2,r4
811159d8:	1100202c 	andhi	r4,r2,128
811159dc:	203ebb26 	beq	r4,zero,811154cc <__reset+0xfb0f54cc>
811159e0:	3463c83a 	sub	r17,r6,r17
811159e4:	4a07c83a 	sub	r3,r9,r8
811159e8:	344d803a 	cmpltu	r6,r6,r17
811159ec:	1991c83a 	sub	r8,r3,r6
811159f0:	3825883a 	mov	r18,r7
811159f4:	003e5706 	br	81115354 <__reset+0xfb0f5354>
811159f8:	4984b03a 	or	r2,r9,r6
811159fc:	10002e26 	beq	r2,zero,81115ab8 <__adddf3+0x7e0>
81115a00:	4004d0fa 	srli	r2,r8,3
81115a04:	8822d0fa 	srli	r17,r17,3
81115a08:	4010977a 	slli	r8,r8,29
81115a0c:	10c0022c 	andhi	r3,r2,8
81115a10:	4462b03a 	or	r17,r8,r17
81115a14:	18000826 	beq	r3,zero,81115a38 <__adddf3+0x760>
81115a18:	4808d0fa 	srli	r4,r9,3
81115a1c:	20c0022c 	andhi	r3,r4,8
81115a20:	1800051e 	bne	r3,zero,81115a38 <__adddf3+0x760>
81115a24:	300cd0fa 	srli	r6,r6,3
81115a28:	4806977a 	slli	r3,r9,29
81115a2c:	2005883a 	mov	r2,r4
81115a30:	3825883a 	mov	r18,r7
81115a34:	19a2b03a 	or	r17,r3,r6
81115a38:	8810d77a 	srli	r8,r17,29
81115a3c:	100490fa 	slli	r2,r2,3
81115a40:	882290fa 	slli	r17,r17,3
81115a44:	0401ffc4 	movi	r16,2047
81115a48:	4090b03a 	or	r8,r8,r2
81115a4c:	003e4106 	br	81115354 <__reset+0xfb0f5354>
81115a50:	0141ffc4 	movi	r5,2047
81115a54:	117fc71e 	bne	r2,r5,81115974 <__reset+0xfb0f5974>
81115a58:	4811883a 	mov	r8,r9
81115a5c:	3023883a 	mov	r17,r6
81115a60:	1021883a 	mov	r16,r2
81115a64:	003e3b06 	br	81115354 <__reset+0xfb0f5354>
81115a68:	10002f26 	beq	r2,zero,81115b28 <__adddf3+0x850>
81115a6c:	4984b03a 	or	r2,r9,r6
81115a70:	10001126 	beq	r2,zero,81115ab8 <__adddf3+0x7e0>
81115a74:	4004d0fa 	srli	r2,r8,3
81115a78:	8822d0fa 	srli	r17,r17,3
81115a7c:	4010977a 	slli	r8,r8,29
81115a80:	10c0022c 	andhi	r3,r2,8
81115a84:	4462b03a 	or	r17,r8,r17
81115a88:	183feb26 	beq	r3,zero,81115a38 <__reset+0xfb0f5a38>
81115a8c:	4808d0fa 	srli	r4,r9,3
81115a90:	20c0022c 	andhi	r3,r4,8
81115a94:	183fe81e 	bne	r3,zero,81115a38 <__reset+0xfb0f5a38>
81115a98:	300cd0fa 	srli	r6,r6,3
81115a9c:	4806977a 	slli	r3,r9,29
81115aa0:	2005883a 	mov	r2,r4
81115aa4:	19a2b03a 	or	r17,r3,r6
81115aa8:	003fe306 	br	81115a38 <__reset+0xfb0f5a38>
81115aac:	0011883a 	mov	r8,zero
81115ab0:	0005883a 	mov	r2,zero
81115ab4:	003e3f06 	br	811153b4 <__reset+0xfb0f53b4>
81115ab8:	0401ffc4 	movi	r16,2047
81115abc:	003e2506 	br	81115354 <__reset+0xfb0f5354>
81115ac0:	0013883a 	mov	r9,zero
81115ac4:	003f8406 	br	811158d8 <__reset+0xfb0f58d8>
81115ac8:	0005883a 	mov	r2,zero
81115acc:	0007883a 	mov	r3,zero
81115ad0:	003e8906 	br	811154f8 <__reset+0xfb0f54f8>
81115ad4:	197ff804 	addi	r5,r3,-32
81115ad8:	01000804 	movi	r4,32
81115adc:	414ad83a 	srl	r5,r8,r5
81115ae0:	19002426 	beq	r3,r4,81115b74 <__adddf3+0x89c>
81115ae4:	01001004 	movi	r4,64
81115ae8:	20c7c83a 	sub	r3,r4,r3
81115aec:	40c6983a 	sll	r3,r8,r3
81115af0:	1c46b03a 	or	r3,r3,r17
81115af4:	1806c03a 	cmpne	r3,r3,zero
81115af8:	28e2b03a 	or	r17,r5,r3
81115afc:	0007883a 	mov	r3,zero
81115b00:	003f2306 	br	81115790 <__reset+0xfb0f5790>
81115b04:	0007883a 	mov	r3,zero
81115b08:	5811883a 	mov	r8,r11
81115b0c:	00bfffc4 	movi	r2,-1
81115b10:	0401ffc4 	movi	r16,2047
81115b14:	003e7806 	br	811154f8 <__reset+0xfb0f54f8>
81115b18:	4462b03a 	or	r17,r8,r17
81115b1c:	8822c03a 	cmpne	r17,r17,zero
81115b20:	0009883a 	mov	r4,zero
81115b24:	003fa006 	br	811159a8 <__reset+0xfb0f59a8>
81115b28:	4811883a 	mov	r8,r9
81115b2c:	3023883a 	mov	r17,r6
81115b30:	0401ffc4 	movi	r16,2047
81115b34:	003e0706 	br	81115354 <__reset+0xfb0f5354>
81115b38:	4811883a 	mov	r8,r9
81115b3c:	3023883a 	mov	r17,r6
81115b40:	003e0406 	br	81115354 <__reset+0xfb0f5354>
81115b44:	21fff804 	addi	r7,r4,-32
81115b48:	01400804 	movi	r5,32
81115b4c:	41ced83a 	srl	r7,r8,r7
81115b50:	21400a26 	beq	r4,r5,81115b7c <__adddf3+0x8a4>
81115b54:	01401004 	movi	r5,64
81115b58:	2909c83a 	sub	r4,r5,r4
81115b5c:	4108983a 	sll	r4,r8,r4
81115b60:	2448b03a 	or	r4,r4,r17
81115b64:	2008c03a 	cmpne	r4,r4,zero
81115b68:	3922b03a 	or	r17,r7,r4
81115b6c:	0009883a 	mov	r4,zero
81115b70:	003f8d06 	br	811159a8 <__reset+0xfb0f59a8>
81115b74:	0007883a 	mov	r3,zero
81115b78:	003fdd06 	br	81115af0 <__reset+0xfb0f5af0>
81115b7c:	0009883a 	mov	r4,zero
81115b80:	003ff706 	br	81115b60 <__reset+0xfb0f5b60>

81115b84 <__divdf3>:
81115b84:	defff204 	addi	sp,sp,-56
81115b88:	dd400915 	stw	r21,36(sp)
81115b8c:	282ad53a 	srli	r21,r5,20
81115b90:	dd000815 	stw	r20,32(sp)
81115b94:	2828d7fa 	srli	r20,r5,31
81115b98:	dc000415 	stw	r16,16(sp)
81115b9c:	04000434 	movhi	r16,16
81115ba0:	df000c15 	stw	fp,48(sp)
81115ba4:	843fffc4 	addi	r16,r16,-1
81115ba8:	dfc00d15 	stw	ra,52(sp)
81115bac:	ddc00b15 	stw	r23,44(sp)
81115bb0:	dd800a15 	stw	r22,40(sp)
81115bb4:	dcc00715 	stw	r19,28(sp)
81115bb8:	dc800615 	stw	r18,24(sp)
81115bbc:	dc400515 	stw	r17,20(sp)
81115bc0:	ad41ffcc 	andi	r21,r21,2047
81115bc4:	2c20703a 	and	r16,r5,r16
81115bc8:	a7003fcc 	andi	fp,r20,255
81115bcc:	a8006126 	beq	r21,zero,81115d54 <__divdf3+0x1d0>
81115bd0:	0081ffc4 	movi	r2,2047
81115bd4:	2025883a 	mov	r18,r4
81115bd8:	a8803726 	beq	r21,r2,81115cb8 <__divdf3+0x134>
81115bdc:	80800434 	orhi	r2,r16,16
81115be0:	100490fa 	slli	r2,r2,3
81115be4:	2020d77a 	srli	r16,r4,29
81115be8:	202490fa 	slli	r18,r4,3
81115bec:	ad7f0044 	addi	r21,r21,-1023
81115bf0:	80a0b03a 	or	r16,r16,r2
81115bf4:	0027883a 	mov	r19,zero
81115bf8:	0013883a 	mov	r9,zero
81115bfc:	3804d53a 	srli	r2,r7,20
81115c00:	382cd7fa 	srli	r22,r7,31
81115c04:	04400434 	movhi	r17,16
81115c08:	8c7fffc4 	addi	r17,r17,-1
81115c0c:	1081ffcc 	andi	r2,r2,2047
81115c10:	3011883a 	mov	r8,r6
81115c14:	3c62703a 	and	r17,r7,r17
81115c18:	b5c03fcc 	andi	r23,r22,255
81115c1c:	10006c26 	beq	r2,zero,81115dd0 <__divdf3+0x24c>
81115c20:	00c1ffc4 	movi	r3,2047
81115c24:	10c06426 	beq	r2,r3,81115db8 <__divdf3+0x234>
81115c28:	88c00434 	orhi	r3,r17,16
81115c2c:	180690fa 	slli	r3,r3,3
81115c30:	3022d77a 	srli	r17,r6,29
81115c34:	301090fa 	slli	r8,r6,3
81115c38:	10bf0044 	addi	r2,r2,-1023
81115c3c:	88e2b03a 	or	r17,r17,r3
81115c40:	000f883a 	mov	r7,zero
81115c44:	a58cf03a 	xor	r6,r20,r22
81115c48:	3cc8b03a 	or	r4,r7,r19
81115c4c:	a8abc83a 	sub	r21,r21,r2
81115c50:	008003c4 	movi	r2,15
81115c54:	3007883a 	mov	r3,r6
81115c58:	34c03fcc 	andi	r19,r6,255
81115c5c:	11009036 	bltu	r2,r4,81115ea0 <__divdf3+0x31c>
81115c60:	200890ba 	slli	r4,r4,2
81115c64:	00a04474 	movhi	r2,33041
81115c68:	10971e04 	addi	r2,r2,23672
81115c6c:	2089883a 	add	r4,r4,r2
81115c70:	20800017 	ldw	r2,0(r4)
81115c74:	1000683a 	jmp	r2
81115c78:	81115ea0 	cmpeqi	r4,r16,17786
81115c7c:	81115cf0 	cmpltui	r4,r16,17779
81115c80:	81115e90 	cmplti	r4,r16,17786
81115c84:	81115ce4 	muli	r4,r16,17779
81115c88:	81115e90 	cmplti	r4,r16,17786
81115c8c:	81115e64 	muli	r4,r16,17785
81115c90:	81115e90 	cmplti	r4,r16,17786
81115c94:	81115ce4 	muli	r4,r16,17779
81115c98:	81115cf0 	cmpltui	r4,r16,17779
81115c9c:	81115cf0 	cmpltui	r4,r16,17779
81115ca0:	81115e64 	muli	r4,r16,17785
81115ca4:	81115ce4 	muli	r4,r16,17779
81115ca8:	81115cd4 	ori	r4,r16,17779
81115cac:	81115cd4 	ori	r4,r16,17779
81115cb0:	81115cd4 	ori	r4,r16,17779
81115cb4:	81116184 	addi	r4,r16,17798
81115cb8:	2404b03a 	or	r2,r4,r16
81115cbc:	1000661e 	bne	r2,zero,81115e58 <__divdf3+0x2d4>
81115cc0:	04c00204 	movi	r19,8
81115cc4:	0021883a 	mov	r16,zero
81115cc8:	0025883a 	mov	r18,zero
81115ccc:	02400084 	movi	r9,2
81115cd0:	003fca06 	br	81115bfc <__reset+0xfb0f5bfc>
81115cd4:	8023883a 	mov	r17,r16
81115cd8:	9011883a 	mov	r8,r18
81115cdc:	e02f883a 	mov	r23,fp
81115ce0:	480f883a 	mov	r7,r9
81115ce4:	00800084 	movi	r2,2
81115ce8:	3881311e 	bne	r7,r2,811161b0 <__divdf3+0x62c>
81115cec:	b827883a 	mov	r19,r23
81115cf0:	98c0004c 	andi	r3,r19,1
81115cf4:	0081ffc4 	movi	r2,2047
81115cf8:	000b883a 	mov	r5,zero
81115cfc:	0025883a 	mov	r18,zero
81115d00:	1004953a 	slli	r2,r2,20
81115d04:	18c03fcc 	andi	r3,r3,255
81115d08:	04400434 	movhi	r17,16
81115d0c:	8c7fffc4 	addi	r17,r17,-1
81115d10:	180697fa 	slli	r3,r3,31
81115d14:	2c4a703a 	and	r5,r5,r17
81115d18:	288ab03a 	or	r5,r5,r2
81115d1c:	28c6b03a 	or	r3,r5,r3
81115d20:	9005883a 	mov	r2,r18
81115d24:	dfc00d17 	ldw	ra,52(sp)
81115d28:	df000c17 	ldw	fp,48(sp)
81115d2c:	ddc00b17 	ldw	r23,44(sp)
81115d30:	dd800a17 	ldw	r22,40(sp)
81115d34:	dd400917 	ldw	r21,36(sp)
81115d38:	dd000817 	ldw	r20,32(sp)
81115d3c:	dcc00717 	ldw	r19,28(sp)
81115d40:	dc800617 	ldw	r18,24(sp)
81115d44:	dc400517 	ldw	r17,20(sp)
81115d48:	dc000417 	ldw	r16,16(sp)
81115d4c:	dec00e04 	addi	sp,sp,56
81115d50:	f800283a 	ret
81115d54:	2404b03a 	or	r2,r4,r16
81115d58:	2027883a 	mov	r19,r4
81115d5c:	10003926 	beq	r2,zero,81115e44 <__divdf3+0x2c0>
81115d60:	80012e26 	beq	r16,zero,8111621c <__divdf3+0x698>
81115d64:	8009883a 	mov	r4,r16
81115d68:	d9800315 	stw	r6,12(sp)
81115d6c:	d9c00215 	stw	r7,8(sp)
81115d70:	110aac40 	call	8110aac4 <__clzsi2>
81115d74:	d9800317 	ldw	r6,12(sp)
81115d78:	d9c00217 	ldw	r7,8(sp)
81115d7c:	113ffd44 	addi	r4,r2,-11
81115d80:	00c00704 	movi	r3,28
81115d84:	19012116 	blt	r3,r4,8111620c <__divdf3+0x688>
81115d88:	00c00744 	movi	r3,29
81115d8c:	147ffe04 	addi	r17,r2,-8
81115d90:	1907c83a 	sub	r3,r3,r4
81115d94:	8460983a 	sll	r16,r16,r17
81115d98:	98c6d83a 	srl	r3,r19,r3
81115d9c:	9c64983a 	sll	r18,r19,r17
81115da0:	1c20b03a 	or	r16,r3,r16
81115da4:	1080fcc4 	addi	r2,r2,1011
81115da8:	00abc83a 	sub	r21,zero,r2
81115dac:	0027883a 	mov	r19,zero
81115db0:	0013883a 	mov	r9,zero
81115db4:	003f9106 	br	81115bfc <__reset+0xfb0f5bfc>
81115db8:	3446b03a 	or	r3,r6,r17
81115dbc:	18001f1e 	bne	r3,zero,81115e3c <__divdf3+0x2b8>
81115dc0:	0023883a 	mov	r17,zero
81115dc4:	0011883a 	mov	r8,zero
81115dc8:	01c00084 	movi	r7,2
81115dcc:	003f9d06 	br	81115c44 <__reset+0xfb0f5c44>
81115dd0:	3446b03a 	or	r3,r6,r17
81115dd4:	18001526 	beq	r3,zero,81115e2c <__divdf3+0x2a8>
81115dd8:	88011b26 	beq	r17,zero,81116248 <__divdf3+0x6c4>
81115ddc:	8809883a 	mov	r4,r17
81115de0:	d9800315 	stw	r6,12(sp)
81115de4:	da400115 	stw	r9,4(sp)
81115de8:	110aac40 	call	8110aac4 <__clzsi2>
81115dec:	d9800317 	ldw	r6,12(sp)
81115df0:	da400117 	ldw	r9,4(sp)
81115df4:	113ffd44 	addi	r4,r2,-11
81115df8:	00c00704 	movi	r3,28
81115dfc:	19010e16 	blt	r3,r4,81116238 <__divdf3+0x6b4>
81115e00:	00c00744 	movi	r3,29
81115e04:	123ffe04 	addi	r8,r2,-8
81115e08:	1907c83a 	sub	r3,r3,r4
81115e0c:	8a22983a 	sll	r17,r17,r8
81115e10:	30c6d83a 	srl	r3,r6,r3
81115e14:	3210983a 	sll	r8,r6,r8
81115e18:	1c62b03a 	or	r17,r3,r17
81115e1c:	1080fcc4 	addi	r2,r2,1011
81115e20:	0085c83a 	sub	r2,zero,r2
81115e24:	000f883a 	mov	r7,zero
81115e28:	003f8606 	br	81115c44 <__reset+0xfb0f5c44>
81115e2c:	0023883a 	mov	r17,zero
81115e30:	0011883a 	mov	r8,zero
81115e34:	01c00044 	movi	r7,1
81115e38:	003f8206 	br	81115c44 <__reset+0xfb0f5c44>
81115e3c:	01c000c4 	movi	r7,3
81115e40:	003f8006 	br	81115c44 <__reset+0xfb0f5c44>
81115e44:	04c00104 	movi	r19,4
81115e48:	0021883a 	mov	r16,zero
81115e4c:	0025883a 	mov	r18,zero
81115e50:	02400044 	movi	r9,1
81115e54:	003f6906 	br	81115bfc <__reset+0xfb0f5bfc>
81115e58:	04c00304 	movi	r19,12
81115e5c:	024000c4 	movi	r9,3
81115e60:	003f6606 	br	81115bfc <__reset+0xfb0f5bfc>
81115e64:	01400434 	movhi	r5,16
81115e68:	0007883a 	mov	r3,zero
81115e6c:	297fffc4 	addi	r5,r5,-1
81115e70:	04bfffc4 	movi	r18,-1
81115e74:	0081ffc4 	movi	r2,2047
81115e78:	003fa106 	br	81115d00 <__reset+0xfb0f5d00>
81115e7c:	00c00044 	movi	r3,1
81115e80:	1887c83a 	sub	r3,r3,r2
81115e84:	01000e04 	movi	r4,56
81115e88:	20c1210e 	bge	r4,r3,81116310 <__divdf3+0x78c>
81115e8c:	98c0004c 	andi	r3,r19,1
81115e90:	0005883a 	mov	r2,zero
81115e94:	000b883a 	mov	r5,zero
81115e98:	0025883a 	mov	r18,zero
81115e9c:	003f9806 	br	81115d00 <__reset+0xfb0f5d00>
81115ea0:	8c00fd36 	bltu	r17,r16,81116298 <__divdf3+0x714>
81115ea4:	8440fb26 	beq	r16,r17,81116294 <__divdf3+0x710>
81115ea8:	8007883a 	mov	r3,r16
81115eac:	ad7fffc4 	addi	r21,r21,-1
81115eb0:	0021883a 	mov	r16,zero
81115eb4:	4004d63a 	srli	r2,r8,24
81115eb8:	8822923a 	slli	r17,r17,8
81115ebc:	1809883a 	mov	r4,r3
81115ec0:	402c923a 	slli	r22,r8,8
81115ec4:	88b8b03a 	or	fp,r17,r2
81115ec8:	e028d43a 	srli	r20,fp,16
81115ecc:	d8c00015 	stw	r3,0(sp)
81115ed0:	e5ffffcc 	andi	r23,fp,65535
81115ed4:	a00b883a 	mov	r5,r20
81115ed8:	111521c0 	call	8111521c <__udivsi3>
81115edc:	d8c00017 	ldw	r3,0(sp)
81115ee0:	a00b883a 	mov	r5,r20
81115ee4:	d8800315 	stw	r2,12(sp)
81115ee8:	1809883a 	mov	r4,r3
81115eec:	11152800 	call	81115280 <__umodsi3>
81115ef0:	d9800317 	ldw	r6,12(sp)
81115ef4:	1006943a 	slli	r3,r2,16
81115ef8:	9004d43a 	srli	r2,r18,16
81115efc:	b9a3383a 	mul	r17,r23,r6
81115f00:	10c4b03a 	or	r2,r2,r3
81115f04:	1440062e 	bgeu	r2,r17,81115f20 <__divdf3+0x39c>
81115f08:	1705883a 	add	r2,r2,fp
81115f0c:	30ffffc4 	addi	r3,r6,-1
81115f10:	1700ee36 	bltu	r2,fp,811162cc <__divdf3+0x748>
81115f14:	1440ed2e 	bgeu	r2,r17,811162cc <__divdf3+0x748>
81115f18:	31bfff84 	addi	r6,r6,-2
81115f1c:	1705883a 	add	r2,r2,fp
81115f20:	1463c83a 	sub	r17,r2,r17
81115f24:	a00b883a 	mov	r5,r20
81115f28:	8809883a 	mov	r4,r17
81115f2c:	d9800315 	stw	r6,12(sp)
81115f30:	111521c0 	call	8111521c <__udivsi3>
81115f34:	a00b883a 	mov	r5,r20
81115f38:	8809883a 	mov	r4,r17
81115f3c:	d8800215 	stw	r2,8(sp)
81115f40:	11152800 	call	81115280 <__umodsi3>
81115f44:	d9c00217 	ldw	r7,8(sp)
81115f48:	1004943a 	slli	r2,r2,16
81115f4c:	94bfffcc 	andi	r18,r18,65535
81115f50:	b9d1383a 	mul	r8,r23,r7
81115f54:	90a4b03a 	or	r18,r18,r2
81115f58:	d9800317 	ldw	r6,12(sp)
81115f5c:	9200062e 	bgeu	r18,r8,81115f78 <__divdf3+0x3f4>
81115f60:	9725883a 	add	r18,r18,fp
81115f64:	38bfffc4 	addi	r2,r7,-1
81115f68:	9700d636 	bltu	r18,fp,811162c4 <__divdf3+0x740>
81115f6c:	9200d52e 	bgeu	r18,r8,811162c4 <__divdf3+0x740>
81115f70:	39ffff84 	addi	r7,r7,-2
81115f74:	9725883a 	add	r18,r18,fp
81115f78:	3004943a 	slli	r2,r6,16
81115f7c:	b012d43a 	srli	r9,r22,16
81115f80:	b1bfffcc 	andi	r6,r22,65535
81115f84:	11e2b03a 	or	r17,r2,r7
81115f88:	8806d43a 	srli	r3,r17,16
81115f8c:	893fffcc 	andi	r4,r17,65535
81115f90:	218b383a 	mul	r5,r4,r6
81115f94:	30c5383a 	mul	r2,r6,r3
81115f98:	2249383a 	mul	r4,r4,r9
81115f9c:	280ed43a 	srli	r7,r5,16
81115fa0:	9225c83a 	sub	r18,r18,r8
81115fa4:	2089883a 	add	r4,r4,r2
81115fa8:	3909883a 	add	r4,r7,r4
81115fac:	1a47383a 	mul	r3,r3,r9
81115fb0:	2080022e 	bgeu	r4,r2,81115fbc <__divdf3+0x438>
81115fb4:	00800074 	movhi	r2,1
81115fb8:	1887883a 	add	r3,r3,r2
81115fbc:	2004d43a 	srli	r2,r4,16
81115fc0:	2008943a 	slli	r4,r4,16
81115fc4:	297fffcc 	andi	r5,r5,65535
81115fc8:	10c7883a 	add	r3,r2,r3
81115fcc:	2149883a 	add	r4,r4,r5
81115fd0:	90c0a536 	bltu	r18,r3,81116268 <__divdf3+0x6e4>
81115fd4:	90c0bf26 	beq	r18,r3,811162d4 <__divdf3+0x750>
81115fd8:	90c7c83a 	sub	r3,r18,r3
81115fdc:	810fc83a 	sub	r7,r16,r4
81115fe0:	81e5803a 	cmpltu	r18,r16,r7
81115fe4:	1ca5c83a 	sub	r18,r3,r18
81115fe8:	e480c126 	beq	fp,r18,811162f0 <__divdf3+0x76c>
81115fec:	a00b883a 	mov	r5,r20
81115ff0:	9009883a 	mov	r4,r18
81115ff4:	d9800315 	stw	r6,12(sp)
81115ff8:	d9c00215 	stw	r7,8(sp)
81115ffc:	da400115 	stw	r9,4(sp)
81116000:	111521c0 	call	8111521c <__udivsi3>
81116004:	a00b883a 	mov	r5,r20
81116008:	9009883a 	mov	r4,r18
8111600c:	d8800015 	stw	r2,0(sp)
81116010:	11152800 	call	81115280 <__umodsi3>
81116014:	d9c00217 	ldw	r7,8(sp)
81116018:	da000017 	ldw	r8,0(sp)
8111601c:	1006943a 	slli	r3,r2,16
81116020:	3804d43a 	srli	r2,r7,16
81116024:	ba21383a 	mul	r16,r23,r8
81116028:	d9800317 	ldw	r6,12(sp)
8111602c:	10c4b03a 	or	r2,r2,r3
81116030:	da400117 	ldw	r9,4(sp)
81116034:	1400062e 	bgeu	r2,r16,81116050 <__divdf3+0x4cc>
81116038:	1705883a 	add	r2,r2,fp
8111603c:	40ffffc4 	addi	r3,r8,-1
81116040:	1700ad36 	bltu	r2,fp,811162f8 <__divdf3+0x774>
81116044:	1400ac2e 	bgeu	r2,r16,811162f8 <__divdf3+0x774>
81116048:	423fff84 	addi	r8,r8,-2
8111604c:	1705883a 	add	r2,r2,fp
81116050:	1421c83a 	sub	r16,r2,r16
81116054:	a00b883a 	mov	r5,r20
81116058:	8009883a 	mov	r4,r16
8111605c:	d9800315 	stw	r6,12(sp)
81116060:	d9c00215 	stw	r7,8(sp)
81116064:	da000015 	stw	r8,0(sp)
81116068:	da400115 	stw	r9,4(sp)
8111606c:	111521c0 	call	8111521c <__udivsi3>
81116070:	8009883a 	mov	r4,r16
81116074:	a00b883a 	mov	r5,r20
81116078:	1025883a 	mov	r18,r2
8111607c:	11152800 	call	81115280 <__umodsi3>
81116080:	d9c00217 	ldw	r7,8(sp)
81116084:	1004943a 	slli	r2,r2,16
81116088:	bcaf383a 	mul	r23,r23,r18
8111608c:	393fffcc 	andi	r4,r7,65535
81116090:	2088b03a 	or	r4,r4,r2
81116094:	d9800317 	ldw	r6,12(sp)
81116098:	da000017 	ldw	r8,0(sp)
8111609c:	da400117 	ldw	r9,4(sp)
811160a0:	25c0062e 	bgeu	r4,r23,811160bc <__divdf3+0x538>
811160a4:	2709883a 	add	r4,r4,fp
811160a8:	90bfffc4 	addi	r2,r18,-1
811160ac:	27009436 	bltu	r4,fp,81116300 <__divdf3+0x77c>
811160b0:	25c0932e 	bgeu	r4,r23,81116300 <__divdf3+0x77c>
811160b4:	94bfff84 	addi	r18,r18,-2
811160b8:	2709883a 	add	r4,r4,fp
811160bc:	4004943a 	slli	r2,r8,16
811160c0:	25efc83a 	sub	r23,r4,r23
811160c4:	1490b03a 	or	r8,r2,r18
811160c8:	4008d43a 	srli	r4,r8,16
811160cc:	40ffffcc 	andi	r3,r8,65535
811160d0:	30c5383a 	mul	r2,r6,r3
811160d4:	1a47383a 	mul	r3,r3,r9
811160d8:	310d383a 	mul	r6,r6,r4
811160dc:	100ad43a 	srli	r5,r2,16
811160e0:	4913383a 	mul	r9,r9,r4
811160e4:	1987883a 	add	r3,r3,r6
811160e8:	28c7883a 	add	r3,r5,r3
811160ec:	1980022e 	bgeu	r3,r6,811160f8 <__divdf3+0x574>
811160f0:	01000074 	movhi	r4,1
811160f4:	4913883a 	add	r9,r9,r4
811160f8:	1808d43a 	srli	r4,r3,16
811160fc:	1806943a 	slli	r3,r3,16
81116100:	10bfffcc 	andi	r2,r2,65535
81116104:	2253883a 	add	r9,r4,r9
81116108:	1887883a 	add	r3,r3,r2
8111610c:	ba403836 	bltu	r23,r9,811161f0 <__divdf3+0x66c>
81116110:	ba403626 	beq	r23,r9,811161ec <__divdf3+0x668>
81116114:	42000054 	ori	r8,r8,1
81116118:	a880ffc4 	addi	r2,r21,1023
8111611c:	00bf570e 	bge	zero,r2,81115e7c <__reset+0xfb0f5e7c>
81116120:	40c001cc 	andi	r3,r8,7
81116124:	18000726 	beq	r3,zero,81116144 <__divdf3+0x5c0>
81116128:	40c003cc 	andi	r3,r8,15
8111612c:	01000104 	movi	r4,4
81116130:	19000426 	beq	r3,r4,81116144 <__divdf3+0x5c0>
81116134:	4107883a 	add	r3,r8,r4
81116138:	1a11803a 	cmpltu	r8,r3,r8
8111613c:	8a23883a 	add	r17,r17,r8
81116140:	1811883a 	mov	r8,r3
81116144:	88c0402c 	andhi	r3,r17,256
81116148:	18000426 	beq	r3,zero,8111615c <__divdf3+0x5d8>
8111614c:	00ffc034 	movhi	r3,65280
81116150:	18ffffc4 	addi	r3,r3,-1
81116154:	a8810004 	addi	r2,r21,1024
81116158:	88e2703a 	and	r17,r17,r3
8111615c:	00c1ff84 	movi	r3,2046
81116160:	18bee316 	blt	r3,r2,81115cf0 <__reset+0xfb0f5cf0>
81116164:	8824977a 	slli	r18,r17,29
81116168:	4010d0fa 	srli	r8,r8,3
8111616c:	8822927a 	slli	r17,r17,9
81116170:	1081ffcc 	andi	r2,r2,2047
81116174:	9224b03a 	or	r18,r18,r8
81116178:	880ad33a 	srli	r5,r17,12
8111617c:	98c0004c 	andi	r3,r19,1
81116180:	003edf06 	br	81115d00 <__reset+0xfb0f5d00>
81116184:	8080022c 	andhi	r2,r16,8
81116188:	10001226 	beq	r2,zero,811161d4 <__divdf3+0x650>
8111618c:	8880022c 	andhi	r2,r17,8
81116190:	1000101e 	bne	r2,zero,811161d4 <__divdf3+0x650>
81116194:	00800434 	movhi	r2,16
81116198:	89400234 	orhi	r5,r17,8
8111619c:	10bfffc4 	addi	r2,r2,-1
811161a0:	b007883a 	mov	r3,r22
811161a4:	288a703a 	and	r5,r5,r2
811161a8:	4025883a 	mov	r18,r8
811161ac:	003f3106 	br	81115e74 <__reset+0xfb0f5e74>
811161b0:	008000c4 	movi	r2,3
811161b4:	3880a626 	beq	r7,r2,81116450 <__divdf3+0x8cc>
811161b8:	00800044 	movi	r2,1
811161bc:	3880521e 	bne	r7,r2,81116308 <__divdf3+0x784>
811161c0:	b807883a 	mov	r3,r23
811161c4:	0005883a 	mov	r2,zero
811161c8:	000b883a 	mov	r5,zero
811161cc:	0025883a 	mov	r18,zero
811161d0:	003ecb06 	br	81115d00 <__reset+0xfb0f5d00>
811161d4:	00800434 	movhi	r2,16
811161d8:	81400234 	orhi	r5,r16,8
811161dc:	10bfffc4 	addi	r2,r2,-1
811161e0:	a007883a 	mov	r3,r20
811161e4:	288a703a 	and	r5,r5,r2
811161e8:	003f2206 	br	81115e74 <__reset+0xfb0f5e74>
811161ec:	183fca26 	beq	r3,zero,81116118 <__reset+0xfb0f6118>
811161f0:	e5ef883a 	add	r23,fp,r23
811161f4:	40bfffc4 	addi	r2,r8,-1
811161f8:	bf00392e 	bgeu	r23,fp,811162e0 <__divdf3+0x75c>
811161fc:	1011883a 	mov	r8,r2
81116200:	ba7fc41e 	bne	r23,r9,81116114 <__reset+0xfb0f6114>
81116204:	b0ffc31e 	bne	r22,r3,81116114 <__reset+0xfb0f6114>
81116208:	003fc306 	br	81116118 <__reset+0xfb0f6118>
8111620c:	143ff604 	addi	r16,r2,-40
81116210:	9c20983a 	sll	r16,r19,r16
81116214:	0025883a 	mov	r18,zero
81116218:	003ee206 	br	81115da4 <__reset+0xfb0f5da4>
8111621c:	d9800315 	stw	r6,12(sp)
81116220:	d9c00215 	stw	r7,8(sp)
81116224:	110aac40 	call	8110aac4 <__clzsi2>
81116228:	10800804 	addi	r2,r2,32
8111622c:	d9c00217 	ldw	r7,8(sp)
81116230:	d9800317 	ldw	r6,12(sp)
81116234:	003ed106 	br	81115d7c <__reset+0xfb0f5d7c>
81116238:	147ff604 	addi	r17,r2,-40
8111623c:	3462983a 	sll	r17,r6,r17
81116240:	0011883a 	mov	r8,zero
81116244:	003ef506 	br	81115e1c <__reset+0xfb0f5e1c>
81116248:	3009883a 	mov	r4,r6
8111624c:	d9800315 	stw	r6,12(sp)
81116250:	da400115 	stw	r9,4(sp)
81116254:	110aac40 	call	8110aac4 <__clzsi2>
81116258:	10800804 	addi	r2,r2,32
8111625c:	da400117 	ldw	r9,4(sp)
81116260:	d9800317 	ldw	r6,12(sp)
81116264:	003ee306 	br	81115df4 <__reset+0xfb0f5df4>
81116268:	85a1883a 	add	r16,r16,r22
8111626c:	8585803a 	cmpltu	r2,r16,r22
81116270:	1705883a 	add	r2,r2,fp
81116274:	14a5883a 	add	r18,r2,r18
81116278:	88bfffc4 	addi	r2,r17,-1
8111627c:	e4800c2e 	bgeu	fp,r18,811162b0 <__divdf3+0x72c>
81116280:	90c03e36 	bltu	r18,r3,8111637c <__divdf3+0x7f8>
81116284:	1c806926 	beq	r3,r18,8111642c <__divdf3+0x8a8>
81116288:	90c7c83a 	sub	r3,r18,r3
8111628c:	1023883a 	mov	r17,r2
81116290:	003f5206 	br	81115fdc <__reset+0xfb0f5fdc>
81116294:	923f0436 	bltu	r18,r8,81115ea8 <__reset+0xfb0f5ea8>
81116298:	800897fa 	slli	r4,r16,31
8111629c:	9004d07a 	srli	r2,r18,1
811162a0:	8006d07a 	srli	r3,r16,1
811162a4:	902097fa 	slli	r16,r18,31
811162a8:	20a4b03a 	or	r18,r4,r2
811162ac:	003f0106 	br	81115eb4 <__reset+0xfb0f5eb4>
811162b0:	e4bff51e 	bne	fp,r18,81116288 <__reset+0xfb0f6288>
811162b4:	85bff22e 	bgeu	r16,r22,81116280 <__reset+0xfb0f6280>
811162b8:	e0c7c83a 	sub	r3,fp,r3
811162bc:	1023883a 	mov	r17,r2
811162c0:	003f4606 	br	81115fdc <__reset+0xfb0f5fdc>
811162c4:	100f883a 	mov	r7,r2
811162c8:	003f2b06 	br	81115f78 <__reset+0xfb0f5f78>
811162cc:	180d883a 	mov	r6,r3
811162d0:	003f1306 	br	81115f20 <__reset+0xfb0f5f20>
811162d4:	813fe436 	bltu	r16,r4,81116268 <__reset+0xfb0f6268>
811162d8:	0007883a 	mov	r3,zero
811162dc:	003f3f06 	br	81115fdc <__reset+0xfb0f5fdc>
811162e0:	ba402c36 	bltu	r23,r9,81116394 <__divdf3+0x810>
811162e4:	4dc05426 	beq	r9,r23,81116438 <__divdf3+0x8b4>
811162e8:	1011883a 	mov	r8,r2
811162ec:	003f8906 	br	81116114 <__reset+0xfb0f6114>
811162f0:	023fffc4 	movi	r8,-1
811162f4:	003f8806 	br	81116118 <__reset+0xfb0f6118>
811162f8:	1811883a 	mov	r8,r3
811162fc:	003f5406 	br	81116050 <__reset+0xfb0f6050>
81116300:	1025883a 	mov	r18,r2
81116304:	003f6d06 	br	811160bc <__reset+0xfb0f60bc>
81116308:	b827883a 	mov	r19,r23
8111630c:	003f8206 	br	81116118 <__reset+0xfb0f6118>
81116310:	010007c4 	movi	r4,31
81116314:	20c02616 	blt	r4,r3,811163b0 <__divdf3+0x82c>
81116318:	00800804 	movi	r2,32
8111631c:	10c5c83a 	sub	r2,r2,r3
81116320:	888a983a 	sll	r5,r17,r2
81116324:	40c8d83a 	srl	r4,r8,r3
81116328:	4084983a 	sll	r2,r8,r2
8111632c:	88e2d83a 	srl	r17,r17,r3
81116330:	2906b03a 	or	r3,r5,r4
81116334:	1004c03a 	cmpne	r2,r2,zero
81116338:	1886b03a 	or	r3,r3,r2
8111633c:	188001cc 	andi	r2,r3,7
81116340:	10000726 	beq	r2,zero,81116360 <__divdf3+0x7dc>
81116344:	188003cc 	andi	r2,r3,15
81116348:	01000104 	movi	r4,4
8111634c:	11000426 	beq	r2,r4,81116360 <__divdf3+0x7dc>
81116350:	1805883a 	mov	r2,r3
81116354:	10c00104 	addi	r3,r2,4
81116358:	1885803a 	cmpltu	r2,r3,r2
8111635c:	88a3883a 	add	r17,r17,r2
81116360:	8880202c 	andhi	r2,r17,128
81116364:	10002726 	beq	r2,zero,81116404 <__divdf3+0x880>
81116368:	98c0004c 	andi	r3,r19,1
8111636c:	00800044 	movi	r2,1
81116370:	000b883a 	mov	r5,zero
81116374:	0025883a 	mov	r18,zero
81116378:	003e6106 	br	81115d00 <__reset+0xfb0f5d00>
8111637c:	85a1883a 	add	r16,r16,r22
81116380:	8585803a 	cmpltu	r2,r16,r22
81116384:	1705883a 	add	r2,r2,fp
81116388:	14a5883a 	add	r18,r2,r18
8111638c:	8c7fff84 	addi	r17,r17,-2
81116390:	003f1106 	br	81115fd8 <__reset+0xfb0f5fd8>
81116394:	b589883a 	add	r4,r22,r22
81116398:	25ad803a 	cmpltu	r22,r4,r22
8111639c:	b739883a 	add	fp,r22,fp
811163a0:	40bfff84 	addi	r2,r8,-2
811163a4:	bf2f883a 	add	r23,r23,fp
811163a8:	202d883a 	mov	r22,r4
811163ac:	003f9306 	br	811161fc <__reset+0xfb0f61fc>
811163b0:	013ff844 	movi	r4,-31
811163b4:	2085c83a 	sub	r2,r4,r2
811163b8:	8888d83a 	srl	r4,r17,r2
811163bc:	00800804 	movi	r2,32
811163c0:	18802126 	beq	r3,r2,81116448 <__divdf3+0x8c4>
811163c4:	00801004 	movi	r2,64
811163c8:	10c5c83a 	sub	r2,r2,r3
811163cc:	8884983a 	sll	r2,r17,r2
811163d0:	1204b03a 	or	r2,r2,r8
811163d4:	1004c03a 	cmpne	r2,r2,zero
811163d8:	2084b03a 	or	r2,r4,r2
811163dc:	144001cc 	andi	r17,r2,7
811163e0:	88000d1e 	bne	r17,zero,81116418 <__divdf3+0x894>
811163e4:	000b883a 	mov	r5,zero
811163e8:	1024d0fa 	srli	r18,r2,3
811163ec:	98c0004c 	andi	r3,r19,1
811163f0:	0005883a 	mov	r2,zero
811163f4:	9464b03a 	or	r18,r18,r17
811163f8:	003e4106 	br	81115d00 <__reset+0xfb0f5d00>
811163fc:	1007883a 	mov	r3,r2
81116400:	0023883a 	mov	r17,zero
81116404:	880a927a 	slli	r5,r17,9
81116408:	1805883a 	mov	r2,r3
8111640c:	8822977a 	slli	r17,r17,29
81116410:	280ad33a 	srli	r5,r5,12
81116414:	003ff406 	br	811163e8 <__reset+0xfb0f63e8>
81116418:	10c003cc 	andi	r3,r2,15
8111641c:	01000104 	movi	r4,4
81116420:	193ff626 	beq	r3,r4,811163fc <__reset+0xfb0f63fc>
81116424:	0023883a 	mov	r17,zero
81116428:	003fca06 	br	81116354 <__reset+0xfb0f6354>
8111642c:	813fd336 	bltu	r16,r4,8111637c <__reset+0xfb0f637c>
81116430:	1023883a 	mov	r17,r2
81116434:	003fa806 	br	811162d8 <__reset+0xfb0f62d8>
81116438:	b0ffd636 	bltu	r22,r3,81116394 <__reset+0xfb0f6394>
8111643c:	1011883a 	mov	r8,r2
81116440:	b0ff341e 	bne	r22,r3,81116114 <__reset+0xfb0f6114>
81116444:	003f3406 	br	81116118 <__reset+0xfb0f6118>
81116448:	0005883a 	mov	r2,zero
8111644c:	003fe006 	br	811163d0 <__reset+0xfb0f63d0>
81116450:	00800434 	movhi	r2,16
81116454:	89400234 	orhi	r5,r17,8
81116458:	10bfffc4 	addi	r2,r2,-1
8111645c:	b807883a 	mov	r3,r23
81116460:	288a703a 	and	r5,r5,r2
81116464:	4025883a 	mov	r18,r8
81116468:	003e8206 	br	81115e74 <__reset+0xfb0f5e74>

8111646c <__eqdf2>:
8111646c:	2804d53a 	srli	r2,r5,20
81116470:	3806d53a 	srli	r3,r7,20
81116474:	02000434 	movhi	r8,16
81116478:	423fffc4 	addi	r8,r8,-1
8111647c:	1081ffcc 	andi	r2,r2,2047
81116480:	0281ffc4 	movi	r10,2047
81116484:	2a12703a 	and	r9,r5,r8
81116488:	18c1ffcc 	andi	r3,r3,2047
8111648c:	3a10703a 	and	r8,r7,r8
81116490:	280ad7fa 	srli	r5,r5,31
81116494:	380ed7fa 	srli	r7,r7,31
81116498:	12801026 	beq	r2,r10,811164dc <__eqdf2+0x70>
8111649c:	0281ffc4 	movi	r10,2047
811164a0:	1a800a26 	beq	r3,r10,811164cc <__eqdf2+0x60>
811164a4:	10c00226 	beq	r2,r3,811164b0 <__eqdf2+0x44>
811164a8:	00800044 	movi	r2,1
811164ac:	f800283a 	ret
811164b0:	4a3ffd1e 	bne	r9,r8,811164a8 <__reset+0xfb0f64a8>
811164b4:	21bffc1e 	bne	r4,r6,811164a8 <__reset+0xfb0f64a8>
811164b8:	29c00c26 	beq	r5,r7,811164ec <__eqdf2+0x80>
811164bc:	103ffa1e 	bne	r2,zero,811164a8 <__reset+0xfb0f64a8>
811164c0:	2244b03a 	or	r2,r4,r9
811164c4:	1004c03a 	cmpne	r2,r2,zero
811164c8:	f800283a 	ret
811164cc:	3214b03a 	or	r10,r6,r8
811164d0:	503ff426 	beq	r10,zero,811164a4 <__reset+0xfb0f64a4>
811164d4:	00800044 	movi	r2,1
811164d8:	f800283a 	ret
811164dc:	2254b03a 	or	r10,r4,r9
811164e0:	503fee26 	beq	r10,zero,8111649c <__reset+0xfb0f649c>
811164e4:	00800044 	movi	r2,1
811164e8:	f800283a 	ret
811164ec:	0005883a 	mov	r2,zero
811164f0:	f800283a 	ret

811164f4 <__gedf2>:
811164f4:	2804d53a 	srli	r2,r5,20
811164f8:	3806d53a 	srli	r3,r7,20
811164fc:	02000434 	movhi	r8,16
81116500:	423fffc4 	addi	r8,r8,-1
81116504:	1081ffcc 	andi	r2,r2,2047
81116508:	0241ffc4 	movi	r9,2047
8111650c:	2a14703a 	and	r10,r5,r8
81116510:	18c1ffcc 	andi	r3,r3,2047
81116514:	3a10703a 	and	r8,r7,r8
81116518:	280ad7fa 	srli	r5,r5,31
8111651c:	380ed7fa 	srli	r7,r7,31
81116520:	12401d26 	beq	r2,r9,81116598 <__gedf2+0xa4>
81116524:	0241ffc4 	movi	r9,2047
81116528:	1a401226 	beq	r3,r9,81116574 <__gedf2+0x80>
8111652c:	1000081e 	bne	r2,zero,81116550 <__gedf2+0x5c>
81116530:	2296b03a 	or	r11,r4,r10
81116534:	5813003a 	cmpeq	r9,r11,zero
81116538:	1800091e 	bne	r3,zero,81116560 <__gedf2+0x6c>
8111653c:	3218b03a 	or	r12,r6,r8
81116540:	6000071e 	bne	r12,zero,81116560 <__gedf2+0x6c>
81116544:	0005883a 	mov	r2,zero
81116548:	5800101e 	bne	r11,zero,8111658c <__gedf2+0x98>
8111654c:	f800283a 	ret
81116550:	18000c1e 	bne	r3,zero,81116584 <__gedf2+0x90>
81116554:	3212b03a 	or	r9,r6,r8
81116558:	48000c26 	beq	r9,zero,8111658c <__gedf2+0x98>
8111655c:	0013883a 	mov	r9,zero
81116560:	39c03fcc 	andi	r7,r7,255
81116564:	48000826 	beq	r9,zero,81116588 <__gedf2+0x94>
81116568:	38000926 	beq	r7,zero,81116590 <__gedf2+0x9c>
8111656c:	00800044 	movi	r2,1
81116570:	f800283a 	ret
81116574:	3212b03a 	or	r9,r6,r8
81116578:	483fec26 	beq	r9,zero,8111652c <__reset+0xfb0f652c>
8111657c:	00bfff84 	movi	r2,-2
81116580:	f800283a 	ret
81116584:	39c03fcc 	andi	r7,r7,255
81116588:	29c00626 	beq	r5,r7,811165a4 <__gedf2+0xb0>
8111658c:	283ff726 	beq	r5,zero,8111656c <__reset+0xfb0f656c>
81116590:	00bfffc4 	movi	r2,-1
81116594:	f800283a 	ret
81116598:	2292b03a 	or	r9,r4,r10
8111659c:	483fe126 	beq	r9,zero,81116524 <__reset+0xfb0f6524>
811165a0:	003ff606 	br	8111657c <__reset+0xfb0f657c>
811165a4:	18bff916 	blt	r3,r2,8111658c <__reset+0xfb0f658c>
811165a8:	10c00316 	blt	r2,r3,811165b8 <__gedf2+0xc4>
811165ac:	42bff736 	bltu	r8,r10,8111658c <__reset+0xfb0f658c>
811165b0:	52000326 	beq	r10,r8,811165c0 <__gedf2+0xcc>
811165b4:	5200042e 	bgeu	r10,r8,811165c8 <__gedf2+0xd4>
811165b8:	283fec1e 	bne	r5,zero,8111656c <__reset+0xfb0f656c>
811165bc:	003ff406 	br	81116590 <__reset+0xfb0f6590>
811165c0:	313ff236 	bltu	r6,r4,8111658c <__reset+0xfb0f658c>
811165c4:	21bffc36 	bltu	r4,r6,811165b8 <__reset+0xfb0f65b8>
811165c8:	0005883a 	mov	r2,zero
811165cc:	f800283a 	ret

811165d0 <__ledf2>:
811165d0:	2804d53a 	srli	r2,r5,20
811165d4:	3810d53a 	srli	r8,r7,20
811165d8:	00c00434 	movhi	r3,16
811165dc:	18ffffc4 	addi	r3,r3,-1
811165e0:	1081ffcc 	andi	r2,r2,2047
811165e4:	0241ffc4 	movi	r9,2047
811165e8:	28d4703a 	and	r10,r5,r3
811165ec:	4201ffcc 	andi	r8,r8,2047
811165f0:	38c6703a 	and	r3,r7,r3
811165f4:	280ad7fa 	srli	r5,r5,31
811165f8:	380ed7fa 	srli	r7,r7,31
811165fc:	12401f26 	beq	r2,r9,8111667c <__ledf2+0xac>
81116600:	0241ffc4 	movi	r9,2047
81116604:	42401426 	beq	r8,r9,81116658 <__ledf2+0x88>
81116608:	1000091e 	bne	r2,zero,81116630 <__ledf2+0x60>
8111660c:	2296b03a 	or	r11,r4,r10
81116610:	5813003a 	cmpeq	r9,r11,zero
81116614:	29403fcc 	andi	r5,r5,255
81116618:	40000a1e 	bne	r8,zero,81116644 <__ledf2+0x74>
8111661c:	30d8b03a 	or	r12,r6,r3
81116620:	6000081e 	bne	r12,zero,81116644 <__ledf2+0x74>
81116624:	0005883a 	mov	r2,zero
81116628:	5800111e 	bne	r11,zero,81116670 <__ledf2+0xa0>
8111662c:	f800283a 	ret
81116630:	29403fcc 	andi	r5,r5,255
81116634:	40000c1e 	bne	r8,zero,81116668 <__ledf2+0x98>
81116638:	30d2b03a 	or	r9,r6,r3
8111663c:	48000c26 	beq	r9,zero,81116670 <__ledf2+0xa0>
81116640:	0013883a 	mov	r9,zero
81116644:	39c03fcc 	andi	r7,r7,255
81116648:	48000826 	beq	r9,zero,8111666c <__ledf2+0x9c>
8111664c:	38001126 	beq	r7,zero,81116694 <__ledf2+0xc4>
81116650:	00800044 	movi	r2,1
81116654:	f800283a 	ret
81116658:	30d2b03a 	or	r9,r6,r3
8111665c:	483fea26 	beq	r9,zero,81116608 <__reset+0xfb0f6608>
81116660:	00800084 	movi	r2,2
81116664:	f800283a 	ret
81116668:	39c03fcc 	andi	r7,r7,255
8111666c:	39400726 	beq	r7,r5,8111668c <__ledf2+0xbc>
81116670:	2800081e 	bne	r5,zero,81116694 <__ledf2+0xc4>
81116674:	00800044 	movi	r2,1
81116678:	f800283a 	ret
8111667c:	2292b03a 	or	r9,r4,r10
81116680:	483fdf26 	beq	r9,zero,81116600 <__reset+0xfb0f6600>
81116684:	00800084 	movi	r2,2
81116688:	f800283a 	ret
8111668c:	4080030e 	bge	r8,r2,8111669c <__ledf2+0xcc>
81116690:	383fef26 	beq	r7,zero,81116650 <__reset+0xfb0f6650>
81116694:	00bfffc4 	movi	r2,-1
81116698:	f800283a 	ret
8111669c:	123feb16 	blt	r2,r8,8111664c <__reset+0xfb0f664c>
811166a0:	1abff336 	bltu	r3,r10,81116670 <__reset+0xfb0f6670>
811166a4:	50c00326 	beq	r10,r3,811166b4 <__ledf2+0xe4>
811166a8:	50c0042e 	bgeu	r10,r3,811166bc <__ledf2+0xec>
811166ac:	283fe81e 	bne	r5,zero,81116650 <__reset+0xfb0f6650>
811166b0:	003ff806 	br	81116694 <__reset+0xfb0f6694>
811166b4:	313fee36 	bltu	r6,r4,81116670 <__reset+0xfb0f6670>
811166b8:	21bffc36 	bltu	r4,r6,811166ac <__reset+0xfb0f66ac>
811166bc:	0005883a 	mov	r2,zero
811166c0:	f800283a 	ret

811166c4 <__subdf3>:
811166c4:	02000434 	movhi	r8,16
811166c8:	423fffc4 	addi	r8,r8,-1
811166cc:	defffb04 	addi	sp,sp,-20
811166d0:	2a14703a 	and	r10,r5,r8
811166d4:	3812d53a 	srli	r9,r7,20
811166d8:	3a10703a 	and	r8,r7,r8
811166dc:	2006d77a 	srli	r3,r4,29
811166e0:	3004d77a 	srli	r2,r6,29
811166e4:	dc000015 	stw	r16,0(sp)
811166e8:	501490fa 	slli	r10,r10,3
811166ec:	2820d53a 	srli	r16,r5,20
811166f0:	401090fa 	slli	r8,r8,3
811166f4:	dc800215 	stw	r18,8(sp)
811166f8:	dc400115 	stw	r17,4(sp)
811166fc:	dfc00415 	stw	ra,16(sp)
81116700:	202290fa 	slli	r17,r4,3
81116704:	dcc00315 	stw	r19,12(sp)
81116708:	4a41ffcc 	andi	r9,r9,2047
8111670c:	0101ffc4 	movi	r4,2047
81116710:	2824d7fa 	srli	r18,r5,31
81116714:	8401ffcc 	andi	r16,r16,2047
81116718:	50c6b03a 	or	r3,r10,r3
8111671c:	380ed7fa 	srli	r7,r7,31
81116720:	408ab03a 	or	r5,r8,r2
81116724:	300c90fa 	slli	r6,r6,3
81116728:	49009626 	beq	r9,r4,81116984 <__subdf3+0x2c0>
8111672c:	39c0005c 	xori	r7,r7,1
81116730:	8245c83a 	sub	r2,r16,r9
81116734:	3c807426 	beq	r7,r18,81116908 <__subdf3+0x244>
81116738:	0080af0e 	bge	zero,r2,811169f8 <__subdf3+0x334>
8111673c:	48002a1e 	bne	r9,zero,811167e8 <__subdf3+0x124>
81116740:	2988b03a 	or	r4,r5,r6
81116744:	20009a1e 	bne	r4,zero,811169b0 <__subdf3+0x2ec>
81116748:	888001cc 	andi	r2,r17,7
8111674c:	10000726 	beq	r2,zero,8111676c <__subdf3+0xa8>
81116750:	888003cc 	andi	r2,r17,15
81116754:	01000104 	movi	r4,4
81116758:	11000426 	beq	r2,r4,8111676c <__subdf3+0xa8>
8111675c:	890b883a 	add	r5,r17,r4
81116760:	2c63803a 	cmpltu	r17,r5,r17
81116764:	1c47883a 	add	r3,r3,r17
81116768:	2823883a 	mov	r17,r5
8111676c:	1880202c 	andhi	r2,r3,128
81116770:	10005926 	beq	r2,zero,811168d8 <__subdf3+0x214>
81116774:	84000044 	addi	r16,r16,1
81116778:	0081ffc4 	movi	r2,2047
8111677c:	8080be26 	beq	r16,r2,81116a78 <__subdf3+0x3b4>
81116780:	017fe034 	movhi	r5,65408
81116784:	297fffc4 	addi	r5,r5,-1
81116788:	1946703a 	and	r3,r3,r5
8111678c:	1804977a 	slli	r2,r3,29
81116790:	1806927a 	slli	r3,r3,9
81116794:	8822d0fa 	srli	r17,r17,3
81116798:	8401ffcc 	andi	r16,r16,2047
8111679c:	180ad33a 	srli	r5,r3,12
811167a0:	9100004c 	andi	r4,r18,1
811167a4:	1444b03a 	or	r2,r2,r17
811167a8:	80c1ffcc 	andi	r3,r16,2047
811167ac:	1820953a 	slli	r16,r3,20
811167b0:	20c03fcc 	andi	r3,r4,255
811167b4:	180897fa 	slli	r4,r3,31
811167b8:	00c00434 	movhi	r3,16
811167bc:	18ffffc4 	addi	r3,r3,-1
811167c0:	28c6703a 	and	r3,r5,r3
811167c4:	1c06b03a 	or	r3,r3,r16
811167c8:	1906b03a 	or	r3,r3,r4
811167cc:	dfc00417 	ldw	ra,16(sp)
811167d0:	dcc00317 	ldw	r19,12(sp)
811167d4:	dc800217 	ldw	r18,8(sp)
811167d8:	dc400117 	ldw	r17,4(sp)
811167dc:	dc000017 	ldw	r16,0(sp)
811167e0:	dec00504 	addi	sp,sp,20
811167e4:	f800283a 	ret
811167e8:	0101ffc4 	movi	r4,2047
811167ec:	813fd626 	beq	r16,r4,81116748 <__reset+0xfb0f6748>
811167f0:	29402034 	orhi	r5,r5,128
811167f4:	01000e04 	movi	r4,56
811167f8:	2080a316 	blt	r4,r2,81116a88 <__subdf3+0x3c4>
811167fc:	010007c4 	movi	r4,31
81116800:	2080c616 	blt	r4,r2,81116b1c <__subdf3+0x458>
81116804:	01000804 	movi	r4,32
81116808:	2089c83a 	sub	r4,r4,r2
8111680c:	2910983a 	sll	r8,r5,r4
81116810:	308ed83a 	srl	r7,r6,r2
81116814:	3108983a 	sll	r4,r6,r4
81116818:	2884d83a 	srl	r2,r5,r2
8111681c:	41ccb03a 	or	r6,r8,r7
81116820:	2008c03a 	cmpne	r4,r4,zero
81116824:	310cb03a 	or	r6,r6,r4
81116828:	898dc83a 	sub	r6,r17,r6
8111682c:	89a3803a 	cmpltu	r17,r17,r6
81116830:	1887c83a 	sub	r3,r3,r2
81116834:	1c47c83a 	sub	r3,r3,r17
81116838:	3023883a 	mov	r17,r6
8111683c:	1880202c 	andhi	r2,r3,128
81116840:	10002326 	beq	r2,zero,811168d0 <__subdf3+0x20c>
81116844:	04c02034 	movhi	r19,128
81116848:	9cffffc4 	addi	r19,r19,-1
8111684c:	1ce6703a 	and	r19,r3,r19
81116850:	98007a26 	beq	r19,zero,81116a3c <__subdf3+0x378>
81116854:	9809883a 	mov	r4,r19
81116858:	110aac40 	call	8110aac4 <__clzsi2>
8111685c:	113ffe04 	addi	r4,r2,-8
81116860:	00c007c4 	movi	r3,31
81116864:	19007b16 	blt	r3,r4,81116a54 <__subdf3+0x390>
81116868:	00800804 	movi	r2,32
8111686c:	1105c83a 	sub	r2,r2,r4
81116870:	8884d83a 	srl	r2,r17,r2
81116874:	9906983a 	sll	r3,r19,r4
81116878:	8922983a 	sll	r17,r17,r4
8111687c:	10c4b03a 	or	r2,r2,r3
81116880:	24007816 	blt	r4,r16,81116a64 <__subdf3+0x3a0>
81116884:	2421c83a 	sub	r16,r4,r16
81116888:	80c00044 	addi	r3,r16,1
8111688c:	010007c4 	movi	r4,31
81116890:	20c09516 	blt	r4,r3,81116ae8 <__subdf3+0x424>
81116894:	01400804 	movi	r5,32
81116898:	28cbc83a 	sub	r5,r5,r3
8111689c:	88c8d83a 	srl	r4,r17,r3
811168a0:	8962983a 	sll	r17,r17,r5
811168a4:	114a983a 	sll	r5,r2,r5
811168a8:	10c6d83a 	srl	r3,r2,r3
811168ac:	8804c03a 	cmpne	r2,r17,zero
811168b0:	290ab03a 	or	r5,r5,r4
811168b4:	28a2b03a 	or	r17,r5,r2
811168b8:	0021883a 	mov	r16,zero
811168bc:	003fa206 	br	81116748 <__reset+0xfb0f6748>
811168c0:	2090b03a 	or	r8,r4,r2
811168c4:	40018e26 	beq	r8,zero,81116f00 <__subdf3+0x83c>
811168c8:	1007883a 	mov	r3,r2
811168cc:	2023883a 	mov	r17,r4
811168d0:	888001cc 	andi	r2,r17,7
811168d4:	103f9e1e 	bne	r2,zero,81116750 <__reset+0xfb0f6750>
811168d8:	1804977a 	slli	r2,r3,29
811168dc:	8822d0fa 	srli	r17,r17,3
811168e0:	1810d0fa 	srli	r8,r3,3
811168e4:	9100004c 	andi	r4,r18,1
811168e8:	1444b03a 	or	r2,r2,r17
811168ec:	00c1ffc4 	movi	r3,2047
811168f0:	80c02826 	beq	r16,r3,81116994 <__subdf3+0x2d0>
811168f4:	01400434 	movhi	r5,16
811168f8:	297fffc4 	addi	r5,r5,-1
811168fc:	80e0703a 	and	r16,r16,r3
81116900:	414a703a 	and	r5,r8,r5
81116904:	003fa806 	br	811167a8 <__reset+0xfb0f67a8>
81116908:	0080630e 	bge	zero,r2,81116a98 <__subdf3+0x3d4>
8111690c:	48003026 	beq	r9,zero,811169d0 <__subdf3+0x30c>
81116910:	0101ffc4 	movi	r4,2047
81116914:	813f8c26 	beq	r16,r4,81116748 <__reset+0xfb0f6748>
81116918:	29402034 	orhi	r5,r5,128
8111691c:	01000e04 	movi	r4,56
81116920:	2080a90e 	bge	r4,r2,81116bc8 <__subdf3+0x504>
81116924:	298cb03a 	or	r6,r5,r6
81116928:	3012c03a 	cmpne	r9,r6,zero
8111692c:	0005883a 	mov	r2,zero
81116930:	4c53883a 	add	r9,r9,r17
81116934:	4c63803a 	cmpltu	r17,r9,r17
81116938:	10c7883a 	add	r3,r2,r3
8111693c:	88c7883a 	add	r3,r17,r3
81116940:	4823883a 	mov	r17,r9
81116944:	1880202c 	andhi	r2,r3,128
81116948:	1000d026 	beq	r2,zero,81116c8c <__subdf3+0x5c8>
8111694c:	84000044 	addi	r16,r16,1
81116950:	0081ffc4 	movi	r2,2047
81116954:	8080fe26 	beq	r16,r2,81116d50 <__subdf3+0x68c>
81116958:	00bfe034 	movhi	r2,65408
8111695c:	10bfffc4 	addi	r2,r2,-1
81116960:	1886703a 	and	r3,r3,r2
81116964:	880ad07a 	srli	r5,r17,1
81116968:	180497fa 	slli	r2,r3,31
8111696c:	8900004c 	andi	r4,r17,1
81116970:	2922b03a 	or	r17,r5,r4
81116974:	1806d07a 	srli	r3,r3,1
81116978:	1462b03a 	or	r17,r2,r17
8111697c:	3825883a 	mov	r18,r7
81116980:	003f7106 	br	81116748 <__reset+0xfb0f6748>
81116984:	2984b03a 	or	r2,r5,r6
81116988:	103f6826 	beq	r2,zero,8111672c <__reset+0xfb0f672c>
8111698c:	39c03fcc 	andi	r7,r7,255
81116990:	003f6706 	br	81116730 <__reset+0xfb0f6730>
81116994:	4086b03a 	or	r3,r8,r2
81116998:	18015226 	beq	r3,zero,81116ee4 <__subdf3+0x820>
8111699c:	00c00434 	movhi	r3,16
811169a0:	41400234 	orhi	r5,r8,8
811169a4:	18ffffc4 	addi	r3,r3,-1
811169a8:	28ca703a 	and	r5,r5,r3
811169ac:	003f7e06 	br	811167a8 <__reset+0xfb0f67a8>
811169b0:	10bfffc4 	addi	r2,r2,-1
811169b4:	1000491e 	bne	r2,zero,81116adc <__subdf3+0x418>
811169b8:	898fc83a 	sub	r7,r17,r6
811169bc:	89e3803a 	cmpltu	r17,r17,r7
811169c0:	1947c83a 	sub	r3,r3,r5
811169c4:	1c47c83a 	sub	r3,r3,r17
811169c8:	3823883a 	mov	r17,r7
811169cc:	003f9b06 	br	8111683c <__reset+0xfb0f683c>
811169d0:	2988b03a 	or	r4,r5,r6
811169d4:	203f5c26 	beq	r4,zero,81116748 <__reset+0xfb0f6748>
811169d8:	10bfffc4 	addi	r2,r2,-1
811169dc:	1000931e 	bne	r2,zero,81116c2c <__subdf3+0x568>
811169e0:	898d883a 	add	r6,r17,r6
811169e4:	3463803a 	cmpltu	r17,r6,r17
811169e8:	1947883a 	add	r3,r3,r5
811169ec:	88c7883a 	add	r3,r17,r3
811169f0:	3023883a 	mov	r17,r6
811169f4:	003fd306 	br	81116944 <__reset+0xfb0f6944>
811169f8:	1000541e 	bne	r2,zero,81116b4c <__subdf3+0x488>
811169fc:	80800044 	addi	r2,r16,1
81116a00:	1081ffcc 	andi	r2,r2,2047
81116a04:	01000044 	movi	r4,1
81116a08:	2080a20e 	bge	r4,r2,81116c94 <__subdf3+0x5d0>
81116a0c:	8989c83a 	sub	r4,r17,r6
81116a10:	8905803a 	cmpltu	r2,r17,r4
81116a14:	1967c83a 	sub	r19,r3,r5
81116a18:	98a7c83a 	sub	r19,r19,r2
81116a1c:	9880202c 	andhi	r2,r19,128
81116a20:	10006326 	beq	r2,zero,81116bb0 <__subdf3+0x4ec>
81116a24:	3463c83a 	sub	r17,r6,r17
81116a28:	28c7c83a 	sub	r3,r5,r3
81116a2c:	344d803a 	cmpltu	r6,r6,r17
81116a30:	19a7c83a 	sub	r19,r3,r6
81116a34:	3825883a 	mov	r18,r7
81116a38:	983f861e 	bne	r19,zero,81116854 <__reset+0xfb0f6854>
81116a3c:	8809883a 	mov	r4,r17
81116a40:	110aac40 	call	8110aac4 <__clzsi2>
81116a44:	10800804 	addi	r2,r2,32
81116a48:	113ffe04 	addi	r4,r2,-8
81116a4c:	00c007c4 	movi	r3,31
81116a50:	193f850e 	bge	r3,r4,81116868 <__reset+0xfb0f6868>
81116a54:	10bff604 	addi	r2,r2,-40
81116a58:	8884983a 	sll	r2,r17,r2
81116a5c:	0023883a 	mov	r17,zero
81116a60:	243f880e 	bge	r4,r16,81116884 <__reset+0xfb0f6884>
81116a64:	00ffe034 	movhi	r3,65408
81116a68:	18ffffc4 	addi	r3,r3,-1
81116a6c:	8121c83a 	sub	r16,r16,r4
81116a70:	10c6703a 	and	r3,r2,r3
81116a74:	003f3406 	br	81116748 <__reset+0xfb0f6748>
81116a78:	9100004c 	andi	r4,r18,1
81116a7c:	000b883a 	mov	r5,zero
81116a80:	0005883a 	mov	r2,zero
81116a84:	003f4806 	br	811167a8 <__reset+0xfb0f67a8>
81116a88:	298cb03a 	or	r6,r5,r6
81116a8c:	300cc03a 	cmpne	r6,r6,zero
81116a90:	0005883a 	mov	r2,zero
81116a94:	003f6406 	br	81116828 <__reset+0xfb0f6828>
81116a98:	10009a1e 	bne	r2,zero,81116d04 <__subdf3+0x640>
81116a9c:	82400044 	addi	r9,r16,1
81116aa0:	4881ffcc 	andi	r2,r9,2047
81116aa4:	02800044 	movi	r10,1
81116aa8:	5080670e 	bge	r10,r2,81116c48 <__subdf3+0x584>
81116aac:	0081ffc4 	movi	r2,2047
81116ab0:	4880af26 	beq	r9,r2,81116d70 <__subdf3+0x6ac>
81116ab4:	898d883a 	add	r6,r17,r6
81116ab8:	1945883a 	add	r2,r3,r5
81116abc:	3447803a 	cmpltu	r3,r6,r17
81116ac0:	1887883a 	add	r3,r3,r2
81116ac4:	182297fa 	slli	r17,r3,31
81116ac8:	300cd07a 	srli	r6,r6,1
81116acc:	1806d07a 	srli	r3,r3,1
81116ad0:	4821883a 	mov	r16,r9
81116ad4:	89a2b03a 	or	r17,r17,r6
81116ad8:	003f1b06 	br	81116748 <__reset+0xfb0f6748>
81116adc:	0101ffc4 	movi	r4,2047
81116ae0:	813f441e 	bne	r16,r4,811167f4 <__reset+0xfb0f67f4>
81116ae4:	003f1806 	br	81116748 <__reset+0xfb0f6748>
81116ae8:	843ff844 	addi	r16,r16,-31
81116aec:	01400804 	movi	r5,32
81116af0:	1408d83a 	srl	r4,r2,r16
81116af4:	19405026 	beq	r3,r5,81116c38 <__subdf3+0x574>
81116af8:	01401004 	movi	r5,64
81116afc:	28c7c83a 	sub	r3,r5,r3
81116b00:	10c4983a 	sll	r2,r2,r3
81116b04:	88a2b03a 	or	r17,r17,r2
81116b08:	8822c03a 	cmpne	r17,r17,zero
81116b0c:	2462b03a 	or	r17,r4,r17
81116b10:	0007883a 	mov	r3,zero
81116b14:	0021883a 	mov	r16,zero
81116b18:	003f6d06 	br	811168d0 <__reset+0xfb0f68d0>
81116b1c:	11fff804 	addi	r7,r2,-32
81116b20:	01000804 	movi	r4,32
81116b24:	29ced83a 	srl	r7,r5,r7
81116b28:	11004526 	beq	r2,r4,81116c40 <__subdf3+0x57c>
81116b2c:	01001004 	movi	r4,64
81116b30:	2089c83a 	sub	r4,r4,r2
81116b34:	2904983a 	sll	r2,r5,r4
81116b38:	118cb03a 	or	r6,r2,r6
81116b3c:	300cc03a 	cmpne	r6,r6,zero
81116b40:	398cb03a 	or	r6,r7,r6
81116b44:	0005883a 	mov	r2,zero
81116b48:	003f3706 	br	81116828 <__reset+0xfb0f6828>
81116b4c:	80002a26 	beq	r16,zero,81116bf8 <__subdf3+0x534>
81116b50:	0101ffc4 	movi	r4,2047
81116b54:	49006626 	beq	r9,r4,81116cf0 <__subdf3+0x62c>
81116b58:	0085c83a 	sub	r2,zero,r2
81116b5c:	18c02034 	orhi	r3,r3,128
81116b60:	01000e04 	movi	r4,56
81116b64:	20807e16 	blt	r4,r2,81116d60 <__subdf3+0x69c>
81116b68:	010007c4 	movi	r4,31
81116b6c:	2080e716 	blt	r4,r2,81116f0c <__subdf3+0x848>
81116b70:	01000804 	movi	r4,32
81116b74:	2089c83a 	sub	r4,r4,r2
81116b78:	1914983a 	sll	r10,r3,r4
81116b7c:	8890d83a 	srl	r8,r17,r2
81116b80:	8908983a 	sll	r4,r17,r4
81116b84:	1884d83a 	srl	r2,r3,r2
81116b88:	5222b03a 	or	r17,r10,r8
81116b8c:	2006c03a 	cmpne	r3,r4,zero
81116b90:	88e2b03a 	or	r17,r17,r3
81116b94:	3463c83a 	sub	r17,r6,r17
81116b98:	2885c83a 	sub	r2,r5,r2
81116b9c:	344d803a 	cmpltu	r6,r6,r17
81116ba0:	1187c83a 	sub	r3,r2,r6
81116ba4:	4821883a 	mov	r16,r9
81116ba8:	3825883a 	mov	r18,r7
81116bac:	003f2306 	br	8111683c <__reset+0xfb0f683c>
81116bb0:	24d0b03a 	or	r8,r4,r19
81116bb4:	40001b1e 	bne	r8,zero,81116c24 <__subdf3+0x560>
81116bb8:	0005883a 	mov	r2,zero
81116bbc:	0009883a 	mov	r4,zero
81116bc0:	0021883a 	mov	r16,zero
81116bc4:	003f4906 	br	811168ec <__reset+0xfb0f68ec>
81116bc8:	010007c4 	movi	r4,31
81116bcc:	20803a16 	blt	r4,r2,81116cb8 <__subdf3+0x5f4>
81116bd0:	01000804 	movi	r4,32
81116bd4:	2089c83a 	sub	r4,r4,r2
81116bd8:	2912983a 	sll	r9,r5,r4
81116bdc:	3090d83a 	srl	r8,r6,r2
81116be0:	3108983a 	sll	r4,r6,r4
81116be4:	2884d83a 	srl	r2,r5,r2
81116be8:	4a12b03a 	or	r9,r9,r8
81116bec:	2008c03a 	cmpne	r4,r4,zero
81116bf0:	4912b03a 	or	r9,r9,r4
81116bf4:	003f4e06 	br	81116930 <__reset+0xfb0f6930>
81116bf8:	1c48b03a 	or	r4,r3,r17
81116bfc:	20003c26 	beq	r4,zero,81116cf0 <__subdf3+0x62c>
81116c00:	0084303a 	nor	r2,zero,r2
81116c04:	1000381e 	bne	r2,zero,81116ce8 <__subdf3+0x624>
81116c08:	3463c83a 	sub	r17,r6,r17
81116c0c:	28c5c83a 	sub	r2,r5,r3
81116c10:	344d803a 	cmpltu	r6,r6,r17
81116c14:	1187c83a 	sub	r3,r2,r6
81116c18:	4821883a 	mov	r16,r9
81116c1c:	3825883a 	mov	r18,r7
81116c20:	003f0606 	br	8111683c <__reset+0xfb0f683c>
81116c24:	2023883a 	mov	r17,r4
81116c28:	003f0906 	br	81116850 <__reset+0xfb0f6850>
81116c2c:	0101ffc4 	movi	r4,2047
81116c30:	813f3a1e 	bne	r16,r4,8111691c <__reset+0xfb0f691c>
81116c34:	003ec406 	br	81116748 <__reset+0xfb0f6748>
81116c38:	0005883a 	mov	r2,zero
81116c3c:	003fb106 	br	81116b04 <__reset+0xfb0f6b04>
81116c40:	0005883a 	mov	r2,zero
81116c44:	003fbc06 	br	81116b38 <__reset+0xfb0f6b38>
81116c48:	1c44b03a 	or	r2,r3,r17
81116c4c:	80008e1e 	bne	r16,zero,81116e88 <__subdf3+0x7c4>
81116c50:	1000c826 	beq	r2,zero,81116f74 <__subdf3+0x8b0>
81116c54:	2984b03a 	or	r2,r5,r6
81116c58:	103ebb26 	beq	r2,zero,81116748 <__reset+0xfb0f6748>
81116c5c:	8989883a 	add	r4,r17,r6
81116c60:	1945883a 	add	r2,r3,r5
81116c64:	2447803a 	cmpltu	r3,r4,r17
81116c68:	1887883a 	add	r3,r3,r2
81116c6c:	1880202c 	andhi	r2,r3,128
81116c70:	2023883a 	mov	r17,r4
81116c74:	103f1626 	beq	r2,zero,811168d0 <__reset+0xfb0f68d0>
81116c78:	00bfe034 	movhi	r2,65408
81116c7c:	10bfffc4 	addi	r2,r2,-1
81116c80:	5021883a 	mov	r16,r10
81116c84:	1886703a 	and	r3,r3,r2
81116c88:	003eaf06 	br	81116748 <__reset+0xfb0f6748>
81116c8c:	3825883a 	mov	r18,r7
81116c90:	003f0f06 	br	811168d0 <__reset+0xfb0f68d0>
81116c94:	1c44b03a 	or	r2,r3,r17
81116c98:	8000251e 	bne	r16,zero,81116d30 <__subdf3+0x66c>
81116c9c:	1000661e 	bne	r2,zero,81116e38 <__subdf3+0x774>
81116ca0:	2990b03a 	or	r8,r5,r6
81116ca4:	40009626 	beq	r8,zero,81116f00 <__subdf3+0x83c>
81116ca8:	2807883a 	mov	r3,r5
81116cac:	3023883a 	mov	r17,r6
81116cb0:	3825883a 	mov	r18,r7
81116cb4:	003ea406 	br	81116748 <__reset+0xfb0f6748>
81116cb8:	127ff804 	addi	r9,r2,-32
81116cbc:	01000804 	movi	r4,32
81116cc0:	2a52d83a 	srl	r9,r5,r9
81116cc4:	11008c26 	beq	r2,r4,81116ef8 <__subdf3+0x834>
81116cc8:	01001004 	movi	r4,64
81116ccc:	2085c83a 	sub	r2,r4,r2
81116cd0:	2884983a 	sll	r2,r5,r2
81116cd4:	118cb03a 	or	r6,r2,r6
81116cd8:	300cc03a 	cmpne	r6,r6,zero
81116cdc:	4992b03a 	or	r9,r9,r6
81116ce0:	0005883a 	mov	r2,zero
81116ce4:	003f1206 	br	81116930 <__reset+0xfb0f6930>
81116ce8:	0101ffc4 	movi	r4,2047
81116cec:	493f9c1e 	bne	r9,r4,81116b60 <__reset+0xfb0f6b60>
81116cf0:	2807883a 	mov	r3,r5
81116cf4:	3023883a 	mov	r17,r6
81116cf8:	4821883a 	mov	r16,r9
81116cfc:	3825883a 	mov	r18,r7
81116d00:	003e9106 	br	81116748 <__reset+0xfb0f6748>
81116d04:	80001f1e 	bne	r16,zero,81116d84 <__subdf3+0x6c0>
81116d08:	1c48b03a 	or	r4,r3,r17
81116d0c:	20005a26 	beq	r4,zero,81116e78 <__subdf3+0x7b4>
81116d10:	0084303a 	nor	r2,zero,r2
81116d14:	1000561e 	bne	r2,zero,81116e70 <__subdf3+0x7ac>
81116d18:	89a3883a 	add	r17,r17,r6
81116d1c:	1945883a 	add	r2,r3,r5
81116d20:	898d803a 	cmpltu	r6,r17,r6
81116d24:	3087883a 	add	r3,r6,r2
81116d28:	4821883a 	mov	r16,r9
81116d2c:	003f0506 	br	81116944 <__reset+0xfb0f6944>
81116d30:	10002b1e 	bne	r2,zero,81116de0 <__subdf3+0x71c>
81116d34:	2984b03a 	or	r2,r5,r6
81116d38:	10008026 	beq	r2,zero,81116f3c <__subdf3+0x878>
81116d3c:	2807883a 	mov	r3,r5
81116d40:	3023883a 	mov	r17,r6
81116d44:	3825883a 	mov	r18,r7
81116d48:	0401ffc4 	movi	r16,2047
81116d4c:	003e7e06 	br	81116748 <__reset+0xfb0f6748>
81116d50:	3809883a 	mov	r4,r7
81116d54:	0011883a 	mov	r8,zero
81116d58:	0005883a 	mov	r2,zero
81116d5c:	003ee306 	br	811168ec <__reset+0xfb0f68ec>
81116d60:	1c62b03a 	or	r17,r3,r17
81116d64:	8822c03a 	cmpne	r17,r17,zero
81116d68:	0005883a 	mov	r2,zero
81116d6c:	003f8906 	br	81116b94 <__reset+0xfb0f6b94>
81116d70:	3809883a 	mov	r4,r7
81116d74:	4821883a 	mov	r16,r9
81116d78:	0011883a 	mov	r8,zero
81116d7c:	0005883a 	mov	r2,zero
81116d80:	003eda06 	br	811168ec <__reset+0xfb0f68ec>
81116d84:	0101ffc4 	movi	r4,2047
81116d88:	49003b26 	beq	r9,r4,81116e78 <__subdf3+0x7b4>
81116d8c:	0085c83a 	sub	r2,zero,r2
81116d90:	18c02034 	orhi	r3,r3,128
81116d94:	01000e04 	movi	r4,56
81116d98:	20806e16 	blt	r4,r2,81116f54 <__subdf3+0x890>
81116d9c:	010007c4 	movi	r4,31
81116da0:	20807716 	blt	r4,r2,81116f80 <__subdf3+0x8bc>
81116da4:	01000804 	movi	r4,32
81116da8:	2089c83a 	sub	r4,r4,r2
81116dac:	1914983a 	sll	r10,r3,r4
81116db0:	8890d83a 	srl	r8,r17,r2
81116db4:	8908983a 	sll	r4,r17,r4
81116db8:	1884d83a 	srl	r2,r3,r2
81116dbc:	5222b03a 	or	r17,r10,r8
81116dc0:	2006c03a 	cmpne	r3,r4,zero
81116dc4:	88e2b03a 	or	r17,r17,r3
81116dc8:	89a3883a 	add	r17,r17,r6
81116dcc:	1145883a 	add	r2,r2,r5
81116dd0:	898d803a 	cmpltu	r6,r17,r6
81116dd4:	3087883a 	add	r3,r6,r2
81116dd8:	4821883a 	mov	r16,r9
81116ddc:	003ed906 	br	81116944 <__reset+0xfb0f6944>
81116de0:	2984b03a 	or	r2,r5,r6
81116de4:	10004226 	beq	r2,zero,81116ef0 <__subdf3+0x82c>
81116de8:	1808d0fa 	srli	r4,r3,3
81116dec:	8822d0fa 	srli	r17,r17,3
81116df0:	1806977a 	slli	r3,r3,29
81116df4:	2080022c 	andhi	r2,r4,8
81116df8:	1c62b03a 	or	r17,r3,r17
81116dfc:	10000826 	beq	r2,zero,81116e20 <__subdf3+0x75c>
81116e00:	2812d0fa 	srli	r9,r5,3
81116e04:	4880022c 	andhi	r2,r9,8
81116e08:	1000051e 	bne	r2,zero,81116e20 <__subdf3+0x75c>
81116e0c:	300cd0fa 	srli	r6,r6,3
81116e10:	2804977a 	slli	r2,r5,29
81116e14:	4809883a 	mov	r4,r9
81116e18:	3825883a 	mov	r18,r7
81116e1c:	11a2b03a 	or	r17,r2,r6
81116e20:	8806d77a 	srli	r3,r17,29
81116e24:	200890fa 	slli	r4,r4,3
81116e28:	882290fa 	slli	r17,r17,3
81116e2c:	0401ffc4 	movi	r16,2047
81116e30:	1906b03a 	or	r3,r3,r4
81116e34:	003e4406 	br	81116748 <__reset+0xfb0f6748>
81116e38:	2984b03a 	or	r2,r5,r6
81116e3c:	103e4226 	beq	r2,zero,81116748 <__reset+0xfb0f6748>
81116e40:	8989c83a 	sub	r4,r17,r6
81116e44:	8911803a 	cmpltu	r8,r17,r4
81116e48:	1945c83a 	sub	r2,r3,r5
81116e4c:	1205c83a 	sub	r2,r2,r8
81116e50:	1200202c 	andhi	r8,r2,128
81116e54:	403e9a26 	beq	r8,zero,811168c0 <__reset+0xfb0f68c0>
81116e58:	3463c83a 	sub	r17,r6,r17
81116e5c:	28c5c83a 	sub	r2,r5,r3
81116e60:	344d803a 	cmpltu	r6,r6,r17
81116e64:	1187c83a 	sub	r3,r2,r6
81116e68:	3825883a 	mov	r18,r7
81116e6c:	003e3606 	br	81116748 <__reset+0xfb0f6748>
81116e70:	0101ffc4 	movi	r4,2047
81116e74:	493fc71e 	bne	r9,r4,81116d94 <__reset+0xfb0f6d94>
81116e78:	2807883a 	mov	r3,r5
81116e7c:	3023883a 	mov	r17,r6
81116e80:	4821883a 	mov	r16,r9
81116e84:	003e3006 	br	81116748 <__reset+0xfb0f6748>
81116e88:	10003626 	beq	r2,zero,81116f64 <__subdf3+0x8a0>
81116e8c:	2984b03a 	or	r2,r5,r6
81116e90:	10001726 	beq	r2,zero,81116ef0 <__subdf3+0x82c>
81116e94:	1808d0fa 	srli	r4,r3,3
81116e98:	8822d0fa 	srli	r17,r17,3
81116e9c:	1806977a 	slli	r3,r3,29
81116ea0:	2080022c 	andhi	r2,r4,8
81116ea4:	1c62b03a 	or	r17,r3,r17
81116ea8:	10000726 	beq	r2,zero,81116ec8 <__subdf3+0x804>
81116eac:	2812d0fa 	srli	r9,r5,3
81116eb0:	4880022c 	andhi	r2,r9,8
81116eb4:	1000041e 	bne	r2,zero,81116ec8 <__subdf3+0x804>
81116eb8:	300cd0fa 	srli	r6,r6,3
81116ebc:	2804977a 	slli	r2,r5,29
81116ec0:	4809883a 	mov	r4,r9
81116ec4:	11a2b03a 	or	r17,r2,r6
81116ec8:	8806d77a 	srli	r3,r17,29
81116ecc:	200890fa 	slli	r4,r4,3
81116ed0:	882290fa 	slli	r17,r17,3
81116ed4:	3825883a 	mov	r18,r7
81116ed8:	1906b03a 	or	r3,r3,r4
81116edc:	0401ffc4 	movi	r16,2047
81116ee0:	003e1906 	br	81116748 <__reset+0xfb0f6748>
81116ee4:	000b883a 	mov	r5,zero
81116ee8:	0005883a 	mov	r2,zero
81116eec:	003e2e06 	br	811167a8 <__reset+0xfb0f67a8>
81116ef0:	0401ffc4 	movi	r16,2047
81116ef4:	003e1406 	br	81116748 <__reset+0xfb0f6748>
81116ef8:	0005883a 	mov	r2,zero
81116efc:	003f7506 	br	81116cd4 <__reset+0xfb0f6cd4>
81116f00:	0005883a 	mov	r2,zero
81116f04:	0009883a 	mov	r4,zero
81116f08:	003e7806 	br	811168ec <__reset+0xfb0f68ec>
81116f0c:	123ff804 	addi	r8,r2,-32
81116f10:	01000804 	movi	r4,32
81116f14:	1a10d83a 	srl	r8,r3,r8
81116f18:	11002526 	beq	r2,r4,81116fb0 <__subdf3+0x8ec>
81116f1c:	01001004 	movi	r4,64
81116f20:	2085c83a 	sub	r2,r4,r2
81116f24:	1884983a 	sll	r2,r3,r2
81116f28:	1444b03a 	or	r2,r2,r17
81116f2c:	1004c03a 	cmpne	r2,r2,zero
81116f30:	40a2b03a 	or	r17,r8,r2
81116f34:	0005883a 	mov	r2,zero
81116f38:	003f1606 	br	81116b94 <__reset+0xfb0f6b94>
81116f3c:	02000434 	movhi	r8,16
81116f40:	0009883a 	mov	r4,zero
81116f44:	423fffc4 	addi	r8,r8,-1
81116f48:	00bfffc4 	movi	r2,-1
81116f4c:	0401ffc4 	movi	r16,2047
81116f50:	003e6606 	br	811168ec <__reset+0xfb0f68ec>
81116f54:	1c62b03a 	or	r17,r3,r17
81116f58:	8822c03a 	cmpne	r17,r17,zero
81116f5c:	0005883a 	mov	r2,zero
81116f60:	003f9906 	br	81116dc8 <__reset+0xfb0f6dc8>
81116f64:	2807883a 	mov	r3,r5
81116f68:	3023883a 	mov	r17,r6
81116f6c:	0401ffc4 	movi	r16,2047
81116f70:	003df506 	br	81116748 <__reset+0xfb0f6748>
81116f74:	2807883a 	mov	r3,r5
81116f78:	3023883a 	mov	r17,r6
81116f7c:	003df206 	br	81116748 <__reset+0xfb0f6748>
81116f80:	123ff804 	addi	r8,r2,-32
81116f84:	01000804 	movi	r4,32
81116f88:	1a10d83a 	srl	r8,r3,r8
81116f8c:	11000a26 	beq	r2,r4,81116fb8 <__subdf3+0x8f4>
81116f90:	01001004 	movi	r4,64
81116f94:	2085c83a 	sub	r2,r4,r2
81116f98:	1884983a 	sll	r2,r3,r2
81116f9c:	1444b03a 	or	r2,r2,r17
81116fa0:	1004c03a 	cmpne	r2,r2,zero
81116fa4:	40a2b03a 	or	r17,r8,r2
81116fa8:	0005883a 	mov	r2,zero
81116fac:	003f8606 	br	81116dc8 <__reset+0xfb0f6dc8>
81116fb0:	0005883a 	mov	r2,zero
81116fb4:	003fdc06 	br	81116f28 <__reset+0xfb0f6f28>
81116fb8:	0005883a 	mov	r2,zero
81116fbc:	003ff706 	br	81116f9c <__reset+0xfb0f6f9c>

81116fc0 <__fixdfsi>:
81116fc0:	280cd53a 	srli	r6,r5,20
81116fc4:	00c00434 	movhi	r3,16
81116fc8:	18ffffc4 	addi	r3,r3,-1
81116fcc:	3181ffcc 	andi	r6,r6,2047
81116fd0:	01c0ff84 	movi	r7,1022
81116fd4:	28c6703a 	and	r3,r5,r3
81116fd8:	280ad7fa 	srli	r5,r5,31
81116fdc:	3980120e 	bge	r7,r6,81117028 <__fixdfsi+0x68>
81116fe0:	00810744 	movi	r2,1053
81116fe4:	11800c16 	blt	r2,r6,81117018 <__fixdfsi+0x58>
81116fe8:	00810cc4 	movi	r2,1075
81116fec:	1185c83a 	sub	r2,r2,r6
81116ff0:	01c007c4 	movi	r7,31
81116ff4:	18c00434 	orhi	r3,r3,16
81116ff8:	38800d16 	blt	r7,r2,81117030 <__fixdfsi+0x70>
81116ffc:	31befb44 	addi	r6,r6,-1043
81117000:	2084d83a 	srl	r2,r4,r2
81117004:	1986983a 	sll	r3,r3,r6
81117008:	1884b03a 	or	r2,r3,r2
8111700c:	28000726 	beq	r5,zero,8111702c <__fixdfsi+0x6c>
81117010:	0085c83a 	sub	r2,zero,r2
81117014:	f800283a 	ret
81117018:	00a00034 	movhi	r2,32768
8111701c:	10bfffc4 	addi	r2,r2,-1
81117020:	2885883a 	add	r2,r5,r2
81117024:	f800283a 	ret
81117028:	0005883a 	mov	r2,zero
8111702c:	f800283a 	ret
81117030:	008104c4 	movi	r2,1043
81117034:	1185c83a 	sub	r2,r2,r6
81117038:	1884d83a 	srl	r2,r3,r2
8111703c:	003ff306 	br	8111700c <__reset+0xfb0f700c>

81117040 <__floatsidf>:
81117040:	defffd04 	addi	sp,sp,-12
81117044:	dfc00215 	stw	ra,8(sp)
81117048:	dc400115 	stw	r17,4(sp)
8111704c:	dc000015 	stw	r16,0(sp)
81117050:	20002b26 	beq	r4,zero,81117100 <__floatsidf+0xc0>
81117054:	2023883a 	mov	r17,r4
81117058:	2020d7fa 	srli	r16,r4,31
8111705c:	20002d16 	blt	r4,zero,81117114 <__floatsidf+0xd4>
81117060:	8809883a 	mov	r4,r17
81117064:	110aac40 	call	8110aac4 <__clzsi2>
81117068:	01410784 	movi	r5,1054
8111706c:	288bc83a 	sub	r5,r5,r2
81117070:	01010cc4 	movi	r4,1075
81117074:	2149c83a 	sub	r4,r4,r5
81117078:	00c007c4 	movi	r3,31
8111707c:	1900160e 	bge	r3,r4,811170d8 <__floatsidf+0x98>
81117080:	00c104c4 	movi	r3,1043
81117084:	1947c83a 	sub	r3,r3,r5
81117088:	88c6983a 	sll	r3,r17,r3
8111708c:	00800434 	movhi	r2,16
81117090:	10bfffc4 	addi	r2,r2,-1
81117094:	1886703a 	and	r3,r3,r2
81117098:	2941ffcc 	andi	r5,r5,2047
8111709c:	800d883a 	mov	r6,r16
811170a0:	0005883a 	mov	r2,zero
811170a4:	280a953a 	slli	r5,r5,20
811170a8:	31803fcc 	andi	r6,r6,255
811170ac:	01000434 	movhi	r4,16
811170b0:	300c97fa 	slli	r6,r6,31
811170b4:	213fffc4 	addi	r4,r4,-1
811170b8:	1906703a 	and	r3,r3,r4
811170bc:	1946b03a 	or	r3,r3,r5
811170c0:	1986b03a 	or	r3,r3,r6
811170c4:	dfc00217 	ldw	ra,8(sp)
811170c8:	dc400117 	ldw	r17,4(sp)
811170cc:	dc000017 	ldw	r16,0(sp)
811170d0:	dec00304 	addi	sp,sp,12
811170d4:	f800283a 	ret
811170d8:	00c002c4 	movi	r3,11
811170dc:	1887c83a 	sub	r3,r3,r2
811170e0:	88c6d83a 	srl	r3,r17,r3
811170e4:	8904983a 	sll	r2,r17,r4
811170e8:	01000434 	movhi	r4,16
811170ec:	213fffc4 	addi	r4,r4,-1
811170f0:	2941ffcc 	andi	r5,r5,2047
811170f4:	1906703a 	and	r3,r3,r4
811170f8:	800d883a 	mov	r6,r16
811170fc:	003fe906 	br	811170a4 <__reset+0xfb0f70a4>
81117100:	000d883a 	mov	r6,zero
81117104:	000b883a 	mov	r5,zero
81117108:	0007883a 	mov	r3,zero
8111710c:	0005883a 	mov	r2,zero
81117110:	003fe406 	br	811170a4 <__reset+0xfb0f70a4>
81117114:	0123c83a 	sub	r17,zero,r4
81117118:	003fd106 	br	81117060 <__reset+0xfb0f7060>

8111711c <__floatunsidf>:
8111711c:	defffe04 	addi	sp,sp,-8
81117120:	dc000015 	stw	r16,0(sp)
81117124:	dfc00115 	stw	ra,4(sp)
81117128:	2021883a 	mov	r16,r4
8111712c:	20002226 	beq	r4,zero,811171b8 <__floatunsidf+0x9c>
81117130:	110aac40 	call	8110aac4 <__clzsi2>
81117134:	01010784 	movi	r4,1054
81117138:	2089c83a 	sub	r4,r4,r2
8111713c:	01810cc4 	movi	r6,1075
81117140:	310dc83a 	sub	r6,r6,r4
81117144:	00c007c4 	movi	r3,31
81117148:	1980120e 	bge	r3,r6,81117194 <__floatunsidf+0x78>
8111714c:	00c104c4 	movi	r3,1043
81117150:	1907c83a 	sub	r3,r3,r4
81117154:	80ca983a 	sll	r5,r16,r3
81117158:	00800434 	movhi	r2,16
8111715c:	10bfffc4 	addi	r2,r2,-1
81117160:	2101ffcc 	andi	r4,r4,2047
81117164:	0021883a 	mov	r16,zero
81117168:	288a703a 	and	r5,r5,r2
8111716c:	2008953a 	slli	r4,r4,20
81117170:	00c00434 	movhi	r3,16
81117174:	18ffffc4 	addi	r3,r3,-1
81117178:	28c6703a 	and	r3,r5,r3
8111717c:	8005883a 	mov	r2,r16
81117180:	1906b03a 	or	r3,r3,r4
81117184:	dfc00117 	ldw	ra,4(sp)
81117188:	dc000017 	ldw	r16,0(sp)
8111718c:	dec00204 	addi	sp,sp,8
81117190:	f800283a 	ret
81117194:	00c002c4 	movi	r3,11
81117198:	188bc83a 	sub	r5,r3,r2
8111719c:	814ad83a 	srl	r5,r16,r5
811171a0:	00c00434 	movhi	r3,16
811171a4:	18ffffc4 	addi	r3,r3,-1
811171a8:	81a0983a 	sll	r16,r16,r6
811171ac:	2101ffcc 	andi	r4,r4,2047
811171b0:	28ca703a 	and	r5,r5,r3
811171b4:	003fed06 	br	8111716c <__reset+0xfb0f716c>
811171b8:	0009883a 	mov	r4,zero
811171bc:	000b883a 	mov	r5,zero
811171c0:	003fea06 	br	8111716c <__reset+0xfb0f716c>

811171c4 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
811171c4:	defffb04 	addi	sp,sp,-20
811171c8:	df000415 	stw	fp,16(sp)
811171cc:	df000404 	addi	fp,sp,16
811171d0:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
811171d4:	008000c4 	movi	r2,3
811171d8:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
811171dc:	e0fffd17 	ldw	r3,-12(fp)
811171e0:	008003f4 	movhi	r2,15
811171e4:	10909004 	addi	r2,r2,16960
811171e8:	1887383a 	mul	r3,r3,r2
811171ec:	00817db4 	movhi	r2,1526
811171f0:	10b84004 	addi	r2,r2,-7936
811171f4:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
811171f8:	00a00034 	movhi	r2,32768
811171fc:	10bfffc4 	addi	r2,r2,-1
81117200:	10c5203a 	divu	r2,r2,r3
81117204:	e0ffff17 	ldw	r3,-4(fp)
81117208:	1885203a 	divu	r2,r3,r2
8111720c:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
81117210:	e0bffe17 	ldw	r2,-8(fp)
81117214:	10002526 	beq	r2,zero,811172ac <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
81117218:	e03ffc15 	stw	zero,-16(fp)
8111721c:	00001406 	br	81117270 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
81117220:	00a00034 	movhi	r2,32768
81117224:	10bfffc4 	addi	r2,r2,-1
81117228:	10bfffc4 	addi	r2,r2,-1
8111722c:	103ffe1e 	bne	r2,zero,81117228 <__reset+0xfb0f7228>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
81117230:	e0fffd17 	ldw	r3,-12(fp)
81117234:	008003f4 	movhi	r2,15
81117238:	10909004 	addi	r2,r2,16960
8111723c:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
81117240:	00817db4 	movhi	r2,1526
81117244:	10b84004 	addi	r2,r2,-7936
81117248:	10c7203a 	divu	r3,r2,r3
8111724c:	00a00034 	movhi	r2,32768
81117250:	10bfffc4 	addi	r2,r2,-1
81117254:	10c5203a 	divu	r2,r2,r3
81117258:	e0ffff17 	ldw	r3,-4(fp)
8111725c:	1885c83a 	sub	r2,r3,r2
81117260:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
81117264:	e0bffc17 	ldw	r2,-16(fp)
81117268:	10800044 	addi	r2,r2,1
8111726c:	e0bffc15 	stw	r2,-16(fp)
81117270:	e0fffc17 	ldw	r3,-16(fp)
81117274:	e0bffe17 	ldw	r2,-8(fp)
81117278:	18bfe916 	blt	r3,r2,81117220 <__reset+0xfb0f7220>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
8111727c:	e0fffd17 	ldw	r3,-12(fp)
81117280:	008003f4 	movhi	r2,15
81117284:	10909004 	addi	r2,r2,16960
81117288:	1887383a 	mul	r3,r3,r2
8111728c:	00817db4 	movhi	r2,1526
81117290:	10b84004 	addi	r2,r2,-7936
81117294:	10c7203a 	divu	r3,r2,r3
81117298:	e0bfff17 	ldw	r2,-4(fp)
8111729c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
811172a0:	10bfffc4 	addi	r2,r2,-1
811172a4:	103ffe1e 	bne	r2,zero,811172a0 <__reset+0xfb0f72a0>
811172a8:	00000b06 	br	811172d8 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
811172ac:	e0fffd17 	ldw	r3,-12(fp)
811172b0:	008003f4 	movhi	r2,15
811172b4:	10909004 	addi	r2,r2,16960
811172b8:	1887383a 	mul	r3,r3,r2
811172bc:	00817db4 	movhi	r2,1526
811172c0:	10b84004 	addi	r2,r2,-7936
811172c4:	10c7203a 	divu	r3,r2,r3
811172c8:	e0bfff17 	ldw	r2,-4(fp)
811172cc:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
811172d0:	10bfffc4 	addi	r2,r2,-1
811172d4:	00bffe16 	blt	zero,r2,811172d0 <__reset+0xfb0f72d0>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
811172d8:	0005883a 	mov	r2,zero
}
811172dc:	e037883a 	mov	sp,fp
811172e0:	df000017 	ldw	fp,0(sp)
811172e4:	dec00104 	addi	sp,sp,4
811172e8:	f800283a 	ret

811172ec <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811172ec:	defffe04 	addi	sp,sp,-8
811172f0:	dfc00115 	stw	ra,4(sp)
811172f4:	df000015 	stw	fp,0(sp)
811172f8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811172fc:	d0a01317 	ldw	r2,-32692(gp)
81117300:	10000326 	beq	r2,zero,81117310 <alt_get_errno+0x24>
81117304:	d0a01317 	ldw	r2,-32692(gp)
81117308:	103ee83a 	callr	r2
8111730c:	00000106 	br	81117314 <alt_get_errno+0x28>
81117310:	d0a04204 	addi	r2,gp,-32504
}
81117314:	e037883a 	mov	sp,fp
81117318:	dfc00117 	ldw	ra,4(sp)
8111731c:	df000017 	ldw	fp,0(sp)
81117320:	dec00204 	addi	sp,sp,8
81117324:	f800283a 	ret

81117328 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
81117328:	defffb04 	addi	sp,sp,-20
8111732c:	dfc00415 	stw	ra,16(sp)
81117330:	df000315 	stw	fp,12(sp)
81117334:	df000304 	addi	fp,sp,12
81117338:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
8111733c:	e0bfff17 	ldw	r2,-4(fp)
81117340:	10000616 	blt	r2,zero,8111735c <close+0x34>
81117344:	e0bfff17 	ldw	r2,-4(fp)
81117348:	10c00324 	muli	r3,r2,12
8111734c:	00a044b4 	movhi	r2,33042
81117350:	10b95c04 	addi	r2,r2,-6800
81117354:	1885883a 	add	r2,r3,r2
81117358:	00000106 	br	81117360 <close+0x38>
8111735c:	0005883a 	mov	r2,zero
81117360:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
81117364:	e0bffd17 	ldw	r2,-12(fp)
81117368:	10001926 	beq	r2,zero,811173d0 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
8111736c:	e0bffd17 	ldw	r2,-12(fp)
81117370:	10800017 	ldw	r2,0(r2)
81117374:	10800417 	ldw	r2,16(r2)
81117378:	10000626 	beq	r2,zero,81117394 <close+0x6c>
8111737c:	e0bffd17 	ldw	r2,-12(fp)
81117380:	10800017 	ldw	r2,0(r2)
81117384:	10800417 	ldw	r2,16(r2)
81117388:	e13ffd17 	ldw	r4,-12(fp)
8111738c:	103ee83a 	callr	r2
81117390:	00000106 	br	81117398 <close+0x70>
81117394:	0005883a 	mov	r2,zero
81117398:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
8111739c:	e13fff17 	ldw	r4,-4(fp)
811173a0:	1117d040 	call	81117d04 <alt_release_fd>
    if (rval < 0)
811173a4:	e0bffe17 	ldw	r2,-8(fp)
811173a8:	1000070e 	bge	r2,zero,811173c8 <close+0xa0>
    {
      ALT_ERRNO = -rval;
811173ac:	11172ec0 	call	811172ec <alt_get_errno>
811173b0:	1007883a 	mov	r3,r2
811173b4:	e0bffe17 	ldw	r2,-8(fp)
811173b8:	0085c83a 	sub	r2,zero,r2
811173bc:	18800015 	stw	r2,0(r3)
      return -1;
811173c0:	00bfffc4 	movi	r2,-1
811173c4:	00000706 	br	811173e4 <close+0xbc>
    }
    return 0;
811173c8:	0005883a 	mov	r2,zero
811173cc:	00000506 	br	811173e4 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
811173d0:	11172ec0 	call	811172ec <alt_get_errno>
811173d4:	1007883a 	mov	r3,r2
811173d8:	00801444 	movi	r2,81
811173dc:	18800015 	stw	r2,0(r3)
    return -1;
811173e0:	00bfffc4 	movi	r2,-1
  }
}
811173e4:	e037883a 	mov	sp,fp
811173e8:	dfc00117 	ldw	ra,4(sp)
811173ec:	df000017 	ldw	fp,0(sp)
811173f0:	dec00204 	addi	sp,sp,8
811173f4:	f800283a 	ret

811173f8 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
811173f8:	deffff04 	addi	sp,sp,-4
811173fc:	df000015 	stw	fp,0(sp)
81117400:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
81117404:	0001883a 	nop
81117408:	e037883a 	mov	sp,fp
8111740c:	df000017 	ldw	fp,0(sp)
81117410:	dec00104 	addi	sp,sp,4
81117414:	f800283a 	ret

81117418 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
81117418:	defffc04 	addi	sp,sp,-16
8111741c:	df000315 	stw	fp,12(sp)
81117420:	df000304 	addi	fp,sp,12
81117424:	e13ffd15 	stw	r4,-12(fp)
81117428:	e17ffe15 	stw	r5,-8(fp)
8111742c:	e1bfff15 	stw	r6,-4(fp)
  return len;
81117430:	e0bfff17 	ldw	r2,-4(fp)
}
81117434:	e037883a 	mov	sp,fp
81117438:	df000017 	ldw	fp,0(sp)
8111743c:	dec00104 	addi	sp,sp,4
81117440:	f800283a 	ret

81117444 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81117444:	defffe04 	addi	sp,sp,-8
81117448:	dfc00115 	stw	ra,4(sp)
8111744c:	df000015 	stw	fp,0(sp)
81117450:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81117454:	d0a01317 	ldw	r2,-32692(gp)
81117458:	10000326 	beq	r2,zero,81117468 <alt_get_errno+0x24>
8111745c:	d0a01317 	ldw	r2,-32692(gp)
81117460:	103ee83a 	callr	r2
81117464:	00000106 	br	8111746c <alt_get_errno+0x28>
81117468:	d0a04204 	addi	r2,gp,-32504
}
8111746c:	e037883a 	mov	sp,fp
81117470:	dfc00117 	ldw	ra,4(sp)
81117474:	df000017 	ldw	fp,0(sp)
81117478:	dec00204 	addi	sp,sp,8
8111747c:	f800283a 	ret

81117480 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
81117480:	defffb04 	addi	sp,sp,-20
81117484:	dfc00415 	stw	ra,16(sp)
81117488:	df000315 	stw	fp,12(sp)
8111748c:	df000304 	addi	fp,sp,12
81117490:	e13ffe15 	stw	r4,-8(fp)
81117494:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81117498:	e0bffe17 	ldw	r2,-8(fp)
8111749c:	10000616 	blt	r2,zero,811174b8 <fstat+0x38>
811174a0:	e0bffe17 	ldw	r2,-8(fp)
811174a4:	10c00324 	muli	r3,r2,12
811174a8:	00a044b4 	movhi	r2,33042
811174ac:	10b95c04 	addi	r2,r2,-6800
811174b0:	1885883a 	add	r2,r3,r2
811174b4:	00000106 	br	811174bc <fstat+0x3c>
811174b8:	0005883a 	mov	r2,zero
811174bc:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
811174c0:	e0bffd17 	ldw	r2,-12(fp)
811174c4:	10001026 	beq	r2,zero,81117508 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
811174c8:	e0bffd17 	ldw	r2,-12(fp)
811174cc:	10800017 	ldw	r2,0(r2)
811174d0:	10800817 	ldw	r2,32(r2)
811174d4:	10000726 	beq	r2,zero,811174f4 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
811174d8:	e0bffd17 	ldw	r2,-12(fp)
811174dc:	10800017 	ldw	r2,0(r2)
811174e0:	10800817 	ldw	r2,32(r2)
811174e4:	e17fff17 	ldw	r5,-4(fp)
811174e8:	e13ffd17 	ldw	r4,-12(fp)
811174ec:	103ee83a 	callr	r2
811174f0:	00000a06 	br	8111751c <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
811174f4:	e0bfff17 	ldw	r2,-4(fp)
811174f8:	00c80004 	movi	r3,8192
811174fc:	10c00115 	stw	r3,4(r2)
      return 0;
81117500:	0005883a 	mov	r2,zero
81117504:	00000506 	br	8111751c <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
81117508:	11174440 	call	81117444 <alt_get_errno>
8111750c:	1007883a 	mov	r3,r2
81117510:	00801444 	movi	r2,81
81117514:	18800015 	stw	r2,0(r3)
    return -1;
81117518:	00bfffc4 	movi	r2,-1
  }
}
8111751c:	e037883a 	mov	sp,fp
81117520:	dfc00117 	ldw	ra,4(sp)
81117524:	df000017 	ldw	fp,0(sp)
81117528:	dec00204 	addi	sp,sp,8
8111752c:	f800283a 	ret

81117530 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
81117530:	defff004 	addi	sp,sp,-64
81117534:	df000f15 	stw	fp,60(sp)
81117538:	df000f04 	addi	fp,sp,60
8111753c:	e13ffd15 	stw	r4,-12(fp)
81117540:	e17ffe15 	stw	r5,-8(fp)
81117544:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
81117548:	00bffa84 	movi	r2,-22
8111754c:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
81117550:	e0bffd17 	ldw	r2,-12(fp)
81117554:	10800828 	cmpgeui	r2,r2,32
81117558:	1000501e 	bne	r2,zero,8111769c <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111755c:	0005303a 	rdctl	r2,status
81117560:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81117564:	e0fff617 	ldw	r3,-40(fp)
81117568:	00bfff84 	movi	r2,-2
8111756c:	1884703a 	and	r2,r3,r2
81117570:	1001703a 	wrctl	status,r2
  
  return context;
81117574:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
81117578:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
8111757c:	00a044b4 	movhi	r2,33042
81117580:	10803c04 	addi	r2,r2,240
81117584:	e0fffd17 	ldw	r3,-12(fp)
81117588:	180690fa 	slli	r3,r3,3
8111758c:	10c5883a 	add	r2,r2,r3
81117590:	e0ffff17 	ldw	r3,-4(fp)
81117594:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
81117598:	00a044b4 	movhi	r2,33042
8111759c:	10803c04 	addi	r2,r2,240
811175a0:	e0fffd17 	ldw	r3,-12(fp)
811175a4:	180690fa 	slli	r3,r3,3
811175a8:	10c5883a 	add	r2,r2,r3
811175ac:	10800104 	addi	r2,r2,4
811175b0:	e0fffe17 	ldw	r3,-8(fp)
811175b4:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
811175b8:	e0bfff17 	ldw	r2,-4(fp)
811175bc:	10001926 	beq	r2,zero,81117624 <alt_irq_register+0xf4>
811175c0:	e0bffd17 	ldw	r2,-12(fp)
811175c4:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811175c8:	0005303a 	rdctl	r2,status
811175cc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811175d0:	e0fff717 	ldw	r3,-36(fp)
811175d4:	00bfff84 	movi	r2,-2
811175d8:	1884703a 	and	r2,r3,r2
811175dc:	1001703a 	wrctl	status,r2
  
  return context;
811175e0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
811175e4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
811175e8:	00c00044 	movi	r3,1
811175ec:	e0bff217 	ldw	r2,-56(fp)
811175f0:	1884983a 	sll	r2,r3,r2
811175f4:	1007883a 	mov	r3,r2
811175f8:	d0a04317 	ldw	r2,-32500(gp)
811175fc:	1884b03a 	or	r2,r3,r2
81117600:	d0a04315 	stw	r2,-32500(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
81117604:	d0a04317 	ldw	r2,-32500(gp)
81117608:	100170fa 	wrctl	ienable,r2
8111760c:	e0bff817 	ldw	r2,-32(fp)
81117610:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117614:	e0bff917 	ldw	r2,-28(fp)
81117618:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8111761c:	0005883a 	mov	r2,zero
81117620:	00001906 	br	81117688 <alt_irq_register+0x158>
81117624:	e0bffd17 	ldw	r2,-12(fp)
81117628:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111762c:	0005303a 	rdctl	r2,status
81117630:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81117634:	e0fffa17 	ldw	r3,-24(fp)
81117638:	00bfff84 	movi	r2,-2
8111763c:	1884703a 	and	r2,r3,r2
81117640:	1001703a 	wrctl	status,r2
  
  return context;
81117644:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
81117648:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
8111764c:	00c00044 	movi	r3,1
81117650:	e0bff417 	ldw	r2,-48(fp)
81117654:	1884983a 	sll	r2,r3,r2
81117658:	0084303a 	nor	r2,zero,r2
8111765c:	1007883a 	mov	r3,r2
81117660:	d0a04317 	ldw	r2,-32500(gp)
81117664:	1884703a 	and	r2,r3,r2
81117668:	d0a04315 	stw	r2,-32500(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8111766c:	d0a04317 	ldw	r2,-32500(gp)
81117670:	100170fa 	wrctl	ienable,r2
81117674:	e0bffb17 	ldw	r2,-20(fp)
81117678:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111767c:	e0bffc17 	ldw	r2,-16(fp)
81117680:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
81117684:	0005883a 	mov	r2,zero
81117688:	e0bff115 	stw	r2,-60(fp)
8111768c:	e0bff317 	ldw	r2,-52(fp)
81117690:	e0bff515 	stw	r2,-44(fp)
81117694:	e0bff517 	ldw	r2,-44(fp)
81117698:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
8111769c:	e0bff117 	ldw	r2,-60(fp)
}
811176a0:	e037883a 	mov	sp,fp
811176a4:	df000017 	ldw	fp,0(sp)
811176a8:	dec00104 	addi	sp,sp,4
811176ac:	f800283a 	ret

811176b0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811176b0:	defffe04 	addi	sp,sp,-8
811176b4:	dfc00115 	stw	ra,4(sp)
811176b8:	df000015 	stw	fp,0(sp)
811176bc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811176c0:	d0a01317 	ldw	r2,-32692(gp)
811176c4:	10000326 	beq	r2,zero,811176d4 <alt_get_errno+0x24>
811176c8:	d0a01317 	ldw	r2,-32692(gp)
811176cc:	103ee83a 	callr	r2
811176d0:	00000106 	br	811176d8 <alt_get_errno+0x28>
811176d4:	d0a04204 	addi	r2,gp,-32504
}
811176d8:	e037883a 	mov	sp,fp
811176dc:	dfc00117 	ldw	ra,4(sp)
811176e0:	df000017 	ldw	fp,0(sp)
811176e4:	dec00204 	addi	sp,sp,8
811176e8:	f800283a 	ret

811176ec <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
811176ec:	deffed04 	addi	sp,sp,-76
811176f0:	dfc01215 	stw	ra,72(sp)
811176f4:	df001115 	stw	fp,68(sp)
811176f8:	df001104 	addi	fp,sp,68
811176fc:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81117700:	e0bfff17 	ldw	r2,-4(fp)
81117704:	10000616 	blt	r2,zero,81117720 <isatty+0x34>
81117708:	e0bfff17 	ldw	r2,-4(fp)
8111770c:	10c00324 	muli	r3,r2,12
81117710:	00a044b4 	movhi	r2,33042
81117714:	10b95c04 	addi	r2,r2,-6800
81117718:	1885883a 	add	r2,r3,r2
8111771c:	00000106 	br	81117724 <isatty+0x38>
81117720:	0005883a 	mov	r2,zero
81117724:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
81117728:	e0bfef17 	ldw	r2,-68(fp)
8111772c:	10000e26 	beq	r2,zero,81117768 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
81117730:	e0bfef17 	ldw	r2,-68(fp)
81117734:	10800017 	ldw	r2,0(r2)
81117738:	10800817 	ldw	r2,32(r2)
8111773c:	1000021e 	bne	r2,zero,81117748 <isatty+0x5c>
    {
      return 1;
81117740:	00800044 	movi	r2,1
81117744:	00000d06 	br	8111777c <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
81117748:	e0bff004 	addi	r2,fp,-64
8111774c:	100b883a 	mov	r5,r2
81117750:	e13fff17 	ldw	r4,-4(fp)
81117754:	11174800 	call	81117480 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
81117758:	e0bff117 	ldw	r2,-60(fp)
8111775c:	10880020 	cmpeqi	r2,r2,8192
81117760:	10803fcc 	andi	r2,r2,255
81117764:	00000506 	br	8111777c <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
81117768:	11176b00 	call	811176b0 <alt_get_errno>
8111776c:	1007883a 	mov	r3,r2
81117770:	00801444 	movi	r2,81
81117774:	18800015 	stw	r2,0(r3)
    return 0;
81117778:	0005883a 	mov	r2,zero
  }
}
8111777c:	e037883a 	mov	sp,fp
81117780:	dfc00117 	ldw	ra,4(sp)
81117784:	df000017 	ldw	fp,0(sp)
81117788:	dec00204 	addi	sp,sp,8
8111778c:	f800283a 	ret

81117790 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81117790:	defffe04 	addi	sp,sp,-8
81117794:	dfc00115 	stw	ra,4(sp)
81117798:	df000015 	stw	fp,0(sp)
8111779c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811177a0:	d0a01317 	ldw	r2,-32692(gp)
811177a4:	10000326 	beq	r2,zero,811177b4 <alt_get_errno+0x24>
811177a8:	d0a01317 	ldw	r2,-32692(gp)
811177ac:	103ee83a 	callr	r2
811177b0:	00000106 	br	811177b8 <alt_get_errno+0x28>
811177b4:	d0a04204 	addi	r2,gp,-32504
}
811177b8:	e037883a 	mov	sp,fp
811177bc:	dfc00117 	ldw	ra,4(sp)
811177c0:	df000017 	ldw	fp,0(sp)
811177c4:	dec00204 	addi	sp,sp,8
811177c8:	f800283a 	ret

811177cc <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
811177cc:	defff904 	addi	sp,sp,-28
811177d0:	dfc00615 	stw	ra,24(sp)
811177d4:	df000515 	stw	fp,20(sp)
811177d8:	df000504 	addi	fp,sp,20
811177dc:	e13ffd15 	stw	r4,-12(fp)
811177e0:	e17ffe15 	stw	r5,-8(fp)
811177e4:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
811177e8:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
811177ec:	e0bffd17 	ldw	r2,-12(fp)
811177f0:	10000616 	blt	r2,zero,8111780c <lseek+0x40>
811177f4:	e0bffd17 	ldw	r2,-12(fp)
811177f8:	10c00324 	muli	r3,r2,12
811177fc:	00a044b4 	movhi	r2,33042
81117800:	10b95c04 	addi	r2,r2,-6800
81117804:	1885883a 	add	r2,r3,r2
81117808:	00000106 	br	81117810 <lseek+0x44>
8111780c:	0005883a 	mov	r2,zero
81117810:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
81117814:	e0bffc17 	ldw	r2,-16(fp)
81117818:	10001026 	beq	r2,zero,8111785c <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
8111781c:	e0bffc17 	ldw	r2,-16(fp)
81117820:	10800017 	ldw	r2,0(r2)
81117824:	10800717 	ldw	r2,28(r2)
81117828:	10000926 	beq	r2,zero,81117850 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
8111782c:	e0bffc17 	ldw	r2,-16(fp)
81117830:	10800017 	ldw	r2,0(r2)
81117834:	10800717 	ldw	r2,28(r2)
81117838:	e1bfff17 	ldw	r6,-4(fp)
8111783c:	e17ffe17 	ldw	r5,-8(fp)
81117840:	e13ffc17 	ldw	r4,-16(fp)
81117844:	103ee83a 	callr	r2
81117848:	e0bffb15 	stw	r2,-20(fp)
8111784c:	00000506 	br	81117864 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
81117850:	00bfde84 	movi	r2,-134
81117854:	e0bffb15 	stw	r2,-20(fp)
81117858:	00000206 	br	81117864 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
8111785c:	00bfebc4 	movi	r2,-81
81117860:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
81117864:	e0bffb17 	ldw	r2,-20(fp)
81117868:	1000070e 	bge	r2,zero,81117888 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
8111786c:	11177900 	call	81117790 <alt_get_errno>
81117870:	1007883a 	mov	r3,r2
81117874:	e0bffb17 	ldw	r2,-20(fp)
81117878:	0085c83a 	sub	r2,zero,r2
8111787c:	18800015 	stw	r2,0(r3)
    rc = -1;
81117880:	00bfffc4 	movi	r2,-1
81117884:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
81117888:	e0bffb17 	ldw	r2,-20(fp)
}
8111788c:	e037883a 	mov	sp,fp
81117890:	dfc00117 	ldw	ra,4(sp)
81117894:	df000017 	ldw	fp,0(sp)
81117898:	dec00204 	addi	sp,sp,8
8111789c:	f800283a 	ret

811178a0 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
811178a0:	defffd04 	addi	sp,sp,-12
811178a4:	dfc00215 	stw	ra,8(sp)
811178a8:	df000115 	stw	fp,4(sp)
811178ac:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
811178b0:	0009883a 	mov	r4,zero
811178b4:	11181540 	call	81118154 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
811178b8:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
811178bc:	111818c0 	call	8111818c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
811178c0:	01a044b4 	movhi	r6,33042
811178c4:	31b68504 	addi	r6,r6,-9708
811178c8:	016044b4 	movhi	r5,33042
811178cc:	29768504 	addi	r5,r5,-9708
811178d0:	012044b4 	movhi	r4,33042
811178d4:	21368504 	addi	r4,r4,-9708
811178d8:	111bbe40 	call	8111bbe4 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
811178dc:	111b7300 	call	8111b730 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
811178e0:	012044b4 	movhi	r4,33042
811178e4:	212de404 	addi	r4,r4,-18544
811178e8:	111c1200 	call	8111c120 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
811178ec:	d0a04417 	ldw	r2,-32496(gp)
811178f0:	d0e04517 	ldw	r3,-32492(gp)
811178f4:	d1204617 	ldw	r4,-32488(gp)
811178f8:	200d883a 	mov	r6,r4
811178fc:	180b883a 	mov	r5,r3
81117900:	1009883a 	mov	r4,r2
81117904:	11086940 	call	81108694 <main>
81117908:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
8111790c:	01000044 	movi	r4,1
81117910:	11173280 	call	81117328 <close>
  exit (result);
81117914:	e13fff17 	ldw	r4,-4(fp)
81117918:	111c1340 	call	8111c134 <exit>

8111791c <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
8111791c:	defffe04 	addi	sp,sp,-8
81117920:	df000115 	stw	fp,4(sp)
81117924:	df000104 	addi	fp,sp,4
81117928:	e13fff15 	stw	r4,-4(fp)
}
8111792c:	0001883a 	nop
81117930:	e037883a 	mov	sp,fp
81117934:	df000017 	ldw	fp,0(sp)
81117938:	dec00104 	addi	sp,sp,4
8111793c:	f800283a 	ret

81117940 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
81117940:	defffe04 	addi	sp,sp,-8
81117944:	df000115 	stw	fp,4(sp)
81117948:	df000104 	addi	fp,sp,4
8111794c:	e13fff15 	stw	r4,-4(fp)
}
81117950:	0001883a 	nop
81117954:	e037883a 	mov	sp,fp
81117958:	df000017 	ldw	fp,0(sp)
8111795c:	dec00104 	addi	sp,sp,4
81117960:	f800283a 	ret

81117964 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
81117964:	defff204 	addi	sp,sp,-56
81117968:	dfc00a15 	stw	ra,40(sp)
8111796c:	df000915 	stw	fp,36(sp)
81117970:	df000904 	addi	fp,sp,36
81117974:	e13fff15 	stw	r4,-4(fp)
81117978:	e1400215 	stw	r5,8(fp)
8111797c:	e1800315 	stw	r6,12(fp)
81117980:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
81117984:	e0800204 	addi	r2,fp,8
81117988:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
8111798c:	e0bfff17 	ldw	r2,-4(fp)
81117990:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
81117994:	00006f06 	br	81117b54 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
81117998:	e0bff807 	ldb	r2,-32(fp)
8111799c:	10800960 	cmpeqi	r2,r2,37
811179a0:	1000041e 	bne	r2,zero,811179b4 <alt_printf+0x50>
        {
            alt_putchar(c);
811179a4:	e0bff807 	ldb	r2,-32(fp)
811179a8:	1009883a 	mov	r4,r2
811179ac:	1117b900 	call	81117b90 <alt_putchar>
811179b0:	00006806 	br	81117b54 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
811179b4:	e0bff717 	ldw	r2,-36(fp)
811179b8:	10c00044 	addi	r3,r2,1
811179bc:	e0fff715 	stw	r3,-36(fp)
811179c0:	10800003 	ldbu	r2,0(r2)
811179c4:	e0bff805 	stb	r2,-32(fp)
811179c8:	e0bff807 	ldb	r2,-32(fp)
811179cc:	10006926 	beq	r2,zero,81117b74 <alt_printf+0x210>
            {
                if (c == '%')
811179d0:	e0bff807 	ldb	r2,-32(fp)
811179d4:	10800958 	cmpnei	r2,r2,37
811179d8:	1000041e 	bne	r2,zero,811179ec <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
811179dc:	e0bff807 	ldb	r2,-32(fp)
811179e0:	1009883a 	mov	r4,r2
811179e4:	1117b900 	call	81117b90 <alt_putchar>
811179e8:	00005a06 	br	81117b54 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
811179ec:	e0bff807 	ldb	r2,-32(fp)
811179f0:	108018d8 	cmpnei	r2,r2,99
811179f4:	1000081e 	bne	r2,zero,81117a18 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
811179f8:	e0bffe17 	ldw	r2,-8(fp)
811179fc:	10c00104 	addi	r3,r2,4
81117a00:	e0fffe15 	stw	r3,-8(fp)
81117a04:	10800017 	ldw	r2,0(r2)
81117a08:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
81117a0c:	e13ffd17 	ldw	r4,-12(fp)
81117a10:	1117b900 	call	81117b90 <alt_putchar>
81117a14:	00004f06 	br	81117b54 <alt_printf+0x1f0>
                }
                else if (c == 'x')
81117a18:	e0bff807 	ldb	r2,-32(fp)
81117a1c:	10801e18 	cmpnei	r2,r2,120
81117a20:	1000341e 	bne	r2,zero,81117af4 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
81117a24:	e0bffe17 	ldw	r2,-8(fp)
81117a28:	10c00104 	addi	r3,r2,4
81117a2c:	e0fffe15 	stw	r3,-8(fp)
81117a30:	10800017 	ldw	r2,0(r2)
81117a34:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
81117a38:	e0bffb17 	ldw	r2,-20(fp)
81117a3c:	1000031e 	bne	r2,zero,81117a4c <alt_printf+0xe8>
                    {
                        alt_putchar('0');
81117a40:	01000c04 	movi	r4,48
81117a44:	1117b900 	call	81117b90 <alt_putchar>
                        continue;
81117a48:	00004206 	br	81117b54 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
81117a4c:	00800704 	movi	r2,28
81117a50:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
81117a54:	00000306 	br	81117a64 <alt_printf+0x100>
                        digit_shift -= 4;
81117a58:	e0bff917 	ldw	r2,-28(fp)
81117a5c:	10bfff04 	addi	r2,r2,-4
81117a60:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
81117a64:	00c003c4 	movi	r3,15
81117a68:	e0bff917 	ldw	r2,-28(fp)
81117a6c:	1884983a 	sll	r2,r3,r2
81117a70:	1007883a 	mov	r3,r2
81117a74:	e0bffb17 	ldw	r2,-20(fp)
81117a78:	1884703a 	and	r2,r3,r2
81117a7c:	103ff626 	beq	r2,zero,81117a58 <__reset+0xfb0f7a58>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
81117a80:	00001906 	br	81117ae8 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
81117a84:	00c003c4 	movi	r3,15
81117a88:	e0bff917 	ldw	r2,-28(fp)
81117a8c:	1884983a 	sll	r2,r3,r2
81117a90:	1007883a 	mov	r3,r2
81117a94:	e0bffb17 	ldw	r2,-20(fp)
81117a98:	1886703a 	and	r3,r3,r2
81117a9c:	e0bff917 	ldw	r2,-28(fp)
81117aa0:	1884d83a 	srl	r2,r3,r2
81117aa4:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
81117aa8:	e0bffc17 	ldw	r2,-16(fp)
81117aac:	108002a8 	cmpgeui	r2,r2,10
81117ab0:	1000041e 	bne	r2,zero,81117ac4 <alt_printf+0x160>
                            c = '0' + digit;
81117ab4:	e0bffc17 	ldw	r2,-16(fp)
81117ab8:	10800c04 	addi	r2,r2,48
81117abc:	e0bff805 	stb	r2,-32(fp)
81117ac0:	00000306 	br	81117ad0 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
81117ac4:	e0bffc17 	ldw	r2,-16(fp)
81117ac8:	108015c4 	addi	r2,r2,87
81117acc:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
81117ad0:	e0bff807 	ldb	r2,-32(fp)
81117ad4:	1009883a 	mov	r4,r2
81117ad8:	1117b900 	call	81117b90 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
81117adc:	e0bff917 	ldw	r2,-28(fp)
81117ae0:	10bfff04 	addi	r2,r2,-4
81117ae4:	e0bff915 	stw	r2,-28(fp)
81117ae8:	e0bff917 	ldw	r2,-28(fp)
81117aec:	103fe50e 	bge	r2,zero,81117a84 <__reset+0xfb0f7a84>
81117af0:	00001806 	br	81117b54 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
81117af4:	e0bff807 	ldb	r2,-32(fp)
81117af8:	10801cd8 	cmpnei	r2,r2,115
81117afc:	1000151e 	bne	r2,zero,81117b54 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
81117b00:	e0bffe17 	ldw	r2,-8(fp)
81117b04:	10c00104 	addi	r3,r2,4
81117b08:	e0fffe15 	stw	r3,-8(fp)
81117b0c:	10800017 	ldw	r2,0(r2)
81117b10:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
81117b14:	00000906 	br	81117b3c <alt_printf+0x1d8>
                      alt_putchar(*s++);
81117b18:	e0bffa17 	ldw	r2,-24(fp)
81117b1c:	10c00044 	addi	r3,r2,1
81117b20:	e0fffa15 	stw	r3,-24(fp)
81117b24:	10800003 	ldbu	r2,0(r2)
81117b28:	10803fcc 	andi	r2,r2,255
81117b2c:	1080201c 	xori	r2,r2,128
81117b30:	10bfe004 	addi	r2,r2,-128
81117b34:	1009883a 	mov	r4,r2
81117b38:	1117b900 	call	81117b90 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
81117b3c:	e0bffa17 	ldw	r2,-24(fp)
81117b40:	10800003 	ldbu	r2,0(r2)
81117b44:	10803fcc 	andi	r2,r2,255
81117b48:	1080201c 	xori	r2,r2,128
81117b4c:	10bfe004 	addi	r2,r2,-128
81117b50:	103ff11e 	bne	r2,zero,81117b18 <__reset+0xfb0f7b18>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
81117b54:	e0bff717 	ldw	r2,-36(fp)
81117b58:	10c00044 	addi	r3,r2,1
81117b5c:	e0fff715 	stw	r3,-36(fp)
81117b60:	10800003 	ldbu	r2,0(r2)
81117b64:	e0bff805 	stb	r2,-32(fp)
81117b68:	e0bff807 	ldb	r2,-32(fp)
81117b6c:	103f8a1e 	bne	r2,zero,81117998 <__reset+0xfb0f7998>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
81117b70:	00000106 	br	81117b78 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
81117b74:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
81117b78:	0001883a 	nop
81117b7c:	e037883a 	mov	sp,fp
81117b80:	dfc00117 	ldw	ra,4(sp)
81117b84:	df000017 	ldw	fp,0(sp)
81117b88:	dec00504 	addi	sp,sp,20
81117b8c:	f800283a 	ret

81117b90 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
81117b90:	defffd04 	addi	sp,sp,-12
81117b94:	dfc00215 	stw	ra,8(sp)
81117b98:	df000115 	stw	fp,4(sp)
81117b9c:	df000104 	addi	fp,sp,4
81117ba0:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
81117ba4:	d0a00917 	ldw	r2,-32732(gp)
81117ba8:	10800217 	ldw	r2,8(r2)
81117bac:	100b883a 	mov	r5,r2
81117bb0:	e13fff17 	ldw	r4,-4(fp)
81117bb4:	1111bfc0 	call	81111bfc <putc>
#endif
#endif
}
81117bb8:	e037883a 	mov	sp,fp
81117bbc:	dfc00117 	ldw	ra,4(sp)
81117bc0:	df000017 	ldw	fp,0(sp)
81117bc4:	dec00204 	addi	sp,sp,8
81117bc8:	f800283a 	ret

81117bcc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81117bcc:	defffe04 	addi	sp,sp,-8
81117bd0:	dfc00115 	stw	ra,4(sp)
81117bd4:	df000015 	stw	fp,0(sp)
81117bd8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81117bdc:	d0a01317 	ldw	r2,-32692(gp)
81117be0:	10000326 	beq	r2,zero,81117bf0 <alt_get_errno+0x24>
81117be4:	d0a01317 	ldw	r2,-32692(gp)
81117be8:	103ee83a 	callr	r2
81117bec:	00000106 	br	81117bf4 <alt_get_errno+0x28>
81117bf0:	d0a04204 	addi	r2,gp,-32504
}
81117bf4:	e037883a 	mov	sp,fp
81117bf8:	dfc00117 	ldw	ra,4(sp)
81117bfc:	df000017 	ldw	fp,0(sp)
81117c00:	dec00204 	addi	sp,sp,8
81117c04:	f800283a 	ret

81117c08 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
81117c08:	defff904 	addi	sp,sp,-28
81117c0c:	dfc00615 	stw	ra,24(sp)
81117c10:	df000515 	stw	fp,20(sp)
81117c14:	df000504 	addi	fp,sp,20
81117c18:	e13ffd15 	stw	r4,-12(fp)
81117c1c:	e17ffe15 	stw	r5,-8(fp)
81117c20:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81117c24:	e0bffd17 	ldw	r2,-12(fp)
81117c28:	10000616 	blt	r2,zero,81117c44 <read+0x3c>
81117c2c:	e0bffd17 	ldw	r2,-12(fp)
81117c30:	10c00324 	muli	r3,r2,12
81117c34:	00a044b4 	movhi	r2,33042
81117c38:	10b95c04 	addi	r2,r2,-6800
81117c3c:	1885883a 	add	r2,r3,r2
81117c40:	00000106 	br	81117c48 <read+0x40>
81117c44:	0005883a 	mov	r2,zero
81117c48:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
81117c4c:	e0bffb17 	ldw	r2,-20(fp)
81117c50:	10002226 	beq	r2,zero,81117cdc <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
81117c54:	e0bffb17 	ldw	r2,-20(fp)
81117c58:	10800217 	ldw	r2,8(r2)
81117c5c:	108000cc 	andi	r2,r2,3
81117c60:	10800060 	cmpeqi	r2,r2,1
81117c64:	1000181e 	bne	r2,zero,81117cc8 <read+0xc0>
        (fd->dev->read))
81117c68:	e0bffb17 	ldw	r2,-20(fp)
81117c6c:	10800017 	ldw	r2,0(r2)
81117c70:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
81117c74:	10001426 	beq	r2,zero,81117cc8 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
81117c78:	e0bffb17 	ldw	r2,-20(fp)
81117c7c:	10800017 	ldw	r2,0(r2)
81117c80:	10800517 	ldw	r2,20(r2)
81117c84:	e0ffff17 	ldw	r3,-4(fp)
81117c88:	180d883a 	mov	r6,r3
81117c8c:	e17ffe17 	ldw	r5,-8(fp)
81117c90:	e13ffb17 	ldw	r4,-20(fp)
81117c94:	103ee83a 	callr	r2
81117c98:	e0bffc15 	stw	r2,-16(fp)
81117c9c:	e0bffc17 	ldw	r2,-16(fp)
81117ca0:	1000070e 	bge	r2,zero,81117cc0 <read+0xb8>
        {
          ALT_ERRNO = -rval;
81117ca4:	1117bcc0 	call	81117bcc <alt_get_errno>
81117ca8:	1007883a 	mov	r3,r2
81117cac:	e0bffc17 	ldw	r2,-16(fp)
81117cb0:	0085c83a 	sub	r2,zero,r2
81117cb4:	18800015 	stw	r2,0(r3)
          return -1;
81117cb8:	00bfffc4 	movi	r2,-1
81117cbc:	00000c06 	br	81117cf0 <read+0xe8>
        }
        return rval;
81117cc0:	e0bffc17 	ldw	r2,-16(fp)
81117cc4:	00000a06 	br	81117cf0 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
81117cc8:	1117bcc0 	call	81117bcc <alt_get_errno>
81117ccc:	1007883a 	mov	r3,r2
81117cd0:	00800344 	movi	r2,13
81117cd4:	18800015 	stw	r2,0(r3)
81117cd8:	00000406 	br	81117cec <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
81117cdc:	1117bcc0 	call	81117bcc <alt_get_errno>
81117ce0:	1007883a 	mov	r3,r2
81117ce4:	00801444 	movi	r2,81
81117ce8:	18800015 	stw	r2,0(r3)
  }
  return -1;
81117cec:	00bfffc4 	movi	r2,-1
}
81117cf0:	e037883a 	mov	sp,fp
81117cf4:	dfc00117 	ldw	ra,4(sp)
81117cf8:	df000017 	ldw	fp,0(sp)
81117cfc:	dec00204 	addi	sp,sp,8
81117d00:	f800283a 	ret

81117d04 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
81117d04:	defffe04 	addi	sp,sp,-8
81117d08:	df000115 	stw	fp,4(sp)
81117d0c:	df000104 	addi	fp,sp,4
81117d10:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
81117d14:	e0bfff17 	ldw	r2,-4(fp)
81117d18:	108000d0 	cmplti	r2,r2,3
81117d1c:	10000d1e 	bne	r2,zero,81117d54 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
81117d20:	00a044b4 	movhi	r2,33042
81117d24:	10b95c04 	addi	r2,r2,-6800
81117d28:	e0ffff17 	ldw	r3,-4(fp)
81117d2c:	18c00324 	muli	r3,r3,12
81117d30:	10c5883a 	add	r2,r2,r3
81117d34:	10800204 	addi	r2,r2,8
81117d38:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
81117d3c:	00a044b4 	movhi	r2,33042
81117d40:	10b95c04 	addi	r2,r2,-6800
81117d44:	e0ffff17 	ldw	r3,-4(fp)
81117d48:	18c00324 	muli	r3,r3,12
81117d4c:	10c5883a 	add	r2,r2,r3
81117d50:	10000015 	stw	zero,0(r2)
  }
}
81117d54:	0001883a 	nop
81117d58:	e037883a 	mov	sp,fp
81117d5c:	df000017 	ldw	fp,0(sp)
81117d60:	dec00104 	addi	sp,sp,4
81117d64:	f800283a 	ret

81117d68 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
81117d68:	defff904 	addi	sp,sp,-28
81117d6c:	df000615 	stw	fp,24(sp)
81117d70:	df000604 	addi	fp,sp,24
81117d74:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81117d78:	0005303a 	rdctl	r2,status
81117d7c:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81117d80:	e0fffe17 	ldw	r3,-8(fp)
81117d84:	00bfff84 	movi	r2,-2
81117d88:	1884703a 	and	r2,r3,r2
81117d8c:	1001703a 	wrctl	status,r2
  
  return context;
81117d90:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
81117d94:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
81117d98:	d0a01517 	ldw	r2,-32684(gp)
81117d9c:	10c000c4 	addi	r3,r2,3
81117da0:	00bfff04 	movi	r2,-4
81117da4:	1884703a 	and	r2,r3,r2
81117da8:	d0a01515 	stw	r2,-32684(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
81117dac:	d0e01517 	ldw	r3,-32684(gp)
81117db0:	e0bfff17 	ldw	r2,-4(fp)
81117db4:	1887883a 	add	r3,r3,r2
81117db8:	00a04834 	movhi	r2,33056
81117dbc:	10a80004 	addi	r2,r2,-24576
81117dc0:	10c0062e 	bgeu	r2,r3,81117ddc <sbrk+0x74>
81117dc4:	e0bffb17 	ldw	r2,-20(fp)
81117dc8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117dcc:	e0bffa17 	ldw	r2,-24(fp)
81117dd0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
81117dd4:	00bfffc4 	movi	r2,-1
81117dd8:	00000b06 	br	81117e08 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
81117ddc:	d0a01517 	ldw	r2,-32684(gp)
81117de0:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
81117de4:	d0e01517 	ldw	r3,-32684(gp)
81117de8:	e0bfff17 	ldw	r2,-4(fp)
81117dec:	1885883a 	add	r2,r3,r2
81117df0:	d0a01515 	stw	r2,-32684(gp)
81117df4:	e0bffb17 	ldw	r2,-20(fp)
81117df8:	e0bffc15 	stw	r2,-16(fp)
81117dfc:	e0bffc17 	ldw	r2,-16(fp)
81117e00:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
81117e04:	e0bffd17 	ldw	r2,-12(fp)
} 
81117e08:	e037883a 	mov	sp,fp
81117e0c:	df000017 	ldw	fp,0(sp)
81117e10:	dec00104 	addi	sp,sp,4
81117e14:	f800283a 	ret

81117e18 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
81117e18:	defffa04 	addi	sp,sp,-24
81117e1c:	df000515 	stw	fp,20(sp)
81117e20:	df000504 	addi	fp,sp,20
81117e24:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81117e28:	0005303a 	rdctl	r2,status
81117e2c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81117e30:	e0fffc17 	ldw	r3,-16(fp)
81117e34:	00bfff84 	movi	r2,-2
81117e38:	1884703a 	and	r2,r3,r2
81117e3c:	1001703a 	wrctl	status,r2
  
  return context;
81117e40:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
81117e44:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
81117e48:	e0bfff17 	ldw	r2,-4(fp)
81117e4c:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
81117e50:	e0bffd17 	ldw	r2,-12(fp)
81117e54:	10800017 	ldw	r2,0(r2)
81117e58:	e0fffd17 	ldw	r3,-12(fp)
81117e5c:	18c00117 	ldw	r3,4(r3)
81117e60:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
81117e64:	e0bffd17 	ldw	r2,-12(fp)
81117e68:	10800117 	ldw	r2,4(r2)
81117e6c:	e0fffd17 	ldw	r3,-12(fp)
81117e70:	18c00017 	ldw	r3,0(r3)
81117e74:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
81117e78:	e0bffd17 	ldw	r2,-12(fp)
81117e7c:	e0fffd17 	ldw	r3,-12(fp)
81117e80:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
81117e84:	e0bffd17 	ldw	r2,-12(fp)
81117e88:	e0fffd17 	ldw	r3,-12(fp)
81117e8c:	10c00015 	stw	r3,0(r2)
81117e90:	e0bffb17 	ldw	r2,-20(fp)
81117e94:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117e98:	e0bffe17 	ldw	r2,-8(fp)
81117e9c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
81117ea0:	0001883a 	nop
81117ea4:	e037883a 	mov	sp,fp
81117ea8:	df000017 	ldw	fp,0(sp)
81117eac:	dec00104 	addi	sp,sp,4
81117eb0:	f800283a 	ret

81117eb4 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
81117eb4:	defffb04 	addi	sp,sp,-20
81117eb8:	dfc00415 	stw	ra,16(sp)
81117ebc:	df000315 	stw	fp,12(sp)
81117ec0:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
81117ec4:	d0a01617 	ldw	r2,-32680(gp)
81117ec8:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
81117ecc:	d0a04817 	ldw	r2,-32480(gp)
81117ed0:	10800044 	addi	r2,r2,1
81117ed4:	d0a04815 	stw	r2,-32480(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
81117ed8:	00002e06 	br	81117f94 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
81117edc:	e0bffd17 	ldw	r2,-12(fp)
81117ee0:	10800017 	ldw	r2,0(r2)
81117ee4:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
81117ee8:	e0bffd17 	ldw	r2,-12(fp)
81117eec:	10800403 	ldbu	r2,16(r2)
81117ef0:	10803fcc 	andi	r2,r2,255
81117ef4:	10000426 	beq	r2,zero,81117f08 <alt_tick+0x54>
81117ef8:	d0a04817 	ldw	r2,-32480(gp)
81117efc:	1000021e 	bne	r2,zero,81117f08 <alt_tick+0x54>
    {
      alarm->rollover = 0;
81117f00:	e0bffd17 	ldw	r2,-12(fp)
81117f04:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
81117f08:	e0bffd17 	ldw	r2,-12(fp)
81117f0c:	10800217 	ldw	r2,8(r2)
81117f10:	d0e04817 	ldw	r3,-32480(gp)
81117f14:	18801d36 	bltu	r3,r2,81117f8c <alt_tick+0xd8>
81117f18:	e0bffd17 	ldw	r2,-12(fp)
81117f1c:	10800403 	ldbu	r2,16(r2)
81117f20:	10803fcc 	andi	r2,r2,255
81117f24:	1000191e 	bne	r2,zero,81117f8c <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
81117f28:	e0bffd17 	ldw	r2,-12(fp)
81117f2c:	10800317 	ldw	r2,12(r2)
81117f30:	e0fffd17 	ldw	r3,-12(fp)
81117f34:	18c00517 	ldw	r3,20(r3)
81117f38:	1809883a 	mov	r4,r3
81117f3c:	103ee83a 	callr	r2
81117f40:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
81117f44:	e0bfff17 	ldw	r2,-4(fp)
81117f48:	1000031e 	bne	r2,zero,81117f58 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
81117f4c:	e13ffd17 	ldw	r4,-12(fp)
81117f50:	1117e180 	call	81117e18 <alt_alarm_stop>
81117f54:	00000d06 	br	81117f8c <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
81117f58:	e0bffd17 	ldw	r2,-12(fp)
81117f5c:	10c00217 	ldw	r3,8(r2)
81117f60:	e0bfff17 	ldw	r2,-4(fp)
81117f64:	1887883a 	add	r3,r3,r2
81117f68:	e0bffd17 	ldw	r2,-12(fp)
81117f6c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
81117f70:	e0bffd17 	ldw	r2,-12(fp)
81117f74:	10c00217 	ldw	r3,8(r2)
81117f78:	d0a04817 	ldw	r2,-32480(gp)
81117f7c:	1880032e 	bgeu	r3,r2,81117f8c <alt_tick+0xd8>
        {
          alarm->rollover = 1;
81117f80:	e0bffd17 	ldw	r2,-12(fp)
81117f84:	00c00044 	movi	r3,1
81117f88:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
81117f8c:	e0bffe17 	ldw	r2,-8(fp)
81117f90:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
81117f94:	e0fffd17 	ldw	r3,-12(fp)
81117f98:	d0a01604 	addi	r2,gp,-32680
81117f9c:	18bfcf1e 	bne	r3,r2,81117edc <__reset+0xfb0f7edc>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
81117fa0:	0001883a 	nop
}
81117fa4:	0001883a 	nop
81117fa8:	e037883a 	mov	sp,fp
81117fac:	dfc00117 	ldw	ra,4(sp)
81117fb0:	df000017 	ldw	fp,0(sp)
81117fb4:	dec00204 	addi	sp,sp,8
81117fb8:	f800283a 	ret

81117fbc <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
81117fbc:	defffd04 	addi	sp,sp,-12
81117fc0:	dfc00215 	stw	ra,8(sp)
81117fc4:	df000115 	stw	fp,4(sp)
81117fc8:	df000104 	addi	fp,sp,4
81117fcc:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
81117fd0:	e13fff17 	ldw	r4,-4(fp)
81117fd4:	11171c40 	call	811171c4 <alt_busy_sleep>
}
81117fd8:	e037883a 	mov	sp,fp
81117fdc:	dfc00117 	ldw	ra,4(sp)
81117fe0:	df000017 	ldw	fp,0(sp)
81117fe4:	dec00204 	addi	sp,sp,8
81117fe8:	f800283a 	ret

81117fec <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81117fec:	defffe04 	addi	sp,sp,-8
81117ff0:	dfc00115 	stw	ra,4(sp)
81117ff4:	df000015 	stw	fp,0(sp)
81117ff8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81117ffc:	d0a01317 	ldw	r2,-32692(gp)
81118000:	10000326 	beq	r2,zero,81118010 <alt_get_errno+0x24>
81118004:	d0a01317 	ldw	r2,-32692(gp)
81118008:	103ee83a 	callr	r2
8111800c:	00000106 	br	81118014 <alt_get_errno+0x28>
81118010:	d0a04204 	addi	r2,gp,-32504
}
81118014:	e037883a 	mov	sp,fp
81118018:	dfc00117 	ldw	ra,4(sp)
8111801c:	df000017 	ldw	fp,0(sp)
81118020:	dec00204 	addi	sp,sp,8
81118024:	f800283a 	ret

81118028 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
81118028:	defff904 	addi	sp,sp,-28
8111802c:	dfc00615 	stw	ra,24(sp)
81118030:	df000515 	stw	fp,20(sp)
81118034:	df000504 	addi	fp,sp,20
81118038:	e13ffd15 	stw	r4,-12(fp)
8111803c:	e17ffe15 	stw	r5,-8(fp)
81118040:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81118044:	e0bffd17 	ldw	r2,-12(fp)
81118048:	10000616 	blt	r2,zero,81118064 <write+0x3c>
8111804c:	e0bffd17 	ldw	r2,-12(fp)
81118050:	10c00324 	muli	r3,r2,12
81118054:	00a044b4 	movhi	r2,33042
81118058:	10b95c04 	addi	r2,r2,-6800
8111805c:	1885883a 	add	r2,r3,r2
81118060:	00000106 	br	81118068 <write+0x40>
81118064:	0005883a 	mov	r2,zero
81118068:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
8111806c:	e0bffb17 	ldw	r2,-20(fp)
81118070:	10002126 	beq	r2,zero,811180f8 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
81118074:	e0bffb17 	ldw	r2,-20(fp)
81118078:	10800217 	ldw	r2,8(r2)
8111807c:	108000cc 	andi	r2,r2,3
81118080:	10001826 	beq	r2,zero,811180e4 <write+0xbc>
81118084:	e0bffb17 	ldw	r2,-20(fp)
81118088:	10800017 	ldw	r2,0(r2)
8111808c:	10800617 	ldw	r2,24(r2)
81118090:	10001426 	beq	r2,zero,811180e4 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
81118094:	e0bffb17 	ldw	r2,-20(fp)
81118098:	10800017 	ldw	r2,0(r2)
8111809c:	10800617 	ldw	r2,24(r2)
811180a0:	e0ffff17 	ldw	r3,-4(fp)
811180a4:	180d883a 	mov	r6,r3
811180a8:	e17ffe17 	ldw	r5,-8(fp)
811180ac:	e13ffb17 	ldw	r4,-20(fp)
811180b0:	103ee83a 	callr	r2
811180b4:	e0bffc15 	stw	r2,-16(fp)
811180b8:	e0bffc17 	ldw	r2,-16(fp)
811180bc:	1000070e 	bge	r2,zero,811180dc <write+0xb4>
      {
        ALT_ERRNO = -rval;
811180c0:	1117fec0 	call	81117fec <alt_get_errno>
811180c4:	1007883a 	mov	r3,r2
811180c8:	e0bffc17 	ldw	r2,-16(fp)
811180cc:	0085c83a 	sub	r2,zero,r2
811180d0:	18800015 	stw	r2,0(r3)
        return -1;
811180d4:	00bfffc4 	movi	r2,-1
811180d8:	00000c06 	br	8111810c <write+0xe4>
      }
      return rval;
811180dc:	e0bffc17 	ldw	r2,-16(fp)
811180e0:	00000a06 	br	8111810c <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
811180e4:	1117fec0 	call	81117fec <alt_get_errno>
811180e8:	1007883a 	mov	r3,r2
811180ec:	00800344 	movi	r2,13
811180f0:	18800015 	stw	r2,0(r3)
811180f4:	00000406 	br	81118108 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
811180f8:	1117fec0 	call	81117fec <alt_get_errno>
811180fc:	1007883a 	mov	r3,r2
81118100:	00801444 	movi	r2,81
81118104:	18800015 	stw	r2,0(r3)
  }
  return -1;
81118108:	00bfffc4 	movi	r2,-1
}
8111810c:	e037883a 	mov	sp,fp
81118110:	dfc00117 	ldw	ra,4(sp)
81118114:	df000017 	ldw	fp,0(sp)
81118118:	dec00204 	addi	sp,sp,8
8111811c:	f800283a 	ret

81118120 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
81118120:	defffd04 	addi	sp,sp,-12
81118124:	dfc00215 	stw	ra,8(sp)
81118128:	df000115 	stw	fp,4(sp)
8111812c:	df000104 	addi	fp,sp,4
81118130:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
81118134:	d1601004 	addi	r5,gp,-32704
81118138:	e13fff17 	ldw	r4,-4(fp)
8111813c:	111b68c0 	call	8111b68c <alt_dev_llist_insert>
}
81118140:	e037883a 	mov	sp,fp
81118144:	dfc00117 	ldw	ra,4(sp)
81118148:	df000017 	ldw	fp,0(sp)
8111814c:	dec00204 	addi	sp,sp,8
81118150:	f800283a 	ret

81118154 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
81118154:	defffd04 	addi	sp,sp,-12
81118158:	dfc00215 	stw	ra,8(sp)
8111815c:	df000115 	stw	fp,4(sp)
81118160:	df000104 	addi	fp,sp,4
81118164:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
81118168:	111beb40 	call	8111beb4 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
8111816c:	00800044 	movi	r2,1
81118170:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
81118174:	0001883a 	nop
81118178:	e037883a 	mov	sp,fp
8111817c:	dfc00117 	ldw	ra,4(sp)
81118180:	df000017 	ldw	fp,0(sp)
81118184:	dec00204 	addi	sp,sp,8
81118188:	f800283a 	ret

8111818c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
8111818c:	defffe04 	addi	sp,sp,-8
81118190:	dfc00115 	stw	ra,4(sp)
81118194:	df000015 	stw	fp,0(sp)
81118198:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
8111819c:	01c0fa04 	movi	r7,1000
811181a0:	01800304 	movi	r6,12
811181a4:	000b883a 	mov	r5,zero
811181a8:	01200034 	movhi	r4,32768
811181ac:	21023004 	addi	r4,r4,2240
811181b0:	1118d540 	call	81118d54 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
811181b4:	018002c4 	movi	r6,11
811181b8:	000b883a 	mov	r5,zero
811181bc:	012044b4 	movhi	r4,33042
811181c0:	2139c604 	addi	r4,r4,-6376
811181c4:	11183d80 	call	811183d8 <altera_avalon_jtag_uart_init>
811181c8:	012044b4 	movhi	r4,33042
811181cc:	2139bc04 	addi	r4,r4,-6416
811181d0:	11181200 	call	81118120 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
811181d4:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( RS232_UART, rs232_uart);
811181d8:	018003c4 	movi	r6,15
811181dc:	000b883a 	mov	r5,zero
811181e0:	012044b4 	movhi	r4,33042
811181e4:	213dde04 	addi	r4,r4,-2184
811181e8:	1118ee00 	call	81118ee0 <altera_avalon_uart_init>
811181ec:	012044b4 	movhi	r4,33042
811181f0:	213dd404 	addi	r4,r4,-2224
811181f4:	11181200 	call	81118120 <alt_dev_reg>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M1, dma_DDR_M1);
811181f8:	00a044b4 	movhi	r2,33042
811181fc:	10be0504 	addi	r2,r2,-2028
81118200:	10c00717 	ldw	r3,28(r2)
81118204:	00a044b4 	movhi	r2,33042
81118208:	10be0504 	addi	r2,r2,-2028
8111820c:	10800817 	ldw	r2,32(r2)
81118210:	100d883a 	mov	r6,r2
81118214:	180b883a 	mov	r5,r3
81118218:	012044b4 	movhi	r4,33042
8111821c:	213e0504 	addi	r4,r4,-2028
81118220:	111b2740 	call	8111b274 <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M2, dma_DDR_M2);
81118224:	00a044b4 	movhi	r2,33042
81118228:	10be1d04 	addi	r2,r2,-1932
8111822c:	10c00717 	ldw	r3,28(r2)
81118230:	00a044b4 	movhi	r2,33042
81118234:	10be1d04 	addi	r2,r2,-1932
81118238:	10800817 	ldw	r2,32(r2)
8111823c:	100d883a 	mov	r6,r2
81118240:	180b883a 	mov	r5,r3
81118244:	012044b4 	movhi	r4,33042
81118248:	213e1d04 	addi	r4,r4,-1932
8111824c:	111b2740 	call	8111b274 <alt_msgdma_init>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( ALTERA_UP_SD_CARD_AVALON_INTERFACE_0, Altera_UP_SD_Card_Avalon_Interface_0);
81118250:	012044b4 	movhi	r4,33042
81118254:	213e3504 	addi	r4,r4,-1836
81118258:	11181200 	call	81118120 <alt_dev_reg>
}
8111825c:	0001883a 	nop
81118260:	e037883a 	mov	sp,fp
81118264:	dfc00117 	ldw	ra,4(sp)
81118268:	df000017 	ldw	fp,0(sp)
8111826c:	dec00204 	addi	sp,sp,8
81118270:	f800283a 	ret

81118274 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
81118274:	defffa04 	addi	sp,sp,-24
81118278:	dfc00515 	stw	ra,20(sp)
8111827c:	df000415 	stw	fp,16(sp)
81118280:	df000404 	addi	fp,sp,16
81118284:	e13ffd15 	stw	r4,-12(fp)
81118288:	e17ffe15 	stw	r5,-8(fp)
8111828c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81118290:	e0bffd17 	ldw	r2,-12(fp)
81118294:	10800017 	ldw	r2,0(r2)
81118298:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
8111829c:	e0bffc17 	ldw	r2,-16(fp)
811182a0:	10c00a04 	addi	r3,r2,40
811182a4:	e0bffd17 	ldw	r2,-12(fp)
811182a8:	10800217 	ldw	r2,8(r2)
811182ac:	100f883a 	mov	r7,r2
811182b0:	e1bfff17 	ldw	r6,-4(fp)
811182b4:	e17ffe17 	ldw	r5,-8(fp)
811182b8:	1809883a 	mov	r4,r3
811182bc:	111889c0 	call	8111889c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
811182c0:	e037883a 	mov	sp,fp
811182c4:	dfc00117 	ldw	ra,4(sp)
811182c8:	df000017 	ldw	fp,0(sp)
811182cc:	dec00204 	addi	sp,sp,8
811182d0:	f800283a 	ret

811182d4 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
811182d4:	defffa04 	addi	sp,sp,-24
811182d8:	dfc00515 	stw	ra,20(sp)
811182dc:	df000415 	stw	fp,16(sp)
811182e0:	df000404 	addi	fp,sp,16
811182e4:	e13ffd15 	stw	r4,-12(fp)
811182e8:	e17ffe15 	stw	r5,-8(fp)
811182ec:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
811182f0:	e0bffd17 	ldw	r2,-12(fp)
811182f4:	10800017 	ldw	r2,0(r2)
811182f8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
811182fc:	e0bffc17 	ldw	r2,-16(fp)
81118300:	10c00a04 	addi	r3,r2,40
81118304:	e0bffd17 	ldw	r2,-12(fp)
81118308:	10800217 	ldw	r2,8(r2)
8111830c:	100f883a 	mov	r7,r2
81118310:	e1bfff17 	ldw	r6,-4(fp)
81118314:	e17ffe17 	ldw	r5,-8(fp)
81118318:	1809883a 	mov	r4,r3
8111831c:	1118ab80 	call	81118ab8 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
81118320:	e037883a 	mov	sp,fp
81118324:	dfc00117 	ldw	ra,4(sp)
81118328:	df000017 	ldw	fp,0(sp)
8111832c:	dec00204 	addi	sp,sp,8
81118330:	f800283a 	ret

81118334 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
81118334:	defffc04 	addi	sp,sp,-16
81118338:	dfc00315 	stw	ra,12(sp)
8111833c:	df000215 	stw	fp,8(sp)
81118340:	df000204 	addi	fp,sp,8
81118344:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81118348:	e0bfff17 	ldw	r2,-4(fp)
8111834c:	10800017 	ldw	r2,0(r2)
81118350:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
81118354:	e0bffe17 	ldw	r2,-8(fp)
81118358:	10c00a04 	addi	r3,r2,40
8111835c:	e0bfff17 	ldw	r2,-4(fp)
81118360:	10800217 	ldw	r2,8(r2)
81118364:	100b883a 	mov	r5,r2
81118368:	1809883a 	mov	r4,r3
8111836c:	11187440 	call	81118744 <altera_avalon_jtag_uart_close>
}
81118370:	e037883a 	mov	sp,fp
81118374:	dfc00117 	ldw	ra,4(sp)
81118378:	df000017 	ldw	fp,0(sp)
8111837c:	dec00204 	addi	sp,sp,8
81118380:	f800283a 	ret

81118384 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
81118384:	defffa04 	addi	sp,sp,-24
81118388:	dfc00515 	stw	ra,20(sp)
8111838c:	df000415 	stw	fp,16(sp)
81118390:	df000404 	addi	fp,sp,16
81118394:	e13ffd15 	stw	r4,-12(fp)
81118398:	e17ffe15 	stw	r5,-8(fp)
8111839c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
811183a0:	e0bffd17 	ldw	r2,-12(fp)
811183a4:	10800017 	ldw	r2,0(r2)
811183a8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
811183ac:	e0bffc17 	ldw	r2,-16(fp)
811183b0:	10800a04 	addi	r2,r2,40
811183b4:	e1bfff17 	ldw	r6,-4(fp)
811183b8:	e17ffe17 	ldw	r5,-8(fp)
811183bc:	1009883a 	mov	r4,r2
811183c0:	11187ac0 	call	811187ac <altera_avalon_jtag_uart_ioctl>
}
811183c4:	e037883a 	mov	sp,fp
811183c8:	dfc00117 	ldw	ra,4(sp)
811183cc:	df000017 	ldw	fp,0(sp)
811183d0:	dec00204 	addi	sp,sp,8
811183d4:	f800283a 	ret

811183d8 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
811183d8:	defffa04 	addi	sp,sp,-24
811183dc:	dfc00515 	stw	ra,20(sp)
811183e0:	df000415 	stw	fp,16(sp)
811183e4:	df000404 	addi	fp,sp,16
811183e8:	e13ffd15 	stw	r4,-12(fp)
811183ec:	e17ffe15 	stw	r5,-8(fp)
811183f0:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
811183f4:	e0bffd17 	ldw	r2,-12(fp)
811183f8:	00c00044 	movi	r3,1
811183fc:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
81118400:	e0bffd17 	ldw	r2,-12(fp)
81118404:	10800017 	ldw	r2,0(r2)
81118408:	10800104 	addi	r2,r2,4
8111840c:	1007883a 	mov	r3,r2
81118410:	e0bffd17 	ldw	r2,-12(fp)
81118414:	10800817 	ldw	r2,32(r2)
81118418:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
8111841c:	e0bffe17 	ldw	r2,-8(fp)
81118420:	e0ffff17 	ldw	r3,-4(fp)
81118424:	d8000015 	stw	zero,0(sp)
81118428:	e1fffd17 	ldw	r7,-12(fp)
8111842c:	01a044b4 	movhi	r6,33042
81118430:	31a12604 	addi	r6,r6,-31592
81118434:	180b883a 	mov	r5,r3
81118438:	1009883a 	mov	r4,r2
8111843c:	111b8800 	call	8111b880 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
81118440:	e0bffd17 	ldw	r2,-12(fp)
81118444:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
81118448:	e0bffd17 	ldw	r2,-12(fp)
8111844c:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81118450:	d0e04717 	ldw	r3,-32484(gp)
81118454:	e1fffd17 	ldw	r7,-12(fp)
81118458:	01a044b4 	movhi	r6,33042
8111845c:	31a1a904 	addi	r6,r6,-31068
81118460:	180b883a 	mov	r5,r3
81118464:	1009883a 	mov	r4,r2
81118468:	111b5240 	call	8111b524 <alt_alarm_start>
8111846c:	1000040e 	bge	r2,zero,81118480 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
81118470:	e0fffd17 	ldw	r3,-12(fp)
81118474:	00a00034 	movhi	r2,32768
81118478:	10bfffc4 	addi	r2,r2,-1
8111847c:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
81118480:	0001883a 	nop
81118484:	e037883a 	mov	sp,fp
81118488:	dfc00117 	ldw	ra,4(sp)
8111848c:	df000017 	ldw	fp,0(sp)
81118490:	dec00204 	addi	sp,sp,8
81118494:	f800283a 	ret

81118498 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
81118498:	defff804 	addi	sp,sp,-32
8111849c:	df000715 	stw	fp,28(sp)
811184a0:	df000704 	addi	fp,sp,28
811184a4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
811184a8:	e0bfff17 	ldw	r2,-4(fp)
811184ac:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
811184b0:	e0bffb17 	ldw	r2,-20(fp)
811184b4:	10800017 	ldw	r2,0(r2)
811184b8:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
811184bc:	e0bffc17 	ldw	r2,-16(fp)
811184c0:	10800104 	addi	r2,r2,4
811184c4:	10800037 	ldwio	r2,0(r2)
811184c8:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
811184cc:	e0bffd17 	ldw	r2,-12(fp)
811184d0:	1080c00c 	andi	r2,r2,768
811184d4:	10006d26 	beq	r2,zero,8111868c <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
811184d8:	e0bffd17 	ldw	r2,-12(fp)
811184dc:	1080400c 	andi	r2,r2,256
811184e0:	10003526 	beq	r2,zero,811185b8 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
811184e4:	00800074 	movhi	r2,1
811184e8:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
811184ec:	e0bffb17 	ldw	r2,-20(fp)
811184f0:	10800a17 	ldw	r2,40(r2)
811184f4:	10800044 	addi	r2,r2,1
811184f8:	1081ffcc 	andi	r2,r2,2047
811184fc:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
81118500:	e0bffb17 	ldw	r2,-20(fp)
81118504:	10c00b17 	ldw	r3,44(r2)
81118508:	e0bffe17 	ldw	r2,-8(fp)
8111850c:	18801526 	beq	r3,r2,81118564 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
81118510:	e0bffc17 	ldw	r2,-16(fp)
81118514:	10800037 	ldwio	r2,0(r2)
81118518:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
8111851c:	e0bff917 	ldw	r2,-28(fp)
81118520:	10a0000c 	andi	r2,r2,32768
81118524:	10001126 	beq	r2,zero,8111856c <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
81118528:	e0bffb17 	ldw	r2,-20(fp)
8111852c:	10800a17 	ldw	r2,40(r2)
81118530:	e0fff917 	ldw	r3,-28(fp)
81118534:	1809883a 	mov	r4,r3
81118538:	e0fffb17 	ldw	r3,-20(fp)
8111853c:	1885883a 	add	r2,r3,r2
81118540:	10800e04 	addi	r2,r2,56
81118544:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81118548:	e0bffb17 	ldw	r2,-20(fp)
8111854c:	10800a17 	ldw	r2,40(r2)
81118550:	10800044 	addi	r2,r2,1
81118554:	10c1ffcc 	andi	r3,r2,2047
81118558:	e0bffb17 	ldw	r2,-20(fp)
8111855c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
81118560:	003fe206 	br	811184ec <__reset+0xfb0f84ec>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
81118564:	0001883a 	nop
81118568:	00000106 	br	81118570 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
8111856c:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
81118570:	e0bff917 	ldw	r2,-28(fp)
81118574:	10bfffec 	andhi	r2,r2,65535
81118578:	10000f26 	beq	r2,zero,811185b8 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
8111857c:	e0bffb17 	ldw	r2,-20(fp)
81118580:	10c00817 	ldw	r3,32(r2)
81118584:	00bfff84 	movi	r2,-2
81118588:	1886703a 	and	r3,r3,r2
8111858c:	e0bffb17 	ldw	r2,-20(fp)
81118590:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
81118594:	e0bffc17 	ldw	r2,-16(fp)
81118598:	10800104 	addi	r2,r2,4
8111859c:	1007883a 	mov	r3,r2
811185a0:	e0bffb17 	ldw	r2,-20(fp)
811185a4:	10800817 	ldw	r2,32(r2)
811185a8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
811185ac:	e0bffc17 	ldw	r2,-16(fp)
811185b0:	10800104 	addi	r2,r2,4
811185b4:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
811185b8:	e0bffd17 	ldw	r2,-12(fp)
811185bc:	1080800c 	andi	r2,r2,512
811185c0:	103fbe26 	beq	r2,zero,811184bc <__reset+0xfb0f84bc>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
811185c4:	e0bffd17 	ldw	r2,-12(fp)
811185c8:	1004d43a 	srli	r2,r2,16
811185cc:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
811185d0:	00001406 	br	81118624 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
811185d4:	e0bffc17 	ldw	r2,-16(fp)
811185d8:	e0fffb17 	ldw	r3,-20(fp)
811185dc:	18c00d17 	ldw	r3,52(r3)
811185e0:	e13ffb17 	ldw	r4,-20(fp)
811185e4:	20c7883a 	add	r3,r4,r3
811185e8:	18c20e04 	addi	r3,r3,2104
811185ec:	18c00003 	ldbu	r3,0(r3)
811185f0:	18c03fcc 	andi	r3,r3,255
811185f4:	18c0201c 	xori	r3,r3,128
811185f8:	18ffe004 	addi	r3,r3,-128
811185fc:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81118600:	e0bffb17 	ldw	r2,-20(fp)
81118604:	10800d17 	ldw	r2,52(r2)
81118608:	10800044 	addi	r2,r2,1
8111860c:	10c1ffcc 	andi	r3,r2,2047
81118610:	e0bffb17 	ldw	r2,-20(fp)
81118614:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
81118618:	e0bffa17 	ldw	r2,-24(fp)
8111861c:	10bfffc4 	addi	r2,r2,-1
81118620:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
81118624:	e0bffa17 	ldw	r2,-24(fp)
81118628:	10000526 	beq	r2,zero,81118640 <altera_avalon_jtag_uart_irq+0x1a8>
8111862c:	e0bffb17 	ldw	r2,-20(fp)
81118630:	10c00d17 	ldw	r3,52(r2)
81118634:	e0bffb17 	ldw	r2,-20(fp)
81118638:	10800c17 	ldw	r2,48(r2)
8111863c:	18bfe51e 	bne	r3,r2,811185d4 <__reset+0xfb0f85d4>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
81118640:	e0bffa17 	ldw	r2,-24(fp)
81118644:	103f9d26 	beq	r2,zero,811184bc <__reset+0xfb0f84bc>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81118648:	e0bffb17 	ldw	r2,-20(fp)
8111864c:	10c00817 	ldw	r3,32(r2)
81118650:	00bfff44 	movi	r2,-3
81118654:	1886703a 	and	r3,r3,r2
81118658:	e0bffb17 	ldw	r2,-20(fp)
8111865c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81118660:	e0bffb17 	ldw	r2,-20(fp)
81118664:	10800017 	ldw	r2,0(r2)
81118668:	10800104 	addi	r2,r2,4
8111866c:	1007883a 	mov	r3,r2
81118670:	e0bffb17 	ldw	r2,-20(fp)
81118674:	10800817 	ldw	r2,32(r2)
81118678:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
8111867c:	e0bffc17 	ldw	r2,-16(fp)
81118680:	10800104 	addi	r2,r2,4
81118684:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
81118688:	003f8c06 	br	811184bc <__reset+0xfb0f84bc>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
8111868c:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
81118690:	0001883a 	nop
81118694:	e037883a 	mov	sp,fp
81118698:	df000017 	ldw	fp,0(sp)
8111869c:	dec00104 	addi	sp,sp,4
811186a0:	f800283a 	ret

811186a4 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
811186a4:	defff804 	addi	sp,sp,-32
811186a8:	df000715 	stw	fp,28(sp)
811186ac:	df000704 	addi	fp,sp,28
811186b0:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
811186b4:	e0bffb17 	ldw	r2,-20(fp)
811186b8:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
811186bc:	e0bff917 	ldw	r2,-28(fp)
811186c0:	10800017 	ldw	r2,0(r2)
811186c4:	10800104 	addi	r2,r2,4
811186c8:	10800037 	ldwio	r2,0(r2)
811186cc:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
811186d0:	e0bffa17 	ldw	r2,-24(fp)
811186d4:	1081000c 	andi	r2,r2,1024
811186d8:	10000b26 	beq	r2,zero,81118708 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
811186dc:	e0bff917 	ldw	r2,-28(fp)
811186e0:	10800017 	ldw	r2,0(r2)
811186e4:	10800104 	addi	r2,r2,4
811186e8:	1007883a 	mov	r3,r2
811186ec:	e0bff917 	ldw	r2,-28(fp)
811186f0:	10800817 	ldw	r2,32(r2)
811186f4:	10810014 	ori	r2,r2,1024
811186f8:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
811186fc:	e0bff917 	ldw	r2,-28(fp)
81118700:	10000915 	stw	zero,36(r2)
81118704:	00000a06 	br	81118730 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
81118708:	e0bff917 	ldw	r2,-28(fp)
8111870c:	10c00917 	ldw	r3,36(r2)
81118710:	00a00034 	movhi	r2,32768
81118714:	10bfff04 	addi	r2,r2,-4
81118718:	10c00536 	bltu	r2,r3,81118730 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
8111871c:	e0bff917 	ldw	r2,-28(fp)
81118720:	10800917 	ldw	r2,36(r2)
81118724:	10c00044 	addi	r3,r2,1
81118728:	e0bff917 	ldw	r2,-28(fp)
8111872c:	10c00915 	stw	r3,36(r2)
81118730:	d0a04717 	ldw	r2,-32484(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
81118734:	e037883a 	mov	sp,fp
81118738:	df000017 	ldw	fp,0(sp)
8111873c:	dec00104 	addi	sp,sp,4
81118740:	f800283a 	ret

81118744 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
81118744:	defffd04 	addi	sp,sp,-12
81118748:	df000215 	stw	fp,8(sp)
8111874c:	df000204 	addi	fp,sp,8
81118750:	e13ffe15 	stw	r4,-8(fp)
81118754:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
81118758:	00000506 	br	81118770 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
8111875c:	e0bfff17 	ldw	r2,-4(fp)
81118760:	1090000c 	andi	r2,r2,16384
81118764:	10000226 	beq	r2,zero,81118770 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
81118768:	00bffd44 	movi	r2,-11
8111876c:	00000b06 	br	8111879c <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
81118770:	e0bffe17 	ldw	r2,-8(fp)
81118774:	10c00d17 	ldw	r3,52(r2)
81118778:	e0bffe17 	ldw	r2,-8(fp)
8111877c:	10800c17 	ldw	r2,48(r2)
81118780:	18800526 	beq	r3,r2,81118798 <altera_avalon_jtag_uart_close+0x54>
81118784:	e0bffe17 	ldw	r2,-8(fp)
81118788:	10c00917 	ldw	r3,36(r2)
8111878c:	e0bffe17 	ldw	r2,-8(fp)
81118790:	10800117 	ldw	r2,4(r2)
81118794:	18bff136 	bltu	r3,r2,8111875c <__reset+0xfb0f875c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
81118798:	0005883a 	mov	r2,zero
}
8111879c:	e037883a 	mov	sp,fp
811187a0:	df000017 	ldw	fp,0(sp)
811187a4:	dec00104 	addi	sp,sp,4
811187a8:	f800283a 	ret

811187ac <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
811187ac:	defffa04 	addi	sp,sp,-24
811187b0:	df000515 	stw	fp,20(sp)
811187b4:	df000504 	addi	fp,sp,20
811187b8:	e13ffd15 	stw	r4,-12(fp)
811187bc:	e17ffe15 	stw	r5,-8(fp)
811187c0:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
811187c4:	00bff9c4 	movi	r2,-25
811187c8:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
811187cc:	e0bffe17 	ldw	r2,-8(fp)
811187d0:	10da8060 	cmpeqi	r3,r2,27137
811187d4:	1800031e 	bne	r3,zero,811187e4 <altera_avalon_jtag_uart_ioctl+0x38>
811187d8:	109a80a0 	cmpeqi	r2,r2,27138
811187dc:	1000181e 	bne	r2,zero,81118840 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
811187e0:	00002906 	br	81118888 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
811187e4:	e0bffd17 	ldw	r2,-12(fp)
811187e8:	10c00117 	ldw	r3,4(r2)
811187ec:	00a00034 	movhi	r2,32768
811187f0:	10bfffc4 	addi	r2,r2,-1
811187f4:	18802126 	beq	r3,r2,8111887c <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
811187f8:	e0bfff17 	ldw	r2,-4(fp)
811187fc:	10800017 	ldw	r2,0(r2)
81118800:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
81118804:	e0bffc17 	ldw	r2,-16(fp)
81118808:	10800090 	cmplti	r2,r2,2
8111880c:	1000061e 	bne	r2,zero,81118828 <altera_avalon_jtag_uart_ioctl+0x7c>
81118810:	e0fffc17 	ldw	r3,-16(fp)
81118814:	00a00034 	movhi	r2,32768
81118818:	10bfffc4 	addi	r2,r2,-1
8111881c:	18800226 	beq	r3,r2,81118828 <altera_avalon_jtag_uart_ioctl+0x7c>
81118820:	e0bffc17 	ldw	r2,-16(fp)
81118824:	00000206 	br	81118830 <altera_avalon_jtag_uart_ioctl+0x84>
81118828:	00a00034 	movhi	r2,32768
8111882c:	10bfff84 	addi	r2,r2,-2
81118830:	e0fffd17 	ldw	r3,-12(fp)
81118834:	18800115 	stw	r2,4(r3)
      rc = 0;
81118838:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
8111883c:	00000f06 	br	8111887c <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
81118840:	e0bffd17 	ldw	r2,-12(fp)
81118844:	10c00117 	ldw	r3,4(r2)
81118848:	00a00034 	movhi	r2,32768
8111884c:	10bfffc4 	addi	r2,r2,-1
81118850:	18800c26 	beq	r3,r2,81118884 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
81118854:	e0bffd17 	ldw	r2,-12(fp)
81118858:	10c00917 	ldw	r3,36(r2)
8111885c:	e0bffd17 	ldw	r2,-12(fp)
81118860:	10800117 	ldw	r2,4(r2)
81118864:	1885803a 	cmpltu	r2,r3,r2
81118868:	10c03fcc 	andi	r3,r2,255
8111886c:	e0bfff17 	ldw	r2,-4(fp)
81118870:	10c00015 	stw	r3,0(r2)
      rc = 0;
81118874:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
81118878:	00000206 	br	81118884 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
8111887c:	0001883a 	nop
81118880:	00000106 	br	81118888 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
81118884:	0001883a 	nop

  default:
    break;
  }

  return rc;
81118888:	e0bffb17 	ldw	r2,-20(fp)
}
8111888c:	e037883a 	mov	sp,fp
81118890:	df000017 	ldw	fp,0(sp)
81118894:	dec00104 	addi	sp,sp,4
81118898:	f800283a 	ret

8111889c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
8111889c:	defff304 	addi	sp,sp,-52
811188a0:	dfc00c15 	stw	ra,48(sp)
811188a4:	df000b15 	stw	fp,44(sp)
811188a8:	df000b04 	addi	fp,sp,44
811188ac:	e13ffc15 	stw	r4,-16(fp)
811188b0:	e17ffd15 	stw	r5,-12(fp)
811188b4:	e1bffe15 	stw	r6,-8(fp)
811188b8:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
811188bc:	e0bffd17 	ldw	r2,-12(fp)
811188c0:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
811188c4:	00004706 	br	811189e4 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
811188c8:	e0bffc17 	ldw	r2,-16(fp)
811188cc:	10800a17 	ldw	r2,40(r2)
811188d0:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
811188d4:	e0bffc17 	ldw	r2,-16(fp)
811188d8:	10800b17 	ldw	r2,44(r2)
811188dc:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
811188e0:	e0fff717 	ldw	r3,-36(fp)
811188e4:	e0bff817 	ldw	r2,-32(fp)
811188e8:	18800536 	bltu	r3,r2,81118900 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
811188ec:	e0fff717 	ldw	r3,-36(fp)
811188f0:	e0bff817 	ldw	r2,-32(fp)
811188f4:	1885c83a 	sub	r2,r3,r2
811188f8:	e0bff615 	stw	r2,-40(fp)
811188fc:	00000406 	br	81118910 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
81118900:	00c20004 	movi	r3,2048
81118904:	e0bff817 	ldw	r2,-32(fp)
81118908:	1885c83a 	sub	r2,r3,r2
8111890c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
81118910:	e0bff617 	ldw	r2,-40(fp)
81118914:	10001e26 	beq	r2,zero,81118990 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
81118918:	e0fffe17 	ldw	r3,-8(fp)
8111891c:	e0bff617 	ldw	r2,-40(fp)
81118920:	1880022e 	bgeu	r3,r2,8111892c <altera_avalon_jtag_uart_read+0x90>
        n = space;
81118924:	e0bffe17 	ldw	r2,-8(fp)
81118928:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
8111892c:	e0bffc17 	ldw	r2,-16(fp)
81118930:	10c00e04 	addi	r3,r2,56
81118934:	e0bff817 	ldw	r2,-32(fp)
81118938:	1885883a 	add	r2,r3,r2
8111893c:	e1bff617 	ldw	r6,-40(fp)
81118940:	100b883a 	mov	r5,r2
81118944:	e13ff517 	ldw	r4,-44(fp)
81118948:	110ac200 	call	8110ac20 <memcpy>
      ptr   += n;
8111894c:	e0fff517 	ldw	r3,-44(fp)
81118950:	e0bff617 	ldw	r2,-40(fp)
81118954:	1885883a 	add	r2,r3,r2
81118958:	e0bff515 	stw	r2,-44(fp)
      space -= n;
8111895c:	e0fffe17 	ldw	r3,-8(fp)
81118960:	e0bff617 	ldw	r2,-40(fp)
81118964:	1885c83a 	sub	r2,r3,r2
81118968:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8111896c:	e0fff817 	ldw	r3,-32(fp)
81118970:	e0bff617 	ldw	r2,-40(fp)
81118974:	1885883a 	add	r2,r3,r2
81118978:	10c1ffcc 	andi	r3,r2,2047
8111897c:	e0bffc17 	ldw	r2,-16(fp)
81118980:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
81118984:	e0bffe17 	ldw	r2,-8(fp)
81118988:	00bfcf16 	blt	zero,r2,811188c8 <__reset+0xfb0f88c8>
8111898c:	00000106 	br	81118994 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
81118990:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
81118994:	e0fff517 	ldw	r3,-44(fp)
81118998:	e0bffd17 	ldw	r2,-12(fp)
8111899c:	1880141e 	bne	r3,r2,811189f0 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
811189a0:	e0bfff17 	ldw	r2,-4(fp)
811189a4:	1090000c 	andi	r2,r2,16384
811189a8:	1000131e 	bne	r2,zero,811189f8 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
811189ac:	0001883a 	nop
811189b0:	e0bffc17 	ldw	r2,-16(fp)
811189b4:	10c00a17 	ldw	r3,40(r2)
811189b8:	e0bff717 	ldw	r2,-36(fp)
811189bc:	1880051e 	bne	r3,r2,811189d4 <altera_avalon_jtag_uart_read+0x138>
811189c0:	e0bffc17 	ldw	r2,-16(fp)
811189c4:	10c00917 	ldw	r3,36(r2)
811189c8:	e0bffc17 	ldw	r2,-16(fp)
811189cc:	10800117 	ldw	r2,4(r2)
811189d0:	18bff736 	bltu	r3,r2,811189b0 <__reset+0xfb0f89b0>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
811189d4:	e0bffc17 	ldw	r2,-16(fp)
811189d8:	10c00a17 	ldw	r3,40(r2)
811189dc:	e0bff717 	ldw	r2,-36(fp)
811189e0:	18800726 	beq	r3,r2,81118a00 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
811189e4:	e0bffe17 	ldw	r2,-8(fp)
811189e8:	00bfb716 	blt	zero,r2,811188c8 <__reset+0xfb0f88c8>
811189ec:	00000506 	br	81118a04 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
811189f0:	0001883a 	nop
811189f4:	00000306 	br	81118a04 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
811189f8:	0001883a 	nop
811189fc:	00000106 	br	81118a04 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
81118a00:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
81118a04:	e0fff517 	ldw	r3,-44(fp)
81118a08:	e0bffd17 	ldw	r2,-12(fp)
81118a0c:	18801826 	beq	r3,r2,81118a70 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81118a10:	0005303a 	rdctl	r2,status
81118a14:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81118a18:	e0fffb17 	ldw	r3,-20(fp)
81118a1c:	00bfff84 	movi	r2,-2
81118a20:	1884703a 	and	r2,r3,r2
81118a24:	1001703a 	wrctl	status,r2
  
  return context;
81118a28:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
81118a2c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81118a30:	e0bffc17 	ldw	r2,-16(fp)
81118a34:	10800817 	ldw	r2,32(r2)
81118a38:	10c00054 	ori	r3,r2,1
81118a3c:	e0bffc17 	ldw	r2,-16(fp)
81118a40:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81118a44:	e0bffc17 	ldw	r2,-16(fp)
81118a48:	10800017 	ldw	r2,0(r2)
81118a4c:	10800104 	addi	r2,r2,4
81118a50:	1007883a 	mov	r3,r2
81118a54:	e0bffc17 	ldw	r2,-16(fp)
81118a58:	10800817 	ldw	r2,32(r2)
81118a5c:	18800035 	stwio	r2,0(r3)
81118a60:	e0bffa17 	ldw	r2,-24(fp)
81118a64:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81118a68:	e0bff917 	ldw	r2,-28(fp)
81118a6c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
81118a70:	e0fff517 	ldw	r3,-44(fp)
81118a74:	e0bffd17 	ldw	r2,-12(fp)
81118a78:	18800426 	beq	r3,r2,81118a8c <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
81118a7c:	e0fff517 	ldw	r3,-44(fp)
81118a80:	e0bffd17 	ldw	r2,-12(fp)
81118a84:	1885c83a 	sub	r2,r3,r2
81118a88:	00000606 	br	81118aa4 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
81118a8c:	e0bfff17 	ldw	r2,-4(fp)
81118a90:	1090000c 	andi	r2,r2,16384
81118a94:	10000226 	beq	r2,zero,81118aa0 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
81118a98:	00bffd44 	movi	r2,-11
81118a9c:	00000106 	br	81118aa4 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
81118aa0:	00bffec4 	movi	r2,-5
}
81118aa4:	e037883a 	mov	sp,fp
81118aa8:	dfc00117 	ldw	ra,4(sp)
81118aac:	df000017 	ldw	fp,0(sp)
81118ab0:	dec00204 	addi	sp,sp,8
81118ab4:	f800283a 	ret

81118ab8 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
81118ab8:	defff304 	addi	sp,sp,-52
81118abc:	dfc00c15 	stw	ra,48(sp)
81118ac0:	df000b15 	stw	fp,44(sp)
81118ac4:	df000b04 	addi	fp,sp,44
81118ac8:	e13ffc15 	stw	r4,-16(fp)
81118acc:	e17ffd15 	stw	r5,-12(fp)
81118ad0:	e1bffe15 	stw	r6,-8(fp)
81118ad4:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
81118ad8:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
81118adc:	e0bffd17 	ldw	r2,-12(fp)
81118ae0:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
81118ae4:	00003706 	br	81118bc4 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
81118ae8:	e0bffc17 	ldw	r2,-16(fp)
81118aec:	10800c17 	ldw	r2,48(r2)
81118af0:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
81118af4:	e0bffc17 	ldw	r2,-16(fp)
81118af8:	10800d17 	ldw	r2,52(r2)
81118afc:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
81118b00:	e0fff917 	ldw	r3,-28(fp)
81118b04:	e0bff517 	ldw	r2,-44(fp)
81118b08:	1880062e 	bgeu	r3,r2,81118b24 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
81118b0c:	e0fff517 	ldw	r3,-44(fp)
81118b10:	e0bff917 	ldw	r2,-28(fp)
81118b14:	1885c83a 	sub	r2,r3,r2
81118b18:	10bfffc4 	addi	r2,r2,-1
81118b1c:	e0bff615 	stw	r2,-40(fp)
81118b20:	00000b06 	br	81118b50 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
81118b24:	e0bff517 	ldw	r2,-44(fp)
81118b28:	10000526 	beq	r2,zero,81118b40 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
81118b2c:	00c20004 	movi	r3,2048
81118b30:	e0bff917 	ldw	r2,-28(fp)
81118b34:	1885c83a 	sub	r2,r3,r2
81118b38:	e0bff615 	stw	r2,-40(fp)
81118b3c:	00000406 	br	81118b50 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
81118b40:	00c1ffc4 	movi	r3,2047
81118b44:	e0bff917 	ldw	r2,-28(fp)
81118b48:	1885c83a 	sub	r2,r3,r2
81118b4c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
81118b50:	e0bff617 	ldw	r2,-40(fp)
81118b54:	10001e26 	beq	r2,zero,81118bd0 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
81118b58:	e0fffe17 	ldw	r3,-8(fp)
81118b5c:	e0bff617 	ldw	r2,-40(fp)
81118b60:	1880022e 	bgeu	r3,r2,81118b6c <altera_avalon_jtag_uart_write+0xb4>
        n = count;
81118b64:	e0bffe17 	ldw	r2,-8(fp)
81118b68:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
81118b6c:	e0bffc17 	ldw	r2,-16(fp)
81118b70:	10c20e04 	addi	r3,r2,2104
81118b74:	e0bff917 	ldw	r2,-28(fp)
81118b78:	1885883a 	add	r2,r3,r2
81118b7c:	e1bff617 	ldw	r6,-40(fp)
81118b80:	e17ffd17 	ldw	r5,-12(fp)
81118b84:	1009883a 	mov	r4,r2
81118b88:	110ac200 	call	8110ac20 <memcpy>
      ptr   += n;
81118b8c:	e0fffd17 	ldw	r3,-12(fp)
81118b90:	e0bff617 	ldw	r2,-40(fp)
81118b94:	1885883a 	add	r2,r3,r2
81118b98:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
81118b9c:	e0fffe17 	ldw	r3,-8(fp)
81118ba0:	e0bff617 	ldw	r2,-40(fp)
81118ba4:	1885c83a 	sub	r2,r3,r2
81118ba8:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81118bac:	e0fff917 	ldw	r3,-28(fp)
81118bb0:	e0bff617 	ldw	r2,-40(fp)
81118bb4:	1885883a 	add	r2,r3,r2
81118bb8:	10c1ffcc 	andi	r3,r2,2047
81118bbc:	e0bffc17 	ldw	r2,-16(fp)
81118bc0:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
81118bc4:	e0bffe17 	ldw	r2,-8(fp)
81118bc8:	00bfc716 	blt	zero,r2,81118ae8 <__reset+0xfb0f8ae8>
81118bcc:	00000106 	br	81118bd4 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
81118bd0:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81118bd4:	0005303a 	rdctl	r2,status
81118bd8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81118bdc:	e0fffb17 	ldw	r3,-20(fp)
81118be0:	00bfff84 	movi	r2,-2
81118be4:	1884703a 	and	r2,r3,r2
81118be8:	1001703a 	wrctl	status,r2
  
  return context;
81118bec:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
81118bf0:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81118bf4:	e0bffc17 	ldw	r2,-16(fp)
81118bf8:	10800817 	ldw	r2,32(r2)
81118bfc:	10c00094 	ori	r3,r2,2
81118c00:	e0bffc17 	ldw	r2,-16(fp)
81118c04:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81118c08:	e0bffc17 	ldw	r2,-16(fp)
81118c0c:	10800017 	ldw	r2,0(r2)
81118c10:	10800104 	addi	r2,r2,4
81118c14:	1007883a 	mov	r3,r2
81118c18:	e0bffc17 	ldw	r2,-16(fp)
81118c1c:	10800817 	ldw	r2,32(r2)
81118c20:	18800035 	stwio	r2,0(r3)
81118c24:	e0bffa17 	ldw	r2,-24(fp)
81118c28:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81118c2c:	e0bff817 	ldw	r2,-32(fp)
81118c30:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
81118c34:	e0bffe17 	ldw	r2,-8(fp)
81118c38:	0080100e 	bge	zero,r2,81118c7c <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
81118c3c:	e0bfff17 	ldw	r2,-4(fp)
81118c40:	1090000c 	andi	r2,r2,16384
81118c44:	1000101e 	bne	r2,zero,81118c88 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
81118c48:	0001883a 	nop
81118c4c:	e0bffc17 	ldw	r2,-16(fp)
81118c50:	10c00d17 	ldw	r3,52(r2)
81118c54:	e0bff517 	ldw	r2,-44(fp)
81118c58:	1880051e 	bne	r3,r2,81118c70 <altera_avalon_jtag_uart_write+0x1b8>
81118c5c:	e0bffc17 	ldw	r2,-16(fp)
81118c60:	10c00917 	ldw	r3,36(r2)
81118c64:	e0bffc17 	ldw	r2,-16(fp)
81118c68:	10800117 	ldw	r2,4(r2)
81118c6c:	18bff736 	bltu	r3,r2,81118c4c <__reset+0xfb0f8c4c>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
81118c70:	e0bffc17 	ldw	r2,-16(fp)
81118c74:	10800917 	ldw	r2,36(r2)
81118c78:	1000051e 	bne	r2,zero,81118c90 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
81118c7c:	e0bffe17 	ldw	r2,-8(fp)
81118c80:	00bfd016 	blt	zero,r2,81118bc4 <__reset+0xfb0f8bc4>
81118c84:	00000306 	br	81118c94 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
81118c88:	0001883a 	nop
81118c8c:	00000106 	br	81118c94 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
81118c90:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
81118c94:	e0fffd17 	ldw	r3,-12(fp)
81118c98:	e0bff717 	ldw	r2,-36(fp)
81118c9c:	18800426 	beq	r3,r2,81118cb0 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
81118ca0:	e0fffd17 	ldw	r3,-12(fp)
81118ca4:	e0bff717 	ldw	r2,-36(fp)
81118ca8:	1885c83a 	sub	r2,r3,r2
81118cac:	00000606 	br	81118cc8 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
81118cb0:	e0bfff17 	ldw	r2,-4(fp)
81118cb4:	1090000c 	andi	r2,r2,16384
81118cb8:	10000226 	beq	r2,zero,81118cc4 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
81118cbc:	00bffd44 	movi	r2,-11
81118cc0:	00000106 	br	81118cc8 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
81118cc4:	00bffec4 	movi	r2,-5
}
81118cc8:	e037883a 	mov	sp,fp
81118ccc:	dfc00117 	ldw	ra,4(sp)
81118cd0:	df000017 	ldw	fp,0(sp)
81118cd4:	dec00204 	addi	sp,sp,8
81118cd8:	f800283a 	ret

81118cdc <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
81118cdc:	defffa04 	addi	sp,sp,-24
81118ce0:	dfc00515 	stw	ra,20(sp)
81118ce4:	df000415 	stw	fp,16(sp)
81118ce8:	df000404 	addi	fp,sp,16
81118cec:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
81118cf0:	0007883a 	mov	r3,zero
81118cf4:	e0bfff17 	ldw	r2,-4(fp)
81118cf8:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
81118cfc:	e0bfff17 	ldw	r2,-4(fp)
81118d00:	10800104 	addi	r2,r2,4
81118d04:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81118d08:	0005303a 	rdctl	r2,status
81118d0c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81118d10:	e0fffd17 	ldw	r3,-12(fp)
81118d14:	00bfff84 	movi	r2,-2
81118d18:	1884703a 	and	r2,r3,r2
81118d1c:	1001703a 	wrctl	status,r2
  
  return context;
81118d20:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
81118d24:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
81118d28:	1117eb40 	call	81117eb4 <alt_tick>
81118d2c:	e0bffc17 	ldw	r2,-16(fp)
81118d30:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81118d34:	e0bffe17 	ldw	r2,-8(fp)
81118d38:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
81118d3c:	0001883a 	nop
81118d40:	e037883a 	mov	sp,fp
81118d44:	dfc00117 	ldw	ra,4(sp)
81118d48:	df000017 	ldw	fp,0(sp)
81118d4c:	dec00204 	addi	sp,sp,8
81118d50:	f800283a 	ret

81118d54 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
81118d54:	defff804 	addi	sp,sp,-32
81118d58:	dfc00715 	stw	ra,28(sp)
81118d5c:	df000615 	stw	fp,24(sp)
81118d60:	df000604 	addi	fp,sp,24
81118d64:	e13ffc15 	stw	r4,-16(fp)
81118d68:	e17ffd15 	stw	r5,-12(fp)
81118d6c:	e1bffe15 	stw	r6,-8(fp)
81118d70:	e1ffff15 	stw	r7,-4(fp)
81118d74:	e0bfff17 	ldw	r2,-4(fp)
81118d78:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
81118d7c:	d0a04717 	ldw	r2,-32484(gp)
81118d80:	1000021e 	bne	r2,zero,81118d8c <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
81118d84:	e0bffb17 	ldw	r2,-20(fp)
81118d88:	d0a04715 	stw	r2,-32484(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
81118d8c:	e0bffc17 	ldw	r2,-16(fp)
81118d90:	10800104 	addi	r2,r2,4
81118d94:	00c001c4 	movi	r3,7
81118d98:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
81118d9c:	d8000015 	stw	zero,0(sp)
81118da0:	e1fffc17 	ldw	r7,-16(fp)
81118da4:	01a044b4 	movhi	r6,33042
81118da8:	31a33704 	addi	r6,r6,-29476
81118dac:	e17ffe17 	ldw	r5,-8(fp)
81118db0:	e13ffd17 	ldw	r4,-12(fp)
81118db4:	111b8800 	call	8111b880 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
81118db8:	0001883a 	nop
81118dbc:	e037883a 	mov	sp,fp
81118dc0:	dfc00117 	ldw	ra,4(sp)
81118dc4:	df000017 	ldw	fp,0(sp)
81118dc8:	dec00204 	addi	sp,sp,8
81118dcc:	f800283a 	ret

81118dd0 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
81118dd0:	defffa04 	addi	sp,sp,-24
81118dd4:	dfc00515 	stw	ra,20(sp)
81118dd8:	df000415 	stw	fp,16(sp)
81118ddc:	df000404 	addi	fp,sp,16
81118de0:	e13ffd15 	stw	r4,-12(fp)
81118de4:	e17ffe15 	stw	r5,-8(fp)
81118de8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
81118dec:	e0bffd17 	ldw	r2,-12(fp)
81118df0:	10800017 	ldw	r2,0(r2)
81118df4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
81118df8:	e0bffc17 	ldw	r2,-16(fp)
81118dfc:	10c00a04 	addi	r3,r2,40
81118e00:	e0bffd17 	ldw	r2,-12(fp)
81118e04:	10800217 	ldw	r2,8(r2)
81118e08:	100f883a 	mov	r7,r2
81118e0c:	e1bfff17 	ldw	r6,-4(fp)
81118e10:	e17ffe17 	ldw	r5,-8(fp)
81118e14:	1809883a 	mov	r4,r3
81118e18:	11192e40 	call	811192e4 <altera_avalon_uart_read>
      fd->fd_flags);
}
81118e1c:	e037883a 	mov	sp,fp
81118e20:	dfc00117 	ldw	ra,4(sp)
81118e24:	df000017 	ldw	fp,0(sp)
81118e28:	dec00204 	addi	sp,sp,8
81118e2c:	f800283a 	ret

81118e30 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
81118e30:	defffa04 	addi	sp,sp,-24
81118e34:	dfc00515 	stw	ra,20(sp)
81118e38:	df000415 	stw	fp,16(sp)
81118e3c:	df000404 	addi	fp,sp,16
81118e40:	e13ffd15 	stw	r4,-12(fp)
81118e44:	e17ffe15 	stw	r5,-8(fp)
81118e48:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
81118e4c:	e0bffd17 	ldw	r2,-12(fp)
81118e50:	10800017 	ldw	r2,0(r2)
81118e54:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
81118e58:	e0bffc17 	ldw	r2,-16(fp)
81118e5c:	10c00a04 	addi	r3,r2,40
81118e60:	e0bffd17 	ldw	r2,-12(fp)
81118e64:	10800217 	ldw	r2,8(r2)
81118e68:	100f883a 	mov	r7,r2
81118e6c:	e1bfff17 	ldw	r6,-4(fp)
81118e70:	e17ffe17 	ldw	r5,-8(fp)
81118e74:	1809883a 	mov	r4,r3
81118e78:	11194fc0 	call	811194fc <altera_avalon_uart_write>
      fd->fd_flags);
}
81118e7c:	e037883a 	mov	sp,fp
81118e80:	dfc00117 	ldw	ra,4(sp)
81118e84:	df000017 	ldw	fp,0(sp)
81118e88:	dec00204 	addi	sp,sp,8
81118e8c:	f800283a 	ret

81118e90 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
81118e90:	defffc04 	addi	sp,sp,-16
81118e94:	dfc00315 	stw	ra,12(sp)
81118e98:	df000215 	stw	fp,8(sp)
81118e9c:	df000204 	addi	fp,sp,8
81118ea0:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
81118ea4:	e0bfff17 	ldw	r2,-4(fp)
81118ea8:	10800017 	ldw	r2,0(r2)
81118eac:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
81118eb0:	e0bffe17 	ldw	r2,-8(fp)
81118eb4:	10c00a04 	addi	r3,r2,40
81118eb8:	e0bfff17 	ldw	r2,-4(fp)
81118ebc:	10800217 	ldw	r2,8(r2)
81118ec0:	100b883a 	mov	r5,r2
81118ec4:	1809883a 	mov	r4,r3
81118ec8:	11192540 	call	81119254 <altera_avalon_uart_close>
}
81118ecc:	e037883a 	mov	sp,fp
81118ed0:	dfc00117 	ldw	ra,4(sp)
81118ed4:	df000017 	ldw	fp,0(sp)
81118ed8:	dec00204 	addi	sp,sp,8
81118edc:	f800283a 	ret

81118ee0 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
81118ee0:	defff804 	addi	sp,sp,-32
81118ee4:	dfc00715 	stw	ra,28(sp)
81118ee8:	df000615 	stw	fp,24(sp)
81118eec:	df000604 	addi	fp,sp,24
81118ef0:	e13ffd15 	stw	r4,-12(fp)
81118ef4:	e17ffe15 	stw	r5,-8(fp)
81118ef8:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
81118efc:	e0bffd17 	ldw	r2,-12(fp)
81118f00:	10800017 	ldw	r2,0(r2)
81118f04:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
81118f08:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
81118f0c:	1000041e 	bne	r2,zero,81118f20 <altera_avalon_uart_init+0x40>
81118f10:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
81118f14:	1000021e 	bne	r2,zero,81118f20 <altera_avalon_uart_init+0x40>
81118f18:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
81118f1c:	10000226 	beq	r2,zero,81118f28 <altera_avalon_uart_init+0x48>
81118f20:	00800044 	movi	r2,1
81118f24:	00000106 	br	81118f2c <altera_avalon_uart_init+0x4c>
81118f28:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
81118f2c:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
81118f30:	e0bffc17 	ldw	r2,-16(fp)
81118f34:	10000f1e 	bne	r2,zero,81118f74 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
81118f38:	e0bffd17 	ldw	r2,-12(fp)
81118f3c:	00c32004 	movi	r3,3200
81118f40:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
81118f44:	e0bffb17 	ldw	r2,-20(fp)
81118f48:	10800304 	addi	r2,r2,12
81118f4c:	e0fffd17 	ldw	r3,-12(fp)
81118f50:	18c00117 	ldw	r3,4(r3)
81118f54:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
81118f58:	d8000015 	stw	zero,0(sp)
81118f5c:	e1fffd17 	ldw	r7,-12(fp)
81118f60:	01a044b4 	movhi	r6,33042
81118f64:	31a3e304 	addi	r6,r6,-28788
81118f68:	e17fff17 	ldw	r5,-4(fp)
81118f6c:	e13ffe17 	ldw	r4,-8(fp)
81118f70:	111b8800 	call	8111b880 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
81118f74:	0001883a 	nop
81118f78:	e037883a 	mov	sp,fp
81118f7c:	dfc00117 	ldw	ra,4(sp)
81118f80:	df000017 	ldw	fp,0(sp)
81118f84:	dec00204 	addi	sp,sp,8
81118f88:	f800283a 	ret

81118f8c <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
81118f8c:	defffa04 	addi	sp,sp,-24
81118f90:	dfc00515 	stw	ra,20(sp)
81118f94:	df000415 	stw	fp,16(sp)
81118f98:	df000404 	addi	fp,sp,16
81118f9c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
81118fa0:	e0bfff17 	ldw	r2,-4(fp)
81118fa4:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
81118fa8:	e0bffc17 	ldw	r2,-16(fp)
81118fac:	10800017 	ldw	r2,0(r2)
81118fb0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
81118fb4:	e0bffd17 	ldw	r2,-12(fp)
81118fb8:	10800204 	addi	r2,r2,8
81118fbc:	10800037 	ldwio	r2,0(r2)
81118fc0:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
81118fc4:	e0bffd17 	ldw	r2,-12(fp)
81118fc8:	10800204 	addi	r2,r2,8
81118fcc:	0007883a 	mov	r3,zero
81118fd0:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
81118fd4:	e0bffd17 	ldw	r2,-12(fp)
81118fd8:	10800204 	addi	r2,r2,8
81118fdc:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
81118fe0:	e0bffe17 	ldw	r2,-8(fp)
81118fe4:	1080200c 	andi	r2,r2,128
81118fe8:	10000326 	beq	r2,zero,81118ff8 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
81118fec:	e17ffe17 	ldw	r5,-8(fp)
81118ff0:	e13ffc17 	ldw	r4,-16(fp)
81118ff4:	11190280 	call	81119028 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
81118ff8:	e0bffe17 	ldw	r2,-8(fp)
81118ffc:	1081100c 	andi	r2,r2,1088
81119000:	10000326 	beq	r2,zero,81119010 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
81119004:	e17ffe17 	ldw	r5,-8(fp)
81119008:	e13ffc17 	ldw	r4,-16(fp)
8111900c:	111910c0 	call	8111910c <altera_avalon_uart_txirq>
  }
  

}
81119010:	0001883a 	nop
81119014:	e037883a 	mov	sp,fp
81119018:	dfc00117 	ldw	ra,4(sp)
8111901c:	df000017 	ldw	fp,0(sp)
81119020:	dec00204 	addi	sp,sp,8
81119024:	f800283a 	ret

81119028 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
81119028:	defffc04 	addi	sp,sp,-16
8111902c:	df000315 	stw	fp,12(sp)
81119030:	df000304 	addi	fp,sp,12
81119034:	e13ffe15 	stw	r4,-8(fp)
81119038:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
8111903c:	e0bfff17 	ldw	r2,-4(fp)
81119040:	108000cc 	andi	r2,r2,3
81119044:	10002c1e 	bne	r2,zero,811190f8 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
81119048:	e0bffe17 	ldw	r2,-8(fp)
8111904c:	10800317 	ldw	r2,12(r2)
81119050:	e0bffe17 	ldw	r2,-8(fp)
81119054:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
81119058:	e0bffe17 	ldw	r2,-8(fp)
8111905c:	10800317 	ldw	r2,12(r2)
81119060:	10800044 	addi	r2,r2,1
81119064:	10800fcc 	andi	r2,r2,63
81119068:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
8111906c:	e0bffe17 	ldw	r2,-8(fp)
81119070:	10800317 	ldw	r2,12(r2)
81119074:	e0fffe17 	ldw	r3,-8(fp)
81119078:	18c00017 	ldw	r3,0(r3)
8111907c:	18c00037 	ldwio	r3,0(r3)
81119080:	1809883a 	mov	r4,r3
81119084:	e0fffe17 	ldw	r3,-8(fp)
81119088:	1885883a 	add	r2,r3,r2
8111908c:	10800704 	addi	r2,r2,28
81119090:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
81119094:	e0bffe17 	ldw	r2,-8(fp)
81119098:	e0fffd17 	ldw	r3,-12(fp)
8111909c:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
811190a0:	e0bffe17 	ldw	r2,-8(fp)
811190a4:	10800317 	ldw	r2,12(r2)
811190a8:	10800044 	addi	r2,r2,1
811190ac:	10800fcc 	andi	r2,r2,63
811190b0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
811190b4:	e0bffe17 	ldw	r2,-8(fp)
811190b8:	10c00217 	ldw	r3,8(r2)
811190bc:	e0bffd17 	ldw	r2,-12(fp)
811190c0:	18800e1e 	bne	r3,r2,811190fc <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
811190c4:	e0bffe17 	ldw	r2,-8(fp)
811190c8:	10c00117 	ldw	r3,4(r2)
811190cc:	00bfdfc4 	movi	r2,-129
811190d0:	1886703a 	and	r3,r3,r2
811190d4:	e0bffe17 	ldw	r2,-8(fp)
811190d8:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
811190dc:	e0bffe17 	ldw	r2,-8(fp)
811190e0:	10800017 	ldw	r2,0(r2)
811190e4:	10800304 	addi	r2,r2,12
811190e8:	e0fffe17 	ldw	r3,-8(fp)
811190ec:	18c00117 	ldw	r3,4(r3)
811190f0:	10c00035 	stwio	r3,0(r2)
811190f4:	00000106 	br	811190fc <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
811190f8:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
811190fc:	e037883a 	mov	sp,fp
81119100:	df000017 	ldw	fp,0(sp)
81119104:	dec00104 	addi	sp,sp,4
81119108:	f800283a 	ret

8111910c <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
8111910c:	defffb04 	addi	sp,sp,-20
81119110:	df000415 	stw	fp,16(sp)
81119114:	df000404 	addi	fp,sp,16
81119118:	e13ffc15 	stw	r4,-16(fp)
8111911c:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
81119120:	e0bffc17 	ldw	r2,-16(fp)
81119124:	10c00417 	ldw	r3,16(r2)
81119128:	e0bffc17 	ldw	r2,-16(fp)
8111912c:	10800517 	ldw	r2,20(r2)
81119130:	18803226 	beq	r3,r2,811191fc <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
81119134:	e0bffc17 	ldw	r2,-16(fp)
81119138:	10800617 	ldw	r2,24(r2)
8111913c:	1080008c 	andi	r2,r2,2
81119140:	10000326 	beq	r2,zero,81119150 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
81119144:	e0bffd17 	ldw	r2,-12(fp)
81119148:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
8111914c:	10001d26 	beq	r2,zero,811191c4 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
81119150:	e0bffc17 	ldw	r2,-16(fp)
81119154:	10800417 	ldw	r2,16(r2)
81119158:	e0bffc17 	ldw	r2,-16(fp)
8111915c:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
81119160:	e0bffc17 	ldw	r2,-16(fp)
81119164:	10800017 	ldw	r2,0(r2)
81119168:	10800104 	addi	r2,r2,4
8111916c:	e0fffc17 	ldw	r3,-16(fp)
81119170:	18c00417 	ldw	r3,16(r3)
81119174:	e13ffc17 	ldw	r4,-16(fp)
81119178:	20c7883a 	add	r3,r4,r3
8111917c:	18c01704 	addi	r3,r3,92
81119180:	18c00003 	ldbu	r3,0(r3)
81119184:	18c03fcc 	andi	r3,r3,255
81119188:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
8111918c:	e0bffc17 	ldw	r2,-16(fp)
81119190:	10800417 	ldw	r2,16(r2)
81119194:	10800044 	addi	r2,r2,1
81119198:	e0fffc17 	ldw	r3,-16(fp)
8111919c:	18800415 	stw	r2,16(r3)
811191a0:	10c00fcc 	andi	r3,r2,63
811191a4:	e0bffc17 	ldw	r2,-16(fp)
811191a8:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
811191ac:	e0bffc17 	ldw	r2,-16(fp)
811191b0:	10800117 	ldw	r2,4(r2)
811191b4:	10c01014 	ori	r3,r2,64
811191b8:	e0bffc17 	ldw	r2,-16(fp)
811191bc:	10c00115 	stw	r3,4(r2)
811191c0:	00000e06 	br	811191fc <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
811191c4:	e0bffc17 	ldw	r2,-16(fp)
811191c8:	10800017 	ldw	r2,0(r2)
811191cc:	10800204 	addi	r2,r2,8
811191d0:	10800037 	ldwio	r2,0(r2)
811191d4:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
811191d8:	e0bffd17 	ldw	r2,-12(fp)
811191dc:	1082000c 	andi	r2,r2,2048
811191e0:	1000061e 	bne	r2,zero,811191fc <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
811191e4:	e0bffc17 	ldw	r2,-16(fp)
811191e8:	10c00117 	ldw	r3,4(r2)
811191ec:	00bfefc4 	movi	r2,-65
811191f0:	1886703a 	and	r3,r3,r2
811191f4:	e0bffc17 	ldw	r2,-16(fp)
811191f8:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
811191fc:	e0bffc17 	ldw	r2,-16(fp)
81119200:	10c00417 	ldw	r3,16(r2)
81119204:	e0bffc17 	ldw	r2,-16(fp)
81119208:	10800517 	ldw	r2,20(r2)
8111920c:	1880061e 	bne	r3,r2,81119228 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
81119210:	e0bffc17 	ldw	r2,-16(fp)
81119214:	10c00117 	ldw	r3,4(r2)
81119218:	00beefc4 	movi	r2,-1089
8111921c:	1886703a 	and	r3,r3,r2
81119220:	e0bffc17 	ldw	r2,-16(fp)
81119224:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81119228:	e0bffc17 	ldw	r2,-16(fp)
8111922c:	10800017 	ldw	r2,0(r2)
81119230:	10800304 	addi	r2,r2,12
81119234:	e0fffc17 	ldw	r3,-16(fp)
81119238:	18c00117 	ldw	r3,4(r3)
8111923c:	10c00035 	stwio	r3,0(r2)
}
81119240:	0001883a 	nop
81119244:	e037883a 	mov	sp,fp
81119248:	df000017 	ldw	fp,0(sp)
8111924c:	dec00104 	addi	sp,sp,4
81119250:	f800283a 	ret

81119254 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
81119254:	defffd04 	addi	sp,sp,-12
81119258:	df000215 	stw	fp,8(sp)
8111925c:	df000204 	addi	fp,sp,8
81119260:	e13ffe15 	stw	r4,-8(fp)
81119264:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
81119268:	00000506 	br	81119280 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
8111926c:	e0bfff17 	ldw	r2,-4(fp)
81119270:	1090000c 	andi	r2,r2,16384
81119274:	10000226 	beq	r2,zero,81119280 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
81119278:	00bffd44 	movi	r2,-11
8111927c:	00000606 	br	81119298 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
81119280:	e0bffe17 	ldw	r2,-8(fp)
81119284:	10c00417 	ldw	r3,16(r2)
81119288:	e0bffe17 	ldw	r2,-8(fp)
8111928c:	10800517 	ldw	r2,20(r2)
81119290:	18bff61e 	bne	r3,r2,8111926c <__reset+0xfb0f926c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
81119294:	0005883a 	mov	r2,zero
}
81119298:	e037883a 	mov	sp,fp
8111929c:	df000017 	ldw	fp,0(sp)
811192a0:	dec00104 	addi	sp,sp,4
811192a4:	f800283a 	ret

811192a8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811192a8:	defffe04 	addi	sp,sp,-8
811192ac:	dfc00115 	stw	ra,4(sp)
811192b0:	df000015 	stw	fp,0(sp)
811192b4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811192b8:	d0a01317 	ldw	r2,-32692(gp)
811192bc:	10000326 	beq	r2,zero,811192cc <alt_get_errno+0x24>
811192c0:	d0a01317 	ldw	r2,-32692(gp)
811192c4:	103ee83a 	callr	r2
811192c8:	00000106 	br	811192d0 <alt_get_errno+0x28>
811192cc:	d0a04204 	addi	r2,gp,-32504
}
811192d0:	e037883a 	mov	sp,fp
811192d4:	dfc00117 	ldw	ra,4(sp)
811192d8:	df000017 	ldw	fp,0(sp)
811192dc:	dec00204 	addi	sp,sp,8
811192e0:	f800283a 	ret

811192e4 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
811192e4:	defff204 	addi	sp,sp,-56
811192e8:	dfc00d15 	stw	ra,52(sp)
811192ec:	df000c15 	stw	fp,48(sp)
811192f0:	df000c04 	addi	fp,sp,48
811192f4:	e13ffc15 	stw	r4,-16(fp)
811192f8:	e17ffd15 	stw	r5,-12(fp)
811192fc:	e1bffe15 	stw	r6,-8(fp)
81119300:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
81119304:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
81119308:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
8111930c:	e0bfff17 	ldw	r2,-4(fp)
81119310:	1090000c 	andi	r2,r2,16384
81119314:	1005003a 	cmpeq	r2,r2,zero
81119318:	10803fcc 	andi	r2,r2,255
8111931c:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
81119320:	00001306 	br	81119370 <altera_avalon_uart_read+0x8c>
    {
      count++;
81119324:	e0bff517 	ldw	r2,-44(fp)
81119328:	10800044 	addi	r2,r2,1
8111932c:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
81119330:	e0bffd17 	ldw	r2,-12(fp)
81119334:	10c00044 	addi	r3,r2,1
81119338:	e0fffd15 	stw	r3,-12(fp)
8111933c:	e0fffc17 	ldw	r3,-16(fp)
81119340:	18c00217 	ldw	r3,8(r3)
81119344:	e13ffc17 	ldw	r4,-16(fp)
81119348:	20c7883a 	add	r3,r4,r3
8111934c:	18c00704 	addi	r3,r3,28
81119350:	18c00003 	ldbu	r3,0(r3)
81119354:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
81119358:	e0bffc17 	ldw	r2,-16(fp)
8111935c:	10800217 	ldw	r2,8(r2)
81119360:	10800044 	addi	r2,r2,1
81119364:	10c00fcc 	andi	r3,r2,63
81119368:	e0bffc17 	ldw	r2,-16(fp)
8111936c:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
81119370:	e0fff517 	ldw	r3,-44(fp)
81119374:	e0bffe17 	ldw	r2,-8(fp)
81119378:	1880050e 	bge	r3,r2,81119390 <altera_avalon_uart_read+0xac>
8111937c:	e0bffc17 	ldw	r2,-16(fp)
81119380:	10c00217 	ldw	r3,8(r2)
81119384:	e0bffc17 	ldw	r2,-16(fp)
81119388:	10800317 	ldw	r2,12(r2)
8111938c:	18bfe51e 	bne	r3,r2,81119324 <__reset+0xfb0f9324>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
81119390:	e0bff517 	ldw	r2,-44(fp)
81119394:	1000251e 	bne	r2,zero,8111942c <altera_avalon_uart_read+0x148>
81119398:	e0bffc17 	ldw	r2,-16(fp)
8111939c:	10c00217 	ldw	r3,8(r2)
811193a0:	e0bffc17 	ldw	r2,-16(fp)
811193a4:	10800317 	ldw	r2,12(r2)
811193a8:	1880201e 	bne	r3,r2,8111942c <altera_avalon_uart_read+0x148>
    {
      if (!block)
811193ac:	e0bff617 	ldw	r2,-40(fp)
811193b0:	1000071e 	bne	r2,zero,811193d0 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
811193b4:	11192a80 	call	811192a8 <alt_get_errno>
811193b8:	1007883a 	mov	r3,r2
811193bc:	008002c4 	movi	r2,11
811193c0:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
811193c4:	00800044 	movi	r2,1
811193c8:	e0bff405 	stb	r2,-48(fp)
        break;
811193cc:	00001b06 	br	8111943c <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811193d0:	0005303a 	rdctl	r2,status
811193d4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811193d8:	e0fff917 	ldw	r3,-28(fp)
811193dc:	00bfff84 	movi	r2,-2
811193e0:	1884703a 	and	r2,r3,r2
811193e4:	1001703a 	wrctl	status,r2
  
  return context;
811193e8:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
811193ec:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
811193f0:	e0bffc17 	ldw	r2,-16(fp)
811193f4:	10800117 	ldw	r2,4(r2)
811193f8:	10c02014 	ori	r3,r2,128
811193fc:	e0bffc17 	ldw	r2,-16(fp)
81119400:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81119404:	e0bffc17 	ldw	r2,-16(fp)
81119408:	10800017 	ldw	r2,0(r2)
8111940c:	10800304 	addi	r2,r2,12
81119410:	e0fffc17 	ldw	r3,-16(fp)
81119414:	18c00117 	ldw	r3,4(r3)
81119418:	10c00035 	stwio	r3,0(r2)
8111941c:	e0bff817 	ldw	r2,-32(fp)
81119420:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81119424:	e0bffa17 	ldw	r2,-24(fp)
81119428:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
8111942c:	e0bff517 	ldw	r2,-44(fp)
81119430:	1000021e 	bne	r2,zero,8111943c <altera_avalon_uart_read+0x158>
81119434:	e0bffe17 	ldw	r2,-8(fp)
81119438:	103fcd1e 	bne	r2,zero,81119370 <__reset+0xfb0f9370>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111943c:	0005303a 	rdctl	r2,status
81119440:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81119444:	e0fffb17 	ldw	r3,-20(fp)
81119448:	00bfff84 	movi	r2,-2
8111944c:	1884703a 	and	r2,r3,r2
81119450:	1001703a 	wrctl	status,r2
  
  return context;
81119454:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
81119458:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
8111945c:	e0bffc17 	ldw	r2,-16(fp)
81119460:	10800117 	ldw	r2,4(r2)
81119464:	10c02014 	ori	r3,r2,128
81119468:	e0bffc17 	ldw	r2,-16(fp)
8111946c:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81119470:	e0bffc17 	ldw	r2,-16(fp)
81119474:	10800017 	ldw	r2,0(r2)
81119478:	10800304 	addi	r2,r2,12
8111947c:	e0fffc17 	ldw	r3,-16(fp)
81119480:	18c00117 	ldw	r3,4(r3)
81119484:	10c00035 	stwio	r3,0(r2)
81119488:	e0bff817 	ldw	r2,-32(fp)
8111948c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81119490:	e0bff717 	ldw	r2,-36(fp)
81119494:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
81119498:	e0bff403 	ldbu	r2,-48(fp)
8111949c:	10000226 	beq	r2,zero,811194a8 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
811194a0:	00bffd44 	movi	r2,-11
811194a4:	00000106 	br	811194ac <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
811194a8:	e0bff517 	ldw	r2,-44(fp)
  }
}
811194ac:	e037883a 	mov	sp,fp
811194b0:	dfc00117 	ldw	ra,4(sp)
811194b4:	df000017 	ldw	fp,0(sp)
811194b8:	dec00204 	addi	sp,sp,8
811194bc:	f800283a 	ret

811194c0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811194c0:	defffe04 	addi	sp,sp,-8
811194c4:	dfc00115 	stw	ra,4(sp)
811194c8:	df000015 	stw	fp,0(sp)
811194cc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811194d0:	d0a01317 	ldw	r2,-32692(gp)
811194d4:	10000326 	beq	r2,zero,811194e4 <alt_get_errno+0x24>
811194d8:	d0a01317 	ldw	r2,-32692(gp)
811194dc:	103ee83a 	callr	r2
811194e0:	00000106 	br	811194e8 <alt_get_errno+0x28>
811194e4:	d0a04204 	addi	r2,gp,-32504
}
811194e8:	e037883a 	mov	sp,fp
811194ec:	dfc00117 	ldw	ra,4(sp)
811194f0:	df000017 	ldw	fp,0(sp)
811194f4:	dec00204 	addi	sp,sp,8
811194f8:	f800283a 	ret

811194fc <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
811194fc:	defff204 	addi	sp,sp,-56
81119500:	dfc00d15 	stw	ra,52(sp)
81119504:	df000c15 	stw	fp,48(sp)
81119508:	df000c04 	addi	fp,sp,48
8111950c:	e13ffc15 	stw	r4,-16(fp)
81119510:	e17ffd15 	stw	r5,-12(fp)
81119514:	e1bffe15 	stw	r6,-8(fp)
81119518:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
8111951c:	e0bffe17 	ldw	r2,-8(fp)
81119520:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
81119524:	e0bfff17 	ldw	r2,-4(fp)
81119528:	1090000c 	andi	r2,r2,16384
8111952c:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
81119530:	00003c06 	br	81119624 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
81119534:	e0bffc17 	ldw	r2,-16(fp)
81119538:	10800517 	ldw	r2,20(r2)
8111953c:	10800044 	addi	r2,r2,1
81119540:	10800fcc 	andi	r2,r2,63
81119544:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
81119548:	e0bffc17 	ldw	r2,-16(fp)
8111954c:	10c00417 	ldw	r3,16(r2)
81119550:	e0bff717 	ldw	r2,-36(fp)
81119554:	1880221e 	bne	r3,r2,811195e0 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
81119558:	e0bff517 	ldw	r2,-44(fp)
8111955c:	10000526 	beq	r2,zero,81119574 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
81119560:	11194c00 	call	811194c0 <alt_get_errno>
81119564:	1007883a 	mov	r3,r2
81119568:	008002c4 	movi	r2,11
8111956c:	18800015 	stw	r2,0(r3)
        break;
81119570:	00002e06 	br	8111962c <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81119574:	0005303a 	rdctl	r2,status
81119578:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111957c:	e0fff917 	ldw	r3,-28(fp)
81119580:	00bfff84 	movi	r2,-2
81119584:	1884703a 	and	r2,r3,r2
81119588:	1001703a 	wrctl	status,r2
  
  return context;
8111958c:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
81119590:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
81119594:	e0bffc17 	ldw	r2,-16(fp)
81119598:	10800117 	ldw	r2,4(r2)
8111959c:	10c11014 	ori	r3,r2,1088
811195a0:	e0bffc17 	ldw	r2,-16(fp)
811195a4:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
811195a8:	e0bffc17 	ldw	r2,-16(fp)
811195ac:	10800017 	ldw	r2,0(r2)
811195b0:	10800304 	addi	r2,r2,12
811195b4:	e0fffc17 	ldw	r3,-16(fp)
811195b8:	18c00117 	ldw	r3,4(r3)
811195bc:	10c00035 	stwio	r3,0(r2)
811195c0:	e0bff817 	ldw	r2,-32(fp)
811195c4:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811195c8:	e0bff617 	ldw	r2,-40(fp)
811195cc:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
811195d0:	e0bffc17 	ldw	r2,-16(fp)
811195d4:	10c00417 	ldw	r3,16(r2)
811195d8:	e0bff717 	ldw	r2,-36(fp)
811195dc:	18bffc26 	beq	r3,r2,811195d0 <__reset+0xfb0f95d0>
      }
    }

    count--;
811195e0:	e0bff417 	ldw	r2,-48(fp)
811195e4:	10bfffc4 	addi	r2,r2,-1
811195e8:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
811195ec:	e0bffc17 	ldw	r2,-16(fp)
811195f0:	10c00517 	ldw	r3,20(r2)
811195f4:	e0bffd17 	ldw	r2,-12(fp)
811195f8:	11000044 	addi	r4,r2,1
811195fc:	e13ffd15 	stw	r4,-12(fp)
81119600:	10800003 	ldbu	r2,0(r2)
81119604:	1009883a 	mov	r4,r2
81119608:	e0bffc17 	ldw	r2,-16(fp)
8111960c:	10c5883a 	add	r2,r2,r3
81119610:	10801704 	addi	r2,r2,92
81119614:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
81119618:	e0bffc17 	ldw	r2,-16(fp)
8111961c:	e0fff717 	ldw	r3,-36(fp)
81119620:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
81119624:	e0bff417 	ldw	r2,-48(fp)
81119628:	103fc21e 	bne	r2,zero,81119534 <__reset+0xfb0f9534>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111962c:	0005303a 	rdctl	r2,status
81119630:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81119634:	e0fffb17 	ldw	r3,-20(fp)
81119638:	00bfff84 	movi	r2,-2
8111963c:	1884703a 	and	r2,r3,r2
81119640:	1001703a 	wrctl	status,r2
  
  return context;
81119644:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
81119648:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
8111964c:	e0bffc17 	ldw	r2,-16(fp)
81119650:	10800117 	ldw	r2,4(r2)
81119654:	10c11014 	ori	r3,r2,1088
81119658:	e0bffc17 	ldw	r2,-16(fp)
8111965c:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81119660:	e0bffc17 	ldw	r2,-16(fp)
81119664:	10800017 	ldw	r2,0(r2)
81119668:	10800304 	addi	r2,r2,12
8111966c:	e0fffc17 	ldw	r3,-16(fp)
81119670:	18c00117 	ldw	r3,4(r3)
81119674:	10c00035 	stwio	r3,0(r2)
81119678:	e0bff817 	ldw	r2,-32(fp)
8111967c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81119680:	e0bffa17 	ldw	r2,-24(fp)
81119684:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
81119688:	e0fffe17 	ldw	r3,-8(fp)
8111968c:	e0bff417 	ldw	r2,-48(fp)
81119690:	1885c83a 	sub	r2,r3,r2
}
81119694:	e037883a 	mov	sp,fp
81119698:	dfc00117 	ldw	ra,4(sp)
8111969c:	df000017 	ldw	fp,0(sp)
811196a0:	dec00204 	addi	sp,sp,8
811196a4:	f800283a 	ret

811196a8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811196a8:	defffe04 	addi	sp,sp,-8
811196ac:	dfc00115 	stw	ra,4(sp)
811196b0:	df000015 	stw	fp,0(sp)
811196b4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811196b8:	d0a01317 	ldw	r2,-32692(gp)
811196bc:	10000326 	beq	r2,zero,811196cc <alt_get_errno+0x24>
811196c0:	d0a01317 	ldw	r2,-32692(gp)
811196c4:	103ee83a 	callr	r2
811196c8:	00000106 	br	811196d0 <alt_get_errno+0x28>
811196cc:	d0a04204 	addi	r2,gp,-32504
}
811196d0:	e037883a 	mov	sp,fp
811196d4:	dfc00117 	ldw	ra,4(sp)
811196d8:	df000017 	ldw	fp,0(sp)
811196dc:	dec00204 	addi	sp,sp,8
811196e0:	f800283a 	ret

811196e4 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
811196e4:	defffc04 	addi	sp,sp,-16
811196e8:	df000315 	stw	fp,12(sp)
811196ec:	df000304 	addi	fp,sp,12
811196f0:	e13ffd15 	stw	r4,-12(fp)
811196f4:	e17ffe15 	stw	r5,-8(fp)
811196f8:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
811196fc:	e0bffd17 	ldw	r2,-12(fp)
81119700:	10800037 	ldwio	r2,0(r2)
81119704:	1080010c 	andi	r2,r2,4
81119708:	10000226 	beq	r2,zero,81119714 <alt_msgdma_write_standard_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
		is non-blocking*/
        return -ENOSPC;
8111970c:	00bff904 	movi	r2,-28
81119710:	00001506 	br	81119768 <alt_msgdma_write_standard_descriptor+0x84>
    }

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
81119714:	e0bfff17 	ldw	r2,-4(fp)
81119718:	10800017 	ldw	r2,0(r2)
8111971c:	1007883a 	mov	r3,r2
81119720:	e0bffe17 	ldw	r2,-8(fp)
81119724:	10c00035 	stwio	r3,0(r2)
		(alt_u32)descriptor->read_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
81119728:	e0bffe17 	ldw	r2,-8(fp)
8111972c:	10800104 	addi	r2,r2,4
81119730:	e0ffff17 	ldw	r3,-4(fp)
81119734:	18c00117 	ldw	r3,4(r3)
81119738:	10c00035 	stwio	r3,0(r2)
	(	alt_u32)descriptor->write_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
8111973c:	e0bffe17 	ldw	r2,-8(fp)
81119740:	10800204 	addi	r2,r2,8
81119744:	e0ffff17 	ldw	r3,-4(fp)
81119748:	18c00217 	ldw	r3,8(r3)
8111974c:	10c00035 	stwio	r3,0(r2)
		descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
81119750:	e0bffe17 	ldw	r2,-8(fp)
81119754:	10800304 	addi	r2,r2,12
81119758:	e0ffff17 	ldw	r3,-4(fp)
8111975c:	18c00317 	ldw	r3,12(r3)
81119760:	10c00035 	stwio	r3,0(r2)
		descriptor->control);
        return 0;
81119764:	0005883a 	mov	r2,zero
}
81119768:	e037883a 	mov	sp,fp
8111976c:	df000017 	ldw	fp,0(sp)
81119770:	dec00104 	addi	sp,sp,4
81119774:	f800283a 	ret

81119778 <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_extended_descriptor *descriptor)
{
81119778:	defffc04 	addi	sp,sp,-16
8111977c:	df000315 	stw	fp,12(sp)
81119780:	df000304 	addi	fp,sp,12
81119784:	e13ffd15 	stw	r4,-12(fp)
81119788:	e17ffe15 	stw	r5,-8(fp)
8111978c:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
81119790:	e0bffd17 	ldw	r2,-12(fp)
81119794:	10800037 	ldwio	r2,0(r2)
81119798:	1080010c 	andi	r2,r2,4
8111979c:	10000226 	beq	r2,zero,811197a8 <alt_msgdma_write_extended_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
	is non-blocking*/
        return -ENOSPC;
811197a0:	00bff904 	movi	r2,-28
811197a4:	00003b06 	br	81119894 <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
811197a8:	e0bfff17 	ldw	r2,-4(fp)
811197ac:	10800017 	ldw	r2,0(r2)
811197b0:	1007883a 	mov	r3,r2
811197b4:	e0bffe17 	ldw	r2,-8(fp)
811197b8:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	(alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
811197bc:	e0bffe17 	ldw	r2,-8(fp)
811197c0:	10800104 	addi	r2,r2,4
811197c4:	e0ffff17 	ldw	r3,-4(fp)
811197c8:	18c00117 	ldw	r3,4(r3)
811197cc:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
		(alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
811197d0:	e0bffe17 	ldw	r2,-8(fp)
811197d4:	10800204 	addi	r2,r2,8
811197d8:	e0ffff17 	ldw	r3,-4(fp)
811197dc:	18c00217 	ldw	r3,8(r3)
811197e0:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
811197e4:	e0bffe17 	ldw	r2,-8(fp)
811197e8:	10800304 	addi	r2,r2,12
811197ec:	e0ffff17 	ldw	r3,-4(fp)
811197f0:	18c0030b 	ldhu	r3,12(r3)
811197f4:	18ffffcc 	andi	r3,r3,65535
811197f8:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
811197fc:	e0bffe17 	ldw	r2,-8(fp)
81119800:	10800384 	addi	r2,r2,14
81119804:	e0ffff17 	ldw	r3,-4(fp)
81119808:	18c00383 	ldbu	r3,14(r3)
8111980c:	18c03fcc 	andi	r3,r3,255
81119810:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
81119814:	e0bffe17 	ldw	r2,-8(fp)
81119818:	108003c4 	addi	r2,r2,15
8111981c:	e0ffff17 	ldw	r3,-4(fp)
81119820:	18c003c3 	ldbu	r3,15(r3)
81119824:	18c03fcc 	andi	r3,r3,255
81119828:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
8111982c:	e0bffe17 	ldw	r2,-8(fp)
81119830:	10800404 	addi	r2,r2,16
81119834:	e0ffff17 	ldw	r3,-4(fp)
81119838:	18c0040b 	ldhu	r3,16(r3)
8111983c:	18ffffcc 	andi	r3,r3,65535
81119840:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
81119844:	e0bffe17 	ldw	r2,-8(fp)
81119848:	10800484 	addi	r2,r2,18
8111984c:	e0ffff17 	ldw	r3,-4(fp)
81119850:	18c0048b 	ldhu	r3,18(r3)
81119854:	18ffffcc 	andi	r3,r3,65535
81119858:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
8111985c:	e0bffe17 	ldw	r2,-8(fp)
81119860:	10800504 	addi	r2,r2,20
81119864:	0007883a 	mov	r3,zero
81119868:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
8111986c:	e0bffe17 	ldw	r2,-8(fp)
81119870:	10800604 	addi	r2,r2,24
81119874:	0007883a 	mov	r3,zero
81119878:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
8111987c:	e0bffe17 	ldw	r2,-8(fp)
81119880:	10800704 	addi	r2,r2,28
81119884:	e0ffff17 	ldw	r3,-4(fp)
81119888:	18c00717 	ldw	r3,28(r3)
8111988c:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->control);
    return 0;
81119890:	0005883a 	mov	r2,zero
}
81119894:	e037883a 	mov	sp,fp
81119898:	df000017 	ldw	fp,0(sp)
8111989c:	dec00104 	addi	sp,sp,4
811198a0:	f800283a 	ret

811198a4 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
811198a4:	defff804 	addi	sp,sp,-32
811198a8:	dfc00715 	stw	ra,28(sp)
811198ac:	df000615 	stw	fp,24(sp)
811198b0:	df000604 	addi	fp,sp,24
811198b4:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
811198b8:	e0bfff17 	ldw	r2,-4(fp)
811198bc:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
811198c0:	e0bffa17 	ldw	r2,-24(fp)
811198c4:	10801783 	ldbu	r2,94(r2)
811198c8:	10803fcc 	andi	r2,r2,255
811198cc:	10001126 	beq	r2,zero,81119914 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
811198d0:	e0bffa17 	ldw	r2,-24(fp)
811198d4:	10800617 	ldw	r2,24(r2)
811198d8:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
811198dc:	1007883a 	mov	r3,r2
811198e0:	00bffdc4 	movi	r2,-9
811198e4:	1884703a 	and	r2,r3,r2
811198e8:	e0bffb15 	stw	r2,-20(fp)
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				& ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
811198ec:	e0bffa17 	ldw	r2,-24(fp)
811198f0:	10800617 	ldw	r2,24(r2)
811198f4:	e0fffb17 	ldw	r3,-20(fp)
811198f8:	10c00035 	stwio	r3,0(r2)
        		temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
811198fc:	e0bffa17 	ldw	r2,-24(fp)
81119900:	10800617 	ldw	r2,24(r2)
81119904:	10800404 	addi	r2,r2,16
81119908:	00c00044 	movi	r3,1
8111990c:	10c00035 	stwio	r3,0(r2)
81119910:	00001106 	br	81119958 <alt_msgdma_irq+0xb4>
        		ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
81119914:	e0bffa17 	ldw	r2,-24(fp)
81119918:	10800317 	ldw	r2,12(r2)
8111991c:	10800104 	addi	r2,r2,4
81119920:	10800037 	ldwio	r2,0(r2)
81119924:	1007883a 	mov	r3,r2
81119928:	00bffbc4 	movi	r2,-17
8111992c:	1884703a 	and	r2,r3,r2
81119930:	e0bffb15 	stw	r2,-20(fp)
    			& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
81119934:	e0bffa17 	ldw	r2,-24(fp)
81119938:	10800317 	ldw	r2,12(r2)
8111993c:	10800104 	addi	r2,r2,4
81119940:	e0fffb17 	ldw	r3,-20(fp)
81119944:	10c00035 	stwio	r3,0(r2)
    	/* clear the IRQ status */
    	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
81119948:	e0bffa17 	ldw	r2,-24(fp)
8111994c:	10800317 	ldw	r2,12(r2)
81119950:	00c08004 	movi	r3,512
81119954:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
81119958:	e0bffa17 	ldw	r2,-24(fp)
8111995c:	10800b17 	ldw	r2,44(r2)
81119960:	10001226 	beq	r2,zero,811199ac <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81119964:	0005303a 	rdctl	r2,status
81119968:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111996c:	e0fffd17 	ldw	r3,-12(fp)
81119970:	00bfff84 	movi	r2,-2
81119974:	1884703a 	and	r2,r3,r2
81119978:	1001703a 	wrctl	status,r2
  
  return context;
8111997c:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
81119980:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
81119984:	e0bffa17 	ldw	r2,-24(fp)
81119988:	10800b17 	ldw	r2,44(r2)
8111998c:	e0fffa17 	ldw	r3,-24(fp)
81119990:	18c00c17 	ldw	r3,48(r3)
81119994:	1809883a 	mov	r4,r3
81119998:	103ee83a 	callr	r2
8111999c:	e0bffc17 	ldw	r2,-16(fp)
811199a0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811199a4:	e0bffe17 	ldw	r2,-8(fp)
811199a8:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
811199ac:	e0bffa17 	ldw	r2,-24(fp)
811199b0:	10801783 	ldbu	r2,94(r2)
811199b4:	10803fcc 	andi	r2,r2,255
811199b8:	10000a26 	beq	r2,zero,811199e4 <alt_msgdma_irq+0x140>
    {
    	temporary_control = 
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
811199bc:	e0bffa17 	ldw	r2,-24(fp)
811199c0:	10800617 	ldw	r2,24(r2)
811199c4:	10800037 	ldwio	r2,0(r2)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
811199c8:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
    	temporary_control = 
811199cc:	e0bffb15 	stw	r2,-20(fp)
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
    	
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
811199d0:	e0bffa17 	ldw	r2,-24(fp)
811199d4:	10800617 	ldw	r2,24(r2)
811199d8:	e0fffb17 	ldw	r3,-20(fp)
811199dc:	10c00035 	stwio	r3,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
811199e0:	00000c06 	br	81119a14 <alt_msgdma_irq+0x170>
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
811199e4:	e0bffa17 	ldw	r2,-24(fp)
811199e8:	10800317 	ldw	r2,12(r2)
811199ec:	10800104 	addi	r2,r2,4
811199f0:	10800037 	ldwio	r2,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
811199f4:	10800414 	ori	r2,r2,16
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
811199f8:	e0bffb15 	stw	r2,-20(fp)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
811199fc:	e0bffa17 	ldw	r2,-24(fp)
81119a00:	10800317 	ldw	r2,12(r2)
81119a04:	10800104 	addi	r2,r2,4
81119a08:	e0fffb17 	ldw	r3,-20(fp)
81119a0c:	10c00035 	stwio	r3,0(r2)
    }

    return;
81119a10:	0001883a 	nop
}
81119a14:	e037883a 	mov	sp,fp
81119a18:	dfc00117 	ldw	ra,4(sp)
81119a1c:	df000017 	ldw	fp,0(sp)
81119a20:	dec00204 	addi	sp,sp,8
81119a24:	f800283a 	ret

81119a28 <alt_msgdma_construct_standard_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81119a28:	defffb04 	addi	sp,sp,-20
81119a2c:	df000415 	stw	fp,16(sp)
81119a30:	df000404 	addi	fp,sp,16
81119a34:	e13ffc15 	stw	r4,-16(fp)
81119a38:	e17ffd15 	stw	r5,-12(fp)
81119a3c:	e1bffe15 	stw	r6,-8(fp)
81119a40:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
81119a44:	e0bffc17 	ldw	r2,-16(fp)
81119a48:	10c01217 	ldw	r3,72(r2)
81119a4c:	e0800117 	ldw	r2,4(fp)
81119a50:	18800436 	bltu	r3,r2,81119a64 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
81119a54:	e0bffc17 	ldw	r2,-16(fp)
81119a58:	10801703 	ldbu	r2,92(r2)
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
81119a5c:	10803fcc 	andi	r2,r2,255
81119a60:	10000226 	beq	r2,zero,81119a6c <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
81119a64:	00bffa84 	movi	r2,-22
81119a68:	00000e06 	br	81119aa4 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
81119a6c:	e0bffd17 	ldw	r2,-12(fp)
81119a70:	e0fffe17 	ldw	r3,-8(fp)
81119a74:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
81119a78:	e0bffd17 	ldw	r2,-12(fp)
81119a7c:	e0ffff17 	ldw	r3,-4(fp)
81119a80:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81119a84:	e0bffd17 	ldw	r2,-12(fp)
81119a88:	e0c00117 	ldw	r3,4(fp)
81119a8c:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81119a90:	e0800217 	ldw	r2,8(fp)
81119a94:	10e00034 	orhi	r3,r2,32768
81119a98:	e0bffd17 	ldw	r2,-12(fp)
81119a9c:	10c00315 	stw	r3,12(r2)
    
    return 0;
81119aa0:	0005883a 	mov	r2,zero
}
81119aa4:	e037883a 	mov	sp,fp
81119aa8:	df000017 	ldw	fp,0(sp)
81119aac:	dec00104 	addi	sp,sp,4
81119ab0:	f800283a 	ret

81119ab4 <alt_msgdma_construct_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
81119ab4:	defff604 	addi	sp,sp,-40
81119ab8:	df000915 	stw	fp,36(sp)
81119abc:	df000904 	addi	fp,sp,36
81119ac0:	e13ff715 	stw	r4,-36(fp)
81119ac4:	e17ff815 	stw	r5,-32(fp)
81119ac8:	e1bff915 	stw	r6,-28(fp)
81119acc:	e1fffa15 	stw	r7,-24(fp)
81119ad0:	e1800317 	ldw	r6,12(fp)
81119ad4:	e1400417 	ldw	r5,16(fp)
81119ad8:	e1000517 	ldw	r4,20(fp)
81119adc:	e0c00617 	ldw	r3,24(fp)
81119ae0:	e0800717 	ldw	r2,28(fp)
81119ae4:	e1bffb0d 	sth	r6,-20(fp)
81119ae8:	e17ffc05 	stb	r5,-16(fp)
81119aec:	e13ffd05 	stb	r4,-12(fp)
81119af0:	e0fffe0d 	sth	r3,-8(fp)
81119af4:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
81119af8:	e0bff717 	ldw	r2,-36(fp)
81119afc:	10c01217 	ldw	r3,72(r2)
81119b00:	e0800117 	ldw	r2,4(fp)
81119b04:	18801936 	bltu	r3,r2,81119b6c <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
81119b08:	e13ff717 	ldw	r4,-36(fp)
81119b0c:	20801317 	ldw	r2,76(r4)
81119b10:	20c01417 	ldw	r3,80(r4)
81119b14:	e13ffe0b 	ldhu	r4,-8(fp)
81119b18:	213fffcc 	andi	r4,r4,65535
81119b1c:	2015883a 	mov	r10,r4
81119b20:	0017883a 	mov	r11,zero
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
81119b24:	1ac01136 	bltu	r3,r11,81119b6c <alt_msgdma_construct_extended_descriptor+0xb8>
81119b28:	58c0011e 	bne	r11,r3,81119b30 <alt_msgdma_construct_extended_descriptor+0x7c>
81119b2c:	12800f36 	bltu	r2,r10,81119b6c <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81119b30:	e13ff717 	ldw	r4,-36(fp)
81119b34:	20801317 	ldw	r2,76(r4)
81119b38:	20c01417 	ldw	r3,80(r4)
81119b3c:	e13fff0b 	ldhu	r4,-4(fp)
81119b40:	213fffcc 	andi	r4,r4,65535
81119b44:	2011883a 	mov	r8,r4
81119b48:	0013883a 	mov	r9,zero
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
81119b4c:	1a400736 	bltu	r3,r9,81119b6c <alt_msgdma_construct_extended_descriptor+0xb8>
81119b50:	48c0011e 	bne	r9,r3,81119b58 <alt_msgdma_construct_extended_descriptor+0xa4>
81119b54:	12000536 	bltu	r2,r8,81119b6c <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
81119b58:	e0bff717 	ldw	r2,-36(fp)
81119b5c:	10801703 	ldbu	r2,92(r2)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81119b60:	10803fcc 	andi	r2,r2,255
81119b64:	10800060 	cmpeqi	r2,r2,1
81119b68:	1000021e 	bne	r2,zero,81119b74 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81119b6c:	00bffa84 	movi	r2,-22
81119b70:	00002106 	br	81119bf8 <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
81119b74:	e0bff817 	ldw	r2,-32(fp)
81119b78:	e0fff917 	ldw	r3,-28(fp)
81119b7c:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
81119b80:	e0bff817 	ldw	r2,-32(fp)
81119b84:	e0fffa17 	ldw	r3,-24(fp)
81119b88:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81119b8c:	e0bff817 	ldw	r2,-32(fp)
81119b90:	e0c00117 	ldw	r3,4(fp)
81119b94:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
81119b98:	e0bff817 	ldw	r2,-32(fp)
81119b9c:	e0fffb0b 	ldhu	r3,-20(fp)
81119ba0:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
81119ba4:	e0bff817 	ldw	r2,-32(fp)
81119ba8:	e0fffc03 	ldbu	r3,-16(fp)
81119bac:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
81119bb0:	e0bff817 	ldw	r2,-32(fp)
81119bb4:	e0fffd03 	ldbu	r3,-12(fp)
81119bb8:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
81119bbc:	e0bff817 	ldw	r2,-32(fp)
81119bc0:	e0fffe0b 	ldhu	r3,-8(fp)
81119bc4:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
81119bc8:	e0bff817 	ldw	r2,-32(fp)
81119bcc:	e0ffff0b 	ldhu	r3,-4(fp)
81119bd0:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
81119bd4:	e0bff817 	ldw	r2,-32(fp)
81119bd8:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
81119bdc:	e0bff817 	ldw	r2,-32(fp)
81119be0:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81119be4:	e0800217 	ldw	r2,8(fp)
81119be8:	10e00034 	orhi	r3,r2,32768
81119bec:	e0bff817 	ldw	r2,-32(fp)
81119bf0:	10c00715 	stw	r3,28(r2)

  return 0 ;
81119bf4:	0005883a 	mov	r2,zero

}
81119bf8:	e037883a 	mov	sp,fp
81119bfc:	df000017 	ldw	fp,0(sp)
81119c00:	dec00104 	addi	sp,sp,4
81119c04:	f800283a 	ret

81119c08 <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
81119c08:	defff004 	addi	sp,sp,-64
81119c0c:	dfc00f15 	stw	ra,60(sp)
81119c10:	df000e15 	stw	fp,56(sp)
81119c14:	df000e04 	addi	fp,sp,56
81119c18:	e13ffd15 	stw	r4,-12(fp)
81119c1c:	e17ffe15 	stw	r5,-8(fp)
81119c20:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
81119c24:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
81119c28:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
81119c2c:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81119c30:	e0bffd17 	ldw	r2,-12(fp)
81119c34:	10800317 	ldw	r2,12(r2)
81119c38:	10800204 	addi	r2,r2,8
81119c3c:	10800037 	ldwio	r2,0(r2)
	alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
81119c40:	10bfffcc 	andi	r2,r2,65535
81119c44:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81119c48:	e0bffd17 	ldw	r2,-12(fp)
81119c4c:	10800317 	ldw	r2,12(r2)
81119c50:	10800204 	addi	r2,r2,8
81119c54:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
81119c58:	1004d43a 	srli	r2,r2,16
81119c5c:	e0bff615 	stw	r2,-40(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81119c60:	e0bffd17 	ldw	r2,-12(fp)
81119c64:	10800917 	ldw	r2,36(r2)
81119c68:	e0fff617 	ldw	r3,-40(fp)
81119c6c:	1880042e 	bgeu	r3,r2,81119c80 <alt_msgdma_descriptor_async_transfer+0x78>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
81119c70:	e0bffd17 	ldw	r2,-12(fp)
81119c74:	10800917 	ldw	r2,36(r2)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81119c78:	e0fff517 	ldw	r3,-44(fp)
81119c7c:	18800236 	bltu	r3,r2,81119c88 <alt_msgdma_descriptor_async_transfer+0x80>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
	{
		/*at least one write or read FIFO descriptor buffer is full,
		returning so that this function is non-blocking*/
		return -ENOSPC;
81119c80:	00bff904 	movi	r2,-28
81119c84:	00008f06 	br	81119ec4 <alt_msgdma_descriptor_async_transfer+0x2bc>
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
81119c88:	00800804 	movi	r2,32
81119c8c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81119c90:	0005303a 	rdctl	r2,status
81119c94:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81119c98:	e0fff717 	ldw	r3,-36(fp)
81119c9c:	00bfff84 	movi	r2,-2
81119ca0:	1884703a 	and	r2,r3,r2
81119ca4:	1001703a 	wrctl	status,r2
  
  return context;
81119ca8:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81119cac:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81119cb0:	e0bffd17 	ldw	r2,-12(fp)
81119cb4:	10800317 	ldw	r2,12(r2)
81119cb8:	10800104 	addi	r2,r2,4
81119cbc:	e0fff317 	ldw	r3,-52(fp)
81119cc0:	10c00035 	stwio	r3,0(r2)
	/*
	* Clear any (previous) status register information
	* that might occlude our error checking later.
	*/
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
81119cc4:	e0bffd17 	ldw	r2,-12(fp)
81119cc8:	10800317 	ldw	r2,12(r2)
81119ccc:	e0fffd17 	ldw	r3,-12(fp)
81119cd0:	18c00317 	ldw	r3,12(r3)
81119cd4:	18c00037 	ldwio	r3,0(r3)
81119cd8:	10c00035 	stwio	r3,0(r2)
81119cdc:	e0bff417 	ldw	r2,-48(fp)
81119ce0:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81119ce4:	e0bffc17 	ldw	r2,-16(fp)
81119ce8:	1001703a 	wrctl	status,r2
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
81119cec:	e0bffe17 	ldw	r2,-8(fp)
81119cf0:	10001a26 	beq	r2,zero,81119d5c <alt_msgdma_descriptor_async_transfer+0x154>
81119cf4:	e0bfff17 	ldw	r2,-4(fp)
81119cf8:	1000181e 	bne	r2,zero,81119d5c <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81119cfc:	00000d06 	br	81119d34 <alt_msgdma_descriptor_async_transfer+0x12c>
		dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81119d00:	01000044 	movi	r4,1
81119d04:	11171c40 	call	811171c4 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81119d08:	e0bff20b 	ldhu	r2,-56(fp)
81119d0c:	1084e230 	cmpltui	r2,r2,5000
81119d10:	1000051e 	bne	r2,zero,81119d28 <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
81119d14:	012044b4 	movhi	r4,33042
81119d18:	2136ad04 	addi	r4,r4,-9548
81119d1c:	11179640 	call	81117964 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81119d20:	00bff084 	movi	r2,-62
81119d24:	00006706 	br	81119ec4 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
81119d28:	e0bff20b 	ldhu	r2,-56(fp)
81119d2c:	10800044 	addi	r2,r2,1
81119d30:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81119d34:	e0bffd17 	ldw	r2,-12(fp)
81119d38:	10c00317 	ldw	r3,12(r2)
81119d3c:	e0bffd17 	ldw	r2,-12(fp)
81119d40:	10800417 	ldw	r2,16(r2)
81119d44:	e1bffe17 	ldw	r6,-8(fp)
81119d48:	100b883a 	mov	r5,r2
81119d4c:	1809883a 	mov	r4,r3
81119d50:	11196e40 	call	811196e4 <alt_msgdma_write_standard_descriptor>
81119d54:	103fea1e 	bne	r2,zero,81119d00 <__reset+0xfb0f9d00>
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
81119d58:	00001f06 	br	81119dd8 <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81119d5c:	e0bffe17 	ldw	r2,-8(fp)
81119d60:	10001b1e 	bne	r2,zero,81119dd0 <alt_msgdma_descriptor_async_transfer+0x1c8>
81119d64:	e0bfff17 	ldw	r2,-4(fp)
81119d68:	10001926 	beq	r2,zero,81119dd0 <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
81119d6c:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
81119d70:	00000d06 	br	81119da8 <alt_msgdma_descriptor_async_transfer+0x1a0>
		dev->csr_base, 
		dev->descriptor_base, 
		extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81119d74:	01000044 	movi	r4,1
81119d78:	11171c40 	call	811171c4 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81119d7c:	e0bff20b 	ldhu	r2,-56(fp)
81119d80:	1084e230 	cmpltui	r2,r2,5000
81119d84:	1000051e 	bne	r2,zero,81119d9c <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
81119d88:	012044b4 	movhi	r4,33042
81119d8c:	2136c304 	addi	r4,r4,-9460
81119d90:	11179640 	call	81117964 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81119d94:	00bff084 	movi	r2,-62
81119d98:	00004a06 	br	81119ec4 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
81119d9c:	e0bff20b 	ldhu	r2,-56(fp)
81119da0:	10800044 	addi	r2,r2,1
81119da4:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
81119da8:	e0bffd17 	ldw	r2,-12(fp)
81119dac:	10c00317 	ldw	r3,12(r2)
81119db0:	e0bffd17 	ldw	r2,-12(fp)
81119db4:	10800417 	ldw	r2,16(r2)
81119db8:	e1bfff17 	ldw	r6,-4(fp)
81119dbc:	100b883a 	mov	r5,r2
81119dc0:	1809883a 	mov	r4,r3
81119dc4:	11197780 	call	81119778 <alt_msgdma_write_extended_descriptor>
81119dc8:	103fea1e 	bne	r2,zero,81119d74 <__reset+0xfb0f9d74>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81119dcc:	00000206 	br	81119dd8 <alt_msgdma_descriptor_async_transfer+0x1d0>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
81119dd0:	00bfffc4 	movi	r2,-1
81119dd4:	00003b06 	br	81119ec4 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
81119dd8:	e0bffd17 	ldw	r2,-12(fp)
81119ddc:	10800b17 	ldw	r2,44(r2)
81119de0:	10001c26 	beq	r2,zero,81119e54 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
81119de4:	e0bffd17 	ldw	r2,-12(fp)
81119de8:	10c00d17 	ldw	r3,52(r2)
81119dec:	e0bff317 	ldw	r2,-52(fp)
81119df0:	1884b03a 	or	r2,r3,r2
81119df4:	10800514 	ori	r2,r2,20
81119df8:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81119dfc:	e0fff317 	ldw	r3,-52(fp)
81119e00:	00bff7c4 	movi	r2,-33
81119e04:	1884703a 	and	r2,r3,r2
81119e08:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81119e0c:	0005303a 	rdctl	r2,status
81119e10:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81119e14:	e0fffa17 	ldw	r3,-24(fp)
81119e18:	00bfff84 	movi	r2,-2
81119e1c:	1884703a 	and	r2,r3,r2
81119e20:	1001703a 	wrctl	status,r2
  
  return context;
81119e24:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
81119e28:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81119e2c:	e0bffd17 	ldw	r2,-12(fp)
81119e30:	10800317 	ldw	r2,12(r2)
81119e34:	10800104 	addi	r2,r2,4
81119e38:	e0fff317 	ldw	r3,-52(fp)
81119e3c:	10c00035 	stwio	r3,0(r2)
81119e40:	e0bff417 	ldw	r2,-48(fp)
81119e44:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81119e48:	e0bff817 	ldw	r2,-32(fp)
81119e4c:	1001703a 	wrctl	status,r2
81119e50:	00001b06 	br	81119ec0 <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
81119e54:	e0bffd17 	ldw	r2,-12(fp)
81119e58:	10c00d17 	ldw	r3,52(r2)
81119e5c:	e0bff317 	ldw	r2,-52(fp)
81119e60:	1884b03a 	or	r2,r3,r2
81119e64:	10800114 	ori	r2,r2,4
81119e68:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
81119e6c:	e0fff317 	ldw	r3,-52(fp)
81119e70:	00bff3c4 	movi	r2,-49
81119e74:	1884703a 	and	r2,r3,r2
81119e78:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81119e7c:	0005303a 	rdctl	r2,status
81119e80:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81119e84:	e0fffb17 	ldw	r3,-20(fp)
81119e88:	00bfff84 	movi	r2,-2
81119e8c:	1884703a 	and	r2,r3,r2
81119e90:	1001703a 	wrctl	status,r2
  
  return context;
81119e94:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
81119e98:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81119e9c:	e0bffd17 	ldw	r2,-12(fp)
81119ea0:	10800317 	ldw	r2,12(r2)
81119ea4:	10800104 	addi	r2,r2,4
81119ea8:	e0fff317 	ldw	r3,-52(fp)
81119eac:	10c00035 	stwio	r3,0(r2)
81119eb0:	e0bff417 	ldw	r2,-48(fp)
81119eb4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81119eb8:	e0bff917 	ldw	r2,-28(fp)
81119ebc:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
81119ec0:	0005883a 	mov	r2,zero
}
81119ec4:	e037883a 	mov	sp,fp
81119ec8:	dfc00117 	ldw	ra,4(sp)
81119ecc:	df000017 	ldw	fp,0(sp)
81119ed0:	dec00204 	addi	sp,sp,8
81119ed4:	f800283a 	ret

81119ed8 <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
81119ed8:	defff004 	addi	sp,sp,-64
81119edc:	dfc00f15 	stw	ra,60(sp)
81119ee0:	df000e15 	stw	fp,56(sp)
81119ee4:	df000e04 	addi	fp,sp,56
81119ee8:	e13ffd15 	stw	r4,-12(fp)
81119eec:	e17ffe15 	stw	r5,-8(fp)
81119ef0:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
81119ef4:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
81119ef8:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
81119efc:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
81119f00:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81119f04:	e0bffd17 	ldw	r2,-12(fp)
81119f08:	10800317 	ldw	r2,12(r2)
81119f0c:	10800204 	addi	r2,r2,8
81119f10:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
81119f14:	10bfffcc 	andi	r2,r2,65535
81119f18:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81119f1c:	e0bffd17 	ldw	r2,-12(fp)
81119f20:	10800317 	ldw	r2,12(r2)
81119f24:	10800204 	addi	r2,r2,8
81119f28:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
81119f2c:	1004d43a 	srli	r2,r2,16
81119f30:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
81119f34:	00807804 	movi	r2,480
81119f38:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81119f3c:	00001906 	br	81119fa4 <alt_msgdma_descriptor_sync_transfer+0xcc>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
81119f40:	01000044 	movi	r4,1
81119f44:	11171c40 	call	811171c4 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81119f48:	e0bff30b 	ldhu	r2,-52(fp)
81119f4c:	1084e230 	cmpltui	r2,r2,5000
81119f50:	1000051e 	bne	r2,zero,81119f68 <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
81119f54:	012044b4 	movhi	r4,33042
81119f58:	2136d904 	addi	r4,r4,-9372
81119f5c:	11179640 	call	81117964 <alt_printf>
				" for storing descriptor\n");
            return -ETIME;
81119f60:	00bff084 	movi	r2,-62
81119f64:	0000b506 	br	8111a23c <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
81119f68:	e0bff30b 	ldhu	r2,-52(fp)
81119f6c:	10800044 	addi	r2,r2,1
81119f70:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81119f74:	e0bffd17 	ldw	r2,-12(fp)
81119f78:	10800317 	ldw	r2,12(r2)
81119f7c:	10800204 	addi	r2,r2,8
81119f80:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
81119f84:	10bfffcc 	andi	r2,r2,65535
81119f88:	e0bff415 	stw	r2,-48(fp)
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81119f8c:	e0bffd17 	ldw	r2,-12(fp)
81119f90:	10800317 	ldw	r2,12(r2)
81119f94:	10800204 	addi	r2,r2,8
81119f98:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
81119f9c:	1004d43a 	srli	r2,r2,16
81119fa0:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81119fa4:	e0bffd17 	ldw	r2,-12(fp)
81119fa8:	10800917 	ldw	r2,36(r2)
81119fac:	e0fff517 	ldw	r3,-44(fp)
81119fb0:	18bfe32e 	bgeu	r3,r2,81119f40 <__reset+0xfb0f9f40>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
81119fb4:	e0bffd17 	ldw	r2,-12(fp)
81119fb8:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81119fbc:	e0fff417 	ldw	r3,-48(fp)
81119fc0:	18bfdf2e 	bgeu	r3,r2,81119f40 <__reset+0xfb0f9f40>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81119fc4:	0005303a 	rdctl	r2,status
81119fc8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81119fcc:	e0fffc17 	ldw	r3,-16(fp)
81119fd0:	00bfff84 	movi	r2,-2
81119fd4:	1884703a 	and	r2,r3,r2
81119fd8:	1001703a 	wrctl	status,r2
  
  return context;
81119fdc:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
81119fe0:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
81119fe4:	e0bffd17 	ldw	r2,-12(fp)
81119fe8:	10800317 	ldw	r2,12(r2)
81119fec:	10800104 	addi	r2,r2,4
81119ff0:	00c00804 	movi	r3,32
81119ff4:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
81119ff8:	e0bffd17 	ldw	r2,-12(fp)
81119ffc:	10800317 	ldw	r2,12(r2)
8111a000:	e0fffd17 	ldw	r3,-12(fp)
8111a004:	18c00317 	ldw	r3,12(r3)
8111a008:	18c00037 	ldwio	r3,0(r3)
8111a00c:	10c00035 	stwio	r3,0(r2)
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
8111a010:	e0bffe17 	ldw	r2,-8(fp)
8111a014:	10001b26 	beq	r2,zero,8111a084 <alt_msgdma_descriptor_sync_transfer+0x1ac>
8111a018:	e0bfff17 	ldw	r2,-4(fp)
8111a01c:	1000191e 	bne	r2,zero,8111a084 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
8111a020:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
8111a024:	00000d06 	br	8111a05c <alt_msgdma_descriptor_sync_transfer+0x184>
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
8111a028:	01000044 	movi	r4,1
8111a02c:	11171c40 	call	811171c4 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8111a030:	e0bff30b 	ldhu	r2,-52(fp)
8111a034:	1084e230 	cmpltui	r2,r2,5000
8111a038:	1000051e 	bne	r2,zero,8111a050 <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
8111a03c:	012044b4 	movhi	r4,33042
8111a040:	2136ed04 	addi	r4,r4,-9292
8111a044:	11179640 	call	81117964 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8111a048:	00bff084 	movi	r2,-62
8111a04c:	00007b06 	br	8111a23c <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
8111a050:	e0bff30b 	ldhu	r2,-52(fp)
8111a054:	10800044 	addi	r2,r2,1
8111a058:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
8111a05c:	e0bffd17 	ldw	r2,-12(fp)
8111a060:	10c00317 	ldw	r3,12(r2)
8111a064:	e0bffd17 	ldw	r2,-12(fp)
8111a068:	10800417 	ldw	r2,16(r2)
8111a06c:	e1bffe17 	ldw	r6,-8(fp)
8111a070:	100b883a 	mov	r5,r2
8111a074:	1809883a 	mov	r4,r3
8111a078:	11196e40 	call	811196e4 <alt_msgdma_write_standard_descriptor>
8111a07c:	103fea1e 	bne	r2,zero,8111a028 <__reset+0xfb0fa028>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
8111a080:	00001f06 	br	8111a100 <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
8111a084:	e0bffe17 	ldw	r2,-8(fp)
8111a088:	10001b1e 	bne	r2,zero,8111a0f8 <alt_msgdma_descriptor_sync_transfer+0x220>
8111a08c:	e0bfff17 	ldw	r2,-4(fp)
8111a090:	10001926 	beq	r2,zero,8111a0f8 <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
8111a094:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8111a098:	00000d06 	br	8111a0d0 <alt_msgdma_descriptor_sync_transfer+0x1f8>
			dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
8111a09c:	01000044 	movi	r4,1
8111a0a0:	11171c40 	call	811171c4 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8111a0a4:	e0bff30b 	ldhu	r2,-52(fp)
8111a0a8:	1084e230 	cmpltui	r2,r2,5000
8111a0ac:	1000051e 	bne	r2,zero,8111a0c4 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
8111a0b0:	012044b4 	movhi	r4,33042
8111a0b4:	2136fe04 	addi	r4,r4,-9224
8111a0b8:	11179640 	call	81117964 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8111a0bc:	00bff084 	movi	r2,-62
8111a0c0:	00005e06 	br	8111a23c <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
8111a0c4:	e0bff30b 	ldhu	r2,-52(fp)
8111a0c8:	10800044 	addi	r2,r2,1
8111a0cc:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8111a0d0:	e0bffd17 	ldw	r2,-12(fp)
8111a0d4:	10c00317 	ldw	r3,12(r2)
8111a0d8:	e0bffd17 	ldw	r2,-12(fp)
8111a0dc:	10800417 	ldw	r2,16(r2)
8111a0e0:	e1bfff17 	ldw	r6,-4(fp)
8111a0e4:	100b883a 	mov	r5,r2
8111a0e8:	1809883a 	mov	r4,r3
8111a0ec:	11197780 	call	81119778 <alt_msgdma_write_extended_descriptor>
8111a0f0:	103fea1e 	bne	r2,zero,8111a09c <__reset+0xfb0fa09c>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
8111a0f4:	00000206 	br	8111a100 <alt_msgdma_descriptor_sync_transfer+0x228>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
8111a0f8:	00bfffc4 	movi	r2,-1
8111a0fc:	00004f06 	br	8111a23c <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
8111a100:	e0bffd17 	ldw	r2,-12(fp)
8111a104:	10800317 	ldw	r2,12(r2)
8111a108:	10800104 	addi	r2,r2,4
8111a10c:	e0fffd17 	ldw	r3,-12(fp)
8111a110:	19000d17 	ldw	r4,52(r3)
8111a114:	00fff2c4 	movi	r3,-53
8111a118:	20c6703a 	and	r3,r4,r3
8111a11c:	18c00114 	ori	r3,r3,4
8111a120:	10c00035 	stwio	r3,0(r2)
8111a124:	e0bff717 	ldw	r2,-36(fp)
8111a128:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111a12c:	e0bff917 	ldw	r2,-28(fp)
8111a130:	1001703a 	wrctl	status,r2
		(~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
		(~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
	 
	alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
8111a134:	e03ff30d 	sth	zero,-52(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8111a138:	e0bffd17 	ldw	r2,-12(fp)
8111a13c:	10800317 	ldw	r2,12(r2)
8111a140:	10800037 	ldwio	r2,0(r2)
8111a144:	e0bff215 	stw	r2,-56(fp)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
8111a148:	00001106 	br	8111a190 <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
8111a14c:	01000044 	movi	r4,1
8111a150:	11171c40 	call	811171c4 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8111a154:	e0bff30b 	ldhu	r2,-52(fp)
8111a158:	1084e230 	cmpltui	r2,r2,5000
8111a15c:	1000051e 	bne	r2,zero,8111a174 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
8111a160:	012044b4 	movhi	r4,33042
8111a164:	21370f04 	addi	r4,r4,-9156
8111a168:	11179640 	call	81117964 <alt_printf>
			* Now that access to the registers is complete, release the registers
			* semaphore so that other threads can access the registers.
			*/
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
8111a16c:	00bff084 	movi	r2,-62
8111a170:	00003206 	br	8111a23c <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
8111a174:	e0bff30b 	ldhu	r2,-52(fp)
8111a178:	10800044 	addi	r2,r2,1
8111a17c:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8111a180:	e0bffd17 	ldw	r2,-12(fp)
8111a184:	10800317 	ldw	r2,12(r2)
8111a188:	10800037 	ldwio	r2,0(r2)
8111a18c:	e0bff215 	stw	r2,-56(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
8111a190:	e0fff217 	ldw	r3,-56(fp)
8111a194:	e0bff817 	ldw	r2,-32(fp)
8111a198:	1884703a 	and	r2,r3,r2
8111a19c:	1000031e 	bne	r2,zero,8111a1ac <alt_msgdma_descriptor_sync_transfer+0x2d4>
8111a1a0:	e0bff217 	ldw	r2,-56(fp)
8111a1a4:	1080004c 	andi	r2,r2,1
8111a1a8:	103fe81e 	bne	r2,zero,8111a14c <__reset+0xfb0fa14c>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
8111a1ac:	e0fff217 	ldw	r3,-56(fp)
8111a1b0:	e0bff817 	ldw	r2,-32(fp)
8111a1b4:	1884703a 	and	r2,r3,r2
8111a1b8:	10000226 	beq	r2,zero,8111a1c4 <alt_msgdma_descriptor_sync_transfer+0x2ec>
		* Now that access to the registers is complete, release the registers
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        return error;
8111a1bc:	e0bff817 	ldw	r2,-32(fp)
8111a1c0:	00001e06 	br	8111a23c <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
8111a1c4:	e0bffd17 	ldw	r2,-12(fp)
8111a1c8:	10800317 	ldw	r2,12(r2)
8111a1cc:	10800104 	addi	r2,r2,4
8111a1d0:	10800037 	ldwio	r2,0(r2)
8111a1d4:	10800814 	ori	r2,r2,32
8111a1d8:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111a1dc:	0005303a 	rdctl	r2,status
8111a1e0:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111a1e4:	e0fffa17 	ldw	r3,-24(fp)
8111a1e8:	00bfff84 	movi	r2,-2
8111a1ec:	1884703a 	and	r2,r3,r2
8111a1f0:	1001703a 	wrctl	status,r2
  
  return context;
8111a1f4:	e0bffa17 	ldw	r2,-24(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
8111a1f8:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8111a1fc:	e0bffd17 	ldw	r2,-12(fp)
8111a200:	10800317 	ldw	r2,12(r2)
8111a204:	10800104 	addi	r2,r2,4
8111a208:	e0fff617 	ldw	r3,-40(fp)
8111a20c:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
8111a210:	e0bffd17 	ldw	r2,-12(fp)
8111a214:	10800317 	ldw	r2,12(r2)
8111a218:	e0fffd17 	ldw	r3,-12(fp)
8111a21c:	18c00317 	ldw	r3,12(r3)
8111a220:	18c00037 	ldwio	r3,0(r3)
8111a224:	10c00035 	stwio	r3,0(r2)
8111a228:	e0bff717 	ldw	r2,-36(fp)
8111a22c:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111a230:	e0bffb17 	ldw	r2,-20(fp)
8111a234:	1001703a 	wrctl	status,r2
	* Now that access to the registers is complete, release the registers
	* semaphore so that other threads can access the registers.
	*/
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
8111a238:	0005883a 	mov	r2,zero

}
8111a23c:	e037883a 	mov	sp,fp
8111a240:	dfc00117 	ldw	ra,4(sp)
8111a244:	df000017 	ldw	fp,0(sp)
8111a248:	dec00204 	addi	sp,sp,8
8111a24c:	f800283a 	ret

8111a250 <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
8111a250:	defff804 	addi	sp,sp,-32
8111a254:	dfc00715 	stw	ra,28(sp)
8111a258:	df000615 	stw	fp,24(sp)
8111a25c:	df000604 	addi	fp,sp,24
8111a260:	e13ffc15 	stw	r4,-16(fp)
8111a264:	e17ffd15 	stw	r5,-12(fp)
8111a268:	e1bffe15 	stw	r6,-8(fp)
8111a26c:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
8111a270:	e0800217 	ldw	r2,8(fp)
8111a274:	d8800115 	stw	r2,4(sp)
8111a278:	e0bfff17 	ldw	r2,-4(fp)
8111a27c:	d8800015 	stw	r2,0(sp)
8111a280:	e1fffe17 	ldw	r7,-8(fp)
8111a284:	000d883a 	mov	r6,zero
8111a288:	e17ffd17 	ldw	r5,-12(fp)
8111a28c:	e13ffc17 	ldw	r4,-16(fp)
8111a290:	1119a280 	call	81119a28 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
8111a294:	e037883a 	mov	sp,fp
8111a298:	dfc00117 	ldw	ra,4(sp)
8111a29c:	df000017 	ldw	fp,0(sp)
8111a2a0:	dec00204 	addi	sp,sp,8
8111a2a4:	f800283a 	ret

8111a2a8 <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address,
	alt_u32 length,
	alt_u32 control)
{
8111a2a8:	defff804 	addi	sp,sp,-32
8111a2ac:	dfc00715 	stw	ra,28(sp)
8111a2b0:	df000615 	stw	fp,24(sp)
8111a2b4:	df000604 	addi	fp,sp,24
8111a2b8:	e13ffc15 	stw	r4,-16(fp)
8111a2bc:	e17ffd15 	stw	r5,-12(fp)
8111a2c0:	e1bffe15 	stw	r6,-8(fp)
8111a2c4:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
8111a2c8:	e0800217 	ldw	r2,8(fp)
8111a2cc:	d8800115 	stw	r2,4(sp)
8111a2d0:	e0bfff17 	ldw	r2,-4(fp)
8111a2d4:	d8800015 	stw	r2,0(sp)
8111a2d8:	000f883a 	mov	r7,zero
8111a2dc:	e1bffe17 	ldw	r6,-8(fp)
8111a2e0:	e17ffd17 	ldw	r5,-12(fp)
8111a2e4:	e13ffc17 	ldw	r4,-16(fp)
8111a2e8:	1119a280 	call	81119a28 <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
8111a2ec:	e037883a 	mov	sp,fp
8111a2f0:	dfc00117 	ldw	ra,4(sp)
8111a2f4:	df000017 	ldw	fp,0(sp)
8111a2f8:	dec00204 	addi	sp,sp,8
8111a2fc:	f800283a 	ret

8111a300 <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8111a300:	defff804 	addi	sp,sp,-32
8111a304:	dfc00715 	stw	ra,28(sp)
8111a308:	df000615 	stw	fp,24(sp)
8111a30c:	df000604 	addi	fp,sp,24
8111a310:	e13ffc15 	stw	r4,-16(fp)
8111a314:	e17ffd15 	stw	r5,-12(fp)
8111a318:	e1bffe15 	stw	r6,-8(fp)
8111a31c:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
8111a320:	e0800317 	ldw	r2,12(fp)
8111a324:	d8800115 	stw	r2,4(sp)
8111a328:	e0800217 	ldw	r2,8(fp)
8111a32c:	d8800015 	stw	r2,0(sp)
8111a330:	e1ffff17 	ldw	r7,-4(fp)
8111a334:	e1bffe17 	ldw	r6,-8(fp)
8111a338:	e17ffd17 	ldw	r5,-12(fp)
8111a33c:	e13ffc17 	ldw	r4,-16(fp)
8111a340:	1119a280 	call	81119a28 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
8111a344:	e037883a 	mov	sp,fp
8111a348:	dfc00117 	ldw	ra,4(sp)
8111a34c:	df000017 	ldw	fp,0(sp)
8111a350:	dec00204 	addi	sp,sp,8
8111a354:	f800283a 	ret

8111a358 <alt_msgdma_construct_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 write_burst_count, 
	alt_u16 write_stride)
{
8111a358:	defff004 	addi	sp,sp,-64
8111a35c:	dfc00f15 	stw	ra,60(sp)
8111a360:	df000e15 	stw	fp,56(sp)
8111a364:	df000e04 	addi	fp,sp,56
8111a368:	e13ff915 	stw	r4,-28(fp)
8111a36c:	e17ffa15 	stw	r5,-24(fp)
8111a370:	e1bffb15 	stw	r6,-20(fp)
8111a374:	e1fffc15 	stw	r7,-16(fp)
8111a378:	e1000317 	ldw	r4,12(fp)
8111a37c:	e0c00417 	ldw	r3,16(fp)
8111a380:	e0800517 	ldw	r2,20(fp)
8111a384:	e13ffd0d 	sth	r4,-12(fp)
8111a388:	e0fffe05 	stb	r3,-8(fp)
8111a38c:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
8111a390:	e0bffd0b 	ldhu	r2,-12(fp)
8111a394:	e0fffe03 	ldbu	r3,-8(fp)
8111a398:	e13fff0b 	ldhu	r4,-4(fp)
8111a39c:	d9000615 	stw	r4,24(sp)
8111a3a0:	d8000515 	stw	zero,20(sp)
8111a3a4:	d8c00415 	stw	r3,16(sp)
8111a3a8:	d8000315 	stw	zero,12(sp)
8111a3ac:	d8800215 	stw	r2,8(sp)
8111a3b0:	e0800217 	ldw	r2,8(fp)
8111a3b4:	d8800115 	stw	r2,4(sp)
8111a3b8:	e0bffc17 	ldw	r2,-16(fp)
8111a3bc:	d8800015 	stw	r2,0(sp)
8111a3c0:	e1fffb17 	ldw	r7,-20(fp)
8111a3c4:	000d883a 	mov	r6,zero
8111a3c8:	e17ffa17 	ldw	r5,-24(fp)
8111a3cc:	e13ff917 	ldw	r4,-28(fp)
8111a3d0:	1119ab40 	call	81119ab4 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
8111a3d4:	e037883a 	mov	sp,fp
8111a3d8:	dfc00117 	ldw	ra,4(sp)
8111a3dc:	df000017 	ldw	fp,0(sp)
8111a3e0:	dec00204 	addi	sp,sp,8
8111a3e4:	f800283a 	ret

8111a3e8 <alt_msgdma_construct_extended_mm_to_st_descriptor>:
	alt_u32 length,
	alt_u32 control,
	alt_u16 sequence_number,
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
8111a3e8:	defff004 	addi	sp,sp,-64
8111a3ec:	dfc00f15 	stw	ra,60(sp)
8111a3f0:	df000e15 	stw	fp,56(sp)
8111a3f4:	df000e04 	addi	fp,sp,56
8111a3f8:	e13ff915 	stw	r4,-28(fp)
8111a3fc:	e17ffa15 	stw	r5,-24(fp)
8111a400:	e1bffb15 	stw	r6,-20(fp)
8111a404:	e1fffc15 	stw	r7,-16(fp)
8111a408:	e1000317 	ldw	r4,12(fp)
8111a40c:	e0c00417 	ldw	r3,16(fp)
8111a410:	e0800517 	ldw	r2,20(fp)
8111a414:	e13ffd0d 	sth	r4,-12(fp)
8111a418:	e0fffe05 	stb	r3,-8(fp)
8111a41c:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
8111a420:	e0bffd0b 	ldhu	r2,-12(fp)
8111a424:	e0fffe03 	ldbu	r3,-8(fp)
8111a428:	e13fff0b 	ldhu	r4,-4(fp)
8111a42c:	d8000615 	stw	zero,24(sp)
8111a430:	d9000515 	stw	r4,20(sp)
8111a434:	d8000415 	stw	zero,16(sp)
8111a438:	d8c00315 	stw	r3,12(sp)
8111a43c:	d8800215 	stw	r2,8(sp)
8111a440:	e0800217 	ldw	r2,8(fp)
8111a444:	d8800115 	stw	r2,4(sp)
8111a448:	e0bffc17 	ldw	r2,-16(fp)
8111a44c:	d8800015 	stw	r2,0(sp)
8111a450:	000f883a 	mov	r7,zero
8111a454:	e1bffb17 	ldw	r6,-20(fp)
8111a458:	e17ffa17 	ldw	r5,-24(fp)
8111a45c:	e13ff917 	ldw	r4,-28(fp)
8111a460:	1119ab40 	call	81119ab4 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
8111a464:	e037883a 	mov	sp,fp
8111a468:	dfc00117 	ldw	ra,4(sp)
8111a46c:	df000017 	ldw	fp,0(sp)
8111a470:	dec00204 	addi	sp,sp,8
8111a474:	f800283a 	ret

8111a478 <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
8111a478:	deffee04 	addi	sp,sp,-72
8111a47c:	dfc01115 	stw	ra,68(sp)
8111a480:	df001015 	stw	fp,64(sp)
8111a484:	df001004 	addi	fp,sp,64
8111a488:	e13ff715 	stw	r4,-36(fp)
8111a48c:	e17ff815 	stw	r5,-32(fp)
8111a490:	e1bff915 	stw	r6,-28(fp)
8111a494:	e1fffa15 	stw	r7,-24(fp)
8111a498:	e1800417 	ldw	r6,16(fp)
8111a49c:	e1400517 	ldw	r5,20(fp)
8111a4a0:	e1000617 	ldw	r4,24(fp)
8111a4a4:	e0c00717 	ldw	r3,28(fp)
8111a4a8:	e0800817 	ldw	r2,32(fp)
8111a4ac:	e1bffb0d 	sth	r6,-20(fp)
8111a4b0:	e17ffc05 	stb	r5,-16(fp)
8111a4b4:	e13ffd05 	stb	r4,-12(fp)
8111a4b8:	e0fffe0d 	sth	r3,-8(fp)
8111a4bc:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
8111a4c0:	e0bffb0b 	ldhu	r2,-20(fp)
8111a4c4:	e0fffc03 	ldbu	r3,-16(fp)
8111a4c8:	e13ffd03 	ldbu	r4,-12(fp)
8111a4cc:	e17ffe0b 	ldhu	r5,-8(fp)
8111a4d0:	e1bfff0b 	ldhu	r6,-4(fp)
8111a4d4:	d9800615 	stw	r6,24(sp)
8111a4d8:	d9400515 	stw	r5,20(sp)
8111a4dc:	d9000415 	stw	r4,16(sp)
8111a4e0:	d8c00315 	stw	r3,12(sp)
8111a4e4:	d8800215 	stw	r2,8(sp)
8111a4e8:	e0800317 	ldw	r2,12(fp)
8111a4ec:	d8800115 	stw	r2,4(sp)
8111a4f0:	e0800217 	ldw	r2,8(fp)
8111a4f4:	d8800015 	stw	r2,0(sp)
8111a4f8:	e1fffa17 	ldw	r7,-24(fp)
8111a4fc:	e1bff917 	ldw	r6,-28(fp)
8111a500:	e17ff817 	ldw	r5,-32(fp)
8111a504:	e13ff717 	ldw	r4,-36(fp)
8111a508:	1119ab40 	call	81119ab4 <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
8111a50c:	e037883a 	mov	sp,fp
8111a510:	dfc00117 	ldw	ra,4(sp)
8111a514:	df000017 	ldw	fp,0(sp)
8111a518:	dec00204 	addi	sp,sp,8
8111a51c:	f800283a 	ret

8111a520 <alt_msgdma_construct_prefetcher_standard_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8111a520:	defffb04 	addi	sp,sp,-20
8111a524:	df000415 	stw	fp,16(sp)
8111a528:	df000404 	addi	fp,sp,16
8111a52c:	e13ffc15 	stw	r4,-16(fp)
8111a530:	e17ffd15 	stw	r5,-12(fp)
8111a534:	e1bffe15 	stw	r6,-8(fp)
8111a538:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
8111a53c:	e0bffc17 	ldw	r2,-16(fp)
8111a540:	10c01217 	ldw	r3,72(r2)
8111a544:	e0800117 	ldw	r2,4(fp)
8111a548:	18800436 	bltu	r3,r2,8111a55c <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
8111a54c:	e0bffc17 	ldw	r2,-16(fp)
8111a550:	10801703 	ldbu	r2,92(r2)
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
8111a554:	10803fcc 	andi	r2,r2,255
8111a558:	10000226 	beq	r2,zero,8111a564 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
8111a55c:	00bffa84 	movi	r2,-22
8111a560:	00001406 	br	8111a5b4 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
8111a564:	e0bffd17 	ldw	r2,-12(fp)
8111a568:	e0fffe17 	ldw	r3,-8(fp)
8111a56c:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
8111a570:	e0bffd17 	ldw	r2,-12(fp)
8111a574:	e0ffff17 	ldw	r3,-4(fp)
8111a578:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
8111a57c:	e0bffd17 	ldw	r2,-12(fp)
8111a580:	e0c00117 	ldw	r3,4(fp)
8111a584:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
8111a588:	e0fffd17 	ldw	r3,-12(fp)
8111a58c:	e0bffd17 	ldw	r2,-12(fp)
8111a590:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8111a594:	e0c00217 	ldw	r3,8(fp)
8111a598:	00900034 	movhi	r2,16384
8111a59c:	10bfffc4 	addi	r2,r2,-1
8111a5a0:	1884703a 	and	r2,r3,r2
8111a5a4:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
8111a5a8:	e0bffd17 	ldw	r2,-12(fp)
8111a5ac:	10c00715 	stw	r3,28(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
8111a5b0:	0005883a 	mov	r2,zero
}
8111a5b4:	e037883a 	mov	sp,fp
8111a5b8:	df000017 	ldw	fp,0(sp)
8111a5bc:	dec00104 	addi	sp,sp,4
8111a5c0:	f800283a 	ret

8111a5c4 <alt_msgdma_construct_prefetcher_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
8111a5c4:	defff404 	addi	sp,sp,-48
8111a5c8:	df000b15 	stw	fp,44(sp)
8111a5cc:	df000b04 	addi	fp,sp,44
8111a5d0:	e13ff715 	stw	r4,-36(fp)
8111a5d4:	e17ff815 	stw	r5,-32(fp)
8111a5d8:	e1bff915 	stw	r6,-28(fp)
8111a5dc:	e1fffa15 	stw	r7,-24(fp)
8111a5e0:	e1800517 	ldw	r6,20(fp)
8111a5e4:	e1400617 	ldw	r5,24(fp)
8111a5e8:	e1000717 	ldw	r4,28(fp)
8111a5ec:	e0c00817 	ldw	r3,32(fp)
8111a5f0:	e0800917 	ldw	r2,36(fp)
8111a5f4:	e1bffb0d 	sth	r6,-20(fp)
8111a5f8:	e17ffc05 	stb	r5,-16(fp)
8111a5fc:	e13ffd05 	stb	r4,-12(fp)
8111a600:	e0fffe0d 	sth	r3,-8(fp)
8111a604:	e0bfff0d 	sth	r2,-4(fp)
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
8111a608:	e0bff717 	ldw	r2,-36(fp)
8111a60c:	10c01217 	ldw	r3,72(r2)
8111a610:	e0800317 	ldw	r2,12(fp)
8111a614:	18801936 	bltu	r3,r2,8111a67c <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
8111a618:	e13ff717 	ldw	r4,-36(fp)
8111a61c:	20801317 	ldw	r2,76(r4)
8111a620:	20c01417 	ldw	r3,80(r4)
8111a624:	e13ffe0b 	ldhu	r4,-8(fp)
8111a628:	213fffcc 	andi	r4,r4,65535
8111a62c:	2015883a 	mov	r10,r4
8111a630:	0017883a 	mov	r11,zero
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
8111a634:	1ac01136 	bltu	r3,r11,8111a67c <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
8111a638:	58c0011e 	bne	r11,r3,8111a640 <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
8111a63c:	12800f36 	bltu	r2,r10,8111a67c <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8111a640:	e13ff717 	ldw	r4,-36(fp)
8111a644:	20801317 	ldw	r2,76(r4)
8111a648:	20c01417 	ldw	r3,80(r4)
8111a64c:	e13fff0b 	ldhu	r4,-4(fp)
8111a650:	213fffcc 	andi	r4,r4,65535
8111a654:	2011883a 	mov	r8,r4
8111a658:	0013883a 	mov	r9,zero
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
8111a65c:	1a400736 	bltu	r3,r9,8111a67c <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
8111a660:	48c0011e 	bne	r9,r3,8111a668 <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
8111a664:	12000536 	bltu	r2,r8,8111a67c <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
8111a668:	e0bff717 	ldw	r2,-36(fp)
8111a66c:	10801703 	ldbu	r2,92(r2)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8111a670:	10803fcc 	andi	r2,r2,255
8111a674:	10800060 	cmpeqi	r2,r2,1
8111a678:	1000021e 	bne	r2,zero,8111a684 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
8111a67c:	00bffa84 	movi	r2,-22
8111a680:	00003106 	br	8111a748 <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
8111a684:	e0bff817 	ldw	r2,-32(fp)
8111a688:	e0fff917 	ldw	r3,-28(fp)
8111a68c:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
8111a690:	e0bff817 	ldw	r2,-32(fp)
8111a694:	e0fffa17 	ldw	r3,-24(fp)
8111a698:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
8111a69c:	e0bff817 	ldw	r2,-32(fp)
8111a6a0:	e0c00117 	ldw	r3,4(fp)
8111a6a4:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
8111a6a8:	e0bff817 	ldw	r2,-32(fp)
8111a6ac:	e0c00217 	ldw	r3,8(fp)
8111a6b0:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
8111a6b4:	e0bff817 	ldw	r2,-32(fp)
8111a6b8:	e0c00317 	ldw	r3,12(fp)
8111a6bc:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
8111a6c0:	e0bff817 	ldw	r2,-32(fp)
8111a6c4:	e0fffb0b 	ldhu	r3,-20(fp)
8111a6c8:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
8111a6cc:	e0bff817 	ldw	r2,-32(fp)
8111a6d0:	e0fffc03 	ldbu	r3,-16(fp)
8111a6d4:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
8111a6d8:	e0bff817 	ldw	r2,-32(fp)
8111a6dc:	e0fffd03 	ldbu	r3,-12(fp)
8111a6e0:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
8111a6e4:	e0bff817 	ldw	r2,-32(fp)
8111a6e8:	e0fffe0b 	ldhu	r3,-8(fp)
8111a6ec:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
8111a6f0:	e0bff817 	ldw	r2,-32(fp)
8111a6f4:	e0ffff0b 	ldhu	r3,-4(fp)
8111a6f8:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
	node_addr.u64 = (uintptr_t)descriptor;
8111a6fc:	e0bff817 	ldw	r2,-32(fp)
8111a700:	1019883a 	mov	r12,r2
8111a704:	001b883a 	mov	r13,zero
8111a708:	e33ff515 	stw	r12,-44(fp)
8111a70c:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
8111a710:	e0fff517 	ldw	r3,-44(fp)
8111a714:	e0bff817 	ldw	r2,-32(fp)
8111a718:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
8111a71c:	e0fff617 	ldw	r3,-40(fp)
8111a720:	e0bff817 	ldw	r2,-32(fp)
8111a724:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8111a728:	e0c00417 	ldw	r3,16(fp)
8111a72c:	00900034 	movhi	r2,16384
8111a730:	10bfffc4 	addi	r2,r2,-1
8111a734:	1884703a 	and	r2,r3,r2
8111a738:	10e00034 	orhi	r3,r2,32768
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
8111a73c:	e0bff817 	ldw	r2,-32(fp)
8111a740:	10c00f15 	stw	r3,60(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
8111a744:	0005883a 	mov	r2,zero
}
8111a748:	e037883a 	mov	sp,fp
8111a74c:	df000017 	ldw	fp,0(sp)
8111a750:	dec00104 	addi	sp,sp,4
8111a754:	f800283a 	ret

8111a758 <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address,
	alt_u32 write_address,
	alt_u32 length,
	alt_u32 control)
{
8111a758:	defff804 	addi	sp,sp,-32
8111a75c:	dfc00715 	stw	ra,28(sp)
8111a760:	df000615 	stw	fp,24(sp)
8111a764:	df000604 	addi	fp,sp,24
8111a768:	e13ffc15 	stw	r4,-16(fp)
8111a76c:	e17ffd15 	stw	r5,-12(fp)
8111a770:	e1bffe15 	stw	r6,-8(fp)
8111a774:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
8111a778:	e0800317 	ldw	r2,12(fp)
8111a77c:	d8800115 	stw	r2,4(sp)
8111a780:	e0800217 	ldw	r2,8(fp)
8111a784:	d8800015 	stw	r2,0(sp)
8111a788:	e1ffff17 	ldw	r7,-4(fp)
8111a78c:	e1bffe17 	ldw	r6,-8(fp)
8111a790:	e17ffd17 	ldw	r5,-12(fp)
8111a794:	e13ffc17 	ldw	r4,-16(fp)
8111a798:	111a5200 	call	8111a520 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, write_address, length, control);
}
8111a79c:	e037883a 	mov	sp,fp
8111a7a0:	dfc00117 	ldw	ra,4(sp)
8111a7a4:	df000017 	ldw	fp,0(sp)
8111a7a8:	dec00204 	addi	sp,sp,8
8111a7ac:	f800283a 	ret

8111a7b0 <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8111a7b0:	defff804 	addi	sp,sp,-32
8111a7b4:	dfc00715 	stw	ra,28(sp)
8111a7b8:	df000615 	stw	fp,24(sp)
8111a7bc:	df000604 	addi	fp,sp,24
8111a7c0:	e13ffc15 	stw	r4,-16(fp)
8111a7c4:	e17ffd15 	stw	r5,-12(fp)
8111a7c8:	e1bffe15 	stw	r6,-8(fp)
8111a7cc:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
8111a7d0:	e0800217 	ldw	r2,8(fp)
8111a7d4:	d8800115 	stw	r2,4(sp)
8111a7d8:	e0bfff17 	ldw	r2,-4(fp)
8111a7dc:	d8800015 	stw	r2,0(sp)
8111a7e0:	e1fffe17 	ldw	r7,-8(fp)
8111a7e4:	000d883a 	mov	r6,zero
8111a7e8:	e17ffd17 	ldw	r5,-12(fp)
8111a7ec:	e13ffc17 	ldw	r4,-16(fp)
8111a7f0:	111a5200 	call	8111a520 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		0, write_address, length, control);
}
8111a7f4:	e037883a 	mov	sp,fp
8111a7f8:	dfc00117 	ldw	ra,4(sp)
8111a7fc:	df000017 	ldw	fp,0(sp)
8111a800:	dec00204 	addi	sp,sp,8
8111a804:	f800283a 	ret

8111a808 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 read_address, 
	alt_u32 length, 
	alt_u32 control)
{
8111a808:	defff804 	addi	sp,sp,-32
8111a80c:	dfc00715 	stw	ra,28(sp)
8111a810:	df000615 	stw	fp,24(sp)
8111a814:	df000604 	addi	fp,sp,24
8111a818:	e13ffc15 	stw	r4,-16(fp)
8111a81c:	e17ffd15 	stw	r5,-12(fp)
8111a820:	e1bffe15 	stw	r6,-8(fp)
8111a824:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
8111a828:	e0800217 	ldw	r2,8(fp)
8111a82c:	d8800115 	stw	r2,4(sp)
8111a830:	e0bfff17 	ldw	r2,-4(fp)
8111a834:	d8800015 	stw	r2,0(sp)
8111a838:	000f883a 	mov	r7,zero
8111a83c:	e1bffe17 	ldw	r6,-8(fp)
8111a840:	e17ffd17 	ldw	r5,-12(fp)
8111a844:	e13ffc17 	ldw	r4,-16(fp)
8111a848:	111a5200 	call	8111a520 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, 0, length, control);
}
8111a84c:	e037883a 	mov	sp,fp
8111a850:	dfc00117 	ldw	ra,4(sp)
8111a854:	df000017 	ldw	fp,0(sp)
8111a858:	dec00204 	addi	sp,sp,8
8111a85c:	f800283a 	ret

8111a860 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number,
	alt_u8 write_burst_count,
	alt_u16 write_stride)
{
8111a860:	deffee04 	addi	sp,sp,-72
8111a864:	dfc01115 	stw	ra,68(sp)
8111a868:	df001015 	stw	fp,64(sp)
8111a86c:	df001004 	addi	fp,sp,64
8111a870:	e13ff915 	stw	r4,-28(fp)
8111a874:	e17ffa15 	stw	r5,-24(fp)
8111a878:	e1bffb15 	stw	r6,-20(fp)
8111a87c:	e1fffc15 	stw	r7,-16(fp)
8111a880:	e1000417 	ldw	r4,16(fp)
8111a884:	e0c00517 	ldw	r3,20(fp)
8111a888:	e0800617 	ldw	r2,24(fp)
8111a88c:	e13ffd0d 	sth	r4,-12(fp)
8111a890:	e0fffe05 	stb	r3,-8(fp)
8111a894:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
8111a898:	e0bffd0b 	ldhu	r2,-12(fp)
8111a89c:	e0fffe03 	ldbu	r3,-8(fp)
8111a8a0:	e13fff0b 	ldhu	r4,-4(fp)
8111a8a4:	d9000815 	stw	r4,32(sp)
8111a8a8:	d8000715 	stw	zero,28(sp)
8111a8ac:	d8c00615 	stw	r3,24(sp)
8111a8b0:	d8000515 	stw	zero,20(sp)
8111a8b4:	d8800415 	stw	r2,16(sp)
8111a8b8:	e0800317 	ldw	r2,12(fp)
8111a8bc:	d8800315 	stw	r2,12(sp)
8111a8c0:	e0800217 	ldw	r2,8(fp)
8111a8c4:	d8800215 	stw	r2,8(sp)
8111a8c8:	e0bffc17 	ldw	r2,-16(fp)
8111a8cc:	d8800115 	stw	r2,4(sp)
8111a8d0:	e0bffb17 	ldw	r2,-20(fp)
8111a8d4:	d8800015 	stw	r2,0(sp)
8111a8d8:	000f883a 	mov	r7,zero
8111a8dc:	000d883a 	mov	r6,zero
8111a8e0:	e17ffa17 	ldw	r5,-24(fp)
8111a8e4:	e13ff917 	ldw	r4,-28(fp)
8111a8e8:	111a5c40 	call	8111a5c4 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
			sequence_number, 0, write_burst_count, 0, write_stride);
}
8111a8ec:	e037883a 	mov	sp,fp
8111a8f0:	dfc00117 	ldw	ra,4(sp)
8111a8f4:	df000017 	ldw	fp,0(sp)
8111a8f8:	dec00204 	addi	sp,sp,8
8111a8fc:	f800283a 	ret

8111a900 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
8111a900:	deffee04 	addi	sp,sp,-72
8111a904:	dfc01115 	stw	ra,68(sp)
8111a908:	df001015 	stw	fp,64(sp)
8111a90c:	df001004 	addi	fp,sp,64
8111a910:	e13ff915 	stw	r4,-28(fp)
8111a914:	e17ffa15 	stw	r5,-24(fp)
8111a918:	e1bffb15 	stw	r6,-20(fp)
8111a91c:	e1fffc15 	stw	r7,-16(fp)
8111a920:	e1000417 	ldw	r4,16(fp)
8111a924:	e0c00517 	ldw	r3,20(fp)
8111a928:	e0800617 	ldw	r2,24(fp)
8111a92c:	e13ffd0d 	sth	r4,-12(fp)
8111a930:	e0fffe05 	stb	r3,-8(fp)
8111a934:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
8111a938:	e0bffd0b 	ldhu	r2,-12(fp)
8111a93c:	e0fffe03 	ldbu	r3,-8(fp)
8111a940:	e13fff0b 	ldhu	r4,-4(fp)
8111a944:	d8000815 	stw	zero,32(sp)
8111a948:	d9000715 	stw	r4,28(sp)
8111a94c:	d8000615 	stw	zero,24(sp)
8111a950:	d8c00515 	stw	r3,20(sp)
8111a954:	d8800415 	stw	r2,16(sp)
8111a958:	e0800317 	ldw	r2,12(fp)
8111a95c:	d8800315 	stw	r2,12(sp)
8111a960:	e0800217 	ldw	r2,8(fp)
8111a964:	d8800215 	stw	r2,8(sp)
8111a968:	d8000115 	stw	zero,4(sp)
8111a96c:	d8000015 	stw	zero,0(sp)
8111a970:	e1fffc17 	ldw	r7,-16(fp)
8111a974:	e1bffb17 	ldw	r6,-20(fp)
8111a978:	e17ffa17 	ldw	r5,-24(fp)
8111a97c:	e13ff917 	ldw	r4,-28(fp)
8111a980:	111a5c40 	call	8111a5c4 <alt_msgdma_construct_prefetcher_extended_descriptor>
    		read_address_high, read_address_low, 0, 0, length, control, 
			sequence_number, read_burst_count, 0, read_stride, 0);
}
8111a984:	e037883a 	mov	sp,fp
8111a988:	dfc00117 	ldw	ra,4(sp)
8111a98c:	df000017 	ldw	fp,0(sp)
8111a990:	dec00204 	addi	sp,sp,8
8111a994:	f800283a 	ret

8111a998 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
	alt_u16 sequence_number,
	alt_u8 read_burst_count,
	alt_u8 write_burst_count, 
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
8111a998:	deffec04 	addi	sp,sp,-80
8111a99c:	dfc01315 	stw	ra,76(sp)
8111a9a0:	df001215 	stw	fp,72(sp)
8111a9a4:	df001204 	addi	fp,sp,72
8111a9a8:	e13ff715 	stw	r4,-36(fp)
8111a9ac:	e17ff815 	stw	r5,-32(fp)
8111a9b0:	e1bff915 	stw	r6,-28(fp)
8111a9b4:	e1fffa15 	stw	r7,-24(fp)
8111a9b8:	e1800617 	ldw	r6,24(fp)
8111a9bc:	e1400717 	ldw	r5,28(fp)
8111a9c0:	e1000817 	ldw	r4,32(fp)
8111a9c4:	e0c00917 	ldw	r3,36(fp)
8111a9c8:	e0800a17 	ldw	r2,40(fp)
8111a9cc:	e1bffb0d 	sth	r6,-20(fp)
8111a9d0:	e17ffc05 	stb	r5,-16(fp)
8111a9d4:	e13ffd05 	stb	r4,-12(fp)
8111a9d8:	e0fffe0d 	sth	r3,-8(fp)
8111a9dc:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
8111a9e0:	e0bffb0b 	ldhu	r2,-20(fp)
8111a9e4:	e0fffc03 	ldbu	r3,-16(fp)
8111a9e8:	e13ffd03 	ldbu	r4,-12(fp)
8111a9ec:	e17ffe0b 	ldhu	r5,-8(fp)
8111a9f0:	e1bfff0b 	ldhu	r6,-4(fp)
8111a9f4:	d9800815 	stw	r6,32(sp)
8111a9f8:	d9400715 	stw	r5,28(sp)
8111a9fc:	d9000615 	stw	r4,24(sp)
8111aa00:	d8c00515 	stw	r3,20(sp)
8111aa04:	d8800415 	stw	r2,16(sp)
8111aa08:	e0800517 	ldw	r2,20(fp)
8111aa0c:	d8800315 	stw	r2,12(sp)
8111aa10:	e0800417 	ldw	r2,16(fp)
8111aa14:	d8800215 	stw	r2,8(sp)
8111aa18:	e0800317 	ldw	r2,12(fp)
8111aa1c:	d8800115 	stw	r2,4(sp)
8111aa20:	e0800217 	ldw	r2,8(fp)
8111aa24:	d8800015 	stw	r2,0(sp)
8111aa28:	e1fffa17 	ldw	r7,-24(fp)
8111aa2c:	e1bff917 	ldw	r6,-28(fp)
8111aa30:	e17ff817 	ldw	r5,-32(fp)
8111aa34:	e13ff717 	ldw	r4,-36(fp)
8111aa38:	111a5c40 	call	8111a5c4 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
			write_address_low, length, control, sequence_number, 
			read_burst_count, write_burst_count, read_stride, write_stride);

}
8111aa3c:	e037883a 	mov	sp,fp
8111aa40:	dfc00117 	ldw	ra,4(sp)
8111aa44:	df000017 	ldw	fp,0(sp)
8111aa48:	dec00204 	addi	sp,sp,8
8111aa4c:	f800283a 	ret

8111aa50 <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
	alt_msgdma_prefetcher_standard_descriptor** list,
	alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
8111aa50:	defffc04 	addi	sp,sp,-16
8111aa54:	df000315 	stw	fp,12(sp)
8111aa58:	df000304 	addi	fp,sp,12
8111aa5c:	e13ffe15 	stw	r4,-8(fp)
8111aa60:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	
	if (descriptor == NULL)
8111aa64:	e0bfff17 	ldw	r2,-4(fp)
8111aa68:	1000021e 	bne	r2,zero,8111aa74 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
8111aa6c:	00bffa84 	movi	r2,-22
8111aa70:	00002f06 	br	8111ab30 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (descriptor->next_desc_ptr != (alt_u32)descriptor)
8111aa74:	e0bfff17 	ldw	r2,-4(fp)
8111aa78:	10c00317 	ldw	r3,12(r2)
8111aa7c:	e0bfff17 	ldw	r2,-4(fp)
8111aa80:	18800226 	beq	r3,r2,8111aa8c <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
8111aa84:	00bffa84 	movi	r2,-22
8111aa88:	00002906 	br	8111ab30 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == NULL)
8111aa8c:	e0bffe17 	ldw	r2,-8(fp)
8111aa90:	10800017 	ldw	r2,0(r2)
8111aa94:	1000051e 	bne	r2,zero,8111aaac <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
	{
		*list = descriptor;  /* make this root-node if list is empty */
8111aa98:	e0bffe17 	ldw	r2,-8(fp)
8111aa9c:	e0ffff17 	ldw	r3,-4(fp)
8111aaa0:	10c00015 	stw	r3,0(r2)
		return 0;  /* successfully added */
8111aaa4:	0005883a 	mov	r2,zero
8111aaa8:	00002106 	br	8111ab30 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == descriptor)
8111aaac:	e0bffe17 	ldw	r2,-8(fp)
8111aab0:	10c00017 	ldw	r3,0(r2)
8111aab4:	e0bfff17 	ldw	r2,-4(fp)
8111aab8:	1880021e 	bne	r3,r2,8111aac4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
8111aabc:	00bffa84 	movi	r2,-22
8111aac0:	00001b06 	br	8111ab30 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
8111aac4:	e0bffe17 	ldw	r2,-8(fp)
8111aac8:	10800017 	ldw	r2,0(r2)
8111aacc:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
8111aad0:	00000906 	br	8111aaf8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
8111aad4:	e0bffd17 	ldw	r2,-12(fp)
8111aad8:	10c00317 	ldw	r3,12(r2)
8111aadc:	e0bfff17 	ldw	r2,-4(fp)
8111aae0:	1880021e 	bne	r3,r2,8111aaec <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
8111aae4:	00bffa84 	movi	r2,-22
8111aae8:	00001106 	br	8111ab30 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
8111aaec:	e0bffd17 	ldw	r2,-12(fp)
8111aaf0:	10800317 	ldw	r2,12(r2)
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		last_descr_ptr = 
8111aaf4:	e0bffd15 	stw	r2,-12(fp)
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
8111aaf8:	e0bffd17 	ldw	r2,-12(fp)
8111aafc:	10800317 	ldw	r2,12(r2)
8111ab00:	e0fffe17 	ldw	r3,-8(fp)
8111ab04:	18c00017 	ldw	r3,0(r3)
8111ab08:	10fff21e 	bne	r2,r3,8111aad4 <__reset+0xfb0faad4>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* add this descriptor to end of list */
	last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
8111ab0c:	e0ffff17 	ldw	r3,-4(fp)
8111ab10:	e0bffd17 	ldw	r2,-12(fp)
8111ab14:	10c00315 	stw	r3,12(r2)
	/* ensure new last pointer points the start of the list */
	descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
8111ab18:	e0bffe17 	ldw	r2,-8(fp)
8111ab1c:	10800017 	ldw	r2,0(r2)
8111ab20:	1007883a 	mov	r3,r2
8111ab24:	e0bfff17 	ldw	r2,-4(fp)
8111ab28:	10c00315 	stw	r3,12(r2)
	return 0; /* successfully added */
8111ab2c:	0005883a 	mov	r2,zero
}
8111ab30:	e037883a 	mov	sp,fp
8111ab34:	df000017 	ldw	fp,0(sp)
8111ab38:	dec00104 	addi	sp,sp,4
8111ab3c:	f800283a 	ret

8111ab40 <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
	alt_msgdma_prefetcher_extended_descriptor** list,
	alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
8111ab40:	defff804 	addi	sp,sp,-32
8111ab44:	df000715 	stw	fp,28(sp)
8111ab48:	df000704 	addi	fp,sp,28
8111ab4c:	e13ffe15 	stw	r4,-8(fp)
8111ab50:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	msgdma_addr64 root_node_addr, next_node_addr;
	
	if (descriptor == NULL)
8111ab54:	e13fff17 	ldw	r4,-4(fp)
8111ab58:	2000021e 	bne	r4,zero,8111ab64 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
8111ab5c:	00bffa84 	movi	r2,-22
8111ab60:	00005906 	br	8111acc8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
8111ab64:	e13fff17 	ldw	r4,-4(fp)
8111ab68:	2015883a 	mov	r10,r4
8111ab6c:	0017883a 	mov	r11,zero
8111ab70:	e2bffc15 	stw	r10,-16(fp)
8111ab74:	e2fffd15 	stw	r11,-12(fp)
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
8111ab78:	e13fff17 	ldw	r4,-4(fp)
8111ab7c:	21400317 	ldw	r5,12(r4)
8111ab80:	e13ffc17 	ldw	r4,-16(fp)
8111ab84:	29000626 	beq	r5,r4,8111aba0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
8111ab88:	e13fff17 	ldw	r4,-4(fp)
8111ab8c:	21400b17 	ldw	r5,44(r4)
8111ab90:	e13ffd17 	ldw	r4,-12(fp)
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
8111ab94:	29000226 	beq	r5,r4,8111aba0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
8111ab98:	00bffa84 	movi	r2,-22
8111ab9c:	00004a06 	br	8111acc8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	if (*list == NULL)
8111aba0:	e13ffe17 	ldw	r4,-8(fp)
8111aba4:	21000017 	ldw	r4,0(r4)
8111aba8:	2000051e 	bne	r4,zero,8111abc0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
	{
		*list = descriptor;  /* make this the root-node if list is empty */
8111abac:	e0bffe17 	ldw	r2,-8(fp)
8111abb0:	e0ffff17 	ldw	r3,-4(fp)
8111abb4:	10c00015 	stw	r3,0(r2)
		return 0;
8111abb8:	0005883a 	mov	r2,zero
8111abbc:	00004206 	br	8111acc8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	if (*list == descriptor)
8111abc0:	e13ffe17 	ldw	r4,-8(fp)
8111abc4:	21400017 	ldw	r5,0(r4)
8111abc8:	e13fff17 	ldw	r4,-4(fp)
8111abcc:	2900021e 	bne	r5,r4,8111abd8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
8111abd0:	00bffa84 	movi	r2,-22
8111abd4:	00003c06 	br	8111acc8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
8111abd8:	e13ffe17 	ldw	r4,-8(fp)
8111abdc:	21000017 	ldw	r4,0(r4)
8111abe0:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
8111abe4:	e13ffe17 	ldw	r4,-8(fp)
8111abe8:	21000017 	ldw	r4,0(r4)
8111abec:	2011883a 	mov	r8,r4
8111abf0:	0013883a 	mov	r9,zero
8111abf4:	e23ffa15 	stw	r8,-24(fp)
8111abf8:	e27ffb15 	stw	r9,-20(fp)
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8111abfc:	00001806 	br	8111ac60 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* first check if descriptor already in the list */
		next_node_addr.u64 = (uintptr_t)descriptor;
8111ac00:	e13fff17 	ldw	r4,-4(fp)
8111ac04:	200d883a 	mov	r6,r4
8111ac08:	000f883a 	mov	r7,zero
8111ac0c:	e1bffc15 	stw	r6,-16(fp)
8111ac10:	e1fffd15 	stw	r7,-12(fp)
		if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
8111ac14:	e13ff917 	ldw	r4,-28(fp)
8111ac18:	21400317 	ldw	r5,12(r4)
8111ac1c:	e13ffc17 	ldw	r4,-16(fp)
8111ac20:	2900061e 	bne	r5,r4,8111ac3c <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
			&& (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
8111ac24:	e13ff917 	ldw	r4,-28(fp)
8111ac28:	21400b17 	ldw	r5,44(r4)
8111ac2c:	e13ffd17 	ldw	r4,-12(fp)
8111ac30:	2900021e 	bne	r5,r4,8111ac3c <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
8111ac34:	00bffa84 	movi	r2,-22
8111ac38:	00002306 	br	8111acc8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
8111ac3c:	e13ff917 	ldw	r4,-28(fp)
8111ac40:	21000317 	ldw	r4,12(r4)
8111ac44:	e13ffc15 	stw	r4,-16(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
8111ac48:	e13ff917 	ldw	r4,-28(fp)
8111ac4c:	21000b17 	ldw	r4,44(r4)
8111ac50:	e13ffd15 	stw	r4,-12(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
8111ac54:	e13ffc17 	ldw	r4,-16(fp)
8111ac58:	e17ffd17 	ldw	r5,-12(fp)
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
8111ac5c:	e13ff915 	stw	r4,-28(fp)
	last_descr_ptr = *list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8111ac60:	e13ff917 	ldw	r4,-28(fp)
8111ac64:	21400317 	ldw	r5,12(r4)
8111ac68:	e13ffa17 	ldw	r4,-24(fp)
8111ac6c:	29000426 	beq	r5,r4,8111ac80 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x140>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
8111ac70:	e13ff917 	ldw	r4,-28(fp)
8111ac74:	21400b17 	ldw	r5,44(r4)
8111ac78:	e13ffb17 	ldw	r4,-20(fp)
8111ac7c:	293fe01e 	bne	r5,r4,8111ac00 <__reset+0xfb0fac00>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* add this descriptor to end of list */
	next_node_addr.u64 = (uintptr_t)descriptor;
8111ac80:	e13fff17 	ldw	r4,-4(fp)
8111ac84:	2005883a 	mov	r2,r4
8111ac88:	0007883a 	mov	r3,zero
8111ac8c:	e0bffc15 	stw	r2,-16(fp)
8111ac90:	e0fffd15 	stw	r3,-12(fp)
	last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
8111ac94:	e0fffc17 	ldw	r3,-16(fp)
8111ac98:	e0bff917 	ldw	r2,-28(fp)
8111ac9c:	10c00315 	stw	r3,12(r2)
	last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
8111aca0:	e0fffd17 	ldw	r3,-12(fp)
8111aca4:	e0bff917 	ldw	r2,-28(fp)
8111aca8:	10c00b15 	stw	r3,44(r2)
	/* ensure new last pointer points the beginning of the list */
	descriptor->next_desc_ptr_low = root_node_addr.u32[0];
8111acac:	e0fffa17 	ldw	r3,-24(fp)
8111acb0:	e0bfff17 	ldw	r2,-4(fp)
8111acb4:	10c00315 	stw	r3,12(r2)
	descriptor->next_desc_ptr_high = root_node_addr.u32[1];
8111acb8:	e0fffb17 	ldw	r3,-20(fp)
8111acbc:	e0bfff17 	ldw	r2,-4(fp)
8111acc0:	10c00b15 	stw	r3,44(r2)
	return 0;
8111acc4:	0005883a 	mov	r2,zero
}
8111acc8:	e037883a 	mov	sp,fp
8111accc:	df000017 	ldw	fp,0(sp)
8111acd0:	dec00104 	addi	sp,sp,4
8111acd4:	f800283a 	ret

8111acd8 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
	alt_msgdma_prefetcher_standard_descriptor *list)
{
8111acd8:	defffc04 	addi	sp,sp,-16
8111acdc:	df000315 	stw	fp,12(sp)
8111ace0:	df000304 	addi	fp,sp,12
8111ace4:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
8111ace8:	e03ffe15 	stw	zero,-8(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	if (list == NULL)
8111acec:	e0bfff17 	ldw	r2,-4(fp)
8111acf0:	1000021e 	bne	r2,zero,8111acfc <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
8111acf4:	00bffa84 	movi	r2,-22
8111acf8:	00001906 	br	8111ad60 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x88>
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
8111acfc:	e0bfff17 	ldw	r2,-4(fp)
8111ad00:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
8111ad04:	00000a06 	br	8111ad30 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x58>
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
8111ad08:	e0bffd17 	ldw	r2,-12(fp)
8111ad0c:	10800717 	ldw	r2,28(r2)
8111ad10:	e0bffe15 	stw	r2,-8(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8111ad14:	e0bffe17 	ldw	r2,-8(fp)
8111ad18:	10d00034 	orhi	r3,r2,16384
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
8111ad1c:	e0bffd17 	ldw	r2,-12(fp)
8111ad20:	10c00715 	stw	r3,28(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
8111ad24:	e0bffd17 	ldw	r2,-12(fp)
8111ad28:	10800317 	ldw	r2,12(r2)
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
8111ad2c:	e0bffd15 	stw	r2,-12(fp)
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
8111ad30:	e0bffd17 	ldw	r2,-12(fp)
8111ad34:	10c00317 	ldw	r3,12(r2)
8111ad38:	e0bfff17 	ldw	r2,-4(fp)
8111ad3c:	18bff21e 	bne	r3,r2,8111ad08 <__reset+0xfb0fad08>
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
8111ad40:	e0bffd17 	ldw	r2,-12(fp)
8111ad44:	10800717 	ldw	r2,28(r2)
8111ad48:	e0bffe15 	stw	r2,-8(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8111ad4c:	e0bffe17 	ldw	r2,-8(fp)
8111ad50:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
8111ad54:	e0bffd17 	ldw	r2,-12(fp)
8111ad58:	10c00715 	stw	r3,28(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	
	return 0;
8111ad5c:	0005883a 	mov	r2,zero
}
8111ad60:	e037883a 	mov	sp,fp
8111ad64:	df000017 	ldw	fp,0(sp)
8111ad68:	dec00104 	addi	sp,sp,4
8111ad6c:	f800283a 	ret

8111ad70 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
	alt_msgdma_prefetcher_extended_descriptor *list)
{
8111ad70:	defff804 	addi	sp,sp,-32
8111ad74:	df000715 	stw	fp,28(sp)
8111ad78:	df000704 	addi	fp,sp,28
8111ad7c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
8111ad80:	e03ffa15 	stw	zero,-24(fp)
	msgdma_addr64 root_node_addr, next_node_addr;
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	
	if (list == NULL)
8111ad84:	e13fff17 	ldw	r4,-4(fp)
8111ad88:	2000021e 	bne	r4,zero,8111ad94 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
8111ad8c:	00bffa84 	movi	r2,-22
8111ad90:	00002806 	br	8111ae34 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xc4>
	}
	
	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
8111ad94:	e13fff17 	ldw	r4,-4(fp)
8111ad98:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;
8111ad9c:	e13fff17 	ldw	r4,-4(fp)
8111ada0:	2005883a 	mov	r2,r4
8111ada4:	0007883a 	mov	r3,zero
8111ada8:	e0bffb15 	stw	r2,-20(fp)
8111adac:	e0fffc15 	stw	r3,-16(fp)

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8111adb0:	00001006 	br	8111adf4 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x84>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
8111adb4:	e0bff917 	ldw	r2,-28(fp)
8111adb8:	10800f17 	ldw	r2,60(r2)
8111adbc:	e0bffa15 	stw	r2,-24(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8111adc0:	e0bffa17 	ldw	r2,-24(fp)
8111adc4:	10d00034 	orhi	r3,r2,16384
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
8111adc8:	e0bff917 	ldw	r2,-28(fp)
8111adcc:	10c00f15 	stw	r3,60(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
8111add0:	e0bff917 	ldw	r2,-28(fp)
8111add4:	10800317 	ldw	r2,12(r2)
8111add8:	e0bffd15 	stw	r2,-12(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
8111addc:	e0bff917 	ldw	r2,-28(fp)
8111ade0:	10800b17 	ldw	r2,44(r2)
8111ade4:	e0bffe15 	stw	r2,-8(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
8111ade8:	e0bffd17 	ldw	r2,-12(fp)
8111adec:	e0fffe17 	ldw	r3,-8(fp)
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
8111adf0:	e0bff915 	stw	r2,-28(fp)
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8111adf4:	e0bff917 	ldw	r2,-28(fp)
8111adf8:	10c00317 	ldw	r3,12(r2)
8111adfc:	e0bffb17 	ldw	r2,-20(fp)
8111ae00:	18800426 	beq	r3,r2,8111ae14 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
8111ae04:	e0bff917 	ldw	r2,-28(fp)
8111ae08:	10c00b17 	ldw	r3,44(r2)
8111ae0c:	e0bffc17 	ldw	r2,-16(fp)
8111ae10:	18bfe81e 	bne	r3,r2,8111adb4 <__reset+0xfb0fadb4>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
8111ae14:	e0bff917 	ldw	r2,-28(fp)
8111ae18:	10800f17 	ldw	r2,60(r2)
8111ae1c:	e0bffa15 	stw	r2,-24(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8111ae20:	e0bffa17 	ldw	r2,-24(fp)
8111ae24:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
8111ae28:	e0bff917 	ldw	r2,-28(fp)
8111ae2c:	10c00f15 	stw	r3,60(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	return 0;
8111ae30:	0005883a 	mov	r2,zero
}
8111ae34:	e037883a 	mov	sp,fp
8111ae38:	df000017 	ldw	fp,0(sp)
8111ae3c:	dec00104 	addi	sp,sp,4
8111ae40:	f800283a 	ret

8111ae44 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
	alt_msgdma_dev *dev,
	alt_u64  list_addr,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
8111ae44:	deffef04 	addi	sp,sp,-68
8111ae48:	df001015 	stw	fp,64(sp)
8111ae4c:	df001004 	addi	fp,sp,64
8111ae50:	e13ffb15 	stw	r4,-20(fp)
8111ae54:	e17ffc15 	stw	r5,-16(fp)
8111ae58:	e1bffd15 	stw	r6,-12(fp)
8111ae5c:	3807883a 	mov	r3,r7
8111ae60:	e0800117 	ldw	r2,4(fp)
8111ae64:	e0fffe05 	stb	r3,-8(fp)
8111ae68:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 prefetcher_ctl = 0;
8111ae6c:	e03ff015 	stw	zero,-64(fp)
	alt_u32 dispatcher_ctl = 0;
8111ae70:	e03ff115 	stw	zero,-60(fp)
	alt_irq_context context = 0;
8111ae74:	e03ff215 	stw	zero,-56(fp)
	
	/* use helper struct to get easy access to hi/low address */
	msgdma_addr64 root_node_addr;
	root_node_addr.u64 = list_addr;  
8111ae78:	e0bffc17 	ldw	r2,-16(fp)
8111ae7c:	e0bff915 	stw	r2,-28(fp)
8111ae80:	e0bffd17 	ldw	r2,-12(fp)
8111ae84:	e0bffa15 	stw	r2,-24(fp)
	 * semaphore. This ensures that accessing registers is thread-safe.
	 */
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
8111ae88:	e0bffb17 	ldw	r2,-20(fp)
8111ae8c:	10800617 	ldw	r2,24(r2)
8111ae90:	10800037 	ldwio	r2,0(r2)
8111ae94:	e0bff015 	stw	r2,-64(fp)
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
8111ae98:	e0bff017 	ldw	r2,-64(fp)
8111ae9c:	1080004c 	andi	r2,r2,1
8111aea0:	10000226 	beq	r2,zero,8111aeac <alt_msgdma_start_prefetcher_with_list_addr+0x68>
		/* release the registers semaphore */
		ALT_SEM_POST (dev->regs_lock);
		return -EBUSY;
8111aea4:	00bffc04 	movi	r2,-16
8111aea8:	00009206 	br	8111b0f4 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
	}
		
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	   read or write masters  */
	/* stop issuing more descriptors */
	dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8111aeac:	00800804 	movi	r2,32
8111aeb0:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111aeb4:	0005303a 	rdctl	r2,status
8111aeb8:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111aebc:	e0fff517 	ldw	r3,-44(fp)
8111aec0:	00bfff84 	movi	r2,-2
8111aec4:	1884703a 	and	r2,r3,r2
8111aec8:	1001703a 	wrctl	status,r2
  
  return context;
8111aecc:	e0bff517 	ldw	r2,-44(fp)
	
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8111aed0:	e0bff215 	stw	r2,-56(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8111aed4:	e0bffb17 	ldw	r2,-20(fp)
8111aed8:	10800317 	ldw	r2,12(r2)
8111aedc:	10800104 	addi	r2,r2,4
8111aee0:	e0fff117 	ldw	r3,-60(fp)
8111aee4:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
8111aee8:	e0bffb17 	ldw	r2,-20(fp)
8111aeec:	10800317 	ldw	r2,12(r2)
8111aef0:	e0fffb17 	ldw	r3,-20(fp)
8111aef4:	18c00317 	ldw	r3,12(r3)
8111aef8:	18c00037 	ldwio	r3,0(r3)
8111aefc:	10c00035 	stwio	r3,0(r2)
8111af00:	e0bff217 	ldw	r2,-56(fp)
8111af04:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111af08:	e0bff317 	ldw	r2,-52(fp)
8111af0c:	1001703a 	wrctl	status,r2
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
8111af10:	e0bffb17 	ldw	r2,-20(fp)
8111af14:	10800b17 	ldw	r2,44(r2)
8111af18:	10002326 	beq	r2,zero,8111afa8 <alt_msgdma_start_prefetcher_with_list_addr+0x164>
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
8111af1c:	e0bffb17 	ldw	r2,-20(fp)
8111af20:	10c00d17 	ldw	r3,52(r2)
8111af24:	e0bff117 	ldw	r2,-60(fp)
8111af28:	1884b03a 	or	r2,r3,r2
8111af2c:	10800514 	ori	r2,r2,20
8111af30:	e0bff115 	stw	r2,-60(fp)
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
8111af34:	e0fff117 	ldw	r3,-60(fp)
8111af38:	00bff7c4 	movi	r2,-33
8111af3c:	1884703a 	and	r2,r3,r2
8111af40:	e0bff115 	stw	r2,-60(fp)
		
		prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
8111af44:	e0bff017 	ldw	r2,-64(fp)
8111af48:	10800214 	ori	r2,r2,8
8111af4c:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111af50:	0005303a 	rdctl	r2,status
8111af54:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111af58:	e0fff717 	ldw	r3,-36(fp)
8111af5c:	00bfff84 	movi	r2,-2
8111af60:	1884703a 	and	r2,r3,r2
8111af64:	1001703a 	wrctl	status,r2
  
  return context;
8111af68:	e0bff717 	ldw	r2,-36(fp)
	    /* making sure the read-modify-write below can't be pre-empted */
	    context = alt_irq_disable_all(); 
8111af6c:	e0bff215 	stw	r2,-56(fp)
	    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8111af70:	e0bffb17 	ldw	r2,-20(fp)
8111af74:	10800317 	ldw	r2,12(r2)
8111af78:	10800104 	addi	r2,r2,4
8111af7c:	e0fff117 	ldw	r3,-60(fp)
8111af80:	10c00035 	stwio	r3,0(r2)
		IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8111af84:	e0bffb17 	ldw	r2,-20(fp)
8111af88:	10800617 	ldw	r2,24(r2)
8111af8c:	e0fff017 	ldw	r3,-64(fp)
8111af90:	10c00035 	stwio	r3,0(r2)
8111af94:	e0bff217 	ldw	r2,-56(fp)
8111af98:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111af9c:	e0bff417 	ldw	r2,-48(fp)
8111afa0:	1001703a 	wrctl	status,r2
8111afa4:	00002306 	br	8111b034 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
	  *   - Stop on an error with any particular descriptor
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
8111afa8:	e0bffb17 	ldw	r2,-20(fp)
8111afac:	10c00d17 	ldw	r3,52(r2)
8111afb0:	e0bff117 	ldw	r2,-60(fp)
8111afb4:	1884b03a 	or	r2,r3,r2
8111afb8:	10800114 	ori	r2,r2,4
8111afbc:	e0bff115 	stw	r2,-60(fp)
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
8111afc0:	e0fff117 	ldw	r3,-60(fp)
8111afc4:	00bff3c4 	movi	r2,-49
8111afc8:	1884703a 	and	r2,r3,r2
8111afcc:	e0bff115 	stw	r2,-60(fp)
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
8111afd0:	e0fff017 	ldw	r3,-64(fp)
8111afd4:	00bffdc4 	movi	r2,-9
8111afd8:	1884703a 	and	r2,r3,r2
8111afdc:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111afe0:	0005303a 	rdctl	r2,status
8111afe4:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111afe8:	e0fff817 	ldw	r3,-32(fp)
8111afec:	00bfff84 	movi	r2,-2
8111aff0:	1884703a 	and	r2,r3,r2
8111aff4:	1001703a 	wrctl	status,r2
  
  return context;
8111aff8:	e0bff817 	ldw	r2,-32(fp)
	     /* making sure the read-modify-write below can't be pre-empted */
	     context = alt_irq_disable_all();
8111affc:	e0bff215 	stw	r2,-56(fp)
	     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8111b000:	e0bffb17 	ldw	r2,-20(fp)
8111b004:	10800317 	ldw	r2,12(r2)
8111b008:	10800104 	addi	r2,r2,4
8111b00c:	e0fff117 	ldw	r3,-60(fp)
8111b010:	10c00035 	stwio	r3,0(r2)
	     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8111b014:	e0bffb17 	ldw	r2,-20(fp)
8111b018:	10800617 	ldw	r2,24(r2)
8111b01c:	e0fff017 	ldw	r3,-64(fp)
8111b020:	10c00035 	stwio	r3,0(r2)
8111b024:	e0bff217 	ldw	r2,-56(fp)
8111b028:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111b02c:	e0bff617 	ldw	r2,-40(fp)
8111b030:	1001703a 	wrctl	status,r2
	     alt_irq_enable_all(context);
	 }   
	
	 /* set next descriptor registers to point to the list root-node */
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
8111b034:	e0bffb17 	ldw	r2,-20(fp)
8111b038:	10800617 	ldw	r2,24(r2)
8111b03c:	10800104 	addi	r2,r2,4
8111b040:	e0fff917 	ldw	r3,-28(fp)
8111b044:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[0]);
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
8111b048:	e0bffb17 	ldw	r2,-20(fp)
8111b04c:	10800617 	ldw	r2,24(r2)
8111b050:	10800204 	addi	r2,r2,8
8111b054:	e0fffa17 	ldw	r3,-24(fp)
8111b058:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
8111b05c:	e0bffe03 	ldbu	r2,-8(fp)
8111b060:	10000426 	beq	r2,zero,8111b074 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
8111b064:	e0bff017 	ldw	r2,-64(fp)
8111b068:	10800414 	ori	r2,r2,16
8111b06c:	e0bff015 	stw	r2,-64(fp)
8111b070:	00000406 	br	8111b084 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
8111b074:	e0fff017 	ldw	r3,-64(fp)
8111b078:	00bffbc4 	movi	r2,-17
8111b07c:	1884703a 	and	r2,r3,r2
8111b080:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set poll-en */
	 if (poll_en){
8111b084:	e0bfff03 	ldbu	r2,-4(fp)
8111b088:	10000e26 	beq	r2,zero,8111b0c4 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
8111b08c:	e0bff017 	ldw	r2,-64(fp)
8111b090:	10800094 	ori	r2,r2,2
8111b094:	e0bff015 	stw	r2,-64(fp)
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
8111b098:	e0bffb17 	ldw	r2,-20(fp)
8111b09c:	10800617 	ldw	r2,24(r2)
8111b0a0:	10800304 	addi	r2,r2,12
8111b0a4:	10800037 	ldwio	r2,0(r2)
8111b0a8:	10000a1e 	bne	r2,zero,8111b0d4 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
				 dev->prefetcher_base) == 0){
			 /* set poll frequency to some non-zero default value */
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
8111b0ac:	e0bffb17 	ldw	r2,-20(fp)
8111b0b0:	10800617 	ldw	r2,24(r2)
8111b0b4:	10800304 	addi	r2,r2,12
8111b0b8:	00c03fc4 	movi	r3,255
8111b0bc:	10c00035 	stwio	r3,0(r2)
8111b0c0:	00000406 	br	8111b0d4 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
					 dev->prefetcher_base, 0xFF);
		 }
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
8111b0c4:	e0fff017 	ldw	r3,-64(fp)
8111b0c8:	00bfff44 	movi	r2,-3
8111b0cc:	1884703a 	and	r2,r3,r2
8111b0d0:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set the prefetcher run bit */
	 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
8111b0d4:	e0bff017 	ldw	r2,-64(fp)
8111b0d8:	10800054 	ori	r2,r2,1
8111b0dc:	e0bff015 	stw	r2,-64(fp)
	 /* start the dma since run bit is set */
	 IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8111b0e0:	e0bffb17 	ldw	r2,-20(fp)
8111b0e4:	10800617 	ldw	r2,24(r2)
8111b0e8:	e0fff017 	ldw	r3,-64(fp)
8111b0ec:	10c00035 	stwio	r3,0(r2)
	  * Now that access to the registers is complete, release the registers
	  * semaphore so that other threads can access the registers.
	  */
	 ALT_SEM_POST (dev->regs_lock);
	 
	 return 0;
8111b0f0:	0005883a 	mov	r2,zero
}
8111b0f4:	e037883a 	mov	sp,fp
8111b0f8:	df000017 	ldw	fp,0(sp)
8111b0fc:	dec00104 	addi	sp,sp,4
8111b100:	f800283a 	ret

8111b104 <alt_msgdma_start_prefetcher_with_std_desc_list>:
int alt_msgdma_start_prefetcher_with_std_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{	
8111b104:	defff704 	addi	sp,sp,-36
8111b108:	dfc00815 	stw	ra,32(sp)
8111b10c:	df000715 	stw	fp,28(sp)
8111b110:	dc400615 	stw	r17,24(sp)
8111b114:	dc000515 	stw	r16,20(sp)
8111b118:	df000704 	addi	fp,sp,28
8111b11c:	e13ffa15 	stw	r4,-24(fp)
8111b120:	e17ffb15 	stw	r5,-20(fp)
8111b124:	3007883a 	mov	r3,r6
8111b128:	3805883a 	mov	r2,r7
8111b12c:	e0fffc05 	stb	r3,-16(fp)
8111b130:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list) != 0){
8111b134:	e13ffb17 	ldw	r4,-20(fp)
8111b138:	111acd80 	call	8111acd8 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
8111b13c:	10000226 	beq	r2,zero,8111b148 <alt_msgdma_start_prefetcher_with_std_desc_list+0x44>
		return -EINVAL;
8111b140:	00bffa84 	movi	r2,-22
8111b144:	00000b06 	br	8111b174 <alt_msgdma_start_prefetcher_with_std_desc_list+0x70>
	}
	
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
8111b148:	e0bffb17 	ldw	r2,-20(fp)
8111b14c:	1021883a 	mov	r16,r2
8111b150:	0023883a 	mov	r17,zero
8111b154:	e0fffc03 	ldbu	r3,-16(fp)
8111b158:	e0bffd03 	ldbu	r2,-12(fp)
8111b15c:	d8800015 	stw	r2,0(sp)
8111b160:	180f883a 	mov	r7,r3
8111b164:	800b883a 	mov	r5,r16
8111b168:	880d883a 	mov	r6,r17
8111b16c:	e13ffa17 	ldw	r4,-24(fp)
8111b170:	111ae440 	call	8111ae44 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
8111b174:	e6fffe04 	addi	sp,fp,-8
8111b178:	dfc00317 	ldw	ra,12(sp)
8111b17c:	df000217 	ldw	fp,8(sp)
8111b180:	dc400117 	ldw	r17,4(sp)
8111b184:	dc000017 	ldw	r16,0(sp)
8111b188:	dec00404 	addi	sp,sp,16
8111b18c:	f800283a 	ret

8111b190 <alt_msgdma_start_prefetcher_with_extd_desc_list>:
int alt_msgdma_start_prefetcher_with_extd_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_extended_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
8111b190:	defff704 	addi	sp,sp,-36
8111b194:	dfc00815 	stw	ra,32(sp)
8111b198:	df000715 	stw	fp,28(sp)
8111b19c:	dc400615 	stw	r17,24(sp)
8111b1a0:	dc000515 	stw	r16,20(sp)
8111b1a4:	df000704 	addi	fp,sp,28
8111b1a8:	e13ffa15 	stw	r4,-24(fp)
8111b1ac:	e17ffb15 	stw	r5,-20(fp)
8111b1b0:	3007883a 	mov	r3,r6
8111b1b4:	3805883a 	mov	r2,r7
8111b1b8:	e0fffc05 	stb	r3,-16(fp)
8111b1bc:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list) != 0){
8111b1c0:	e13ffb17 	ldw	r4,-20(fp)
8111b1c4:	111ad700 	call	8111ad70 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
8111b1c8:	10000226 	beq	r2,zero,8111b1d4 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x44>
		return -EINVAL;
8111b1cc:	00bffa84 	movi	r2,-22
8111b1d0:	00000b06 	br	8111b200 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x70>
	}
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
8111b1d4:	e0bffb17 	ldw	r2,-20(fp)
8111b1d8:	1021883a 	mov	r16,r2
8111b1dc:	0023883a 	mov	r17,zero
8111b1e0:	e0fffc03 	ldbu	r3,-16(fp)
8111b1e4:	e0bffd03 	ldbu	r2,-12(fp)
8111b1e8:	d8800015 	stw	r2,0(sp)
8111b1ec:	180f883a 	mov	r7,r3
8111b1f0:	800b883a 	mov	r5,r16
8111b1f4:	880d883a 	mov	r6,r17
8111b1f8:	e13ffa17 	ldw	r4,-24(fp)
8111b1fc:	111ae440 	call	8111ae44 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
8111b200:	e6fffe04 	addi	sp,fp,-8
8111b204:	dfc00317 	ldw	ra,12(sp)
8111b208:	df000217 	ldw	fp,8(sp)
8111b20c:	dc400117 	ldw	r17,4(sp)
8111b210:	dc000017 	ldw	r16,0(sp)
8111b214:	dec00404 	addi	sp,sp,16
8111b218:	f800283a 	ret

8111b21c <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
8111b21c:	defffc04 	addi	sp,sp,-16
8111b220:	dfc00315 	stw	ra,12(sp)
8111b224:	df000215 	stw	fp,8(sp)
8111b228:	df000204 	addi	fp,sp,8
8111b22c:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
8111b230:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
8111b234:	d1601804 	addi	r5,gp,-32672
8111b238:	e13fff17 	ldw	r4,-4(fp)
8111b23c:	111b7f00 	call	8111b7f0 <alt_find_dev>
8111b240:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
8111b244:	e0bffe17 	ldw	r2,-8(fp)
8111b248:	1000041e 	bne	r2,zero,8111b25c <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
8111b24c:	11196a80 	call	811196a8 <alt_get_errno>
8111b250:	1007883a 	mov	r3,r2
8111b254:	008004c4 	movi	r2,19
8111b258:	18800015 	stw	r2,0(r3)
    }

    return dev;
8111b25c:	e0bffe17 	ldw	r2,-8(fp)
}
8111b260:	e037883a 	mov	sp,fp
8111b264:	dfc00117 	ldw	ra,4(sp)
8111b268:	df000017 	ldw	fp,0(sp)
8111b26c:	dec00204 	addi	sp,sp,8
8111b270:	f800283a 	ret

8111b274 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
8111b274:	defff804 	addi	sp,sp,-32
8111b278:	dfc00715 	stw	ra,28(sp)
8111b27c:	df000615 	stw	fp,24(sp)
8111b280:	df000604 	addi	fp,sp,24
8111b284:	e13ffd15 	stw	r4,-12(fp)
8111b288:	e17ffe15 	stw	r5,-8(fp)
8111b28c:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
8111b290:	e0bffd17 	ldw	r2,-12(fp)
8111b294:	10801783 	ldbu	r2,94(r2)
8111b298:	10803fcc 	andi	r2,r2,255
8111b29c:	10000b26 	beq	r2,zero,8111b2cc <alt_msgdma_init+0x58>
    {
    	/* start prefetcher reset sequence */
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
8111b2a0:	e0bffd17 	ldw	r2,-12(fp)
8111b2a4:	10800617 	ldw	r2,24(r2)
8111b2a8:	00c00104 	movi	r3,4
8111b2ac:	10c00035 	stwio	r3,0(r2)
    			ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
    	/* wait until hw clears the bit */
    	while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
8111b2b0:	0001883a 	nop
8111b2b4:	e0bffd17 	ldw	r2,-12(fp)
8111b2b8:	10800617 	ldw	r2,24(r2)
8111b2bc:	10800037 	ldwio	r2,0(r2)
8111b2c0:	1080010c 	andi	r2,r2,4
8111b2c4:	1005d0ba 	srai	r2,r2,2
8111b2c8:	103ffa1e 	bne	r2,zero,8111b2b4 <__reset+0xfb0fb2b4>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
8111b2cc:	e0bffd17 	ldw	r2,-12(fp)
8111b2d0:	10800317 	ldw	r2,12(r2)
8111b2d4:	10800104 	addi	r2,r2,4
8111b2d8:	00c00084 	movi	r3,2
8111b2dc:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8111b2e0:	0001883a 	nop
8111b2e4:	e0bffd17 	ldw	r2,-12(fp)
8111b2e8:	10800317 	ldw	r2,12(r2)
8111b2ec:	10800037 	ldwio	r2,0(r2)
    		& ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
8111b2f0:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8111b2f4:	103ffb1e 	bne	r2,zero,8111b2e4 <__reset+0xfb0fb2e4>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
8111b2f8:	e0bffd17 	ldw	r2,-12(fp)
8111b2fc:	10800317 	ldw	r2,12(r2)
8111b300:	10800104 	addi	r2,r2,4
8111b304:	10800037 	ldwio	r2,0(r2)
8111b308:	1007883a 	mov	r3,r2
8111b30c:	00bffbc4 	movi	r2,-17
8111b310:	1884703a 	and	r2,r3,r2
8111b314:	e0bffb15 	stw	r2,-20(fp)
    		& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8111b318:	e0bffb17 	ldw	r2,-20(fp)
8111b31c:	10800814 	ori	r2,r2,32
8111b320:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
8111b324:	e0bffd17 	ldw	r2,-12(fp)
8111b328:	10800317 	ldw	r2,12(r2)
8111b32c:	10800104 	addi	r2,r2,4
8111b330:	e0fffb17 	ldw	r3,-20(fp)
8111b334:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
8111b338:	e0bffd17 	ldw	r2,-12(fp)
8111b33c:	10800317 	ldw	r2,12(r2)
8111b340:	e0fffd17 	ldw	r3,-12(fp)
8111b344:	18c00317 	ldw	r3,12(r3)
8111b348:	18c00037 	ldwio	r3,0(r3)
8111b34c:	10c00035 	stwio	r3,0(r2)
    		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
8111b350:	e0bffd17 	ldw	r2,-12(fp)
8111b354:	10801783 	ldbu	r2,94(r2)
8111b358:	10803fcc 	andi	r2,r2,255
8111b35c:	10000826 	beq	r2,zero,8111b380 <alt_msgdma_init+0x10c>
    {
    	/* clear all status bits that are set, since theyre W1C */
    	IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
8111b360:	e0bffd17 	ldw	r2,-12(fp)
8111b364:	10800617 	ldw	r2,24(r2)
8111b368:	10800404 	addi	r2,r2,16
8111b36c:	e0fffd17 	ldw	r3,-12(fp)
8111b370:	18c00617 	ldw	r3,24(r3)
8111b374:	18c00404 	addi	r3,r3,16
8111b378:	18c00037 	ldwio	r3,0(r3)
8111b37c:	10c00035 	stwio	r3,0(r2)
    			IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
8111b380:	d1601804 	addi	r5,gp,-32672
8111b384:	e13ffd17 	ldw	r4,-12(fp)
8111b388:	111b68c0 	call	8111b68c <alt_dev_llist_insert>
8111b38c:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
8111b390:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
8111b394:	e0bffc17 	ldw	r2,-16(fp)
8111b398:	1000081e 	bne	r2,zero,8111b3bc <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
8111b39c:	d8000015 	stw	zero,0(sp)
8111b3a0:	e1fffd17 	ldw	r7,-12(fp)
8111b3a4:	01a044b4 	movhi	r6,33042
8111b3a8:	31a62904 	addi	r6,r6,-26460
8111b3ac:	e17fff17 	ldw	r5,-4(fp)
8111b3b0:	e13ffe17 	ldw	r4,-8(fp)
8111b3b4:	111b8800 	call	8111b880 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
8111b3b8:	00000406 	br	8111b3cc <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
8111b3bc:	012044b4 	movhi	r4,33042
8111b3c0:	21372104 	addi	r4,r4,-9084
8111b3c4:	11179640 	call	81117964 <alt_printf>
    }
    
    return;
8111b3c8:	0001883a 	nop

}
8111b3cc:	e037883a 	mov	sp,fp
8111b3d0:	dfc00117 	ldw	ra,4(sp)
8111b3d4:	df000017 	ldw	fp,0(sp)
8111b3d8:	dec00204 	addi	sp,sp,8
8111b3dc:	f800283a 	ret

8111b3e0 <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
	alt_msgdma_dev *dev,
	alt_msgdma_callback callback,
	alt_u32 control,
	void *context)
{
8111b3e0:	defffb04 	addi	sp,sp,-20
8111b3e4:	df000415 	stw	fp,16(sp)
8111b3e8:	df000404 	addi	fp,sp,16
8111b3ec:	e13ffc15 	stw	r4,-16(fp)
8111b3f0:	e17ffd15 	stw	r5,-12(fp)
8111b3f4:	e1bffe15 	stw	r6,-8(fp)
8111b3f8:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
8111b3fc:	e0bffc17 	ldw	r2,-16(fp)
8111b400:	e0fffd17 	ldw	r3,-12(fp)
8111b404:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
8111b408:	e0bffc17 	ldw	r2,-16(fp)
8111b40c:	e0ffff17 	ldw	r3,-4(fp)
8111b410:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
8111b414:	e0bffc17 	ldw	r2,-16(fp)
8111b418:	e0fffe17 	ldw	r3,-8(fp)
8111b41c:	10c00d15 	stw	r3,52(r2)

    return ;
8111b420:	0001883a 	nop
}
8111b424:	e037883a 	mov	sp,fp
8111b428:	df000017 	ldw	fp,0(sp)
8111b42c:	dec00104 	addi	sp,sp,4
8111b430:	f800283a 	ret

8111b434 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
8111b434:	defffc04 	addi	sp,sp,-16
8111b438:	dfc00315 	stw	ra,12(sp)
8111b43c:	df000215 	stw	fp,8(sp)
8111b440:	df000204 	addi	fp,sp,8
8111b444:	e13ffe15 	stw	r4,-8(fp)
8111b448:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
8111b44c:	000d883a 	mov	r6,zero
8111b450:	e17fff17 	ldw	r5,-4(fp)
8111b454:	e13ffe17 	ldw	r4,-8(fp)
8111b458:	1119c080 	call	81119c08 <alt_msgdma_descriptor_async_transfer>

}
8111b45c:	e037883a 	mov	sp,fp
8111b460:	dfc00117 	ldw	ra,4(sp)
8111b464:	df000017 	ldw	fp,0(sp)
8111b468:	dec00204 	addi	sp,sp,8
8111b46c:	f800283a 	ret

8111b470 <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
8111b470:	defffc04 	addi	sp,sp,-16
8111b474:	dfc00315 	stw	ra,12(sp)
8111b478:	df000215 	stw	fp,8(sp)
8111b47c:	df000204 	addi	fp,sp,8
8111b480:	e13ffe15 	stw	r4,-8(fp)
8111b484:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
8111b488:	e1bfff17 	ldw	r6,-4(fp)
8111b48c:	000b883a 	mov	r5,zero
8111b490:	e13ffe17 	ldw	r4,-8(fp)
8111b494:	1119c080 	call	81119c08 <alt_msgdma_descriptor_async_transfer>
}
8111b498:	e037883a 	mov	sp,fp
8111b49c:	dfc00117 	ldw	ra,4(sp)
8111b4a0:	df000017 	ldw	fp,0(sp)
8111b4a4:	dec00204 	addi	sp,sp,8
8111b4a8:	f800283a 	ret

8111b4ac <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
8111b4ac:	defffc04 	addi	sp,sp,-16
8111b4b0:	dfc00315 	stw	ra,12(sp)
8111b4b4:	df000215 	stw	fp,8(sp)
8111b4b8:	df000204 	addi	fp,sp,8
8111b4bc:	e13ffe15 	stw	r4,-8(fp)
8111b4c0:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
8111b4c4:	000d883a 	mov	r6,zero
8111b4c8:	e17fff17 	ldw	r5,-4(fp)
8111b4cc:	e13ffe17 	ldw	r4,-8(fp)
8111b4d0:	1119ed80 	call	81119ed8 <alt_msgdma_descriptor_sync_transfer>
}
8111b4d4:	e037883a 	mov	sp,fp
8111b4d8:	dfc00117 	ldw	ra,4(sp)
8111b4dc:	df000017 	ldw	fp,0(sp)
8111b4e0:	dec00204 	addi	sp,sp,8
8111b4e4:	f800283a 	ret

8111b4e8 <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
8111b4e8:	defffc04 	addi	sp,sp,-16
8111b4ec:	dfc00315 	stw	ra,12(sp)
8111b4f0:	df000215 	stw	fp,8(sp)
8111b4f4:	df000204 	addi	fp,sp,8
8111b4f8:	e13ffe15 	stw	r4,-8(fp)
8111b4fc:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
8111b500:	e1bfff17 	ldw	r6,-4(fp)
8111b504:	000b883a 	mov	r5,zero
8111b508:	e13ffe17 	ldw	r4,-8(fp)
8111b50c:	1119ed80 	call	81119ed8 <alt_msgdma_descriptor_sync_transfer>
}
8111b510:	e037883a 	mov	sp,fp
8111b514:	dfc00117 	ldw	ra,4(sp)
8111b518:	df000017 	ldw	fp,0(sp)
8111b51c:	dec00204 	addi	sp,sp,8
8111b520:	f800283a 	ret

8111b524 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
8111b524:	defff504 	addi	sp,sp,-44
8111b528:	df000a15 	stw	fp,40(sp)
8111b52c:	df000a04 	addi	fp,sp,40
8111b530:	e13ffc15 	stw	r4,-16(fp)
8111b534:	e17ffd15 	stw	r5,-12(fp)
8111b538:	e1bffe15 	stw	r6,-8(fp)
8111b53c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
8111b540:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8111b544:	d0a04717 	ldw	r2,-32484(gp)
  
  if (alt_ticks_per_second ())
8111b548:	10003c26 	beq	r2,zero,8111b63c <alt_alarm_start+0x118>
  {
    if (alarm)
8111b54c:	e0bffc17 	ldw	r2,-16(fp)
8111b550:	10003826 	beq	r2,zero,8111b634 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
8111b554:	e0bffc17 	ldw	r2,-16(fp)
8111b558:	e0fffe17 	ldw	r3,-8(fp)
8111b55c:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
8111b560:	e0bffc17 	ldw	r2,-16(fp)
8111b564:	e0ffff17 	ldw	r3,-4(fp)
8111b568:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111b56c:	0005303a 	rdctl	r2,status
8111b570:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111b574:	e0fff917 	ldw	r3,-28(fp)
8111b578:	00bfff84 	movi	r2,-2
8111b57c:	1884703a 	and	r2,r3,r2
8111b580:	1001703a 	wrctl	status,r2
  
  return context;
8111b584:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
8111b588:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8111b58c:	d0a04817 	ldw	r2,-32480(gp)
      
      current_nticks = alt_nticks();
8111b590:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
8111b594:	e0fffd17 	ldw	r3,-12(fp)
8111b598:	e0bff617 	ldw	r2,-40(fp)
8111b59c:	1885883a 	add	r2,r3,r2
8111b5a0:	10c00044 	addi	r3,r2,1
8111b5a4:	e0bffc17 	ldw	r2,-16(fp)
8111b5a8:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
8111b5ac:	e0bffc17 	ldw	r2,-16(fp)
8111b5b0:	10c00217 	ldw	r3,8(r2)
8111b5b4:	e0bff617 	ldw	r2,-40(fp)
8111b5b8:	1880042e 	bgeu	r3,r2,8111b5cc <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
8111b5bc:	e0bffc17 	ldw	r2,-16(fp)
8111b5c0:	00c00044 	movi	r3,1
8111b5c4:	10c00405 	stb	r3,16(r2)
8111b5c8:	00000206 	br	8111b5d4 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
8111b5cc:	e0bffc17 	ldw	r2,-16(fp)
8111b5d0:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
8111b5d4:	e0bffc17 	ldw	r2,-16(fp)
8111b5d8:	d0e01604 	addi	r3,gp,-32680
8111b5dc:	e0fffa15 	stw	r3,-24(fp)
8111b5e0:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
8111b5e4:	e0bffb17 	ldw	r2,-20(fp)
8111b5e8:	e0fffa17 	ldw	r3,-24(fp)
8111b5ec:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
8111b5f0:	e0bffa17 	ldw	r2,-24(fp)
8111b5f4:	10c00017 	ldw	r3,0(r2)
8111b5f8:	e0bffb17 	ldw	r2,-20(fp)
8111b5fc:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
8111b600:	e0bffa17 	ldw	r2,-24(fp)
8111b604:	10800017 	ldw	r2,0(r2)
8111b608:	e0fffb17 	ldw	r3,-20(fp)
8111b60c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
8111b610:	e0bffa17 	ldw	r2,-24(fp)
8111b614:	e0fffb17 	ldw	r3,-20(fp)
8111b618:	10c00015 	stw	r3,0(r2)
8111b61c:	e0bff817 	ldw	r2,-32(fp)
8111b620:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111b624:	e0bff717 	ldw	r2,-36(fp)
8111b628:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
8111b62c:	0005883a 	mov	r2,zero
8111b630:	00000306 	br	8111b640 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
8111b634:	00bffa84 	movi	r2,-22
8111b638:	00000106 	br	8111b640 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
8111b63c:	00bfde84 	movi	r2,-134
  }
}
8111b640:	e037883a 	mov	sp,fp
8111b644:	df000017 	ldw	fp,0(sp)
8111b648:	dec00104 	addi	sp,sp,4
8111b64c:	f800283a 	ret

8111b650 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111b650:	defffe04 	addi	sp,sp,-8
8111b654:	dfc00115 	stw	ra,4(sp)
8111b658:	df000015 	stw	fp,0(sp)
8111b65c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111b660:	d0a01317 	ldw	r2,-32692(gp)
8111b664:	10000326 	beq	r2,zero,8111b674 <alt_get_errno+0x24>
8111b668:	d0a01317 	ldw	r2,-32692(gp)
8111b66c:	103ee83a 	callr	r2
8111b670:	00000106 	br	8111b678 <alt_get_errno+0x28>
8111b674:	d0a04204 	addi	r2,gp,-32504
}
8111b678:	e037883a 	mov	sp,fp
8111b67c:	dfc00117 	ldw	ra,4(sp)
8111b680:	df000017 	ldw	fp,0(sp)
8111b684:	dec00204 	addi	sp,sp,8
8111b688:	f800283a 	ret

8111b68c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
8111b68c:	defffa04 	addi	sp,sp,-24
8111b690:	dfc00515 	stw	ra,20(sp)
8111b694:	df000415 	stw	fp,16(sp)
8111b698:	df000404 	addi	fp,sp,16
8111b69c:	e13ffe15 	stw	r4,-8(fp)
8111b6a0:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
8111b6a4:	e0bffe17 	ldw	r2,-8(fp)
8111b6a8:	10000326 	beq	r2,zero,8111b6b8 <alt_dev_llist_insert+0x2c>
8111b6ac:	e0bffe17 	ldw	r2,-8(fp)
8111b6b0:	10800217 	ldw	r2,8(r2)
8111b6b4:	1000061e 	bne	r2,zero,8111b6d0 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
8111b6b8:	111b6500 	call	8111b650 <alt_get_errno>
8111b6bc:	1007883a 	mov	r3,r2
8111b6c0:	00800584 	movi	r2,22
8111b6c4:	18800015 	stw	r2,0(r3)
    return -EINVAL;
8111b6c8:	00bffa84 	movi	r2,-22
8111b6cc:	00001306 	br	8111b71c <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
8111b6d0:	e0bffe17 	ldw	r2,-8(fp)
8111b6d4:	e0ffff17 	ldw	r3,-4(fp)
8111b6d8:	e0fffc15 	stw	r3,-16(fp)
8111b6dc:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
8111b6e0:	e0bffd17 	ldw	r2,-12(fp)
8111b6e4:	e0fffc17 	ldw	r3,-16(fp)
8111b6e8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
8111b6ec:	e0bffc17 	ldw	r2,-16(fp)
8111b6f0:	10c00017 	ldw	r3,0(r2)
8111b6f4:	e0bffd17 	ldw	r2,-12(fp)
8111b6f8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
8111b6fc:	e0bffc17 	ldw	r2,-16(fp)
8111b700:	10800017 	ldw	r2,0(r2)
8111b704:	e0fffd17 	ldw	r3,-12(fp)
8111b708:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
8111b70c:	e0bffc17 	ldw	r2,-16(fp)
8111b710:	e0fffd17 	ldw	r3,-12(fp)
8111b714:	10c00015 	stw	r3,0(r2)

  return 0;  
8111b718:	0005883a 	mov	r2,zero
}
8111b71c:	e037883a 	mov	sp,fp
8111b720:	dfc00117 	ldw	ra,4(sp)
8111b724:	df000017 	ldw	fp,0(sp)
8111b728:	dec00204 	addi	sp,sp,8
8111b72c:	f800283a 	ret

8111b730 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
8111b730:	defffd04 	addi	sp,sp,-12
8111b734:	dfc00215 	stw	ra,8(sp)
8111b738:	df000115 	stw	fp,4(sp)
8111b73c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8111b740:	00a044b4 	movhi	r2,33042
8111b744:	10b12c04 	addi	r2,r2,-15184
8111b748:	e0bfff15 	stw	r2,-4(fp)
8111b74c:	00000606 	br	8111b768 <_do_ctors+0x38>
        (*ctor) (); 
8111b750:	e0bfff17 	ldw	r2,-4(fp)
8111b754:	10800017 	ldw	r2,0(r2)
8111b758:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8111b75c:	e0bfff17 	ldw	r2,-4(fp)
8111b760:	10bfff04 	addi	r2,r2,-4
8111b764:	e0bfff15 	stw	r2,-4(fp)
8111b768:	e0ffff17 	ldw	r3,-4(fp)
8111b76c:	00a044b4 	movhi	r2,33042
8111b770:	10b12d04 	addi	r2,r2,-15180
8111b774:	18bff62e 	bgeu	r3,r2,8111b750 <__reset+0xfb0fb750>
        (*ctor) (); 
}
8111b778:	0001883a 	nop
8111b77c:	e037883a 	mov	sp,fp
8111b780:	dfc00117 	ldw	ra,4(sp)
8111b784:	df000017 	ldw	fp,0(sp)
8111b788:	dec00204 	addi	sp,sp,8
8111b78c:	f800283a 	ret

8111b790 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
8111b790:	defffd04 	addi	sp,sp,-12
8111b794:	dfc00215 	stw	ra,8(sp)
8111b798:	df000115 	stw	fp,4(sp)
8111b79c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8111b7a0:	00a044b4 	movhi	r2,33042
8111b7a4:	10b12c04 	addi	r2,r2,-15184
8111b7a8:	e0bfff15 	stw	r2,-4(fp)
8111b7ac:	00000606 	br	8111b7c8 <_do_dtors+0x38>
        (*dtor) (); 
8111b7b0:	e0bfff17 	ldw	r2,-4(fp)
8111b7b4:	10800017 	ldw	r2,0(r2)
8111b7b8:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8111b7bc:	e0bfff17 	ldw	r2,-4(fp)
8111b7c0:	10bfff04 	addi	r2,r2,-4
8111b7c4:	e0bfff15 	stw	r2,-4(fp)
8111b7c8:	e0ffff17 	ldw	r3,-4(fp)
8111b7cc:	00a044b4 	movhi	r2,33042
8111b7d0:	10b12d04 	addi	r2,r2,-15180
8111b7d4:	18bff62e 	bgeu	r3,r2,8111b7b0 <__reset+0xfb0fb7b0>
        (*dtor) (); 
}
8111b7d8:	0001883a 	nop
8111b7dc:	e037883a 	mov	sp,fp
8111b7e0:	dfc00117 	ldw	ra,4(sp)
8111b7e4:	df000017 	ldw	fp,0(sp)
8111b7e8:	dec00204 	addi	sp,sp,8
8111b7ec:	f800283a 	ret

8111b7f0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
8111b7f0:	defffa04 	addi	sp,sp,-24
8111b7f4:	dfc00515 	stw	ra,20(sp)
8111b7f8:	df000415 	stw	fp,16(sp)
8111b7fc:	df000404 	addi	fp,sp,16
8111b800:	e13ffe15 	stw	r4,-8(fp)
8111b804:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
8111b808:	e0bfff17 	ldw	r2,-4(fp)
8111b80c:	10800017 	ldw	r2,0(r2)
8111b810:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
8111b814:	e13ffe17 	ldw	r4,-8(fp)
8111b818:	110af500 	call	8110af50 <strlen>
8111b81c:	10800044 	addi	r2,r2,1
8111b820:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8111b824:	00000d06 	br	8111b85c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
8111b828:	e0bffc17 	ldw	r2,-16(fp)
8111b82c:	10800217 	ldw	r2,8(r2)
8111b830:	e0fffd17 	ldw	r3,-12(fp)
8111b834:	180d883a 	mov	r6,r3
8111b838:	e17ffe17 	ldw	r5,-8(fp)
8111b83c:	1009883a 	mov	r4,r2
8111b840:	111c16c0 	call	8111c16c <memcmp>
8111b844:	1000021e 	bne	r2,zero,8111b850 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
8111b848:	e0bffc17 	ldw	r2,-16(fp)
8111b84c:	00000706 	br	8111b86c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
8111b850:	e0bffc17 	ldw	r2,-16(fp)
8111b854:	10800017 	ldw	r2,0(r2)
8111b858:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8111b85c:	e0fffc17 	ldw	r3,-16(fp)
8111b860:	e0bfff17 	ldw	r2,-4(fp)
8111b864:	18bff01e 	bne	r3,r2,8111b828 <__reset+0xfb0fb828>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
8111b868:	0005883a 	mov	r2,zero
}
8111b86c:	e037883a 	mov	sp,fp
8111b870:	dfc00117 	ldw	ra,4(sp)
8111b874:	df000017 	ldw	fp,0(sp)
8111b878:	dec00204 	addi	sp,sp,8
8111b87c:	f800283a 	ret

8111b880 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8111b880:	defff904 	addi	sp,sp,-28
8111b884:	dfc00615 	stw	ra,24(sp)
8111b888:	df000515 	stw	fp,20(sp)
8111b88c:	df000504 	addi	fp,sp,20
8111b890:	e13ffc15 	stw	r4,-16(fp)
8111b894:	e17ffd15 	stw	r5,-12(fp)
8111b898:	e1bffe15 	stw	r6,-8(fp)
8111b89c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
8111b8a0:	e0800217 	ldw	r2,8(fp)
8111b8a4:	d8800015 	stw	r2,0(sp)
8111b8a8:	e1ffff17 	ldw	r7,-4(fp)
8111b8ac:	e1bffe17 	ldw	r6,-8(fp)
8111b8b0:	e17ffd17 	ldw	r5,-12(fp)
8111b8b4:	e13ffc17 	ldw	r4,-16(fp)
8111b8b8:	111ba300 	call	8111ba30 <alt_iic_isr_register>
}  
8111b8bc:	e037883a 	mov	sp,fp
8111b8c0:	dfc00117 	ldw	ra,4(sp)
8111b8c4:	df000017 	ldw	fp,0(sp)
8111b8c8:	dec00204 	addi	sp,sp,8
8111b8cc:	f800283a 	ret

8111b8d0 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
8111b8d0:	defff904 	addi	sp,sp,-28
8111b8d4:	df000615 	stw	fp,24(sp)
8111b8d8:	df000604 	addi	fp,sp,24
8111b8dc:	e13ffe15 	stw	r4,-8(fp)
8111b8e0:	e17fff15 	stw	r5,-4(fp)
8111b8e4:	e0bfff17 	ldw	r2,-4(fp)
8111b8e8:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111b8ec:	0005303a 	rdctl	r2,status
8111b8f0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111b8f4:	e0fffb17 	ldw	r3,-20(fp)
8111b8f8:	00bfff84 	movi	r2,-2
8111b8fc:	1884703a 	and	r2,r3,r2
8111b900:	1001703a 	wrctl	status,r2
  
  return context;
8111b904:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8111b908:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
8111b90c:	00c00044 	movi	r3,1
8111b910:	e0bffa17 	ldw	r2,-24(fp)
8111b914:	1884983a 	sll	r2,r3,r2
8111b918:	1007883a 	mov	r3,r2
8111b91c:	d0a04317 	ldw	r2,-32500(gp)
8111b920:	1884b03a 	or	r2,r3,r2
8111b924:	d0a04315 	stw	r2,-32500(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8111b928:	d0a04317 	ldw	r2,-32500(gp)
8111b92c:	100170fa 	wrctl	ienable,r2
8111b930:	e0bffc17 	ldw	r2,-16(fp)
8111b934:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111b938:	e0bffd17 	ldw	r2,-12(fp)
8111b93c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8111b940:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
8111b944:	0001883a 	nop
}
8111b948:	e037883a 	mov	sp,fp
8111b94c:	df000017 	ldw	fp,0(sp)
8111b950:	dec00104 	addi	sp,sp,4
8111b954:	f800283a 	ret

8111b958 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
8111b958:	defff904 	addi	sp,sp,-28
8111b95c:	df000615 	stw	fp,24(sp)
8111b960:	df000604 	addi	fp,sp,24
8111b964:	e13ffe15 	stw	r4,-8(fp)
8111b968:	e17fff15 	stw	r5,-4(fp)
8111b96c:	e0bfff17 	ldw	r2,-4(fp)
8111b970:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111b974:	0005303a 	rdctl	r2,status
8111b978:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111b97c:	e0fffb17 	ldw	r3,-20(fp)
8111b980:	00bfff84 	movi	r2,-2
8111b984:	1884703a 	and	r2,r3,r2
8111b988:	1001703a 	wrctl	status,r2
  
  return context;
8111b98c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8111b990:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
8111b994:	00c00044 	movi	r3,1
8111b998:	e0bffa17 	ldw	r2,-24(fp)
8111b99c:	1884983a 	sll	r2,r3,r2
8111b9a0:	0084303a 	nor	r2,zero,r2
8111b9a4:	1007883a 	mov	r3,r2
8111b9a8:	d0a04317 	ldw	r2,-32500(gp)
8111b9ac:	1884703a 	and	r2,r3,r2
8111b9b0:	d0a04315 	stw	r2,-32500(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8111b9b4:	d0a04317 	ldw	r2,-32500(gp)
8111b9b8:	100170fa 	wrctl	ienable,r2
8111b9bc:	e0bffc17 	ldw	r2,-16(fp)
8111b9c0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111b9c4:	e0bffd17 	ldw	r2,-12(fp)
8111b9c8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8111b9cc:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
8111b9d0:	0001883a 	nop
}
8111b9d4:	e037883a 	mov	sp,fp
8111b9d8:	df000017 	ldw	fp,0(sp)
8111b9dc:	dec00104 	addi	sp,sp,4
8111b9e0:	f800283a 	ret

8111b9e4 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
8111b9e4:	defffc04 	addi	sp,sp,-16
8111b9e8:	df000315 	stw	fp,12(sp)
8111b9ec:	df000304 	addi	fp,sp,12
8111b9f0:	e13ffe15 	stw	r4,-8(fp)
8111b9f4:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
8111b9f8:	000530fa 	rdctl	r2,ienable
8111b9fc:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
8111ba00:	00c00044 	movi	r3,1
8111ba04:	e0bfff17 	ldw	r2,-4(fp)
8111ba08:	1884983a 	sll	r2,r3,r2
8111ba0c:	1007883a 	mov	r3,r2
8111ba10:	e0bffd17 	ldw	r2,-12(fp)
8111ba14:	1884703a 	and	r2,r3,r2
8111ba18:	1004c03a 	cmpne	r2,r2,zero
8111ba1c:	10803fcc 	andi	r2,r2,255
}
8111ba20:	e037883a 	mov	sp,fp
8111ba24:	df000017 	ldw	fp,0(sp)
8111ba28:	dec00104 	addi	sp,sp,4
8111ba2c:	f800283a 	ret

8111ba30 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8111ba30:	defff504 	addi	sp,sp,-44
8111ba34:	dfc00a15 	stw	ra,40(sp)
8111ba38:	df000915 	stw	fp,36(sp)
8111ba3c:	df000904 	addi	fp,sp,36
8111ba40:	e13ffc15 	stw	r4,-16(fp)
8111ba44:	e17ffd15 	stw	r5,-12(fp)
8111ba48:	e1bffe15 	stw	r6,-8(fp)
8111ba4c:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
8111ba50:	00bffa84 	movi	r2,-22
8111ba54:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
8111ba58:	e0bffd17 	ldw	r2,-12(fp)
8111ba5c:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
8111ba60:	e0bff817 	ldw	r2,-32(fp)
8111ba64:	10800808 	cmpgei	r2,r2,32
8111ba68:	1000271e 	bne	r2,zero,8111bb08 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111ba6c:	0005303a 	rdctl	r2,status
8111ba70:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111ba74:	e0fffb17 	ldw	r3,-20(fp)
8111ba78:	00bfff84 	movi	r2,-2
8111ba7c:	1884703a 	and	r2,r3,r2
8111ba80:	1001703a 	wrctl	status,r2
  
  return context;
8111ba84:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
8111ba88:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
8111ba8c:	00a044b4 	movhi	r2,33042
8111ba90:	10803c04 	addi	r2,r2,240
8111ba94:	e0fff817 	ldw	r3,-32(fp)
8111ba98:	180690fa 	slli	r3,r3,3
8111ba9c:	10c5883a 	add	r2,r2,r3
8111baa0:	e0fffe17 	ldw	r3,-8(fp)
8111baa4:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
8111baa8:	00a044b4 	movhi	r2,33042
8111baac:	10803c04 	addi	r2,r2,240
8111bab0:	e0fff817 	ldw	r3,-32(fp)
8111bab4:	180690fa 	slli	r3,r3,3
8111bab8:	10c5883a 	add	r2,r2,r3
8111babc:	10800104 	addi	r2,r2,4
8111bac0:	e0ffff17 	ldw	r3,-4(fp)
8111bac4:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
8111bac8:	e0bffe17 	ldw	r2,-8(fp)
8111bacc:	10000526 	beq	r2,zero,8111bae4 <alt_iic_isr_register+0xb4>
8111bad0:	e0bff817 	ldw	r2,-32(fp)
8111bad4:	100b883a 	mov	r5,r2
8111bad8:	e13ffc17 	ldw	r4,-16(fp)
8111badc:	111b8d00 	call	8111b8d0 <alt_ic_irq_enable>
8111bae0:	00000406 	br	8111baf4 <alt_iic_isr_register+0xc4>
8111bae4:	e0bff817 	ldw	r2,-32(fp)
8111bae8:	100b883a 	mov	r5,r2
8111baec:	e13ffc17 	ldw	r4,-16(fp)
8111baf0:	111b9580 	call	8111b958 <alt_ic_irq_disable>
8111baf4:	e0bff715 	stw	r2,-36(fp)
8111baf8:	e0bffa17 	ldw	r2,-24(fp)
8111bafc:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111bb00:	e0bff917 	ldw	r2,-28(fp)
8111bb04:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
8111bb08:	e0bff717 	ldw	r2,-36(fp)
}
8111bb0c:	e037883a 	mov	sp,fp
8111bb10:	dfc00117 	ldw	ra,4(sp)
8111bb14:	df000017 	ldw	fp,0(sp)
8111bb18:	dec00204 	addi	sp,sp,8
8111bb1c:	f800283a 	ret

8111bb20 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
8111bb20:	defff904 	addi	sp,sp,-28
8111bb24:	dfc00615 	stw	ra,24(sp)
8111bb28:	df000515 	stw	fp,20(sp)
8111bb2c:	df000504 	addi	fp,sp,20
8111bb30:	e13ffc15 	stw	r4,-16(fp)
8111bb34:	e17ffd15 	stw	r5,-12(fp)
8111bb38:	e1bffe15 	stw	r6,-8(fp)
8111bb3c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
8111bb40:	e1bfff17 	ldw	r6,-4(fp)
8111bb44:	e17ffe17 	ldw	r5,-8(fp)
8111bb48:	e13ffd17 	ldw	r4,-12(fp)
8111bb4c:	111bd600 	call	8111bd60 <open>
8111bb50:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
8111bb54:	e0bffb17 	ldw	r2,-20(fp)
8111bb58:	10001c16 	blt	r2,zero,8111bbcc <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
8111bb5c:	00a044b4 	movhi	r2,33042
8111bb60:	10b95c04 	addi	r2,r2,-6800
8111bb64:	e0fffb17 	ldw	r3,-20(fp)
8111bb68:	18c00324 	muli	r3,r3,12
8111bb6c:	10c5883a 	add	r2,r2,r3
8111bb70:	10c00017 	ldw	r3,0(r2)
8111bb74:	e0bffc17 	ldw	r2,-16(fp)
8111bb78:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
8111bb7c:	00a044b4 	movhi	r2,33042
8111bb80:	10b95c04 	addi	r2,r2,-6800
8111bb84:	e0fffb17 	ldw	r3,-20(fp)
8111bb88:	18c00324 	muli	r3,r3,12
8111bb8c:	10c5883a 	add	r2,r2,r3
8111bb90:	10800104 	addi	r2,r2,4
8111bb94:	10c00017 	ldw	r3,0(r2)
8111bb98:	e0bffc17 	ldw	r2,-16(fp)
8111bb9c:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
8111bba0:	00a044b4 	movhi	r2,33042
8111bba4:	10b95c04 	addi	r2,r2,-6800
8111bba8:	e0fffb17 	ldw	r3,-20(fp)
8111bbac:	18c00324 	muli	r3,r3,12
8111bbb0:	10c5883a 	add	r2,r2,r3
8111bbb4:	10800204 	addi	r2,r2,8
8111bbb8:	10c00017 	ldw	r3,0(r2)
8111bbbc:	e0bffc17 	ldw	r2,-16(fp)
8111bbc0:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
8111bbc4:	e13ffb17 	ldw	r4,-20(fp)
8111bbc8:	1117d040 	call	81117d04 <alt_release_fd>
  }
} 
8111bbcc:	0001883a 	nop
8111bbd0:	e037883a 	mov	sp,fp
8111bbd4:	dfc00117 	ldw	ra,4(sp)
8111bbd8:	df000017 	ldw	fp,0(sp)
8111bbdc:	dec00204 	addi	sp,sp,8
8111bbe0:	f800283a 	ret

8111bbe4 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
8111bbe4:	defffb04 	addi	sp,sp,-20
8111bbe8:	dfc00415 	stw	ra,16(sp)
8111bbec:	df000315 	stw	fp,12(sp)
8111bbf0:	df000304 	addi	fp,sp,12
8111bbf4:	e13ffd15 	stw	r4,-12(fp)
8111bbf8:	e17ffe15 	stw	r5,-8(fp)
8111bbfc:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
8111bc00:	01c07fc4 	movi	r7,511
8111bc04:	01800044 	movi	r6,1
8111bc08:	e17ffd17 	ldw	r5,-12(fp)
8111bc0c:	012044b4 	movhi	r4,33042
8111bc10:	21395f04 	addi	r4,r4,-6788
8111bc14:	111bb200 	call	8111bb20 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
8111bc18:	01c07fc4 	movi	r7,511
8111bc1c:	000d883a 	mov	r6,zero
8111bc20:	e17ffe17 	ldw	r5,-8(fp)
8111bc24:	012044b4 	movhi	r4,33042
8111bc28:	21395c04 	addi	r4,r4,-6800
8111bc2c:	111bb200 	call	8111bb20 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
8111bc30:	01c07fc4 	movi	r7,511
8111bc34:	01800044 	movi	r6,1
8111bc38:	e17fff17 	ldw	r5,-4(fp)
8111bc3c:	012044b4 	movhi	r4,33042
8111bc40:	21396204 	addi	r4,r4,-6776
8111bc44:	111bb200 	call	8111bb20 <alt_open_fd>
}  
8111bc48:	0001883a 	nop
8111bc4c:	e037883a 	mov	sp,fp
8111bc50:	dfc00117 	ldw	ra,4(sp)
8111bc54:	df000017 	ldw	fp,0(sp)
8111bc58:	dec00204 	addi	sp,sp,8
8111bc5c:	f800283a 	ret

8111bc60 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111bc60:	defffe04 	addi	sp,sp,-8
8111bc64:	dfc00115 	stw	ra,4(sp)
8111bc68:	df000015 	stw	fp,0(sp)
8111bc6c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111bc70:	d0a01317 	ldw	r2,-32692(gp)
8111bc74:	10000326 	beq	r2,zero,8111bc84 <alt_get_errno+0x24>
8111bc78:	d0a01317 	ldw	r2,-32692(gp)
8111bc7c:	103ee83a 	callr	r2
8111bc80:	00000106 	br	8111bc88 <alt_get_errno+0x28>
8111bc84:	d0a04204 	addi	r2,gp,-32504
}
8111bc88:	e037883a 	mov	sp,fp
8111bc8c:	dfc00117 	ldw	ra,4(sp)
8111bc90:	df000017 	ldw	fp,0(sp)
8111bc94:	dec00204 	addi	sp,sp,8
8111bc98:	f800283a 	ret

8111bc9c <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
8111bc9c:	defffd04 	addi	sp,sp,-12
8111bca0:	df000215 	stw	fp,8(sp)
8111bca4:	df000204 	addi	fp,sp,8
8111bca8:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
8111bcac:	e0bfff17 	ldw	r2,-4(fp)
8111bcb0:	10800217 	ldw	r2,8(r2)
8111bcb4:	10d00034 	orhi	r3,r2,16384
8111bcb8:	e0bfff17 	ldw	r2,-4(fp)
8111bcbc:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8111bcc0:	e03ffe15 	stw	zero,-8(fp)
8111bcc4:	00001d06 	br	8111bd3c <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8111bcc8:	00a044b4 	movhi	r2,33042
8111bccc:	10b95c04 	addi	r2,r2,-6800
8111bcd0:	e0fffe17 	ldw	r3,-8(fp)
8111bcd4:	18c00324 	muli	r3,r3,12
8111bcd8:	10c5883a 	add	r2,r2,r3
8111bcdc:	10c00017 	ldw	r3,0(r2)
8111bce0:	e0bfff17 	ldw	r2,-4(fp)
8111bce4:	10800017 	ldw	r2,0(r2)
8111bce8:	1880111e 	bne	r3,r2,8111bd30 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8111bcec:	00a044b4 	movhi	r2,33042
8111bcf0:	10b95c04 	addi	r2,r2,-6800
8111bcf4:	e0fffe17 	ldw	r3,-8(fp)
8111bcf8:	18c00324 	muli	r3,r3,12
8111bcfc:	10c5883a 	add	r2,r2,r3
8111bd00:	10800204 	addi	r2,r2,8
8111bd04:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8111bd08:	1000090e 	bge	r2,zero,8111bd30 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
8111bd0c:	e0bffe17 	ldw	r2,-8(fp)
8111bd10:	10c00324 	muli	r3,r2,12
8111bd14:	00a044b4 	movhi	r2,33042
8111bd18:	10b95c04 	addi	r2,r2,-6800
8111bd1c:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8111bd20:	e0bfff17 	ldw	r2,-4(fp)
8111bd24:	18800226 	beq	r3,r2,8111bd30 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
8111bd28:	00bffcc4 	movi	r2,-13
8111bd2c:	00000806 	br	8111bd50 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8111bd30:	e0bffe17 	ldw	r2,-8(fp)
8111bd34:	10800044 	addi	r2,r2,1
8111bd38:	e0bffe15 	stw	r2,-8(fp)
8111bd3c:	d0a01217 	ldw	r2,-32696(gp)
8111bd40:	1007883a 	mov	r3,r2
8111bd44:	e0bffe17 	ldw	r2,-8(fp)
8111bd48:	18bfdf2e 	bgeu	r3,r2,8111bcc8 <__reset+0xfb0fbcc8>
    }
  }
  
  /* The device is not locked */
 
  return 0;
8111bd4c:	0005883a 	mov	r2,zero
}
8111bd50:	e037883a 	mov	sp,fp
8111bd54:	df000017 	ldw	fp,0(sp)
8111bd58:	dec00104 	addi	sp,sp,4
8111bd5c:	f800283a 	ret

8111bd60 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
8111bd60:	defff604 	addi	sp,sp,-40
8111bd64:	dfc00915 	stw	ra,36(sp)
8111bd68:	df000815 	stw	fp,32(sp)
8111bd6c:	df000804 	addi	fp,sp,32
8111bd70:	e13ffd15 	stw	r4,-12(fp)
8111bd74:	e17ffe15 	stw	r5,-8(fp)
8111bd78:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
8111bd7c:	00bfffc4 	movi	r2,-1
8111bd80:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
8111bd84:	00bffb44 	movi	r2,-19
8111bd88:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
8111bd8c:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
8111bd90:	d1601004 	addi	r5,gp,-32704
8111bd94:	e13ffd17 	ldw	r4,-12(fp)
8111bd98:	111b7f00 	call	8111b7f0 <alt_find_dev>
8111bd9c:	e0bff815 	stw	r2,-32(fp)
8111bda0:	e0bff817 	ldw	r2,-32(fp)
8111bda4:	1000051e 	bne	r2,zero,8111bdbc <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
8111bda8:	e13ffd17 	ldw	r4,-12(fp)
8111bdac:	111bed80 	call	8111bed8 <alt_find_file>
8111bdb0:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
8111bdb4:	00800044 	movi	r2,1
8111bdb8:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
8111bdbc:	e0bff817 	ldw	r2,-32(fp)
8111bdc0:	10002926 	beq	r2,zero,8111be68 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
8111bdc4:	e13ff817 	ldw	r4,-32(fp)
8111bdc8:	111bfe00 	call	8111bfe0 <alt_get_fd>
8111bdcc:	e0bff915 	stw	r2,-28(fp)
8111bdd0:	e0bff917 	ldw	r2,-28(fp)
8111bdd4:	1000030e 	bge	r2,zero,8111bde4 <open+0x84>
    {
      status = index;
8111bdd8:	e0bff917 	ldw	r2,-28(fp)
8111bddc:	e0bffa15 	stw	r2,-24(fp)
8111bde0:	00002306 	br	8111be70 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
8111bde4:	e0bff917 	ldw	r2,-28(fp)
8111bde8:	10c00324 	muli	r3,r2,12
8111bdec:	00a044b4 	movhi	r2,33042
8111bdf0:	10b95c04 	addi	r2,r2,-6800
8111bdf4:	1885883a 	add	r2,r3,r2
8111bdf8:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
8111bdfc:	e0fffe17 	ldw	r3,-8(fp)
8111be00:	00900034 	movhi	r2,16384
8111be04:	10bfffc4 	addi	r2,r2,-1
8111be08:	1886703a 	and	r3,r3,r2
8111be0c:	e0bffc17 	ldw	r2,-16(fp)
8111be10:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
8111be14:	e0bffb17 	ldw	r2,-20(fp)
8111be18:	1000051e 	bne	r2,zero,8111be30 <open+0xd0>
8111be1c:	e13ffc17 	ldw	r4,-16(fp)
8111be20:	111bc9c0 	call	8111bc9c <alt_file_locked>
8111be24:	e0bffa15 	stw	r2,-24(fp)
8111be28:	e0bffa17 	ldw	r2,-24(fp)
8111be2c:	10001016 	blt	r2,zero,8111be70 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
8111be30:	e0bff817 	ldw	r2,-32(fp)
8111be34:	10800317 	ldw	r2,12(r2)
8111be38:	10000826 	beq	r2,zero,8111be5c <open+0xfc>
8111be3c:	e0bff817 	ldw	r2,-32(fp)
8111be40:	10800317 	ldw	r2,12(r2)
8111be44:	e1ffff17 	ldw	r7,-4(fp)
8111be48:	e1bffe17 	ldw	r6,-8(fp)
8111be4c:	e17ffd17 	ldw	r5,-12(fp)
8111be50:	e13ffc17 	ldw	r4,-16(fp)
8111be54:	103ee83a 	callr	r2
8111be58:	00000106 	br	8111be60 <open+0x100>
8111be5c:	0005883a 	mov	r2,zero
8111be60:	e0bffa15 	stw	r2,-24(fp)
8111be64:	00000206 	br	8111be70 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
8111be68:	00bffb44 	movi	r2,-19
8111be6c:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
8111be70:	e0bffa17 	ldw	r2,-24(fp)
8111be74:	1000090e 	bge	r2,zero,8111be9c <open+0x13c>
  {
    alt_release_fd (index);  
8111be78:	e13ff917 	ldw	r4,-28(fp)
8111be7c:	1117d040 	call	81117d04 <alt_release_fd>
    ALT_ERRNO = -status;
8111be80:	111bc600 	call	8111bc60 <alt_get_errno>
8111be84:	1007883a 	mov	r3,r2
8111be88:	e0bffa17 	ldw	r2,-24(fp)
8111be8c:	0085c83a 	sub	r2,zero,r2
8111be90:	18800015 	stw	r2,0(r3)
    return -1;
8111be94:	00bfffc4 	movi	r2,-1
8111be98:	00000106 	br	8111bea0 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
8111be9c:	e0bff917 	ldw	r2,-28(fp)
}
8111bea0:	e037883a 	mov	sp,fp
8111bea4:	dfc00117 	ldw	ra,4(sp)
8111bea8:	df000017 	ldw	fp,0(sp)
8111beac:	dec00204 	addi	sp,sp,8
8111beb0:	f800283a 	ret

8111beb4 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
8111beb4:	deffff04 	addi	sp,sp,-4
8111beb8:	df000015 	stw	fp,0(sp)
8111bebc:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
8111bec0:	000170fa 	wrctl	ienable,zero
}
8111bec4:	0001883a 	nop
8111bec8:	e037883a 	mov	sp,fp
8111becc:	df000017 	ldw	fp,0(sp)
8111bed0:	dec00104 	addi	sp,sp,4
8111bed4:	f800283a 	ret

8111bed8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
8111bed8:	defffb04 	addi	sp,sp,-20
8111bedc:	dfc00415 	stw	ra,16(sp)
8111bee0:	df000315 	stw	fp,12(sp)
8111bee4:	df000304 	addi	fp,sp,12
8111bee8:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
8111beec:	d0a00e17 	ldw	r2,-32712(gp)
8111bef0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
8111bef4:	00003106 	br	8111bfbc <alt_find_file+0xe4>
  {
    len = strlen(next->name);
8111bef8:	e0bffd17 	ldw	r2,-12(fp)
8111befc:	10800217 	ldw	r2,8(r2)
8111bf00:	1009883a 	mov	r4,r2
8111bf04:	110af500 	call	8110af50 <strlen>
8111bf08:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
8111bf0c:	e0bffd17 	ldw	r2,-12(fp)
8111bf10:	10c00217 	ldw	r3,8(r2)
8111bf14:	e0bffe17 	ldw	r2,-8(fp)
8111bf18:	10bfffc4 	addi	r2,r2,-1
8111bf1c:	1885883a 	add	r2,r3,r2
8111bf20:	10800003 	ldbu	r2,0(r2)
8111bf24:	10803fcc 	andi	r2,r2,255
8111bf28:	1080201c 	xori	r2,r2,128
8111bf2c:	10bfe004 	addi	r2,r2,-128
8111bf30:	10800bd8 	cmpnei	r2,r2,47
8111bf34:	1000031e 	bne	r2,zero,8111bf44 <alt_find_file+0x6c>
    {
      len -= 1;
8111bf38:	e0bffe17 	ldw	r2,-8(fp)
8111bf3c:	10bfffc4 	addi	r2,r2,-1
8111bf40:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8111bf44:	e0bffe17 	ldw	r2,-8(fp)
8111bf48:	e0ffff17 	ldw	r3,-4(fp)
8111bf4c:	1885883a 	add	r2,r3,r2
8111bf50:	10800003 	ldbu	r2,0(r2)
8111bf54:	10803fcc 	andi	r2,r2,255
8111bf58:	1080201c 	xori	r2,r2,128
8111bf5c:	10bfe004 	addi	r2,r2,-128
8111bf60:	10800be0 	cmpeqi	r2,r2,47
8111bf64:	1000081e 	bne	r2,zero,8111bf88 <alt_find_file+0xb0>
8111bf68:	e0bffe17 	ldw	r2,-8(fp)
8111bf6c:	e0ffff17 	ldw	r3,-4(fp)
8111bf70:	1885883a 	add	r2,r3,r2
8111bf74:	10800003 	ldbu	r2,0(r2)
8111bf78:	10803fcc 	andi	r2,r2,255
8111bf7c:	1080201c 	xori	r2,r2,128
8111bf80:	10bfe004 	addi	r2,r2,-128
8111bf84:	10000a1e 	bne	r2,zero,8111bfb0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
8111bf88:	e0bffd17 	ldw	r2,-12(fp)
8111bf8c:	10800217 	ldw	r2,8(r2)
8111bf90:	e0fffe17 	ldw	r3,-8(fp)
8111bf94:	180d883a 	mov	r6,r3
8111bf98:	e17fff17 	ldw	r5,-4(fp)
8111bf9c:	1009883a 	mov	r4,r2
8111bfa0:	111c16c0 	call	8111c16c <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8111bfa4:	1000021e 	bne	r2,zero,8111bfb0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
8111bfa8:	e0bffd17 	ldw	r2,-12(fp)
8111bfac:	00000706 	br	8111bfcc <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
8111bfb0:	e0bffd17 	ldw	r2,-12(fp)
8111bfb4:	10800017 	ldw	r2,0(r2)
8111bfb8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
8111bfbc:	e0fffd17 	ldw	r3,-12(fp)
8111bfc0:	d0a00e04 	addi	r2,gp,-32712
8111bfc4:	18bfcc1e 	bne	r3,r2,8111bef8 <__reset+0xfb0fbef8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
8111bfc8:	0005883a 	mov	r2,zero
}
8111bfcc:	e037883a 	mov	sp,fp
8111bfd0:	dfc00117 	ldw	ra,4(sp)
8111bfd4:	df000017 	ldw	fp,0(sp)
8111bfd8:	dec00204 	addi	sp,sp,8
8111bfdc:	f800283a 	ret

8111bfe0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
8111bfe0:	defffc04 	addi	sp,sp,-16
8111bfe4:	df000315 	stw	fp,12(sp)
8111bfe8:	df000304 	addi	fp,sp,12
8111bfec:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
8111bff0:	00bffa04 	movi	r2,-24
8111bff4:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8111bff8:	e03ffd15 	stw	zero,-12(fp)
8111bffc:	00001906 	br	8111c064 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
8111c000:	00a044b4 	movhi	r2,33042
8111c004:	10b95c04 	addi	r2,r2,-6800
8111c008:	e0fffd17 	ldw	r3,-12(fp)
8111c00c:	18c00324 	muli	r3,r3,12
8111c010:	10c5883a 	add	r2,r2,r3
8111c014:	10800017 	ldw	r2,0(r2)
8111c018:	10000f1e 	bne	r2,zero,8111c058 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
8111c01c:	00a044b4 	movhi	r2,33042
8111c020:	10b95c04 	addi	r2,r2,-6800
8111c024:	e0fffd17 	ldw	r3,-12(fp)
8111c028:	18c00324 	muli	r3,r3,12
8111c02c:	10c5883a 	add	r2,r2,r3
8111c030:	e0ffff17 	ldw	r3,-4(fp)
8111c034:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
8111c038:	d0e01217 	ldw	r3,-32696(gp)
8111c03c:	e0bffd17 	ldw	r2,-12(fp)
8111c040:	1880020e 	bge	r3,r2,8111c04c <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
8111c044:	e0bffd17 	ldw	r2,-12(fp)
8111c048:	d0a01215 	stw	r2,-32696(gp)
      }
      rc = i;
8111c04c:	e0bffd17 	ldw	r2,-12(fp)
8111c050:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
8111c054:	00000606 	br	8111c070 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8111c058:	e0bffd17 	ldw	r2,-12(fp)
8111c05c:	10800044 	addi	r2,r2,1
8111c060:	e0bffd15 	stw	r2,-12(fp)
8111c064:	e0bffd17 	ldw	r2,-12(fp)
8111c068:	10800810 	cmplti	r2,r2,32
8111c06c:	103fe41e 	bne	r2,zero,8111c000 <__reset+0xfb0fc000>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
8111c070:	e0bffe17 	ldw	r2,-8(fp)
}
8111c074:	e037883a 	mov	sp,fp
8111c078:	df000017 	ldw	fp,0(sp)
8111c07c:	dec00104 	addi	sp,sp,4
8111c080:	f800283a 	ret

8111c084 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
8111c084:	defffe04 	addi	sp,sp,-8
8111c088:	df000115 	stw	fp,4(sp)
8111c08c:	df000104 	addi	fp,sp,4
8111c090:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
8111c094:	e0bfff17 	ldw	r2,-4(fp)
8111c098:	10bffe84 	addi	r2,r2,-6
8111c09c:	10c00428 	cmpgeui	r3,r2,16
8111c0a0:	18001a1e 	bne	r3,zero,8111c10c <alt_exception_cause_generated_bad_addr+0x88>
8111c0a4:	100690ba 	slli	r3,r2,2
8111c0a8:	00a044b4 	movhi	r2,33042
8111c0ac:	10b02f04 	addi	r2,r2,-16196
8111c0b0:	1885883a 	add	r2,r3,r2
8111c0b4:	10800017 	ldw	r2,0(r2)
8111c0b8:	1000683a 	jmp	r2
8111c0bc:	8111c0fc 	xorhi	r4,r16,18179
8111c0c0:	8111c0fc 	xorhi	r4,r16,18179
8111c0c4:	8111c10c 	andi	r4,r16,18180
8111c0c8:	8111c10c 	andi	r4,r16,18180
8111c0cc:	8111c10c 	andi	r4,r16,18180
8111c0d0:	8111c0fc 	xorhi	r4,r16,18179
8111c0d4:	8111c104 	addi	r4,r16,18180
8111c0d8:	8111c10c 	andi	r4,r16,18180
8111c0dc:	8111c0fc 	xorhi	r4,r16,18179
8111c0e0:	8111c0fc 	xorhi	r4,r16,18179
8111c0e4:	8111c10c 	andi	r4,r16,18180
8111c0e8:	8111c0fc 	xorhi	r4,r16,18179
8111c0ec:	8111c104 	addi	r4,r16,18180
8111c0f0:	8111c10c 	andi	r4,r16,18180
8111c0f4:	8111c10c 	andi	r4,r16,18180
8111c0f8:	8111c0fc 	xorhi	r4,r16,18179
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
8111c0fc:	00800044 	movi	r2,1
8111c100:	00000306 	br	8111c110 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
8111c104:	0005883a 	mov	r2,zero
8111c108:	00000106 	br	8111c110 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
8111c10c:	0005883a 	mov	r2,zero
  }
}
8111c110:	e037883a 	mov	sp,fp
8111c114:	df000017 	ldw	fp,0(sp)
8111c118:	dec00104 	addi	sp,sp,4
8111c11c:	f800283a 	ret

8111c120 <atexit>:
8111c120:	200b883a 	mov	r5,r4
8111c124:	000f883a 	mov	r7,zero
8111c128:	000d883a 	mov	r6,zero
8111c12c:	0009883a 	mov	r4,zero
8111c130:	111c1e81 	jmpi	8111c1e8 <__register_exitproc>

8111c134 <exit>:
8111c134:	defffe04 	addi	sp,sp,-8
8111c138:	000b883a 	mov	r5,zero
8111c13c:	dc000015 	stw	r16,0(sp)
8111c140:	dfc00115 	stw	ra,4(sp)
8111c144:	2021883a 	mov	r16,r4
8111c148:	111c3000 	call	8111c300 <__call_exitprocs>
8111c14c:	00a044b4 	movhi	r2,33042
8111c150:	10be4804 	addi	r2,r2,-1760
8111c154:	11000017 	ldw	r4,0(r2)
8111c158:	20800f17 	ldw	r2,60(r4)
8111c15c:	10000126 	beq	r2,zero,8111c164 <exit+0x30>
8111c160:	103ee83a 	callr	r2
8111c164:	8009883a 	mov	r4,r16
8111c168:	111c4800 	call	8111c480 <_exit>

8111c16c <memcmp>:
8111c16c:	01c000c4 	movi	r7,3
8111c170:	3980192e 	bgeu	r7,r6,8111c1d8 <memcmp+0x6c>
8111c174:	2144b03a 	or	r2,r4,r5
8111c178:	11c4703a 	and	r2,r2,r7
8111c17c:	10000f26 	beq	r2,zero,8111c1bc <memcmp+0x50>
8111c180:	20800003 	ldbu	r2,0(r4)
8111c184:	28c00003 	ldbu	r3,0(r5)
8111c188:	10c0151e 	bne	r2,r3,8111c1e0 <memcmp+0x74>
8111c18c:	31bfff84 	addi	r6,r6,-2
8111c190:	01ffffc4 	movi	r7,-1
8111c194:	00000406 	br	8111c1a8 <memcmp+0x3c>
8111c198:	20800003 	ldbu	r2,0(r4)
8111c19c:	28c00003 	ldbu	r3,0(r5)
8111c1a0:	31bfffc4 	addi	r6,r6,-1
8111c1a4:	10c00e1e 	bne	r2,r3,8111c1e0 <memcmp+0x74>
8111c1a8:	21000044 	addi	r4,r4,1
8111c1ac:	29400044 	addi	r5,r5,1
8111c1b0:	31fff91e 	bne	r6,r7,8111c198 <__reset+0xfb0fc198>
8111c1b4:	0005883a 	mov	r2,zero
8111c1b8:	f800283a 	ret
8111c1bc:	20c00017 	ldw	r3,0(r4)
8111c1c0:	28800017 	ldw	r2,0(r5)
8111c1c4:	18bfee1e 	bne	r3,r2,8111c180 <__reset+0xfb0fc180>
8111c1c8:	31bfff04 	addi	r6,r6,-4
8111c1cc:	21000104 	addi	r4,r4,4
8111c1d0:	29400104 	addi	r5,r5,4
8111c1d4:	39bff936 	bltu	r7,r6,8111c1bc <__reset+0xfb0fc1bc>
8111c1d8:	303fe91e 	bne	r6,zero,8111c180 <__reset+0xfb0fc180>
8111c1dc:	003ff506 	br	8111c1b4 <__reset+0xfb0fc1b4>
8111c1e0:	10c5c83a 	sub	r2,r2,r3
8111c1e4:	f800283a 	ret

8111c1e8 <__register_exitproc>:
8111c1e8:	defffa04 	addi	sp,sp,-24
8111c1ec:	dc000315 	stw	r16,12(sp)
8111c1f0:	042044b4 	movhi	r16,33042
8111c1f4:	843e4804 	addi	r16,r16,-1760
8111c1f8:	80c00017 	ldw	r3,0(r16)
8111c1fc:	dc400415 	stw	r17,16(sp)
8111c200:	dfc00515 	stw	ra,20(sp)
8111c204:	18805217 	ldw	r2,328(r3)
8111c208:	2023883a 	mov	r17,r4
8111c20c:	10003726 	beq	r2,zero,8111c2ec <__register_exitproc+0x104>
8111c210:	10c00117 	ldw	r3,4(r2)
8111c214:	010007c4 	movi	r4,31
8111c218:	20c00e16 	blt	r4,r3,8111c254 <__register_exitproc+0x6c>
8111c21c:	1a000044 	addi	r8,r3,1
8111c220:	8800221e 	bne	r17,zero,8111c2ac <__register_exitproc+0xc4>
8111c224:	18c00084 	addi	r3,r3,2
8111c228:	18c7883a 	add	r3,r3,r3
8111c22c:	18c7883a 	add	r3,r3,r3
8111c230:	12000115 	stw	r8,4(r2)
8111c234:	10c7883a 	add	r3,r2,r3
8111c238:	19400015 	stw	r5,0(r3)
8111c23c:	0005883a 	mov	r2,zero
8111c240:	dfc00517 	ldw	ra,20(sp)
8111c244:	dc400417 	ldw	r17,16(sp)
8111c248:	dc000317 	ldw	r16,12(sp)
8111c24c:	dec00604 	addi	sp,sp,24
8111c250:	f800283a 	ret
8111c254:	00800034 	movhi	r2,0
8111c258:	10800004 	addi	r2,r2,0
8111c25c:	10002626 	beq	r2,zero,8111c2f8 <__register_exitproc+0x110>
8111c260:	01006404 	movi	r4,400
8111c264:	d9400015 	stw	r5,0(sp)
8111c268:	d9800115 	stw	r6,4(sp)
8111c26c:	d9c00215 	stw	r7,8(sp)
8111c270:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
8111c274:	d9400017 	ldw	r5,0(sp)
8111c278:	d9800117 	ldw	r6,4(sp)
8111c27c:	d9c00217 	ldw	r7,8(sp)
8111c280:	10001d26 	beq	r2,zero,8111c2f8 <__register_exitproc+0x110>
8111c284:	81000017 	ldw	r4,0(r16)
8111c288:	10000115 	stw	zero,4(r2)
8111c28c:	02000044 	movi	r8,1
8111c290:	22405217 	ldw	r9,328(r4)
8111c294:	0007883a 	mov	r3,zero
8111c298:	12400015 	stw	r9,0(r2)
8111c29c:	20805215 	stw	r2,328(r4)
8111c2a0:	10006215 	stw	zero,392(r2)
8111c2a4:	10006315 	stw	zero,396(r2)
8111c2a8:	883fde26 	beq	r17,zero,8111c224 <__reset+0xfb0fc224>
8111c2ac:	18c9883a 	add	r4,r3,r3
8111c2b0:	2109883a 	add	r4,r4,r4
8111c2b4:	1109883a 	add	r4,r2,r4
8111c2b8:	21802215 	stw	r6,136(r4)
8111c2bc:	01800044 	movi	r6,1
8111c2c0:	12406217 	ldw	r9,392(r2)
8111c2c4:	30cc983a 	sll	r6,r6,r3
8111c2c8:	4992b03a 	or	r9,r9,r6
8111c2cc:	12406215 	stw	r9,392(r2)
8111c2d0:	21c04215 	stw	r7,264(r4)
8111c2d4:	01000084 	movi	r4,2
8111c2d8:	893fd21e 	bne	r17,r4,8111c224 <__reset+0xfb0fc224>
8111c2dc:	11006317 	ldw	r4,396(r2)
8111c2e0:	218cb03a 	or	r6,r4,r6
8111c2e4:	11806315 	stw	r6,396(r2)
8111c2e8:	003fce06 	br	8111c224 <__reset+0xfb0fc224>
8111c2ec:	18805304 	addi	r2,r3,332
8111c2f0:	18805215 	stw	r2,328(r3)
8111c2f4:	003fc606 	br	8111c210 <__reset+0xfb0fc210>
8111c2f8:	00bfffc4 	movi	r2,-1
8111c2fc:	003fd006 	br	8111c240 <__reset+0xfb0fc240>

8111c300 <__call_exitprocs>:
8111c300:	defff504 	addi	sp,sp,-44
8111c304:	df000915 	stw	fp,36(sp)
8111c308:	dd400615 	stw	r21,24(sp)
8111c30c:	dc800315 	stw	r18,12(sp)
8111c310:	dfc00a15 	stw	ra,40(sp)
8111c314:	ddc00815 	stw	r23,32(sp)
8111c318:	dd800715 	stw	r22,28(sp)
8111c31c:	dd000515 	stw	r20,20(sp)
8111c320:	dcc00415 	stw	r19,16(sp)
8111c324:	dc400215 	stw	r17,8(sp)
8111c328:	dc000115 	stw	r16,4(sp)
8111c32c:	d9000015 	stw	r4,0(sp)
8111c330:	2839883a 	mov	fp,r5
8111c334:	04800044 	movi	r18,1
8111c338:	057fffc4 	movi	r21,-1
8111c33c:	00a044b4 	movhi	r2,33042
8111c340:	10be4804 	addi	r2,r2,-1760
8111c344:	12000017 	ldw	r8,0(r2)
8111c348:	45005217 	ldw	r20,328(r8)
8111c34c:	44c05204 	addi	r19,r8,328
8111c350:	a0001c26 	beq	r20,zero,8111c3c4 <__call_exitprocs+0xc4>
8111c354:	a0800117 	ldw	r2,4(r20)
8111c358:	15ffffc4 	addi	r23,r2,-1
8111c35c:	b8000d16 	blt	r23,zero,8111c394 <__call_exitprocs+0x94>
8111c360:	14000044 	addi	r16,r2,1
8111c364:	8421883a 	add	r16,r16,r16
8111c368:	8421883a 	add	r16,r16,r16
8111c36c:	84402004 	addi	r17,r16,128
8111c370:	a463883a 	add	r17,r20,r17
8111c374:	a421883a 	add	r16,r20,r16
8111c378:	e0001e26 	beq	fp,zero,8111c3f4 <__call_exitprocs+0xf4>
8111c37c:	80804017 	ldw	r2,256(r16)
8111c380:	e0801c26 	beq	fp,r2,8111c3f4 <__call_exitprocs+0xf4>
8111c384:	bdffffc4 	addi	r23,r23,-1
8111c388:	843fff04 	addi	r16,r16,-4
8111c38c:	8c7fff04 	addi	r17,r17,-4
8111c390:	bd7ff91e 	bne	r23,r21,8111c378 <__reset+0xfb0fc378>
8111c394:	00800034 	movhi	r2,0
8111c398:	10800004 	addi	r2,r2,0
8111c39c:	10000926 	beq	r2,zero,8111c3c4 <__call_exitprocs+0xc4>
8111c3a0:	a0800117 	ldw	r2,4(r20)
8111c3a4:	1000301e 	bne	r2,zero,8111c468 <__call_exitprocs+0x168>
8111c3a8:	a0800017 	ldw	r2,0(r20)
8111c3ac:	10003226 	beq	r2,zero,8111c478 <__call_exitprocs+0x178>
8111c3b0:	a009883a 	mov	r4,r20
8111c3b4:	98800015 	stw	r2,0(r19)
8111c3b8:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
8111c3bc:	9d000017 	ldw	r20,0(r19)
8111c3c0:	a03fe41e 	bne	r20,zero,8111c354 <__reset+0xfb0fc354>
8111c3c4:	dfc00a17 	ldw	ra,40(sp)
8111c3c8:	df000917 	ldw	fp,36(sp)
8111c3cc:	ddc00817 	ldw	r23,32(sp)
8111c3d0:	dd800717 	ldw	r22,28(sp)
8111c3d4:	dd400617 	ldw	r21,24(sp)
8111c3d8:	dd000517 	ldw	r20,20(sp)
8111c3dc:	dcc00417 	ldw	r19,16(sp)
8111c3e0:	dc800317 	ldw	r18,12(sp)
8111c3e4:	dc400217 	ldw	r17,8(sp)
8111c3e8:	dc000117 	ldw	r16,4(sp)
8111c3ec:	dec00b04 	addi	sp,sp,44
8111c3f0:	f800283a 	ret
8111c3f4:	a0800117 	ldw	r2,4(r20)
8111c3f8:	80c00017 	ldw	r3,0(r16)
8111c3fc:	10bfffc4 	addi	r2,r2,-1
8111c400:	15c01426 	beq	r2,r23,8111c454 <__call_exitprocs+0x154>
8111c404:	80000015 	stw	zero,0(r16)
8111c408:	183fde26 	beq	r3,zero,8111c384 <__reset+0xfb0fc384>
8111c40c:	95c8983a 	sll	r4,r18,r23
8111c410:	a0806217 	ldw	r2,392(r20)
8111c414:	a5800117 	ldw	r22,4(r20)
8111c418:	2084703a 	and	r2,r4,r2
8111c41c:	10000b26 	beq	r2,zero,8111c44c <__call_exitprocs+0x14c>
8111c420:	a0806317 	ldw	r2,396(r20)
8111c424:	2088703a 	and	r4,r4,r2
8111c428:	20000c1e 	bne	r4,zero,8111c45c <__call_exitprocs+0x15c>
8111c42c:	89400017 	ldw	r5,0(r17)
8111c430:	d9000017 	ldw	r4,0(sp)
8111c434:	183ee83a 	callr	r3
8111c438:	a0800117 	ldw	r2,4(r20)
8111c43c:	15bfbf1e 	bne	r2,r22,8111c33c <__reset+0xfb0fc33c>
8111c440:	98800017 	ldw	r2,0(r19)
8111c444:	153fcf26 	beq	r2,r20,8111c384 <__reset+0xfb0fc384>
8111c448:	003fbc06 	br	8111c33c <__reset+0xfb0fc33c>
8111c44c:	183ee83a 	callr	r3
8111c450:	003ff906 	br	8111c438 <__reset+0xfb0fc438>
8111c454:	a5c00115 	stw	r23,4(r20)
8111c458:	003feb06 	br	8111c408 <__reset+0xfb0fc408>
8111c45c:	89000017 	ldw	r4,0(r17)
8111c460:	183ee83a 	callr	r3
8111c464:	003ff406 	br	8111c438 <__reset+0xfb0fc438>
8111c468:	a0800017 	ldw	r2,0(r20)
8111c46c:	a027883a 	mov	r19,r20
8111c470:	1029883a 	mov	r20,r2
8111c474:	003fb606 	br	8111c350 <__reset+0xfb0fc350>
8111c478:	0005883a 	mov	r2,zero
8111c47c:	003ffb06 	br	8111c46c <__reset+0xfb0fc46c>

8111c480 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
8111c480:	defffd04 	addi	sp,sp,-12
8111c484:	df000215 	stw	fp,8(sp)
8111c488:	df000204 	addi	fp,sp,8
8111c48c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
8111c490:	0001883a 	nop
8111c494:	e0bfff17 	ldw	r2,-4(fp)
8111c498:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
8111c49c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
8111c4a0:	10000226 	beq	r2,zero,8111c4ac <_exit+0x2c>
    ALT_SIM_FAIL();
8111c4a4:	002af070 	cmpltui	zero,zero,43969
8111c4a8:	00000106 	br	8111c4b0 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
8111c4ac:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
8111c4b0:	003fff06 	br	8111c4b0 <__reset+0xfb0fc4b0>
