   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"TU1.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.bss.DeviceDataPrv__DEFAULT_RTOS_ALLOC,"aw",%nobits
  19              		.align	2
  22              	DeviceDataPrv__DEFAULT_RTOS_ALLOC:
  23 0000 00000000 		.space	4
  24              		.section	.text.TU1_Init,"ax",%progbits
  25              		.align	2
  26              		.global	TU1_Init
  27              		.thumb
  28              		.thumb_func
  30              	TU1_Init:
  31              	.LFB0:
  32              		.file 1 "../Generated_Code/TU1.c"
   1:../Generated_Code/TU1.c **** /** ###################################################################
   2:../Generated_Code/TU1.c **** **     THIS COMPONENT MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
   3:../Generated_Code/TU1.c **** **     Filename    : TU1.c
   4:../Generated_Code/TU1.c **** **     Project     : ProcessorExpert
   5:../Generated_Code/TU1.c **** **     Processor   : MK40DX256ZVLQ10
   6:../Generated_Code/TU1.c **** **     Component   : TimerUnit_LDD
   7:../Generated_Code/TU1.c **** **     Version     : Component 01.139, Driver 01.09, CPU db: 3.00.001
   8:../Generated_Code/TU1.c **** **     Compiler    : GNU C Compiler
   9:../Generated_Code/TU1.c **** **     Date/Time   : 2013-04-11, 16:51, # CodeGen: 93
  10:../Generated_Code/TU1.c **** **     Abstract    :
  11:../Generated_Code/TU1.c **** **          This TimerUnit component provides a low level API for unified hardware access across
  12:../Generated_Code/TU1.c **** **          various timer devices using the Prescaler-Counter-Compare-Capture timer structure.
  13:../Generated_Code/TU1.c **** **     Settings    :
  14:../Generated_Code/TU1.c **** **          Component name                                 : TU1
  15:../Generated_Code/TU1.c **** **          Module name                                    : FTM2
  16:../Generated_Code/TU1.c **** **          Counter                                        : FTM2_CNT
  17:../Generated_Code/TU1.c **** **          Counter direction                              : Up
  18:../Generated_Code/TU1.c **** **          Counter width                                  : 16 bits
  19:../Generated_Code/TU1.c **** **          Value type                                     : Optimal
  20:../Generated_Code/TU1.c **** **          Input clock source                             : Internal
  21:../Generated_Code/TU1.c **** **            Counter frequency                            : 3 MHz
  22:../Generated_Code/TU1.c **** **          Counter restart                                : On-match
  23:../Generated_Code/TU1.c **** **            Period device                                : FTM2_MOD
  24:../Generated_Code/TU1.c **** **            Period                                       : 50 Hz
  25:../Generated_Code/TU1.c **** **            Interrupt                                    : Disabled
  26:../Generated_Code/TU1.c **** **          Channel list                                   : 1
  27:../Generated_Code/TU1.c **** **            Channel 0                                    : 
  28:../Generated_Code/TU1.c **** **              Mode                                       : Compare
  29:../Generated_Code/TU1.c **** **                Compare                                  : FTM2_C0V
  30:../Generated_Code/TU1.c **** **                Offset                                   : 1.5 ms
  31:../Generated_Code/TU1.c **** **                Output on compare                        : Clear
  32:../Generated_Code/TU1.c **** **                  Output on overrun                      : Set
  33:../Generated_Code/TU1.c **** **                  Initial state                          : Low
  34:../Generated_Code/TU1.c **** **                  Output pin                             : PTB18/CAN0_TX/FTM2_CH0/I2S0_TX_BCLK/FT
  35:../Generated_Code/TU1.c **** **                  Output pin signal                      : 
  36:../Generated_Code/TU1.c **** **                Interrupt                                : Disabled
  37:../Generated_Code/TU1.c **** **          Initialization                                 : 
  38:../Generated_Code/TU1.c **** **            Enabled in init. code                        : yes
  39:../Generated_Code/TU1.c **** **            Auto initialization                          : yes
  40:../Generated_Code/TU1.c **** **            Event mask                                   : 
  41:../Generated_Code/TU1.c **** **              OnCounterRestart                           : Disabled
  42:../Generated_Code/TU1.c **** **              OnChannel0                                 : Disabled
  43:../Generated_Code/TU1.c **** **              OnChannel1                                 : Disabled
  44:../Generated_Code/TU1.c **** **              OnChannel2                                 : Disabled
  45:../Generated_Code/TU1.c **** **              OnChannel3                                 : Disabled
  46:../Generated_Code/TU1.c **** **              OnChannel4                                 : Disabled
  47:../Generated_Code/TU1.c **** **              OnChannel5                                 : Disabled
  48:../Generated_Code/TU1.c **** **              OnChannel6                                 : Disabled
  49:../Generated_Code/TU1.c **** **              OnChannel7                                 : Disabled
  50:../Generated_Code/TU1.c **** **          CPU clock/configuration selection              : 
  51:../Generated_Code/TU1.c **** **            Clock configuration 0                        : This component enabled
  52:../Generated_Code/TU1.c **** **            Clock configuration 1                        : This component disabled
  53:../Generated_Code/TU1.c **** **            Clock configuration 2                        : This component disabled
  54:../Generated_Code/TU1.c **** **            Clock configuration 3                        : This component disabled
  55:../Generated_Code/TU1.c **** **            Clock configuration 4                        : This component disabled
  56:../Generated_Code/TU1.c **** **            Clock configuration 5                        : This component disabled
  57:../Generated_Code/TU1.c **** **            Clock configuration 6                        : This component disabled
  58:../Generated_Code/TU1.c **** **            Clock configuration 7                        : This component disabled
  59:../Generated_Code/TU1.c **** **     Contents    :
  60:../Generated_Code/TU1.c **** **         Init   - LDD_TDeviceData* TU1_Init(LDD_TUserData *UserDataPtr);
  61:../Generated_Code/TU1.c **** **         Deinit - void TU1_Deinit(LDD_TDeviceData *DeviceDataPtr);
  62:../Generated_Code/TU1.c **** **
  63:../Generated_Code/TU1.c **** **     Copyright : 1997 - 2012 Freescale, Inc. All Rights Reserved.
  64:../Generated_Code/TU1.c **** **     
  65:../Generated_Code/TU1.c **** **     http      : www.freescale.com
  66:../Generated_Code/TU1.c **** **     mail      : support@freescale.com
  67:../Generated_Code/TU1.c **** ** ###################################################################*/
  68:../Generated_Code/TU1.c **** 
  69:../Generated_Code/TU1.c **** /* MODULE TU1. */
  70:../Generated_Code/TU1.c **** 
  71:../Generated_Code/TU1.c **** #include "TU1.h"
  72:../Generated_Code/TU1.c **** /* {Default RTOS Adapter} No RTOS includes */
  73:../Generated_Code/TU1.c **** #include "IO_Map.h"
  74:../Generated_Code/TU1.c **** 
  75:../Generated_Code/TU1.c **** 
  76:../Generated_Code/TU1.c **** typedef struct {
  77:../Generated_Code/TU1.c ****   LDD_TUserData *UserDataPtr;          /* RTOS device data structure */
  78:../Generated_Code/TU1.c **** } TU1_TDeviceData;
  79:../Generated_Code/TU1.c **** 
  80:../Generated_Code/TU1.c **** typedef TU1_TDeviceData *TU1_TDeviceDataPtr; /* Pointer to the device data structure. */
  81:../Generated_Code/TU1.c **** 
  82:../Generated_Code/TU1.c **** /* {Default RTOS Adapter} Static object used for simulation of dynamic driver memory allocation */
  83:../Generated_Code/TU1.c **** static TU1_TDeviceData DeviceDataPrv__DEFAULT_RTOS_ALLOC;
  84:../Generated_Code/TU1.c **** 
  85:../Generated_Code/TU1.c **** #define AVAILABLE_PIN_MASK (LDD_TPinMask)(TU1_CHANNEL_0_PIN)
  86:../Generated_Code/TU1.c **** #define LAST_CHANNEL 0x00U
  87:../Generated_Code/TU1.c **** 
  88:../Generated_Code/TU1.c **** /* Internal method prototypes */
  89:../Generated_Code/TU1.c **** /*
  90:../Generated_Code/TU1.c **** ** ===================================================================
  91:../Generated_Code/TU1.c **** **     Method      :  TU1_Init (component TimerUnit_LDD)
  92:../Generated_Code/TU1.c **** **
  93:../Generated_Code/TU1.c **** **     Description :
  94:../Generated_Code/TU1.c **** **         Initializes the device. Allocates memory for the device data
  95:../Generated_Code/TU1.c **** **         structure, allocates interrupt vectors and sets interrupt
  96:../Generated_Code/TU1.c **** **         priority, sets pin routing, sets timing, etc. If the
  97:../Generated_Code/TU1.c **** **         property <"Enable in init. code"> is set to "yes" value then
  98:../Generated_Code/TU1.c **** **         the device is also enabled (see the description of the
  99:../Generated_Code/TU1.c **** **         <Enable> method). In this case the <Enable> method is not
 100:../Generated_Code/TU1.c **** **         necessary and needn't to be generated. This method can be
 101:../Generated_Code/TU1.c **** **         called only once. Before the second call of Init the <Deinit>
 102:../Generated_Code/TU1.c **** **         must be called first.
 103:../Generated_Code/TU1.c **** **     Parameters  :
 104:../Generated_Code/TU1.c **** **         NAME            - DESCRIPTION
 105:../Generated_Code/TU1.c **** **       * UserDataPtr     - Pointer to the user or
 106:../Generated_Code/TU1.c **** **                           RTOS specific data. This pointer will be
 107:../Generated_Code/TU1.c **** **                           passed as an event or callback parameter.
 108:../Generated_Code/TU1.c **** **     Returns     :
 109:../Generated_Code/TU1.c **** **         ---             - Pointer to the dynamically allocated
 110:../Generated_Code/TU1.c **** **                           private structure or NULL if there was an
 111:../Generated_Code/TU1.c **** **                           error.
 112:../Generated_Code/TU1.c **** ** ===================================================================
 113:../Generated_Code/TU1.c **** */
 114:../Generated_Code/TU1.c **** LDD_TDeviceData* TU1_Init(LDD_TUserData *UserDataPtr)
 115:../Generated_Code/TU1.c **** {
  33              		.loc 1 115 0
  34              		.cfi_startproc
  35              		@ args = 0, pretend = 0, frame = 16
  36              		@ frame_needed = 1, uses_anonymous_args = 0
  37              		@ link register save eliminated.
  38 0000 80B4     		push	{r7}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 4
  41              		.cfi_offset 7, -4
  42 0002 85B0     		sub	sp, sp, #20
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 24
  45 0004 00AF     		add	r7, sp, #0
  46              	.LCFI2:
  47              		.cfi_def_cfa_register 7
  48 0006 7860     		str	r0, [r7, #4]
 116:../Generated_Code/TU1.c ****   /* Allocate device structure */
 117:../Generated_Code/TU1.c ****   TU1_TDeviceData *DeviceDataPrv;
 118:../Generated_Code/TU1.c ****   /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer 
 119:../Generated_Code/TU1.c ****   DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
  49              		.loc 1 119 0
  50 0008 40F20003 		movw	r3, #:lower16:DeviceDataPrv__DEFAULT_RTOS_ALLOC
  51 000c C0F20003 		movt	r3, #:upper16:DeviceDataPrv__DEFAULT_RTOS_ALLOC
  52 0010 FB60     		str	r3, [r7, #12]
 120:../Generated_Code/TU1.c ****   DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
  53              		.loc 1 120 0
  54 0012 FB68     		ldr	r3, [r7, #12]
  55 0014 7A68     		ldr	r2, [r7, #4]
  56 0016 1A60     		str	r2, [r3, #0]
 121:../Generated_Code/TU1.c ****   /* SIM_SCGC3: FTM2=1 */
 122:../Generated_Code/TU1.c ****   SIM_SCGC3 |= SIM_SCGC3_FTM2_MASK;                                                   
  57              		.loc 1 122 0
  58 0018 4FF4E043 		mov	r3, #28672
  59 001c C4F20403 		movt	r3, 16388
  60 0020 4FF4E042 		mov	r2, #28672
  61 0024 C4F20402 		movt	r2, 16388
  62 0028 02F58052 		add	r2, r2, #4096
  63 002c 02F13002 		add	r2, r2, #48
  64 0030 1268     		ldr	r2, [r2, #0]
  65 0032 42F08072 		orr	r2, r2, #16777216
  66 0036 03F58053 		add	r3, r3, #4096
  67 003a 03F13003 		add	r3, r3, #48
  68 003e 1A60     		str	r2, [r3, #0]
 123:../Generated_Code/TU1.c ****   /* FTM2_MODE: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=
 124:../Generated_Code/TU1.c ****   FTM2_MODE = FTM_MODE_WPDIS_MASK;     /* Set up mode register */
  69              		.loc 1 124 0
  70 0040 4FF40043 		mov	r3, #32768
  71 0044 C4F20B03 		movt	r3, 16395
  72 0048 4FF00402 		mov	r2, #4
  73 004c 5A65     		str	r2, [r3, #84]
 125:../Generated_Code/TU1.c ****   /* FTM2_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,
 126:../Generated_Code/TU1.c ****   FTM2_SC = 0x00U;                     /* Clear status and control register */
  74              		.loc 1 126 0
  75 004e 4FF40043 		mov	r3, #32768
  76 0052 C4F20B03 		movt	r3, 16395
  77 0056 4FF00002 		mov	r2, #0
  78 005a 1A60     		str	r2, [r3, #0]
 127:../Generated_Code/TU1.c ****   /* FTM2_CNTIN: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,IN
 128:../Generated_Code/TU1.c ****   FTM2_CNTIN = 0x00U;                  /* Clear counter initial register */
  79              		.loc 1 128 0
  80 005c 4FF40043 		mov	r3, #32768
  81 0060 C4F20B03 		movt	r3, 16395
  82 0064 4FF00002 		mov	r2, #0
  83 0068 DA64     		str	r2, [r3, #76]
 129:../Generated_Code/TU1.c ****   /* FTM2_CNT: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,COUN
 130:../Generated_Code/TU1.c ****   FTM2_CNT = 0x00U;                    /* Reset counter register */
  84              		.loc 1 130 0
  85 006a 4FF40043 		mov	r3, #32768
  86 006e C4F20B03 		movt	r3, 16395
  87 0072 4FF00002 		mov	r2, #0
  88 0076 5A60     		str	r2, [r3, #4]
 131:../Generated_Code/TU1.c ****   /* FTM2_C0SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=
 132:../Generated_Code/TU1.c ****   FTM2_C0SC = 0x00U;                   /* Clear channel status and control register */
  89              		.loc 1 132 0
  90 0078 4FF40043 		mov	r3, #32768
  91 007c C4F20B03 		movt	r3, 16395
  92 0080 4FF00002 		mov	r2, #0
  93 0084 DA60     		str	r2, [r3, #12]
 133:../Generated_Code/TU1.c ****   /* FTM2_C1SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=
 134:../Generated_Code/TU1.c ****   FTM2_C1SC = 0x00U;                   /* Clear channel status and control register */
  94              		.loc 1 134 0
  95 0086 4FF40043 		mov	r3, #32768
  96 008a C4F20B03 		movt	r3, 16395
  97 008e 4FF00002 		mov	r2, #0
  98 0092 5A61     		str	r2, [r3, #20]
 135:../Generated_Code/TU1.c ****   /* FTM2_MOD: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,MOD=
 136:../Generated_Code/TU1.c ****   FTM2_MOD = FTM_MOD_MOD(0xEA5F);      /* Set up modulo register */
  99              		.loc 1 136 0
 100 0094 4FF40043 		mov	r3, #32768
 101 0098 C4F20B03 		movt	r3, 16395
 102 009c 4EF65F22 		movw	r2, #59999
 103 00a0 9A60     		str	r2, [r3, #8]
 137:../Generated_Code/TU1.c ****   /* FTM2_C0SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=
 138:../Generated_Code/TU1.c ****   FTM2_C0SC = (FTM_CnSC_MSB_MASK | FTM_CnSC_ELSB_MASK); /* Set up channel status and control regist
 104              		.loc 1 138 0
 105 00a2 4FF40043 		mov	r3, #32768
 106 00a6 C4F20B03 		movt	r3, 16395
 107 00aa 4FF02802 		mov	r2, #40
 108 00ae DA60     		str	r2, [r3, #12]
 139:../Generated_Code/TU1.c ****   /* FTM2_C0V: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,VAL=
 140:../Generated_Code/TU1.c ****   FTM2_C0V = FTM_CnV_VAL(0x1194);      /* Set up channel value register */
 109              		.loc 1 140 0
 110 00b0 4FF40043 		mov	r3, #32768
 111 00b4 C4F20B03 		movt	r3, 16395
 112 00b8 41F29412 		movw	r2, #4500
 113 00bc 1A61     		str	r2, [r3, #16]
 141:../Generated_Code/TU1.c ****   /* PORTB_PCR18: ISF=0,MUX=3 */
 142:../Generated_Code/TU1.c ****   PORTB_PCR18 = (uint32_t)((PORTB_PCR18 & (uint32_t)~(uint32_t)(
 114              		.loc 1 142 0
 115 00be 4FF42043 		mov	r3, #40960
 116 00c2 C4F20403 		movt	r3, 16388
 117 00c6 4FF42042 		mov	r2, #40960
 118 00ca C4F20402 		movt	r2, 16388
 119 00ce 926C     		ldr	r2, [r2, #72]
 120 00d0 22F08072 		bic	r2, r2, #16777216
 121 00d4 22F4E062 		bic	r2, r2, #1792
 122 00d8 42F44072 		orr	r2, r2, #768
 123 00dc 9A64     		str	r2, [r3, #72]
 143:../Generated_Code/TU1.c ****                  PORT_PCR_ISF_MASK |
 144:../Generated_Code/TU1.c ****                  PORT_PCR_MUX(0x04)
 145:../Generated_Code/TU1.c ****                 )) | (uint32_t)(
 146:../Generated_Code/TU1.c ****                  PORT_PCR_MUX(0x03)
 147:../Generated_Code/TU1.c ****                 ));                                                  
 148:../Generated_Code/TU1.c ****   /* FTM2_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,
 149:../Generated_Code/TU1.c ****   FTM2_SC = (FTM_SC_CLKS(0x01) | FTM_SC_PS(0x04)); /* Set up status and control register */
 124              		.loc 1 149 0
 125 00de 4FF40043 		mov	r3, #32768
 126 00e2 C4F20B03 		movt	r3, 16395
 127 00e6 4FF00C02 		mov	r2, #12
 128 00ea 1A60     		str	r2, [r3, #0]
 150:../Generated_Code/TU1.c ****   /* Registration of the device structure */
 151:../Generated_Code/TU1.c ****   PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TU1_ID,DeviceDataPrv);
 129              		.loc 1 151 0
 130 00ec 40F20003 		movw	r3, #:lower16:PE_LDD_DeviceDataList
 131 00f0 C0F20003 		movt	r3, #:upper16:PE_LDD_DeviceDataList
 132 00f4 FA68     		ldr	r2, [r7, #12]
 133 00f6 9A63     		str	r2, [r3, #56]
 152:../Generated_Code/TU1.c ****   return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
 134              		.loc 1 152 0
 135 00f8 FB68     		ldr	r3, [r7, #12]
 153:../Generated_Code/TU1.c **** }
 136              		.loc 1 153 0
 137 00fa 1846     		mov	r0, r3
 138 00fc 07F11407 		add	r7, r7, #20
 139 0100 BD46     		mov	sp, r7
 140 0102 80BC     		pop	{r7}
 141 0104 7047     		bx	lr
 142              		.cfi_endproc
 143              	.LFE0:
 145 0106 00BF     		.section	.text.TU1_Deinit,"ax",%progbits
 146              		.align	2
 147              		.global	TU1_Deinit
 148              		.thumb
 149              		.thumb_func
 151              	TU1_Deinit:
 152              	.LFB1:
 154:../Generated_Code/TU1.c **** 
 155:../Generated_Code/TU1.c **** /*
 156:../Generated_Code/TU1.c **** ** ===================================================================
 157:../Generated_Code/TU1.c **** **     Method      :  TU1_Deinit (component TimerUnit_LDD)
 158:../Generated_Code/TU1.c **** **
 159:../Generated_Code/TU1.c **** **     Description :
 160:../Generated_Code/TU1.c **** **         Deinitializes the device. Switches off the device, frees the
 161:../Generated_Code/TU1.c **** **         device data structure memory, interrupts vectors, etc.
 162:../Generated_Code/TU1.c **** **     Parameters  :
 163:../Generated_Code/TU1.c **** **         NAME            - DESCRIPTION
 164:../Generated_Code/TU1.c **** **       * DeviceDataPtr   - Device data structure
 165:../Generated_Code/TU1.c **** **                           pointer returned by Init method
 166:../Generated_Code/TU1.c **** **     Returns     : Nothing
 167:../Generated_Code/TU1.c **** ** ===================================================================
 168:../Generated_Code/TU1.c **** */
 169:../Generated_Code/TU1.c **** void TU1_Deinit(LDD_TDeviceData *DeviceDataPtr)
 170:../Generated_Code/TU1.c **** {
 153              		.loc 1 170 0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 16
 156              		@ frame_needed = 1, uses_anonymous_args = 0
 157              		@ link register save eliminated.
 158 0000 80B4     		push	{r7}
 159              	.LCFI3:
 160              		.cfi_def_cfa_offset 4
 161              		.cfi_offset 7, -4
 162 0002 85B0     		sub	sp, sp, #20
 163              	.LCFI4:
 164              		.cfi_def_cfa_offset 24
 165 0004 00AF     		add	r7, sp, #0
 166              	.LCFI5:
 167              		.cfi_def_cfa_register 7
 168 0006 7860     		str	r0, [r7, #4]
 171:../Generated_Code/TU1.c ****   TU1_TDeviceData *DeviceDataPrv = (TU1_TDeviceData *)DeviceDataPtr;
 169              		.loc 1 171 0
 170 0008 7B68     		ldr	r3, [r7, #4]
 171 000a FB60     		str	r3, [r7, #12]
 172:../Generated_Code/TU1.c **** 
 173:../Generated_Code/TU1.c ****   (void)DeviceDataPrv;
 174:../Generated_Code/TU1.c ****   FTM_PDD_SelectPrescalerSource(FTM2_BASE_PTR, FTM_PDD_DISABLED);
 172              		.loc 1 174 0
 173 000c 4FF40043 		mov	r3, #32768
 174 0010 C4F20B03 		movt	r3, 16395
 175 0014 4FF40042 		mov	r2, #32768
 176 0018 C4F20B02 		movt	r2, 16395
 177 001c 1268     		ldr	r2, [r2, #0]
 178 001e 22F09802 		bic	r2, r2, #152
 179 0022 1A60     		str	r2, [r3, #0]
 175:../Generated_Code/TU1.c ****   /* Unregistration of the device structure */
 176:../Generated_Code/TU1.c ****   PE_LDD_UnregisterDeviceStructure(PE_LDD_COMPONENT_TU1_ID);
 180              		.loc 1 176 0
 181 0024 40F20003 		movw	r3, #:lower16:PE_LDD_DeviceDataList
 182 0028 C0F20003 		movt	r3, #:upper16:PE_LDD_DeviceDataList
 183 002c 4FF00002 		mov	r2, #0
 184 0030 9A63     		str	r2, [r3, #56]
 177:../Generated_Code/TU1.c ****   /* Deallocation of the device structure */
 178:../Generated_Code/TU1.c ****   /* {Default RTOS Adapter} Driver memory deallocation: Dynamic allocation is simulated, no dealloc
 179:../Generated_Code/TU1.c **** }
 185              		.loc 1 179 0
 186 0032 07F11407 		add	r7, r7, #20
 187 0036 BD46     		mov	sp, r7
 188 0038 80BC     		pop	{r7}
 189 003a 7047     		bx	lr
 190              		.cfi_endproc
 191              	.LFE1:
 193              		.text
 194              	.Letext0:
 195              		.file 2 "C:/Freescale/CW MCU v10.3_NOBETA/MCU/ARM_GCC_Support/ewl/EWL_C/include/cstdint"
 196              		.file 3 "../Generated_Code/IO_Map.h"
 197              		.file 4 "../Generated_Code/PE_LDD.h"
DEFINED SYMBOLS
                            *ABS*:00000000 TU1.c
C:\Users\x\AppData\Local\Temp\ccIaqzQe.s:19     .bss.DeviceDataPrv__DEFAULT_RTOS_ALLOC:00000000 $d
C:\Users\x\AppData\Local\Temp\ccIaqzQe.s:22     .bss.DeviceDataPrv__DEFAULT_RTOS_ALLOC:00000000 DeviceDataPrv__DEFAULT_RTOS_ALLOC
C:\Users\x\AppData\Local\Temp\ccIaqzQe.s:25     .text.TU1_Init:00000000 $t
C:\Users\x\AppData\Local\Temp\ccIaqzQe.s:30     .text.TU1_Init:00000000 TU1_Init
C:\Users\x\AppData\Local\Temp\ccIaqzQe.s:146    .text.TU1_Deinit:00000000 $t
C:\Users\x\AppData\Local\Temp\ccIaqzQe.s:151    .text.TU1_Deinit:00000000 TU1_Deinit
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
PE_LDD_DeviceDataList
