Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 11 13:33:07 2023
| Host         : MOMIJI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FW_timing_summary_routed.rpt -pb FW_timing_summary_routed.pb -rpx FW_timing_summary_routed.rpx -warn_on_violation
| Design       : FW
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.413        0.000                      0                   76        0.234        0.000                      0                   76        3.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.413        0.000                      0                   76        0.234        0.000                      0                   76        3.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 timer_u/c_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_reg_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 2.116ns (46.093%)  route 2.475ns (53.906%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.744     5.378    timer_u/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  timer_u/c_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.518     5.896 f  timer_u/c_reg_reg[15]/Q
                         net (fo=2, routed)           0.676     6.572    timer_u/c_reg_reg_0[15]
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.696 f  timer_u/c_reg[0]_i_4/O
                         net (fo=1, routed)           0.797     7.494    timer_u/c_reg[0]_i_4_n_0
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.618 r  timer_u/c_reg[0]_i_1/O
                         net (fo=91, routed)          1.001     8.619    timer_u/p1us
    SLICE_X40Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.743 r  timer_u/c_reg[0]_i_13/O
                         net (fo=1, routed)           0.000     8.743    timer_u/c_reg[0]_i_13_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.293 r  timer_u/c_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.293    timer_u/c_reg_reg[0]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.407 r  timer_u/c_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    timer_u/c_reg_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.521 r  timer_u/c_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.521    timer_u/c_reg_reg[8]_i_1__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.635 r  timer_u/c_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.635    timer_u/c_reg_reg[12]_i_1__0_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.969 r  timer_u/c_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.969    timer_u_n_20
    SLICE_X40Y30         FDPE                                         r  c_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.568    12.926    clk_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  c_reg_reg[17]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X40Y30         FDPE (Setup_fdpe_C_D)        0.062    13.382    c_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 timer_u/c_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 2.095ns (45.846%)  route 2.475ns (54.154%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.744     5.378    timer_u/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  timer_u/c_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.518     5.896 f  timer_u/c_reg_reg[15]/Q
                         net (fo=2, routed)           0.676     6.572    timer_u/c_reg_reg_0[15]
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.696 f  timer_u/c_reg[0]_i_4/O
                         net (fo=1, routed)           0.797     7.494    timer_u/c_reg[0]_i_4_n_0
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.618 r  timer_u/c_reg[0]_i_1/O
                         net (fo=91, routed)          1.001     8.619    timer_u/p1us
    SLICE_X40Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.743 r  timer_u/c_reg[0]_i_13/O
                         net (fo=1, routed)           0.000     8.743    timer_u/c_reg[0]_i_13_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.293 r  timer_u/c_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.293    timer_u/c_reg_reg[0]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.407 r  timer_u/c_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    timer_u/c_reg_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.521 r  timer_u/c_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.521    timer_u/c_reg_reg[8]_i_1__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.635 r  timer_u/c_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.635    timer_u/c_reg_reg[12]_i_1__0_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.948 r  timer_u/c_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.948    timer_u_n_18
    SLICE_X40Y30         FDCE                                         r  c_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.568    12.926    clk_IBUF_BUFG
    SLICE_X40Y30         FDCE                                         r  c_reg_reg[19]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X40Y30         FDCE (Setup_fdce_C_D)        0.062    13.382    c_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 timer_u/c_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 2.021ns (44.954%)  route 2.475ns (55.046%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.744     5.378    timer_u/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  timer_u/c_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.518     5.896 f  timer_u/c_reg_reg[15]/Q
                         net (fo=2, routed)           0.676     6.572    timer_u/c_reg_reg_0[15]
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.696 f  timer_u/c_reg[0]_i_4/O
                         net (fo=1, routed)           0.797     7.494    timer_u/c_reg[0]_i_4_n_0
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.618 r  timer_u/c_reg[0]_i_1/O
                         net (fo=91, routed)          1.001     8.619    timer_u/p1us
    SLICE_X40Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.743 r  timer_u/c_reg[0]_i_13/O
                         net (fo=1, routed)           0.000     8.743    timer_u/c_reg[0]_i_13_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.293 r  timer_u/c_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.293    timer_u/c_reg_reg[0]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.407 r  timer_u/c_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    timer_u/c_reg_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.521 r  timer_u/c_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.521    timer_u/c_reg_reg[8]_i_1__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.635 r  timer_u/c_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.635    timer_u/c_reg_reg[12]_i_1__0_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.874 r  timer_u/c_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.874    timer_u_n_19
    SLICE_X40Y30         FDCE                                         r  c_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.568    12.926    clk_IBUF_BUFG
    SLICE_X40Y30         FDCE                                         r  c_reg_reg[18]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X40Y30         FDCE (Setup_fdce_C_D)        0.062    13.382    c_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 timer_u/c_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_reg_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 2.005ns (44.758%)  route 2.475ns (55.242%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.744     5.378    timer_u/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  timer_u/c_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.518     5.896 f  timer_u/c_reg_reg[15]/Q
                         net (fo=2, routed)           0.676     6.572    timer_u/c_reg_reg_0[15]
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.696 f  timer_u/c_reg[0]_i_4/O
                         net (fo=1, routed)           0.797     7.494    timer_u/c_reg[0]_i_4_n_0
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.618 r  timer_u/c_reg[0]_i_1/O
                         net (fo=91, routed)          1.001     8.619    timer_u/p1us
    SLICE_X40Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.743 r  timer_u/c_reg[0]_i_13/O
                         net (fo=1, routed)           0.000     8.743    timer_u/c_reg[0]_i_13_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.293 r  timer_u/c_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.293    timer_u/c_reg_reg[0]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.407 r  timer_u/c_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    timer_u/c_reg_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.521 r  timer_u/c_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.521    timer_u/c_reg_reg[8]_i_1__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.635 r  timer_u/c_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.635    timer_u/c_reg_reg[12]_i_1__0_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.858 r  timer_u/c_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.858    timer_u_n_21
    SLICE_X40Y30         FDPE                                         r  c_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.568    12.926    clk_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  c_reg_reg[16]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X40Y30         FDPE (Setup_fdpe_C_D)        0.062    13.382    c_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 timer_u/c_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 2.002ns (44.721%)  route 2.475ns (55.279%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.744     5.378    timer_u/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  timer_u/c_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.518     5.896 f  timer_u/c_reg_reg[15]/Q
                         net (fo=2, routed)           0.676     6.572    timer_u/c_reg_reg_0[15]
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.696 f  timer_u/c_reg[0]_i_4/O
                         net (fo=1, routed)           0.797     7.494    timer_u/c_reg[0]_i_4_n_0
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.618 r  timer_u/c_reg[0]_i_1/O
                         net (fo=91, routed)          1.001     8.619    timer_u/p1us
    SLICE_X40Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.743 r  timer_u/c_reg[0]_i_13/O
                         net (fo=1, routed)           0.000     8.743    timer_u/c_reg[0]_i_13_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.293 r  timer_u/c_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.293    timer_u/c_reg_reg[0]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.407 r  timer_u/c_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    timer_u/c_reg_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.521 r  timer_u/c_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.521    timer_u/c_reg_reg[8]_i_1__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.855 r  timer_u/c_reg_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.855    timer_u_n_16
    SLICE_X40Y29         FDCE                                         r  c_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.568    12.926    clk_IBUF_BUFG
    SLICE_X40Y29         FDCE                                         r  c_reg_reg[13]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X40Y29         FDCE (Setup_fdce_C_D)        0.062    13.382    c_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 timer_u/c_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.981ns (44.460%)  route 2.475ns (55.540%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.744     5.378    timer_u/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  timer_u/c_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.518     5.896 f  timer_u/c_reg_reg[15]/Q
                         net (fo=2, routed)           0.676     6.572    timer_u/c_reg_reg_0[15]
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.696 f  timer_u/c_reg[0]_i_4/O
                         net (fo=1, routed)           0.797     7.494    timer_u/c_reg[0]_i_4_n_0
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.618 r  timer_u/c_reg[0]_i_1/O
                         net (fo=91, routed)          1.001     8.619    timer_u/p1us
    SLICE_X40Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.743 r  timer_u/c_reg[0]_i_13/O
                         net (fo=1, routed)           0.000     8.743    timer_u/c_reg[0]_i_13_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.293 r  timer_u/c_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.293    timer_u/c_reg_reg[0]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.407 r  timer_u/c_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    timer_u/c_reg_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.521 r  timer_u/c_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.521    timer_u/c_reg_reg[8]_i_1__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.834 r  timer_u/c_reg_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.834    timer_u_n_14
    SLICE_X40Y29         FDCE                                         r  c_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.568    12.926    clk_IBUF_BUFG
    SLICE_X40Y29         FDCE                                         r  c_reg_reg[15]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X40Y29         FDCE (Setup_fdce_C_D)        0.062    13.382    c_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 timer_u/c_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.907ns (43.522%)  route 2.475ns (56.478%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.744     5.378    timer_u/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  timer_u/c_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.518     5.896 f  timer_u/c_reg_reg[15]/Q
                         net (fo=2, routed)           0.676     6.572    timer_u/c_reg_reg_0[15]
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.696 f  timer_u/c_reg[0]_i_4/O
                         net (fo=1, routed)           0.797     7.494    timer_u/c_reg[0]_i_4_n_0
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.618 r  timer_u/c_reg[0]_i_1/O
                         net (fo=91, routed)          1.001     8.619    timer_u/p1us
    SLICE_X40Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.743 r  timer_u/c_reg[0]_i_13/O
                         net (fo=1, routed)           0.000     8.743    timer_u/c_reg[0]_i_13_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.293 r  timer_u/c_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.293    timer_u/c_reg_reg[0]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.407 r  timer_u/c_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    timer_u/c_reg_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.521 r  timer_u/c_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.521    timer_u/c_reg_reg[8]_i_1__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.760 r  timer_u/c_reg_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.760    timer_u_n_15
    SLICE_X40Y29         FDCE                                         r  c_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.568    12.926    clk_IBUF_BUFG
    SLICE_X40Y29         FDCE                                         r  c_reg_reg[14]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X40Y29         FDCE (Setup_fdce_C_D)        0.062    13.382    c_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 timer_u/c_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.891ns (43.315%)  route 2.475ns (56.685%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.744     5.378    timer_u/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  timer_u/c_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.518     5.896 f  timer_u/c_reg_reg[15]/Q
                         net (fo=2, routed)           0.676     6.572    timer_u/c_reg_reg_0[15]
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.696 f  timer_u/c_reg[0]_i_4/O
                         net (fo=1, routed)           0.797     7.494    timer_u/c_reg[0]_i_4_n_0
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.618 r  timer_u/c_reg[0]_i_1/O
                         net (fo=91, routed)          1.001     8.619    timer_u/p1us
    SLICE_X40Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.743 r  timer_u/c_reg[0]_i_13/O
                         net (fo=1, routed)           0.000     8.743    timer_u/c_reg[0]_i_13_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.293 r  timer_u/c_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.293    timer_u/c_reg_reg[0]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.407 r  timer_u/c_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    timer_u/c_reg_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.521 r  timer_u/c_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.521    timer_u/c_reg_reg[8]_i_1__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.744 r  timer_u/c_reg_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.744    timer_u_n_17
    SLICE_X40Y29         FDCE                                         r  c_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.568    12.926    clk_IBUF_BUFG
    SLICE_X40Y29         FDCE                                         r  c_reg_reg[12]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X40Y29         FDCE (Setup_fdce_C_D)        0.062    13.382    c_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 timer_u/c_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.888ns (43.276%)  route 2.475ns (56.724%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.925 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.744     5.378    timer_u/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  timer_u/c_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.518     5.896 f  timer_u/c_reg_reg[15]/Q
                         net (fo=2, routed)           0.676     6.572    timer_u/c_reg_reg_0[15]
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.696 f  timer_u/c_reg[0]_i_4/O
                         net (fo=1, routed)           0.797     7.494    timer_u/c_reg[0]_i_4_n_0
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.618 r  timer_u/c_reg[0]_i_1/O
                         net (fo=91, routed)          1.001     8.619    timer_u/p1us
    SLICE_X40Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.743 r  timer_u/c_reg[0]_i_13/O
                         net (fo=1, routed)           0.000     8.743    timer_u/c_reg[0]_i_13_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.293 r  timer_u/c_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.293    timer_u/c_reg_reg[0]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.407 r  timer_u/c_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    timer_u/c_reg_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.741 r  timer_u/c_reg_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.741    timer_u_n_12
    SLICE_X40Y28         FDCE                                         r  c_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.567    12.925    clk_IBUF_BUFG
    SLICE_X40Y28         FDCE                                         r  c_reg_reg[9]/C
                         clock pessimism              0.429    13.354    
                         clock uncertainty           -0.035    13.319    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)        0.062    13.381    c_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 timer_u/c_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_reg_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.867ns (43.002%)  route 2.475ns (56.998%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.925 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.744     5.378    timer_u/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  timer_u/c_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.518     5.896 f  timer_u/c_reg_reg[15]/Q
                         net (fo=2, routed)           0.676     6.572    timer_u/c_reg_reg_0[15]
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.696 f  timer_u/c_reg[0]_i_4/O
                         net (fo=1, routed)           0.797     7.494    timer_u/c_reg[0]_i_4_n_0
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.618 r  timer_u/c_reg[0]_i_1/O
                         net (fo=91, routed)          1.001     8.619    timer_u/p1us
    SLICE_X40Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.743 r  timer_u/c_reg[0]_i_13/O
                         net (fo=1, routed)           0.000     8.743    timer_u/c_reg[0]_i_13_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.293 r  timer_u/c_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.293    timer_u/c_reg_reg[0]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.407 r  timer_u/c_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    timer_u/c_reg_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.720 r  timer_u/c_reg_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.720    timer_u_n_10
    SLICE_X40Y28         FDPE                                         r  c_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.567    12.925    clk_IBUF_BUFG
    SLICE_X40Y28         FDPE                                         r  c_reg_reg[11]/C
                         clock pessimism              0.429    13.354    
                         clock uncertainty           -0.035    13.319    
    SLICE_X40Y28         FDPE (Setup_fdpe_C_D)        0.062    13.381    c_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  3.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 r_reg102_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            r_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.162%)  route 0.133ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.581     1.459    clk_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  r_reg102_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.164     1.623 r  r_reg102_reg[7]/Q
                         net (fo=4, routed)           0.133     1.756    r_reg102[7]
    SLICE_X42Y25         FDCE                                         r  r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.847     1.972    clk_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  r_reg_reg[2]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X42Y25         FDCE (Hold_fdce_C_D)         0.063     1.522    r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            r_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.994%)  route 0.134ns (45.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.581     1.459    clk_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.164     1.623 r  r_reg_reg[3]/Q
                         net (fo=3, routed)           0.134     1.757    r_reg[3]
    SLICE_X42Y25         FDCE                                         r  r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.847     1.972    clk_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  r_reg_reg[4]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X42Y25         FDCE (Hold_fdce_C_D)         0.060     1.519    r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 timer_u/c_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_u/c_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.463    timer_u/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  timer_u/c_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.164     1.627 f  timer_u/c_reg_reg[15]/Q
                         net (fo=2, routed)           0.148     1.775    timer_u/c_reg_reg_0[15]
    SLICE_X42Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  timer_u/c_reg[12]_i_5__0/O
                         net (fo=1, routed)           0.000     1.820    timer_u/c_reg[12]_i_5__0_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.884 r  timer_u/c_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    timer_u/c_reg_reg[12]_i_1_n_4
    SLICE_X42Y29         FDCE                                         r  timer_u/c_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.852     1.977    timer_u/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  timer_u/c_reg_reg[15]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X42Y29         FDCE (Hold_fdce_C_D)         0.134     1.597    timer_u/c_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 timer_u/c_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_u/c_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.584     1.462    timer_u/clk_IBUF_BUFG
    SLICE_X42Y28         FDCE                                         r  timer_u/c_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164     1.626 f  timer_u/c_reg_reg[11]/Q
                         net (fo=3, routed)           0.148     1.774    timer_u/c_reg_reg_0[11]
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  timer_u/c_reg[8]_i_6__0/O
                         net (fo=1, routed)           0.000     1.819    timer_u/c_reg[8]_i_6__0_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  timer_u/c_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    timer_u/c_reg_reg[8]_i_1_n_4
    SLICE_X42Y28         FDCE                                         r  timer_u/c_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.851     1.976    timer_u/clk_IBUF_BUFG
    SLICE_X42Y28         FDCE                                         r  timer_u/c_reg_reg[11]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X42Y28         FDCE (Hold_fdce_C_D)         0.134     1.596    timer_u/c_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 timer_u/c_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_u/c_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.582     1.460    timer_u/clk_IBUF_BUFG
    SLICE_X42Y26         FDPE                                         r  timer_u/c_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDPE (Prop_fdpe_C_Q)         0.164     1.624 f  timer_u/c_reg_reg[3]/Q
                         net (fo=3, routed)           0.148     1.772    timer_u/c_reg_reg_0[3]
    SLICE_X42Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.817 r  timer_u/c_reg[0]_i_6__0/O
                         net (fo=1, routed)           0.000     1.817    timer_u/c_reg[0]_i_6__0_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.881 r  timer_u/c_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    timer_u/c_reg_reg[0]_i_1_n_4
    SLICE_X42Y26         FDPE                                         r  timer_u/c_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.848     1.973    timer_u/clk_IBUF_BUFG
    SLICE_X42Y26         FDPE                                         r  timer_u/c_reg_reg[3]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X42Y26         FDPE (Hold_fdpe_C_D)         0.134     1.594    timer_u/c_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 timer_u/c_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_u/c_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.584     1.462    timer_u/clk_IBUF_BUFG
    SLICE_X42Y27         FDCE                                         r  timer_u/c_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.164     1.626 f  timer_u/c_reg_reg[7]/Q
                         net (fo=3, routed)           0.148     1.774    timer_u/c_reg_reg_0[7]
    SLICE_X42Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  timer_u/c_reg[4]_i_6__0/O
                         net (fo=1, routed)           0.000     1.819    timer_u/c_reg[4]_i_6__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  timer_u/c_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    timer_u/c_reg_reg[4]_i_1_n_4
    SLICE_X42Y27         FDCE                                         r  timer_u/c_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.850     1.975    timer_u/clk_IBUF_BUFG
    SLICE_X42Y27         FDCE                                         r  timer_u/c_reg_reg[7]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.134     1.596    timer_u/c_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.631%)  route 0.224ns (61.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.581     1.459    clk_IBUF_BUFG
    SLICE_X43Y25         FDCE                                         r  r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  r_reg_reg[6]/Q
                         net (fo=3, routed)           0.224     1.824    r_reg[6]
    SLICE_X43Y25         FDCE                                         r  r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.847     1.972    clk_IBUF_BUFG
    SLICE_X43Y25         FDCE                                         r  r_reg_reg[7]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y25         FDCE (Hold_fdce_C_D)         0.072     1.531    r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 r_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            r_reg102_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.366%)  route 0.223ns (57.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.581     1.459    clk_IBUF_BUFG
    SLICE_X42Y25         FDPE                                         r  r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDPE (Prop_fdpe_C_Q)         0.164     1.623 r  r_reg_reg[0]/Q
                         net (fo=2, routed)           0.223     1.846    r_reg[0]
    SLICE_X42Y25         FDCE                                         r  r_reg102_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.847     1.972    clk_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  r_reg102_reg[7]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X42Y25         FDCE (Hold_fdce_C_D)         0.089     1.548    r_reg102_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 c_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.464    clk_IBUF_BUFG
    SLICE_X40Y30         FDCE                                         r  c_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  c_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.777    timer_u/c_reg_reg[19]
    SLICE_X40Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.822 r  timer_u/c_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     1.822    timer_u/c_reg[16]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.885 r  timer_u/c_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    timer_u_n_18
    SLICE_X40Y30         FDCE                                         r  c_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     1.978    clk_IBUF_BUFG
    SLICE_X40Y30         FDCE                                         r  c_reg_reg[19]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.105     1.569    c_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 c_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.582     1.460    clk_IBUF_BUFG
    SLICE_X40Y26         FDPE                                         r  c_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.601 f  c_reg_reg[3]/Q
                         net (fo=3, routed)           0.172     1.773    timer_u/c_reg_reg[3]
    SLICE_X40Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  timer_u/c_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     1.818    timer_u/c_reg[0]_i_11_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.881 r  timer_u/c_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.881    timer_u_n_2
    SLICE_X40Y26         FDPE                                         r  c_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.848     1.973    clk_IBUF_BUFG
    SLICE_X40Y26         FDPE                                         r  c_reg_reg[3]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X40Y26         FDPE (Hold_fdpe_C_D)         0.105     1.565    c_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X40Y26    c_reg_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X40Y28    c_reg_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X40Y28    c_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y29    c_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y29    c_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y29    c_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y29    c_reg_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X40Y30    c_reg_reg[16]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X40Y30    c_reg_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    c_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    c_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    c_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    c_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    c_reg_reg[15]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    c_reg_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    c_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    c_reg_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    c_reg_reg[19]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    c_reg_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    c_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    c_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    c_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    c_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    c_reg_reg[15]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    c_reg_reg[16]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    c_reg_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    c_reg_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    c_reg_reg[19]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    c_reg_reg[1]/C



