set ::env(PROJECT_NAME) mdct
set ::env(DESIGN_TOP) MDCT
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/mdct/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/mdct/rtl/MDCT.VHD
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
