#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Jun 27 10:48:03 2017
# Process ID: 5780
# Current directory: C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7480 C:\Users\ianma\Documents\Simula\Pratica - 5\Multi-codificador\Multi-codificador.xpr
# Log file: C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/vivado.log
# Journal file: C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 725.902 ; gain = 69.945
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sim_1/new/tb_codificador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_codificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_codificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD2421
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD5211
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD7421
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Codificador_Circ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XS3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sim_1/new/tb_codificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_codificador
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 754.363 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_codificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_codificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD2421
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD5211
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD7421
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Codificador_Circ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XS3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sim_1/new/tb_codificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_codificador
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5a6aabd8d1ba49aca63f314d98e5d198 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_codificador_behav xil_defaultlib.tb_codificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.BCD7421 [bcd7421_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD5211 [bcd5211_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD2421 [bcd2421_default]
Compiling architecture behavioral of entity xil_defaultlib.XS3 [xs3_default]
Compiling architecture behavioral of entity xil_defaultlib.Codificador_Circ [codificador_circ_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_codificador
Built simulation snapshot tb_codificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 754.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_codificador_behav -key {Behavioral:sim_1:Functional:tb_codificador} -tclbatch {tb_codificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_codificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 640ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 763.977 ; gain = 9.613
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_codificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 640ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 763.977 ; gain = 9.613
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 775.664 ; gain = 0.000
close_project
open_project {C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 781.137 ; gain = 5.473
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Codificador_Circ
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 842.238 ; gain = 51.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Codificador_Circ' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:12]
INFO: [Synth 8-3491] module 'BCD7421' declared at 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421.vhd:6' bound to instance 'CBCD7421' of component 'BCD7421' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:36]
INFO: [Synth 8-638] synthesizing module 'BCD7421' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'BCD7421' (1#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421.vhd:11]
INFO: [Synth 8-3491] module 'BCD5211' declared at 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211.vhd:6' bound to instance 'CBCD5211' of component 'BCD5211' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:37]
INFO: [Synth 8-638] synthesizing module 'BCD5211' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'BCD5211' (2#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211.vhd:11]
INFO: [Synth 8-3491] module 'BCD2421' declared at 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421.vhd:6' bound to instance 'CBCD2421' of component 'BCD2421' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:38]
INFO: [Synth 8-638] synthesizing module 'BCD2421' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'BCD2421' (3#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421.vhd:11]
INFO: [Synth 8-3491] module 'XS3' declared at 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3.vhd:5' bound to instance 'CXS3' of component 'XS3' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:39]
INFO: [Synth 8-638] synthesizing module 'XS3' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'XS3' (4#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3.vhd:10]
ERROR: [Synth 8-26] attribute 'event not implemented [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'Codificador_Circ' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 890.707 ; gain = 100.105
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_codificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_codificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD2421_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD5211_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD7421_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Codificador_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XS3_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sim_1/new/tb_codificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_codificador
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5a6aabd8d1ba49aca63f314d98e5d198 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_codificador_behav xil_defaultlib.tb_codificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.BCD7421_Exp [bcd7421_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD5211_Exp [bcd5211_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD2421_Exp [bcd2421_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.XS3_Exp [xs3_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.Codificador_Exp [codificador_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_codificador
Built simulation snapshot tb_codificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 890.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_codificador_behav -key {Behavioral:sim_1:Functional:tb_codificador} -tclbatch {tb_codificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_codificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 640ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 890.707 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_codificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 640ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 890.707 ; gain = 0.000
move_files -fileset sim_1 [get_files  {{C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd}}]
set_property top Codificador_Exp [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd}}
update_compile_order -fileset sources_1
set_property top Codificador_Exp [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Codificador_Exp
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 890.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Codificador_Exp' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:12]
INFO: [Synth 8-3491] module 'BCD7421_Exp' declared at 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421_Exp.vhd:5' bound to instance 'CBCD7421_Exp' of component 'BCD7421_Exp' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:37]
INFO: [Synth 8-638] synthesizing module 'BCD7421_Exp' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BCD7421_Exp' (1#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421_Exp.vhd:10]
INFO: [Synth 8-3491] module 'BCD5211_Exp' declared at 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd:5' bound to instance 'CBCD5211_Exp' of component 'BCD5211_Exp' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:38]
INFO: [Synth 8-638] synthesizing module 'BCD5211_Exp' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BCD5211_Exp' (2#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd:10]
INFO: [Synth 8-3491] module 'BCD2421_Exp' declared at 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421_Exp.vhd:5' bound to instance 'CBCD2421_Exp' of component 'BCD2421_Exp' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BCD2421_Exp' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BCD2421_Exp' (3#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421_Exp.vhd:10]
INFO: [Synth 8-3491] module 'XS3_Exp' declared at 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3_Exp.vhd:5' bound to instance 'CXS3_Exp' of component 'XS3_Exp' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:40]
INFO: [Synth 8-638] synthesizing module 'XS3_Exp' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'XS3_Exp' (4#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Codificador_Exp' (5#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:01:05 . Memory (MB): peak = 900.379 ; gain = 9.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 900.379 ; gain = 9.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:53 ; elapsed = 00:02:56 . Memory (MB): peak = 1182.371 ; gain = 291.664
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:57 . Memory (MB): peak = 1182.371 ; gain = 291.664
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1182.371 ; gain = 0.000
close_project
open_project {C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1182.371 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1182.371 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1182.371 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Decodificador
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1182.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Decodificador' [C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new/Decodificador.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decodificador' (1#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new/Decodificador.vhd:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1182.371 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1182.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 1207.656 ; gain = 25.285
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:44 . Memory (MB): peak = 1207.656 ; gain = 25.285
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 12:37:32 2017...
