'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\main.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\packetman.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\dimmingcontrol.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\dlm.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\inputcontrol.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\rxsubsystem.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\serial.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\txsubsystem.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\cyfitter_cfg.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\cymetadata.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\Cm3Start.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CyDmac.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CyFlash.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CyLib.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\cyPm.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CySpc.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\cyutils.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\SLOT_CLK.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_PAY.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_PAY_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\SHIFT_CLK.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\SREG_HAM_OUT.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DMA_HAM2SER_dma.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_SER.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_SER_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\SREG_SYMB.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DMA_PAY_dma.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_L.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_L_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\ISR_SYMB.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\ISR_INJ_CHECK.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\UART.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\UART_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\UART_INT.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\UART_BOOT.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\UART_IntClock.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_INJ_DONE.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_INJ_DONE_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_INIT_TX.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_INIT_TX_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\PWM_LED.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\PWM_LED_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\Pin_1.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\SREG_HEAD.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\COMP_SLOW.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\COMP_SLOW_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\COMP_FAST.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\COMP_FAST_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\Pin_2.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\Pin_3.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\Pin_4.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\Pin_5.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\ADC_SAR.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\ADC_SAR_INT.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\ADC_SAR_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\ADC_SAR_IRQ.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\ADC_SAR_theACLK.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\ADC_SAR_Bypass.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\ISR_HEADER_READ.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DAC_SLOW.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DAC_SLOW_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DAC_FAST.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DAC_FAST_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DAC_SLOW_DMA_dma.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DAC_SLOW_VDAC8.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DAC_SLOW_VDAC8_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DAC_SLOW_IntClock.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DAC_FAST_DMA_dma.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DAC_FAST_VDAC8.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DAC_FAST_VDAC8_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DAC_FAST_IntClock.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DMA_RX_dma.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\ISR_ADC_RX.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\DMA_TH_dma.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\ISR_ADC_TH.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\ISR_TH.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\ISR_PRE_DETECT.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_RX_SLOT_OFFS.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_RX_SLOT_OFFS_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\SREG_RX_SLOT.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\Pin_6.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_RX_EM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5\CREG_RX_EM_PM.c' -o .o -T SOURCE_C__ARM_GCC_GENERIC -I 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn' -I 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5' -f 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\CortexM3\ARM_GCC_541\Debug\.deps\SOURCE_C__ARM_GCC_GENERIC.d'