Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Feb 19 22:48:39 2026
| Host         : DIVYANSH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_summary.txt -file D:/GitDemo/Pipelined-Image-Convolution-Accelerator/docs/timing_report.txt
| Design       : conv_layer_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
SYNTH-11   Warning   DSP output not registered                   2           
SYNTH-12   Warning   DSP input not registered                    4           
TIMING-18  Warning   Missing input or output delay               175         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (41)
6. checking no_output_delay (134)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

load_weights
pixel_data_in[0]
pixel_data_in[10]
pixel_data_in[11]
pixel_data_in[12]
pixel_data_in[13]
pixel_data_in[14]
pixel_data_in[15]
pixel_data_in[1]
pixel_data_in[2]
pixel_data_in[3]
pixel_data_in[4]
pixel_data_in[5]
pixel_data_in[6]
pixel_data_in[7]
pixel_data_in[8]
pixel_data_in[9]
pixel_valid_in
rst
weight_addr[0]
weight_addr[1]
weight_addr[2]
weight_addr[3]
weight_addr[4]
weight_addr[5]
weight_in[0]
weight_in[10]
weight_in[11]
weight_in[12]
weight_in[13]
weight_in[14]
weight_in[15]
weight_in[1]
weight_in[2]
weight_in[3]
weight_in[4]
weight_in[5]
weight_in[6]
weight_in[7]
weight_in[8]
weight_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (134)
---------------------------------
 There are 134 ports with no output delay specified. (HIGH)

done
output_valid_out
results_data_flat[0]
results_data_flat[100]
results_data_flat[101]
results_data_flat[102]
results_data_flat[103]
results_data_flat[104]
results_data_flat[105]
results_data_flat[106]
results_data_flat[107]
results_data_flat[108]
results_data_flat[109]
results_data_flat[10]
results_data_flat[110]
results_data_flat[111]
results_data_flat[112]
results_data_flat[113]
results_data_flat[114]
results_data_flat[115]
results_data_flat[116]
results_data_flat[117]
results_data_flat[118]
results_data_flat[119]
results_data_flat[11]
results_data_flat[120]
results_data_flat[121]
results_data_flat[122]
results_data_flat[123]
results_data_flat[124]
results_data_flat[125]
results_data_flat[126]
results_data_flat[127]
results_data_flat[128]
results_data_flat[129]
results_data_flat[12]
results_data_flat[130]
results_data_flat[131]
results_data_flat[13]
results_data_flat[14]
results_data_flat[15]
results_data_flat[16]
results_data_flat[17]
results_data_flat[18]
results_data_flat[19]
results_data_flat[1]
results_data_flat[20]
results_data_flat[21]
results_data_flat[22]
results_data_flat[23]
results_data_flat[24]
results_data_flat[25]
results_data_flat[26]
results_data_flat[27]
results_data_flat[28]
results_data_flat[29]
results_data_flat[2]
results_data_flat[30]
results_data_flat[31]
results_data_flat[32]
results_data_flat[33]
results_data_flat[34]
results_data_flat[35]
results_data_flat[36]
results_data_flat[37]
results_data_flat[38]
results_data_flat[39]
results_data_flat[3]
results_data_flat[40]
results_data_flat[41]
results_data_flat[42]
results_data_flat[43]
results_data_flat[44]
results_data_flat[45]
results_data_flat[46]
results_data_flat[47]
results_data_flat[48]
results_data_flat[49]
results_data_flat[4]
results_data_flat[50]
results_data_flat[51]
results_data_flat[52]
results_data_flat[53]
results_data_flat[54]
results_data_flat[55]
results_data_flat[56]
results_data_flat[57]
results_data_flat[58]
results_data_flat[59]
results_data_flat[5]
results_data_flat[60]
results_data_flat[61]
results_data_flat[62]
results_data_flat[63]
results_data_flat[64]
results_data_flat[65]
results_data_flat[66]
results_data_flat[67]
results_data_flat[68]
results_data_flat[69]
results_data_flat[6]
results_data_flat[70]
results_data_flat[71]
results_data_flat[72]
results_data_flat[73]
results_data_flat[74]
results_data_flat[75]
results_data_flat[76]
results_data_flat[77]
results_data_flat[78]
results_data_flat[79]
results_data_flat[7]
results_data_flat[80]
results_data_flat[81]
results_data_flat[82]
results_data_flat[83]
results_data_flat[84]
results_data_flat[85]
results_data_flat[86]
results_data_flat[87]
results_data_flat[88]
results_data_flat[89]
results_data_flat[8]
results_data_flat[90]
results_data_flat[91]
results_data_flat[92]
results_data_flat[93]
results_data_flat[94]
results_data_flat[95]
results_data_flat[96]
results_data_flat[97]
results_data_flat[98]
results_data_flat[99]
results_data_flat[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.592        0.000                      0                 3889        0.102        0.000                      0                 3889        4.500        0.000                       0                   286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.592        0.000                      0                 3889        0.102        0.000                      0                 3889        4.500        0.000                       0                   286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.254ns (31.644%)  route 4.869ns (68.356%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 14.508 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.877     5.156    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X4Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     5.590 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/P[32]
                         net (fo=16, routed)          1.649     7.240    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg__0[32]
    DSP48_X3Y20                                                       r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/C[42]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_C[42]_P[32])
                                                      1.820     9.060 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/P[32]
                         net (fo=16, routed)          3.220    12.279    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result0_n_73
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.571    14.508    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                         clock pessimism              0.357    14.865    
                         clock uncertainty           -0.035    14.829    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -1.958    12.871    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.254ns (31.644%)  route 4.869ns (68.356%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 14.508 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.877     5.156    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X4Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     5.590 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/P[32]
                         net (fo=16, routed)          1.649     7.240    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg__0[32]
    DSP48_X3Y20                                                       r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/C[42]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_C[42]_P[32])
                                                      1.820     9.060 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/P[32]
                         net (fo=16, routed)          3.220    12.279    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result0_n_73
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.571    14.508    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                         clock pessimism              0.357    14.865    
                         clock uncertainty           -0.035    14.829    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -1.958    12.871    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 2.254ns (32.183%)  route 4.750ns (67.817%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 14.506 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.868     5.147    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X3Y26          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     5.581 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/P[32]
                         net (fo=16, routed)          1.816     7.397    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg__0[32]
    DSP48_X3Y34                                                       r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/C[44]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_C[44]_P[32])
                                                      1.820     9.217 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/P[32]
                         net (fo=16, routed)          2.934    12.151    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0_n_73
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.569    14.506    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                         clock pessimism              0.357    14.863    
                         clock uncertainty           -0.035    14.827    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -1.958    12.869    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 2.254ns (32.183%)  route 4.750ns (67.817%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 14.506 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.868     5.147    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X3Y26          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     5.581 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/P[32]
                         net (fo=16, routed)          1.816     7.397    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg__0[32]
    DSP48_X3Y34                                                       r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/C[44]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_C[44]_P[32])
                                                      1.820     9.217 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/P[32]
                         net (fo=16, routed)          2.934    12.151    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0_n_73
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.569    14.506    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                         clock pessimism              0.357    14.863    
                         clock uncertainty           -0.035    14.827    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -1.958    12.869    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 2.254ns (32.381%)  route 4.707ns (67.619%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 14.506 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.868     5.147    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X3Y26          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     5.581 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/P[32]
                         net (fo=16, routed)          1.816     7.397    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg__0[32]
    DSP48_X3Y34                                                       r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/C[44]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_C[44]_P[32])
                                                      1.820     9.217 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/P[32]
                         net (fo=16, routed)          2.891    12.108    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0_n_73
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.569    14.506    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                         clock pessimism              0.357    14.863    
                         clock uncertainty           -0.035    14.827    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -1.958    12.869    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 2.254ns (32.381%)  route 4.707ns (67.619%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 14.506 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.868     5.147    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X3Y26          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     5.581 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/P[32]
                         net (fo=16, routed)          1.816     7.397    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg__0[32]
    DSP48_X3Y34                                                       r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/C[44]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_C[44]_P[32])
                                                      1.820     9.217 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/P[32]
                         net (fo=16, routed)          2.891    12.108    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0_n_73
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.569    14.506    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                         clock pessimism              0.357    14.863    
                         clock uncertainty           -0.035    14.827    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -1.958    12.869    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 2.254ns (32.562%)  route 4.668ns (67.438%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 14.508 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.877     5.156    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X4Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     5.590 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/P[32]
                         net (fo=16, routed)          1.649     7.240    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg__0[32]
    DSP48_X3Y20                                                       r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/C[42]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_C[42]_P[32])
                                                      1.820     9.060 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/P[32]
                         net (fo=16, routed)          3.019    12.078    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result0_n_73
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.571    14.508    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                         clock pessimism              0.357    14.865    
                         clock uncertainty           -0.035    14.829    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -1.958    12.871    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.925ns  (logic 2.254ns (32.549%)  route 4.671ns (67.451%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 14.506 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.868     5.147    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X3Y26          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     5.581 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/P[32]
                         net (fo=16, routed)          1.816     7.397    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg__0[32]
    DSP48_X3Y34                                                       r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/C[44]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_C[44]_P[32])
                                                      1.820     9.217 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/P[32]
                         net (fo=16, routed)          2.855    12.072    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0_n_73
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.569    14.506    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                         clock pessimism              0.357    14.863    
                         clock uncertainty           -0.035    14.827    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -1.958    12.869    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.925ns  (logic 2.254ns (32.549%)  route 4.671ns (67.451%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 14.506 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.868     5.147    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X3Y26          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     5.581 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/P[32]
                         net (fo=16, routed)          1.816     7.397    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg__0[32]
    DSP48_X3Y34                                                       r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/C[44]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_C[44]_P[32])
                                                      1.820     9.217 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/P[32]
                         net (fo=16, routed)          2.855    12.072    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0_n_73
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.569    14.506    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                         clock pessimism              0.357    14.863    
                         clock uncertainty           -0.035    14.827    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -1.958    12.869    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.254ns (33.134%)  route 4.549ns (66.866%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 14.506 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.868     5.147    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X3Y26          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     5.581 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/P[32]
                         net (fo=16, routed)          1.816     7.397    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg__0[32]
    DSP48_X3Y34                                                       r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/C[44]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_C[44]_P[32])
                                                      1.820     9.217 r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0/P[32]
                         net (fo=16, routed)          2.733    11.950    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result0_n_73
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.569    14.506    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y35          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                         clock pessimism              0.357    14.863    
                         clock uncertainty           -0.035    14.827    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -1.958    12.869    u_mac_engine/FILTER_LOOP[3].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                  0.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_line_buf/ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_line_buf/lb0/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.412%)  route 0.182ns (52.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.481    u_line_buf/clk
    SLICE_X32Y86         FDRE                                         r  u_line_buf/ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  u_line_buf/ptr_reg[5]/Q
                         net (fo=4, routed)           0.182     1.827    u_line_buf/lb0/Q[5]
    RAMB18_X2Y34         RAMB18E1                                     r  u_line_buf/lb0/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.867     2.041    u_line_buf/lb0/clk
    RAMB18_X2Y34         RAMB18E1                                     r  u_line_buf/lb0/ram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.724    u_line_buf/lb0/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_line_buf/ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_line_buf/lb1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.412%)  route 0.182ns (52.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.481    u_line_buf/clk
    SLICE_X32Y86         FDRE                                         r  u_line_buf/ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  u_line_buf/ptr_reg[5]/Q
                         net (fo=4, routed)           0.182     1.827    u_line_buf/lb1/Q[5]
    RAMB18_X2Y35         RAMB18E1                                     r  u_line_buf/lb1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.867     2.041    u_line_buf/lb1/clk
    RAMB18_X2Y35         RAMB18E1                                     r  u_line_buf/lb1/ram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.724    u_line_buf/lb1/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_line_buf/ptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_line_buf/lb0/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.357%)  route 0.178ns (54.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.481    u_line_buf/clk
    SLICE_X32Y86         FDRE                                         r  u_line_buf/ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.148     1.629 r  u_line_buf/ptr_reg[8]/Q
                         net (fo=5, routed)           0.178     1.807    u_line_buf/lb0/Q[8]
    RAMB18_X2Y34         RAMB18E1                                     r  u_line_buf/lb0/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.867     2.041    u_line_buf/lb0/clk
    RAMB18_X2Y34         RAMB18E1                                     r  u_line_buf/lb0/ram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     1.671    u_line_buf/lb0/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_line_buf/ptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_line_buf/lb1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.357%)  route 0.178ns (54.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.481    u_line_buf/clk
    SLICE_X32Y86         FDRE                                         r  u_line_buf/ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.148     1.629 r  u_line_buf/ptr_reg[8]/Q
                         net (fo=5, routed)           0.178     1.807    u_line_buf/lb1/Q[8]
    RAMB18_X2Y35         RAMB18E1                                     r  u_line_buf/lb1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.867     2.041    u_line_buf/lb1/clk
    RAMB18_X2Y35         RAMB18E1                                     r  u_line_buf/lb1/ram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     1.671    u_line_buf/lb1/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_line_buf/ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_line_buf/lb0/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.651%)  route 0.221ns (57.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.481    u_line_buf/clk
    SLICE_X32Y86         FDRE                                         r  u_line_buf/ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  u_line_buf/ptr_reg[6]/Q
                         net (fo=6, routed)           0.221     1.865    u_line_buf/lb0/Q[6]
    RAMB18_X2Y34         RAMB18E1                                     r  u_line_buf/lb0/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.867     2.041    u_line_buf/lb0/clk
    RAMB18_X2Y34         RAMB18E1                                     r  u_line_buf/lb0/ram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.724    u_line_buf/lb0/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_line_buf/ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_line_buf/lb1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.651%)  route 0.221ns (57.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.481    u_line_buf/clk
    SLICE_X32Y86         FDRE                                         r  u_line_buf/ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  u_line_buf/ptr_reg[6]/Q
                         net (fo=6, routed)           0.221     1.865    u_line_buf/lb1/Q[6]
    RAMB18_X2Y35         RAMB18E1                                     r  u_line_buf/lb1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.867     2.041    u_line_buf/lb1/clk
    RAMB18_X2Y35         RAMB18E1                                     r  u_line_buf/lb1/ram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.724    u_line_buf/lb1/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_line_buf/ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_line_buf/lb0/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.478%)  route 0.222ns (57.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.558     1.483    u_line_buf/clk
    SLICE_X32Y89         FDRE                                         r  u_line_buf/ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  u_line_buf/ptr_reg[1]/Q
                         net (fo=8, routed)           0.222     1.869    u_line_buf/lb0/Q[1]
    RAMB18_X2Y34         RAMB18E1                                     r  u_line_buf/lb0/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.867     2.041    u_line_buf/lb0/clk
    RAMB18_X2Y34         RAMB18E1                                     r  u_line_buf/lb0/ram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.724    u_line_buf/lb0/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_line_buf/ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_line_buf/lb1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.478%)  route 0.222ns (57.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.558     1.483    u_line_buf/clk
    SLICE_X32Y89         FDRE                                         r  u_line_buf/ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  u_line_buf/ptr_reg[1]/Q
                         net (fo=8, routed)           0.222     1.869    u_line_buf/lb1/Q[1]
    RAMB18_X2Y35         RAMB18E1                                     r  u_line_buf/lb1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.867     2.041    u_line_buf/lb1/clk
    RAMB18_X2Y35         RAMB18E1                                     r  u_line_buf/lb1/ram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.724    u_line_buf/lb1/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_line_buf/ptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_line_buf/lb0/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.432%)  route 0.242ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.481    u_line_buf/clk
    SLICE_X32Y86         FDRE                                         r  u_line_buf/ptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  u_line_buf/ptr_reg[7]/Q
                         net (fo=5, routed)           0.242     1.886    u_line_buf/lb0/Q[7]
    RAMB18_X2Y34         RAMB18E1                                     r  u_line_buf/lb0/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.867     2.041    u_line_buf/lb0/clk
    RAMB18_X2Y34         RAMB18E1                                     r  u_line_buf/lb0/ram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.724    u_line_buf/lb0/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_line_buf/ptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_line_buf/lb1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.432%)  route 0.242ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.481    u_line_buf/clk
    SLICE_X32Y86         FDRE                                         r  u_line_buf/ptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  u_line_buf/ptr_reg[7]/Q
                         net (fo=5, routed)           0.242     1.886    u_line_buf/lb1/Q[7]
    RAMB18_X2Y35         RAMB18E1                                     r  u_line_buf/lb1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.867     2.041    u_line_buf/lb1/clk
    RAMB18_X2Y35         RAMB18E1                                     r  u_line_buf/lb1/ram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.724    u_line_buf/lb1/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34   u_line_buf/lb0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35   u_line_buf/lb1/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y23    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y19    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y25    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y22    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y23    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/sum_stage1_3_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y14    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[0].u_mac/result_out_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y18    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[1].u_mac/result_out_reg/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y34  input_pixel_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y34  input_pixel_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y36  input_pixel_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y36  input_pixel_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y36  input_pixel_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y36  input_pixel_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y37  input_pixel_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y37  input_pixel_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y37  input_pixel_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y37  input_pixel_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y34  input_pixel_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y34  input_pixel_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y36  input_pixel_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y36  input_pixel_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y36  input_pixel_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y36  input_pixel_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y37  input_pixel_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y37  input_pixel_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y37  input_pixel_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y37  input_pixel_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_pixel_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.793ns  (logic 3.406ns (28.879%)  route 8.387ns (71.121%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.794     5.074    clk_IBUF_BUFG
    SLICE_X101Y35        FDRE                                         r  output_pixel_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y35        FDRE (Prop_fdre_C_Q)         0.456     5.530 r  output_pixel_counter_reg[26]/Q
                         net (fo=2, routed)           0.810     6.340    output_pixel_counter_reg[26]
    SLICE_X99Y35                                                      r  done_OBUF_inst_i_9/I0
    SLICE_X99Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.464 r  done_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.807     7.271    done_OBUF_inst_i_9_n_0
    SLICE_X100Y33                                                     r  done_OBUF_inst_i_4/I1
    SLICE_X100Y33        LUT5 (Prop_lut5_I1_O)        0.124     7.395 r  done_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.044     8.440    done_OBUF_inst_i_4_n_0
    SLICE_X100Y32                                                     r  done_OBUF_inst_i_1/I4
    SLICE_X100Y32        LUT5 (Prop_lut5_I4_O)        0.124     8.564 r  done_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.725    14.289    done_OBUF
    U7                                                                r  done_OBUF_inst/I
    U7                   OBUF (Prop_obuf_I_O)         2.578    16.866 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    16.866    done
    U7                                                                r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_pipe_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_valid_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.838ns  (logic 3.116ns (35.262%)  route 5.721ns (64.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.788     5.068    clk_IBUF_BUFG
    SLICE_X96Y31         FDRE                                         r  valid_pipe_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  valid_pipe_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.721    11.307    valid_pipe_reg[7]_lopt_replica_1
    W5                                                                r  output_valid_out_OBUF_inst/I
    W5                   OBUF (Prop_obuf_I_O)         2.598    13.905 r  output_valid_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.905    output_valid_out
    W5                                                                r  output_valid_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.867ns  (logic 3.063ns (34.548%)  route 5.804ns (65.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.744     5.023    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.457 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[2]
                         net (fo=1, routed)           5.804    11.261    results_data_flat_OBUF[2]
    AB14                                                              r  results_data_flat_OBUF[2]_inst/I
    AB14                 OBUF (Prop_obuf_I_O)         2.629    13.890 r  results_data_flat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.890    results_data_flat[2]
    AB14                                                              r  results_data_flat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.705ns  (logic 3.055ns (35.089%)  route 5.651ns (64.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.744     5.023    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     5.457 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[1]
                         net (fo=1, routed)           5.651    11.108    results_data_flat_OBUF[1]
    AB15                                                              r  results_data_flat_OBUF[1]_inst/I
    AB15                 OBUF (Prop_obuf_I_O)         2.621    13.729 r  results_data_flat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.729    results_data_flat[1]
    AB15                                                              r  results_data_flat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.702ns  (logic 3.067ns (35.242%)  route 5.635ns (64.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.744     5.023    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     5.457 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[6]
                         net (fo=1, routed)           5.635    11.092    results_data_flat_OBUF[6]
    Y14                                                               r  results_data_flat_OBUF[6]_inst/I
    Y14                  OBUF (Prop_obuf_I_O)         2.633    13.725 r  results_data_flat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.725    results_data_flat[6]
    Y14                                                               r  results_data_flat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 3.051ns (35.140%)  route 5.632ns (64.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.744     5.023    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434     5.457 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[3]
                         net (fo=1, routed)           5.632    11.089    results_data_flat_OBUF[3]
    AA13                                                              r  results_data_flat_OBUF[3]_inst/I
    AA13                 OBUF (Prop_obuf_I_O)         2.617    13.706 r  results_data_flat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.706    results_data_flat[3]
    AA13                                                              r  results_data_flat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.672ns  (logic 3.061ns (35.299%)  route 5.611ns (64.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.744     5.023    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.457 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[5]
                         net (fo=1, routed)           5.611    11.068    results_data_flat_OBUF[5]
    AA14                                                              r  results_data_flat_OBUF[5]_inst/I
    AA14                 OBUF (Prop_obuf_I_O)         2.627    13.695 r  results_data_flat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.695    results_data_flat[5]
    AA14                                                              r  results_data_flat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.660ns  (logic 3.071ns (35.459%)  route 5.589ns (64.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.744     5.023    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     5.457 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[7]
                         net (fo=1, routed)           5.589    11.047    results_data_flat_OBUF[7]
    Y15                                                               r  results_data_flat_OBUF[7]_inst/I
    Y15                  OBUF (Prop_obuf_I_O)         2.637    13.683 r  results_data_flat_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.683    results_data_flat[7]
    Y15                                                               r  results_data_flat[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.625ns  (logic 3.072ns (35.613%)  route 5.554ns (64.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.744     5.023    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.457 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[10]
                         net (fo=1, routed)           5.554    11.011    results_data_flat_OBUF[10]
    V13                                                               r  results_data_flat_OBUF[10]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         2.638    13.648 r  results_data_flat_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.648    results_data_flat[10]
    V13                                                               r  results_data_flat[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.607ns  (logic 3.045ns (35.377%)  route 5.562ns (64.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.744     5.023    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X2Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     5.457 r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[11]
                         net (fo=1, routed)           5.562    11.019    results_data_flat_OBUF[11]
    V15                                                               r  results_data_flat_OBUF[11]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.611    13.630 r  results_data_flat_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.630    results_data_flat[11]
    V15                                                               r  results_data_flat[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[66]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.289ns (62.550%)  route 0.772ns (37.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.696     1.621    u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X3Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     1.747 r  u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[0]
                         net (fo=1, routed)           0.772     2.519    results_data_flat_OBUF[66]
    R20                                                               r  results_data_flat_OBUF[66]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         1.163     3.682 r  results_data_flat_OBUF[66]_inst/O
                         net (fo=0)                   0.000     3.682    results_data_flat[66]
    R20                                                               r  results_data_flat[66] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[67]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.257ns (59.936%)  route 0.840ns (40.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.696     1.621    u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X3Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     1.747 r  u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[1]
                         net (fo=1, routed)           0.840     2.588    results_data_flat_OBUF[67]
    P22                                                               r  results_data_flat_OBUF[67]_inst/I
    P22                  OBUF (Prop_obuf_I_O)         1.131     3.718 r  results_data_flat_OBUF[67]_inst/O
                         net (fo=0)                   0.000     3.718    results_data_flat[67]
    P22                                                               r  results_data_flat[67] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[68]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.256ns (59.442%)  route 0.857ns (40.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.696     1.621    u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X3Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     1.747 r  u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[2]
                         net (fo=1, routed)           0.857     2.604    results_data_flat_OBUF[68]
    N22                                                               r  results_data_flat_OBUF[68]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         1.130     3.734 r  results_data_flat_OBUF[68]_inst/O
                         net (fo=0)                   0.000     3.734    results_data_flat[68]
    N22                                                               r  results_data_flat[68] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[64]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.270ns (60.000%)  route 0.847ns (40.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.694     1.619    u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X4Y33          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.126     1.745 r  u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[31]
                         net (fo=1, routed)           0.847     2.592    results_data_flat_OBUF[64]
    P20                                                               r  results_data_flat_OBUF[64]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         1.144     3.737 r  results_data_flat_OBUF[64]_inst/O
                         net (fo=0)                   0.000     3.737    results_data_flat[64]
    P20                                                               r  results_data_flat[64] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.242ns (58.640%)  route 0.876ns (41.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.694     1.619    u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X4Y33          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126     1.745 r  u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[26]
                         net (fo=1, routed)           0.876     2.621    results_data_flat_OBUF[59]
    P18                                                               r  results_data_flat_OBUF[59]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         1.116     3.737 r  results_data_flat_OBUF[59]_inst/O
                         net (fo=0)                   0.000     3.737    results_data_flat[59]
    P18                                                               r  results_data_flat[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[71]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.235ns (58.004%)  route 0.894ns (41.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.696     1.621    u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X3Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126     1.747 r  u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[5]
                         net (fo=1, routed)           0.894     2.641    results_data_flat_OBUF[71]
    N20                                                               r  results_data_flat_OBUF[71]_inst/I
    N20                  OBUF (Prop_obuf_I_O)         1.109     3.750 r  results_data_flat_OBUF[71]_inst/O
                         net (fo=0)                   0.000     3.750    results_data_flat[71]
    N20                                                               r  results_data_flat[71] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.281ns (59.765%)  route 0.863ns (40.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.694     1.619    u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X4Y33          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.126     1.745 r  u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[29]
                         net (fo=1, routed)           0.863     2.608    results_data_flat_OBUF[62]
    N15                                                               r  results_data_flat_OBUF[62]_inst/I
    N15                  OBUF (Prop_obuf_I_O)         1.155     3.763 r  results_data_flat_OBUF[62]_inst/O
                         net (fo=0)                   0.000     3.763    results_data_flat[62]
    N15                                                               r  results_data_flat[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.256ns (58.267%)  route 0.900ns (41.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.694     1.619    u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X4Y33          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126     1.745 r  u_mac_engine/FILTER_LOOP[1].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[30]
                         net (fo=1, routed)           0.900     2.645    results_data_flat_OBUF[63]
    P21                                                               r  results_data_flat_OBUF[63]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         1.130     3.775 r  results_data_flat_OBUF[63]_inst/O
                         net (fo=0)                   0.000     3.775    results_data_flat[63]
    P21                                                               r  results_data_flat[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[70]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.250ns (57.875%)  route 0.910ns (42.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.696     1.621    u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X3Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.747 r  u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[4]
                         net (fo=1, routed)           0.910     2.657    results_data_flat_OBUF[70]
    M21                                                               r  results_data_flat_OBUF[70]_inst/I
    M21                  OBUF (Prop_obuf_I_O)         1.124     3.782 r  results_data_flat_OBUF[70]_inst/O
                         net (fo=0)                   0.000     3.782    results_data_flat[70]
    M21                                                               r  results_data_flat[70] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            results_data_flat[69]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.256ns (58.075%)  route 0.906ns (41.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.696     1.621    u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/clk
    DSP48_X3Y23          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.747 r  u_mac_engine/FILTER_LOOP[2].ROW_LOOP[0].COL_LOOP[0].u_pe/result_reg/P[3]
                         net (fo=1, routed)           0.906     2.654    results_data_flat_OBUF[69]
    M22                                                               r  results_data_flat_OBUF[69]_inst/I
    M22                  OBUF (Prop_obuf_I_O)         1.130     3.783 r  results_data_flat_OBUF[69]_inst/O
                         net (fo=0)                   0.000     3.783    results_data_flat[69]
    M22                                                               r  results_data_flat[69] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1330 Endpoints
Min Delay          1330 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_weights
                            (input port)
  Destination:            u_line_buf/r0_delay2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.092ns  (logic 1.405ns (9.306%)  route 13.688ns (90.694%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  load_weights (IN)
                         net (fo=0)                   0.000     0.000    load_weights
    W12                                                               f  load_weights_IBUF_inst/I
    W12                  IBUF (Prop_ibuf_I_O)         1.157     1.157 f  load_weights_IBUF_inst/O
                         net (fo=34, routed)          7.911     9.067    u_shift_regs/load_weights_IBUF
    SLICE_X101Y40                                                     f  u_shift_regs/ram_reg_i_5/I3
    SLICE_X101Y40        LUT4 (Prop_lut4_I3_O)        0.124     9.191 f  u_shift_regs/ram_reg_i_5/O
                         net (fo=1, routed)           0.797     9.988    u_shift_regs/ram_reg_i_5_n_0
    SLICE_X101Y39                                                     f  u_shift_regs/ram_reg_i_1/I3
    SLICE_X101Y39        LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  u_shift_regs/ram_reg_i_1/O
                         net (fo=227, routed)         4.980    15.092    u_line_buf/input_valid
    SLICE_X34Y92         FDRE                                         r  u_line_buf/r0_delay2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.482     4.418    u_line_buf/clk
    SLICE_X34Y92         FDRE                                         r  u_line_buf/r0_delay2_reg[13]/C

Slack:                    inf
  Source:                 load_weights
                            (input port)
  Destination:            u_line_buf/r0_delay2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.092ns  (logic 1.405ns (9.306%)  route 13.688ns (90.694%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  load_weights (IN)
                         net (fo=0)                   0.000     0.000    load_weights
    W12                                                               f  load_weights_IBUF_inst/I
    W12                  IBUF (Prop_ibuf_I_O)         1.157     1.157 f  load_weights_IBUF_inst/O
                         net (fo=34, routed)          7.911     9.067    u_shift_regs/load_weights_IBUF
    SLICE_X101Y40                                                     f  u_shift_regs/ram_reg_i_5/I3
    SLICE_X101Y40        LUT4 (Prop_lut4_I3_O)        0.124     9.191 f  u_shift_regs/ram_reg_i_5/O
                         net (fo=1, routed)           0.797     9.988    u_shift_regs/ram_reg_i_5_n_0
    SLICE_X101Y39                                                     f  u_shift_regs/ram_reg_i_1/I3
    SLICE_X101Y39        LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  u_shift_regs/ram_reg_i_1/O
                         net (fo=227, routed)         4.980    15.092    u_line_buf/input_valid
    SLICE_X34Y92         FDRE                                         r  u_line_buf/r0_delay2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.482     4.418    u_line_buf/clk
    SLICE_X34Y92         FDRE                                         r  u_line_buf/r0_delay2_reg[15]/C

Slack:                    inf
  Source:                 load_weights
                            (input port)
  Destination:            u_line_buf/r0_delay2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.092ns  (logic 1.405ns (9.306%)  route 13.688ns (90.694%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  load_weights (IN)
                         net (fo=0)                   0.000     0.000    load_weights
    W12                                                               f  load_weights_IBUF_inst/I
    W12                  IBUF (Prop_ibuf_I_O)         1.157     1.157 f  load_weights_IBUF_inst/O
                         net (fo=34, routed)          7.911     9.067    u_shift_regs/load_weights_IBUF
    SLICE_X101Y40                                                     f  u_shift_regs/ram_reg_i_5/I3
    SLICE_X101Y40        LUT4 (Prop_lut4_I3_O)        0.124     9.191 f  u_shift_regs/ram_reg_i_5/O
                         net (fo=1, routed)           0.797     9.988    u_shift_regs/ram_reg_i_5_n_0
    SLICE_X101Y39                                                     f  u_shift_regs/ram_reg_i_1/I3
    SLICE_X101Y39        LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  u_shift_regs/ram_reg_i_1/O
                         net (fo=227, routed)         4.980    15.092    u_line_buf/input_valid
    SLICE_X34Y92         FDRE                                         r  u_line_buf/r0_delay2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.482     4.418    u_line_buf/clk
    SLICE_X34Y92         FDRE                                         r  u_line_buf/r0_delay2_reg[5]/C

Slack:                    inf
  Source:                 load_weights
                            (input port)
  Destination:            u_shift_regs/shift_regs_reg[1][2][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.864ns  (logic 1.405ns (9.449%)  route 13.460ns (90.551%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  load_weights (IN)
                         net (fo=0)                   0.000     0.000    load_weights
    W12                                                               f  load_weights_IBUF_inst/I
    W12                  IBUF (Prop_ibuf_I_O)         1.157     1.157 f  load_weights_IBUF_inst/O
                         net (fo=34, routed)          7.911     9.067    u_shift_regs/load_weights_IBUF
    SLICE_X101Y40                                                     f  u_shift_regs/ram_reg_i_5/I3
    SLICE_X101Y40        LUT4 (Prop_lut4_I3_O)        0.124     9.191 f  u_shift_regs/ram_reg_i_5/O
                         net (fo=1, routed)           0.797     9.988    u_shift_regs/ram_reg_i_5_n_0
    SLICE_X101Y39                                                     f  u_shift_regs/ram_reg_i_1/I3
    SLICE_X101Y39        LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  u_shift_regs/ram_reg_i_1/O
                         net (fo=227, routed)         4.752    14.864    u_shift_regs/input_valid
    SLICE_X36Y74         FDRE                                         r  u_shift_regs/shift_regs_reg[1][2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.465     4.401    u_shift_regs/CLK
    SLICE_X36Y74         FDRE                                         r  u_shift_regs/shift_regs_reg[1][2][13]/C

Slack:                    inf
  Source:                 load_weights
                            (input port)
  Destination:            u_line_buf/r0_delay2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.842ns  (logic 1.405ns (9.464%)  route 13.437ns (90.536%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  load_weights (IN)
                         net (fo=0)                   0.000     0.000    load_weights
    W12                                                               f  load_weights_IBUF_inst/I
    W12                  IBUF (Prop_ibuf_I_O)         1.157     1.157 f  load_weights_IBUF_inst/O
                         net (fo=34, routed)          7.911     9.067    u_shift_regs/load_weights_IBUF
    SLICE_X101Y40                                                     f  u_shift_regs/ram_reg_i_5/I3
    SLICE_X101Y40        LUT4 (Prop_lut4_I3_O)        0.124     9.191 f  u_shift_regs/ram_reg_i_5/O
                         net (fo=1, routed)           0.797     9.988    u_shift_regs/ram_reg_i_5_n_0
    SLICE_X101Y39                                                     f  u_shift_regs/ram_reg_i_1/I3
    SLICE_X101Y39        LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  u_shift_regs/ram_reg_i_1/O
                         net (fo=227, routed)         4.730    14.842    u_line_buf/input_valid
    SLICE_X34Y90         FDRE                                         r  u_line_buf/r0_delay2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.481     4.417    u_line_buf/clk
    SLICE_X34Y90         FDRE                                         r  u_line_buf/r0_delay2_reg[6]/C

Slack:                    inf
  Source:                 load_weights
                            (input port)
  Destination:            u_line_buf/r0_delay2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.842ns  (logic 1.405ns (9.464%)  route 13.437ns (90.536%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  load_weights (IN)
                         net (fo=0)                   0.000     0.000    load_weights
    W12                                                               f  load_weights_IBUF_inst/I
    W12                  IBUF (Prop_ibuf_I_O)         1.157     1.157 f  load_weights_IBUF_inst/O
                         net (fo=34, routed)          7.911     9.067    u_shift_regs/load_weights_IBUF
    SLICE_X101Y40                                                     f  u_shift_regs/ram_reg_i_5/I3
    SLICE_X101Y40        LUT4 (Prop_lut4_I3_O)        0.124     9.191 f  u_shift_regs/ram_reg_i_5/O
                         net (fo=1, routed)           0.797     9.988    u_shift_regs/ram_reg_i_5_n_0
    SLICE_X101Y39                                                     f  u_shift_regs/ram_reg_i_1/I3
    SLICE_X101Y39        LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  u_shift_regs/ram_reg_i_1/O
                         net (fo=227, routed)         4.730    14.842    u_line_buf/input_valid
    SLICE_X34Y90         FDRE                                         r  u_line_buf/r0_delay2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.481     4.417    u_line_buf/clk
    SLICE_X34Y90         FDRE                                         r  u_line_buf/r0_delay2_reg[7]/C

Slack:                    inf
  Source:                 load_weights
                            (input port)
  Destination:            u_line_buf/r0_delay2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.842ns  (logic 1.405ns (9.464%)  route 13.437ns (90.536%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  load_weights (IN)
                         net (fo=0)                   0.000     0.000    load_weights
    W12                                                               f  load_weights_IBUF_inst/I
    W12                  IBUF (Prop_ibuf_I_O)         1.157     1.157 f  load_weights_IBUF_inst/O
                         net (fo=34, routed)          7.911     9.067    u_shift_regs/load_weights_IBUF
    SLICE_X101Y40                                                     f  u_shift_regs/ram_reg_i_5/I3
    SLICE_X101Y40        LUT4 (Prop_lut4_I3_O)        0.124     9.191 f  u_shift_regs/ram_reg_i_5/O
                         net (fo=1, routed)           0.797     9.988    u_shift_regs/ram_reg_i_5_n_0
    SLICE_X101Y39                                                     f  u_shift_regs/ram_reg_i_1/I3
    SLICE_X101Y39        LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  u_shift_regs/ram_reg_i_1/O
                         net (fo=227, routed)         4.730    14.842    u_line_buf/input_valid
    SLICE_X34Y90         FDRE                                         r  u_line_buf/r0_delay2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.481     4.417    u_line_buf/clk
    SLICE_X34Y90         FDRE                                         r  u_line_buf/r0_delay2_reg[8]/C

Slack:                    inf
  Source:                 load_weights
                            (input port)
  Destination:            u_line_buf/r0_delay2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.842ns  (logic 1.405ns (9.464%)  route 13.437ns (90.536%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  load_weights (IN)
                         net (fo=0)                   0.000     0.000    load_weights
    W12                                                               f  load_weights_IBUF_inst/I
    W12                  IBUF (Prop_ibuf_I_O)         1.157     1.157 f  load_weights_IBUF_inst/O
                         net (fo=34, routed)          7.911     9.067    u_shift_regs/load_weights_IBUF
    SLICE_X101Y40                                                     f  u_shift_regs/ram_reg_i_5/I3
    SLICE_X101Y40        LUT4 (Prop_lut4_I3_O)        0.124     9.191 f  u_shift_regs/ram_reg_i_5/O
                         net (fo=1, routed)           0.797     9.988    u_shift_regs/ram_reg_i_5_n_0
    SLICE_X101Y39                                                     f  u_shift_regs/ram_reg_i_1/I3
    SLICE_X101Y39        LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  u_shift_regs/ram_reg_i_1/O
                         net (fo=227, routed)         4.730    14.842    u_line_buf/input_valid
    SLICE_X34Y90         FDRE                                         r  u_line_buf/r0_delay2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.481     4.417    u_line_buf/clk
    SLICE_X34Y90         FDRE                                         r  u_line_buf/r0_delay2_reg[9]/C

Slack:                    inf
  Source:                 load_weights
                            (input port)
  Destination:            u_line_buf/ptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.825ns  (logic 1.405ns (9.474%)  route 13.420ns (90.526%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  load_weights (IN)
                         net (fo=0)                   0.000     0.000    load_weights
    W12                                                               f  load_weights_IBUF_inst/I
    W12                  IBUF (Prop_ibuf_I_O)         1.157     1.157 f  load_weights_IBUF_inst/O
                         net (fo=34, routed)          7.911     9.067    u_shift_regs/load_weights_IBUF
    SLICE_X101Y40                                                     f  u_shift_regs/ram_reg_i_5/I3
    SLICE_X101Y40        LUT4 (Prop_lut4_I3_O)        0.124     9.191 f  u_shift_regs/ram_reg_i_5/O
                         net (fo=1, routed)           0.797     9.988    u_shift_regs/ram_reg_i_5_n_0
    SLICE_X101Y39                                                     f  u_shift_regs/ram_reg_i_1/I3
    SLICE_X101Y39        LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  u_shift_regs/ram_reg_i_1/O
                         net (fo=227, routed)         4.713    14.825    u_line_buf/input_valid
    SLICE_X32Y89         FDRE                                         r  u_line_buf/ptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.480     4.416    u_line_buf/clk
    SLICE_X32Y89         FDRE                                         r  u_line_buf/ptr_reg[0]/C

Slack:                    inf
  Source:                 load_weights
                            (input port)
  Destination:            u_line_buf/ptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.825ns  (logic 1.405ns (9.474%)  route 13.420ns (90.526%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  load_weights (IN)
                         net (fo=0)                   0.000     0.000    load_weights
    W12                                                               f  load_weights_IBUF_inst/I
    W12                  IBUF (Prop_ibuf_I_O)         1.157     1.157 f  load_weights_IBUF_inst/O
                         net (fo=34, routed)          7.911     9.067    u_shift_regs/load_weights_IBUF
    SLICE_X101Y40                                                     f  u_shift_regs/ram_reg_i_5/I3
    SLICE_X101Y40        LUT4 (Prop_lut4_I3_O)        0.124     9.191 f  u_shift_regs/ram_reg_i_5/O
                         net (fo=1, routed)           0.797     9.988    u_shift_regs/ram_reg_i_5_n_0
    SLICE_X101Y39                                                     f  u_shift_regs/ram_reg_i_1/I3
    SLICE_X101Y39        LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  u_shift_regs/ram_reg_i_1/O
                         net (fo=227, routed)         4.713    14.825    u_line_buf/input_valid
    SLICE_X32Y89         FDRE                                         r  u_line_buf/ptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.480     4.416    u_line_buf/clk
    SLICE_X32Y89         FDRE                                         r  u_line_buf/ptr_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.314ns (19.818%)  route 1.271ns (80.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W10                                                               r  rst_IBUF_inst/I
    W10                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  rst_IBUF_inst/O
                         net (fo=387, routed)         1.271     1.585    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/rst
    DSP48_X2Y20          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.918     2.091    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/clk
    DSP48_X2Y20          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/CLK

Slack:                    inf
  Source:                 weight_in[15]
                            (input port)
  Destination:            u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/result_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.274ns (17.127%)  route 1.324ns (82.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  weight_in[15] (IN)
                         net (fo=0)                   0.000     0.000    weight_in[15]
    AA11                                                              r  weight_in_IBUF[15]_inst/I
    AA11                 IBUF (Prop_ibuf_I_O)         0.274     0.274 r  weight_in_IBUF[15]_inst/O
                         net (fo=108, routed)         1.324     1.598    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/weights_flat[15]
    DSP48_X2Y21          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/result_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.917     2.090    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/clk
    DSP48_X2Y21          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/result_out_reg/CLK

Slack:                    inf
  Source:                 weight_in[12]
                            (input port)
  Destination:            u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.231ns (14.204%)  route 1.393ns (85.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB9                                               0.000     0.000 r  weight_in[12] (IN)
                         net (fo=0)                   0.000     0.000    weight_in[12]
    AB9                                                               r  weight_in_IBUF[12]_inst/I
    AB9                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  weight_in_IBUF[12]_inst/O
                         net (fo=36, routed)          1.393     1.624    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/weights_flat[12]
    DSP48_X2Y20          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.918     2.091    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/clk
    DSP48_X2Y20          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/CLK

Slack:                    inf
  Source:                 weight_in[12]
                            (input port)
  Destination:            u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/result_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.231ns (14.116%)  route 1.403ns (85.884%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB9                                               0.000     0.000 r  weight_in[12] (IN)
                         net (fo=0)                   0.000     0.000    weight_in[12]
    AB9                                                               r  weight_in_IBUF[12]_inst/I
    AB9                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  weight_in_IBUF[12]_inst/O
                         net (fo=36, routed)          1.403     1.634    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/weights_flat[12]
    DSP48_X2Y21          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/result_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.917     2.090    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/clk
    DSP48_X2Y21          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/result_out_reg/CLK

Slack:                    inf
  Source:                 weight_in[9]
                            (input port)
  Destination:            u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.231ns (13.979%)  route 1.424ns (86.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  weight_in[9] (IN)
                         net (fo=0)                   0.000     0.000    weight_in[9]
    AA8                                                               r  weight_in_IBUF[9]_inst/I
    AA8                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  weight_in_IBUF[9]_inst/O
                         net (fo=36, routed)          1.424     1.655    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/weights_flat[9]
    DSP48_X2Y20          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.918     2.091    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/clk
    DSP48_X2Y20          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/CLK

Slack:                    inf
  Source:                 weight_in[9]
                            (input port)
  Destination:            u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/result_out_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.231ns (13.979%)  route 1.424ns (86.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  weight_in[9] (IN)
                         net (fo=0)                   0.000     0.000    weight_in[9]
    AA8                                                               r  weight_in_IBUF[9]_inst/I
    AA8                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  weight_in_IBUF[9]_inst/O
                         net (fo=36, routed)          1.424     1.655    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/weights_flat[9]
    DSP48_X2Y21          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/result_out_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.917     2.090    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/clk
    DSP48_X2Y21          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/result_out_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.314ns (18.971%)  route 1.341ns (81.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W10                                                               r  rst_IBUF_inst/I
    W10                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  rst_IBUF_inst/O
                         net (fo=387, routed)         1.341     1.655    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/rst
    DSP48_X2Y20          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.918     2.091    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/clk
    DSP48_X2Y20          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.314ns (18.971%)  route 1.341ns (81.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W10                                                               r  rst_IBUF_inst/I
    W10                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  rst_IBUF_inst/O
                         net (fo=387, routed)         1.341     1.655    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/rst
    DSP48_X2Y20          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.918     2.091    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/clk
    DSP48_X2Y20          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/CLK

Slack:                    inf
  Source:                 weight_in[15]
                            (input port)
  Destination:            u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.659ns  (logic 0.274ns (16.502%)  route 1.385ns (83.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  weight_in[15] (IN)
                         net (fo=0)                   0.000     0.000    weight_in[15]
    AA11                                                              r  weight_in_IBUF[15]_inst/I
    AA11                 IBUF (Prop_ibuf_I_O)         0.274     0.274 r  weight_in_IBUF[15]_inst/O
                         net (fo=108, routed)         1.385     1.659    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/weights_flat[15]
    DSP48_X2Y20          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.918     2.091    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/clk
    DSP48_X2Y20          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[4].u_mac/result_out_reg/CLK

Slack:                    inf
  Source:                 weight_in[13]
                            (input port)
  Destination:            u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/result_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.256ns (15.352%)  route 1.413ns (84.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  weight_in[13] (IN)
                         net (fo=0)                   0.000     0.000    weight_in[13]
    AB10                                                              r  weight_in_IBUF[13]_inst/I
    AB10                 IBUF (Prop_ibuf_I_O)         0.256     0.256 r  weight_in_IBUF[13]_inst/O
                         net (fo=36, routed)          1.413     1.669    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/weights_flat[13]
    DSP48_X2Y21          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/result_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                                                               r  clk_IBUF_inst/I
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.917     2.090    u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/clk
    DSP48_X2Y21          DSP48E1                                      r  u_mac_engine/FILTER_LOOP[0].ROW_LOOP[0].COL_LOOP[0].u_pe/MACS[5].u_mac/result_out_reg/CLK





