/******************************************************************/
/* 		Copyright (c) 1989, Intel Corporation

   Intel hereby grants you permission to copy, modify, and 
   distribute this software and its documentation.  Intel grants
   this permission provided that the above copyright notice 
   appears in all copies and that both the copyright notice and
   this permission notice appear in supporting documentation.  In
   addition, Intel grants this permission provided that you
   prominently mark as not part of the original any modifications
   made to this software or documentation, and that the name of 
   Intel Corporation not be used in advertising or publicity 
   pertaining to distribution of the software or the documentation 
   without specific, written prior permission.  

   Intel Corporation does not warrant, guarantee or make any 
   representations regarding the use of, or the results of the use
   of, the software and documentation in terms of correctness, 
   accuracy, reliability, currentness, or otherwise; and you rely
   on the software, documentation and results solely at your own 
   risk.							  */
/******************************************************************/
	.globl	_user_intr_empty
	.globl	_user_NMI

	.globl  _irq_vblank
	.globl  _irq_serial

	# frameVBL — a FIXED platform cell (see m2.h M2_FRAMEVBL_ADDR): was a C .bss
	# global whose floating address forced apps into --just-symbols lockstep with
	# the kernel. The ISR below still increments it by name; this .set is now the
	# symbol's only definition (m2.h accesses it through a deref macro).
	.set	_frameVBL, 0x005F00F0


_user_intr_empty:
	ret

_user_NMI:
	ret


_irq_vblank:
	# EXACT STF VsyncScr (0xC40) prologue/epilogue: save sp to r3, reserve a 64-byte
	# scratch frame, save g0..g15 (full quads, INCLUDING g15) at the old sp, do the
	# work, restore g0..g15, then RESTORE sp via `mov r3,sp` before ret. The sp restore
	# is essential: leaving sp advanced makes m2emu's interrupt-return resolve the wrong
	# frame and land on the ISR's own RIP slot (invalid opcode at _intr_stack+0x8).
	mov     sp, r3
	lda     64(sp), sp
	stq     g0,  (r3)
	stq     g4,  16(r3)
	stq     g8,  32(r3)
	stq     g12, 48(r3)

	mov     0, g14

	subo	1, 0, g0
	st		g0, 0x00f00008			# timer 2 = max: it counts the time since this vblank (sonic.c)
	ld		_frameVBL, g0
	addi    1, g0, g0
	st		g0, _frameVBL			# frameVBL++
	ld		_RAMBASE_START, g0
	addi    1, g0, g0
	st		g0, _RAMBASE_START		# RAMBASE_START++ (STF VsyncScr; interrupt_wait spins on it)

	# STF VsyncScr @+48/+4C: snapshot the digital inputs into the HELD/MOMENTARY/
	# MOMEN_ON_REL edge state (M2_MEM @0x500700) and push the coin-counter output,
	# every vblank. g14=0 (set above) satisfies the C ABI; g0-g15 are already saved
	# to the r3 scratch frame and restored in vbl_restore, so the callee may clobber
	# them freely. Both are integer-only (no soft-float), so ISR-safe on m2emu.
	call    _read_sw
	call    _write_sw

	# ---- BREAK-IN: abort a running/hung app back to the monitor (m2_fault.h m2_break_t
	# @0x5F0020). Gated on `armed` so the boot/manager fast-path is unaffected. Triggers:
	# `request` (host writes 1 -> bridge-pokeable) OR the SERVICE button (IN0 bit2, low).
	# On abort: ack, count++, pivot to recover_sp, branch to recover_fn (never returns).
	# Only r3-r7/r13 + g0 are used; r3 (scratch-frame base) is re-derived in vbl_restore.
	lda     0x005F0020, r4			# m2_break
	ld      (r4), r5				# armed?
	cmpobe  0, r5, vbl_restore		# not armed -> normal return (no app running)
	ld      4(r4), r5				# request set (host)?
	cmpobne 0, r5, vbl_break
	lda     0x01C00000, r6			# else poll SERVICE (IN0 bit2, active-low)
	mov     0, g0					# bank register is WRITE-only; the SDK input helpers
	stob    g0, (r6)				# set bank=0 before every read, so leaving it 0 is safe
	ldob    2(r6), g0				# read IN0 (system inputs)
	bbc     2, g0, vbl_break		# bit2 (SERVICE) clear = pressed -> abort
	b       vbl_restore

vbl_break:
	lda     0x00e80000, r4			# ack the vblank irq (we won't reach the normal ack)
	subo    2, 0, r5
	st      r5, (r4)
	lda     0x005F0020, r4			# m2_break
	ld      16(r4), r5
	addi    1, r5, r5
	st      r5, 16(r4)				# break count++
	mov     0, r5
	st      r5, 4(r4)				# clear request
	flushreg					# spill the register cache before re-basing the stack
	mov     0, pfp					# terminate the frame chain
	ld      12(r4), r13				# recover_sp (fresh frame base)
	mov     r13, fp
	lda     64(r13), sp				# sp = fp + 64
	mov     0, g14					# C ABI (the kx_init `b _main` pattern)
	ld      8(r4), r6				# recover_fn
	bx      (r6)					# -> gs_break_recover (never returns)

vbl_restore:
	lda     -64(sp), r3
	ldq     48(r3), g12
	ldq     32(r3), g8
	ldq     16(r3), g4
	ldq     (r3),   g0
	mov     r3, sp					# restore sp (STF VsyncScr — REQUIRED for the int return)

	lda     0x00e80000, r4			# ack vblank irq (STF: after restore, via r4/r5)
	subo    2, 0, r5				# r5 = 0xFFFFFFFE (clear vblank bit0)
	st      r5, (r4)
	ret

# ---- STF interrupt-table ISRs (vectors 13/14/15 + 8-11/16+) -----------------
# Faithful to STF's _intr_table. VsyncObj/Timer/Other are dormant unless their
# board IRQ source is enabled; they save the g-regs they touch and ACK so an
# unexpected fire can't corrupt the foreground or storm. Internals that depend on
# STF game state (g0-based Timer math, send_sound_code) are omitted - those
# subsystems don't exist in geotest.

	.globl	_vsync_obj
	.globl	_timer_irq
	.globl	_other_irq
	.globl	_intr_halt

# VsyncObj (STF vector 13 @0xD10): just ACK (clear bit2).
_vsync_obj:
	lda     0x00e80000,r4
	subo    5,0,r5					# r5 = 0xFFFFFFFB
	st      r5,(r4)					# ack (STF VsyncObj)
	ret

# Timer (STF vector 14 @0xBEC): reset hardware timer TIMER_04 (0xF0000C) to max,
# flag timerFlag. STF's g0-scaled deadline math is frame-specific (g0 undefined in
# our context) so it is omitted; structure preserved.
_timer_irq:
	stq     g0,(sp)
	addo    16,sp,sp
	mov     0,g14
	lda     0x000fffff,g0
	lda     0x00f0000c,g1
	st      g0,(g1)					# TIMER_04 = 0xFFFFF
	lda     1,g0
	st      g0,_timerFlag			# byte_50008C = 1
	subo    16,sp,sp
	ldq     (sp),g0
	ret

# Other (STF vector 15 @0xDF0, board IRQ bits 10-11 on i960 IRQ3): STF sends its
# sound codes from here (bit 10 = the sound UART's TxRDY/RxRDY, MAME sega/model2.cpp
# sound_ready_w). Calls m2_other_irq_c (src/m2_scsp.h), which acks bit 10 and feeds the
# UART (interrupt-driven sending). Saves g0-g15 as _irq_vblank.
# m2-sonic: this file is the SDK's src/i_handle.s with only _other_irq changed.
_other_irq:
	mov     sp, r3
	lda     64(sp), sp
	stq     g0,  (r3)
	stq     g4,  16(r3)
	stq     g8,  32(r3)
	stq     g12, 48(r3)
	mov     0, g14
	call    _m2_other_irq_c
	ldq     (r3),   g0
	ldq     16(r3), g4
	ldq     32(r3), g8
	ldq     48(r3), g12
	mov     r3, sp
	ret

# IntrHalt (STF vectors 8-11, 16+ @0xE10): unexpected interrupt -> STF prints
# "Interrupt Halt #" then halts. We just halt (spin) so an unexpected vector is
# observable (frozen frame) rather than running off into garbage.
_intr_halt:
	b		_intr_halt

_irq_serial:

	ret

	stq     g0,(sp)
	addo    16,sp,sp
	stq     g4,(sp)
	addo    16,sp,sp
	stq     g8,(sp)
	addo    16,sp,sp
	stq     g12,(sp)
	addo    16,sp,sp				# push to stack

	mov     0,g14

	call	_handleSerialIRQ

	subo    16,sp,sp
	ldq     (sp),g12
	subo    16,sp,sp
	ldq     (sp),g8
	subo    16,sp,sp
	ldq     (sp),g4
	subo    16,sp,sp
	ldq     (sp),g0					# pop from stack

	lda     0x00e80000,r4
	lda     0x0400,r5
	st      r5,(r4)					# clear irq
	ret


