
AVRASM ver. 2.1.30  I:\EmC-Proj\MFRC522-IdentifictionCradTest\Debug\List\main.asm Mon Sep 22 16:55:21 2025

I:\EmC-Proj\MFRC522-IdentifictionCradTest\Debug\List\main.asm(1088): warning: Register r5 already defined by the .DEF directive
I:\EmC-Proj\MFRC522-IdentifictionCradTest\Debug\List\main.asm(1089): warning: Register r4 already defined by the .DEF directive
I:\EmC-Proj\MFRC522-IdentifictionCradTest\Debug\List\main.asm(1090): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.14 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 00fd 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _S_C1K_G000:
00002a 494d
00002b 4146
00002c 4552
00002d 4320      	.DB  0x4D,0x49,0x46,0x41,0x52,0x45,0x20,0x43
00002e 616c
00002f 7373
000030 6369
000031 3120      	.DB  0x6C,0x61,0x73,0x73,0x69,0x63,0x20,0x31
000032 004b      	.DB  0x4B,0x0
                 _S_C4K_G000:
000033 494d
000034 4146
000035 4552
000036 4320      	.DB  0x4D,0x49,0x46,0x41,0x52,0x45,0x20,0x43
000037 616c
000038 7373
000039 6369
00003a 3420      	.DB  0x6C,0x61,0x73,0x73,0x69,0x63,0x20,0x34
00003b 004b      	.DB  0x4B,0x0
                 _S_UL_G000:
00003c 6c55
00003d 7274
00003e 6c61
00003f 6769      	.DB  0x55,0x6C,0x74,0x72,0x61,0x6C,0x69,0x67
000040 7468
000041 4e2f
000042 4154
000043 0047      	.DB  0x68,0x74,0x2F,0x4E,0x54,0x41,0x47,0x0
                 _S_UNK_G000:
000044 6e55
000045 6e6b
000046 776f
000047 2f6e      	.DB  0x55,0x6E,0x6B,0x6E,0x6F,0x77,0x6E,0x2F
000048 746f
000049 6568
00004a 0072      	.DB  0x6F,0x74,0x68,0x65,0x72,0x0
                 _N_213_G000:
00004b 544e
00004c 4741
00004d 3132
00004e 0033      	.DB  0x4E,0x54,0x41,0x47,0x32,0x31,0x33,0x0
                 _N_215_G000:
00004f 544e
000050 4741
000051 3132
000052 0035      	.DB  0x4E,0x54,0x41,0x47,0x32,0x31,0x35,0x0
                 _N_216_G000:
000053 544e
000054 4741
000055 3132
000056 0036      	.DB  0x4E,0x54,0x41,0x47,0x32,0x31,0x36,0x0
                 _tbl10_G102:
000057 2710
000058 03e8
000059 0064
00005a 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00005b 0001      	.DB  0x1,0x0
                 _tbl16_G102:
00005c 1000
00005d 0100
00005e 0010
00005f 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x4:
000060 c600
000061 d537
000062 b732
000063 5c57      	.DB  0x0,0xC6,0x37,0xD5,0x32,0xB7,0x57,0x5C
000064 d8c2
000065 4d7c
000066 70d9
000067 73c7      	.DB  0xC2,0xD8,0x7C,0x4D,0xD9,0x70,0xC7,0x73
000068 e610
000069 aad2
00006a a15e
00006b 5a3e      	.DB  0x10,0xE6,0xD2,0xAA,0x5E,0xA1,0x3E,0x5A
00006c af14
00006d 6130
00006e 70c9
00006f 2edb      	.DB  0x14,0xAF,0x30,0x61,0xC9,0x70,0xDB,0x2E
000070 2264
000071 b572
000072 65bd
000073 ecf4      	.DB  0x64,0x22,0x72,0xB5,0xBD,0x65,0xF4,0xEC
000074 bc22
000075 72d3
000076 cd35
000077 41aa      	.DB  0x22,0xBC,0xD3,0x72,0x35,0xCD,0xAA,0x41
000078 a71f
000079 53f3
00007a de14
00007b 027e      	.DB  0x1F,0xA7,0xF3,0x53,0x14,0xDE,0x7E,0x2
00007c 0fd9
00007d 5eb5
00007e 1d25
00007f 7929      	.DB  0xD9,0xF,0xB5,0x5E,0x25,0x1D,0x29,0x79
                 _0x5:
000080 eb00
000081 ba66
000082 bf57
000083 9523      	.DB  0x0,0xEB,0x66,0xBA,0x57,0xBF,0x23,0x95
000084 e3d0
000085 3d0d
000086 8927
000087 de5c      	.DB  0xD0,0xE3,0xD,0x3D,0x27,0x89,0x5C,0xDE
000088 3b9d
000089 00a7
00008a 5b21
00008b 8289      	.DB  0x9D,0x3B,0xA7,0x0,0x21,0x5B,0x89,0x82
00008c 3a51
00008d 02eb
00008e a50c
00008f 4900      	.DB  0x51,0x3A,0xEB,0x2,0xC,0xA5,0x0,0x49
000090 847c
000091 b34d
000092 d2cc
000093 811b      	.DB  0x7C,0x84,0x4D,0xB3,0xCC,0xD2,0x1B,0x81
000094 485d
000095 d576
000096 6171
000097 a921      	.DB  0x5D,0x48,0x76,0xD5,0x71,0x61,0x21,0xA9
000098 9686
000099 3883
00009a 9dcf
00009b 6d5b      	.DB  0x86,0x96,0x83,0x38,0xCF,0x9D,0x5B,0x6D
00009c 15dc
00009d 3eba
00009e 957d
00009f 2f3b      	.DB  0xDC,0x15,0xBA,0x3E,0x7D,0x95,0x3B,0x2F
                 _0x67:
0000a0 2f7c
0000a1 5c2d      	.DB  0x7C,0x2F,0x2D,0x5C
                 _0x0:
0000a2 4352
0000a3 3235
0000a4 2032
0000a5 6553      	.DB  0x52,0x43,0x35,0x32,0x32,0x20,0x53,0x65
0000a6 666c
0000a7 6554
0000a8 7473
0000a9 5000      	.DB  0x6C,0x66,0x54,0x65,0x73,0x74,0x0,0x50
0000aa 656c
0000ab 7361
0000ac 2065
0000ad 6177      	.DB  0x6C,0x65,0x61,0x73,0x65,0x20,0x77,0x61
0000ae 7469
0000af 2e2e
0000b0 002e
0000b1 6556      	.DB  0x69,0x74,0x2E,0x2E,0x2E,0x0,0x56,0x65
0000b2 3a72
0000b3 7830
0000b4 3025
0000b5 5832      	.DB  0x72,0x3A,0x30,0x78,0x25,0x30,0x32,0x58
0000b6 5300
0000b7 6c65
0000b8 5466
0000b9 7365      	.DB  0x0,0x53,0x65,0x6C,0x66,0x54,0x65,0x73
0000ba 3a74
0000bb 4620
0000bc 4941
0000bd 004c      	.DB  0x74,0x3A,0x20,0x46,0x41,0x49,0x4C,0x0
0000be 6553
0000bf 666c
0000c0 6554
0000c1 7473      	.DB  0x53,0x65,0x6C,0x66,0x54,0x65,0x73,0x74
0000c2 203a
0000c3 4150
0000c4 5353
0000c5 5500      	.DB  0x3A,0x20,0x50,0x41,0x53,0x53,0x0,0x55
0000c6 4449
0000c7 253a
0000c8 3230
0000c9 2558      	.DB  0x49,0x44,0x3A,0x25,0x30,0x32,0x58,0x25
0000ca 3230
0000cb 2558
0000cc 3230
0000cd 2558      	.DB  0x30,0x32,0x58,0x25,0x30,0x32,0x58,0x25
0000ce 3230
0000cf 0058
0000d0 4955
0000d1 2044      	.DB  0x30,0x32,0x58,0x0,0x55,0x49,0x44,0x20
0000d2 6f63
0000d3 746e
0000d4 3a2e
0000d5 5300      	.DB  0x63,0x6F,0x6E,0x74,0x2E,0x3A,0x0,0x53
0000d6 6c65
0000d7 6365
0000d8 2074
0000d9 6166      	.DB  0x65,0x6C,0x65,0x63,0x74,0x20,0x66,0x61
0000da 6c69
0000db 6465
0000dc 5300
0000dd 6165      	.DB  0x69,0x6C,0x65,0x64,0x0,0x53,0x65,0x61
0000de 6372
0000df 6968
0000e0 676e
0000e1 6320      	.DB  0x72,0x63,0x68,0x69,0x6E,0x67,0x20,0x63
0000e2 7261
0000e3 0064
0000e4 4f4e
0000e5 4320      	.DB  0x61,0x72,0x64,0x0,0x4E,0x4F,0x20,0x43
0000e6 5241
0000e7 2044
0000e8 2020
0000e9 2020      	.DB  0x41,0x52,0x44,0x20,0x20,0x20,0x20,0x20
0000ea 2020
I:\EmC-Proj\MFRC522-IdentifictionCradTest\Debug\List\main.asm(1186): warning: .cseg .db misalignment - padding zero byte
0000eb 0000      	.DB  0x20,0x20,0x0
                 _0x2000003:
0000ec c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
0000ed 0040      	.DW  0x40
0000ee 026f      	.DW  _expect_v10_S0000009000
0000ef 00c0      	.DW  _0x4*2
                 
0000f0 0040      	.DW  0x40
0000f1 02af      	.DW  _expect_v20_S0000009000
0000f2 0100      	.DW  _0x5*2
                 
0000f3 000f      	.DW  0x0F
0000f4 0260      	.DW  _0x59
0000f5 017c      	.DW  _0x0*2+56
                 
0000f6 0004      	.DW  0x04
0000f7 02f1      	.DW  _spch_S0000014002
0000f8 0140      	.DW  _0x67*2
                 
0000f9 0002      	.DW  0x02
0000fa 02f7      	.DW  __base_y_G100
0000fb 01d8      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
0000fc 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
0000fd 94f8      	CLI
0000fe 27ee      	CLR  R30
0000ff bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000100 e0f1      	LDI  R31,1
000101 bffb      	OUT  GICR,R31
000102 bfeb      	OUT  GICR,R30
000103 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000104 e08d      	LDI  R24,(14-2)+1
000105 e0a2      	LDI  R26,2
000106 27bb      	CLR  R27
                 __CLEAR_REG:
000107 93ed      	ST   X+,R30
000108 958a      	DEC  R24
000109 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00010a e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00010b e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00010c e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00010d 93ed      	ST   X+,R30
00010e 9701      	SBIW R24,1
00010f f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000110 edea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000111 e0f1      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000112 9185      	LPM  R24,Z+
000113 9195      	LPM  R25,Z+
000114 9700      	SBIW R24,0
000115 f061      	BREQ __GLOBAL_INI_END
000116 91a5      	LPM  R26,Z+
000117 91b5      	LPM  R27,Z+
000118 9005      	LPM  R0,Z+
000119 9015      	LPM  R1,Z+
00011a 01bf      	MOVW R22,R30
00011b 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00011c 9005      	LPM  R0,Z+
00011d 920d      	ST   X+,R0
00011e 9701      	SBIW R24,1
00011f f7e1      	BRNE __GLOBAL_INI_LOOP
000120 01fb      	MOVW R30,R22
000121 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000122 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000123 bfed      	OUT  SPL,R30
000124 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000125 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000126 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000127 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000128 940c 048c 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <alcd.h>
                 ;#include <spi.h>
                 ;#include <stdio.h>
                 ;#include <delay.h>
                 ;#include <stdint.h>
                 ;
                 ;#define RC522_CS_PORT PORTB
                 ;#define RC522_CS_DDR DDRB
                 ;#define RC522_CS_PIN PORTB4
                 ;
                 ;#define CommandReg       0x01
                 ;#define ComIEnReg        0x02
                 ;#define DivIEnReg        0x03
                 ;#define ComIrqReg        0x04
                 ;#define DivIrqReg        0x05
                 ;#define ErrorReg         0x06
                 ;#define Status1Reg       0x07
                 ;#define Status2Reg       0x08
                 ;#define FIFODataReg      0x09
                 ;#define FIFOLevelReg     0x0A
                 ;#define ControlReg       0x0C
                 ;#define BitFramingReg    0x0D
                 ;#define ModeReg          0x11
                 ;#define TxControlReg     0x14
                 ;#define TxASKReg         0x15
                 ;#define TModeReg         0x2A
                 ;#define TPrescalerReg    0x2B
                 ;#define TReloadRegH      0x2C
                 ;#define TReloadRegL      0x2D
                 ;#define AutoTestReg      0x36
                 ;#define VersionReg       0x37
                 ;
                 ;#define PCD_Idle         0x00
                 ;#define PCD_Mem          0x01
                 ;#define PCD_CalcCRC      0x03
                 ;#define PCD_Transceive   0x0C
                 ;#define PCD_SoftReset    0x0F
                 ;
                 ;#define PICC_REQIDL        0x26
                 ;#define PICC_ANTICOLL_CL1  0x93
                 ;#define PICC_ANTICOLL_CL2  0x95
                 ;#define PICC_SELECT_CL1    0x93
                 ;#define PICC_SELECT_CL2    0x95
                 ;#define PICC_GET_VERSION   0x60
                 ;
                 ;#define CRCResultRegH    0x21
                 ;#define CRCResultRegL    0x22
                 ;#define CollReg          0x0E
                 ;
                 ;
                 ;/* ---- CS helpers ---- */
                 ;static void cs_low(void){  RC522_CS_PORT &= ~(1<<RC522_CS_PIN); }
                 ; 0000 0035 static void cs_low(void){  PORTB &= ~(1<<4       ); }
                 
                 	.CSEG
                 _cs_low_G000:
                 ; .FSTART _cs_low_G000
00012a 98c4      	CBI  0x18,4
00012b 9508      	RET
                 ; .FEND
                 ;static void cs_high(void){ RC522_CS_PORT |=  (1<<RC522_CS_PIN); }
                 ; 0000 0036 static void cs_high(void){ PORTB |=  (1<<4       ); }
                 _cs_high_G000:
                 ; .FSTART _cs_high_G000
00012c 9ac4      	SBI  0x18,4
00012d 9508      	RET
                 ; .FEND
                 ;
                 ;/* ---- Low-level R/W ---- */
                 ;static void rc522_write(uint8_t reg, uint8_t val){
                 ; 0000 0039 static void rc522_write(uint8_t reg, uint8_t val){
                 _rc522_write_G000:
                 ; .FSTART _rc522_write_G000
                 ; 0000 003A     cs_low();
00012e 93aa      	ST   -Y,R26
                 ;	reg -> Y+1
                 ;	val -> Y+0
00012f dffa      	RCALL _cs_low_G000
                 ; 0000 003B     spi( (reg<<1) & 0x7E );
000130 81e9      	LDD  R30,Y+1
000131 0fee      	LSL  R30
000132 77ee      	ANDI R30,LOW(0x7E)
000133 2fae      	MOV  R26,R30
000134 940e 066e 	CALL _spi
                 ; 0000 003C     spi( val );
000136 81a8      	LD   R26,Y
000137 940e 066e 	CALL _spi
                 ; 0000 003D     cs_high();
000139 dff2      	RCALL _cs_high_G000
                 ; 0000 003E }
00013a 940c 05fc 	JMP  _0x20A0004
                 ; .FEND
                 ;static uint8_t rc522_read(uint8_t reg){
                 ; 0000 003F static uint8_t rc522_read(uint8_t reg){
                 _rc522_read_G000:
                 ; .FSTART _rc522_read_G000
                 ; 0000 0040     uint8_t v;
                 ; 0000 0041     cs_low();
00013c 93aa      	ST   -Y,R26
00013d 931a      	ST   -Y,R17
                 ;	reg -> Y+1
                 ;	v -> R17
00013e dfeb      	RCALL _cs_low_G000
                 ; 0000 0042     spi( ((reg<<1)&0x7E) | 0x80 );
00013f 81e9      	LDD  R30,Y+1
000140 0fee      	LSL  R30
000141 77ee      	ANDI R30,LOW(0x7E)
000142 68e0      	ORI  R30,0x80
000143 2fae      	MOV  R26,R30
000144 940e 066e 	CALL _spi
                 ; 0000 0043     v = spi(0x00);
000146 e0a0      	LDI  R26,LOW(0)
000147 940e 066e 	CALL _spi
000149 2f1e      	MOV  R17,R30
                 ; 0000 0044     cs_high();
00014a dfe1      	RCALL _cs_high_G000
                 ; 0000 0045     return v;
00014b 2fe1      	MOV  R30,R17
00014c 8118      	LDD  R17,Y+0
00014d 940c 05fc 	JMP  _0x20A0004
                 ; 0000 0046 }
                 ; .FEND
                 ;static void set_bit_mask(uint8_t reg, uint8_t mask){ rc522_write(reg, rc522_read(reg)|mask); }
                 ; 0000 0047 static void set_bit_mask(uint8_t reg, uint8_t mask){ rc522_write(reg, rc522_read(reg)|mask); }
                 _set_bit_mask_G000:
                 ; .FSTART _set_bit_mask_G000
00014f 940e 0837 	CALL SUBOPT_0x0
                 ;	reg -> Y+1
                 ;	mask -> Y+0
000151 81a9      	LDD  R26,Y+1
000152 2bea      	OR   R30,R26
000153 2fae      	MOV  R26,R30
000154 dfd9      	RCALL _rc522_write_G000
000155 940c 05fc 	JMP  _0x20A0004
                 ; .FEND
                 ;static void clr_bit_mask(uint8_t reg, uint8_t mask){ rc522_write(reg, rc522_read(reg)&(~mask)); }
                 ; 0000 0048 static void clr_bit_mask(uint8_t reg, uint8_t mask){ rc522_write(reg, rc522_read(reg)&(~mask)); }
                 _clr_bit_mask_G000:
                 ; .FSTART _clr_bit_mask_G000
000157 940e 0837 	CALL SUBOPT_0x0
                 ;	reg -> Y+1
                 ;	mask -> Y+0
000159 2fae      	MOV  R26,R30
00015a 81e9      	LDD  R30,Y+1
00015b 95e0      	COM  R30
00015c 23ea      	AND  R30,R26
00015d 2fae      	MOV  R26,R30
00015e dfcf      	RCALL _rc522_write_G000
00015f 940c 05fc 	JMP  _0x20A0004
                 ; .FEND
                 ;
                 ;static void rc522_soft_reset(void){ rc522_write(CommandReg,PCD_SoftReset); delay_ms(50); }
                 ; 0000 004A static void rc522_soft_reset(void){ rc522_write(0x01,0x0F); delay_ms(50); }
                 _rc522_soft_reset_G000:
                 ; .FSTART _rc522_soft_reset_G000
000161 e0e1      	LDI  R30,LOW(1)
000162 93ea      	ST   -Y,R30
000163 e0af      	LDI  R26,LOW(15)
000164 dfc9      	RCALL _rc522_write_G000
000165 e3a2      	LDI  R26,LOW(50)
000166 e0b0      	LDI  R27,0
000167 940e 08e4 	CALL _delay_ms
000169 9508      	RET
                 ; .FEND
                 ;
                 ;static void rc522_antenna_on(void){
                 ; 0000 004C static void rc522_antenna_on(void){
                 _rc522_antenna_on_G000:
                 ; .FSTART _rc522_antenna_on_G000
                 ; 0000 004D     if(!(rc522_read(TxControlReg)&0x03)) set_bit_mask(TxControlReg,0x03);
00016a e1a4      	LDI  R26,LOW(20)
00016b dfd0      	RCALL _rc522_read_G000
00016c 70e3      	ANDI R30,LOW(0x3)
00016d f421      	BRNE _0x3
00016e e1e4      	LDI  R30,LOW(20)
00016f 93ea      	ST   -Y,R30
000170 e0a3      	LDI  R26,LOW(3)
000171 dfdd      	RCALL _set_bit_mask_G000
                 ; 0000 004E }
                 _0x3:
000172 9508      	RET
                 ; .FEND
                 ;
                 ;static void rc522_init(void){
                 ; 0000 0050 static void rc522_init(void){
                 _rc522_init_G000:
                 ; .FSTART _rc522_init_G000
                 ; 0000 0051     rc522_soft_reset();
000173 dfed      	RCALL _rc522_soft_reset_G000
                 ; 0000 0052     rc522_write(TModeReg,      0x8D);
000174 e2ea      	LDI  R30,LOW(42)
000175 93ea      	ST   -Y,R30
000176 e8ad      	LDI  R26,LOW(141)
000177 dfb6      	RCALL _rc522_write_G000
                 ; 0000 0053     rc522_write(TPrescalerReg, 0x3E);
000178 e2eb      	LDI  R30,LOW(43)
000179 93ea      	ST   -Y,R30
00017a e3ae      	LDI  R26,LOW(62)
00017b dfb2      	RCALL _rc522_write_G000
                 ; 0000 0054     rc522_write(TReloadRegL,   30);
00017c e2ed      	LDI  R30,LOW(45)
00017d 93ea      	ST   -Y,R30
00017e e1ae      	LDI  R26,LOW(30)
00017f dfae      	RCALL _rc522_write_G000
                 ; 0000 0055     rc522_write(TReloadRegH,   0);
000180 e2ec      	LDI  R30,LOW(44)
000181 940e 083d 	CALL SUBOPT_0x1
                 ; 0000 0056     rc522_write(TxASKReg,      0x40);
000183 e1e5      	LDI  R30,LOW(21)
000184 93ea      	ST   -Y,R30
000185 e4a0      	LDI  R26,LOW(64)
000186 dfa7      	RCALL _rc522_write_G000
                 ; 0000 0057     rc522_write(ModeReg,       0x3D);
000187 e1e1      	LDI  R30,LOW(17)
000188 93ea      	ST   -Y,R30
000189 e3ad      	LDI  R26,LOW(61)
00018a dfa3      	RCALL _rc522_write_G000
                 ; 0000 0058     rc522_antenna_on();
00018b dfde      	RCALL _rc522_antenna_on_G000
                 ; 0000 0059 }
00018c 9508      	RET
                 ; .FEND
                 ;
                 ;static uint8_t rc522_selftest(uint8_t* ver_out){
                 ; 0000 005B static uint8_t rc522_selftest(uint8_t* ver_out){
                 _rc522_selftest_G000:
                 ; .FSTART _rc522_selftest_G000
                 ; 0000 005C     static const uint8_t expect_v10[64]={
                 ; 0000 005D         0x00,0xC6,0x37,0xD5,0x32,0xB7,0x57,0x5C,0xC2,0xD8,0x7C,0x4D,0xD9,0x70,0xC7,0x73,
                 ; 0000 005E         0x10,0xE6,0xD2,0xAA,0x5E,0xA1,0x3E,0x5A,0x14,0xAF,0x30,0x61,0xC9,0x70,0xDB,0x2E,
                 ; 0000 005F         0x64,0x22,0x72,0xB5,0xBD,0x65,0xF4,0xEC,0x22,0xBC,0xD3,0x72,0x35,0xCD,0xAA,0x41,
                 ; 0000 0060         0x1F,0xA7,0xF3,0x53,0x14,0xDE,0x7E,0x02,0xD9,0x0F,0xB5,0x5E,0x25,0x1D,0x29,0x79
                 ; 0000 0061     };
                 
                 	.DSEG
                 
                 	.CSEG
                 ; 0000 0062     static const uint8_t expect_v20[64]={
                 ; 0000 0063         0x00,0xEB,0x66,0xBA,0x57,0xBF,0x23,0x95,0xD0,0xE3,0x0D,0x3D,0x27,0x89,0x5C,0xDE,
                 ; 0000 0064         0x9D,0x3B,0xA7,0x00,0x21,0x5B,0x89,0x82,0x51,0x3A,0xEB,0x02,0x0C,0xA5,0x00,0x49,
                 ; 0000 0065         0x7C,0x84,0x4D,0xB3,0xCC,0xD2,0x1B,0x81,0x5D,0x48,0x76,0xD5,0x71,0x61,0x21,0xA9,
                 ; 0000 0066         0x86,0x96,0x83,0x38,0xCF,0x9D,0x5B,0x6D,0xDC,0x15,0xBA,0x3E,0x7D,0x95,0x3B,0x2F
                 ; 0000 0067     };
                 
                 	.DSEG
                 
                 	.CSEG
                 ; 0000 0068     uint8_t ver=rc522_read(VersionReg), i, fl, buf[64];
                 ; 0000 0069     rc522_soft_reset();
00018d 93ba      	ST   -Y,R27
00018e 93aa      	ST   -Y,R26
00018f 97ef      	SBIW R28,63
000190 9721      	SBIW R28,1
000191 940e 0905 	CALL __SAVELOCR4
                 ;	*ver_out -> Y+68
                 ;	ver -> R17
                 ;	i -> R16
                 ;	fl -> R19
                 ;	buf -> Y+4
000193 e3a7      	LDI  R26,LOW(55)
000194 dfa7      	RCALL _rc522_read_G000
000195 2f1e      	MOV  R17,R30
000196 dfca      	RCALL _rc522_soft_reset_G000
                 ; 0000 006A     rc522_write(FIFOLevelReg,0x80);
000197 e0ea      	LDI  R30,LOW(10)
000198 93ea      	ST   -Y,R30
000199 e8a0      	LDI  R26,LOW(128)
00019a df93      	RCALL _rc522_write_G000
                 ; 0000 006B     for(i=0;i<25;i++) rc522_write(FIFODataReg,0x00);
00019b e000      	LDI  R16,LOW(0)
                 _0x7:
00019c 3109      	CPI  R16,25
00019d f428      	BRSH _0x8
00019e e0e9      	LDI  R30,LOW(9)
00019f 940e 083d 	CALL SUBOPT_0x1
0001a1 5f0f      	SUBI R16,-1
0001a2 cff9      	RJMP _0x7
                 _0x8:
                 ; 0000 006C rc522_write(0x01,0x01);
0001a3 e0e1      	LDI  R30,LOW(1)
0001a4 93ea      	ST   -Y,R30
0001a5 e0a1      	LDI  R26,LOW(1)
0001a6 df87      	RCALL _rc522_write_G000
                 ; 0000 006D     rc522_write(AutoTestReg,0x09);
0001a7 e3e6      	LDI  R30,LOW(54)
0001a8 93ea      	ST   -Y,R30
0001a9 e0a9      	LDI  R26,LOW(9)
0001aa df83      	RCALL _rc522_write_G000
                 ; 0000 006E     rc522_write(FIFODataReg,0x00);
0001ab e0e9      	LDI  R30,LOW(9)
0001ac 940e 083d 	CALL SUBOPT_0x1
                 ; 0000 006F     rc522_write(CommandReg,PCD_CalcCRC);
0001ae e0e1      	LDI  R30,LOW(1)
0001af 93ea      	ST   -Y,R30
0001b0 e0a3      	LDI  R26,LOW(3)
0001b1 df7c      	RCALL _rc522_write_G000
                 ; 0000 0070     for(i=0;i<200;i++){ fl=rc522_read(FIFOLevelReg); if(fl==64) break; delay_ms(1); }
0001b2 e000      	LDI  R16,LOW(0)
                 _0xA:
0001b3 3c08      	CPI  R16,200
0001b4 f458      	BRSH _0xB
0001b5 e0aa      	LDI  R26,LOW(10)
0001b6 df85      	RCALL _rc522_read_G000
0001b7 2f3e      	MOV  R19,R30
0001b8 3430      	CPI  R19,64
0001b9 f031      	BREQ _0xB
0001ba e0a1      	LDI  R26,LOW(1)
0001bb e0b0      	LDI  R27,0
0001bc 940e 08e4 	CALL _delay_ms
0001be 5f0f      	SUBI R16,-1
0001bf cff3      	RJMP _0xA
                 _0xB:
                 ; 0000 0071     if(fl!=64){ *ver_out=ver; return 0; }
0001c0 3430      	CPI  R19,64
0001c1 f019      	BREQ _0xD
0001c2 940e 0841 	CALL SUBOPT_0x2
0001c4 c040      	RJMP _0x20A000D
                 ; 0000 0072     for(i=0;i<64;i++) buf[i]=rc522_read(FIFODataReg);
                 _0xD:
0001c5 e000      	LDI  R16,LOW(0)
                 _0xF:
0001c6 3400      	CPI  R16,64
0001c7 f468      	BRSH _0x10
0001c8 940e 0849 	CALL SUBOPT_0x3
0001ca 0fea      	ADD  R30,R26
0001cb 1ffb      	ADC  R31,R27
0001cc 93ff      	PUSH R31
0001cd 93ef      	PUSH R30
0001ce e0a9      	LDI  R26,LOW(9)
0001cf df6c      	RCALL _rc522_read_G000
0001d0 91af      	POP  R26
0001d1 91bf      	POP  R27
0001d2 93ec      	ST   X,R30
0001d3 5f0f      	SUBI R16,-1
0001d4 cff1      	RJMP _0xF
                 _0x10:
                 ; 0000 0073 rc522_write(0x36,0x00);
0001d5 e3e6      	LDI  R30,LOW(54)
0001d6 940e 083d 	CALL SUBOPT_0x1
                 ; 0000 0074     rc522_soft_reset();
0001d8 df88      	RCALL _rc522_soft_reset_G000
                 ; 0000 0075     *ver_out=ver;
0001d9 940e 0841 	CALL SUBOPT_0x2
                 ; 0000 0076     if(ver==0x91){ for(i=0;i<64;i++) if(buf[i]!=expect_v10[i]) return 0; return 1; }
0001db 3911      	CPI  R17,145
0001dc f499      	BRNE _0x11
0001dd e000      	LDI  R16,LOW(0)
                 _0x13:
0001de 3400      	CPI  R16,64
0001df f470      	BRSH _0x14
0001e0 940e 0849 	CALL SUBOPT_0x3
0001e2 0fae      	ADD  R26,R30
0001e3 1fbf      	ADC  R27,R31
0001e4 91ac      	LD   R26,X
0001e5 2fe0      	MOV  R30,R16
0001e6 e0f0      	LDI  R31,0
0001e7 59e1      	SUBI R30,LOW(-_expect_v10_S0000009000)
0001e8 4ffd      	SBCI R31,HIGH(-_expect_v10_S0000009000)
0001e9 81e0      	LD   R30,Z
0001ea 17ea      	CP   R30,R26
0001eb f4c9      	BRNE _0x20A000D
0001ec 5f0f      	SUBI R16,-1
0001ed cff0      	RJMP _0x13
                 _0x14:
0001ee e0e1      	LDI  R30,LOW(1)
0001ef c016      	RJMP _0x20A000C
                 ; 0000 0077     if(ver==0x92){ for(i=0;i<64;i++) if(buf[i]!=expect_v20[i]) return 0; return 1; }
                 _0x11:
0001f0 3912      	CPI  R17,146
0001f1 f499      	BRNE _0x16
0001f2 e000      	LDI  R16,LOW(0)
                 _0x18:
0001f3 3400      	CPI  R16,64
0001f4 f470      	BRSH _0x19
0001f5 940e 0849 	CALL SUBOPT_0x3
0001f7 0fae      	ADD  R26,R30
0001f8 1fbf      	ADC  R27,R31
0001f9 91ac      	LD   R26,X
0001fa 2fe0      	MOV  R30,R16
0001fb e0f0      	LDI  R31,0
0001fc 55e1      	SUBI R30,LOW(-_expect_v20_S0000009000)
0001fd 4ffd      	SBCI R31,HIGH(-_expect_v20_S0000009000)
0001fe 81e0      	LD   R30,Z
0001ff 17ea      	CP   R30,R26
000200 f421      	BRNE _0x20A000D
000201 5f0f      	SUBI R16,-1
000202 cff0      	RJMP _0x18
                 _0x19:
000203 e0e1      	LDI  R30,LOW(1)
000204 c001      	RJMP _0x20A000C
                 ; 0000 0078     return 0;
                 _0x16:
                 _0x20A000D:
000205 e0e0      	LDI  R30,LOW(0)
                 _0x20A000C:
000206 940e 090c 	CALL __LOADLOCR4
000208 96ef      	ADIW R28,63
000209 9627      	ADIW R28,7
00020a 9508      	RET
                 ; 0000 0079 }
                 ; .FEND
                 ;
                 ;static uint8_t rc522_transceive(uint8_t *send, uint8_t sendLen, uint8_t *back, uint8_t *backBits){
                 ; 0000 007B static uint8_t rc522_transceive(uint8_t *send, uint8_t sendLen, uint8_t *back, uint8_t *backBits){
                 _rc522_transceive_G000:
                 ; .FSTART _rc522_transceive_G000
                 ; 0000 007C     uint8_t i, n, lastBits;
                 ; 0000 007D     rc522_write(ComIEnReg, 0x77 | 0x80);
00020b 93ba      	ST   -Y,R27
00020c 93aa      	ST   -Y,R26
00020d 940e 0905 	CALL __SAVELOCR4
                 ;	*send -> Y+9
                 ;	sendLen -> Y+8
                 ;	*back -> Y+6
                 ;	*backBits -> Y+4
                 ;	i -> R17
                 ;	n -> R16
                 ;	lastBits -> R19
00020f e0e2      	LDI  R30,LOW(2)
000210 93ea      	ST   -Y,R30
000211 efa7      	LDI  R26,LOW(247)
000212 df1b      	RCALL _rc522_write_G000
                 ; 0000 007E     clr_bit_mask(ComIrqReg, 0x80);
000213 e0e4      	LDI  R30,LOW(4)
000214 93ea      	ST   -Y,R30
000215 e8a0      	LDI  R26,LOW(128)
000216 df40      	RCALL _clr_bit_mask_G000
                 ; 0000 007F     set_bit_mask(FIFOLevelReg, 0x80);
000217 e0ea      	LDI  R30,LOW(10)
000218 940e 084e 	CALL SUBOPT_0x4
                 ; 0000 0080     rc522_write(CommandReg, PCD_Idle);
00021a e0e1      	LDI  R30,LOW(1)
00021b 940e 083d 	CALL SUBOPT_0x1
                 ; 0000 0081     for(i=0;i<sendLen;i++) rc522_write(FIFODataReg, send[i]);
00021d e010      	LDI  R17,LOW(0)
                 _0x1C:
00021e 85e8      	LDD  R30,Y+8
00021f 171e      	CP   R17,R30
000220 f440      	BRSH _0x1D
000221 e0e9      	LDI  R30,LOW(9)
000222 93ea      	ST   -Y,R30
000223 85aa      	LDD  R26,Y+10
000224 85bb      	LDD  R27,Y+10+1
000225 940e 0852 	CALL SUBOPT_0x5
000227 5f1f      	SUBI R17,-1
000228 cff5      	RJMP _0x1C
                 _0x1D:
                 ; 0000 0082 rc522_write(0x01, 0x0C);
000229 e0e1      	LDI  R30,LOW(1)
00022a 93ea      	ST   -Y,R30
00022b e0ac      	LDI  R26,LOW(12)
00022c df01      	RCALL _rc522_write_G000
                 ; 0000 0083     set_bit_mask(BitFramingReg, 0x80); // StartSend
00022d e0ed      	LDI  R30,LOW(13)
00022e 940e 084e 	CALL SUBOPT_0x4
                 ; 0000 0084 
                 ; 0000 0085     i=200;
000230 ec18      	LDI  R17,LOW(200)
                 ; 0000 0086     do{
                 _0x1F:
                 ; 0000 0087         n=rc522_read(ComIrqReg);
000231 e0a4      	LDI  R26,LOW(4)
000232 df09      	RCALL _rc522_read_G000
000233 2f0e      	MOV  R16,R30
                 ; 0000 0088     }while(--i && !(n&0x30)); // RxIRq or IdleIRq
000234 5011      	SUBI R17,LOW(1)
000235 f011      	BREQ _0x21
000236 73e0      	ANDI R30,LOW(0x30)
000237 f009      	BREQ _0x22
                 _0x21:
000238 c001      	RJMP _0x20
                 _0x22:
000239 cff7      	RJMP _0x1F
                 _0x20:
                 ; 0000 0089 
                 ; 0000 008A     clr_bit_mask(BitFramingReg,0x80);
00023a e0ed      	LDI  R30,LOW(13)
00023b 93ea      	ST   -Y,R30
00023c e8a0      	LDI  R26,LOW(128)
00023d df19      	RCALL _clr_bit_mask_G000
                 ; 0000 008B     if(!i) return 0;
00023e 3010      	CPI  R17,0
00023f f421      	BRNE _0x23
000240 e0e0      	LDI  R30,LOW(0)
000241 940e 090c 	CALL __LOADLOCR4
000243 c1d9      	RJMP _0x20A0008
                 ; 0000 008C     if(rc522_read(ErrorReg)&0x1B) return 0;
                 _0x23:
000244 e0a6      	LDI  R26,LOW(6)
000245 def6      	RCALL _rc522_read_G000
000246 71eb      	ANDI R30,LOW(0x1B)
000247 f021      	BREQ _0x24
000248 e0e0      	LDI  R30,LOW(0)
000249 940e 090c 	CALL __LOADLOCR4
00024b c1d1      	RJMP _0x20A0008
                 ; 0000 008D 
                 ; 0000 008E     n = rc522_read(FIFOLevelReg);
                 _0x24:
00024c e0aa      	LDI  R26,LOW(10)
00024d deee      	RCALL _rc522_read_G000
00024e 2f0e      	MOV  R16,R30
                 ; 0000 008F     lastBits = rc522_read(ControlReg) & 0x07;
00024f e0ac      	LDI  R26,LOW(12)
000250 deeb      	RCALL _rc522_read_G000
000251 70e7      	ANDI R30,LOW(0x7)
000252 2f3e      	MOV  R19,R30
                 ; 0000 0090     if(lastBits) *backBits = (n-1)*8 + lastBits;
000253 3030      	CPI  R19,0
000254 f039      	BREQ _0x25
000255 2fe0      	MOV  R30,R16
000256 50e1      	SUBI R30,LOW(1)
000257 0fee      	LSL  R30
000258 0fee      	LSL  R30
000259 0fee      	LSL  R30
00025a 0fe3      	ADD  R30,R19
00025b c004      	RJMP _0x6C
                 ; 0000 0091     else         *backBits = n*8;
                 _0x25:
00025c 2fe0      	MOV  R30,R16
00025d 0fee      	LSL  R30
00025e 0fee      	LSL  R30
00025f 0fee      	LSL  R30
                 _0x6C:
000260 81ac      	LDD  R26,Y+4
000261 81bd      	LDD  R27,Y+4+1
000262 93ec      	ST   X,R30
                 ; 0000 0092 
                 ; 0000 0093     for(i=0;i<n;i++) back[i]=rc522_read(FIFODataReg);
000263 e010      	LDI  R17,LOW(0)
                 _0x28:
000264 1710      	CP   R17,R16
000265 f478      	BRSH _0x29
000266 2fe1      	MOV  R30,R17
000267 81ae      	LDD  R26,Y+6
000268 81bf      	LDD  R27,Y+6+1
000269 e0f0      	LDI  R31,0
00026a 0fea      	ADD  R30,R26
00026b 1ffb      	ADC  R31,R27
00026c 93ff      	PUSH R31
00026d 93ef      	PUSH R30
00026e e0a9      	LDI  R26,LOW(9)
00026f decc      	RCALL _rc522_read_G000
000270 91af      	POP  R26
000271 91bf      	POP  R27
000272 93ec      	ST   X,R30
000273 5f1f      	SUBI R17,-1
000274 cfef      	RJMP _0x28
                 _0x29:
                 ; 0000 0094 return 1;
000275 e0e1      	LDI  R30,LOW(1)
000276 940e 090c 	CALL __LOADLOCR4
000278 c1a4      	RJMP _0x20A0008
                 ; 0000 0095 }
                 ; .FEND
                 ;
                 ;/* ---- REQA ---- */
                 ;static uint8_t rc522_request(uint8_t reqMode, uint8_t *ATQA){
                 ; 0000 0098 static uint8_t rc522_request(uint8_t reqMode, uint8_t *ATQA){
                 _rc522_request_G000:
                 ; .FSTART _rc522_request_G000
                 ; 0000 0099     uint8_t cmd= reqMode, back[2], backBits=0;
                 ; 0000 009A     rc522_write(BitFramingReg,0x07);             // 7-bit for REQA
000279 93ba      	ST   -Y,R27
00027a 93aa      	ST   -Y,R26
00027b 9722      	SBIW R28,2
00027c 931a      	ST   -Y,R17
00027d 930a      	ST   -Y,R16
                 ;	reqMode -> Y+6
                 ;	*ATQA -> Y+4
                 ;	cmd -> R17
                 ;	back -> Y+2
                 ;	backBits -> R16
00027e 811e      	LDD  R17,Y+6
00027f e000      	LDI  R16,0
000280 e0ed      	LDI  R30,LOW(13)
000281 93ea      	ST   -Y,R30
000282 e0a7      	LDI  R26,LOW(7)
000283 deaa      	RCALL _rc522_write_G000
                 ; 0000 009B     if(!rc522_transceive(&cmd,1,back,&backBits)) return 0;
000284 b7ed      	IN   R30,SPL
000285 b7fe      	IN   R31,SPH
000286 93fa      	ST   -Y,R31
000287 93ea      	ST   -Y,R30
000288 931f      	PUSH R17
000289 e0e1      	LDI  R30,LOW(1)
00028a 93ea      	ST   -Y,R30
00028b 01fe      	MOVW R30,R28
00028c 9635      	ADIW R30,5
00028d 93fa      	ST   -Y,R31
00028e 93ea      	ST   -Y,R30
00028f b7ad      	IN   R26,SPL
000290 b7be      	IN   R27,SPH
000291 930f      	PUSH R16
000292 df78      	RCALL _rc522_transceive_G000
000293 910f      	POP  R16
000294 911f      	POP  R17
000295 30e0      	CPI  R30,0
000296 f411      	BRNE _0x2A
000297 e0e0      	LDI  R30,LOW(0)
000298 c011      	RJMP _0x20A000B
                 ; 0000 009C     rc522_write(BitFramingReg,0x00);
                 _0x2A:
000299 e0ed      	LDI  R30,LOW(13)
00029a 940e 083d 	CALL SUBOPT_0x1
                 ; 0000 009D     if(backBits!=16) return 0;
00029c 3100      	CPI  R16,16
00029d f011      	BREQ _0x2B
00029e e0e0      	LDI  R30,LOW(0)
00029f c00a      	RJMP _0x20A000B
                 ; 0000 009E     ATQA[0]=back[0]; ATQA[1]=back[1];
                 _0x2B:
0002a0 81ea      	LDD  R30,Y+2
0002a1 81ac      	LDD  R26,Y+4
0002a2 81bd      	LDD  R27,Y+4+1
0002a3 93ec      	ST   X,R30
0002a4 81eb      	LDD  R30,Y+3
                +
0002a5 81ac     +LDD R26 , Y + 4
0002a6 81bd     +LDD R27 , Y + 4 + 1
0002a7 9611     +ADIW R26 , 1
0002a8 93ec     +ST X , R30
                 	__PUTB1SNS 4,1
                 ; 0000 009F     return 1;
0002a9 e0e1      	LDI  R30,LOW(1)
                 _0x20A000B:
0002aa 8119      	LDD  R17,Y+1
0002ab 8108      	LDD  R16,Y+0
0002ac 9627      	ADIW R28,7
0002ad 9508      	RET
                 ; 0000 00A0 }
                 ; .FEND
                 ;
                 ;/* ---- Anti-collision (CL1/CL2) ---- */
                 ;static uint8_t rc522_anticoll_level(uint8_t level_cmd, uint8_t *out5){
                 ; 0000 00A3 static uint8_t rc522_anticoll_level(uint8_t level_cmd, uint8_t *out5){
                 _rc522_anticoll_level_G000:
                 ; .FSTART _rc522_anticoll_level_G000
                 ; 0000 00A4     uint8_t cmd[2];uint8_t back[10]; uint8_t backBits=0, i;
                 ; 0000 00A5     cmd[0]=level_cmd;
0002ae 93ba      	ST   -Y,R27
0002af 93aa      	ST   -Y,R26
0002b0 972c      	SBIW R28,12
0002b1 931a      	ST   -Y,R17
0002b2 930a      	ST   -Y,R16
                 ;	level_cmd -> Y+16
                 ;	*out5 -> Y+14
                 ;	cmd -> Y+12
                 ;	back -> Y+2
                 ;	backBits -> R17
                 ;	i -> R16
0002b3 e010      	LDI  R17,0
0002b4 89e8      	LDD  R30,Y+16
0002b5 87ec      	STD  Y+12,R30
                 ; 0000 00A6     cmd[1] = 0x20;
0002b6 e2e0      	LDI  R30,LOW(32)
0002b7 87ed      	STD  Y+13,R30
                 ; 0000 00A7     rc522_write(BitFramingReg,0x00);
0002b8 e0ed      	LDI  R30,LOW(13)
0002b9 940e 083d 	CALL SUBOPT_0x1
                 ; 0000 00A8     if(!rc522_transceive(cmd,2,back,&backBits))
0002bb 01fe      	MOVW R30,R28
0002bc 963c      	ADIW R30,12
0002bd 93fa      	ST   -Y,R31
0002be 93ea      	ST   -Y,R30
0002bf e0e2      	LDI  R30,LOW(2)
0002c0 93ea      	ST   -Y,R30
0002c1 01fe      	MOVW R30,R28
0002c2 9635      	ADIW R30,5
0002c3 93fa      	ST   -Y,R31
0002c4 93ea      	ST   -Y,R30
0002c5 b7ad      	IN   R26,SPL
0002c6 b7be      	IN   R27,SPH
0002c7 931f      	PUSH R17
0002c8 df42      	RCALL _rc522_transceive_G000
0002c9 911f      	POP  R17
0002ca 30e0      	CPI  R30,0
0002cb f411      	BRNE _0x2C
                 ; 0000 00A9         return 0;
0002cc e0e0      	LDI  R30,LOW(0)
0002cd c015      	RJMP _0x20A000A
                 ; 0000 00AA     if(backBits!=40)
                 _0x2C:
0002ce 3218      	CPI  R17,40
0002cf f011      	BREQ _0x2D
                 ; 0000 00AB         return 0;
0002d0 e0e0      	LDI  R30,LOW(0)
0002d1 c011      	RJMP _0x20A000A
                 ; 0000 00AC     for(i=0;i<5;i++)
                 _0x2D:
0002d2 e000      	LDI  R16,LOW(0)
                 _0x2F:
0002d3 3005      	CPI  R16,5
0002d4 f468      	BRSH _0x30
                 ; 0000 00AD         out5[i]=back[i];
0002d5 2fe0      	MOV  R30,R16
0002d6 85ae      	LDD  R26,Y+14
0002d7 85bf      	LDD  R27,Y+14+1
0002d8 940e 0858 	CALL SUBOPT_0x6
0002da 2fe0      	MOV  R30,R16
0002db e0f0      	LDI  R31,0
0002dc 01de      	MOVW R26,R28
0002dd 9612      	ADIW R26,2
0002de 940e 085d 	CALL SUBOPT_0x7
0002e0 5f0f      	SUBI R16,-1
0002e1 cff1      	RJMP _0x2F
                 _0x30:
                 ; 0000 00AE return 1;
0002e2 e0e1      	LDI  R30,LOW(1)
                 _0x20A000A:
0002e3 8119      	LDD  R17,Y+1
0002e4 8108      	LDD  R16,Y+0
0002e5 9661      	ADIW R28,17
0002e6 9508      	RET
                 ; 0000 00AF }
                 ; .FEND
                 ;
                 ;static void rc522_calc_crc(uint8_t *data, uint8_t len, uint8_t *crc2){
                 ; 0000 00B1 static void rc522_calc_crc(uint8_t *data, uint8_t len, uint8_t *crc2){
                 _rc522_calc_crc_G000:
                 ; .FSTART _rc522_calc_crc_G000
                 ; 0000 00B2     uint8_t i;
                 ; 0000 00B3     rc522_write(CommandReg, PCD_Idle);
0002e7 93ba      	ST   -Y,R27
0002e8 93aa      	ST   -Y,R26
0002e9 931a      	ST   -Y,R17
                 ;	*data -> Y+4
                 ;	len -> Y+3
                 ;	*crc2 -> Y+1
                 ;	i -> R17
0002ea e0e1      	LDI  R30,LOW(1)
0002eb 940e 083d 	CALL SUBOPT_0x1
                 ; 0000 00B4     set_bit_mask(FIFOLevelReg, 0x80);           // flush FIFO
0002ed e0ea      	LDI  R30,LOW(10)
0002ee 940e 084e 	CALL SUBOPT_0x4
                 ; 0000 00B5     for(i=0;i<len;i++) rc522_write(FIFODataReg, data[i]);
0002f0 e010      	LDI  R17,LOW(0)
                 _0x32:
0002f1 81eb      	LDD  R30,Y+3
0002f2 171e      	CP   R17,R30
0002f3 f440      	BRSH _0x33
0002f4 e0e9      	LDI  R30,LOW(9)
0002f5 93ea      	ST   -Y,R30
0002f6 81ad      	LDD  R26,Y+5
0002f7 81be      	LDD  R27,Y+5+1
0002f8 940e 0852 	CALL SUBOPT_0x5
0002fa 5f1f      	SUBI R17,-1
0002fb cff5      	RJMP _0x32
                 _0x33:
                 ; 0000 00B6 rc522_write(0x01, 0x03);
0002fc e0e1      	LDI  R30,LOW(1)
0002fd 93ea      	ST   -Y,R30
0002fe e0a3      	LDI  R26,LOW(3)
0002ff de2e      	RCALL _rc522_write_G000
                 ; 0000 00B7     //   CRC
                 ; 0000 00B8     for(i=0;i<255;i++){
000300 e010      	LDI  R17,LOW(0)
                 _0x35:
000301 3f1f      	CPI  R17,255
000302 f430      	BRSH _0x36
                 ; 0000 00B9         if(rc522_read(DivIrqReg) & 0x04) break;  // CRCIRq
000303 e0a5      	LDI  R26,LOW(5)
000304 de37      	RCALL _rc522_read_G000
000305 70e4      	ANDI R30,LOW(0x4)
000306 f411      	BRNE _0x36
                 ; 0000 00BA     }
000307 5f1f      	SUBI R17,-1
000308 cff8      	RJMP _0x35
                 _0x36:
                 ; 0000 00BB     crc2[0] = rc522_read(CRCResultRegL);
000309 e2a2      	LDI  R26,LOW(34)
00030a de31      	RCALL _rc522_read_G000
00030b 81a9      	LDD  R26,Y+1
00030c 81ba      	LDD  R27,Y+1+1
00030d 93ec      	ST   X,R30
                 ; 0000 00BC     crc2[1] = rc522_read(CRCResultRegH);
00030e e2a1      	LDI  R26,LOW(33)
00030f de2c      	RCALL _rc522_read_G000
                +
000310 81a9     +LDD R26 , Y + 1
000311 81ba     +LDD R27 , Y + 1 + 1
000312 9611     +ADIW R26 , 1
000313 93ec     +ST X , R30
                 	__PUTB1SNS 1,1
                 ; 0000 00BD }
000314 8118      	LDD  R17,Y+0
000315 9626      	ADIW R28,6
000316 9508      	RET
                 ; .FEND
                 ;
                 ;
                 ;static uint8_t rc522_get_uid(uint8_t *uid){
                 ; 0000 00C0 static uint8_t rc522_get_uid(uint8_t *uid){
                 _rc522_get_uid_G000:
                 ; .FSTART _rc522_get_uid_G000
                 ; 0000 00C1     uint8_t block[5], i, bcc, len=0;
                 ; 0000 00C2 
                 ; 0000 00C3     if(!rc522_anticoll_level(PICC_ANTICOLL_CL1, block)) return 0;
000317 93ba      	ST   -Y,R27
000318 93aa      	ST   -Y,R26
000319 9725      	SBIW R28,5
00031a 940e 0905 	CALL __SAVELOCR4
                 ;	*uid -> Y+9
                 ;	block -> Y+4
                 ;	i -> R17
                 ;	bcc -> R16
                 ;	len -> R19
00031c e030      	LDI  R19,0
00031d e9e3      	LDI  R30,LOW(147)
00031e 940e 0863 	CALL SUBOPT_0x8
000320 f421      	BRNE _0x38
000321 e0e0      	LDI  R30,LOW(0)
000322 940e 090c 	CALL __LOADLOCR4
000324 c0f8      	RJMP _0x20A0008
                 ; 0000 00C4 
                 ; 0000 00C5     if(block[0]==0x88){ // Cascade
                 _0x38:
000325 81ac      	LDD  R26,Y+4
000326 38a8      	CPI  R26,LOW(0x88)
000327 f599      	BRNE _0x39
                 ; 0000 00C6         uid[0]=block[1]; uid[1]=block[2]; uid[2]=block[3];
000328 81ed      	LDD  R30,Y+5
000329 85a9      	LDD  R26,Y+9
00032a 85ba      	LDD  R27,Y+9+1
00032b 93ec      	ST   X,R30
00032c 81ee      	LDD  R30,Y+6
                +
00032d 85a9     +LDD R26 , Y + 9
00032e 85ba     +LDD R27 , Y + 9 + 1
00032f 9611     +ADIW R26 , 1
000330 93ec     +ST X , R30
                 	__PUTB1SNS 9,1
000331 81ef      	LDD  R30,Y+7
                +
000332 85a9     +LDD R26 , Y + 9
000333 85ba     +LDD R27 , Y + 9 + 1
000334 9612     +ADIW R26 , 2
000335 93ec     +ST X , R30
                 	__PUTB1SNS 9,2
                 ; 0000 00C7         if(!rc522_anticoll_level(PICC_ANTICOLL_CL2, block)) return 0;
000336 e9e5      	LDI  R30,LOW(149)
000337 940e 0863 	CALL SUBOPT_0x8
000339 f421      	BRNE _0x3A
00033a e0e0      	LDI  R30,LOW(0)
00033b 940e 090c 	CALL __LOADLOCR4
00033d c0df      	RJMP _0x20A0008
                 ; 0000 00C8         bcc = block[0]^block[1]^block[2]^block[3];
                 _0x3A:
00033e 940e 086a 	CALL SUBOPT_0x9
                 ; 0000 00C9         if(bcc!=block[4]) return 0;
000340 f021      	BREQ _0x3B
000341 e0e0      	LDI  R30,LOW(0)
000342 940e 090c 	CALL __LOADLOCR4
000344 c0d8      	RJMP _0x20A0008
                 ; 0000 00CA         uid[3]=block[0]; uid[4]=block[1]; uid[5]=block[2]; uid[6]=block[3];
                 _0x3B:
000345 81ec      	LDD  R30,Y+4
                +
000346 85a9     +LDD R26 , Y + 9
000347 85ba     +LDD R27 , Y + 9 + 1
000348 9613     +ADIW R26 , 3
000349 93ec     +ST X , R30
                 	__PUTB1SNS 9,3
00034a 81ed      	LDD  R30,Y+5
                +
00034b 85a9     +LDD R26 , Y + 9
00034c 85ba     +LDD R27 , Y + 9 + 1
00034d 9614     +ADIW R26 , 4
00034e 93ec     +ST X , R30
                 	__PUTB1SNS 9,4
00034f 81ee      	LDD  R30,Y+6
                +
000350 85a9     +LDD R26 , Y + 9
000351 85ba     +LDD R27 , Y + 9 + 1
000352 9615     +ADIW R26 , 5
000353 93ec     +ST X , R30
                 	__PUTB1SNS 9,5
000354 81ef      	LDD  R30,Y+7
                +
000355 85a9     +LDD R26 , Y + 9
000356 85ba     +LDD R27 , Y + 9 + 1
000357 9616     +ADIW R26 , 6
000358 93ec     +ST X , R30
                 	__PUTB1SNS 9,6
                 ; 0000 00CB         len=7;
000359 e037      	LDI  R19,LOW(7)
                 ; 0000 00CC     }else{
00035a c018      	RJMP _0x3C
                 _0x39:
                 ; 0000 00CD         bcc = block[0]^block[1]^block[2]^block[3];
00035b 940e 086a 	CALL SUBOPT_0x9
                 ; 0000 00CE         if(bcc!=block[4]) return 0;
00035d f021      	BREQ _0x3D
00035e e0e0      	LDI  R30,LOW(0)
00035f 940e 090c 	CALL __LOADLOCR4
000361 c0bb      	RJMP _0x20A0008
                 ; 0000 00CF         for(i=0;i<4;i++) uid[i]=block[i];
                 _0x3D:
000362 e010      	LDI  R17,LOW(0)
                 _0x3F:
000363 3014      	CPI  R17,4
000364 f468      	BRSH _0x40
000365 2fe1      	MOV  R30,R17
000366 85a9      	LDD  R26,Y+9
000367 85ba      	LDD  R27,Y+9+1
000368 940e 0858 	CALL SUBOPT_0x6
00036a 2fe1      	MOV  R30,R17
00036b e0f0      	LDI  R31,0
00036c 01de      	MOVW R26,R28
00036d 9614      	ADIW R26,4
00036e 940e 085d 	CALL SUBOPT_0x7
000370 5f1f      	SUBI R17,-1
000371 cff1      	RJMP _0x3F
                 _0x40:
                 ; 0000 00D0 len=4;
000372 e034      	LDI  R19,LOW(4)
                 ; 0000 00D1     }
                 _0x3C:
                 ; 0000 00D2     return len;
000373 2fe3      	MOV  R30,R19
000374 940e 090c 	CALL __LOADLOCR4
000376 c0a6      	RJMP _0x20A0008
                 ; 0000 00D3 }
                 ; .FEND
                 ;
                 ;static uint8_t rc522_select_level(uint8_t level_cmd, uint8_t *uid4, uint8_t bcc, uint8_t *sak_out){
                 ; 0000 00D5 static uint8_t rc522_select_level(uint8_t level_cmd, uint8_t *uid4, uint8_t bcc, uint8_t *sak_out){
                 _rc522_select_level_G000:
                 ; .FSTART _rc522_select_level_G000
                 ; 0000 00D6     // Frame: [SEL, 0x70, UID0..UID3, BCC, CRC_L, CRC_H]
                 ; 0000 00D7     uint8_t buf[9], crc[2], back[3];
                 ; 0000 00D8     uint8_t backBits=0;
                 ; 0000 00D9 
                 ; 0000 00DA     rc522_write(BitFramingReg,0x00); // 8-bit framing
000377 93ba      	ST   -Y,R27
000378 93aa      	ST   -Y,R26
000379 972e      	SBIW R28,14
00037a 931a      	ST   -Y,R17
                 ;	level_cmd -> Y+20
                 ;	*uid4 -> Y+18
                 ;	bcc -> Y+17
                 ;	*sak_out -> Y+15
                 ;	buf -> Y+6
                 ;	crc -> Y+4
                 ;	back -> Y+1
                 ;	backBits -> R17
00037b e010      	LDI  R17,0
00037c e0ed      	LDI  R30,LOW(13)
00037d 940e 083d 	CALL SUBOPT_0x1
                 ; 0000 00DB 
                 ; 0000 00DC     buf[0]=level_cmd;
00037f 89ec      	LDD  R30,Y+20
000380 83ee      	STD  Y+6,R30
                 ; 0000 00DD     buf[1]=0x70;
000381 e7e0      	LDI  R30,LOW(112)
000382 83ef      	STD  Y+7,R30
                 ; 0000 00DE     buf[2]=uid4[0]; buf[3]=uid4[1]; buf[4]=uid4[2]; buf[5]=uid4[3];
000383 89aa      	LDD  R26,Y+18
000384 89bb      	LDD  R27,Y+18+1
000385 91ec      	LD   R30,X
000386 87e8      	STD  Y+8,R30
000387 89ea      	LDD  R30,Y+18
000388 89fb      	LDD  R31,Y+18+1
000389 81e1      	LDD  R30,Z+1
00038a 87e9      	STD  Y+9,R30
00038b 89ea      	LDD  R30,Y+18
00038c 89fb      	LDD  R31,Y+18+1
00038d 81e2      	LDD  R30,Z+2
00038e 87ea      	STD  Y+10,R30
00038f 89ea      	LDD  R30,Y+18
000390 89fb      	LDD  R31,Y+18+1
000391 81e3      	LDD  R30,Z+3
000392 87eb      	STD  Y+11,R30
                 ; 0000 00DF     buf[6]=bcc;
000393 89e9      	LDD  R30,Y+17
000394 87ec      	STD  Y+12,R30
                 ; 0000 00E0 
                 ; 0000 00E1     rc522_calc_crc(buf,7,crc);
000395 01fe      	MOVW R30,R28
000396 9636      	ADIW R30,6
000397 93fa      	ST   -Y,R31
000398 93ea      	ST   -Y,R30
000399 e0e7      	LDI  R30,LOW(7)
00039a 93ea      	ST   -Y,R30
00039b 01de      	MOVW R26,R28
00039c 9617      	ADIW R26,7
00039d df49      	RCALL _rc522_calc_crc_G000
                 ; 0000 00E2     buf[7]=crc[0]; buf[8]=crc[1];
00039e 81ec      	LDD  R30,Y+4
00039f 87ed      	STD  Y+13,R30
0003a0 81ed      	LDD  R30,Y+5
0003a1 87ee      	STD  Y+14,R30
                 ; 0000 00E3 
                 ; 0000 00E4     if(!rc522_transceive(buf,9,back,&backBits)) return 0;
0003a2 01fe      	MOVW R30,R28
0003a3 9636      	ADIW R30,6
0003a4 93fa      	ST   -Y,R31
0003a5 93ea      	ST   -Y,R30
0003a6 e0e9      	LDI  R30,LOW(9)
0003a7 93ea      	ST   -Y,R30
0003a8 01fe      	MOVW R30,R28
0003a9 9634      	ADIW R30,4
0003aa 93fa      	ST   -Y,R31
0003ab 93ea      	ST   -Y,R30
0003ac b7ad      	IN   R26,SPL
0003ad b7be      	IN   R27,SPH
0003ae 931f      	PUSH R17
0003af de5b      	RCALL _rc522_transceive_G000
0003b0 911f      	POP  R17
0003b1 30e0      	CPI  R30,0
0003b2 f411      	BRNE _0x41
0003b3 e0e0      	LDI  R30,LOW(0)
0003b4 c009      	RJMP _0x20A0009
                 ; 0000 00E5     if(backBits!=24) return 0;       // SAK(8) + CRC_A(16)
                 _0x41:
0003b5 3118      	CPI  R17,24
0003b6 f011      	BREQ _0x42
0003b7 e0e0      	LDI  R30,LOW(0)
0003b8 c005      	RJMP _0x20A0009
                 ; 0000 00E6 
                 ; 0000 00E7     *sak_out = back[0];
                 _0x42:
0003b9 81e9      	LDD  R30,Y+1
0003ba 85af      	LDD  R26,Y+15
0003bb 89b8      	LDD  R27,Y+15+1
0003bc 93ec      	ST   X,R30
                 ; 0000 00E8     return 1;
0003bd e0e1      	LDI  R30,LOW(1)
                 _0x20A0009:
0003be 8118      	LDD  R17,Y+0
0003bf 9665      	ADIW R28,21
0003c0 9508      	RET
                 ; 0000 00E9 }
                 ; .FEND
                 ;
                 ;static uint8_t rc522_select(uint8_t *uid, uint8_t uid_len, uint8_t *sak){
                 ; 0000 00EB static uint8_t rc522_select(uint8_t *uid, uint8_t uid_len, uint8_t *sak){
                 _rc522_select_G000:
                 ; .FSTART _rc522_select_G000
                 ; 0000 00EC     uint8_t uid4[4], bcc, sak_tmp;
                 ; 0000 00ED 
                 ; 0000 00EE     if(uid_len==4){
0003c1 93ba      	ST   -Y,R27
0003c2 93aa      	ST   -Y,R26
0003c3 9724      	SBIW R28,4
0003c4 931a      	ST   -Y,R17
0003c5 930a      	ST   -Y,R16
                 ;	*uid -> Y+9
                 ;	uid_len -> Y+8
                 ;	*sak -> Y+6
                 ;	uid4 -> Y+2
                 ;	bcc -> R17
                 ;	sak_tmp -> R16
0003c6 85a8      	LDD  R26,Y+8
0003c7 30a4      	CPI  R26,LOW(0x4)
0003c8 f4a9      	BRNE _0x43
                 ; 0000 00EF         uid4[0]=uid[0]; uid4[1]=uid[1]; uid4[2]=uid[2]; uid4[3]=uid[3];
0003c9 85a9      	LDD  R26,Y+9
0003ca 85ba      	LDD  R27,Y+9+1
0003cb 91ec      	LD   R30,X
0003cc 83ea      	STD  Y+2,R30
0003cd 85e9      	LDD  R30,Y+9
0003ce 85fa      	LDD  R31,Y+9+1
0003cf 81e1      	LDD  R30,Z+1
0003d0 83eb      	STD  Y+3,R30
0003d1 85e9      	LDD  R30,Y+9
0003d2 85fa      	LDD  R31,Y+9+1
0003d3 81e2      	LDD  R30,Z+2
0003d4 83ec      	STD  Y+4,R30
0003d5 85e9      	LDD  R30,Y+9
0003d6 85fa      	LDD  R31,Y+9+1
0003d7 81e3      	LDD  R30,Z+3
0003d8 940e 0875 	CALL SUBOPT_0xA
                 ; 0000 00F0         bcc = uid4[0]^uid4[1]^uid4[2]^uid4[3];
                 ; 0000 00F1         return rc522_select_level(PICC_SELECT_CL1, uid4, bcc, sak);
0003da 85aa      	LDD  R26,Y+10
0003db 85bb      	LDD  R27,Y+10+1
0003dc df9a      	RCALL _rc522_select_level_G000
0003dd c03d      	RJMP _0x20A0006
                 ; 0000 00F2     }
                 ; 0000 00F3 
                 ; 0000 00F4     if(uid_len==7){
                 _0x43:
0003de 85a8      	LDD  R26,Y+8
0003df 30a7      	CPI  R26,LOW(0x7)
0003e0 f5c9      	BRNE _0x44
                 ; 0000 00F5         uid4[0]=0x88; uid4[1]=uid[0]; uid4[2]=uid[1]; uid4[3]=uid[2];
0003e1 e8e8      	LDI  R30,LOW(136)
0003e2 83ea      	STD  Y+2,R30
0003e3 85a9      	LDD  R26,Y+9
0003e4 85ba      	LDD  R27,Y+9+1
0003e5 91ec      	LD   R30,X
0003e6 83eb      	STD  Y+3,R30
0003e7 85e9      	LDD  R30,Y+9
0003e8 85fa      	LDD  R31,Y+9+1
0003e9 81e1      	LDD  R30,Z+1
0003ea 83ec      	STD  Y+4,R30
0003eb 85e9      	LDD  R30,Y+9
0003ec 85fa      	LDD  R31,Y+9+1
0003ed 81e2      	LDD  R30,Z+2
0003ee 940e 0875 	CALL SUBOPT_0xA
                 ; 0000 00F6         bcc = uid4[0]^uid4[1]^uid4[2]^uid4[3];
                 ; 0000 00F7         if(!rc522_select_level(PICC_SELECT_CL1, uid4, bcc, &sak_tmp)) return 0;
0003f0 b7ad      	IN   R26,SPL
0003f1 b7be      	IN   R27,SPH
0003f2 930f      	PUSH R16
0003f3 df83      	RCALL _rc522_select_level_G000
0003f4 910f      	POP  R16
0003f5 30e0      	CPI  R30,0
0003f6 f119      	BREQ _0x20A0007
                 ; 0000 00F8 
                 ; 0000 00F9         uid4[0]=uid[3]; uid4[1]=uid[4]; uid4[2]=uid[5]; uid4[3]=uid[6];
0003f7 85e9      	LDD  R30,Y+9
0003f8 85fa      	LDD  R31,Y+9+1
0003f9 81e3      	LDD  R30,Z+3
0003fa 83ea      	STD  Y+2,R30
0003fb 85e9      	LDD  R30,Y+9
0003fc 85fa      	LDD  R31,Y+9+1
0003fd 81e4      	LDD  R30,Z+4
0003fe 83eb      	STD  Y+3,R30
0003ff 85e9      	LDD  R30,Y+9
000400 85fa      	LDD  R31,Y+9+1
000401 81e5      	LDD  R30,Z+5
000402 83ec      	STD  Y+4,R30
000403 85e9      	LDD  R30,Y+9
000404 85fa      	LDD  R31,Y+9+1
000405 81e6      	LDD  R30,Z+6
000406 83ed      	STD  Y+5,R30
                 ; 0000 00FA         bcc = uid4[0]^uid4[1]^uid4[2]^uid4[3];
000407 81eb      	LDD  R30,Y+3
000408 81aa      	LDD  R26,Y+2
000409 27ea      	EOR  R30,R26
00040a 81ac      	LDD  R26,Y+4
00040b 27ea      	EOR  R30,R26
00040c 81ad      	LDD  R26,Y+5
00040d 27ea      	EOR  R30,R26
00040e 2f1e      	MOV  R17,R30
                 ; 0000 00FB         return rc522_select_level(PICC_SELECT_CL2, uid4, bcc, sak);
00040f e9e5      	LDI  R30,LOW(149)
000410 93ea      	ST   -Y,R30
000411 01fe      	MOVW R30,R28
000412 9633      	ADIW R30,3
000413 93fa      	ST   -Y,R31
000414 93ea      	ST   -Y,R30
000415 931a      	ST   -Y,R17
000416 85aa      	LDD  R26,Y+10
000417 85bb      	LDD  R27,Y+10+1
000418 df5e      	RCALL _rc522_select_level_G000
000419 c001      	RJMP _0x20A0006
                 ; 0000 00FC     }
                 ; 0000 00FD     return 0;
                 _0x44:
                 _0x20A0007:
00041a e0e0      	LDI  R30,LOW(0)
                 _0x20A0006:
00041b 8119      	LDD  R17,Y+1
00041c 8108      	LDD  R16,Y+0
                 _0x20A0008:
00041d 962b      	ADIW R28,11
00041e 9508      	RET
                 ; 0000 00FE }
                 ; .FEND
                 ;
                 ;
                 ;static uint8_t rc522_get_version(uint8_t *ver8){
                 ; 0000 0101 static uint8_t rc522_get_version(uint8_t *ver8){
                 _rc522_get_version_G000:
                 ; .FSTART _rc522_get_version_G000
                 ; 0000 0102     uint8_t cmd = PICC_GET_VERSION;
                 ; 0000 0103     uint8_t back[12]; uint8_t bits=0, i;
                 ; 0000 0104     if(!rc522_transceive(&cmd,1,back,&bits)) return 0;
00041f 93ba      	ST   -Y,R27
000420 93aa      	ST   -Y,R26
000421 972c      	SBIW R28,12
000422 940e 0905 	CALL __SAVELOCR4
                 ;	*ver8 -> Y+16
                 ;	cmd -> R17
                 ;	back -> Y+4
                 ;	bits -> R16
                 ;	i -> R19
000424 e610      	LDI  R17,96
000425 e000      	LDI  R16,0
000426 b7ed      	IN   R30,SPL
000427 b7fe      	IN   R31,SPH
000428 93fa      	ST   -Y,R31
000429 93ea      	ST   -Y,R30
00042a 931f      	PUSH R17
00042b e0e1      	LDI  R30,LOW(1)
00042c 93ea      	ST   -Y,R30
00042d 01fe      	MOVW R30,R28
00042e 9637      	ADIW R30,7
00042f 93fa      	ST   -Y,R31
000430 93ea      	ST   -Y,R30
000431 b7ad      	IN   R26,SPL
000432 b7be      	IN   R27,SPH
000433 930f      	PUSH R16
000434 ddd6      	RCALL _rc522_transceive_G000
000435 910f      	POP  R16
000436 911f      	POP  R17
000437 30e0      	CPI  R30,0
000438 f411      	BRNE _0x46
000439 e0e0      	LDI  R30,LOW(0)
00043a c015      	RJMP _0x20A0005
                 ; 0000 0105     if(bits < 8*8) return 0;
                 _0x46:
00043b 3400      	CPI  R16,64
00043c f410      	BRSH _0x47
00043d e0e0      	LDI  R30,LOW(0)
00043e c011      	RJMP _0x20A0005
                 ; 0000 0106     for(i=0;i<8;i++) ver8[i]=back[i];
                 _0x47:
00043f e030      	LDI  R19,LOW(0)
                 _0x49:
000440 3038      	CPI  R19,8
000441 f468      	BRSH _0x4A
000442 2fe3      	MOV  R30,R19
000443 89a8      	LDD  R26,Y+16
000444 89b9      	LDD  R27,Y+16+1
000445 940e 0858 	CALL SUBOPT_0x6
000447 2fe3      	MOV  R30,R19
000448 e0f0      	LDI  R31,0
000449 01de      	MOVW R26,R28
00044a 9614      	ADIW R26,4
00044b 940e 085d 	CALL SUBOPT_0x7
00044d 5f3f      	SUBI R19,-1
00044e cff1      	RJMP _0x49
                 _0x4A:
                 ; 0000 0107 return 1;
00044f e0e1      	LDI  R30,LOW(1)
                 _0x20A0005:
000450 940e 090c 	CALL __LOADLOCR4
000452 9662      	ADIW R28,18
000453 9508      	RET
                 ; 0000 0108 }
                 ; .FEND
                 ;
                 ;static flash char S_C1K[]  = "MIFARE Classic 1K";
                 ;static flash char S_C4K[]  = "MIFARE Classic 4K";
                 ;static flash char S_UL[]   = "Ultralight/NTAG";
                 ;static flash char S_UNK[]  = "Unknown/other";
                 ;
                 ;static flash char N_213[]  = "NTAG213";
                 ;static flash char N_215[]  = "NTAG215";
                 ;static flash char N_216[]  = "NTAG216";
                 ;
                 ;static flash char* type_from_sak(uint8_t sak){
                 ; 0000 0113 static flash char* type_from_sak(uint8_t sak){
                 _type_from_sak_G000:
                 ; .FSTART _type_from_sak_G000
                 ; 0000 0114     if(sak==0x08 || sak==0x88) return S_C1K;
000454 93aa      	ST   -Y,R26
                 ;	sak -> Y+0
000455 81a8      	LD   R26,Y
000456 30a8      	CPI  R26,LOW(0x8)
000457 f011      	BREQ _0x4C
000458 38a8      	CPI  R26,LOW(0x88)
000459 f421      	BRNE _0x4B
                 _0x4C:
00045a e5e4      	LDI  R30,LOW(_S_C1K_G000*2)
00045b e0f0      	LDI  R31,HIGH(_S_C1K_G000*2)
00045c 940c 0674 	JMP  _0x20A0002
                 ; 0000 0115     if(sak==0x18 || sak==0x98) return S_C4K;
                 _0x4B:
00045e 81a8      	LD   R26,Y
00045f 31a8      	CPI  R26,LOW(0x18)
000460 f011      	BREQ _0x4F
000461 39a8      	CPI  R26,LOW(0x98)
000462 f421      	BRNE _0x4E
                 _0x4F:
000463 e6e6      	LDI  R30,LOW(_S_C4K_G000*2)
000464 e0f0      	LDI  R31,HIGH(_S_C4K_G000*2)
000465 940c 0674 	JMP  _0x20A0002
                 ; 0000 0116     if(sak==0x00)             return S_UL;
                 _0x4E:
000467 81e8      	LD   R30,Y
000468 30e0      	CPI  R30,0
000469 f421      	BRNE _0x51
00046a e7e8      	LDI  R30,LOW(_S_UL_G000*2)
00046b e0f0      	LDI  R31,HIGH(_S_UL_G000*2)
00046c 940c 0674 	JMP  _0x20A0002
                 ; 0000 0117     return S_UNK;
                 _0x51:
00046e e8e8      	LDI  R30,LOW(_S_UNK_G000*2)
00046f e0f0      	LDI  R31,HIGH(_S_UNK_G000*2)
000470 940c 0674 	JMP  _0x20A0002
                 ; 0000 0118 }
                 ; .FEND
                 ;static flash char* ntag_from_size(uint8_t size_code){
                 ; 0000 0119 static flash char* ntag_from_size(uint8_t size_code){
                 _ntag_from_size_G000:
                 ; .FSTART _ntag_from_size_G000
                 ; 0000 011A     if(size_code==0x0F) return N_213;
000472 93aa      	ST   -Y,R26
                 ;	size_code -> Y+0
000473 81a8      	LD   R26,Y
000474 30af      	CPI  R26,LOW(0xF)
000475 f421      	BRNE _0x52
000476 e9e6      	LDI  R30,LOW(_N_213_G000*2)
000477 e0f0      	LDI  R31,HIGH(_N_213_G000*2)
000478 940c 0674 	JMP  _0x20A0002
                 ; 0000 011B     if(size_code==0x11) return N_215;
                 _0x52:
00047a 81a8      	LD   R26,Y
00047b 31a1      	CPI  R26,LOW(0x11)
00047c f421      	BRNE _0x53
00047d e9ee      	LDI  R30,LOW(_N_215_G000*2)
00047e e0f0      	LDI  R31,HIGH(_N_215_G000*2)
00047f 940c 0674 	JMP  _0x20A0002
                 ; 0000 011C     if(size_code==0x13) return N_216;
                 _0x53:
000481 81a8      	LD   R26,Y
000482 31a3      	CPI  R26,LOW(0x13)
000483 f421      	BRNE _0x54
000484 eae6      	LDI  R30,LOW(_N_216_G000*2)
000485 e0f0      	LDI  R31,HIGH(_N_216_G000*2)
000486 940c 0674 	JMP  _0x20A0002
                 ; 0000 011D     return S_UL;
                 _0x54:
000488 e7e8      	LDI  R30,LOW(_S_UL_G000*2)
000489 e0f0      	LDI  R31,HIGH(_S_UL_G000*2)
00048a 940c 0674 	JMP  _0x20A0002
                 ; 0000 011E }
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0121 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0122 // Declare your local variables here
                 ; 0000 0123 
                 ; 0000 0124 char line[21];
                 ; 0000 0125 uint8_t ver=0, ok=0;
                 ; 0000 0126 // Input/Output Ports initialization
                 ; 0000 0127 // Port A initialization
                 ; 0000 0128 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0129 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
00048c 9765      	SBIW R28,21
                 ;	line -> Y+0
                 ;	ver -> R17
                 ;	ok -> R16
00048d e010      	LDI  R17,0
00048e e000      	LDI  R16,0
00048f e0e0      	LDI  R30,LOW(0)
000490 bbea      	OUT  0x1A,R30
                 ; 0000 012A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 012B PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000491 bbeb      	OUT  0x1B,R30
                 ; 0000 012C 
                 ; 0000 012D // Port B initialization
                 ; 0000 012E // Function: Bit7=Out Bit6=In Bit5=Out Bit4=Out Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 012F DDRB=(1<<DDB7) | (0<<DDB6) | (1<<DDB5) | (1<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000492 ebe0      	LDI  R30,LOW(176)
000493 bbe7      	OUT  0x17,R30
                 ; 0000 0130 // State: Bit7=0 Bit6=T Bit5=0 Bit4=0 Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0131 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000494 e0e0      	LDI  R30,LOW(0)
000495 bbe8      	OUT  0x18,R30
                 ; 0000 0132 
                 ; 0000 0133 // Port C initialization
                 ; 0000 0134 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0135 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000496 bbe4      	OUT  0x14,R30
                 ; 0000 0136 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0137 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000497 bbe5      	OUT  0x15,R30
                 ; 0000 0138 
                 ; 0000 0139 // Port D initialization
                 ; 0000 013A // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 013B DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000498 bbe1      	OUT  0x11,R30
                 ; 0000 013C // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 013D PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000499 bbe2      	OUT  0x12,R30
                 ; 0000 013E 
                 ; 0000 013F // Timer/Counter 0 initialization
                 ; 0000 0140 // Clock source: System Clock
                 ; 0000 0141 // Clock value: Timer 0 Stopped
                 ; 0000 0142 // Mode: Normal top=0xFF
                 ; 0000 0143 // OC0 output: Disconnected
                 ; 0000 0144 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
00049a bfe3      	OUT  0x33,R30
                 ; 0000 0145 TCNT0=0x00;
00049b bfe2      	OUT  0x32,R30
                 ; 0000 0146 OCR0=0x00;
00049c bfec      	OUT  0x3C,R30
                 ; 0000 0147 
                 ; 0000 0148 // Timer/Counter 1 initialization
                 ; 0000 0149 // Clock source: System Clock
                 ; 0000 014A // Clock value: Timer1 Stopped
                 ; 0000 014B // Mode: Normal top=0xFFFF
                 ; 0000 014C // OC1A output: Disconnected
                 ; 0000 014D // OC1B output: Disconnected
                 ; 0000 014E // Noise Canceler: Off
                 ; 0000 014F // Input Capture on Falling Edge
                 ; 0000 0150 // Timer1 Overflow Interrupt: Off
                 ; 0000 0151 // Input Capture Interrupt: Off
                 ; 0000 0152 // Compare A Match Interrupt: Off
                 ; 0000 0153 // Compare B Match Interrupt: Off
                 ; 0000 0154 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
00049d bdef      	OUT  0x2F,R30
                 ; 0000 0155 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
00049e bdee      	OUT  0x2E,R30
                 ; 0000 0156 TCNT1H=0x00;
00049f bded      	OUT  0x2D,R30
                 ; 0000 0157 TCNT1L=0x00;
0004a0 bdec      	OUT  0x2C,R30
                 ; 0000 0158 ICR1H=0x00;
0004a1 bde7      	OUT  0x27,R30
                 ; 0000 0159 ICR1L=0x00;
0004a2 bde6      	OUT  0x26,R30
                 ; 0000 015A OCR1AH=0x00;
0004a3 bdeb      	OUT  0x2B,R30
                 ; 0000 015B OCR1AL=0x00;
0004a4 bdea      	OUT  0x2A,R30
                 ; 0000 015C OCR1BH=0x00;
0004a5 bde9      	OUT  0x29,R30
                 ; 0000 015D OCR1BL=0x00;
0004a6 bde8      	OUT  0x28,R30
                 ; 0000 015E 
                 ; 0000 015F // Timer/Counter 2 initialization
                 ; 0000 0160 // Clock source: System Clock
                 ; 0000 0161 // Clock value: Timer2 Stopped
                 ; 0000 0162 // Mode: Normal top=0xFF
                 ; 0000 0163 // OC2 output: Disconnected
                 ; 0000 0164 ASSR=0<<AS2;
0004a7 bde2      	OUT  0x22,R30
                 ; 0000 0165 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0004a8 bde5      	OUT  0x25,R30
                 ; 0000 0166 TCNT2=0x00;
0004a9 bde4      	OUT  0x24,R30
                 ; 0000 0167 OCR2=0x00;
0004aa bde3      	OUT  0x23,R30
                 ; 0000 0168 
                 ; 0000 0169 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 016A TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0004ab bfe9      	OUT  0x39,R30
                 ; 0000 016B 
                 ; 0000 016C // External Interrupt(s) initialization
                 ; 0000 016D // INT0: Off
                 ; 0000 016E // INT1: Off
                 ; 0000 016F // INT2: Off
                 ; 0000 0170 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0004ac bfe5      	OUT  0x35,R30
                 ; 0000 0171 MCUCSR=(0<<ISC2);
0004ad bfe4      	OUT  0x34,R30
                 ; 0000 0172 
                 ; 0000 0173 // USART initialization
                 ; 0000 0174 // USART disabled
                 ; 0000 0175 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0004ae b9ea      	OUT  0xA,R30
                 ; 0000 0176 
                 ; 0000 0177 // Analog Comparator initialization
                 ; 0000 0178 // Analog Comparator: Off
                 ; 0000 0179 // The Analog Comparator's positive input is
                 ; 0000 017A // connected to the AIN0 pin
                 ; 0000 017B // The Analog Comparator's negative input is
                 ; 0000 017C // connected to the AIN1 pin
                 ; 0000 017D ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0004af e8e0      	LDI  R30,LOW(128)
0004b0 b9e8      	OUT  0x8,R30
                 ; 0000 017E SFIOR=(0<<ACME);
0004b1 e0e0      	LDI  R30,LOW(0)
0004b2 bfe0      	OUT  0x30,R30
                 ; 0000 017F 
                 ; 0000 0180 // ADC initialization
                 ; 0000 0181 // ADC disabled
                 ; 0000 0182 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0004b3 b9e6      	OUT  0x6,R30
                 ; 0000 0183 
                 ; 0000 0184 // SPI initialization
                 ; 0000 0185 // SPI Type: Master
                 ; 0000 0186 // SPI Clock Rate: 125.000 kHz
                 ; 0000 0187 // SPI Clock Phase: Cycle Start
                 ; 0000 0188 // SPI Clock Polarity: Low
                 ; 0000 0189 // SPI Data Order: MSB First
                 ; 0000 018A SPCR=(0<<SPIE) | (1<<SPE) | (0<<DORD) | (1<<MSTR) | (0<<CPOL) | (0<<CPHA) | (1<<SPR1) | (0<<SPR0);
0004b4 e5e2      	LDI  R30,LOW(82)
0004b5 b9ed      	OUT  0xD,R30
                 ; 0000 018B SPSR=(0<<SPI2X);
0004b6 e0e0      	LDI  R30,LOW(0)
0004b7 b9ee      	OUT  0xE,R30
                 ; 0000 018C 
                 ; 0000 018D // TWI initialization
                 ; 0000 018E // TWI disabled
                 ; 0000 018F TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0004b8 bfe6      	OUT  0x36,R30
                 ; 0000 0190 
                 ; 0000 0191 // Alphanumeric LCD initialization
                 ; 0000 0192 // Connections are specified in the
                 ; 0000 0193 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 0194 // RS - PORTC Bit 0
                 ; 0000 0195 // RD - PORTC Bit 1
                 ; 0000 0196 // EN - PORTC Bit 2
                 ; 0000 0197 // D4 - PORTC Bit 4
                 ; 0000 0198 // D5 - PORTC Bit 5
                 ; 0000 0199 // D6 - PORTC Bit 6
                 ; 0000 019A // D7 - PORTC Bit 7
                 ; 0000 019B // Characters/line: 16
                 ; 0000 019C 
                 ; 0000 019D RC522_CS_DDR |= (1<<RC522_CS_PIN);
0004b9 9abc      	SBI  0x17,4
                 ; 0000 019E RC522_CS_PORT |= (1<<RC522_CS_PIN);
0004ba 9ac4      	SBI  0x18,4
                 ; 0000 019F 
                 ; 0000 01A0 lcd_init(16);
0004bb e1a0      	LDI  R26,LOW(16)
0004bc d184      	RCALL _lcd_init
                 ; 0000 01A1 lcd_clear();
0004bd 940e 0886 	CALL SUBOPT_0xB
                 ; 0000 01A2 lcd_gotoxy(0,0);lcd_putsf("RC522 SelfTest");
                +
0004bf e4a4     +LDI R26 , LOW ( 2 * _0x0 + ( 0 ) )
0004c0 e0b1     +LDI R27 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW2FN _0x0,0
0004c1 d16c      	RCALL _lcd_putsf
                 ; 0000 01A3 lcd_gotoxy(0,1);lcd_putsf("Please wait...");
0004c2 940e 088d 	CALL SUBOPT_0xC
                +
0004c4 e5a3     +LDI R26 , LOW ( 2 * _0x0 + ( 15 ) )
0004c5 e0b1     +LDI R27 , HIGH ( 2 * _0x0 + ( 15 ) )
                 	__POINTW2FN _0x0,15
0004c6 d167      	RCALL _lcd_putsf
                 ; 0000 01A4 delay_ms(400);
0004c7 e9a0      	LDI  R26,LOW(400)
0004c8 e0b1      	LDI  R27,HIGH(400)
0004c9 940e 08e4 	CALL _delay_ms
                 ; 0000 01A5 
                 ; 0000 01A6 ok = rc522_selftest(&ver);
0004cb b7ad      	IN   R26,SPL
0004cc b7be      	IN   R27,SPH
0004cd 931f      	PUSH R17
0004ce dcbe      	RCALL _rc522_selftest_G000
0004cf 911f      	POP  R17
0004d0 2f0e      	MOV  R16,R30
                 ; 0000 01A7 lcd_clear();
0004d1 d12c      	RCALL _lcd_clear
                 ; 0000 01A8 sprintf(line, "Ver:0x%02X", ver);
0004d2 01fe      	MOVW R30,R28
0004d3 93fa      	ST   -Y,R31
0004d4 93ea      	ST   -Y,R30
                +
0004d5 e6e2     +LDI R30 , LOW ( 2 * _0x0 + ( 30 ) )
0004d6 e0f1     +LDI R31 , HIGH ( 2 * _0x0 + ( 30 ) )
                 	__POINTW1FN _0x0,30
0004d7 93fa      	ST   -Y,R31
0004d8 93ea      	ST   -Y,R30
0004d9 2fe1      	MOV  R30,R17
0004da 940e 0892 	CALL SUBOPT_0xD
0004dc e084      	LDI  R24,4
0004dd 940e 07ea 	CALL _sprintf
0004df 9628      	ADIW R28,8
                 ; 0000 01A9 lcd_gotoxy(0,0);lcd_puts(line);
0004e0 e0e0      	LDI  R30,LOW(0)
0004e1 93ea      	ST   -Y,R30
0004e2 e0a0      	LDI  R26,LOW(0)
0004e3 d10d      	RCALL _lcd_gotoxy
0004e4 01de      	MOVW R26,R28
0004e5 d139      	RCALL _lcd_puts
                 ; 0000 01AA if(!ok){lcd_gotoxy(0,1); lcd_putsf("SelfTest: FAIL"); while(1);}
0004e6 3000      	CPI  R16,0
0004e7 f431      	BRNE _0x55
0004e8 940e 088d 	CALL SUBOPT_0xC
                +
0004ea e6ad     +LDI R26 , LOW ( 2 * _0x0 + ( 41 ) )
0004eb e0b1     +LDI R27 , HIGH ( 2 * _0x0 + ( 41 ) )
                 	__POINTW2FN _0x0,41
0004ec d141      	RCALL _lcd_putsf
                 _0x56:
0004ed cfff      	RJMP _0x56
                 ; 0000 01AB lcd_gotoxy(0,1);lcd_puts("SelfTest: PASS");
                 _0x55:
0004ee 940e 088d 	CALL SUBOPT_0xC
                +
0004f0 e6a0     +LDI R26 , LOW ( _0x59 + ( 0 ) )
0004f1 e0b2     +LDI R27 , HIGH ( _0x59 + ( 0 ) )
                 	__POINTW2MN _0x59,0
0004f2 d12c      	RCALL _lcd_puts
                 ; 0000 01AC delay_ms(600);
0004f3 e5a8      	LDI  R26,LOW(600)
0004f4 e0b2      	LDI  R27,HIGH(600)
0004f5 940e 08e4 	CALL _delay_ms
                 ; 0000 01AD 
                 ; 0000 01AE rc522_init();
0004f7 dc7b      	RCALL _rc522_init_G000
                 ; 0000 01AF 
                 ; 0000 01B0 while(1){
                 _0x5A:
                 ; 0000 01B1     uint8_t atqa[2], uid[10], uid_len=0, sak=0, ver8[8];
                 ; 0000 01B2     flash char* type_str;
                 ; 0000 01B3 
                 ; 0000 01B4     if(rc522_request(PICC_REQIDL, atqa)){
0004f8 9768      	SBIW R28,24
0004f9 e0e0      	LDI  R30,LOW(0)
0004fa 87ea      	STD  Y+10,R30
0004fb 87eb      	STD  Y+11,R30
                 ;	line -> Y+24
                 ;	atqa -> Y+22
                 ;	uid -> Y+12
                 ;	uid_len -> Y+11
                 ;	sak -> Y+10
                 ;	ver8 -> Y+2
                 ;	*type_str -> Y+0
0004fc 940e 0898 	CALL SUBOPT_0xE
0004fe f409      	BRNE PC+2
0004ff c085      	RJMP _0x5D
                 ; 0000 01B5         uid_len = rc522_get_uid(uid);
000500 01de      	MOVW R26,R28
000501 961c      	ADIW R26,12
000502 de14      	RCALL _rc522_get_uid_G000
000503 87eb      	STD  Y+11,R30
                 ; 0000 01B6         if(uid_len){
000504 30e0      	CPI  R30,0
000505 f409      	BRNE PC+2
000506 c07d      	RJMP _0x5E
                 ; 0000 01B7             if(rc522_select(uid, uid_len, &sak)){
000507 01fe      	MOVW R30,R28
000508 963c      	ADIW R30,12
000509 93fa      	ST   -Y,R31
00050a 93ea      	ST   -Y,R30
00050b 85ed      	LDD  R30,Y+13
00050c 93ea      	ST   -Y,R30
00050d 01de      	MOVW R26,R28
00050e 961d      	ADIW R26,13
00050f deb1      	RCALL _rc522_select_G000
000510 30e0      	CPI  R30,0
000511 f409      	BRNE PC+2
000512 c069      	RJMP _0x5F
                 ; 0000 01B8                 type_str = type_from_sak(sak);
000513 85aa      	LDD  R26,Y+10
000514 df3f      	RCALL _type_from_sak_G000
000515 83e8      	ST   Y,R30
000516 83f9      	STD  Y+1,R31
                 ; 0000 01B9 
                 ; 0000 01BA                 if(sak==0x00 && rc522_get_version(ver8)){
000517 85aa      	LDD  R26,Y+10
000518 30a0      	CPI  R26,LOW(0x0)
000519 f429      	BRNE _0x61
00051a 01de      	MOVW R26,R28
00051b 9612      	ADIW R26,2
00051c df02      	RCALL _rc522_get_version_G000
00051d 30e0      	CPI  R30,0
00051e f409      	BRNE _0x62
                 _0x61:
00051f c008      	RJMP _0x60
                 _0x62:
                 ; 0000 01BB                     flash char* ntag = ntag_from_size(ver8[6]);
                 ; 0000 01BC                     type_str = ntag;
000520 9722      	SBIW R28,2
                 ;	line -> Y+26
                 ;	atqa -> Y+24
                 ;	uid -> Y+14
                 ;	uid_len -> Y+13
                 ;	sak -> Y+12
                 ;	ver8 -> Y+4
                 ;	*type_str -> Y+2
                 ;	*ntag -> Y+0
000521 85aa      	LDD  R26,Y+10
000522 df4f      	RCALL _ntag_from_size_G000
000523 83e8      	ST   Y,R30
000524 83f9      	STD  Y+1,R31
000525 83ea      	STD  Y+2,R30
000526 83fb      	STD  Y+2+1,R31
                 ; 0000 01BD                 }
000527 9622      	ADIW R28,2
                 ; 0000 01BE 
                 ; 0000 01BF                 lcd_clear();
                 _0x60:
000528 940e 0886 	CALL SUBOPT_0xB
                 ; 0000 01C0                 lcd_gotoxy(0,0); lcd_putsf(type_str);
00052a 81a8      	LD   R26,Y
00052b 81b9      	LDD  R27,Y+1
00052c d101      	RCALL _lcd_putsf
                 ; 0000 01C1 
                 ; 0000 01C2                 if(uid_len==4){
00052d 85ab      	LDD  R26,Y+11
00052e 30a4      	CPI  R26,LOW(0x4)
00052f f481      	BRNE _0x63
                 ; 0000 01C3                     sprintf(line,"UID:%02X%02X%02X%02X", uid[0],uid[1],uid[2],uid[3]);
000530 940e 08a0 	CALL SUBOPT_0xF
000532 89ed      	LDD  R30,Y+21
000533 940e 0892 	CALL SUBOPT_0xD
000535 8dea      	LDD  R30,Y+26
000536 940e 0892 	CALL SUBOPT_0xD
000538 8def      	LDD  R30,Y+31
000539 940e 0892 	CALL SUBOPT_0xD
00053b e180      	LDI  R24,16
00053c 940e 07ea 	CALL _sprintf
00053e 9664      	ADIW R28,20
                 ; 0000 01C4                     lcd_gotoxy(0,1); lcd_puts(line);
00053f c032      	RJMP _0x6D
                 ; 0000 01C5                 }else{ // 7-byte
                 _0x63:
                 ; 0000 01C6                     sprintf(line,"UID:%02X%02X%02X%02X", uid[0],uid[1],uid[2],uid[3]);
000540 940e 08a0 	CALL SUBOPT_0xF
000542 89ed      	LDD  R30,Y+21
000543 940e 0892 	CALL SUBOPT_0xD
000545 8dea      	LDD  R30,Y+26
000546 940e 0892 	CALL SUBOPT_0xD
000548 8def      	LDD  R30,Y+31
000549 940e 0892 	CALL SUBOPT_0xD
00054b e180      	LDI  R24,16
00054c 940e 07ea 	CALL _sprintf
00054e 9664      	ADIW R28,20
                 ; 0000 01C7                     lcd_gotoxy(0,1); lcd_puts(line);
00054f 940e 088d 	CALL SUBOPT_0xC
000551 01de      	MOVW R26,R28
000552 9658      	ADIW R26,24
000553 d0cb      	RCALL _lcd_puts
                 ; 0000 01C8                     delay_ms(900);
000554 e8a4      	LDI  R26,LOW(900)
000555 e0b3      	LDI  R27,HIGH(900)
000556 940e 08e4 	CALL _delay_ms
                 ; 0000 01C9                     lcd_clear();
000558 940e 0886 	CALL SUBOPT_0xB
                 ; 0000 01CA                     lcd_gotoxy(0,0); lcd_putsf("UID cont.:");
                +
00055a eaa0     +LDI R26 , LOW ( 2 * _0x0 + ( 92 ) )
00055b e0b1     +LDI R27 , HIGH ( 2 * _0x0 + ( 92 ) )
                 	__POINTW2FN _0x0,92
00055c d0d1      	RCALL _lcd_putsf
                 ; 0000 01CB                     sprintf(line,"%02X%02X%02X", uid[4],uid[5],uid[6]);
00055d 01fe      	MOVW R30,R28
00055e 9678      	ADIW R30,24
00055f 93fa      	ST   -Y,R31
000560 93ea      	ST   -Y,R30
                +
000561 e9e3     +LDI R30 , LOW ( 2 * _0x0 + ( 79 ) )
000562 e0f1     +LDI R31 , HIGH ( 2 * _0x0 + ( 79 ) )
                 	__POINTW1FN _0x0,79
000563 93fa      	ST   -Y,R31
000564 93ea      	ST   -Y,R30
000565 89ec      	LDD  R30,Y+20
000566 940e 0892 	CALL SUBOPT_0xD
000568 8de9      	LDD  R30,Y+25
000569 940e 0892 	CALL SUBOPT_0xD
00056b 8dee      	LDD  R30,Y+30
00056c 940e 0892 	CALL SUBOPT_0xD
00056e e08c      	LDI  R24,12
00056f 940e 07ea 	CALL _sprintf
000571 9660      	ADIW R28,16
                 ; 0000 01CC                     lcd_gotoxy(0,1); lcd_puts(line);
                 _0x6D:
000572 e0e0      	LDI  R30,LOW(0)
000573 93ea      	ST   -Y,R30
000574 e0a1      	LDI  R26,LOW(1)
000575 d07b      	RCALL _lcd_gotoxy
000576 01de      	MOVW R26,R28
000577 9658      	ADIW R26,24
000578 d0a6      	RCALL _lcd_puts
                 ; 0000 01CD                 }
                 ; 0000 01CE                 delay_ms(1200);
000579 eba0      	LDI  R26,LOW(1200)
00057a e0b4      	LDI  R27,HIGH(1200)
00057b c006      	RJMP _0x6E
                 ; 0000 01CF             }else{
                 _0x5F:
                 ; 0000 01D0                 lcd_clear(); lcd_putsf("Select failed");
00057c d081      	RCALL _lcd_clear
                +
00057d eaab     +LDI R26 , LOW ( 2 * _0x0 + ( 103 ) )
00057e e0b1     +LDI R27 , HIGH ( 2 * _0x0 + ( 103 ) )
                 	__POINTW2FN _0x0,103
00057f d0ae      	RCALL _lcd_putsf
                 ; 0000 01D1                 delay_ms(600);
000580 e5a8      	LDI  R26,LOW(600)
000581 e0b2      	LDI  R27,HIGH(600)
                 _0x6E:
000582 940e 08e4 	CALL _delay_ms
                 ; 0000 01D2             }
                 ; 0000 01D3         }
                 ; 0000 01D4     }else{
                 _0x5E:
000584 c045      	RJMP _0x66
                 _0x5D:
                 ; 0000 01D5         static uint8_t ui_init = 0;
                 ; 0000 01D6         static uint8_t spin = 0;
                 ; 0000 01D7         static const char spch[4] = {'|','/','-','\\'};
                 
                 	.DSEG
                 
                 	.CSEG
                 ; 0000 01D8         static uint16_t ms_acc = 0;
                 ; 0000 01D9 
                 ; 0000 01DA         if(!ui_init){
000585 91e0 02ef 	LDS  R30,_ui_init_S0000014002
000587 30e0      	CPI  R30,0
000588 f441      	BRNE _0x68
                 ; 0000 01DB             lcd_clear();
000589 940e 0886 	CALL SUBOPT_0xB
                 ; 0000 01DC             lcd_gotoxy(0,0); lcd_putsf("Searching card");
                +
00058b eba9     +LDI R26 , LOW ( 2 * _0x0 + ( 117 ) )
00058c e0b1     +LDI R27 , HIGH ( 2 * _0x0 + ( 117 ) )
                 	__POINTW2FN _0x0,117
00058d d0a0      	RCALL _lcd_putsf
                 ; 0000 01DD             ui_init = 1;
00058e e0e1      	LDI  R30,LOW(1)
00058f 93e0 02ef 	STS  _ui_init_S0000014002,R30
                 ; 0000 01DE         }
                 ; 0000 01DF         lcd_gotoxy(15,0);
                 _0x68:
000591 e0ef      	LDI  R30,LOW(15)
000592 93ea      	ST   -Y,R30
000593 e0a0      	LDI  R26,LOW(0)
000594 d05c      	RCALL _lcd_gotoxy
                 ; 0000 01E0         lcd_putchar(spch[spin++ & 3]);
000595 91a0 02f0 	LDS  R26,_spin_S0000014002
000597 5faf      	SUBI R26,-LOW(1)
000598 93a0 02f0 	STS  _spin_S0000014002,R26
00059a 50a1      	SUBI R26,LOW(1)
00059b e0e3      	LDI  R30,LOW(3)
00059c 23ea      	AND  R30,R26
00059d e0f0      	LDI  R31,0
00059e 50ef      	SUBI R30,LOW(-_spch_S0000014002)
00059f 4ffd      	SBCI R31,HIGH(-_spch_S0000014002)
0005a0 81a0      	LD   R26,Z
0005a1 d068      	RCALL _lcd_putchar
                 ; 0000 01E1 
                 ; 0000 01E2         if(rc522_request(PICC_REQIDL, atqa)){
0005a2 940e 0898 	CALL SUBOPT_0xE
0005a4 f029      	BREQ _0x69
                 ; 0000 01E3             ui_init = 0;
0005a5 e0e0      	LDI  R30,LOW(0)
0005a6 93e0 02ef 	STS  _ui_init_S0000014002,R30
                 ; 0000 01E4             continue;
0005a8 9668      	ADIW R28,24
0005a9 cf4e      	RJMP _0x5A
                 ; 0000 01E5         }
                 ; 0000 01E6         delay_ms(150);
                 _0x69:
0005aa e9a6      	LDI  R26,LOW(150)
0005ab e0b0      	LDI  R27,0
0005ac 940e 08e4 	CALL _delay_ms
                 ; 0000 01E7         ms_acc += 150;
0005ae 91e0 02f5 	LDS  R30,_ms_acc_S0000014002
0005b0 91f0 02f6 	LDS  R31,_ms_acc_S0000014002+1
0005b2 56ea      	SUBI R30,LOW(-150)
0005b3 4fff      	SBCI R31,HIGH(-150)
0005b4 93e0 02f5 	STS  _ms_acc_S0000014002,R30
0005b6 93f0 02f6 	STS  _ms_acc_S0000014002+1,R31
                 ; 0000 01E8         if(ms_acc >= 1500){
0005b8 91a0 02f5 	LDS  R26,_ms_acc_S0000014002
0005ba 91b0 02f6 	LDS  R27,_ms_acc_S0000014002+1
0005bc 3dac      	CPI  R26,LOW(0x5DC)
0005bd e0e5      	LDI  R30,HIGH(0x5DC)
0005be 07be      	CPC  R27,R30
0005bf f050      	BRLO _0x6A
                 ; 0000 01E9             lcd_gotoxy(0,1);
0005c0 940e 088d 	CALL SUBOPT_0xC
                 ; 0000 01EA             lcd_putsf("NO CARD       ");
                +
0005c2 eca8     +LDI R26 , LOW ( 2 * _0x0 + ( 132 ) )
0005c3 e0b1     +LDI R27 , HIGH ( 2 * _0x0 + ( 132 ) )
                 	__POINTW2FN _0x0,132
0005c4 d069      	RCALL _lcd_putsf
                 ; 0000 01EB             ms_acc = 0;
0005c5 e0e0      	LDI  R30,LOW(0)
0005c6 93e0 02f5 	STS  _ms_acc_S0000014002,R30
0005c8 93e0 02f6 	STS  _ms_acc_S0000014002+1,R30
                 ; 0000 01EC         }
                 ; 0000 01ED     }
                 _0x6A:
                 _0x66:
                 ; 0000 01EE     delay_ms(150);
0005ca e9a6      	LDI  R26,LOW(150)
0005cb e0b0      	LDI  R27,0
0005cc 940e 08e4 	CALL _delay_ms
                 ; 0000 01EF }
0005ce 9668      	ADIW R28,24
0005cf cf28      	RJMP _0x5A
                 ; 0000 01F0 }
                 _0x6B:
0005d0 cfff      	RJMP _0x6B
                 ; .FEND
                 
                 	.DSEG
                 _0x59:
000260           	.BYTE 0xF
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0005d1 93aa      	ST   -Y,R26
0005d2 b3e5      	IN   R30,0x15
0005d3 70ef      	ANDI R30,LOW(0xF)
0005d4 2fae      	MOV  R26,R30
0005d5 81e8      	LD   R30,Y
0005d6 7fe0      	ANDI R30,LOW(0xF0)
0005d7 2bea      	OR   R30,R26
0005d8 bbe5      	OUT  0x15,R30
                +
0005d9 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0005da 958a     +DEC R24
0005db f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0005dc 9aaa      	SBI  0x15,2
                +
0005dd e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0005de 958a     +DEC R24
0005df f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0005e0 98aa      	CBI  0x15,2
                +
0005e1 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0005e2 958a     +DEC R24
0005e3 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0005e4 c08f      	RJMP _0x20A0002
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0005e5 93aa      	ST   -Y,R26
0005e6 81a8      	LD   R26,Y
0005e7 dfe9      	RCALL __lcd_write_nibble_G100
0005e8 81e8          ld    r30,y
0005e9 95e2          swap  r30
0005ea 83e8          st    y,r30
0005eb 81a8      	LD   R26,Y
0005ec dfe4      	RCALL __lcd_write_nibble_G100
                +
0005ed e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
0005ee 958a     +DEC R24
0005ef f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
0005f0 c083      	RJMP _0x20A0002
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
0005f1 93aa      	ST   -Y,R26
0005f2 81e8      	LD   R30,Y
0005f3 e0f0      	LDI  R31,0
0005f4 50e9      	SUBI R30,LOW(-__base_y_G100)
0005f5 4ffd      	SBCI R31,HIGH(-__base_y_G100)
0005f6 81e0      	LD   R30,Z
0005f7 81a9      	LDD  R26,Y+1
0005f8 0fae      	ADD  R26,R30
0005f9 dfeb      	RCALL __lcd_write_data
0005fa 8059      	LDD  R5,Y+1
0005fb 8048      	LDD  R4,Y+0
                 _0x20A0004:
0005fc 9622      	ADIW R28,2
0005fd 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0005fe e0a2      	LDI  R26,LOW(2)
0005ff 940e 08aa 	CALL SUBOPT_0x10
000601 e0ac      	LDI  R26,LOW(12)
000602 dfe2      	RCALL __lcd_write_data
000603 e0a1      	LDI  R26,LOW(1)
000604 940e 08aa 	CALL SUBOPT_0x10
000606 e0e0      	LDI  R30,LOW(0)
000607 2e4e      	MOV  R4,R30
000608 2e5e      	MOV  R5,R30
000609 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
00060a 93aa      	ST   -Y,R26
00060b 81a8      	LD   R26,Y
00060c 30aa      	CPI  R26,LOW(0xA)
00060d f011      	BREQ _0x2000005
00060e 1457      	CP   R5,R7
00060f f048      	BRLO _0x2000004
                 _0x2000005:
000610 e0e0      	LDI  R30,LOW(0)
000611 93ea      	ST   -Y,R30
000612 9443      	INC  R4
000613 2da4      	MOV  R26,R4
000614 dfdc      	RCALL _lcd_gotoxy
000615 81a8      	LD   R26,Y
000616 30aa      	CPI  R26,LOW(0xA)
000617 f409      	BRNE _0x2000007
000618 c05b      	RJMP _0x20A0002
                 _0x2000007:
                 _0x2000004:
000619 9453      	INC  R5
00061a 9aa8      	SBI  0x15,0
00061b 81a8      	LD   R26,Y
00061c dfc8      	RCALL __lcd_write_data
00061d 98a8      	CBI  0x15,0
00061e c055      	RJMP _0x20A0002
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
00061f 93ba      	ST   -Y,R27
000620 93aa      	ST   -Y,R26
000621 931a      	ST   -Y,R17
                 _0x2000008:
000622 81a9      	LDD  R26,Y+1
000623 81ba      	LDD  R27,Y+1+1
000624 91ed      	LD   R30,X+
000625 83a9      	STD  Y+1,R26
000626 83ba      	STD  Y+1+1,R27
000627 2f1e      	MOV  R17,R30
000628 30e0      	CPI  R30,0
000629 f019      	BREQ _0x200000A
00062a 2fa1      	MOV  R26,R17
00062b dfde      	RCALL _lcd_putchar
00062c cff5      	RJMP _0x2000008
                 _0x200000A:
00062d c010      	RJMP _0x20A0003
                 ; .FEND
                 _lcd_putsf:
                 ; .FSTART _lcd_putsf
00062e 93ba      	ST   -Y,R27
00062f 93aa      	ST   -Y,R26
000630 931a      	ST   -Y,R17
                 _0x200000B:
000631 81e9      	LDD  R30,Y+1
000632 81fa      	LDD  R31,Y+1+1
000633 9631      	ADIW R30,1
000634 83e9      	STD  Y+1,R30
000635 83fa      	STD  Y+1+1,R31
000636 9731      	SBIW R30,1
000637 91e4      	LPM  R30,Z
000638 2f1e      	MOV  R17,R30
000639 30e0      	CPI  R30,0
00063a f019      	BREQ _0x200000D
00063b 2fa1      	MOV  R26,R17
00063c dfcd      	RCALL _lcd_putchar
00063d cff3      	RJMP _0x200000B
                 _0x200000D:
                 _0x20A0003:
00063e 8118      	LDD  R17,Y+0
00063f 9623      	ADIW R28,3
000640 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000641 93aa      	ST   -Y,R26
000642 b3e4      	IN   R30,0x14
000643 6fe0      	ORI  R30,LOW(0xF0)
000644 bbe4      	OUT  0x14,R30
000645 9aa2      	SBI  0x14,2
000646 9aa0      	SBI  0x14,0
000647 9aa1      	SBI  0x14,1
000648 98aa      	CBI  0x15,2
000649 98a8      	CBI  0x15,0
00064a 98a9      	CBI  0x15,1
00064b 8078      	LDD  R7,Y+0
00064c 81e8      	LD   R30,Y
00064d 58e0      	SUBI R30,-LOW(128)
                +
00064e 93e0 02f9+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000650 81e8      	LD   R30,Y
000651 54e0      	SUBI R30,-LOW(192)
                +
000652 93e0 02fa+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000654 e1a4      	LDI  R26,LOW(20)
000655 e0b0      	LDI  R27,0
000656 940e 08e4 	CALL _delay_ms
000658 940e 08b0 	CALL SUBOPT_0x11
00065a 940e 08b0 	CALL SUBOPT_0x11
00065c 940e 08b0 	CALL SUBOPT_0x11
00065e e2a0      	LDI  R26,LOW(32)
00065f df71      	RCALL __lcd_write_nibble_G100
                +
000660 ec88     +LDI R24 , LOW ( 200 )
000661 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000662 9701     +SBIW R24 , 1
000663 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000664 e2a8      	LDI  R26,LOW(40)
000665 df7f      	RCALL __lcd_write_data
000666 e0a4      	LDI  R26,LOW(4)
000667 df7d      	RCALL __lcd_write_data
000668 e8a5      	LDI  R26,LOW(133)
000669 df7b      	RCALL __lcd_write_data
00066a e0a6      	LDI  R26,LOW(6)
00066b df79      	RCALL __lcd_write_data
00066c df91      	RCALL _lcd_clear
00066d c006      	RJMP _0x20A0002
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _spi:
                 ; .FSTART _spi
00066e 93aa      	ST   -Y,R26
00066f 81e8      	LD   R30,Y
000670 b9ef      	OUT  0xF,R30
                 _0x2020003:
000671 9b77      	SBIS 0xE,7
000672 cffe      	RJMP _0x2020003
000673 b1ef      	IN   R30,0xF
                 _0x20A0002:
000674 9621      	ADIW R28,1
000675 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G102:
                 ; .FSTART _put_buff_G102
000676 93ba      	ST   -Y,R27
000677 93aa      	ST   -Y,R26
000678 931a      	ST   -Y,R17
000679 930a      	ST   -Y,R16
00067a 81aa      	LDD  R26,Y+2
00067b 81bb      	LDD  R27,Y+2+1
00067c 9612      	ADIW R26,2
00067d 940e 08f6 	CALL __GETW1P
00067f 9730      	SBIW R30,0
000680 f159      	BREQ _0x2040010
000681 81aa      	LDD  R26,Y+2
000682 81bb      	LDD  R27,Y+2+1
000683 9614      	ADIW R26,4
000684 940e 08f6 	CALL __GETW1P
000686 018f      	MOVW R16,R30
000687 9730      	SBIW R30,0
000688 f061      	BREQ _0x2040012
                +
000689 3002     +CPI R16 , LOW ( 2 )
00068a e0e0     +LDI R30 , HIGH ( 2 )
00068b 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
00068c f098      	BRLO _0x2040013
00068d 01f8      	MOVW R30,R16
00068e 9731      	SBIW R30,1
00068f 018f      	MOVW R16,R30
                +
000690 81aa     +LDD R26 , Y + 2
000691 81bb     +LDD R27 , Y + 2 + 1
000692 9614     +ADIW R26 , 4
000693 93ed     +ST X + , R30
000694 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2040012:
000695 81aa      	LDD  R26,Y+2
000696 81bb      	LDD  R27,Y+2+1
000697 9612      	ADIW R26,2
000698 91ed      	LD   R30,X+
000699 91fd      	LD   R31,X+
00069a 9631      	ADIW R30,1
00069b 93fe      	ST   -X,R31
00069c 93ee      	ST   -X,R30
00069d 9731      	SBIW R30,1
00069e 81ac      	LDD  R26,Y+4
00069f 83a0      	STD  Z+0,R26
                 _0x2040013:
0006a0 81aa      	LDD  R26,Y+2
0006a1 81bb      	LDD  R27,Y+2+1
0006a2 940e 08f6 	CALL __GETW1P
0006a4 23ff      	TST  R31
0006a5 f02a      	BRMI _0x2040014
0006a6 91ed      	LD   R30,X+
0006a7 91fd      	LD   R31,X+
0006a8 9631      	ADIW R30,1
0006a9 93fe      	ST   -X,R31
0006aa 93ee      	ST   -X,R30
                 _0x2040014:
0006ab c006      	RJMP _0x2040015
                 _0x2040010:
0006ac 81aa      	LDD  R26,Y+2
0006ad 81bb      	LDD  R27,Y+2+1
0006ae efef      	LDI  R30,LOW(65535)
0006af efff      	LDI  R31,HIGH(65535)
0006b0 93ed      	ST   X+,R30
0006b1 93fc      	ST   X,R31
                 _0x2040015:
0006b2 8119      	LDD  R17,Y+1
0006b3 8108      	LDD  R16,Y+0
0006b4 9625      	ADIW R28,5
0006b5 9508      	RET
                 ; .FEND
                 __print_G102:
                 ; .FSTART __print_G102
0006b6 93ba      	ST   -Y,R27
0006b7 93aa      	ST   -Y,R26
0006b8 9726      	SBIW R28,6
0006b9 940e 0903 	CALL __SAVELOCR6
0006bb e010      	LDI  R17,0
0006bc 85ac      	LDD  R26,Y+12
0006bd 85bd      	LDD  R27,Y+12+1
0006be e0e0      	LDI  R30,LOW(0)
0006bf e0f0      	LDI  R31,HIGH(0)
0006c0 93ed      	ST   X+,R30
0006c1 93fc      	ST   X,R31
                 _0x2040016:
0006c2 89ea      	LDD  R30,Y+18
0006c3 89fb      	LDD  R31,Y+18+1
0006c4 9631      	ADIW R30,1
0006c5 8bea      	STD  Y+18,R30
0006c6 8bfb      	STD  Y+18+1,R31
0006c7 9731      	SBIW R30,1
0006c8 91e4      	LPM  R30,Z
0006c9 2f2e      	MOV  R18,R30
0006ca 30e0      	CPI  R30,0
0006cb f409      	BRNE PC+2
0006cc c115      	RJMP _0x2040018
0006cd 2fe1      	MOV  R30,R17
0006ce 30e0      	CPI  R30,0
0006cf f439      	BRNE _0x204001C
0006d0 3225      	CPI  R18,37
0006d1 f411      	BRNE _0x204001D
0006d2 e011      	LDI  R17,LOW(1)
0006d3 c002      	RJMP _0x204001E
                 _0x204001D:
0006d4 940e 08b8 	CALL SUBOPT_0x12
                 _0x204001E:
0006d6 c10a      	RJMP _0x204001B
                 _0x204001C:
0006d7 30e1      	CPI  R30,LOW(0x1)
0006d8 f4a9      	BRNE _0x204001F
0006d9 3225      	CPI  R18,37
0006da f419      	BRNE _0x2040020
0006db 940e 08b8 	CALL SUBOPT_0x12
0006dd c102      	RJMP _0x20400CC
                 _0x2040020:
0006de e012      	LDI  R17,LOW(2)
0006df e040      	LDI  R20,LOW(0)
0006e0 e000      	LDI  R16,LOW(0)
0006e1 322d      	CPI  R18,45
0006e2 f411      	BRNE _0x2040021
0006e3 e001      	LDI  R16,LOW(1)
0006e4 c0fc      	RJMP _0x204001B
                 _0x2040021:
0006e5 322b      	CPI  R18,43
0006e6 f411      	BRNE _0x2040022
0006e7 e24b      	LDI  R20,LOW(43)
0006e8 c0f8      	RJMP _0x204001B
                 _0x2040022:
0006e9 3220      	CPI  R18,32
0006ea f411      	BRNE _0x2040023
0006eb e240      	LDI  R20,LOW(32)
0006ec c0f4      	RJMP _0x204001B
                 _0x2040023:
0006ed c002      	RJMP _0x2040024
                 _0x204001F:
0006ee 30e2      	CPI  R30,LOW(0x2)
0006ef f439      	BRNE _0x2040025
                 _0x2040024:
0006f0 e050      	LDI  R21,LOW(0)
0006f1 e013      	LDI  R17,LOW(3)
0006f2 3320      	CPI  R18,48
0006f3 f411      	BRNE _0x2040026
0006f4 6800      	ORI  R16,LOW(128)
0006f5 c0eb      	RJMP _0x204001B
                 _0x2040026:
0006f6 c003      	RJMP _0x2040027
                 _0x2040025:
0006f7 30e3      	CPI  R30,LOW(0x3)
0006f8 f009      	BREQ PC+2
0006f9 c0e7      	RJMP _0x204001B
                 _0x2040027:
0006fa 3320      	CPI  R18,48
0006fb f010      	BRLO _0x204002A
0006fc 332a      	CPI  R18,58
0006fd f008      	BRLO _0x204002B
                 _0x204002A:
0006fe c007      	RJMP _0x2040029
                 _0x204002B:
0006ff e0aa      	LDI  R26,LOW(10)
000700 9f5a      	MUL  R21,R26
000701 2d50      	MOV  R21,R0
000702 2fe2      	MOV  R30,R18
000703 53e0      	SUBI R30,LOW(48)
000704 0f5e      	ADD  R21,R30
000705 c0db      	RJMP _0x204001B
                 _0x2040029:
000706 2fe2      	MOV  R30,R18
000707 36e3      	CPI  R30,LOW(0x63)
000708 f449      	BRNE _0x204002F
000709 940e 08bf 	CALL SUBOPT_0x13
00070b 89e8      	LDD  R30,Y+16
00070c 89f9      	LDD  R31,Y+16+1
00070d 81a4      	LDD  R26,Z+4
00070e 93aa      	ST   -Y,R26
00070f 940e 08c5 	CALL SUBOPT_0x14
000711 c0ce      	RJMP _0x2040030
                 _0x204002F:
000712 37e3      	CPI  R30,LOW(0x73)
000713 f441      	BRNE _0x2040032
000714 940e 08bf 	CALL SUBOPT_0x13
000716 940e 08cb 	CALL SUBOPT_0x15
000718 940e 081e 	CALL _strlen
00071a 2f1e      	MOV  R17,R30
00071b c00a      	RJMP _0x2040033
                 _0x2040032:
00071c 37e0      	CPI  R30,LOW(0x70)
00071d f461      	BRNE _0x2040035
00071e 940e 08bf 	CALL SUBOPT_0x13
000720 940e 08cb 	CALL SUBOPT_0x15
000722 940e 082a 	CALL _strlenf
000724 2f1e      	MOV  R17,R30
000725 6008      	ORI  R16,LOW(8)
                 _0x2040033:
000726 6002      	ORI  R16,LOW(2)
000727 770f      	ANDI R16,LOW(127)
000728 e030      	LDI  R19,LOW(0)
000729 c034      	RJMP _0x2040036
                 _0x2040035:
00072a 36e4      	CPI  R30,LOW(0x64)
00072b f011      	BREQ _0x2040039
00072c 36e9      	CPI  R30,LOW(0x69)
00072d f411      	BRNE _0x204003A
                 _0x2040039:
00072e 6004      	ORI  R16,LOW(4)
00072f c002      	RJMP _0x204003B
                 _0x204003A:
000730 37e5      	CPI  R30,LOW(0x75)
000731 f431      	BRNE _0x204003C
                 _0x204003B:
000732 eaee      	LDI  R30,LOW(_tbl10_G102*2)
000733 e0f0      	LDI  R31,HIGH(_tbl10_G102*2)
000734 83ee      	STD  Y+6,R30
000735 83ff      	STD  Y+6+1,R31
000736 e015      	LDI  R17,LOW(5)
000737 c00c      	RJMP _0x204003D
                 _0x204003C:
000738 35e8      	CPI  R30,LOW(0x58)
000739 f411      	BRNE _0x204003F
00073a 6008      	ORI  R16,LOW(8)
00073b c003      	RJMP _0x2040040
                 _0x204003F:
00073c 37e8      	CPI  R30,LOW(0x78)
00073d f009      	BREQ PC+2
00073e c0a1      	RJMP _0x2040071
                 _0x2040040:
00073f ebe8      	LDI  R30,LOW(_tbl16_G102*2)
000740 e0f0      	LDI  R31,HIGH(_tbl16_G102*2)
000741 83ee      	STD  Y+6,R30
000742 83ff      	STD  Y+6+1,R31
000743 e014      	LDI  R17,LOW(4)
                 _0x204003D:
000744 ff02      	SBRS R16,2
000745 c014      	RJMP _0x2040042
000746 940e 08bf 	CALL SUBOPT_0x13
000748 940e 08d5 	CALL SUBOPT_0x16
00074a 85ab      	LDD  R26,Y+11
00074b 23aa      	TST  R26
00074c f43a      	BRPL _0x2040043
00074d 85ea      	LDD  R30,Y+10
00074e 85fb      	LDD  R31,Y+10+1
00074f 940e 08f2 	CALL __ANEGW1
000751 87ea      	STD  Y+10,R30
000752 87fb      	STD  Y+10+1,R31
000753 e24d      	LDI  R20,LOW(45)
                 _0x2040043:
000754 3040      	CPI  R20,0
000755 f011      	BREQ _0x2040044
000756 5f1f      	SUBI R17,-LOW(1)
000757 c001      	RJMP _0x2040045
                 _0x2040044:
000758 7f0b      	ANDI R16,LOW(251)
                 _0x2040045:
000759 c004      	RJMP _0x2040046
                 _0x2040042:
00075a 940e 08bf 	CALL SUBOPT_0x13
00075c 940e 08d5 	CALL SUBOPT_0x16
                 _0x2040046:
                 _0x2040036:
00075e fd00      	SBRC R16,0
00075f c011      	RJMP _0x2040047
                 _0x2040048:
000760 1715      	CP   R17,R21
000761 f478      	BRSH _0x204004A
000762 ff07      	SBRS R16,7
000763 c008      	RJMP _0x204004B
000764 ff02      	SBRS R16,2
000765 c004      	RJMP _0x204004C
000766 7f0b      	ANDI R16,LOW(251)
000767 2f24      	MOV  R18,R20
000768 5011      	SUBI R17,LOW(1)
000769 c001      	RJMP _0x204004D
                 _0x204004C:
00076a e320      	LDI  R18,LOW(48)
                 _0x204004D:
00076b c001      	RJMP _0x204004E
                 _0x204004B:
00076c e220      	LDI  R18,LOW(32)
                 _0x204004E:
00076d 940e 08b8 	CALL SUBOPT_0x12
00076f 5051      	SUBI R21,LOW(1)
000770 cfef      	RJMP _0x2040048
                 _0x204004A:
                 _0x2040047:
000771 2f31      	MOV  R19,R17
000772 ff01      	SBRS R16,1
000773 c017      	RJMP _0x204004F
                 _0x2040050:
000774 3030      	CPI  R19,0
000775 f0a1      	BREQ _0x2040052
000776 ff03      	SBRS R16,3
000777 c006      	RJMP _0x2040053
000778 81ee      	LDD  R30,Y+6
000779 81ff      	LDD  R31,Y+6+1
00077a 9125      	LPM  R18,Z+
00077b 83ee      	STD  Y+6,R30
00077c 83ff      	STD  Y+6+1,R31
00077d c005      	RJMP _0x2040054
                 _0x2040053:
00077e 81ae      	LDD  R26,Y+6
00077f 81bf      	LDD  R27,Y+6+1
000780 912d      	LD   R18,X+
000781 83ae      	STD  Y+6,R26
000782 83bf      	STD  Y+6+1,R27
                 _0x2040054:
000783 940e 08b8 	CALL SUBOPT_0x12
000785 3050      	CPI  R21,0
000786 f009      	BREQ _0x2040055
000787 5051      	SUBI R21,LOW(1)
                 _0x2040055:
000788 5031      	SUBI R19,LOW(1)
000789 cfea      	RJMP _0x2040050
                 _0x2040052:
00078a c04b      	RJMP _0x2040056
                 _0x204004F:
                 _0x2040058:
00078b e320      	LDI  R18,LOW(48)
00078c 81ee      	LDD  R30,Y+6
00078d 81ff      	LDD  R31,Y+6+1
00078e 940e 08fa 	CALL __GETW1PF
000790 87e8      	STD  Y+8,R30
000791 87f9      	STD  Y+8+1,R31
000792 81ee      	LDD  R30,Y+6
000793 81ff      	LDD  R31,Y+6+1
000794 9632      	ADIW R30,2
000795 83ee      	STD  Y+6,R30
000796 83ff      	STD  Y+6+1,R31
                 _0x204005A:
000797 85e8      	LDD  R30,Y+8
000798 85f9      	LDD  R31,Y+8+1
000799 85aa      	LDD  R26,Y+10
00079a 85bb      	LDD  R27,Y+10+1
00079b 17ae      	CP   R26,R30
00079c 07bf      	CPC  R27,R31
00079d f050      	BRLO _0x204005C
00079e 5f2f      	SUBI R18,-LOW(1)
00079f 85a8      	LDD  R26,Y+8
0007a0 85b9      	LDD  R27,Y+8+1
0007a1 85ea      	LDD  R30,Y+10
0007a2 85fb      	LDD  R31,Y+10+1
0007a3 1bea      	SUB  R30,R26
0007a4 0bfb      	SBC  R31,R27
0007a5 87ea      	STD  Y+10,R30
0007a6 87fb      	STD  Y+10+1,R31
0007a7 cfef      	RJMP _0x204005A
                 _0x204005C:
0007a8 332a      	CPI  R18,58
0007a9 f028      	BRLO _0x204005D
0007aa ff03      	SBRS R16,3
0007ab c002      	RJMP _0x204005E
0007ac 5f29      	SUBI R18,-LOW(7)
0007ad c001      	RJMP _0x204005F
                 _0x204005E:
0007ae 5d29      	SUBI R18,-LOW(39)
                 _0x204005F:
                 _0x204005D:
0007af fd04      	SBRC R16,4
0007b0 c01a      	RJMP _0x2040061
0007b1 3321      	CPI  R18,49
0007b2 f420      	BRSH _0x2040063
0007b3 85a8      	LDD  R26,Y+8
0007b4 85b9      	LDD  R27,Y+8+1
0007b5 9711      	SBIW R26,1
0007b6 f409      	BRNE _0x2040062
                 _0x2040063:
0007b7 c009      	RJMP _0x20400CD
                 _0x2040062:
0007b8 1753      	CP   R21,R19
0007b9 f010      	BRLO _0x2040067
0007ba ff00      	SBRS R16,0
0007bb c001      	RJMP _0x2040068
                 _0x2040067:
0007bc c013      	RJMP _0x2040066
                 _0x2040068:
0007bd e220      	LDI  R18,LOW(32)
0007be ff07      	SBRS R16,7
0007bf c00b      	RJMP _0x2040069
0007c0 e320      	LDI  R18,LOW(48)
                 _0x20400CD:
0007c1 6100      	ORI  R16,LOW(16)
0007c2 ff02      	SBRS R16,2
0007c3 c007      	RJMP _0x204006A
0007c4 7f0b      	ANDI R16,LOW(251)
0007c5 934a      	ST   -Y,R20
0007c6 940e 08c5 	CALL SUBOPT_0x14
0007c8 3050      	CPI  R21,0
0007c9 f009      	BREQ _0x204006B
0007ca 5051      	SUBI R21,LOW(1)
                 _0x204006B:
                 _0x204006A:
                 _0x2040069:
                 _0x2040061:
0007cb 940e 08b8 	CALL SUBOPT_0x12
0007cd 3050      	CPI  R21,0
0007ce f009      	BREQ _0x204006C
0007cf 5051      	SUBI R21,LOW(1)
                 _0x204006C:
                 _0x2040066:
0007d0 5031      	SUBI R19,LOW(1)
0007d1 85a8      	LDD  R26,Y+8
0007d2 85b9      	LDD  R27,Y+8+1
0007d3 9712      	SBIW R26,2
0007d4 f008      	BRLO _0x2040059
0007d5 cfb5      	RJMP _0x2040058
                 _0x2040059:
                 _0x2040056:
0007d6 ff00      	SBRS R16,0
0007d7 c008      	RJMP _0x204006D
                 _0x204006E:
0007d8 3050      	CPI  R21,0
0007d9 f031      	BREQ _0x2040070
0007da 5051      	SUBI R21,LOW(1)
0007db e2e0      	LDI  R30,LOW(32)
0007dc 93ea      	ST   -Y,R30
0007dd 940e 08c5 	CALL SUBOPT_0x14
0007df cff8      	RJMP _0x204006E
                 _0x2040070:
                 _0x204006D:
                 _0x2040071:
                 _0x2040030:
                 _0x20400CC:
0007e0 e010      	LDI  R17,LOW(0)
                 _0x204001B:
0007e1 cee0      	RJMP _0x2040016
                 _0x2040018:
0007e2 85ac      	LDD  R26,Y+12
0007e3 85bd      	LDD  R27,Y+12+1
0007e4 940e 08f6 	CALL __GETW1P
0007e6 940e 090a 	CALL __LOADLOCR6
0007e8 9664      	ADIW R28,20
0007e9 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
0007ea 92ff      	PUSH R15
0007eb 2ef8      	MOV  R15,R24
0007ec 9726      	SBIW R28,6
0007ed 940e 0905 	CALL __SAVELOCR4
0007ef 940e 08dd 	CALL SUBOPT_0x17
0007f1 9730      	SBIW R30,0
0007f2 f419      	BRNE _0x2040072
0007f3 efef      	LDI  R30,LOW(65535)
0007f4 efff      	LDI  R31,HIGH(65535)
0007f5 c023      	RJMP _0x20A0001
                 _0x2040072:
0007f6 01de      	MOVW R26,R28
0007f7 9616      	ADIW R26,6
0007f8 940e 08ee 	CALL __ADDW2R15
0007fa 018d      	MOVW R16,R26
0007fb 940e 08dd 	CALL SUBOPT_0x17
0007fd 83ee      	STD  Y+6,R30
0007fe 83ff      	STD  Y+6+1,R31
0007ff e0e0      	LDI  R30,LOW(0)
000800 87e8      	STD  Y+8,R30
000801 87e9      	STD  Y+8+1,R30
000802 01de      	MOVW R26,R28
000803 961a      	ADIW R26,10
000804 940e 08ee 	CALL __ADDW2R15
000806 940e 08f6 	CALL __GETW1P
000808 93fa      	ST   -Y,R31
000809 93ea      	ST   -Y,R30
00080a 931a      	ST   -Y,R17
00080b 930a      	ST   -Y,R16
00080c e7e6      	LDI  R30,LOW(_put_buff_G102)
00080d e0f6      	LDI  R31,HIGH(_put_buff_G102)
00080e 93fa      	ST   -Y,R31
00080f 93ea      	ST   -Y,R30
000810 01de      	MOVW R26,R28
000811 961a      	ADIW R26,10
000812 dea3      	RCALL __print_G102
000813 019f      	MOVW R18,R30
000814 81ae      	LDD  R26,Y+6
000815 81bf      	LDD  R27,Y+6+1
000816 e0e0      	LDI  R30,LOW(0)
000817 93ec      	ST   X,R30
000818 01f9      	MOVW R30,R18
                 _0x20A0001:
000819 940e 090c 	CALL __LOADLOCR4
00081b 962a      	ADIW R28,10
00081c 90ff      	POP  R15
00081d 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
00081e 93ba      	ST   -Y,R27
00081f 93aa      	ST   -Y,R26
000820 91a9          ld   r26,y+
000821 91b9          ld   r27,y+
000822 27ee          clr  r30
000823 27ff          clr  r31
                 strlen0:
000824 916d          ld   r22,x+
000825 2366          tst  r22
000826 f011          breq strlen1
000827 9631          adiw r30,1
000828 cffb          rjmp strlen0
                 strlen1:
000829 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
00082a 93ba      	ST   -Y,R27
00082b 93aa      	ST   -Y,R26
00082c 27aa          clr  r26
00082d 27bb          clr  r27
00082e 91e9          ld   r30,y+
00082f 91f9          ld   r31,y+
                 strlenf0:
000830 9005      	lpm  r0,z+
000831 2000          tst  r0
000832 f011          breq strlenf1
000833 9611          adiw r26,1
000834 cffb          rjmp strlenf0
                 strlenf1:
000835 01fd          movw r30,r26
000836 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _expect_v10_S0000009000:
00026f           	.BYTE 0x40
                 _expect_v20_S0000009000:
0002af           	.BYTE 0x40
                 _ui_init_S0000014002:
0002ef           	.BYTE 0x1
                 _spin_S0000014002:
0002f0           	.BYTE 0x1
                 _spch_S0000014002:
0002f1           	.BYTE 0x4
                 _ms_acc_S0000014002:
0002f5           	.BYTE 0x2
                 __base_y_G100:
0002f7           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000837 93aa      	ST   -Y,R26
000838 81e9      	LDD  R30,Y+1
000839 93ea      	ST   -Y,R30
00083a 81aa      	LDD  R26,Y+2
00083b 940c 013c 	JMP  _rc522_read_G000
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 9 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x1:
00083d 93ea      	ST   -Y,R30
00083e e0a0      	LDI  R26,LOW(0)
00083f 940c 012e 	JMP  _rc522_write_G000
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x2:
                +
000841 01de     +MOVW R26 , R28
000842 5bac     +SUBI R26 , LOW ( - 68 )
000843 4fbf     +SBCI R27 , HIGH ( - 68 )
000844 900d     +LD R0 , X +
000845 91bc     +LD R27 , X
000846 2da0     +MOV R26 , R0
                 	__GETW2SX 68
000847 931c      	ST   X,R17
000848 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x3:
000849 2fe0      	MOV  R30,R16
00084a e0f0      	LDI  R31,0
00084b 01de      	MOVW R26,R28
00084c 9614      	ADIW R26,4
00084d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
00084e 93ea      	ST   -Y,R30
00084f e8a0      	LDI  R26,LOW(128)
000850 940c 014f 	JMP  _set_bit_mask_G000
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
000852 27ee      	CLR  R30
000853 0fa1      	ADD  R26,R17
000854 1fbe      	ADC  R27,R30
000855 91ac      	LD   R26,X
000856 940c 012e 	JMP  _rc522_write_G000
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
000858 e0f0      	LDI  R31,0
000859 0fea      	ADD  R30,R26
00085a 1ffb      	ADC  R31,R27
00085b 010f      	MOVW R0,R30
00085c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x7:
00085d 0fae      	ADD  R26,R30
00085e 1fbf      	ADC  R27,R31
00085f 91ec      	LD   R30,X
000860 01d0      	MOVW R26,R0
000861 93ec      	ST   X,R30
000862 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x8:
000863 93ea      	ST   -Y,R30
000864 01de      	MOVW R26,R28
000865 9615      	ADIW R26,5
000866 940e 02ae 	CALL _rc522_anticoll_level_G000
000868 30e0      	CPI  R30,0
000869 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x9:
00086a 81ed      	LDD  R30,Y+5
00086b 81ac      	LDD  R26,Y+4
00086c 27ea      	EOR  R30,R26
00086d 81ae      	LDD  R26,Y+6
00086e 27ea      	EOR  R30,R26
00086f 81af      	LDD  R26,Y+7
000870 27ea      	EOR  R30,R26
000871 2f0e      	MOV  R16,R30
000872 85e8      	LDD  R30,Y+8
000873 17e0      	CP   R30,R16
000874 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:11 WORDS
                 SUBOPT_0xA:
000875 83ed      	STD  Y+5,R30
000876 81eb      	LDD  R30,Y+3
000877 81aa      	LDD  R26,Y+2
000878 27ea      	EOR  R30,R26
000879 81ac      	LDD  R26,Y+4
00087a 27ea      	EOR  R30,R26
00087b 81ad      	LDD  R26,Y+5
00087c 27ea      	EOR  R30,R26
00087d 2f1e      	MOV  R17,R30
00087e e9e3      	LDI  R30,LOW(147)
00087f 93ea      	ST   -Y,R30
000880 01fe      	MOVW R30,R28
000881 9633      	ADIW R30,3
000882 93fa      	ST   -Y,R31
000883 93ea      	ST   -Y,R30
000884 931a      	ST   -Y,R17
000885 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0xB:
000886 940e 05fe 	CALL _lcd_clear
000888 e0e0      	LDI  R30,LOW(0)
000889 93ea      	ST   -Y,R30
00088a e0a0      	LDI  R26,LOW(0)
00088b 940c 05f1 	JMP  _lcd_gotoxy
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0xC:
00088d e0e0      	LDI  R30,LOW(0)
00088e 93ea      	ST   -Y,R30
00088f e0a1      	LDI  R26,LOW(1)
000890 940c 05f1 	JMP  _lcd_gotoxy
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 12 TIMES, CODE SIZE REDUCTION:30 WORDS
                 SUBOPT_0xD:
000892 27ff      	CLR  R31
000893 2766      	CLR  R22
000894 2777      	CLR  R23
000895 940e 08fe 	CALL __PUTPARD1
000897 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xE:
000898 e2e6      	LDI  R30,LOW(38)
000899 93ea      	ST   -Y,R30
00089a 01de      	MOVW R26,R28
00089b 9657      	ADIW R26,23
00089c 940e 0279 	CALL _rc522_request_G000
00089e 30e0      	CPI  R30,0
00089f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0xF:
0008a0 01fe      	MOVW R30,R28
0008a1 9678      	ADIW R30,24
0008a2 93fa      	ST   -Y,R31
0008a3 93ea      	ST   -Y,R30
                +
0008a4 e8eb     +LDI R30 , LOW ( 2 * _0x0 + ( 71 ) )
0008a5 e0f1     +LDI R31 , HIGH ( 2 * _0x0 + ( 71 ) )
                 	__POINTW1FN _0x0,71
0008a6 93fa      	ST   -Y,R31
0008a7 93ea      	ST   -Y,R30
0008a8 89e8      	LDD  R30,Y+16
0008a9 cfe8      	RJMP SUBOPT_0xD
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x10:
0008aa 940e 05e5 	CALL __lcd_write_data
0008ac e0a3      	LDI  R26,LOW(3)
0008ad e0b0      	LDI  R27,0
0008ae 940c 08e4 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x11:
0008b0 e3a0      	LDI  R26,LOW(48)
0008b1 940e 05d1 	CALL __lcd_write_nibble_G100
                +
0008b3 ec88     +LDI R24 , LOW ( 200 )
0008b4 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0008b5 9701     +SBIW R24 , 1
0008b6 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0008b7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x12:
0008b8 932a      	ST   -Y,R18
0008b9 85ad      	LDD  R26,Y+13
0008ba 85be      	LDD  R27,Y+13+1
0008bb 85ef      	LDD  R30,Y+15
0008bc 89f8      	LDD  R31,Y+15+1
0008bd 9509      	ICALL
0008be 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x13:
0008bf 89e8      	LDD  R30,Y+16
0008c0 89f9      	LDD  R31,Y+16+1
0008c1 9734      	SBIW R30,4
0008c2 8be8      	STD  Y+16,R30
0008c3 8bf9      	STD  Y+16+1,R31
0008c4 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x14:
0008c5 85ad      	LDD  R26,Y+13
0008c6 85be      	LDD  R27,Y+13+1
0008c7 85ef      	LDD  R30,Y+15
0008c8 89f8      	LDD  R31,Y+15+1
0008c9 9509      	ICALL
0008ca 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x15:
0008cb 89a8      	LDD  R26,Y+16
0008cc 89b9      	LDD  R27,Y+16+1
0008cd 9614      	ADIW R26,4
0008ce 940e 08f6 	CALL __GETW1P
0008d0 83ee      	STD  Y+6,R30
0008d1 83ff      	STD  Y+6+1,R31
0008d2 81ae      	LDD  R26,Y+6
0008d3 81bf      	LDD  R27,Y+6+1
0008d4 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x16:
0008d5 89a8      	LDD  R26,Y+16
0008d6 89b9      	LDD  R27,Y+16+1
0008d7 9614      	ADIW R26,4
0008d8 940e 08f6 	CALL __GETW1P
0008da 87ea      	STD  Y+10,R30
0008db 87fb      	STD  Y+10+1,R31
0008dc 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x17:
0008dd 01de      	MOVW R26,R28
0008de 961c      	ADIW R26,12
0008df 940e 08ee 	CALL __ADDW2R15
0008e1 940e 08f6 	CALL __GETW1P
0008e3 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0008e4 9610      	adiw r26,0
0008e5 f039      	breq __delay_ms1
                 __delay_ms0:
0008e6 95a8      	wdr
                +
0008e7 ed80     +LDI R24 , LOW ( 0x7D0 )
0008e8 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
0008e9 9701     +SBIW R24 , 1
0008ea f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
0008eb 9711      	sbiw r26,1
0008ec f7c9      	brne __delay_ms0
                 __delay_ms1:
0008ed 9508      	ret
                 
                 __ADDW2R15:
0008ee 2400      	CLR  R0
0008ef 0daf      	ADD  R26,R15
0008f0 1db0      	ADC  R27,R0
0008f1 9508      	RET
                 
                 __ANEGW1:
0008f2 95f1      	NEG  R31
0008f3 95e1      	NEG  R30
0008f4 40f0      	SBCI R31,0
0008f5 9508      	RET
                 
                 __GETW1P:
0008f6 91ed      	LD   R30,X+
0008f7 91fc      	LD   R31,X
0008f8 9711      	SBIW R26,1
0008f9 9508      	RET
                 
                 __GETW1PF:
0008fa 9005      	LPM  R0,Z+
0008fb 91f4      	LPM  R31,Z
0008fc 2de0      	MOV  R30,R0
0008fd 9508      	RET
                 
                 __PUTPARD1:
0008fe 937a      	ST   -Y,R23
0008ff 936a      	ST   -Y,R22
000900 93fa      	ST   -Y,R31
000901 93ea      	ST   -Y,R30
000902 9508      	RET
                 
                 __SAVELOCR6:
000903 935a      	ST   -Y,R21
                 __SAVELOCR5:
000904 934a      	ST   -Y,R20
                 __SAVELOCR4:
000905 933a      	ST   -Y,R19
                 __SAVELOCR3:
000906 932a      	ST   -Y,R18
                 __SAVELOCR2:
000907 931a      	ST   -Y,R17
000908 930a      	ST   -Y,R16
000909 9508      	RET
                 
                 __LOADLOCR6:
00090a 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
00090b 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
00090c 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00090d 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00090e 8119      	LDD  R17,Y+1
00090f 8108      	LD   R16,Y
000910 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  15 r1 :   1 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  83 r17:  89 r18:  29 r19:  23 r20:   9 r21:  17 r22:   6 r23:   2 
r24:  26 r25:   5 r26: 308 r27: 107 r28:  66 r29:   1 r30: 575 r31: 125 
x  :  49 y  : 453 z  :  31 
Registers used: 25 out of 35 (71.4%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   8 add   :  11 
adiw  :  71 and   :   2 andi  :  13 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  33 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   9 
brlt  :   0 brmi  :   1 brne  :  60 brpl  :   1 brsh  :  15 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  : 136 
cbi   :   6 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  11 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   1 
cp    :  10 cpc   :   3 cpi   :  79 cpse  :   0 dec   :   5 des   :   0 
eor   :   9 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :  19 inc   :   2 jmp   :  41 ld    :  46 ldd   : 228 ldi   : 290 
lds   :   6 lpm   :  16 lsl   :   8 lsr   :   0 mov   :  50 movw  :  43 
mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   2 
ori   :   8 out   :  44 pop   :  13 push  :  13 rcall :  88 ret   :  45 
reti  :   0 rjmp  : 110 rol   :   0 ror   :   0 sbc   :   1 sbci  :   7 
sbi   :   8 sbic  :   0 sbis  :   1 sbiw  :  31 sbr   :   0 sbrc  :   2 
sbrs  :  10 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    : 184 std   :  62 sts   :   9 sub   :   1 subi  :  37 swap  :   1 
tst   :   4 wdr   :   1 
Instructions used: 58 out of 116 (50.0%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x001222   4220    422   4642   32768  14.2%
[.dseg] 0x000060 0x0002fb      0    155    155    2048   7.6%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 4 warnings
