Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Sun Apr 23 15:18:02 2023
| Host             : P2-01 running 64-bit major release  (build 9200)
| Command          : report_power -file VGAController_power_routed.rpt -pb VGAController_power_summary_routed.pb -rpx VGAController_power_routed.rpx
| Design           : VGAController
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 42.723 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 41.869                           |
| Device Static (W)        | 0.853                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     8.092 |     5092 |       --- |             --- |
|   LUT as Logic |     7.819 |     2854 |     63400 |            4.50 |
|   Register     |     0.215 |     1520 |    126800 |            1.20 |
|   CARRY4       |     0.048 |       23 |     15850 |            0.15 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |     0.005 |        3 |     63400 |           <0.01 |
|   Others       |     0.000 |      439 |       --- |             --- |
| Signals        |    10.470 |     4677 |       --- |             --- |
| Block RAM      |     2.126 |       91 |       135 |           67.41 |
| DSPs           |     1.579 |        9 |       240 |            3.75 |
| I/O            |    19.602 |       42 |       210 |           20.00 |
| Static Power   |     0.853 |          |           |                 |
| Total          |    42.723 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    22.714 |      22.124 |      0.590 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.810 |       0.717 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     5.540 |       5.536 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.234 |       0.187 |      0.046 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| VGAController             |    41.869 |
|   ColorPalette            |     0.129 |
|   Display                 |     0.542 |
|   ImageData               |     1.937 |
|   SpriteData              |     0.293 |
|   SpriteDataScoreLeft     |     0.185 |
|   SpriteDataScoreRight    |     0.118 |
|   wr                      |    15.730 |
|     CPU                   |    15.475 |
|       alu_b_bypass        |     0.429 |
|       dx_latch            |     3.186 |
|       fd_latch            |     0.040 |
|       md_logic            |    10.353 |
|       mw_latch            |     0.443 |
|       pcReg               |     0.006 |
|       xm_latch            |     1.018 |
|     InstMem               |     0.012 |
|     RegisterFile          |     0.243 |
|       decoder_read1       |     0.005 |
|       decoder_read2       |     0.018 |
|       decoder_write       |     0.054 |
|       loop1[10].a_reg     |     0.001 |
|       loop1[12].a_reg     |     0.002 |
|       loop1[14].a_reg     |     0.003 |
|       loop1[16].a_reg     |     0.010 |
|       loop1[18].a_reg     |     0.002 |
|       loop1[20].a_reg     |     0.012 |
|       loop1[23].a_reg     |     0.002 |
|       loop1[24].a_reg     |     0.002 |
|       loop1[26].a_reg     |     0.004 |
|       loop1[29].a_reg     |     0.002 |
|       loop1[2].score_reg2 |     0.035 |
|       loop1[30].a_reg     |     0.060 |
|       loop1[5].a_reg      |     0.005 |
|       loop1[6].a_reg      |     0.001 |
|       loop1[8].a_reg      |     0.022 |
+---------------------------+-----------+


