From 2d2a4b860ef60b4d10754d2e690d6fc170571a83 Mon Sep 17 00:00:00 2001
From: Hecanyang <hcy@rock-chips.com>
Date: Sat, 23 Dec 2017 15:40:21 +0800
Subject: [PATCH] arm64: dts: rockchip: add rk3328 ddr relate node

except add note to existing dts file, also add ddr timing and de-skew's
dts file.

Change-Id: I92b7e9c2c6572babd4be00beadbbb75aae431707
Signed-off-by: CanYang He <hcy@rock-chips.com>
---
 .../rockchip/rk3328-dram-2layer-timing.dtsi   | 257 +++++++++++++++
 .../rockchip/rk3328-dram-default-timing.dtsi  | 311 ++++++++++++++++++
 .../boot/dts/rockchip/rk3328-evb-android.dts  |   9 +
 arch/arm64/boot/dts/rockchip/rk3328.dtsi      |  67 ++++
 4 files changed, 644 insertions(+)
 create mode 100644 arch/arm64/boot/dts/rockchip/rk3328-dram-2layer-timing.dtsi
 create mode 100644 arch/arm64/boot/dts/rockchip/rk3328-dram-default-timing.dtsi

diff --git a/arch/arm64/boot/dts/rockchip/rk3328-dram-2layer-timing.dtsi b/arch/arm64/boot/dts/rockchip/rk3328-dram-2layer-timing.dtsi
new file mode 100644
index 000000000000..9203c5f28e09
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3328-dram-2layer-timing.dtsi
@@ -0,0 +1,257 @@
+/*
+ * Copyright (c) 2016 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPL or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This library is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License as
+ *     published by the Free Software Foundation; either version 2 of the
+ *     License, or (at your option) any later version.
+ *
+ *     This library is distributed in the hope that it will be useful,
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use,
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
+ */
+#include <dt-bindings/clock/rockchip-ddr.h>
+#include <dt-bindings/memory/rk3328-dram.h>
+
+&ddr_timing {
+	/* CA de-skew, one step is 47.8ps, range 0-15 */
+	ddr3a1_ddr4a9_de-skew = <2>;
+	ddr3a0_ddr4a10_de-skew = <4>;
+	ddr3a3_ddr4a6_de-skew = <6>;
+	ddr3a2_ddr4a4_de-skew = <5>;
+	ddr3a5_ddr4a8_de-skew = <6>;
+	ddr3a4_ddr4a5_de-skew = <5>;
+	ddr3a7_ddr4a11_de-skew = <6>;
+	ddr3a6_ddr4a7_de-skew = <5>;
+	ddr3a9_ddr4a0_de-skew = <5>;
+	ddr3a8_ddr4a13_de-skew = <1>;
+	ddr3a11_ddr4a3_de-skew = <7>;
+	ddr3a10_ddr4cs0_de-skew = <2>;
+	ddr3a13_ddr4a2_de-skew = <5>;
+	ddr3a12_ddr4ba1_de-skew = <3>;
+	ddr3a15_ddr4odt0_de-skew = <7>;
+	ddr3a14_ddr4a1_de-skew = <6>;
+	ddr3ba1_ddr4a15_de-skew = <5>;
+	ddr3ba0_ddr4bg0_de-skew = <9>;
+	ddr3ras_ddr4cke_de-skew = <9>;
+	ddr3ba2_ddr4ba0_de-skew = <9>;
+	ddr3we_ddr4bg1_de-skew = <7>;
+	ddr3cas_ddr4a12_de-skew = <5>;
+	ddr3ckn_ddr4ckn_de-skew = <13>;
+	ddr3ckp_ddr4ckp_de-skew = <13>;
+	ddr3cke_ddr4a16_de-skew = <5>;
+	ddr3odt0_ddr4a14_de-skew = <9>;
+	ddr3cs0_ddr4act_de-skew = <10>;
+	ddr3reset_ddr4reset_de-skew = <10>;
+	ddr3cs1_ddr4cs1_de-skew = <7>;
+	ddr3odt1_ddr4odt1_de-skew = <7>;
+
+	/* DATA de-skew
+	 * RX one step is 25.1ps, range 0-15
+	 * TX one step is 47.8ps, range 0-15
+	 */
+	cs0_dm0_rx_de-skew = <11>;
+	cs0_dm0_tx_de-skew = <10>;
+	cs0_dq0_rx_de-skew = <9>;
+	cs0_dq0_tx_de-skew = <9>;
+	cs0_dq1_rx_de-skew = <10>;
+	cs0_dq1_tx_de-skew = <10>;
+	cs0_dq2_rx_de-skew = <9>;
+	cs0_dq2_tx_de-skew = <9>;
+	cs0_dq3_rx_de-skew = <11>;
+	cs0_dq3_tx_de-skew = <10>;
+	cs0_dq4_rx_de-skew = <11>;
+	cs0_dq4_tx_de-skew = <10>;
+	cs0_dq5_rx_de-skew = <11>;
+	cs0_dq5_tx_de-skew = <10>;
+	cs0_dq6_rx_de-skew = <11>;
+	cs0_dq6_tx_de-skew = <10>;
+	cs0_dq7_rx_de-skew = <11>;
+	cs0_dq7_tx_de-skew = <10>;
+	cs0_dqs0_rx_de-skew = <9>;
+	cs0_dqs0p_tx_de-skew = <11>;
+	cs0_dqs0n_tx_de-skew = <11>;
+
+	cs0_dm1_rx_de-skew = <7>;
+	cs0_dm1_tx_de-skew = <7>;
+	cs0_dq8_rx_de-skew = <8>;
+	cs0_dq8_tx_de-skew = <9>;
+	cs0_dq9_rx_de-skew = <9>;
+	cs0_dq9_tx_de-skew = <8>;
+	cs0_dq10_rx_de-skew = <8>;
+	cs0_dq10_tx_de-skew = <9>;
+	cs0_dq11_rx_de-skew = <11>;
+	cs0_dq11_tx_de-skew = <9>;
+	cs0_dq12_rx_de-skew = <5>;
+	cs0_dq12_tx_de-skew = <7>;
+	cs0_dq13_rx_de-skew = <8>;
+	cs0_dq13_tx_de-skew = <8>;
+	cs0_dq14_rx_de-skew = <5>;
+	cs0_dq14_tx_de-skew = <7>;
+	cs0_dq15_rx_de-skew = <9>;
+	cs0_dq15_tx_de-skew = <8>;
+	cs0_dqs1_rx_de-skew = <9>;
+	cs0_dqs1p_tx_de-skew = <10>;
+	cs0_dqs1n_tx_de-skew = <10>;
+
+	cs0_dm2_rx_de-skew = <6>;
+	cs0_dm2_tx_de-skew = <8>;
+	cs0_dq16_rx_de-skew = <7>;
+	cs0_dq16_tx_de-skew = <8>;
+	cs0_dq17_rx_de-skew = <7>;
+	cs0_dq17_tx_de-skew = <8>;
+	cs0_dq18_rx_de-skew = <7>;
+	cs0_dq18_tx_de-skew = <8>;
+	cs0_dq19_rx_de-skew = <9>;
+	cs0_dq19_tx_de-skew = <9>;
+	cs0_dq20_rx_de-skew = <8>;
+	cs0_dq20_tx_de-skew = <9>;
+	cs0_dq21_rx_de-skew = <7>;
+	cs0_dq21_tx_de-skew = <8>;
+	cs0_dq22_rx_de-skew = <8>;
+	cs0_dq22_tx_de-skew = <8>;
+	cs0_dq23_rx_de-skew = <8>;
+	cs0_dq23_tx_de-skew = <8>;
+	cs0_dqs2_rx_de-skew = <7>;
+	cs0_dqs2p_tx_de-skew = <10>;
+	cs0_dqs2n_tx_de-skew = <10>;
+
+	cs0_dm3_rx_de-skew = <4>;
+	cs0_dm3_tx_de-skew = <5>;
+	cs0_dq24_rx_de-skew = <3>;
+	cs0_dq24_tx_de-skew = <6>;
+	cs0_dq25_rx_de-skew = <4>;
+	cs0_dq25_tx_de-skew = <6>;
+	cs0_dq26_rx_de-skew = <7>;
+	cs0_dq26_tx_de-skew = <7>;
+	cs0_dq27_rx_de-skew = <8>;
+	cs0_dq27_tx_de-skew = <7>;
+	cs0_dq28_rx_de-skew = <2>;
+	cs0_dq28_tx_de-skew = <4>;
+	cs0_dq29_rx_de-skew = <4>;
+	cs0_dq29_tx_de-skew = <6>;
+	cs0_dq30_rx_de-skew = <8>;
+	cs0_dq30_tx_de-skew = <7>;
+	cs0_dq31_rx_de-skew = <9>;
+	cs0_dq31_tx_de-skew = <8>;
+	cs0_dqs3_rx_de-skew = <6>;
+	cs0_dqs3p_tx_de-skew = <9>;
+	cs0_dqs3n_tx_de-skew = <9>;
+
+	cs1_dm0_rx_de-skew = <11>;
+	cs1_dm0_tx_de-skew = <10>;
+	cs1_dq0_rx_de-skew = <9>;
+	cs1_dq0_tx_de-skew = <9>;
+	cs1_dq1_rx_de-skew = <10>;
+	cs1_dq1_tx_de-skew = <10>;
+	cs1_dq2_rx_de-skew = <9>;
+	cs1_dq2_tx_de-skew = <9>;
+	cs1_dq3_rx_de-skew = <11>;
+	cs1_dq3_tx_de-skew = <10>;
+	cs1_dq4_rx_de-skew = <11>;
+	cs1_dq4_tx_de-skew = <10>;
+	cs1_dq5_rx_de-skew = <11>;
+	cs1_dq5_tx_de-skew = <10>;
+	cs1_dq6_rx_de-skew = <11>;
+	cs1_dq6_tx_de-skew = <10>;
+	cs1_dq7_rx_de-skew = <11>;
+	cs1_dq7_tx_de-skew = <10>;
+	cs1_dqs0_rx_de-skew = <9>;
+	cs1_dqs0p_tx_de-skew = <10>;
+	cs1_dqs0n_tx_de-skew = <10>;
+
+	cs1_dm1_rx_de-skew = <7>;
+	cs1_dm1_tx_de-skew = <7>;
+	cs1_dq8_rx_de-skew = <8>;
+	cs1_dq8_tx_de-skew = <9>;
+	cs1_dq9_rx_de-skew = <9>;
+	cs1_dq9_tx_de-skew = <8>;
+	cs1_dq10_rx_de-skew = <8>;
+	cs1_dq10_tx_de-skew = <9>;
+	cs1_dq11_rx_de-skew = <11>;
+	cs1_dq11_tx_de-skew = <9>;
+	cs1_dq12_rx_de-skew = <5>;
+	cs1_dq12_tx_de-skew = <7>;
+	cs1_dq13_rx_de-skew = <8>;
+	cs1_dq13_tx_de-skew = <8>;
+	cs1_dq14_rx_de-skew = <5>;
+	cs1_dq14_tx_de-skew = <7>;
+	cs1_dq15_rx_de-skew = <9>;
+	cs1_dq15_tx_de-skew = <8>;
+	cs1_dqs1_rx_de-skew = <9>;
+	cs1_dqs1p_tx_de-skew = <10>;
+	cs1_dqs1n_tx_de-skew = <10>;
+
+	cs1_dm2_rx_de-skew = <6>;
+	cs1_dm2_tx_de-skew = <8>;
+	cs1_dq16_rx_de-skew = <7>;
+	cs1_dq16_tx_de-skew = <8>;
+	cs1_dq17_rx_de-skew = <7>;
+	cs1_dq17_tx_de-skew = <8>;
+	cs1_dq18_rx_de-skew = <7>;
+	cs1_dq18_tx_de-skew = <8>;
+	cs1_dq19_rx_de-skew = <9>;
+	cs1_dq19_tx_de-skew = <9>;
+	cs1_dq20_rx_de-skew = <8>;
+	cs1_dq20_tx_de-skew = <9>;
+	cs1_dq21_rx_de-skew = <7>;
+	cs1_dq21_tx_de-skew = <8>;
+	cs1_dq22_rx_de-skew = <8>;
+	cs1_dq22_tx_de-skew = <8>;
+	cs1_dq23_rx_de-skew = <8>;
+	cs1_dq23_tx_de-skew = <8>;
+	cs1_dqs2_rx_de-skew = <7>;
+	cs1_dqs2p_tx_de-skew = <9>;
+	cs1_dqs2n_tx_de-skew = <9>;
+
+	cs1_dm3_rx_de-skew = <4>;
+	cs1_dm3_tx_de-skew = <5>;
+	cs1_dq24_rx_de-skew = <3>;
+	cs1_dq24_tx_de-skew = <6>;
+	cs1_dq25_rx_de-skew = <4>;
+	cs1_dq25_tx_de-skew = <6>;
+	cs1_dq26_rx_de-skew = <7>;
+	cs1_dq26_tx_de-skew = <7>;
+	cs1_dq27_rx_de-skew = <8>;
+	cs1_dq27_tx_de-skew = <7>;
+	cs1_dq28_rx_de-skew = <2>;
+	cs1_dq28_tx_de-skew = <4>;
+	cs1_dq29_rx_de-skew = <4>;
+	cs1_dq29_tx_de-skew = <6>;
+	cs1_dq30_rx_de-skew = <8>;
+	cs1_dq30_tx_de-skew = <7>;
+	cs1_dq31_rx_de-skew = <9>;
+	cs1_dq31_tx_de-skew = <8>;
+	cs1_dqs3_rx_de-skew = <6>;
+	cs1_dqs3p_tx_de-skew = <8>;
+	cs1_dqs3n_tx_de-skew = <8>;
+};
diff --git a/arch/arm64/boot/dts/rockchip/rk3328-dram-default-timing.dtsi b/arch/arm64/boot/dts/rockchip/rk3328-dram-default-timing.dtsi
new file mode 100644
index 000000000000..a3f5ff4bdc47
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3328-dram-default-timing.dtsi
@@ -0,0 +1,311 @@
+/*
+ * Copyright (c) 2017 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPL or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This library is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License as
+ *     published by the Free Software Foundation; either version 2 of the
+ *     License, or (at your option) any later version.
+ *
+ *     This library is distributed in the hope that it will be useful,
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use,
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
+ */
+#include <dt-bindings/clock/rockchip-ddr.h>
+#include <dt-bindings/memory/rk3328-dram.h>
+
+/ {
+	ddr_timing: ddr_timing {
+		compatible = "rockchip,ddr-timing";
+		ddr3_speed_bin = <DDR3_DEFAULT>;
+		ddr4_speed_bin = <DDR4_DEFAULT>;
+		pd_idle = <0>;
+		sr_idle = <0>;
+		sr_mc_gate_idle = <0>;
+		srpd_lite_idle	= <0>;
+		standby_idle = <0>;
+
+		auto_pd_dis_freq = <1066>;
+		auto_sr_dis_freq = <800>;
+		ddr3_dll_dis_freq = <300>;
+		ddr4_dll_dis_freq = <625>;
+		phy_dll_dis_freq = <400>;
+
+		ddr3_odt_dis_freq = <100>;
+		phy_ddr3_odt_dis_freq = <100>;
+		ddr3_drv = <DDR3_DS_40ohm>;
+		ddr3_odt = <DDR3_ODT_120ohm>;
+		phy_ddr3_ca_drv = <PHY_DDR3_RON_RTT_34ohm>;
+		phy_ddr3_ck_drv = <PHY_DDR3_RON_RTT_45ohm>;
+		phy_ddr3_dq_drv = <PHY_DDR3_RON_RTT_34ohm>;
+		phy_ddr3_odt = <PHY_DDR3_RON_RTT_225ohm>;
+
+		lpddr3_odt_dis_freq = <666>;
+		phy_lpddr3_odt_dis_freq = <666>;
+		lpddr3_drv = <LP3_DS_40ohm>;
+		lpddr3_odt = <LP3_ODT_240ohm>;
+		phy_lpddr3_ca_drv = <PHY_DDR4_LPDDR3_RON_RTT_34ohm>;
+		phy_lpddr3_ck_drv = <PHY_DDR4_LPDDR3_RON_RTT_43ohm>;
+		phy_lpddr3_dq_drv = <PHY_DDR4_LPDDR3_RON_RTT_34ohm>;
+		phy_lpddr3_odt = <PHY_DDR4_LPDDR3_RON_RTT_240ohm>;
+
+		lpddr4_odt_dis_freq = <800>;
+		phy_lpddr4_odt_dis_freq = <800>;
+		lpddr4_drv = <LP4_PDDS_60ohm>;
+		lpddr4_dq_odt = <LP4_DQ_ODT_40ohm>;
+		lpddr4_ca_odt = <LP4_CA_ODT_40ohm>;
+		phy_lpddr4_ca_drv = <PHY_DDR4_LPDDR3_RON_RTT_40ohm>;
+		phy_lpddr4_ck_cs_drv = <PHY_DDR4_LPDDR3_RON_RTT_80ohm>;
+		phy_lpddr4_dq_drv = <PHY_DDR4_LPDDR3_RON_RTT_80ohm>;
+		phy_lpddr4_odt = <PHY_DDR4_LPDDR3_RON_RTT_60ohm>;
+
+		ddr4_odt_dis_freq = <666>;
+		phy_ddr4_odt_dis_freq = <666>;
+		ddr4_drv = <DDR4_DS_34ohm>;
+		ddr4_odt = <DDR4_RTT_NOM_240ohm>;
+		phy_ddr4_ca_drv = <PHY_DDR4_LPDDR3_RON_RTT_34ohm>;
+		phy_ddr4_ck_drv = <PHY_DDR4_LPDDR3_RON_RTT_43ohm>;
+		phy_ddr4_dq_drv = <PHY_DDR4_LPDDR3_RON_RTT_34ohm>;
+		phy_ddr4_odt = <PHY_DDR4_LPDDR3_RON_RTT_240ohm>;
+
+		/* CA de-skew, one step is 47.8ps, range 0-15 */
+		ddr3a1_ddr4a9_de-skew = <7>;
+		ddr3a0_ddr4a10_de-skew = <7>;
+		ddr3a3_ddr4a6_de-skew = <8>;
+		ddr3a2_ddr4a4_de-skew = <8>;
+		ddr3a5_ddr4a8_de-skew = <7>;
+		ddr3a4_ddr4a5_de-skew = <9>;
+		ddr3a7_ddr4a11_de-skew = <7>;
+		ddr3a6_ddr4a7_de-skew = <9>;
+		ddr3a9_ddr4a0_de-skew = <8>;
+		ddr3a8_ddr4a13_de-skew = <7>;
+		ddr3a11_ddr4a3_de-skew = <9>;
+		ddr3a10_ddr4cs0_de-skew = <7>;
+		ddr3a13_ddr4a2_de-skew = <8>;
+		ddr3a12_ddr4ba1_de-skew = <7>;
+		ddr3a15_ddr4odt0_de-skew = <7>;
+		ddr3a14_ddr4a1_de-skew = <8>;
+		ddr3ba1_ddr4a15_de-skew = <7>;
+		ddr3ba0_ddr4bg0_de-skew = <7>;
+		ddr3ras_ddr4cke_de-skew = <7>;
+		ddr3ba2_ddr4ba0_de-skew = <8>;
+		ddr3we_ddr4bg1_de-skew = <8>;
+		ddr3cas_ddr4a12_de-skew = <7>;
+		ddr3ckn_ddr4ckn_de-skew = <8>;
+		ddr3ckp_ddr4ckp_de-skew = <8>;
+		ddr3cke_ddr4a16_de-skew = <8>;
+		ddr3odt0_ddr4a14_de-skew = <7>;
+		ddr3cs0_ddr4act_de-skew = <8>;
+		ddr3reset_ddr4reset_de-skew = <7>;
+		ddr3cs1_ddr4cs1_de-skew = <7>;
+		ddr3odt1_ddr4odt1_de-skew = <7>;
+
+		/* DATA de-skew
+		 * RX one step is 25.1ps, range 0-15
+		 * TX one step is 47.8ps, range 0-15
+		 */
+		cs0_dm0_rx_de-skew = <7>;
+		cs0_dm0_tx_de-skew = <8>;
+		cs0_dq0_rx_de-skew = <7>;
+		cs0_dq0_tx_de-skew = <8>;
+		cs0_dq1_rx_de-skew = <7>;
+		cs0_dq1_tx_de-skew = <8>;
+		cs0_dq2_rx_de-skew = <7>;
+		cs0_dq2_tx_de-skew = <8>;
+		cs0_dq3_rx_de-skew = <7>;
+		cs0_dq3_tx_de-skew = <8>;
+		cs0_dq4_rx_de-skew = <7>;
+		cs0_dq4_tx_de-skew = <8>;
+		cs0_dq5_rx_de-skew = <7>;
+		cs0_dq5_tx_de-skew = <8>;
+		cs0_dq6_rx_de-skew = <7>;
+		cs0_dq6_tx_de-skew = <8>;
+		cs0_dq7_rx_de-skew = <7>;
+		cs0_dq7_tx_de-skew = <8>;
+		cs0_dqs0_rx_de-skew = <6>;
+		cs0_dqs0p_tx_de-skew = <9>;
+		cs0_dqs0n_tx_de-skew = <9>;
+
+		cs0_dm1_rx_de-skew = <7>;
+		cs0_dm1_tx_de-skew = <7>;
+		cs0_dq8_rx_de-skew = <7>;
+		cs0_dq8_tx_de-skew = <8>;
+		cs0_dq9_rx_de-skew = <7>;
+		cs0_dq9_tx_de-skew = <7>;
+		cs0_dq10_rx_de-skew = <7>;
+		cs0_dq10_tx_de-skew = <8>;
+		cs0_dq11_rx_de-skew = <7>;
+		cs0_dq11_tx_de-skew = <7>;
+		cs0_dq12_rx_de-skew = <7>;
+		cs0_dq12_tx_de-skew = <8>;
+		cs0_dq13_rx_de-skew = <7>;
+		cs0_dq13_tx_de-skew = <7>;
+		cs0_dq14_rx_de-skew = <7>;
+		cs0_dq14_tx_de-skew = <8>;
+		cs0_dq15_rx_de-skew = <7>;
+		cs0_dq15_tx_de-skew = <7>;
+		cs0_dqs1_rx_de-skew = <7>;
+		cs0_dqs1p_tx_de-skew = <9>;
+		cs0_dqs1n_tx_de-skew = <9>;
+
+		cs0_dm2_rx_de-skew = <7>;
+		cs0_dm2_tx_de-skew = <8>;
+		cs0_dq16_rx_de-skew = <7>;
+		cs0_dq16_tx_de-skew = <8>;
+		cs0_dq17_rx_de-skew = <7>;
+		cs0_dq17_tx_de-skew = <8>;
+		cs0_dq18_rx_de-skew = <7>;
+		cs0_dq18_tx_de-skew = <8>;
+		cs0_dq19_rx_de-skew = <7>;
+		cs0_dq19_tx_de-skew = <8>;
+		cs0_dq20_rx_de-skew = <7>;
+		cs0_dq20_tx_de-skew = <8>;
+		cs0_dq21_rx_de-skew = <7>;
+		cs0_dq21_tx_de-skew = <8>;
+		cs0_dq22_rx_de-skew = <7>;
+		cs0_dq22_tx_de-skew = <8>;
+		cs0_dq23_rx_de-skew = <7>;
+		cs0_dq23_tx_de-skew = <8>;
+		cs0_dqs2_rx_de-skew = <6>;
+		cs0_dqs2p_tx_de-skew = <9>;
+		cs0_dqs2n_tx_de-skew = <9>;
+
+		cs0_dm3_rx_de-skew = <7>;
+		cs0_dm3_tx_de-skew = <7>;
+		cs0_dq24_rx_de-skew = <7>;
+		cs0_dq24_tx_de-skew = <8>;
+		cs0_dq25_rx_de-skew = <7>;
+		cs0_dq25_tx_de-skew = <7>;
+		cs0_dq26_rx_de-skew = <7>;
+		cs0_dq26_tx_de-skew = <7>;
+		cs0_dq27_rx_de-skew = <7>;
+		cs0_dq27_tx_de-skew = <7>;
+		cs0_dq28_rx_de-skew = <7>;
+		cs0_dq28_tx_de-skew = <7>;
+		cs0_dq29_rx_de-skew = <7>;
+		cs0_dq29_tx_de-skew = <7>;
+		cs0_dq30_rx_de-skew = <7>;
+		cs0_dq30_tx_de-skew = <7>;
+		cs0_dq31_rx_de-skew = <7>;
+		cs0_dq31_tx_de-skew = <7>;
+		cs0_dqs3_rx_de-skew = <7>;
+		cs0_dqs3p_tx_de-skew = <9>;
+		cs0_dqs3n_tx_de-skew = <9>;
+
+		cs1_dm0_rx_de-skew = <7>;
+		cs1_dm0_tx_de-skew = <8>;
+		cs1_dq0_rx_de-skew = <7>;
+		cs1_dq0_tx_de-skew = <8>;
+		cs1_dq1_rx_de-skew = <7>;
+		cs1_dq1_tx_de-skew = <8>;
+		cs1_dq2_rx_de-skew = <7>;
+		cs1_dq2_tx_de-skew = <8>;
+		cs1_dq3_rx_de-skew = <7>;
+		cs1_dq3_tx_de-skew = <8>;
+		cs1_dq4_rx_de-skew = <7>;
+		cs1_dq4_tx_de-skew = <8>;
+		cs1_dq5_rx_de-skew = <7>;
+		cs1_dq5_tx_de-skew = <8>;
+		cs1_dq6_rx_de-skew = <7>;
+		cs1_dq6_tx_de-skew = <8>;
+		cs1_dq7_rx_de-skew = <7>;
+		cs1_dq7_tx_de-skew = <8>;
+		cs1_dqs0_rx_de-skew = <6>;
+		cs1_dqs0p_tx_de-skew = <9>;
+		cs1_dqs0n_tx_de-skew = <9>;
+
+		cs1_dm1_rx_de-skew = <7>;
+		cs1_dm1_tx_de-skew = <7>;
+		cs1_dq8_rx_de-skew = <7>;
+		cs1_dq8_tx_de-skew = <8>;
+		cs1_dq9_rx_de-skew = <7>;
+		cs1_dq9_tx_de-skew = <7>;
+		cs1_dq10_rx_de-skew = <7>;
+		cs1_dq10_tx_de-skew = <8>;
+		cs1_dq11_rx_de-skew = <7>;
+		cs1_dq11_tx_de-skew = <7>;
+		cs1_dq12_rx_de-skew = <7>;
+		cs1_dq12_tx_de-skew = <8>;
+		cs1_dq13_rx_de-skew = <7>;
+		cs1_dq13_tx_de-skew = <7>;
+		cs1_dq14_rx_de-skew = <7>;
+		cs1_dq14_tx_de-skew = <8>;
+		cs1_dq15_rx_de-skew = <7>;
+		cs1_dq15_tx_de-skew = <7>;
+		cs1_dqs1_rx_de-skew = <7>;
+		cs1_dqs1p_tx_de-skew = <9>;
+		cs1_dqs1n_tx_de-skew = <9>;
+
+		cs1_dm2_rx_de-skew = <7>;
+		cs1_dm2_tx_de-skew = <8>;
+		cs1_dq16_rx_de-skew = <7>;
+		cs1_dq16_tx_de-skew = <8>;
+		cs1_dq17_rx_de-skew = <7>;
+		cs1_dq17_tx_de-skew = <8>;
+		cs1_dq18_rx_de-skew = <7>;
+		cs1_dq18_tx_de-skew = <8>;
+		cs1_dq19_rx_de-skew = <7>;
+		cs1_dq19_tx_de-skew = <8>;
+		cs1_dq20_rx_de-skew = <7>;
+		cs1_dq20_tx_de-skew = <8>;
+		cs1_dq21_rx_de-skew = <7>;
+		cs1_dq21_tx_de-skew = <8>;
+		cs1_dq22_rx_de-skew = <7>;
+		cs1_dq22_tx_de-skew = <8>;
+		cs1_dq23_rx_de-skew = <7>;
+		cs1_dq23_tx_de-skew = <8>;
+		cs1_dqs2_rx_de-skew = <6>;
+		cs1_dqs2p_tx_de-skew = <9>;
+		cs1_dqs2n_tx_de-skew = <9>;
+
+		cs1_dm3_rx_de-skew = <7>;
+		cs1_dm3_tx_de-skew = <7>;
+		cs1_dq24_rx_de-skew = <7>;
+		cs1_dq24_tx_de-skew = <8>;
+		cs1_dq25_rx_de-skew = <7>;
+		cs1_dq25_tx_de-skew = <7>;
+		cs1_dq26_rx_de-skew = <7>;
+		cs1_dq26_tx_de-skew = <7>;
+		cs1_dq27_rx_de-skew = <7>;
+		cs1_dq27_tx_de-skew = <7>;
+		cs1_dq28_rx_de-skew = <7>;
+		cs1_dq28_tx_de-skew = <7>;
+		cs1_dq29_rx_de-skew = <7>;
+		cs1_dq29_tx_de-skew = <7>;
+		cs1_dq30_rx_de-skew = <7>;
+		cs1_dq30_tx_de-skew = <7>;
+		cs1_dq31_rx_de-skew = <7>;
+		cs1_dq31_tx_de-skew = <7>;
+		cs1_dqs3_rx_de-skew = <7>;
+		cs1_dqs3p_tx_de-skew = <9>;
+		cs1_dqs3n_tx_de-skew = <9>;
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/rk3328-evb-android.dts b/arch/arm64/boot/dts/rockchip/rk3328-evb-android.dts
index 6bda0fde9f6d..02667952638e 100644
--- a/arch/arm64/boot/dts/rockchip/rk3328-evb-android.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3328-evb-android.dts
@@ -126,6 +126,15 @@
 	cpu-supply = <&vdd_arm>;
 };
 
+&dfi {
+	status = "okay";
+};
+
+&dmc {
+	center-supply = <&vdd_logic>;
+	status = "okay";
+};
+
 &emmc {
 	bus-width = <8>;
 	cap-mmc-highspeed;
diff --git a/arch/arm64/boot/dts/rockchip/rk3328.dtsi b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
index 5f22bc381c72..a3524e1bd38c 100644
--- a/arch/arm64/boot/dts/rockchip/rk3328.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
@@ -46,8 +46,10 @@
 #include <dt-bindings/interrupt-controller/irq.h>
 #include <dt-bindings/pinctrl/rockchip.h>
 #include <dt-bindings/soc/rockchip,boot-mode.h>
+#include <dt-bindings/soc/rockchip-system-status.h>
 #include <dt-bindings/power/rk3328-power.h>
 #include <dt-bindings/thermal/thermal.h>
+#include "rk3328-dram-default-timing.dtsi"
 
 / {
 	compatible = "rockchip,rk3328";
@@ -1247,6 +1249,71 @@
 		};
 	};
 
+	dfi: dfi@ff790000 {
+		reg = <0x00 0xff790000 0x00 0x400>;
+		compatible = "rockchip,rk3328-dfi";
+		rockchip,grf = <&grf>;
+		status = "disabled";
+	};
+
+	dmc: dmc {
+		compatible = "rockchip,rk3328-dmc";
+		devfreq-events = <&dfi>;
+		clocks = <&cru SCLK_DDRCLK>;
+		clock-names = "dmc_clk";
+		operating-points-v2 = <&dmc_opp_table>;
+		ddr_timing = <&ddr_timing>;
+		upthreshold = <40>;
+		downdifferential = <20>;
+		system-status-freq = <
+			/*system status         freq(KHz)*/
+			SYS_STATUS_NORMAL       786000
+			SYS_STATUS_REBOOT       786000
+			SYS_STATUS_SUSPEND      786000
+			SYS_STATUS_VIDEO_1080P  786000
+			SYS_STATUS_VIDEO_4K     786000
+			SYS_STATUS_VIDEO_4K_10B 933000
+			SYS_STATUS_PERFORMANCE  933000
+			SYS_STATUS_BOOST        933000
+		>;
+		auto-min-freq = <786000>;
+		auto-freq-en = <0>;
+		status = "disabled";
+	};
+
+	dmc_opp_table: opp-table3 {
+		compatible = "operating-points-v2";
+
+		opp-400000000 {
+			opp-hz = /bits/ 64 <400000000>;
+			opp-microvolt = <900000>;
+		};
+		opp-600000000 {
+			opp-hz = /bits/ 64 <600000000>;
+			opp-microvolt = <1000000>;
+		};
+		opp-786000000 {
+			opp-hz = /bits/ 64 <786000000>;
+			opp-microvolt = <1050000>;
+		};
+		opp-800000000 {
+			opp-hz = /bits/ 64 <800000000>;
+			opp-microvolt = <1050000>;
+		};
+		opp-850000000 {
+			opp-hz = /bits/ 64 <850000000>;
+			opp-microvolt = <1050000>;
+		};
+		opp-933000000 {
+			opp-hz = /bits/ 64 <933000000>;
+			opp-microvolt = <1075000>;
+		};
+		opp-1066000000 {
+			opp-hz = /bits/ 64 <1066000000>;
+			opp-microvolt = <1150000>;
+		};
+	};
+
 	gic: interrupt-controller@ff811000 {
 		compatible = "arm,gic-400";
 		#interrupt-cells = <3>;
-- 
2.35.3

