
*** Running vivado
    with args -log BancodeRegistrosSegmento.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source BancodeRegistrosSegmento.tcl -notrace


****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Mon May 19 10:24:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source BancodeRegistrosSegmento.tcl -notrace
Command: link_design -top BancodeRegistrosSegmento -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1666.992 ; gain = 0.000 ; free physical = 569 ; free virtual = 9592
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1742.711 ; gain = 0.000 ; free physical = 540 ; free virtual = 9492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1743.711 ; gain = 0.000 ; free physical = 532 ; free virtual = 9485
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1771.523 ; gain = 184.031 ; free physical = 530 ; free virtual = 9483
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1986.344 ; gain = 214.820 ; free physical = 423 ; free virtual = 9391

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1df4ebabf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2397.492 ; gain = 411.148 ; free physical = 164 ; free virtual = 9067

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.383 ; gain = 0.000 ; free physical = 118 ; free virtual = 8536

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.383 ; gain = 0.000 ; free physical = 118 ; free virtual = 8536
Phase 1 Initialization | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.383 ; gain = 0.000 ; free physical = 118 ; free virtual = 8536

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.383 ; gain = 0.000 ; free physical = 117 ; free virtual = 8535

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.383 ; gain = 0.000 ; free physical = 117 ; free virtual = 8533
Phase 2 Timer Update And Timing Data Collection | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.383 ; gain = 0.000 ; free physical = 117 ; free virtual = 8533

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2744.383 ; gain = 0.000 ; free physical = 152 ; free virtual = 8541
Retarget | Checksum: 1df4ebabf
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2744.383 ; gain = 0.000 ; free physical = 154 ; free virtual = 8542
Constant propagation | Checksum: 1df4ebabf
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.383 ; gain = 0.000 ; free physical = 154 ; free virtual = 8542
Phase 5 Sweep | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2744.383 ; gain = 0.000 ; free physical = 159 ; free virtual = 8545
Sweep | Checksum: 1df4ebabf
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2776.398 ; gain = 32.016 ; free physical = 160 ; free virtual = 8543
BUFG optimization | Checksum: 1df4ebabf
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2776.398 ; gain = 32.016 ; free physical = 161 ; free virtual = 8543
Shift Register Optimization | Checksum: 1df4ebabf
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2776.398 ; gain = 32.016 ; free physical = 163 ; free virtual = 8543
Post Processing Netlist | Checksum: 1df4ebabf
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2776.398 ; gain = 32.016 ; free physical = 165 ; free virtual = 8542

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.398 ; gain = 0.000 ; free physical = 165 ; free virtual = 8542
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2776.398 ; gain = 32.016 ; free physical = 162 ; free virtual = 8539
Phase 9 Finalization | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2776.398 ; gain = 32.016 ; free physical = 162 ; free virtual = 8538
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2776.398 ; gain = 32.016 ; free physical = 162 ; free virtual = 8538

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.398 ; gain = 0.000 ; free physical = 165 ; free virtual = 8537

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.398 ; gain = 0.000 ; free physical = 165 ; free virtual = 8537

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.398 ; gain = 0.000 ; free physical = 165 ; free virtual = 8537
Ending Netlist Obfuscation Task | Checksum: 1df4ebabf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.398 ; gain = 0.000 ; free physical = 165 ; free virtual = 8537
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2776.398 ; gain = 1004.875 ; free physical = 165 ; free virtual = 8537
INFO: [Vivado 12-24828] Executing command : report_drc -file BancodeRegistrosSegmento_drc_opted.rpt -pb BancodeRegistrosSegmento_drc_opted.pb -rpx BancodeRegistrosSegmento_drc_opted.rpx
Command: report_drc -file BancodeRegistrosSegmento_drc_opted.rpt -pb BancodeRegistrosSegmento_drc_opted.pb -rpx BancodeRegistrosSegmento_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alfaquillo/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.runs/impl_1/BancodeRegistrosSegmento_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.562 ; gain = 0.000 ; free physical = 154 ; free virtual = 8429
INFO: [Common 17-1381] The checkpoint '/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.runs/impl_1/BancodeRegistrosSegmento_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.449 ; gain = 0.000 ; free physical = 132 ; free virtual = 8352
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14fea13a7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.449 ; gain = 0.000 ; free physical = 132 ; free virtual = 8352
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.449 ; gain = 0.000 ; free physical = 132 ; free virtual = 8352

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1691ad1cb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.465 ; gain = 32.016 ; free physical = 147 ; free virtual = 8217

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 217155756

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.465 ; gain = 32.016 ; free physical = 277 ; free virtual = 8086

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 217155756

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.465 ; gain = 32.016 ; free physical = 276 ; free virtual = 8077
Phase 1 Placer Initialization | Checksum: 217155756

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.465 ; gain = 32.016 ; free physical = 273 ; free virtual = 8070

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 217155756

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.465 ; gain = 32.016 ; free physical = 276 ; free virtual = 8072

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 217155756

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.465 ; gain = 32.016 ; free physical = 278 ; free virtual = 8074

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 217155756

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.465 ; gain = 32.016 ; free physical = 278 ; free virtual = 8073

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 16e7328d0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 212 ; free virtual = 7793

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1e36a4bbb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 129 ; free virtual = 7655
Phase 2 Global Placement | Checksum: 1e36a4bbb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 134 ; free virtual = 7655

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e36a4bbb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 189 ; free virtual = 7656

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1df018a6f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 217 ; free virtual = 7669

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 199d35a13

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 253 ; free virtual = 7669

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 199d35a13

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 253 ; free virtual = 7669

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f46a04d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 210 ; free virtual = 7637

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f46a04d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 210 ; free virtual = 7637

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f46a04d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 210 ; free virtual = 7637
Phase 3 Detail Placement | Checksum: 1f46a04d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 210 ; free virtual = 7637

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1f46a04d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 208 ; free virtual = 7637

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f46a04d9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 206 ; free virtual = 7637

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f46a04d9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 205 ; free virtual = 7637
Phase 4.3 Placer Reporting | Checksum: 1f46a04d9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 204 ; free virtual = 7637

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 204 ; free virtual = 7638

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 204 ; free virtual = 7638
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f46a04d9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 204 ; free virtual = 7638
Ending Placer Task | Checksum: 19d11d6a1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2894.477 ; gain = 56.027 ; free physical = 203 ; free virtual = 7639
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2894.477 ; gain = 67.902 ; free physical = 201 ; free virtual = 7639
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file BancodeRegistrosSegmento_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 192 ; free virtual = 7632
INFO: [Vivado 12-24828] Executing command : report_utilization -file BancodeRegistrosSegmento_utilization_placed.rpt -pb BancodeRegistrosSegmento_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file BancodeRegistrosSegmento_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 178 ; free virtual = 7627
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 178 ; free virtual = 7627
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 177 ; free virtual = 7627
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 177 ; free virtual = 7627
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 161 ; free virtual = 7617
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 161 ; free virtual = 7617
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 161 ; free virtual = 7617
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 161 ; free virtual = 7617
INFO: [Common 17-1381] The checkpoint '/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.runs/impl_1/BancodeRegistrosSegmento_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 147 ; free virtual = 7617
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 147 ; free virtual = 7617
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 147 ; free virtual = 7617
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 147 ; free virtual = 7617
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 146 ; free virtual = 7617
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 146 ; free virtual = 7617
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 146 ; free virtual = 7618
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2894.477 ; gain = 0.000 ; free physical = 146 ; free virtual = 7618
INFO: [Common 17-1381] The checkpoint '/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.runs/impl_1/BancodeRegistrosSegmento_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4d27c2fa ConstDB: 0 ShapeSum: b7cf2843 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 1b32beb | NumContArr: 4b84d5fb | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1d289f720

Time (s): cpu = 00:01:22 ; elapsed = 00:01:10 . Memory (MB): peak = 3068.172 ; gain = 173.695 ; free physical = 126 ; free virtual = 5771

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d289f720

Time (s): cpu = 00:01:22 ; elapsed = 00:01:10 . Memory (MB): peak = 3106.172 ; gain = 211.695 ; free physical = 111 ; free virtual = 5745

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d289f720

Time (s): cpu = 00:01:22 ; elapsed = 00:01:10 . Memory (MB): peak = 3106.172 ; gain = 211.695 ; free physical = 125 ; free virtual = 5759
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 133
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 133
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23582d1e7

Time (s): cpu = 00:01:26 ; elapsed = 00:01:11 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 193 ; free virtual = 5612

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 23582d1e7

Time (s): cpu = 00:01:26 ; elapsed = 00:01:11 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 193 ; free virtual = 5612

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2d855a0e0

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 188 ; free virtual = 5607
Phase 4 Initial Routing | Checksum: 2d855a0e0

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 188 ; free virtual = 5607

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 2ca85ced3

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 187 ; free virtual = 5607
Phase 5 Rip-up And Reroute | Checksum: 2ca85ced3

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 187 ; free virtual = 5607

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 2ca85ced3

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 187 ; free virtual = 5607

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2ca85ced3

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 187 ; free virtual = 5607
Phase 7 Post Hold Fix | Checksum: 2ca85ced3

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 187 ; free virtual = 5607

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0624557 %
  Global Horizontal Routing Utilization  = 0.113417 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2ca85ced3

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 186 ; free virtual = 5606

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2ca85ced3

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 186 ; free virtual = 5606

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2ca85ced3

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 186 ; free virtual = 5606

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2ca85ced3

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 186 ; free virtual = 5607
Total Elapsed time in route_design: 71.59 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1fe22a61d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 186 ; free virtual = 5607
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1fe22a61d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3181.320 ; gain = 286.844 ; free physical = 186 ; free virtual = 5607

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 3181.652 ; gain = 287.176 ; free physical = 138 ; free virtual = 5590
INFO: [Vivado 12-24828] Executing command : report_drc -file BancodeRegistrosSegmento_drc_routed.rpt -pb BancodeRegistrosSegmento_drc_routed.pb -rpx BancodeRegistrosSegmento_drc_routed.rpx
Command: report_drc -file BancodeRegistrosSegmento_drc_routed.rpt -pb BancodeRegistrosSegmento_drc_routed.pb -rpx BancodeRegistrosSegmento_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.runs/impl_1/BancodeRegistrosSegmento_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file BancodeRegistrosSegmento_methodology_drc_routed.rpt -pb BancodeRegistrosSegmento_methodology_drc_routed.pb -rpx BancodeRegistrosSegmento_methodology_drc_routed.rpx
Command: report_methodology -file BancodeRegistrosSegmento_methodology_drc_routed.rpt -pb BancodeRegistrosSegmento_methodology_drc_routed.pb -rpx BancodeRegistrosSegmento_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.runs/impl_1/BancodeRegistrosSegmento_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -file BancodeRegistrosSegmento_timing_summary_routed.rpt -pb BancodeRegistrosSegmento_timing_summary_routed.pb -rpx BancodeRegistrosSegmento_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file BancodeRegistrosSegmento_route_status.rpt -pb BancodeRegistrosSegmento_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file BancodeRegistrosSegmento_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file BancodeRegistrosSegmento_bus_skew_routed.rpt -pb BancodeRegistrosSegmento_bus_skew_routed.pb -rpx BancodeRegistrosSegmento_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file BancodeRegistrosSegmento_power_routed.rpt -pb BancodeRegistrosSegmento_power_summary_routed.pb -rpx BancodeRegistrosSegmento_power_routed.rpx
Command: report_power -file BancodeRegistrosSegmento_power_routed.rpt -pb BancodeRegistrosSegmento_power_summary_routed.pb -rpx BancodeRegistrosSegmento_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file BancodeRegistrosSegmento_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 3270.605 ; gain = 88.953 ; free physical = 189 ; free virtual = 5537
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3270.605 ; gain = 0.000 ; free physical = 189 ; free virtual = 5538
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3270.605 ; gain = 0.000 ; free physical = 187 ; free virtual = 5536
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3270.605 ; gain = 0.000 ; free physical = 187 ; free virtual = 5536
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3270.605 ; gain = 0.000 ; free physical = 186 ; free virtual = 5536
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3270.605 ; gain = 0.000 ; free physical = 186 ; free virtual = 5536
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3270.605 ; gain = 0.000 ; free physical = 186 ; free virtual = 5535
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3270.605 ; gain = 0.000 ; free physical = 185 ; free virtual = 5535
INFO: [Common 17-1381] The checkpoint '/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.runs/impl_1/BancodeRegistrosSegmento_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon May 19 10:26:51 2025...
