# DMA å®Œæ•´å®ç°è®¡åˆ’

## ğŸ“‹ æ€»ä½“ç›®æ ‡

åŸºäºæŒ‡ä»¤æ‰©å±•æ–¹å¼ï¼ˆæ–¹æ¡ˆBï¼‰å®ç° DMA Engineï¼Œå‚è€ƒ dot8 extension çš„è®¾è®¡æµç¨‹ã€‚

## ğŸ¯ è®¾è®¡åŸåˆ™

1. âœ… **æ— å†²çª**: ä½¿ç”¨ funct7=3, funct3=0ï¼Œå·²éªŒè¯æ— å†²çª
2. âœ… **å‚è€ƒ dot8**: éµå¾ª assignment5.md çš„å®ç°æµç¨‹
3. âœ… **å¸å–æ•™è®­**: é¿å…ä¹‹å‰çš„ DCR åœ°å€å†²çªã€å†…å­˜ä»²è£ç­‰é—®é¢˜
4. âœ… **é€æ­¥éªŒè¯**: æ¯ä¸ªé˜¶æ®µå®Œæˆåè¿›è¡Œæµ‹è¯•
5. âœ… **å¯å›é€€**: æ‰€æœ‰ä¿®æ”¹éƒ½æœ‰æ¸…æ™°çš„æ³¨é‡Šå’Œæ–‡æ¡£

---

## ğŸ“Š å®ç°é˜¶æ®µæ¦‚è§ˆ

| é˜¶æ®µ | ä»»åŠ¡ | é¢„è®¡æ–‡ä»¶æ•° | å…³é”®ç‚¹ |
|------|------|-----------|--------|
| **Phase 1** | ISA Extension | 1 | æŒ‡ä»¤å®šä¹‰ |
| **Phase 2** | SimX Types | 2 | ç±»å‹å®šä¹‰ |
| **Phase 3** | SimX Decode | 1 | æŒ‡ä»¤è§£ç  |
| **Phase 4** | DMA Engine | 2 | æ ¸å¿ƒé€»è¾‘ |
| **Phase 5** | Socket Integration | 2 | é›†æˆåˆ° Socket |
| **Phase 6** | Execute Logic | 1 | æ‰§è¡Œè§¦å‘ |
| **Phase 7** | Test Program | 4 | æµ‹è¯•éªŒè¯ |
| **Phase 8** | Testing & Debug | - | åŠŸèƒ½éªŒè¯ |

---

# Phase 1: ISA Extension (æŒ‡ä»¤æ‰©å±•)

## ç›®æ ‡
å®šä¹‰ VX_DMA æŒ‡ä»¤çš„ç”¨æˆ·æ¥å£

## æ–‡ä»¶ä¿®æ”¹

### 1.1 `kernel/include/vx_intrinsics.h`

**ä½ç½®**: æ–‡ä»¶æœ«å°¾ï¼Œ`#endif // __VX_INTRINSICS_H__` ä¹‹å‰

**æ·»åŠ å†…å®¹**:
```c
///////////////////////////////////////////////////////////////////////////////
// DMA Transfer Instructions
///////////////////////////////////////////////////////////////////////////////

// DMA transfer directions
#define DMA_DIR_G2L 0  // Global to Local Memory
#define DMA_DIR_L2G 1  // Local to Global Memory

// DMA transfer (generic)
inline void vx_dma_transfer(void* dst, void* src, size_t size, int direction) {
    asm volatile (
        ".insn r 0x0B, 0x0, 0x3, %0, %1, %2"
        : 
        : "r"(dst), "r"(src), "r"(size | ((size_t)direction << 31))
        : "memory"
    );
}

// DMA Global to Local
inline void vx_dma_g2l(void* local_dst, void* global_src, size_t size) {
    vx_dma_transfer(local_dst, global_src, size, DMA_DIR_G2L);
}

// DMA Local to Global
inline void vx_dma_l2g(void* global_dst, void* local_src, size_t size) {
    vx_dma_transfer(global_dst, local_src, size, DMA_DIR_L2G);
}
```

**éªŒè¯**:
- [ ] ç¼–è¯‘ kernel åº“: `cd kernel && make clean && make`
- [ ] ç¡®è®¤æ— ç¼–è¯‘é”™è¯¯

---

# Phase 2: SimX Types (ç±»å‹å®šä¹‰)

## ç›®æ ‡
åœ¨ SimX ä¸­å®šä¹‰ DMA ç›¸å…³çš„ç±»å‹å’Œæšä¸¾

## æ–‡ä»¶ä¿®æ”¹

### 2.1 `sim/simx/types.h`

**ä½ç½® 1**: åœ¨ `enum class WctlType` ä¹‹åæ·»åŠ  DMA ç±»å‹æšä¸¾

```cpp
// DMA types
enum class DmaType {
  TRANSFER,  // DMA transfer operation
};

inline std::ostream& operator<<(std::ostream& os, const DmaType& type) {
  switch (type) {
  case DmaType::TRANSFER: os << "TRANSFER"; break;
  default: os << "?"; break;
  }
  return os;
}
```

**ä½ç½® 2**: åœ¨ `struct IntrWctlArgs` ä¹‹åæ·»åŠ  DMA å‚æ•°ç»“æ„

```cpp
// DMA instruction arguments
struct IntrDmaArgs {
  // No additional arguments needed
  // Direction and size are encoded in rs2
};
```

**ä½ç½® 3**: åœ¨ `using OpType = std::variant<...>` ä¸­æ·»åŠ  DmaType

æ‰¾åˆ°è¿™ä¸€è¡Œï¼š
```cpp
using OpType = std::variant<
  AluType,
  BrType,
  LsuType,
  // ... å…¶ä»–ç±»å‹
  WctlType
#ifdef EXT_V_ENABLE
  , VsetType
  , VlsType
  , VopType
#endif
#ifdef EXT_TCU_ENABLE
  , TcuType
#endif
>;
```

ä¿®æ”¹ä¸ºï¼š
```cpp
using OpType = std::variant<
  AluType,
  BrType,
  LsuType,
  // ... å…¶ä»–ç±»å‹
  WctlType,
  DmaType  // æ·»åŠ  DMA ç±»å‹
#ifdef EXT_V_ENABLE
  , VsetType
  , VlsType
  , VopType
#endif
#ifdef EXT_TCU_ENABLE
  , TcuType
#endif
>;
```

**ä½ç½® 4**: åœ¨ `using IntrArgs = std::variant<...>` ä¸­æ·»åŠ  IntrDmaArgs

æ‰¾åˆ°è¿™ä¸€è¡Œå¹¶æ·»åŠ  `IntrDmaArgs`ï¼š
```cpp
using IntrArgs = std::variant<
  IntrAluArgs,
  // ... å…¶ä»–ç±»å‹
  IntrWctlArgs,
  IntrDmaArgs  // æ·»åŠ  DMA å‚æ•°
#ifdef EXT_V_ENABLE
  , IntrVsetArgs
  , IntrVlsArgs
  , IntrVopArgs
#endif
#ifdef EXT_TCU_ENABLE
  , IntrTcuArgs
#endif
>;
```

**éªŒè¯**:
- [ ] ç¼–è¯‘ SimX: `cd sim/simx && make clean && make`
- [ ] ç¡®è®¤ DmaType å’Œ IntrDmaArgs æ­£ç¡®å®šä¹‰

---

# Phase 3: SimX Decode (æŒ‡ä»¤è§£ç )

## ç›®æ ‡
åœ¨ SimX ä¸­è§£ç  VX_DMA æŒ‡ä»¤

## æ–‡ä»¶ä¿®æ”¹

### 3.1 `sim/simx/decode.cpp`

**ä½ç½® 1**: åœ¨ `op_string()` å‡½æ•°ä¸­æ·»åŠ  DMA å­—ç¬¦ä¸²è¾“å‡º

æ‰¾åˆ° `static op_string_t op_string(const Instr &instr)` å‡½æ•°ï¼Œåœ¨ `WctlType` çš„ lambda ä¹‹åæ·»åŠ ï¼š

```cpp
[&](DmaType dma_type)-> op_string_t {
  switch (dma_type) {
  case DmaType::TRANSFER: return {"DMA.TRANSFER", ""};
  default:
    std::abort();
  }
},
```

**ä½ç½® 2**: åœ¨ `Emulator::decode()` å‡½æ•°ä¸­æ·»åŠ  DMA è§£ç é€»è¾‘

æ‰¾åˆ° `case Opcode::EXT1:` çš„ switch è¯­å¥ï¼Œåœ¨ `case 2:` (TCU) ä¹‹åæ·»åŠ ï¼š

```cpp
case 3: { // DMA
  switch (funct3) {
  case 0: { // DMA Transfer
    auto instr = std::allocate_shared<Instr>(instr_pool_, uuid, FUType::SFU);
    instr->setOpType(DmaType::TRANSFER);
    instr->setArgs(IntrDmaArgs{});
    instr->setDestReg(rd, RegType::Integer);    // dst address
    instr->setSrcReg(0, rs1, RegType::Integer); // src address
    instr->setSrcReg(1, rs2, RegType::Integer); // size + direction
    ibuffer.push_back(instr);
  } break;
  default:
    std::abort();
  }
} break;
```

**éªŒè¯**:
- [ ] ç¼–è¯‘ SimX: `cd sim/simx && make clean && make`
- [ ] ç¡®è®¤è§£ç é€»è¾‘æ­£ç¡®æ·»åŠ 

---

# Phase 4: DMA Engine Implementation (DMA å¼•æ“å®ç°)

## ç›®æ ‡
å®ç° DMA Engine çš„æ ¸å¿ƒé€»è¾‘

## æ–‡ä»¶åˆ›å»º/ä¿®æ”¹

### 4.1 `sim/simx/dma_engine.h`

**åˆ›å»ºæ–°æ–‡ä»¶**ï¼Œå†…å®¹å¦‚ä¸‹ï¼š

**âš ï¸ å…³é”®ä¿®æ­£ç‚¹**ï¼š
1. âœ… ç®€åŒ–ä¸ºåŒæ­¥æ¨¡å‹ï¼Œä¸éœ€è¦å¤æ‚çš„çŠ¶æ€æœº
2. âœ… æ·»åŠ  RAM æŒ‡é’ˆç”¨äºç›´æ¥è®¿é—®
3. âœ… å‚è€ƒ dot8 çš„ç®€å•æ¥å£è®¾è®¡

```cpp
// Copyright Â© 2019-2023
// DMA Engine for Vortex GPU

#pragma once

#include <simobject.h>
#include <vector>
#include <queue>
#include "types.h"

namespace vortex {

// Forward declarations
class Socket;
class RAM;

class DmaEngine : public SimObject<DmaEngine> {
public:
  struct Config {
    uint32_t socket_id;
    uint32_t num_cores;
    uint32_t max_outstanding_reads;
    uint32_t max_outstanding_writes;
    uint32_t transfer_size;  // bytes per transfer
  };

  struct PerfStats {
    uint64_t g2l_transfers;
    uint64_t l2g_transfers;
    uint64_t total_bytes;
    uint64_t total_cycles;
    
    PerfStats()
      : g2l_transfers(0)
      , l2g_transfers(0)
      , total_bytes(0)
      , total_cycles(0)
    {}
  };

  // DMA state machine (ç®€åŒ–ç‰ˆ)
  enum class DmaState {
    IDLE,
    BUSY,
    DONE
  };

  // Memory ports (ä¿ç•™ç”¨äºæœªæ¥æ‰©å±•)
  SimPort<MemReq> mem_req_port;
  SimPort<MemRsp> mem_rsp_port;

  DmaEngine(const SimContext& ctx, const char* name, const Config& config);
  ~DmaEngine();

  void reset();
  void tick();
  
  void attach_ram(RAM* ram);

  void set_socket(Socket* socket) {
    socket_ = socket;
  }

  // åŒæ­¥æ‰§è¡Œ DMA ä¼ è¾“ï¼ˆå‚è€ƒ dot8 çš„æ‰§è¡Œæ¨¡å‹ï¼‰
  void execute_transfer(uint64_t dst_addr, uint64_t src_addr, 
                       uint32_t size, uint32_t direction, uint32_t core_id);

  const PerfStats& perf_stats() const {
    return perf_stats_;
  }

private:
  struct TransferRequest {
    uint64_t dst_addr;
    uint64_t src_addr;
    uint32_t size;
    uint32_t direction;  // 0=G2L, 1=L2G
    uint32_t core_id;
    DmaState state;
    
    TransferRequest()
      : dst_addr(0), src_addr(0), size(0), direction(0)
      , core_id(0), state(DmaState::IDLE)
    {}
  };

  Config config_;
  Socket* socket_;
  RAM* ram_;  // ç›´æ¥è®¿é—® RAM
  PerfStats perf_stats_;
  
  std::queue<TransferRequest> pending_requests_;
  TransferRequest current_transfer_;
  
  uint32_t outstanding_reads_;
  uint32_t outstanding_writes_;
  
  std::queue<uint64_t> read_data_queue_;

  bool is_local_address(uint64_t addr) const;
};

} // namespace vortex
```

### 4.2 `sim/simx/dma_engine.cpp`

**åˆ›å»ºæ–°æ–‡ä»¶**ï¼Œå®ç° DMA Engine é€»è¾‘ï¼š

**âš ï¸ å…³é”®ä¿®æ­£ç‚¹**ï¼š
1. âœ… ä½¿ç”¨ RAM ç›´æ¥è®¿é—®è€Œé SimPortï¼ˆé¿å…å¤æ‚çš„å¼‚æ­¥å¤„ç†ï¼‰
2. âœ… åŒæ­¥æ‰§è¡Œï¼ˆæŒ‡ä»¤å®Œæˆå³ä¼ è¾“å®Œæˆï¼‰
3. âœ… å‚è€ƒ dot8 çš„ç®€å•æ‰§è¡Œæ¨¡å‹

```cpp
// Copyright Â© 2019-2023
// DMA Engine Implementation

#include "dma_engine.h"
#include "socket.h"
#include "core.h"
#include "debug.h"
#include "mem.h"
#include <VX_config.h>
#include <cstring>

using namespace vortex;

DmaEngine::DmaEngine(const SimContext& ctx, const char* name, const Config& config)
  : SimObject(ctx, name)
  , mem_req_port(this)
  , mem_rsp_port(this)
  , config_(config)
  , socket_(nullptr)
  , outstanding_reads_(0)
  , outstanding_writes_(0)
{
  current_transfer_.state = DmaState::IDLE;
}

DmaEngine::~DmaEngine() {}

void DmaEngine::reset() {
  while (!pending_requests_.empty()) {
    pending_requests_.pop();
  }
  while (!read_data_queue_.empty()) {
    read_data_queue_.pop();
  }
  current_transfer_.state = DmaState::IDLE;
  outstanding_reads_ = 0;
  outstanding_writes_ = 0;
}

void DmaEngine::attach_ram(RAM* ram) {
  ram_ = ram;
}

// åŒæ­¥æ‰§è¡Œ DMA ä¼ è¾“ï¼ˆå‚è€ƒ dot8 çš„åŒæ­¥æ‰§è¡Œæ¨¡å‹ï¼‰
void DmaEngine::execute_transfer(uint64_t dst_addr, uint64_t src_addr, 
                                 uint32_t size, uint32_t direction, uint32_t core_id) {
  DT(3, this->name() << " DMA transfer: dst=0x" << std::hex << dst_addr 
     << ", src=0x" << src_addr << ", size=" << std::dec << size 
     << ", dir=" << direction << ", core=" << core_id);
  
  // Update stats
  if (direction == 0) {
    perf_stats_.g2l_transfers++;
  } else {
    perf_stats_.l2g_transfers++;
  }
  perf_stats_.total_bytes += size;
  
  // ä½¿ç”¨ä¸´æ—¶ç¼“å†²åŒºè¿›è¡Œä¼ è¾“
  std::vector<uint8_t> buffer(size);
  
  // è¯»å–æºæ•°æ®
  if (ram_) {
    ram_->read(buffer.data(), src_addr, size);
    DT(4, this->name() << " DMA read from 0x" << std::hex << src_addr);
  }
  
  // å†™å…¥ç›®æ ‡åœ°å€
  if (ram_) {
    ram_->write(buffer.data(), dst_addr, size);
    DT(4, this->name() << " DMA write to 0x" << std::hex << dst_addr);
  }
  
  DT(3, this->name() << " DMA transfer complete");
}

void DmaEngine::tick() {
  perf_stats_.total_cycles++;
  // åŒæ­¥æ¨¡å¼ä¸‹ï¼Œtick ä¸»è¦ç”¨äºç»Ÿè®¡
}

bool DmaEngine::is_local_address(uint64_t addr) const {
  return get_addr_type(addr) == AddrType::Shared;
}
```

### 4.3 `sim/simx/Makefile` âš ï¸ **å…³é”®ä¿®æ­£ - ä¹‹å‰é—æ¼ï¼**

**ä½ç½®**: åœ¨ SRCS å®šä¹‰ä¸­æ·»åŠ 

æ‰¾åˆ°è¿™ä¸€è¡Œï¼š
```makefile
SRCS += $(SRC_DIR)/dcrs.cpp $(SRC_DIR)/types.cpp
```

åœ¨å…¶åæ·»åŠ ï¼š
```makefile
SRCS += $(SRC_DIR)/dma_engine.cpp
```

**éªŒè¯**:
- [ ] ç¼–è¯‘ SimX: `cd sim/simx && make clean && make`
- [ ] ç¡®è®¤ DMA Engine ç¼–è¯‘æˆåŠŸ
- [ ] ç¡®è®¤ dma_engine.o è¢«ç”Ÿæˆ

---

# Phase 5: Socket Integration (é›†æˆåˆ° Socket)

## ç›®æ ‡
å°† DMA Engine é›†æˆåˆ° Socketï¼Œè¿æ¥å†…å­˜ä»²è£å™¨

## æ–‡ä»¶ä¿®æ”¹

### 5.1 `sim/simx/socket.h`

**ä½ç½® 1**: æ·»åŠ å¤´æ–‡ä»¶åŒ…å«

åœ¨æ–‡ä»¶é¡¶éƒ¨çš„ include éƒ¨åˆ†æ·»åŠ ï¼š
```cpp
#include "dma_engine.h"
```

**ä½ç½® 2**: åœ¨ `PerfStats` ç»“æ„ä¸­æ·»åŠ  DMA ç»Ÿè®¡

```cpp
struct PerfStats {
  CacheSim::PerfStats icache;
  CacheSim::PerfStats dcache;
  DmaEngine::PerfStats dma;  // æ·»åŠ  DMA æ€§èƒ½ç»Ÿè®¡
};
```

**ä½ç½® 3**: åœ¨ private æˆå‘˜ä¸­æ·»åŠ  DMA Engine

```cpp
private:
  // ... å…¶ä»–æˆå‘˜
  DmaEngine::Ptr dma_engine_;
  
  friend class DmaEngine;  // Allow DMA to access Socket internals
```

**ä½ç½® 4**: æ·»åŠ å…¬å…±æ–¹æ³•ä¾› execute.cpp è®¿é—®

**âš ï¸ å…³é”®ä¿®æ­£ - è§£å†³è®¿é—®æƒé™é—®é¢˜ï¼**

```cpp
public:
  // ... å…¶ä»–å…¬å…±æ–¹æ³•
  
  // Get core pointer (for DMA Engine)
  Core* get_core(uint32_t index) const {
    if (index >= cores_.size()) return nullptr;
    return cores_[index].get();
  }
  
  // âš ï¸ æ–°å¢ï¼šæä¾› DMA è®¿é—®æ¥å£ï¼ˆé¿å…ç›´æ¥è®¿é—® private æˆå‘˜ï¼‰
  void trigger_dma_transfer(uint64_t dst_addr, uint64_t src_addr, 
                           uint32_t size, uint32_t direction, uint32_t core_id) {
    if (dma_engine_) {
      dma_engine_->execute_transfer(dst_addr, src_addr, size, direction, core_id);
    }
  }
```

### 5.2 `sim/simx/socket.cpp`

**ä½ç½® 1**: åœ¨æ„é€ å‡½æ•°ä¸­åˆ›å»º DMA Engine

æ‰¾åˆ° Socket æ„é€ å‡½æ•°ï¼Œåœ¨åˆ›å»º dcaches ä¹‹åæ·»åŠ ï¼š

```cpp
// Create DMA Engine
snprintf(sname, 100, "%s-dma", this->name().c_str());
DmaEngine::Config dma_cfg;
dma_cfg.socket_id = socket_id;
dma_cfg.num_cores = static_cast<uint32_t>(cores_.size());
dma_cfg.max_outstanding_reads = 4;
dma_cfg.max_outstanding_writes = 4;
dma_cfg.transfer_size = 64;  // 64 bytes per transfer

dma_engine_ = DmaEngine::Create(sname, dma_cfg);
dma_engine_->set_socket(this);
```

**ä½ç½® 2**: ä¿®æ”¹ L1 ä»²è£å™¨ä»¥åŒ…å« DMA

**âš ï¸ å…³é”®ä¿®æ­£ - é¿å…ä¹‹å‰çš„ä»²è£å™¨ç»‘å®šé”™è¯¯ï¼**

æ‰¾åˆ°åˆ›å»º l1_arb çš„ä»£ç ï¼Œ**åªä¸ºç¬¬ä¸€ä¸ªä»²è£å™¨æ‰©å±•è¾“å…¥**ï¼š

```cpp
// connect l1 caches and DMA to outgoing memory interfaces
for (uint32_t i = 0; i < L1_MEM_PORTS; ++i) {
  snprintf(sname, 100, "%s-l1_arb%d", this->name().c_str(), i);
  
  // âš ï¸ å…³é”®ä¿®æ­£ï¼šåªæœ‰ç¬¬ä¸€ä¸ªä»²è£å™¨éœ€è¦é¢å¤–çš„ DMA è¾“å…¥
  uint32_t num_inputs = (i == 0) ? (2 * overlap + 1) : (2 * overlap);
  auto l1_arb = MemArbiter::Create(sname, ArbiterType::RoundRobin, num_inputs, overlap);
  
  if (i < overlap) {
    icaches_->MemReqPorts.at(i).bind(&l1_arb->ReqIn.at(i));
    l1_arb->RspIn.at(i).bind(&icaches_->MemRspPorts.at(i));

    dcaches_->MemReqPorts.at(i).bind(&l1_arb->ReqIn.at(overlap + i));
    l1_arb->RspIn.at(overlap + i).bind(&dcaches_->MemRspPorts.at(i));
    
    // âš ï¸ åªåœ¨ç¬¬ä¸€ä¸ªä»²è£å™¨ç»‘å®š DMAï¼ˆé¿å…æœªç»‘å®šçš„è¾“å…¥ï¼‰
    if (i == 0) {
      dma_engine_->mem_req_port.bind(&l1_arb->ReqIn.at(2 * overlap));
      l1_arb->RspIn.at(2 * overlap).bind(&dma_engine_->mem_rsp_port);
    }

    l1_arb->ReqOut.at(i).bind(&this->mem_req_ports.at(i));
    this->mem_rsp_ports.at(i).bind(&l1_arb->RspOut.at(i));
  } else {
    // âš ï¸ ä¿ç•™åŸæœ‰çš„ else åˆ†æ”¯é€»è¾‘
    if (L1_MEM_PORTS > ICACHE_MEM_PORTS) {
      // if more dcache ports
      dcaches_->MemReqPorts.at(i).bind(&this->mem_req_ports.at(i));
      this->mem_rsp_ports.at(i).bind(&dcaches_->MemRspPorts.at(i));
    } else {
      // if more icache ports
      icaches_->MemReqPorts.at(i).bind(&this->mem_req_ports.at(i));
      this->mem_rsp_ports.at(i).bind(&icaches_->MemRspPorts.at(i));
    }
  }
}
```

**ä½ç½® 3**: åœ¨ reset() ä¸­é‡ç½® DMA

```cpp
void Socket::reset() {
  if (dma_engine_) {
    dma_engine_->reset();
  }
}
```

**ä½ç½® 4**: åœ¨ tick() ä¸­æ›´æ–° DMA

```cpp
void Socket::tick() {
  if (dma_engine_) {
    dma_engine_->tick();
  }
}
```

**ä½ç½® 5**: åœ¨ perf_stats() ä¸­æ”¶é›† DMA ç»Ÿè®¡

```cpp
Socket::PerfStats Socket::perf_stats() const {
  PerfStats perf_stats;
  perf_stats.icache = icaches_->perf_stats();
  perf_stats.dcache = dcaches_->perf_stats();
  if (dma_engine_) {
    perf_stats.dma = dma_engine_->perf_stats();
  }
  return perf_stats;
}
```

**ä½ç½® 6**: åœ¨ attach_ram() ä¸­è¿æ¥ RAM åˆ° DMA

**âš ï¸ å…³é”®ä¿®æ­£ - DMA éœ€è¦è®¿é—® RAMï¼**

æ‰¾åˆ° `Socket::attach_ram(RAM* ram)` æ–¹æ³•ï¼Œæ·»åŠ ï¼š

```cpp
void Socket::attach_ram(RAM* ram) {
  // ... åŸæœ‰ä»£ç  ...
  
  // âš ï¸ æ–°å¢ï¼šDMA Engine ä¹Ÿéœ€è¦è®¿é—® RAM
  if (dma_engine_) {
    dma_engine_->attach_ram(ram);
  }
}
```

**éªŒè¯**:
- [ ] ç¼–è¯‘ SimX: `cd sim/simx && make clean && make`
- [ ] ç¡®è®¤ Socket é›†æˆæˆåŠŸ

---

# Phase 6: Execute Logic (æ‰§è¡Œé€»è¾‘)

## ç›®æ ‡
åœ¨ execute é˜¶æ®µè§¦å‘ DMA ä¼ è¾“

## æ–‡ä»¶ä¿®æ”¹

### 6.1 `sim/simx/execute.cpp`

**ä½ç½®**: åœ¨ `Emulator::execute()` å‡½æ•°çš„å¤§ switch è¯­å¥ä¸­æ·»åŠ  DMA å¤„ç†

**âš ï¸ å…³é”®ä¿®æ­£ - ä½¿ç”¨å…¬å…±æ¥å£è®¿é—® DMAï¼**

æ‰¾åˆ°å¤„ç† WctlType çš„ä»£ç å—ï¼Œåœ¨å…¶ä¹‹åæ·»åŠ ï¼š

```cpp
[&](DmaType dma_type) {
  switch (dma_type) {
  case DmaType::TRANSFER: {
    // Extract parameters from registers (åªä»ç¬¬ä¸€ä¸ªçº¿ç¨‹è·å–å‚æ•°)
    uint64_t dst_addr = rd_data[0].u;
    uint64_t src_addr = rs1_data[0].u;
    uint32_t size_dir = rs2_data[0].u;
    
    // Extract size and direction
    uint32_t size = size_dir & 0x7FFFFFFF;
    uint32_t direction = (size_dir >> 31) & 0x1;
    
    // âš ï¸ ä¿®æ­£ï¼šé€šè¿‡ Socket çš„å…¬å…±æ¥å£è§¦å‘ DMAï¼ˆé¿å…è®¿é—® private æˆå‘˜ï¼‰
    auto socket = core_->socket();
    socket->trigger_dma_transfer(dst_addr, src_addr, size, direction, core_->id());
    
    DP(3, "DMA.TRANSFER: dst=0x" << std::hex << dst_addr 
       << ", src=0x" << src_addr << ", size=" << std::dec << size 
       << ", dir=" << direction << ", cid=" << core_->id());
  } break;
  default:
    std::abort();
  }
},
```

**éªŒè¯**:
- [ ] ç¼–è¯‘ SimX: `cd sim/simx && make clean && make`
- [ ] ç¡®è®¤æ‰§è¡Œé€»è¾‘æ­£ç¡®
- [ ] ç¡®è®¤æ— è®¿é—®æƒé™é”™è¯¯

---

# Phase 7: Test Program (æµ‹è¯•ç¨‹åº)

## ç›®æ ‡
åˆ›å»º DMA æµ‹è¯•ç¨‹åº

## æ–‡ä»¶åˆ›å»º

### 7.1 ç›®å½•ç»“æ„

```
tests/regression/dma/
â”œâ”€â”€ Makefile
â”œâ”€â”€ main.cpp
â”œâ”€â”€ kernel.cpp
â””â”€â”€ common.h
```

### 7.2 `tests/regression/dma/Makefile`

```makefile
XLEN ?= 32
TOOLDIR ?= $(VORTEX_HOME)/toolchain/llvm-riscv/bin

PROJECT = dma

SRCS = main.cpp kernel.cpp

include ../common.mk
```

### 7.3 `tests/regression/dma/common.h`

```cpp
#ifndef _COMMON_H_
#define _COMMON_H_

#include <stdint.h>

#define DMA_DIR_G2L 0
#define DMA_DIR_L2G 1

typedef struct {
  uint32_t size;
  uint64_t src_addr;
  uint64_t dst_addr;
  uint64_t ref_addr;
} kernel_arg_t;

#endif
```

### 7.4 `tests/regression/dma/kernel.cpp`

```cpp
#include <stdint.h>
#include <vx_intrinsics.h>
#include <vx_spawn.h>
#include "common.h"

void kernel_body(int task_id, kernel_arg_t* arg) {
  int core_id = vx_core_id();
  
  // Only core 0 performs DMA
  if (core_id != 0)
    return;
  
  int8_t* global_src = (int8_t*)arg->src_addr;
  int8_t* local_mem = (int8_t*)__local_mem();
  int8_t* global_dst = (int8_t*)arg->dst_addr;
  uint32_t size = arg->size;
  
  vx_printf("Core %d: Starting DMA test, size=%d\n", core_id, size);
  
  // Test 1: Global to Local
  vx_printf("Core %d: DMA G2L transfer\n", core_id);
  vx_dma_g2l(local_mem, global_src, size);
  
  // Wait for DMA completion (simplified - in real implementation might need status check)
  vx_fence();
  
  // Verify data in local memory
  vx_printf("Core %d: Verifying local memory\n", core_id);
  for (uint32_t i = 0; i < size; ++i) {
    if (local_mem[i] != global_src[i]) {
      vx_printf("Error: local_mem[%d]=%d, expected=%d\n", 
                i, local_mem[i], global_src[i]);
    }
  }
  
  // Test 2: Local to Global
  vx_printf("Core %d: DMA L2G transfer\n", core_id);
  vx_dma_l2g(global_dst, local_mem, size);
  
  vx_fence();
  
  vx_printf("Core %d: DMA test complete\n", core_id);
}

int main() {
  kernel_arg_t* arg = (kernel_arg_t*)csr_read(VX_CSR_MSCRATCH);
  vx_spawn_tasks(1, (vx_spawn_tasks_cb)kernel_body, arg);
  return 0;
}
```

### 7.5 `tests/regression/dma/main.cpp`

```cpp
#include <iostream>
#include <vector>
#include <unistd.h>
#include <string.h>
#include <vortex.h>
#include "common.h"

#define RT_CHECK(__expr)                                         \
   do {                                                          \
     int __ret = __expr;                                         \
     if (__ret != 0) {                                           \
       printf("Error: '%s' returned %d!\n", #__expr, __ret);    \
       cleanup();                                                \
       exit(-1);                                                 \
     }                                                           \
   } while (false)

vx_device_h device = nullptr;
vx_buffer_h src_buffer = nullptr;
vx_buffer_h dst_buffer = nullptr;
vx_buffer_h krnl_buffer = nullptr;
vx_buffer_h args_buffer = nullptr;
kernel_arg_t kernel_arg = {};

static void cleanup() {
  if (src_buffer) vx_buf_release(src_buffer);
  if (dst_buffer) vx_buf_release(dst_buffer);
  if (krnl_buffer) vx_buf_release(krnl_buffer);
  if (args_buffer) vx_buf_release(args_buffer);
  if (device) vx_dev_close(device);
}

int main(int argc, char *argv[]) {
  // Parse arguments
  uint32_t size = 64;  // Default size
  if (argc > 1) {
    size = atoi(argv[1]);
  }
  
  std::cout << "DMA Test: size=" << size << " bytes" << std::endl;
  
  // Initialize device
  RT_CHECK(vx_dev_open(&device));
  
  // Allocate buffers
  std::vector<int8_t> h_src(size);
  std::vector<int8_t> h_dst(size, 0);
  
  // Initialize source data
  for (uint32_t i = 0; i < size; ++i) {
    h_src[i] = static_cast<int8_t>(i & 0xFF);
  }
  
  // Allocate device buffers
  RT_CHECK(vx_buf_alloc(device, size, &src_buffer));
  RT_CHECK(vx_buf_alloc(device, size, &dst_buffer));
  
  // Upload source data
  RT_CHECK(vx_copy_to_dev(src_buffer, h_src.data(), 0, size));
  
  // Setup kernel arguments
  kernel_arg.size = size;
  kernel_arg.src_addr = vx_buf_address(src_buffer);
  kernel_arg.dst_addr = vx_buf_address(dst_buffer);
  
  RT_CHECK(vx_buf_alloc(device, sizeof(kernel_arg_t), &args_buffer));
  RT_CHECK(vx_copy_to_dev(args_buffer, &kernel_arg, 0, sizeof(kernel_arg_t)));
  
  // Upload kernel
  RT_CHECK(vx_upload_kernel_file(device, "kernel.bin", &krnl_buffer));
  
  // Run kernel
  RT_CHECK(vx_start(device, krnl_buffer));
  RT_CHECK(vx_ready_wait(device, VX_MAX_TIMEOUT));
  
  // Download results
  RT_CHECK(vx_copy_from_dev(h_dst.data(), dst_buffer, 0, size));
  
  // Verify results
  int errors = 0;
  for (uint32_t i = 0; i < size; ++i) {
    if (h_dst[i] != h_src[i]) {
      if (errors < 10) {
        std::cout << "Error at " << i << ": got " << (int)h_dst[i] 
                  << ", expected " << (int)h_src[i] << std::endl;
      }
      errors++;
    }
  }
  
  if (errors == 0) {
    std::cout << "PASSED!" << std::endl;
  } else {
    std::cout << "FAILED! " << errors << " errors" << std::endl;
  }
  
  cleanup();
  return errors;
}
```

**éªŒè¯**:
- [ ] ç¼–è¯‘æµ‹è¯•: `cd tests/regression/dma && make`
- [ ] ç¡®è®¤æµ‹è¯•ç¨‹åºç¼–è¯‘æˆåŠŸ

---

# Phase 8: Testing & Debugging (æµ‹è¯•å’Œè°ƒè¯•)

## æµ‹è¯•æ­¥éª¤

### 8.1 ç¼–è¯‘å®Œæ•´ç³»ç»Ÿ

```bash
cd $VORTEX_HOME
make clean
make
```

### 8.2 è¿è¡Œ DMA æµ‹è¯•

```bash
cd tests/regression/dma
make run-simx
```

### 8.3 é¢„æœŸè¾“å‡º

```
DMA Test: size=64 bytes
Core 0: Starting DMA test, size=64
Core 0: DMA G2L transfer
Core 0: Verifying local memory
Core 0: DMA L2G transfer
Core 0: DMA test complete
PASSED!
```

### 8.4 è°ƒè¯•æ£€æŸ¥ç‚¹

å¦‚æœæµ‹è¯•å¤±è´¥ï¼ŒæŒ‰ä»¥ä¸‹é¡ºåºæ£€æŸ¥ï¼š

1. **æŒ‡ä»¤è§£ç **: ç¡®è®¤ VX_DMA æŒ‡ä»¤è¢«æ­£ç¡®è§£ç 
   - æ£€æŸ¥ decode.cpp çš„ debug è¾“å‡º
   
2. **DMA Engine åˆ›å»º**: ç¡®è®¤ DMA Engine è¢«æ­£ç¡®åˆ›å»º
   - æ£€æŸ¥ socket.cpp çš„æ„é€ å‡½æ•°
   
3. **å†…å­˜ä»²è£**: ç¡®è®¤ DMA æ­£ç¡®è¿æ¥åˆ°ä»²è£å™¨
   - æ£€æŸ¥ l1_arb çš„è¾“å…¥æ•°é‡
   
4. **æ‰§è¡Œè§¦å‘**: ç¡®è®¤ execute.cpp æ­£ç¡®è°ƒç”¨ DMA
   - æ·»åŠ  debug è¾“å‡ºæŸ¥çœ‹å‚æ•°
   
5. **æ•°æ®ä¼ è¾“**: ç¡®è®¤ DMA æ­£ç¡®å‘é€å†…å­˜è¯·æ±‚
   - æ£€æŸ¥ mem_req_port å’Œ mem_rsp_port

---

# ğŸ“Š å®ç°æ£€æŸ¥æ¸…å•

## Phase 1: ISA Extension
- [ ] vx_intrinsics.h æ·»åŠ  DMA æŒ‡ä»¤å®šä¹‰
- [ ] ç¼–è¯‘ kernel åº“æˆåŠŸ

## Phase 2: SimX Types
- [ ] types.h æ·»åŠ  DmaType æšä¸¾
- [ ] types.h æ·»åŠ  IntrDmaArgs ç»“æ„
- [ ] types.h æ›´æ–° OpType variant
- [ ] types.h æ›´æ–° IntrArgs variant
- [ ] ç¼–è¯‘ SimX æˆåŠŸ

## Phase 3: SimX Decode
- [ ] decode.cpp æ·»åŠ  op_string æ”¯æŒ
- [ ] decode.cpp æ·»åŠ è§£ç é€»è¾‘
- [ ] ç¼–è¯‘ SimX æˆåŠŸ

## Phase 4: DMA Engine
- [ ] åˆ›å»º dma_engine.h
- [ ] åˆ›å»º dma_engine.cpp
- [ ] ç¼–è¯‘ SimX æˆåŠŸ

## Phase 5: Socket Integration
- [ ] socket.h æ·»åŠ  DMA Engine æˆå‘˜
- [ ] socket.cpp åˆ›å»º DMA Engine
- [ ] socket.cpp è¿æ¥å†…å­˜ä»²è£å™¨
- [ ] socket.cpp å®ç° reset/tick/perf_stats
- [ ] ç¼–è¯‘ SimX æˆåŠŸ

## Phase 6: Execute Logic
- [ ] execute.cpp æ·»åŠ  DMA æ‰§è¡Œé€»è¾‘
- [ ] ç¼–è¯‘ SimX æˆåŠŸ

## Phase 7: Test Program
- [ ] åˆ›å»ºæµ‹è¯•ç›®å½•ç»“æ„
- [ ] åˆ›å»º Makefile
- [ ] åˆ›å»º common.h
- [ ] åˆ›å»º kernel.cpp
- [ ] åˆ›å»º main.cpp
- [ ] ç¼–è¯‘æµ‹è¯•ç¨‹åºæˆåŠŸ

## Phase 8: Testing
- [ ] è¿è¡Œ SimX æµ‹è¯•
- [ ] éªŒè¯åŠŸèƒ½æ­£ç¡®æ€§
- [ ] æ”¶é›†æ€§èƒ½æ•°æ®

---

# ğŸ¯ æˆåŠŸæ ‡å‡†

1. âœ… æ‰€æœ‰ä»£ç ç¼–è¯‘æ— é”™è¯¯
2. âœ… DMA æµ‹è¯•é€šè¿‡ (PASSED)
3. âœ… æ•°æ®ä¼ è¾“æ­£ç¡® (æ— éªŒè¯é”™è¯¯)
4. âœ… æ€§èƒ½ç»Ÿè®¡æ­£ç¡®æ”¶é›†
5. âœ… æ— å†…å­˜æ³„æ¼æˆ–å´©æºƒ

---

# ğŸ“ æ³¨æ„äº‹é¡¹

1. **æ¯ä¸ªé˜¶æ®µå®Œæˆåéƒ½è¦ç¼–è¯‘éªŒè¯**
2. **æ·»åŠ å……è¶³çš„ debug è¾“å‡º (DT å®)**
3. **ä¿æŒä»£ç é£æ ¼ä¸ç°æœ‰ä»£ç ä¸€è‡´**
4. **æ‰€æœ‰ä¿®æ”¹éƒ½è¦æ·»åŠ æ³¨é‡Šè¯´æ˜**
5. **é‡åˆ°é—®é¢˜åŠæ—¶è®°å½•å’Œåé¦ˆ**

---

# ğŸ”„ å›é€€è®¡åˆ’

å¦‚æœéœ€è¦å›é€€ï¼ŒæŒ‰ç›¸åé¡ºåºæ’¤é”€ä¿®æ”¹ï¼š
1. åˆ é™¤æµ‹è¯•ç¨‹åº
2. ç§»é™¤ execute.cpp ä¸­çš„ DMA é€»è¾‘
3. ç§»é™¤ socket ä¸­çš„ DMA é›†æˆ
4. åˆ é™¤ dma_engine.h/cpp
5. ç§»é™¤ decode.cpp ä¸­çš„ DMA è§£ç 
6. ç§»é™¤ types.h ä¸­çš„ DMA ç±»å‹
7. ç§»é™¤ vx_intrinsics.h ä¸­çš„ DMA æŒ‡ä»¤

æ¯ä¸ªæ–‡ä»¶çš„ä¿®æ”¹éƒ½æœ‰æ˜ç¡®çš„ä½ç½®æ ‡è®°ï¼Œä¾¿äºå›é€€ã€‚

