Alexandru Andrei , Petru Eles , Zebo Peng , Jakob Rosen, Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, Proceedings of the 21st International Conference on VLSI Design, p.103-110, January 04-08, 2008[doi>10.1109/VLSI.2008.33]
Bach D. Bui , Marco Caccamo , Lui Sha , Joseph Martinez, Impact of Cache Partitioning on Multi-tasking Real Time Embedded Systems, Proceedings of the 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.101-110, August 25-27, 2008[doi>10.1109/RTCSA.2008.42]
Cassé, H. and Sainrat, P. 2006. OTAWA, a framework for experimenting WCET computations. In Proceedings of the European Congress on Embedded Real-Time Software (ERTS).
Koen Bosschere , Wayne Luk , Xavier Martorell , Nacho Navarro , Mike O'Boyle , Dionisios Pnevmatikatos , Alex Ramirez , Pascal Sainrat , André Seznec , Per Stenström , Olivier Temam, High-Performance Embedded Architecture and Compilation Roadmap, Transactions on High-Performance Embedded Architectures and Compilers I, Springer-Verlag, Berlin, Heidelberg, 2007[doi>10.1007/978-3-540-71528-3_2]
Bernhard Egger , Chihun Kim , Choonki Jang , Yoonsung Nam , Jaejin Lee , Sang Lyul Min, A dynamic code placement technique for scratchpad memory using postpass optimization, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176788]
Ali El-Haj-Mahmoud , Ahmed S. AL-Zawawi , Aravindh Anantaraman , Eric Rotenberg, Virtual multiprocessor: an analyzable, high-performance architecture for real-time computing, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086326]
Gerdes, M., Wolf, J., Guliashvili, I., Ungerer, T., Houston, M., Bernat, G., Schnitzler, S., and Regler, H. 2011. Large drilling machine control code - parallelisation and WCET speedup. In Proceedings of the 6th IEEE International Symposium on Industrial Embedded Systems (SIES). 91--94.
Andreas Hansson , Kees Goossens , Marco Bekooij , Jos Huisken, CoMPSoC: A template for composable and predictable multi-processor system on chips, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-24, January 2009[doi>10.1145/1455229.1455231]
Hily, S. and Seznec, A. 1998. Out-of-order execution may not be cost-effective on processors featuring simultaneous multithreading. Tech. rep. RR-3391, INRIA.
Infineon Technologies AG. 2008. TriCore 1 User's Manual. Infineon Technologies AG. V1.3.8.
Bruce Jacob , Spencer Ng , David Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Andhi Janapsatya , Aleksandar Ignjatović , Sri Parameswaran, A novel instruction scratchpad memory optimization method based on concomitance metric, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118443]
JEDEC Solid State Technology Association. 2008. JEDEC DDR2 SDRAM Specification JEDEC Standard No. JESD79-2E. JEDEC Solid State Technology Association.
Iyad Al Khatib , Francesco Poletti , Davide Bertozzi , Luca Benini , Mohamed Bechara , Hasan Khalifeh , Axel Jantsch , Rustam Nabiev, A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146947]
Ben Lickly , Isaac Liu , Sungjun Kim , Hiren D. Patel , Stephen A. Edwards , Edward A. Lee, Predictable programming on a precision timed architecture, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450095.1450117]
Thomas Lundqvist , Per Stenström, Timing Anomalies in Dynamically Scheduled Microprocessors, Proceedings of the 20th IEEE Real-Time Systems Symposium, p.12, December 01-03, 1999
May, D. 2009. The XMOS XS1 Architecture Ed. XMOS Ltd.
Stefan Metzlaff , Irakli Guliashvili , Sascha Uhrig , Theo Ungerer, A dynamic instruction scratchpad memory for embedded processors managed by hardware, Proceedings of the 24th international conference on Architecture of computing systems, February 24-25, 2011, Como, Italy
Stefan Metzlaff , Sascha Uhrig , Jörg Mische , Theo Ungerer, Predictable dynamic instruction scratchpad for simultaneous multithreaded processors, Proceedings of the 9th workshop on MEmory performance: DEaling with Applications, systems and architecture, p.38-45, October 26-26, 2008, Toronto, Canada[doi>10.1145/1509084.1509090]
Jörg Mische , Irakli Guliashvili , Sascha Uhrig , Theo Ungerer, How to enhance a superscalar processor to provide hard real-time capable in-order SMT, Proceedings of the 23rd international conference on Architecture of Computing Systems, February 22-25, 2010, Hannover, Germany[doi>10.1007/978-3-642-11950-7_2]
Mische, J., Uhrig, S., Kluge, F., and Ungerer, T. 2008. Exploiting spare resources of in-order SMT processors executing hard real-time threads. In Proceedings of the IEEE International Conference on Computer Design (ICCD '08). 371--376.
Marco Paolieri , Eduardo Quiñones , Francisco J. Cazorla , Guillem Bernat , Mateo Valero, Hardware support for WCET analysis of hard real-time multicore systems, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555764]
Marco Paolieri , Eduardo Quiñones , Francisco J. Cazorla , Robert I. Davis , Mateo Valero, IA^3: An Interference Aware Allocation Algorithm for Multicore Hard Real-Time Systems, Proceedings of the 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, p.280-290, April 11-14, 2011[doi>10.1109/RTAS.2011.34]
M. Paolieri , E. Quinones , F. J. Cazorla , M. Valero, An Analyzable Memory Controller for Hard Real-Time CMPs, IEEE Embedded Systems Letters, v.1 n.4, p.86-90, December 2009[doi>10.1109/LES.2010.2041634]
Marco Paolieri , Eduardo Quinones , Francisco J. Cazorla , Julian Wolf , Theo Ungerer , Sascha Uhrig , Zlatko Petrov, A Software-Pipelined Approach to Multicore Execution of Timing Predictable Multi-threaded Hard Real-Time Tasks, Proceedings of the 2011 14th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, p.233-240, March 28-31, 2011[doi>10.1109/ISORC.2011.36]
Rodolfo Pellizzoni , Marco Caccamo, Toward the Predictable Integration of Real-Time COTS Based Systems, Proceedings of the 28th IEEE International Real-Time Systems Symposium, p.73-82, December 03-06, 2007[doi>10.1109/RTSS.2007.51]
Christof Pitter , Martin Schoeberl, A real-time Java chip-multiprocessor, ACM Transactions on Embedded Computing Systems (TECS), v.10 n.1, p.1-34, August 2010[doi>10.1145/1814539.1814548]
Thomas B. Preußer , Martin Zabel , Rainer G. Spallek, Bump-pointer method caching for embedded Java processors, Proceedings of the 5th international workshop on Java technologies for real-time and embedded systems, September 26-28, 2007, Vienna, Austria[doi>10.1145/1288940.1288970]
Rapita Systems Ltd. 2008. RapiTime White Paper. http://www.rapitasystems.com/system/files/RapiTime-WhitePaper.pdf.
Rochange, C., Bonenfant, A., Sainrat, P., Gerdes, M., Wolf, J., Ungerer, T., Petrov, Z., and Mikulu, F. 2010. WCET analysis of a parallel 3D multigrid solver executed on the MERASA Multi-Core. In Proceedings of the 10th Int'l Workshop on Worst-Case Execution-Time Analysis in conjunction with the 22nd Euromicro Int'l Conference on Real-Time Systems. Vol. 268. 92--102.
Jakob Rosen , Alexandru Andrei , Petru Eles , Zebo Peng, Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, Proceedings of the 28th IEEE International Real-Time Systems Symposium, p.49-60, December 03-06, 2007[doi>10.1109/RTSS.2007.13]
Schoeberl, M. 2004. A time predictable instruction cache for a java processor. In Proceedings of the On the Move to Meaningful Internet Systems 2004: Workshop on Java Technologies for Real-Time and Embedded Systems (JTRES '04). 371--382.
Tasking. 2005. Tricore v2.2 C Compiler, Assembler, Linker Reference Manual. Tasking.
Lothar Thiele , Reinhard Wilhelm, Design for Timing Predictability, Real-Time Systems, v.28 n.2-3, p.157-177, November-December 2004[doi>10.1023/B:TIME.0000045316.66276.6e]
Theo Ungerer , Francisco Cazorla , Pascal Sainrat , Guillem Bernat , Zlatko Petrov , Christine Rochange , Eduardo Quinones , Mike Gerdes , Marco Paolieri , Julian Wolf , Hugues Casse , Sascha Uhrig , Irakli Guliashvili , Michael Houston , Floria Kluge , Stefan Metzlaff , Jorg Mische, Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability, IEEE Micro, v.30 n.5, p.66-75, September 2010[doi>10.1109/MM.2010.78]
David Wang , Brinda Ganesh , Nuengwong Tuaycharoen , Kathleen Baynes , Aamer Jaleel , Bruce Jacob, DRAMsim: a memory system simulator, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105748]
Wayne Wolf, High-Performance Embedded Computing: Architectures, Applications, and Methodologies, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
